Version 3.2 HI-TECH Software Intermediate Code
"9347 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic16f1526.h
[v _RC1IF `Vb ~T0 @X0 0 e@141 ]
"3510
[s S188 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S188 . RX9D OERR FERR ADDEN CREN SREN RX9 SPEN ]
"3509
[u S187 `S188 1 ]
[n S187 . . ]
"3521
[v _RC1STAbits `VS187 ~T0 @X0 0 e@413 ]
"175 megaonoff.c
[v _errorsISR `(v ~T0 @X0 0 ef1`*Cuc ]
"3256 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic16f1526.h
[v _RC1REG `Vuc ~T0 @X0 0 e@409 ]
"1652
[s S83 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S83 . TMR1IE TMR2IE CCP1IE SSP1IE TX1IE RC1IE ADIE TMR1GIE ]
"1662
[s S84 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S84 . . SSPIE TXIE RCIE ]
"1651
[u S82 `S83 1 `S84 1 ]
[n S82 . . . ]
"1669
[v _PIE1bits `VS82 ~T0 @X0 0 e@145 ]
"743
[s S44 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S44 . TMR1IF TMR2IF CCP1IF SSP1IF TX1IF RC1IF ADIF TMR1GIF ]
"753
[s S45 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S45 . . SSPIF TXIF RCIF ]
"742
[u S43 `S44 1 `S45 1 ]
[n S43 . . . ]
"760
[v _PIR1bits `VS43 ~T0 @X0 0 e@17 ]
"5205
[s S261 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S261 . RF0 RF1 RF2 RF3 RF4 RF5 RF6 RF7 ]
"5204
[u S260 `S261 1 ]
[n S260 . . ]
"5216
[v _PORTFbits `VS260 ~T0 @X0 0 e@652 ]
"1271
[s S70 :2 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S70 . T2CKPS TMR2ON T2OUTPS ]
"1276
[s S71 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S71 . T2CKPS0 T2CKPS1 . T2OUTPS0 T2OUTPS1 T2OUTPS2 T2OUTPS3 ]
"1270
[u S69 `S70 1 `S71 1 ]
[n S69 . . . ]
"1286
[v _T2CONbits `VS69 ~T0 @X0 0 e@28 ]
"1245
[v _PR2 `Vuc ~T0 @X0 0 e@27 ]
"1083
[s S60 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S60 . TMR1ON . nT1SYNC SOSCEN T1CKPS TMR1CS ]
"1091
[s S61 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S61 . . T1OSCEN T1CKPS0 T1CKPS1 TMR1CS0 TMR1CS1 ]
"1082
[u S59 `S60 1 `S61 1 ]
[n S59 . . . ]
"1100
[v _T1CONbits `VS59 ~T0 @X0 0 e@24 ]
"954
[s S52 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S52 . SSP2IF BCL2IF CCP7IF CCP8IF TX2IF RC2IF CCP9IF CCP10IF ]
"953
[u S51 `S52 1 ]
[n S51 . . ]
"965
[v _PIR4bits `VS51 ~T0 @X0 0 e@20 ]
"8923
[v _CCP10IF `Vb ~T0 @X0 0 e@167 ]
"1057
[v _TMR1H `Vuc ~T0 @X0 0 e@23 ]
"1037
[v _TMR1L `Vuc ~T0 @X0 0 e@22 ]
[p mainexit ]
[v F3649 `(v ~T0 @X0 1 tf1`ul ]
"153 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic.h
[v __delay `JF3649 ~T0 @X0 0 e ]
[p i __delay ]
"184 megaonoff.c
[v _GPIO_pin_Initialize `(v ~T0 @X0 0 ef ]
"199
[v _allPeripheralInit `(v ~T0 @X0 0 ef ]
"181
[v _ReceivingIndicationLedBlinking `(v ~T0 @X0 0 ef ]
"201
[v _copyReceivedDataBuffer `(v ~T0 @X0 0 ef ]
"203
[v _applianceControl `(v ~T0 @X0 0 ef7`uc`uc`uc`uc`uc`uc`uc ]
"176
[v _errorsMain `(v ~T0 @X0 0 ef1`*Cuc ]
"619 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic16f1526.h
[s S40 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S40 . RD0 RD1 RD2 RD3 RD4 RD5 RD6 RD7 ]
"618
[u S39 `S40 1 ]
[n S39 . . ]
"630
[v _PORTDbits `VS39 ~T0 @X0 0 e@15 ]
"179 megaonoff.c
[v _SwitchOnStatustToGatway `(v ~T0 @X0 0 ef1`uc ]
"180
[v _TransmissionIndicationLedBlinking `(v ~T0 @X0 0 ef ]
"681 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic16f1526.h
[s S42 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S42 . RE0 RE1 RE2 RE3 RE4 RE5 RE6 RE7 ]
"680
[u S41 `S42 1 ]
[n S41 . . ]
"692
[v _PORTEbits `VS41 ~T0 @X0 0 e@16 ]
"178 megaonoff.c
[v _SwitchOffStatustToGatway `(v ~T0 @X0 0 ef1`uc ]
"495 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic16f1526.h
[s S36 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S36 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
"494
[u S35 `S36 1 ]
[n S35 . . ]
"506
[v _PORTBbits `VS35 ~T0 @X0 0 e@13 ]
"5267
[s S263 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S263 . RG0 RG1 RG2 RG3 RG4 RG5 ]
"5266
[u S262 `S263 1 ]
[n S262 . . ]
"5276
[v _PORTGbits `VS262 ~T0 @X0 0 e@653 ]
"55 C:\Program Files (x86)\Microchip\xc8\v1.45\include\stdlib.h
[v _atoi `(i ~T0 @X0 0 ef1`*Cuc ]
"177 megaonoff.c
[v _sendAcknowledgment `(v ~T0 @X0 0 ef1`*uc ]
"182
[v _clearAllPorts `(v ~T0 @X0 0 ef ]
"183
[v _pinINIT_extra `(v ~T0 @X0 0 ef ]
"1528 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic16f1526.h
[s S79 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S79 . TRISD0 TRISD1 TRISD2 TRISD3 TRISD4 TRISD5 TRISD6 TRISD7 ]
"1527
[u S78 `S79 1 ]
[n S78 . . ]
"1539
[v _TRISDbits `VS78 ~T0 @X0 0 e@143 ]
"1404
[s S75 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S75 . TRISB0 TRISB1 TRISB2 TRISB3 TRISB4 TRISB5 TRISB6 TRISB7 ]
"1403
[u S74 `S75 1 ]
[n S74 . . ]
"1415
[v _TRISBbits `VS74 ~T0 @X0 0 e@141 ]
"1590
[s S81 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S81 . TRISE0 TRISE1 TRISE2 TRISE3 TRISE4 TRISE5 TRISE6 TRISE7 ]
"1589
[u S80 `S81 1 ]
[n S80 . . ]
"1601
[v _TRISEbits `VS80 ~T0 @X0 0 e@144 ]
"5829
[s S290 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S290 . TRISG0 TRISG1 TRISG2 TRISG3 TRISG4 ]
"5828
[u S289 `S290 1 ]
[n S289 . . ]
"5837
[v _TRISGbits `VS289 ~T0 @X0 0 e@781 ]
"5767
[s S288 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S288 . TRISF0 TRISF1 TRISF2 TRISF3 TRISF4 TRISF5 TRISF6 TRISF7 ]
"5766
[u S287 `S288 1 ]
[n S287 . . ]
"5778
[v _TRISFbits `VS287 ~T0 @X0 0 e@780 ]
"1466
[s S77 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S77 . TRISC0 TRISC1 TRISC2 TRISC3 TRISC4 TRISC5 TRISC6 TRISC7 ]
"1465
[u S76 `S77 1 ]
[n S76 . . ]
"1477
[v _TRISCbits `VS76 ~T0 @X0 0 e@142 ]
"185 megaonoff.c
[v _EUSART_Initialize `(v ~T0 @X0 0 ef ]
"188
[v _TMR1_Initialize `(v ~T0 @X0 0 ef ]
"189
[v _TMR2_Initialize `(v ~T0 @X0 0 ef ]
"187
[v _TMR3_Initialize `(v ~T0 @X0 0 ef ]
"190
[v _TMR4_Initialize `(v ~T0 @X0 0 ef ]
"191
[v _TMR5_Initialize `(v ~T0 @X0 0 ef ]
"192
[v _TMR6_Initialize `(v ~T0 @X0 0 ef ]
"193
[v _TMR8_Initialize `(v ~T0 @X0 0 ef ]
"194
[v _TMR10_Initialize `(v ~T0 @X0 0 ef ]
"195
[v _CCP9_Initialize `(v ~T0 @X0 0 ef ]
"198
[v _CCP8_Initialize `(v ~T0 @X0 0 ef ]
"197
[v _CCP7_Initialize `(v ~T0 @X0 0 ef ]
"196
[v _CCP10_Initialize `(v ~T0 @X0 0 ef ]
"3855 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic16f1526.h
[v _BAUD1CON `Vuc ~T0 @X0 0 e@415 ]
"3495
[v _RC1STA `Vuc ~T0 @X0 0 e@413 ]
"3675
[v _TX1STA `Vuc ~T0 @X0 0 e@414 ]
"3371
[v _SP1BRGL `Vuc ~T0 @X0 0 e@411 ]
"3441
[v _SP1BRGH `Vuc ~T0 @X0 0 e@412 ]
"9107
[v _GIE `Vb ~T0 @X0 0 e@95 ]
"9299
[v _PEIE `Vb ~T0 @X0 0 e@94 ]
"3690
[s S194 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S194 . TX9D TRMT BRGH SENDB SYNC TXEN TX9 CSRC ]
"3689
[u S193 `S194 1 ]
[n S193 . . ]
"3701
[v _TX1STAbits `VS193 ~T0 @X0 0 e@414 ]
"1077
[v _T1CON `Vuc ~T0 @X0 0 e@24 ]
"1155
[v _T1GCON `Vuc ~T0 @X0 0 e@25 ]
"6664
[v _T3CON `Vuc ~T0 @X0 0 e@1043 ]
"6742
[v _T3GCON `Vuc ~T0 @X0 0 e@1044 ]
"6644
[v _TMR3H `Vuc ~T0 @X0 0 e@1042 ]
"6624
[v _TMR3L `Vuc ~T0 @X0 0 e@1041 ]
"892
[s S50 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S50 . TMR3IF TMR4IF TMR5IF TMR6IF CCP3IF CCP4IF CCP5IF CCP6IF ]
"891
[u S49 `S50 1 ]
[n S49 . . ]
"903
[v _PIR3bits `VS49 ~T0 @X0 0 e@19 ]
"1801
[s S89 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S89 . TMR3IE TMR4IE TMR5IE TMR6IE CCP3IE CCP4IE CCP5IE CCP6IE ]
"1800
[u S88 `S89 1 ]
[n S88 . . ]
"1812
[v _PIE3bits `VS88 ~T0 @X0 0 e@147 ]
"6970
[v _T5CON `Vuc ~T0 @X0 0 e@1050 ]
"7048
[v _T5GCON `Vuc ~T0 @X0 0 e@1051 ]
"6950
[v _TMR5H `Vuc ~T0 @X0 0 e@1049 ]
"6930
[v _TMR5L `Vuc ~T0 @X0 0 e@1048 ]
"1265
[v _T2CON `Vuc ~T0 @X0 0 e@28 ]
"1225
[v _TMR2 `Vuc ~T0 @X0 0 e@26 ]
"6852
[v _T4CON `Vuc ~T0 @X0 0 e@1047 ]
"6812
[v _TMR4 `Vuc ~T0 @X0 0 e@1045 ]
"7158
[v _T6CON `Vuc ~T0 @X0 0 e@1054 ]
"7118
[v _TMR6 `Vuc ~T0 @X0 0 e@1052 ]
"7795
[v _T8CON `Vuc ~T0 @X0 0 e@1431 ]
"7755
[v _TMR8 `Vuc ~T0 @X0 0 e@1429 ]
"826
[s S47 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S47 . CCP2IF TMR8IF TMR10IF BCL1IF . TMR3GIF TMR5GIF OSFIF ]
"836
[s S48 :3 `uc 1 :1 `uc 1 ]
[n S48 . . BCLIF ]
"825
[u S46 `S47 1 `S48 1 ]
[n S46 . . . ]
"841
[v _PIR2bits `VS46 ~T0 @X0 0 e@18 ]
"1735
[s S86 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S86 . CCP2IE TMR8IE TMR10IE BCL1IE . TMR3GIE TMR5GIE OSFIE ]
"1745
[s S87 :3 `uc 1 :1 `uc 1 ]
[n S87 . . BCLIE ]
"1734
[u S85 `S86 1 `S87 1 ]
[n S85 . . . ]
"1750
[v _PIE2bits `VS85 ~T0 @X0 0 e@146 ]
"7906
[v _T10CON `Vuc ~T0 @X0 0 e@1438 ]
"7866
[v _TMR10 `Vuc ~T0 @X0 0 e@1436 ]
"8357
[v _CCP9CON `Vuc ~T0 @X0 0 e@1564 ]
"8337
[v _CCPR9H `Vuc ~T0 @X0 0 e@1563 ]
"8317
[v _CCPR9L `Vuc ~T0 @X0 0 e@1562 ]
"1863
[s S91 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S91 . SSP2IE BCL2IE CCP7IE CCP8IE TX2IE RC2IE CCP9IE CCP10IE ]
"1862
[u S90 `S91 1 ]
[n S90 . . ]
"1874
[v _PIE4bits `VS90 ~T0 @X0 0 e@148 ]
"8468
[v _CCP10CON `Vuc ~T0 @X0 0 e@1567 ]
"8448
[v _CCPR10H `Vuc ~T0 @X0 0 e@1566 ]
"8428
[v _CCPR10L `Vuc ~T0 @X0 0 e@1565 ]
"8135
[v _CCP7CON `Vuc ~T0 @X0 0 e@1558 ]
"8115
[v _CCPR7H `Vuc ~T0 @X0 0 e@1557 ]
"8095
[v _CCPR7L `Vuc ~T0 @X0 0 e@1556 ]
"8226
[v _CCPR8H `Vuc ~T0 @X0 0 e@1560 ]
"8206
[v _CCPR8L `Vuc ~T0 @X0 0 e@1559 ]
"3310
[v _TX1REG `Vuc ~T0 @X0 0 e@410 ]
"6578
[v _ANSELG `Vuc ~T0 @X0 0 e@1037 ]
"7229
[v _WPUG `Vuc ~T0 @X0 0 e@1165 ]
"6516
[v _ANSELF `Vuc ~T0 @X0 0 e@1036 ]
"3025
[v _ANSELE `Vuc ~T0 @X0 0 e@400 ]
"4137
[v _WPUE `Vuc ~T0 @X0 0 e@528 ]
"2979
[v _ANSELD `Vuc ~T0 @X0 0 e@399 ]
"4075
[v _WPUD `Vuc ~T0 @X0 0 e@527 ]
"2921
[v _ANSELB `Vuc ~T0 @X0 0 e@397 ]
"4005
[v _WPUB `Vuc ~T0 @X0 0 e@525 ]
"2868
[v _ANSELA `Vuc ~T0 @X0 0 e@396 ]
[; ;__size_t.h: 4: typedef unsigned size_t;
[; ;stdarg.h: 7: typedef void * va_list[1];
[; ;stdarg.h: 10: extern void * __va_start(void);
[; ;stdarg.h: 13: extern void * __va_arg(void *, ...);
[; ;stdio.h: 43: struct __prbuf
[; ;stdio.h: 44: {
[; ;stdio.h: 45: char * ptr;
[; ;stdio.h: 46: void (* func)(char);
[; ;stdio.h: 47: };
[; ;errno.h: 29: extern int errno;
[; ;conio.h: 12: extern void init_uart(void);
[; ;conio.h: 14: extern char getch(void);
[; ;conio.h: 15: extern char getche(void);
[; ;conio.h: 16: extern void putch(char);
[; ;conio.h: 17: extern void ungetch(char);
[; ;conio.h: 19: extern __bit kbhit(void);
[; ;conio.h: 23: extern char * cgets(char *);
[; ;conio.h: 24: extern void cputs(const char *);
[; ;stdio.h: 88: extern int cprintf(char *, ...);
[; ;stdio.h: 93: extern int _doprnt(struct __prbuf *, const register char *, register va_list);
[; ;stdio.h: 183: extern char * gets(char *);
[; ;stdio.h: 184: extern int puts(const char *);
[; ;stdio.h: 185: extern int scanf(const char *, ...) __attribute__((unsupported("scanf() is not supported by this compiler")));
[; ;stdio.h: 186: extern int sscanf(const char *, const char *, ...) __attribute__((unsupported("sscanf() is not supported by this compiler")));
[; ;stdio.h: 187: extern int vprintf(const char *, va_list) __attribute__((unsupported("vprintf() is not supported by this compiler")));
[; ;stdio.h: 188: extern int vsprintf(char *, const char *, va_list) __attribute__((unsupported("vsprintf() is not supported by this compiler")));
[; ;stdio.h: 189: extern int vscanf(const char *, va_list ap) __attribute__((unsupported("vscanf() is not supported by this compiler")));
[; ;stdio.h: 190: extern int vsscanf(const char *, const char *, va_list) __attribute__((unsupported("vsscanf() is not supported by this compiler")));
[; ;stdio.h: 194: extern int sprintf(char *, const char *, ...);
[; ;stdio.h: 195: extern int printf(const char *, ...);
[; ;stdlib.h: 7: typedef unsigned short wchar_t;
[; ;stdlib.h: 15: typedef struct {
[; ;stdlib.h: 16: int rem;
[; ;stdlib.h: 17: int quot;
[; ;stdlib.h: 18: } div_t;
[; ;stdlib.h: 19: typedef struct {
[; ;stdlib.h: 20: unsigned rem;
[; ;stdlib.h: 21: unsigned quot;
[; ;stdlib.h: 22: } udiv_t;
[; ;stdlib.h: 23: typedef struct {
[; ;stdlib.h: 24: long quot;
[; ;stdlib.h: 25: long rem;
[; ;stdlib.h: 26: } ldiv_t;
[; ;stdlib.h: 27: typedef struct {
[; ;stdlib.h: 28: unsigned long quot;
[; ;stdlib.h: 29: unsigned long rem;
[; ;stdlib.h: 30: } uldiv_t;
[; ;stdlib.h: 53: extern double atof(const char *);
[; ;stdlib.h: 54: extern double strtod(const char *, const char **);
[; ;stdlib.h: 55: extern int atoi(const char *);
[; ;stdlib.h: 56: extern unsigned xtoi(const char *);
[; ;stdlib.h: 57: extern long atol(const char *);
[; ;stdlib.h: 58: extern long strtol(const char *, char **, int);
[; ;stdlib.h: 60: extern int rand(void);
[; ;stdlib.h: 61: extern void srand(unsigned int);
[; ;stdlib.h: 62: extern void * calloc(size_t, size_t);
[; ;stdlib.h: 63: extern div_t div(int numer, int denom);
[; ;stdlib.h: 64: extern udiv_t udiv(unsigned numer, unsigned denom);
[; ;stdlib.h: 65: extern ldiv_t ldiv(long numer, long denom);
[; ;stdlib.h: 66: extern uldiv_t uldiv(unsigned long numer,unsigned long denom);
[; ;stdlib.h: 67: extern unsigned long _lrotl(unsigned long value, unsigned int shift);
[; ;stdlib.h: 68: extern unsigned long _lrotr(unsigned long value, unsigned int shift);
[; ;stdlib.h: 69: extern unsigned int _rotl(unsigned int value, unsigned int shift);
[; ;stdlib.h: 70: extern unsigned int _rotr(unsigned int value, unsigned int shift);
[; ;stdlib.h: 75: extern void * malloc(size_t);
[; ;stdlib.h: 76: extern void free(void *);
[; ;stdlib.h: 77: extern void * realloc(void *, size_t);
[; ;xc8debug.h: 14: extern void __builtin_software_breakpoint(void);
[; ;stdlib.h: 86: extern int atexit(void (*)(void));
[; ;stdlib.h: 87: extern char * getenv(const char *);
[; ;stdlib.h: 88: extern char ** environ;
[; ;stdlib.h: 89: extern int system(char *);
[; ;stdlib.h: 90: extern void qsort(void *, size_t, size_t, int (*)(const void *, const void *));
[; ;stdlib.h: 91: extern void * bsearch(const void *, void *, size_t, size_t, int(*)(const void *, const void *));
[; ;stdlib.h: 92: extern int abs(int);
[; ;stdlib.h: 93: extern long labs(long);
[; ;stdlib.h: 95: extern char * itoa(char * buf, int val, int base);
[; ;stdlib.h: 96: extern char * utoa(char * buf, unsigned val, int base);
[; ;stdlib.h: 101: extern char * ltoa(char * buf, long val, int base);
[; ;stdlib.h: 102: extern char * ultoa(char * buf, unsigned long val, int base);
[; ;stdlib.h: 104: extern char * ftoa(float f, int * status);
"24 megaonoff.c
[p x FOSC=HS ]
"25
[p x WDTE=OFF ]
"26
[p x PWRTE=OFF ]
"27
[p x MCLRE=OFF ]
"28
[p x CP=OFF ]
"29
[p x BOREN=OFF ]
"30
[p x CLKOUTEN=OFF ]
"31
[p x IESO=OFF ]
"32
[p x FCMEN=OFF ]
"35
[p x WRT=OFF ]
"36
[p x VCAPEN=OFF ]
"37
[p x STVREN=OFF ]
"38
[p x BORV=LO ]
"39
[p x LPBOR=OFF ]
"40
[p x LVP=OFF ]
[; ;htc.h: 26: extern const char __xc8_OPTIM_SPEED;
[; ;htc.h: 28: extern double __fpnormalize(double);
[; ;pic16f1526.h: 50: extern volatile unsigned char INDF0 @ 0x000;
"52 C:\Program Files (x86)\Microchip\xc8\v1.45\include\pic16f1526.h
[; ;pic16f1526.h: 52: asm("INDF0 equ 00h");
[; <" INDF0 equ 00h ;# ">
[; ;pic16f1526.h: 55: typedef union {
[; ;pic16f1526.h: 56: struct {
[; ;pic16f1526.h: 57: unsigned INDF0 :8;
[; ;pic16f1526.h: 58: };
[; ;pic16f1526.h: 59: } INDF0bits_t;
[; ;pic16f1526.h: 60: extern volatile INDF0bits_t INDF0bits @ 0x000;
[; ;pic16f1526.h: 70: extern volatile unsigned char INDF1 @ 0x001;
"72
[; ;pic16f1526.h: 72: asm("INDF1 equ 01h");
[; <" INDF1 equ 01h ;# ">
[; ;pic16f1526.h: 75: typedef union {
[; ;pic16f1526.h: 76: struct {
[; ;pic16f1526.h: 77: unsigned INDF1 :8;
[; ;pic16f1526.h: 78: };
[; ;pic16f1526.h: 79: } INDF1bits_t;
[; ;pic16f1526.h: 80: extern volatile INDF1bits_t INDF1bits @ 0x001;
[; ;pic16f1526.h: 90: extern volatile unsigned char PCL @ 0x002;
"92
[; ;pic16f1526.h: 92: asm("PCL equ 02h");
[; <" PCL equ 02h ;# ">
[; ;pic16f1526.h: 95: typedef union {
[; ;pic16f1526.h: 96: struct {
[; ;pic16f1526.h: 97: unsigned PCL :8;
[; ;pic16f1526.h: 98: };
[; ;pic16f1526.h: 99: } PCLbits_t;
[; ;pic16f1526.h: 100: extern volatile PCLbits_t PCLbits @ 0x002;
[; ;pic16f1526.h: 110: extern volatile unsigned char STATUS @ 0x003;
"112
[; ;pic16f1526.h: 112: asm("STATUS equ 03h");
[; <" STATUS equ 03h ;# ">
[; ;pic16f1526.h: 115: typedef union {
[; ;pic16f1526.h: 116: struct {
[; ;pic16f1526.h: 117: unsigned C :1;
[; ;pic16f1526.h: 118: unsigned DC :1;
[; ;pic16f1526.h: 119: unsigned Z :1;
[; ;pic16f1526.h: 120: unsigned nPD :1;
[; ;pic16f1526.h: 121: unsigned nTO :1;
[; ;pic16f1526.h: 122: };
[; ;pic16f1526.h: 123: struct {
[; ;pic16f1526.h: 124: unsigned CARRY :1;
[; ;pic16f1526.h: 125: unsigned :1;
[; ;pic16f1526.h: 126: unsigned ZERO :1;
[; ;pic16f1526.h: 127: };
[; ;pic16f1526.h: 128: } STATUSbits_t;
[; ;pic16f1526.h: 129: extern volatile STATUSbits_t STATUSbits @ 0x003;
[; ;pic16f1526.h: 169: extern volatile unsigned short FSR0 @ 0x004;
[; ;pic16f1526.h: 173: extern volatile unsigned char FSR0L @ 0x004;
"175
[; ;pic16f1526.h: 175: asm("FSR0L equ 04h");
[; <" FSR0L equ 04h ;# ">
[; ;pic16f1526.h: 178: typedef union {
[; ;pic16f1526.h: 179: struct {
[; ;pic16f1526.h: 180: unsigned FSR0L :8;
[; ;pic16f1526.h: 181: };
[; ;pic16f1526.h: 182: } FSR0Lbits_t;
[; ;pic16f1526.h: 183: extern volatile FSR0Lbits_t FSR0Lbits @ 0x004;
[; ;pic16f1526.h: 193: extern volatile unsigned char FSR0H @ 0x005;
"195
[; ;pic16f1526.h: 195: asm("FSR0H equ 05h");
[; <" FSR0H equ 05h ;# ">
[; ;pic16f1526.h: 198: typedef union {
[; ;pic16f1526.h: 199: struct {
[; ;pic16f1526.h: 200: unsigned FSR0H :8;
[; ;pic16f1526.h: 201: };
[; ;pic16f1526.h: 202: } FSR0Hbits_t;
[; ;pic16f1526.h: 203: extern volatile FSR0Hbits_t FSR0Hbits @ 0x005;
[; ;pic16f1526.h: 213: extern volatile unsigned short FSR1 @ 0x006;
[; ;pic16f1526.h: 217: extern volatile unsigned char FSR1L @ 0x006;
"219
[; ;pic16f1526.h: 219: asm("FSR1L equ 06h");
[; <" FSR1L equ 06h ;# ">
[; ;pic16f1526.h: 222: typedef union {
[; ;pic16f1526.h: 223: struct {
[; ;pic16f1526.h: 224: unsigned FSR1L :8;
[; ;pic16f1526.h: 225: };
[; ;pic16f1526.h: 226: } FSR1Lbits_t;
[; ;pic16f1526.h: 227: extern volatile FSR1Lbits_t FSR1Lbits @ 0x006;
[; ;pic16f1526.h: 237: extern volatile unsigned char FSR1H @ 0x007;
"239
[; ;pic16f1526.h: 239: asm("FSR1H equ 07h");
[; <" FSR1H equ 07h ;# ">
[; ;pic16f1526.h: 242: typedef union {
[; ;pic16f1526.h: 243: struct {
[; ;pic16f1526.h: 244: unsigned FSR1H :8;
[; ;pic16f1526.h: 245: };
[; ;pic16f1526.h: 246: } FSR1Hbits_t;
[; ;pic16f1526.h: 247: extern volatile FSR1Hbits_t FSR1Hbits @ 0x007;
[; ;pic16f1526.h: 257: extern volatile unsigned char BSR @ 0x008;
"259
[; ;pic16f1526.h: 259: asm("BSR equ 08h");
[; <" BSR equ 08h ;# ">
[; ;pic16f1526.h: 262: typedef union {
[; ;pic16f1526.h: 263: struct {
[; ;pic16f1526.h: 264: unsigned BSR :5;
[; ;pic16f1526.h: 265: };
[; ;pic16f1526.h: 266: struct {
[; ;pic16f1526.h: 267: unsigned BSR0 :1;
[; ;pic16f1526.h: 268: unsigned BSR1 :1;
[; ;pic16f1526.h: 269: unsigned BSR2 :1;
[; ;pic16f1526.h: 270: unsigned BSR3 :1;
[; ;pic16f1526.h: 271: unsigned BSR4 :1;
[; ;pic16f1526.h: 272: };
[; ;pic16f1526.h: 273: } BSRbits_t;
[; ;pic16f1526.h: 274: extern volatile BSRbits_t BSRbits @ 0x008;
[; ;pic16f1526.h: 309: extern volatile unsigned char WREG @ 0x009;
"311
[; ;pic16f1526.h: 311: asm("WREG equ 09h");
[; <" WREG equ 09h ;# ">
[; ;pic16f1526.h: 314: typedef union {
[; ;pic16f1526.h: 315: struct {
[; ;pic16f1526.h: 316: unsigned WREG0 :8;
[; ;pic16f1526.h: 317: };
[; ;pic16f1526.h: 318: } WREGbits_t;
[; ;pic16f1526.h: 319: extern volatile WREGbits_t WREGbits @ 0x009;
[; ;pic16f1526.h: 329: extern volatile unsigned char PCLATH @ 0x00A;
"331
[; ;pic16f1526.h: 331: asm("PCLATH equ 0Ah");
[; <" PCLATH equ 0Ah ;# ">
[; ;pic16f1526.h: 334: typedef union {
[; ;pic16f1526.h: 335: struct {
[; ;pic16f1526.h: 336: unsigned PCLATH :7;
[; ;pic16f1526.h: 337: };
[; ;pic16f1526.h: 338: } PCLATHbits_t;
[; ;pic16f1526.h: 339: extern volatile PCLATHbits_t PCLATHbits @ 0x00A;
[; ;pic16f1526.h: 349: extern volatile unsigned char INTCON @ 0x00B;
"351
[; ;pic16f1526.h: 351: asm("INTCON equ 0Bh");
[; <" INTCON equ 0Bh ;# ">
[; ;pic16f1526.h: 354: typedef union {
[; ;pic16f1526.h: 355: struct {
[; ;pic16f1526.h: 356: unsigned IOCIF :1;
[; ;pic16f1526.h: 357: unsigned INTF :1;
[; ;pic16f1526.h: 358: unsigned TMR0IF :1;
[; ;pic16f1526.h: 359: unsigned IOCIE :1;
[; ;pic16f1526.h: 360: unsigned INTE :1;
[; ;pic16f1526.h: 361: unsigned TMR0IE :1;
[; ;pic16f1526.h: 362: unsigned PEIE :1;
[; ;pic16f1526.h: 363: unsigned GIE :1;
[; ;pic16f1526.h: 364: };
[; ;pic16f1526.h: 365: struct {
[; ;pic16f1526.h: 366: unsigned :2;
[; ;pic16f1526.h: 367: unsigned T0IF :1;
[; ;pic16f1526.h: 368: unsigned :2;
[; ;pic16f1526.h: 369: unsigned T0IE :1;
[; ;pic16f1526.h: 370: };
[; ;pic16f1526.h: 371: } INTCONbits_t;
[; ;pic16f1526.h: 372: extern volatile INTCONbits_t INTCONbits @ 0x00B;
[; ;pic16f1526.h: 427: extern volatile unsigned char PORTA @ 0x00C;
"429
[; ;pic16f1526.h: 429: asm("PORTA equ 0Ch");
[; <" PORTA equ 0Ch ;# ">
[; ;pic16f1526.h: 432: typedef union {
[; ;pic16f1526.h: 433: struct {
[; ;pic16f1526.h: 434: unsigned RA0 :1;
[; ;pic16f1526.h: 435: unsigned RA1 :1;
[; ;pic16f1526.h: 436: unsigned RA2 :1;
[; ;pic16f1526.h: 437: unsigned RA3 :1;
[; ;pic16f1526.h: 438: unsigned RA4 :1;
[; ;pic16f1526.h: 439: unsigned RA5 :1;
[; ;pic16f1526.h: 440: unsigned RA6 :1;
[; ;pic16f1526.h: 441: unsigned RA7 :1;
[; ;pic16f1526.h: 442: };
[; ;pic16f1526.h: 443: } PORTAbits_t;
[; ;pic16f1526.h: 444: extern volatile PORTAbits_t PORTAbits @ 0x00C;
[; ;pic16f1526.h: 489: extern volatile unsigned char PORTB @ 0x00D;
"491
[; ;pic16f1526.h: 491: asm("PORTB equ 0Dh");
[; <" PORTB equ 0Dh ;# ">
[; ;pic16f1526.h: 494: typedef union {
[; ;pic16f1526.h: 495: struct {
[; ;pic16f1526.h: 496: unsigned RB0 :1;
[; ;pic16f1526.h: 497: unsigned RB1 :1;
[; ;pic16f1526.h: 498: unsigned RB2 :1;
[; ;pic16f1526.h: 499: unsigned RB3 :1;
[; ;pic16f1526.h: 500: unsigned RB4 :1;
[; ;pic16f1526.h: 501: unsigned RB5 :1;
[; ;pic16f1526.h: 502: unsigned RB6 :1;
[; ;pic16f1526.h: 503: unsigned RB7 :1;
[; ;pic16f1526.h: 504: };
[; ;pic16f1526.h: 505: } PORTBbits_t;
[; ;pic16f1526.h: 506: extern volatile PORTBbits_t PORTBbits @ 0x00D;
[; ;pic16f1526.h: 551: extern volatile unsigned char PORTC @ 0x00E;
"553
[; ;pic16f1526.h: 553: asm("PORTC equ 0Eh");
[; <" PORTC equ 0Eh ;# ">
[; ;pic16f1526.h: 556: typedef union {
[; ;pic16f1526.h: 557: struct {
[; ;pic16f1526.h: 558: unsigned RC0 :1;
[; ;pic16f1526.h: 559: unsigned RC1 :1;
[; ;pic16f1526.h: 560: unsigned RC2 :1;
[; ;pic16f1526.h: 561: unsigned RC3 :1;
[; ;pic16f1526.h: 562: unsigned RC4 :1;
[; ;pic16f1526.h: 563: unsigned RC5 :1;
[; ;pic16f1526.h: 564: unsigned RC6 :1;
[; ;pic16f1526.h: 565: unsigned RC7 :1;
[; ;pic16f1526.h: 566: };
[; ;pic16f1526.h: 567: } PORTCbits_t;
[; ;pic16f1526.h: 568: extern volatile PORTCbits_t PORTCbits @ 0x00E;
[; ;pic16f1526.h: 613: extern volatile unsigned char PORTD @ 0x00F;
"615
[; ;pic16f1526.h: 615: asm("PORTD equ 0Fh");
[; <" PORTD equ 0Fh ;# ">
[; ;pic16f1526.h: 618: typedef union {
[; ;pic16f1526.h: 619: struct {
[; ;pic16f1526.h: 620: unsigned RD0 :1;
[; ;pic16f1526.h: 621: unsigned RD1 :1;
[; ;pic16f1526.h: 622: unsigned RD2 :1;
[; ;pic16f1526.h: 623: unsigned RD3 :1;
[; ;pic16f1526.h: 624: unsigned RD4 :1;
[; ;pic16f1526.h: 625: unsigned RD5 :1;
[; ;pic16f1526.h: 626: unsigned RD6 :1;
[; ;pic16f1526.h: 627: unsigned RD7 :1;
[; ;pic16f1526.h: 628: };
[; ;pic16f1526.h: 629: } PORTDbits_t;
[; ;pic16f1526.h: 630: extern volatile PORTDbits_t PORTDbits @ 0x00F;
[; ;pic16f1526.h: 675: extern volatile unsigned char PORTE @ 0x010;
"677
[; ;pic16f1526.h: 677: asm("PORTE equ 010h");
[; <" PORTE equ 010h ;# ">
[; ;pic16f1526.h: 680: typedef union {
[; ;pic16f1526.h: 681: struct {
[; ;pic16f1526.h: 682: unsigned RE0 :1;
[; ;pic16f1526.h: 683: unsigned RE1 :1;
[; ;pic16f1526.h: 684: unsigned RE2 :1;
[; ;pic16f1526.h: 685: unsigned RE3 :1;
[; ;pic16f1526.h: 686: unsigned RE4 :1;
[; ;pic16f1526.h: 687: unsigned RE5 :1;
[; ;pic16f1526.h: 688: unsigned RE6 :1;
[; ;pic16f1526.h: 689: unsigned RE7 :1;
[; ;pic16f1526.h: 690: };
[; ;pic16f1526.h: 691: } PORTEbits_t;
[; ;pic16f1526.h: 692: extern volatile PORTEbits_t PORTEbits @ 0x010;
[; ;pic16f1526.h: 737: extern volatile unsigned char PIR1 @ 0x011;
"739
[; ;pic16f1526.h: 739: asm("PIR1 equ 011h");
[; <" PIR1 equ 011h ;# ">
[; ;pic16f1526.h: 742: typedef union {
[; ;pic16f1526.h: 743: struct {
[; ;pic16f1526.h: 744: unsigned TMR1IF :1;
[; ;pic16f1526.h: 745: unsigned TMR2IF :1;
[; ;pic16f1526.h: 746: unsigned CCP1IF :1;
[; ;pic16f1526.h: 747: unsigned SSP1IF :1;
[; ;pic16f1526.h: 748: unsigned TX1IF :1;
[; ;pic16f1526.h: 749: unsigned RC1IF :1;
[; ;pic16f1526.h: 750: unsigned ADIF :1;
[; ;pic16f1526.h: 751: unsigned TMR1GIF :1;
[; ;pic16f1526.h: 752: };
[; ;pic16f1526.h: 753: struct {
[; ;pic16f1526.h: 754: unsigned :3;
[; ;pic16f1526.h: 755: unsigned SSPIF :1;
[; ;pic16f1526.h: 756: unsigned TXIF :1;
[; ;pic16f1526.h: 757: unsigned RCIF :1;
[; ;pic16f1526.h: 758: };
[; ;pic16f1526.h: 759: } PIR1bits_t;
[; ;pic16f1526.h: 760: extern volatile PIR1bits_t PIR1bits @ 0x011;
[; ;pic16f1526.h: 820: extern volatile unsigned char PIR2 @ 0x012;
"822
[; ;pic16f1526.h: 822: asm("PIR2 equ 012h");
[; <" PIR2 equ 012h ;# ">
[; ;pic16f1526.h: 825: typedef union {
[; ;pic16f1526.h: 826: struct {
[; ;pic16f1526.h: 827: unsigned CCP2IF :1;
[; ;pic16f1526.h: 828: unsigned TMR8IF :1;
[; ;pic16f1526.h: 829: unsigned TMR10IF :1;
[; ;pic16f1526.h: 830: unsigned BCL1IF :1;
[; ;pic16f1526.h: 831: unsigned :1;
[; ;pic16f1526.h: 832: unsigned TMR3GIF :1;
[; ;pic16f1526.h: 833: unsigned TMR5GIF :1;
[; ;pic16f1526.h: 834: unsigned OSFIF :1;
[; ;pic16f1526.h: 835: };
[; ;pic16f1526.h: 836: struct {
[; ;pic16f1526.h: 837: unsigned :3;
[; ;pic16f1526.h: 838: unsigned BCLIF :1;
[; ;pic16f1526.h: 839: };
[; ;pic16f1526.h: 840: } PIR2bits_t;
[; ;pic16f1526.h: 841: extern volatile PIR2bits_t PIR2bits @ 0x012;
[; ;pic16f1526.h: 886: extern volatile unsigned char PIR3 @ 0x013;
"888
[; ;pic16f1526.h: 888: asm("PIR3 equ 013h");
[; <" PIR3 equ 013h ;# ">
[; ;pic16f1526.h: 891: typedef union {
[; ;pic16f1526.h: 892: struct {
[; ;pic16f1526.h: 893: unsigned TMR3IF :1;
[; ;pic16f1526.h: 894: unsigned TMR4IF :1;
[; ;pic16f1526.h: 895: unsigned TMR5IF :1;
[; ;pic16f1526.h: 896: unsigned TMR6IF :1;
[; ;pic16f1526.h: 897: unsigned CCP3IF :1;
[; ;pic16f1526.h: 898: unsigned CCP4IF :1;
[; ;pic16f1526.h: 899: unsigned CCP5IF :1;
[; ;pic16f1526.h: 900: unsigned CCP6IF :1;
[; ;pic16f1526.h: 901: };
[; ;pic16f1526.h: 902: } PIR3bits_t;
[; ;pic16f1526.h: 903: extern volatile PIR3bits_t PIR3bits @ 0x013;
[; ;pic16f1526.h: 948: extern volatile unsigned char PIR4 @ 0x014;
"950
[; ;pic16f1526.h: 950: asm("PIR4 equ 014h");
[; <" PIR4 equ 014h ;# ">
[; ;pic16f1526.h: 953: typedef union {
[; ;pic16f1526.h: 954: struct {
[; ;pic16f1526.h: 955: unsigned SSP2IF :1;
[; ;pic16f1526.h: 956: unsigned BCL2IF :1;
[; ;pic16f1526.h: 957: unsigned CCP7IF :1;
[; ;pic16f1526.h: 958: unsigned CCP8IF :1;
[; ;pic16f1526.h: 959: unsigned TX2IF :1;
[; ;pic16f1526.h: 960: unsigned RC2IF :1;
[; ;pic16f1526.h: 961: unsigned CCP9IF :1;
[; ;pic16f1526.h: 962: unsigned CCP10IF :1;
[; ;pic16f1526.h: 963: };
[; ;pic16f1526.h: 964: } PIR4bits_t;
[; ;pic16f1526.h: 965: extern volatile PIR4bits_t PIR4bits @ 0x014;
[; ;pic16f1526.h: 1010: extern volatile unsigned char TMR0 @ 0x015;
"1012
[; ;pic16f1526.h: 1012: asm("TMR0 equ 015h");
[; <" TMR0 equ 015h ;# ">
[; ;pic16f1526.h: 1015: typedef union {
[; ;pic16f1526.h: 1016: struct {
[; ;pic16f1526.h: 1017: unsigned TMR0 :8;
[; ;pic16f1526.h: 1018: };
[; ;pic16f1526.h: 1019: } TMR0bits_t;
[; ;pic16f1526.h: 1020: extern volatile TMR0bits_t TMR0bits @ 0x015;
[; ;pic16f1526.h: 1030: extern volatile unsigned short TMR1 @ 0x016;
"1032
[; ;pic16f1526.h: 1032: asm("TMR1 equ 016h");
[; <" TMR1 equ 016h ;# ">
[; ;pic16f1526.h: 1037: extern volatile unsigned char TMR1L @ 0x016;
"1039
[; ;pic16f1526.h: 1039: asm("TMR1L equ 016h");
[; <" TMR1L equ 016h ;# ">
[; ;pic16f1526.h: 1042: typedef union {
[; ;pic16f1526.h: 1043: struct {
[; ;pic16f1526.h: 1044: unsigned TMR1L :8;
[; ;pic16f1526.h: 1045: };
[; ;pic16f1526.h: 1046: } TMR1Lbits_t;
[; ;pic16f1526.h: 1047: extern volatile TMR1Lbits_t TMR1Lbits @ 0x016;
[; ;pic16f1526.h: 1057: extern volatile unsigned char TMR1H @ 0x017;
"1059
[; ;pic16f1526.h: 1059: asm("TMR1H equ 017h");
[; <" TMR1H equ 017h ;# ">
[; ;pic16f1526.h: 1062: typedef union {
[; ;pic16f1526.h: 1063: struct {
[; ;pic16f1526.h: 1064: unsigned TMR1H :8;
[; ;pic16f1526.h: 1065: };
[; ;pic16f1526.h: 1066: } TMR1Hbits_t;
[; ;pic16f1526.h: 1067: extern volatile TMR1Hbits_t TMR1Hbits @ 0x017;
[; ;pic16f1526.h: 1077: extern volatile unsigned char T1CON @ 0x018;
"1079
[; ;pic16f1526.h: 1079: asm("T1CON equ 018h");
[; <" T1CON equ 018h ;# ">
[; ;pic16f1526.h: 1082: typedef union {
[; ;pic16f1526.h: 1083: struct {
[; ;pic16f1526.h: 1084: unsigned TMR1ON :1;
[; ;pic16f1526.h: 1085: unsigned :1;
[; ;pic16f1526.h: 1086: unsigned nT1SYNC :1;
[; ;pic16f1526.h: 1087: unsigned SOSCEN :1;
[; ;pic16f1526.h: 1088: unsigned T1CKPS :2;
[; ;pic16f1526.h: 1089: unsigned TMR1CS :2;
[; ;pic16f1526.h: 1090: };
[; ;pic16f1526.h: 1091: struct {
[; ;pic16f1526.h: 1092: unsigned :3;
[; ;pic16f1526.h: 1093: unsigned T1OSCEN :1;
[; ;pic16f1526.h: 1094: unsigned T1CKPS0 :1;
[; ;pic16f1526.h: 1095: unsigned T1CKPS1 :1;
[; ;pic16f1526.h: 1096: unsigned TMR1CS0 :1;
[; ;pic16f1526.h: 1097: unsigned TMR1CS1 :1;
[; ;pic16f1526.h: 1098: };
[; ;pic16f1526.h: 1099: } T1CONbits_t;
[; ;pic16f1526.h: 1100: extern volatile T1CONbits_t T1CONbits @ 0x018;
[; ;pic16f1526.h: 1155: extern volatile unsigned char T1GCON @ 0x019;
"1157
[; ;pic16f1526.h: 1157: asm("T1GCON equ 019h");
[; <" T1GCON equ 019h ;# ">
[; ;pic16f1526.h: 1160: typedef union {
[; ;pic16f1526.h: 1161: struct {
[; ;pic16f1526.h: 1162: unsigned T1GSS :2;
[; ;pic16f1526.h: 1163: unsigned T1GVAL :1;
[; ;pic16f1526.h: 1164: unsigned T1GGO_nDONE :1;
[; ;pic16f1526.h: 1165: unsigned T1GSPM :1;
[; ;pic16f1526.h: 1166: unsigned T1GTM :1;
[; ;pic16f1526.h: 1167: unsigned T1GPOL :1;
[; ;pic16f1526.h: 1168: unsigned TMR1GE :1;
[; ;pic16f1526.h: 1169: };
[; ;pic16f1526.h: 1170: struct {
[; ;pic16f1526.h: 1171: unsigned T1GSS0 :1;
[; ;pic16f1526.h: 1172: unsigned T1GSS1 :1;
[; ;pic16f1526.h: 1173: };
[; ;pic16f1526.h: 1174: } T1GCONbits_t;
[; ;pic16f1526.h: 1175: extern volatile T1GCONbits_t T1GCONbits @ 0x019;
[; ;pic16f1526.h: 1225: extern volatile unsigned char TMR2 @ 0x01A;
"1227
[; ;pic16f1526.h: 1227: asm("TMR2 equ 01Ah");
[; <" TMR2 equ 01Ah ;# ">
[; ;pic16f1526.h: 1230: typedef union {
[; ;pic16f1526.h: 1231: struct {
[; ;pic16f1526.h: 1232: unsigned TMR2 :8;
[; ;pic16f1526.h: 1233: };
[; ;pic16f1526.h: 1234: } TMR2bits_t;
[; ;pic16f1526.h: 1235: extern volatile TMR2bits_t TMR2bits @ 0x01A;
[; ;pic16f1526.h: 1245: extern volatile unsigned char PR2 @ 0x01B;
"1247
[; ;pic16f1526.h: 1247: asm("PR2 equ 01Bh");
[; <" PR2 equ 01Bh ;# ">
[; ;pic16f1526.h: 1250: typedef union {
[; ;pic16f1526.h: 1251: struct {
[; ;pic16f1526.h: 1252: unsigned PR2 :8;
[; ;pic16f1526.h: 1253: };
[; ;pic16f1526.h: 1254: } PR2bits_t;
[; ;pic16f1526.h: 1255: extern volatile PR2bits_t PR2bits @ 0x01B;
[; ;pic16f1526.h: 1265: extern volatile unsigned char T2CON @ 0x01C;
"1267
[; ;pic16f1526.h: 1267: asm("T2CON equ 01Ch");
[; <" T2CON equ 01Ch ;# ">
[; ;pic16f1526.h: 1270: typedef union {
[; ;pic16f1526.h: 1271: struct {
[; ;pic16f1526.h: 1272: unsigned T2CKPS :2;
[; ;pic16f1526.h: 1273: unsigned TMR2ON :1;
[; ;pic16f1526.h: 1274: unsigned T2OUTPS :4;
[; ;pic16f1526.h: 1275: };
[; ;pic16f1526.h: 1276: struct {
[; ;pic16f1526.h: 1277: unsigned T2CKPS0 :1;
[; ;pic16f1526.h: 1278: unsigned T2CKPS1 :1;
[; ;pic16f1526.h: 1279: unsigned :1;
[; ;pic16f1526.h: 1280: unsigned T2OUTPS0 :1;
[; ;pic16f1526.h: 1281: unsigned T2OUTPS1 :1;
[; ;pic16f1526.h: 1282: unsigned T2OUTPS2 :1;
[; ;pic16f1526.h: 1283: unsigned T2OUTPS3 :1;
[; ;pic16f1526.h: 1284: };
[; ;pic16f1526.h: 1285: } T2CONbits_t;
[; ;pic16f1526.h: 1286: extern volatile T2CONbits_t T2CONbits @ 0x01C;
[; ;pic16f1526.h: 1336: extern volatile unsigned char TRISA @ 0x08C;
"1338
[; ;pic16f1526.h: 1338: asm("TRISA equ 08Ch");
[; <" TRISA equ 08Ch ;# ">
[; ;pic16f1526.h: 1341: typedef union {
[; ;pic16f1526.h: 1342: struct {
[; ;pic16f1526.h: 1343: unsigned TRISA0 :1;
[; ;pic16f1526.h: 1344: unsigned TRISA1 :1;
[; ;pic16f1526.h: 1345: unsigned TRISA2 :1;
[; ;pic16f1526.h: 1346: unsigned TRISA3 :1;
[; ;pic16f1526.h: 1347: unsigned TRISA4 :1;
[; ;pic16f1526.h: 1348: unsigned TRISA5 :1;
[; ;pic16f1526.h: 1349: unsigned TRISA6 :1;
[; ;pic16f1526.h: 1350: unsigned TRISA7 :1;
[; ;pic16f1526.h: 1351: };
[; ;pic16f1526.h: 1352: } TRISAbits_t;
[; ;pic16f1526.h: 1353: extern volatile TRISAbits_t TRISAbits @ 0x08C;
[; ;pic16f1526.h: 1398: extern volatile unsigned char TRISB @ 0x08D;
"1400
[; ;pic16f1526.h: 1400: asm("TRISB equ 08Dh");
[; <" TRISB equ 08Dh ;# ">
[; ;pic16f1526.h: 1403: typedef union {
[; ;pic16f1526.h: 1404: struct {
[; ;pic16f1526.h: 1405: unsigned TRISB0 :1;
[; ;pic16f1526.h: 1406: unsigned TRISB1 :1;
[; ;pic16f1526.h: 1407: unsigned TRISB2 :1;
[; ;pic16f1526.h: 1408: unsigned TRISB3 :1;
[; ;pic16f1526.h: 1409: unsigned TRISB4 :1;
[; ;pic16f1526.h: 1410: unsigned TRISB5 :1;
[; ;pic16f1526.h: 1411: unsigned TRISB6 :1;
[; ;pic16f1526.h: 1412: unsigned TRISB7 :1;
[; ;pic16f1526.h: 1413: };
[; ;pic16f1526.h: 1414: } TRISBbits_t;
[; ;pic16f1526.h: 1415: extern volatile TRISBbits_t TRISBbits @ 0x08D;
[; ;pic16f1526.h: 1460: extern volatile unsigned char TRISC @ 0x08E;
"1462
[; ;pic16f1526.h: 1462: asm("TRISC equ 08Eh");
[; <" TRISC equ 08Eh ;# ">
[; ;pic16f1526.h: 1465: typedef union {
[; ;pic16f1526.h: 1466: struct {
[; ;pic16f1526.h: 1467: unsigned TRISC0 :1;
[; ;pic16f1526.h: 1468: unsigned TRISC1 :1;
[; ;pic16f1526.h: 1469: unsigned TRISC2 :1;
[; ;pic16f1526.h: 1470: unsigned TRISC3 :1;
[; ;pic16f1526.h: 1471: unsigned TRISC4 :1;
[; ;pic16f1526.h: 1472: unsigned TRISC5 :1;
[; ;pic16f1526.h: 1473: unsigned TRISC6 :1;
[; ;pic16f1526.h: 1474: unsigned TRISC7 :1;
[; ;pic16f1526.h: 1475: };
[; ;pic16f1526.h: 1476: } TRISCbits_t;
[; ;pic16f1526.h: 1477: extern volatile TRISCbits_t TRISCbits @ 0x08E;
[; ;pic16f1526.h: 1522: extern volatile unsigned char TRISD @ 0x08F;
"1524
[; ;pic16f1526.h: 1524: asm("TRISD equ 08Fh");
[; <" TRISD equ 08Fh ;# ">
[; ;pic16f1526.h: 1527: typedef union {
[; ;pic16f1526.h: 1528: struct {
[; ;pic16f1526.h: 1529: unsigned TRISD0 :1;
[; ;pic16f1526.h: 1530: unsigned TRISD1 :1;
[; ;pic16f1526.h: 1531: unsigned TRISD2 :1;
[; ;pic16f1526.h: 1532: unsigned TRISD3 :1;
[; ;pic16f1526.h: 1533: unsigned TRISD4 :1;
[; ;pic16f1526.h: 1534: unsigned TRISD5 :1;
[; ;pic16f1526.h: 1535: unsigned TRISD6 :1;
[; ;pic16f1526.h: 1536: unsigned TRISD7 :1;
[; ;pic16f1526.h: 1537: };
[; ;pic16f1526.h: 1538: } TRISDbits_t;
[; ;pic16f1526.h: 1539: extern volatile TRISDbits_t TRISDbits @ 0x08F;
[; ;pic16f1526.h: 1584: extern volatile unsigned char TRISE @ 0x090;
"1586
[; ;pic16f1526.h: 1586: asm("TRISE equ 090h");
[; <" TRISE equ 090h ;# ">
[; ;pic16f1526.h: 1589: typedef union {
[; ;pic16f1526.h: 1590: struct {
[; ;pic16f1526.h: 1591: unsigned TRISE0 :1;
[; ;pic16f1526.h: 1592: unsigned TRISE1 :1;
[; ;pic16f1526.h: 1593: unsigned TRISE2 :1;
[; ;pic16f1526.h: 1594: unsigned TRISE3 :1;
[; ;pic16f1526.h: 1595: unsigned TRISE4 :1;
[; ;pic16f1526.h: 1596: unsigned TRISE5 :1;
[; ;pic16f1526.h: 1597: unsigned TRISE6 :1;
[; ;pic16f1526.h: 1598: unsigned TRISE7 :1;
[; ;pic16f1526.h: 1599: };
[; ;pic16f1526.h: 1600: } TRISEbits_t;
[; ;pic16f1526.h: 1601: extern volatile TRISEbits_t TRISEbits @ 0x090;
[; ;pic16f1526.h: 1646: extern volatile unsigned char PIE1 @ 0x091;
"1648
[; ;pic16f1526.h: 1648: asm("PIE1 equ 091h");
[; <" PIE1 equ 091h ;# ">
[; ;pic16f1526.h: 1651: typedef union {
[; ;pic16f1526.h: 1652: struct {
[; ;pic16f1526.h: 1653: unsigned TMR1IE :1;
[; ;pic16f1526.h: 1654: unsigned TMR2IE :1;
[; ;pic16f1526.h: 1655: unsigned CCP1IE :1;
[; ;pic16f1526.h: 1656: unsigned SSP1IE :1;
[; ;pic16f1526.h: 1657: unsigned TX1IE :1;
[; ;pic16f1526.h: 1658: unsigned RC1IE :1;
[; ;pic16f1526.h: 1659: unsigned ADIE :1;
[; ;pic16f1526.h: 1660: unsigned TMR1GIE :1;
[; ;pic16f1526.h: 1661: };
[; ;pic16f1526.h: 1662: struct {
[; ;pic16f1526.h: 1663: unsigned :3;
[; ;pic16f1526.h: 1664: unsigned SSPIE :1;
[; ;pic16f1526.h: 1665: unsigned TXIE :1;
[; ;pic16f1526.h: 1666: unsigned RCIE :1;
[; ;pic16f1526.h: 1667: };
[; ;pic16f1526.h: 1668: } PIE1bits_t;
[; ;pic16f1526.h: 1669: extern volatile PIE1bits_t PIE1bits @ 0x091;
[; ;pic16f1526.h: 1729: extern volatile unsigned char PIE2 @ 0x092;
"1731
[; ;pic16f1526.h: 1731: asm("PIE2 equ 092h");
[; <" PIE2 equ 092h ;# ">
[; ;pic16f1526.h: 1734: typedef union {
[; ;pic16f1526.h: 1735: struct {
[; ;pic16f1526.h: 1736: unsigned CCP2IE :1;
[; ;pic16f1526.h: 1737: unsigned TMR8IE :1;
[; ;pic16f1526.h: 1738: unsigned TMR10IE :1;
[; ;pic16f1526.h: 1739: unsigned BCL1IE :1;
[; ;pic16f1526.h: 1740: unsigned :1;
[; ;pic16f1526.h: 1741: unsigned TMR3GIE :1;
[; ;pic16f1526.h: 1742: unsigned TMR5GIE :1;
[; ;pic16f1526.h: 1743: unsigned OSFIE :1;
[; ;pic16f1526.h: 1744: };
[; ;pic16f1526.h: 1745: struct {
[; ;pic16f1526.h: 1746: unsigned :3;
[; ;pic16f1526.h: 1747: unsigned BCLIE :1;
[; ;pic16f1526.h: 1748: };
[; ;pic16f1526.h: 1749: } PIE2bits_t;
[; ;pic16f1526.h: 1750: extern volatile PIE2bits_t PIE2bits @ 0x092;
[; ;pic16f1526.h: 1795: extern volatile unsigned char PIE3 @ 0x093;
"1797
[; ;pic16f1526.h: 1797: asm("PIE3 equ 093h");
[; <" PIE3 equ 093h ;# ">
[; ;pic16f1526.h: 1800: typedef union {
[; ;pic16f1526.h: 1801: struct {
[; ;pic16f1526.h: 1802: unsigned TMR3IE :1;
[; ;pic16f1526.h: 1803: unsigned TMR4IE :1;
[; ;pic16f1526.h: 1804: unsigned TMR5IE :1;
[; ;pic16f1526.h: 1805: unsigned TMR6IE :1;
[; ;pic16f1526.h: 1806: unsigned CCP3IE :1;
[; ;pic16f1526.h: 1807: unsigned CCP4IE :1;
[; ;pic16f1526.h: 1808: unsigned CCP5IE :1;
[; ;pic16f1526.h: 1809: unsigned CCP6IE :1;
[; ;pic16f1526.h: 1810: };
[; ;pic16f1526.h: 1811: } PIE3bits_t;
[; ;pic16f1526.h: 1812: extern volatile PIE3bits_t PIE3bits @ 0x093;
[; ;pic16f1526.h: 1857: extern volatile unsigned char PIE4 @ 0x094;
"1859
[; ;pic16f1526.h: 1859: asm("PIE4 equ 094h");
[; <" PIE4 equ 094h ;# ">
[; ;pic16f1526.h: 1862: typedef union {
[; ;pic16f1526.h: 1863: struct {
[; ;pic16f1526.h: 1864: unsigned SSP2IE :1;
[; ;pic16f1526.h: 1865: unsigned BCL2IE :1;
[; ;pic16f1526.h: 1866: unsigned CCP7IE :1;
[; ;pic16f1526.h: 1867: unsigned CCP8IE :1;
[; ;pic16f1526.h: 1868: unsigned TX2IE :1;
[; ;pic16f1526.h: 1869: unsigned RC2IE :1;
[; ;pic16f1526.h: 1870: unsigned CCP9IE :1;
[; ;pic16f1526.h: 1871: unsigned CCP10IE :1;
[; ;pic16f1526.h: 1872: };
[; ;pic16f1526.h: 1873: } PIE4bits_t;
[; ;pic16f1526.h: 1874: extern volatile PIE4bits_t PIE4bits @ 0x094;
[; ;pic16f1526.h: 1919: extern volatile unsigned char OPTION_REG @ 0x095;
"1921
[; ;pic16f1526.h: 1921: asm("OPTION_REG equ 095h");
[; <" OPTION_REG equ 095h ;# ">
[; ;pic16f1526.h: 1924: typedef union {
[; ;pic16f1526.h: 1925: struct {
[; ;pic16f1526.h: 1926: unsigned PS :3;
[; ;pic16f1526.h: 1927: unsigned PSA :1;
[; ;pic16f1526.h: 1928: unsigned TMR0SE :1;
[; ;pic16f1526.h: 1929: unsigned TMR0CS :1;
[; ;pic16f1526.h: 1930: unsigned INTEDG :1;
[; ;pic16f1526.h: 1931: unsigned nWPUEN :1;
[; ;pic16f1526.h: 1932: };
[; ;pic16f1526.h: 1933: struct {
[; ;pic16f1526.h: 1934: unsigned PS0 :1;
[; ;pic16f1526.h: 1935: unsigned PS1 :1;
[; ;pic16f1526.h: 1936: unsigned PS2 :1;
[; ;pic16f1526.h: 1937: unsigned :1;
[; ;pic16f1526.h: 1938: unsigned T0SE :1;
[; ;pic16f1526.h: 1939: unsigned T0CS :1;
[; ;pic16f1526.h: 1940: };
[; ;pic16f1526.h: 1941: } OPTION_REGbits_t;
[; ;pic16f1526.h: 1942: extern volatile OPTION_REGbits_t OPTION_REGbits @ 0x095;
[; ;pic16f1526.h: 2002: extern volatile unsigned char PCON @ 0x096;
"2004
[; ;pic16f1526.h: 2004: asm("PCON equ 096h");
[; <" PCON equ 096h ;# ">
[; ;pic16f1526.h: 2007: typedef union {
[; ;pic16f1526.h: 2008: struct {
[; ;pic16f1526.h: 2009: unsigned nBOR :1;
[; ;pic16f1526.h: 2010: unsigned nPOR :1;
[; ;pic16f1526.h: 2011: unsigned nRI :1;
[; ;pic16f1526.h: 2012: unsigned nRMCLR :1;
[; ;pic16f1526.h: 2013: unsigned nRWDT :1;
[; ;pic16f1526.h: 2014: unsigned :1;
[; ;pic16f1526.h: 2015: unsigned STKUNF :1;
[; ;pic16f1526.h: 2016: unsigned STKOVF :1;
[; ;pic16f1526.h: 2017: };
[; ;pic16f1526.h: 2018: } PCONbits_t;
[; ;pic16f1526.h: 2019: extern volatile PCONbits_t PCONbits @ 0x096;
[; ;pic16f1526.h: 2059: extern volatile unsigned char WDTCON @ 0x097;
"2061
[; ;pic16f1526.h: 2061: asm("WDTCON equ 097h");
[; <" WDTCON equ 097h ;# ">
[; ;pic16f1526.h: 2064: typedef union {
[; ;pic16f1526.h: 2065: struct {
[; ;pic16f1526.h: 2066: unsigned SWDTEN :1;
[; ;pic16f1526.h: 2067: unsigned WDTPS :5;
[; ;pic16f1526.h: 2068: };
[; ;pic16f1526.h: 2069: struct {
[; ;pic16f1526.h: 2070: unsigned :1;
[; ;pic16f1526.h: 2071: unsigned WDTPS0 :1;
[; ;pic16f1526.h: 2072: unsigned WDTPS1 :1;
[; ;pic16f1526.h: 2073: unsigned WDTPS2 :1;
[; ;pic16f1526.h: 2074: unsigned WDTPS3 :1;
[; ;pic16f1526.h: 2075: unsigned WDTPS4 :1;
[; ;pic16f1526.h: 2076: };
[; ;pic16f1526.h: 2077: } WDTCONbits_t;
[; ;pic16f1526.h: 2078: extern volatile WDTCONbits_t WDTCONbits @ 0x097;
[; ;pic16f1526.h: 2118: extern volatile unsigned char OSCCON @ 0x099;
"2120
[; ;pic16f1526.h: 2120: asm("OSCCON equ 099h");
[; <" OSCCON equ 099h ;# ">
[; ;pic16f1526.h: 2123: typedef union {
[; ;pic16f1526.h: 2124: struct {
[; ;pic16f1526.h: 2125: unsigned SCS :2;
[; ;pic16f1526.h: 2126: unsigned :1;
[; ;pic16f1526.h: 2127: unsigned IRCF :4;
[; ;pic16f1526.h: 2128: };
[; ;pic16f1526.h: 2129: struct {
[; ;pic16f1526.h: 2130: unsigned SCS0 :1;
[; ;pic16f1526.h: 2131: unsigned SCS1 :1;
[; ;pic16f1526.h: 2132: unsigned :1;
[; ;pic16f1526.h: 2133: unsigned IRCF0 :1;
[; ;pic16f1526.h: 2134: unsigned IRCF1 :1;
[; ;pic16f1526.h: 2135: unsigned IRCF2 :1;
[; ;pic16f1526.h: 2136: unsigned IRCF3 :1;
[; ;pic16f1526.h: 2137: };
[; ;pic16f1526.h: 2138: } OSCCONbits_t;
[; ;pic16f1526.h: 2139: extern volatile OSCCONbits_t OSCCONbits @ 0x099;
[; ;pic16f1526.h: 2184: extern volatile unsigned char OSCSTAT @ 0x09A;
"2186
[; ;pic16f1526.h: 2186: asm("OSCSTAT equ 09Ah");
[; <" OSCSTAT equ 09Ah ;# ">
[; ;pic16f1526.h: 2189: typedef union {
[; ;pic16f1526.h: 2190: struct {
[; ;pic16f1526.h: 2191: unsigned HFIOFS :1;
[; ;pic16f1526.h: 2192: unsigned LFIOFR :1;
[; ;pic16f1526.h: 2193: unsigned :2;
[; ;pic16f1526.h: 2194: unsigned HFIOFR :1;
[; ;pic16f1526.h: 2195: unsigned OSTS :1;
[; ;pic16f1526.h: 2196: unsigned :1;
[; ;pic16f1526.h: 2197: unsigned SOSCR :1;
[; ;pic16f1526.h: 2198: };
[; ;pic16f1526.h: 2199: struct {
[; ;pic16f1526.h: 2200: unsigned :7;
[; ;pic16f1526.h: 2201: unsigned T1OSCR :1;
[; ;pic16f1526.h: 2202: };
[; ;pic16f1526.h: 2203: } OSCSTATbits_t;
[; ;pic16f1526.h: 2204: extern volatile OSCSTATbits_t OSCSTATbits @ 0x09A;
[; ;pic16f1526.h: 2239: extern volatile unsigned short ADRES @ 0x09B;
"2241
[; ;pic16f1526.h: 2241: asm("ADRES equ 09Bh");
[; <" ADRES equ 09Bh ;# ">
[; ;pic16f1526.h: 2246: extern volatile unsigned char ADRESL @ 0x09B;
"2248
[; ;pic16f1526.h: 2248: asm("ADRESL equ 09Bh");
[; <" ADRESL equ 09Bh ;# ">
[; ;pic16f1526.h: 2251: typedef union {
[; ;pic16f1526.h: 2252: struct {
[; ;pic16f1526.h: 2253: unsigned ADRESL :8;
[; ;pic16f1526.h: 2254: };
[; ;pic16f1526.h: 2255: } ADRESLbits_t;
[; ;pic16f1526.h: 2256: extern volatile ADRESLbits_t ADRESLbits @ 0x09B;
[; ;pic16f1526.h: 2266: extern volatile unsigned char ADRESH @ 0x09C;
"2268
[; ;pic16f1526.h: 2268: asm("ADRESH equ 09Ch");
[; <" ADRESH equ 09Ch ;# ">
[; ;pic16f1526.h: 2271: typedef union {
[; ;pic16f1526.h: 2272: struct {
[; ;pic16f1526.h: 2273: unsigned ADRESH :8;
[; ;pic16f1526.h: 2274: };
[; ;pic16f1526.h: 2275: } ADRESHbits_t;
[; ;pic16f1526.h: 2276: extern volatile ADRESHbits_t ADRESHbits @ 0x09C;
[; ;pic16f1526.h: 2286: extern volatile unsigned char ADCON0 @ 0x09D;
"2288
[; ;pic16f1526.h: 2288: asm("ADCON0 equ 09Dh");
[; <" ADCON0 equ 09Dh ;# ">
[; ;pic16f1526.h: 2291: typedef union {
[; ;pic16f1526.h: 2292: struct {
[; ;pic16f1526.h: 2293: unsigned ADON :1;
[; ;pic16f1526.h: 2294: unsigned GO_nDONE :1;
[; ;pic16f1526.h: 2295: unsigned CHS :5;
[; ;pic16f1526.h: 2296: };
[; ;pic16f1526.h: 2297: struct {
[; ;pic16f1526.h: 2298: unsigned :1;
[; ;pic16f1526.h: 2299: unsigned ADGO :1;
[; ;pic16f1526.h: 2300: unsigned CHS0 :1;
[; ;pic16f1526.h: 2301: unsigned CHS1 :1;
[; ;pic16f1526.h: 2302: unsigned CHS2 :1;
[; ;pic16f1526.h: 2303: unsigned CHS3 :1;
[; ;pic16f1526.h: 2304: unsigned CHS4 :1;
[; ;pic16f1526.h: 2305: };
[; ;pic16f1526.h: 2306: struct {
[; ;pic16f1526.h: 2307: unsigned :1;
[; ;pic16f1526.h: 2308: unsigned GO :1;
[; ;pic16f1526.h: 2309: };
[; ;pic16f1526.h: 2310: } ADCON0bits_t;
[; ;pic16f1526.h: 2311: extern volatile ADCON0bits_t ADCON0bits @ 0x09D;
[; ;pic16f1526.h: 2366: extern volatile unsigned char ADCON1 @ 0x09E;
"2368
[; ;pic16f1526.h: 2368: asm("ADCON1 equ 09Eh");
[; <" ADCON1 equ 09Eh ;# ">
[; ;pic16f1526.h: 2371: typedef union {
[; ;pic16f1526.h: 2372: struct {
[; ;pic16f1526.h: 2373: unsigned ADPREF :2;
[; ;pic16f1526.h: 2374: unsigned :2;
[; ;pic16f1526.h: 2375: unsigned ADCS :3;
[; ;pic16f1526.h: 2376: unsigned ADFM :1;
[; ;pic16f1526.h: 2377: };
[; ;pic16f1526.h: 2378: struct {
[; ;pic16f1526.h: 2379: unsigned ADPREF0 :1;
[; ;pic16f1526.h: 2380: unsigned ADPREF1 :1;
[; ;pic16f1526.h: 2381: unsigned :2;
[; ;pic16f1526.h: 2382: unsigned ADCS0 :1;
[; ;pic16f1526.h: 2383: unsigned ADCS1 :1;
[; ;pic16f1526.h: 2384: unsigned ADCS2 :1;
[; ;pic16f1526.h: 2385: };
[; ;pic16f1526.h: 2386: } ADCON1bits_t;
[; ;pic16f1526.h: 2387: extern volatile ADCON1bits_t ADCON1bits @ 0x09E;
[; ;pic16f1526.h: 2432: extern volatile unsigned char LATA @ 0x10C;
"2434
[; ;pic16f1526.h: 2434: asm("LATA equ 010Ch");
[; <" LATA equ 010Ch ;# ">
[; ;pic16f1526.h: 2437: typedef union {
[; ;pic16f1526.h: 2438: struct {
[; ;pic16f1526.h: 2439: unsigned LATA0 :1;
[; ;pic16f1526.h: 2440: unsigned LATA1 :1;
[; ;pic16f1526.h: 2441: unsigned LATA2 :1;
[; ;pic16f1526.h: 2442: unsigned LATA3 :1;
[; ;pic16f1526.h: 2443: unsigned LATA4 :1;
[; ;pic16f1526.h: 2444: unsigned LATA5 :1;
[; ;pic16f1526.h: 2445: unsigned LATA6 :1;
[; ;pic16f1526.h: 2446: unsigned LATA7 :1;
[; ;pic16f1526.h: 2447: };
[; ;pic16f1526.h: 2448: } LATAbits_t;
[; ;pic16f1526.h: 2449: extern volatile LATAbits_t LATAbits @ 0x10C;
[; ;pic16f1526.h: 2494: extern volatile unsigned char LATB @ 0x10D;
"2496
[; ;pic16f1526.h: 2496: asm("LATB equ 010Dh");
[; <" LATB equ 010Dh ;# ">
[; ;pic16f1526.h: 2499: typedef union {
[; ;pic16f1526.h: 2500: struct {
[; ;pic16f1526.h: 2501: unsigned LATB0 :1;
[; ;pic16f1526.h: 2502: unsigned LATB1 :1;
[; ;pic16f1526.h: 2503: unsigned LATB2 :1;
[; ;pic16f1526.h: 2504: unsigned LATB3 :1;
[; ;pic16f1526.h: 2505: unsigned LATB4 :1;
[; ;pic16f1526.h: 2506: unsigned LATB5 :1;
[; ;pic16f1526.h: 2507: unsigned LATB6 :1;
[; ;pic16f1526.h: 2508: unsigned LATB7 :1;
[; ;pic16f1526.h: 2509: };
[; ;pic16f1526.h: 2510: } LATBbits_t;
[; ;pic16f1526.h: 2511: extern volatile LATBbits_t LATBbits @ 0x10D;
[; ;pic16f1526.h: 2556: extern volatile unsigned char LATC @ 0x10E;
"2558
[; ;pic16f1526.h: 2558: asm("LATC equ 010Eh");
[; <" LATC equ 010Eh ;# ">
[; ;pic16f1526.h: 2561: typedef union {
[; ;pic16f1526.h: 2562: struct {
[; ;pic16f1526.h: 2563: unsigned LATC0 :1;
[; ;pic16f1526.h: 2564: unsigned LATC1 :1;
[; ;pic16f1526.h: 2565: unsigned LATC2 :1;
[; ;pic16f1526.h: 2566: unsigned LATC3 :1;
[; ;pic16f1526.h: 2567: unsigned LATC4 :1;
[; ;pic16f1526.h: 2568: unsigned LATC5 :1;
[; ;pic16f1526.h: 2569: unsigned LATC6 :1;
[; ;pic16f1526.h: 2570: unsigned LATC7 :1;
[; ;pic16f1526.h: 2571: };
[; ;pic16f1526.h: 2572: } LATCbits_t;
[; ;pic16f1526.h: 2573: extern volatile LATCbits_t LATCbits @ 0x10E;
[; ;pic16f1526.h: 2618: extern volatile unsigned char LATD @ 0x10F;
"2620
[; ;pic16f1526.h: 2620: asm("LATD equ 010Fh");
[; <" LATD equ 010Fh ;# ">
[; ;pic16f1526.h: 2623: typedef union {
[; ;pic16f1526.h: 2624: struct {
[; ;pic16f1526.h: 2625: unsigned LATD0 :1;
[; ;pic16f1526.h: 2626: unsigned LATD1 :1;
[; ;pic16f1526.h: 2627: unsigned LATD2 :1;
[; ;pic16f1526.h: 2628: unsigned LATD3 :1;
[; ;pic16f1526.h: 2629: unsigned LATD4 :1;
[; ;pic16f1526.h: 2630: unsigned LATD5 :1;
[; ;pic16f1526.h: 2631: unsigned LATD6 :1;
[; ;pic16f1526.h: 2632: unsigned LATD7 :1;
[; ;pic16f1526.h: 2633: };
[; ;pic16f1526.h: 2634: struct {
[; ;pic16f1526.h: 2635: unsigned LATD :8;
[; ;pic16f1526.h: 2636: };
[; ;pic16f1526.h: 2637: } LATDbits_t;
[; ;pic16f1526.h: 2638: extern volatile LATDbits_t LATDbits @ 0x10F;
[; ;pic16f1526.h: 2688: extern volatile unsigned char LATE @ 0x110;
"2690
[; ;pic16f1526.h: 2690: asm("LATE equ 0110h");
[; <" LATE equ 0110h ;# ">
[; ;pic16f1526.h: 2693: typedef union {
[; ;pic16f1526.h: 2694: struct {
[; ;pic16f1526.h: 2695: unsigned LATE0 :1;
[; ;pic16f1526.h: 2696: unsigned LATE1 :1;
[; ;pic16f1526.h: 2697: unsigned LATE2 :1;
[; ;pic16f1526.h: 2698: unsigned LATE3 :1;
[; ;pic16f1526.h: 2699: unsigned LATE4 :1;
[; ;pic16f1526.h: 2700: unsigned LATE5 :1;
[; ;pic16f1526.h: 2701: unsigned LATE6 :1;
[; ;pic16f1526.h: 2702: unsigned LATE7 :1;
[; ;pic16f1526.h: 2703: };
[; ;pic16f1526.h: 2704: } LATEbits_t;
[; ;pic16f1526.h: 2705: extern volatile LATEbits_t LATEbits @ 0x110;
[; ;pic16f1526.h: 2750: extern volatile unsigned char BORCON @ 0x116;
"2752
[; ;pic16f1526.h: 2752: asm("BORCON equ 0116h");
[; <" BORCON equ 0116h ;# ">
[; ;pic16f1526.h: 2755: typedef union {
[; ;pic16f1526.h: 2756: struct {
[; ;pic16f1526.h: 2757: unsigned BORRDY :1;
[; ;pic16f1526.h: 2758: unsigned :5;
[; ;pic16f1526.h: 2759: unsigned BORFS :1;
[; ;pic16f1526.h: 2760: unsigned SBOREN :1;
[; ;pic16f1526.h: 2761: };
[; ;pic16f1526.h: 2762: } BORCONbits_t;
[; ;pic16f1526.h: 2763: extern volatile BORCONbits_t BORCONbits @ 0x116;
[; ;pic16f1526.h: 2783: extern volatile unsigned char FVRCON @ 0x117;
"2785
[; ;pic16f1526.h: 2785: asm("FVRCON equ 0117h");
[; <" FVRCON equ 0117h ;# ">
[; ;pic16f1526.h: 2788: typedef union {
[; ;pic16f1526.h: 2789: struct {
[; ;pic16f1526.h: 2790: unsigned ADFVR :2;
[; ;pic16f1526.h: 2791: unsigned :2;
[; ;pic16f1526.h: 2792: unsigned TSRNG :1;
[; ;pic16f1526.h: 2793: unsigned TSEN :1;
[; ;pic16f1526.h: 2794: unsigned FVRRDY :1;
[; ;pic16f1526.h: 2795: unsigned FVREN :1;
[; ;pic16f1526.h: 2796: };
[; ;pic16f1526.h: 2797: struct {
[; ;pic16f1526.h: 2798: unsigned ADFVR0 :1;
[; ;pic16f1526.h: 2799: unsigned ADFVR1 :1;
[; ;pic16f1526.h: 2800: };
[; ;pic16f1526.h: 2801: } FVRCONbits_t;
[; ;pic16f1526.h: 2802: extern volatile FVRCONbits_t FVRCONbits @ 0x117;
[; ;pic16f1526.h: 2842: extern volatile unsigned char APFCON @ 0x11D;
"2844
[; ;pic16f1526.h: 2844: asm("APFCON equ 011Dh");
[; <" APFCON equ 011Dh ;# ">
[; ;pic16f1526.h: 2847: typedef union {
[; ;pic16f1526.h: 2848: struct {
[; ;pic16f1526.h: 2849: unsigned CCP2SEL :1;
[; ;pic16f1526.h: 2850: unsigned T3CKISEL :1;
[; ;pic16f1526.h: 2851: };
[; ;pic16f1526.h: 2852: } APFCONbits_t;
[; ;pic16f1526.h: 2853: extern volatile APFCONbits_t APFCONbits @ 0x11D;
[; ;pic16f1526.h: 2868: extern volatile unsigned char ANSELA @ 0x18C;
"2870
[; ;pic16f1526.h: 2870: asm("ANSELA equ 018Ch");
[; <" ANSELA equ 018Ch ;# ">
[; ;pic16f1526.h: 2873: typedef union {
[; ;pic16f1526.h: 2874: struct {
[; ;pic16f1526.h: 2875: unsigned ANSA0 :1;
[; ;pic16f1526.h: 2876: unsigned ANSA1 :1;
[; ;pic16f1526.h: 2877: unsigned ANSA2 :1;
[; ;pic16f1526.h: 2878: unsigned ANSA3 :1;
[; ;pic16f1526.h: 2879: unsigned :1;
[; ;pic16f1526.h: 2880: unsigned ANSA5 :1;
[; ;pic16f1526.h: 2881: };
[; ;pic16f1526.h: 2882: struct {
[; ;pic16f1526.h: 2883: unsigned ANSELA :6;
[; ;pic16f1526.h: 2884: };
[; ;pic16f1526.h: 2885: } ANSELAbits_t;
[; ;pic16f1526.h: 2886: extern volatile ANSELAbits_t ANSELAbits @ 0x18C;
[; ;pic16f1526.h: 2921: extern volatile unsigned char ANSELB @ 0x18D;
"2923
[; ;pic16f1526.h: 2923: asm("ANSELB equ 018Dh");
[; <" ANSELB equ 018Dh ;# ">
[; ;pic16f1526.h: 2926: typedef union {
[; ;pic16f1526.h: 2927: struct {
[; ;pic16f1526.h: 2928: unsigned ANSB0 :1;
[; ;pic16f1526.h: 2929: unsigned ANSB1 :1;
[; ;pic16f1526.h: 2930: unsigned ANSB2 :1;
[; ;pic16f1526.h: 2931: unsigned ANSB3 :1;
[; ;pic16f1526.h: 2932: unsigned ANSB4 :1;
[; ;pic16f1526.h: 2933: unsigned ANSB5 :1;
[; ;pic16f1526.h: 2934: };
[; ;pic16f1526.h: 2935: struct {
[; ;pic16f1526.h: 2936: unsigned ANSELB :6;
[; ;pic16f1526.h: 2937: };
[; ;pic16f1526.h: 2938: } ANSELBbits_t;
[; ;pic16f1526.h: 2939: extern volatile ANSELBbits_t ANSELBbits @ 0x18D;
[; ;pic16f1526.h: 2979: extern volatile unsigned char ANSELD @ 0x18F;
"2981
[; ;pic16f1526.h: 2981: asm("ANSELD equ 018Fh");
[; <" ANSELD equ 018Fh ;# ">
[; ;pic16f1526.h: 2984: typedef union {
[; ;pic16f1526.h: 2985: struct {
[; ;pic16f1526.h: 2986: unsigned ANSD0 :1;
[; ;pic16f1526.h: 2987: unsigned ANSD1 :1;
[; ;pic16f1526.h: 2988: unsigned ANSD2 :1;
[; ;pic16f1526.h: 2989: unsigned ANSD3 :1;
[; ;pic16f1526.h: 2990: };
[; ;pic16f1526.h: 2991: struct {
[; ;pic16f1526.h: 2992: unsigned ANSELD :8;
[; ;pic16f1526.h: 2993: };
[; ;pic16f1526.h: 2994: } ANSELDbits_t;
[; ;pic16f1526.h: 2995: extern volatile ANSELDbits_t ANSELDbits @ 0x18F;
[; ;pic16f1526.h: 3025: extern volatile unsigned char ANSELE @ 0x190;
"3027
[; ;pic16f1526.h: 3027: asm("ANSELE equ 0190h");
[; <" ANSELE equ 0190h ;# ">
[; ;pic16f1526.h: 3030: typedef union {
[; ;pic16f1526.h: 3031: struct {
[; ;pic16f1526.h: 3032: unsigned ANSE0 :1;
[; ;pic16f1526.h: 3033: unsigned ANSE1 :1;
[; ;pic16f1526.h: 3034: unsigned ANSE2 :1;
[; ;pic16f1526.h: 3035: };
[; ;pic16f1526.h: 3036: struct {
[; ;pic16f1526.h: 3037: unsigned ANSELE :3;
[; ;pic16f1526.h: 3038: };
[; ;pic16f1526.h: 3039: } ANSELEbits_t;
[; ;pic16f1526.h: 3040: extern volatile ANSELEbits_t ANSELEbits @ 0x190;
[; ;pic16f1526.h: 3065: extern volatile unsigned short PMADR @ 0x191;
"3067
[; ;pic16f1526.h: 3067: asm("PMADR equ 0191h");
[; <" PMADR equ 0191h ;# ">
[; ;pic16f1526.h: 3072: extern volatile unsigned char PMADRL @ 0x191;
"3074
[; ;pic16f1526.h: 3074: asm("PMADRL equ 0191h");
[; <" PMADRL equ 0191h ;# ">
[; ;pic16f1526.h: 3077: typedef union {
[; ;pic16f1526.h: 3078: struct {
[; ;pic16f1526.h: 3079: unsigned PMADRL :8;
[; ;pic16f1526.h: 3080: };
[; ;pic16f1526.h: 3081: } PMADRLbits_t;
[; ;pic16f1526.h: 3082: extern volatile PMADRLbits_t PMADRLbits @ 0x191;
[; ;pic16f1526.h: 3092: extern volatile unsigned char PMADRH @ 0x192;
"3094
[; ;pic16f1526.h: 3094: asm("PMADRH equ 0192h");
[; <" PMADRH equ 0192h ;# ">
[; ;pic16f1526.h: 3097: typedef union {
[; ;pic16f1526.h: 3098: struct {
[; ;pic16f1526.h: 3099: unsigned PMADRH :7;
[; ;pic16f1526.h: 3100: };
[; ;pic16f1526.h: 3101: } PMADRHbits_t;
[; ;pic16f1526.h: 3102: extern volatile PMADRHbits_t PMADRHbits @ 0x192;
[; ;pic16f1526.h: 3112: extern volatile unsigned short PMDAT @ 0x193;
"3114
[; ;pic16f1526.h: 3114: asm("PMDAT equ 0193h");
[; <" PMDAT equ 0193h ;# ">
[; ;pic16f1526.h: 3119: extern volatile unsigned char PMDATL @ 0x193;
"3121
[; ;pic16f1526.h: 3121: asm("PMDATL equ 0193h");
[; <" PMDATL equ 0193h ;# ">
[; ;pic16f1526.h: 3124: typedef union {
[; ;pic16f1526.h: 3125: struct {
[; ;pic16f1526.h: 3126: unsigned PMDATL :8;
[; ;pic16f1526.h: 3127: };
[; ;pic16f1526.h: 3128: } PMDATLbits_t;
[; ;pic16f1526.h: 3129: extern volatile PMDATLbits_t PMDATLbits @ 0x193;
[; ;pic16f1526.h: 3139: extern volatile unsigned char PMDATH @ 0x194;
"3141
[; ;pic16f1526.h: 3141: asm("PMDATH equ 0194h");
[; <" PMDATH equ 0194h ;# ">
[; ;pic16f1526.h: 3144: typedef union {
[; ;pic16f1526.h: 3145: struct {
[; ;pic16f1526.h: 3146: unsigned PMDATH :6;
[; ;pic16f1526.h: 3147: };
[; ;pic16f1526.h: 3148: } PMDATHbits_t;
[; ;pic16f1526.h: 3149: extern volatile PMDATHbits_t PMDATHbits @ 0x194;
[; ;pic16f1526.h: 3159: extern volatile unsigned char PMCON1 @ 0x195;
"3161
[; ;pic16f1526.h: 3161: asm("PMCON1 equ 0195h");
[; <" PMCON1 equ 0195h ;# ">
[; ;pic16f1526.h: 3164: typedef union {
[; ;pic16f1526.h: 3165: struct {
[; ;pic16f1526.h: 3166: unsigned RD :1;
[; ;pic16f1526.h: 3167: unsigned WR :1;
[; ;pic16f1526.h: 3168: unsigned WREN :1;
[; ;pic16f1526.h: 3169: unsigned WRERR :1;
[; ;pic16f1526.h: 3170: unsigned FREE :1;
[; ;pic16f1526.h: 3171: unsigned LWLO :1;
[; ;pic16f1526.h: 3172: unsigned CFGS :1;
[; ;pic16f1526.h: 3173: };
[; ;pic16f1526.h: 3174: } PMCON1bits_t;
[; ;pic16f1526.h: 3175: extern volatile PMCON1bits_t PMCON1bits @ 0x195;
[; ;pic16f1526.h: 3215: extern volatile unsigned char PMCON2 @ 0x196;
"3217
[; ;pic16f1526.h: 3217: asm("PMCON2 equ 0196h");
[; <" PMCON2 equ 0196h ;# ">
[; ;pic16f1526.h: 3220: typedef union {
[; ;pic16f1526.h: 3221: struct {
[; ;pic16f1526.h: 3222: unsigned PMCON2 :8;
[; ;pic16f1526.h: 3223: };
[; ;pic16f1526.h: 3224: } PMCON2bits_t;
[; ;pic16f1526.h: 3225: extern volatile PMCON2bits_t PMCON2bits @ 0x196;
[; ;pic16f1526.h: 3235: extern volatile unsigned char VREGCON @ 0x197;
"3237
[; ;pic16f1526.h: 3237: asm("VREGCON equ 0197h");
[; <" VREGCON equ 0197h ;# ">
[; ;pic16f1526.h: 3240: typedef union {
[; ;pic16f1526.h: 3241: struct {
[; ;pic16f1526.h: 3242: unsigned :1;
[; ;pic16f1526.h: 3243: unsigned VREGPM :1;
[; ;pic16f1526.h: 3244: };
[; ;pic16f1526.h: 3245: } VREGCONbits_t;
[; ;pic16f1526.h: 3246: extern volatile VREGCONbits_t VREGCONbits @ 0x197;
[; ;pic16f1526.h: 3256: extern volatile unsigned char RC1REG @ 0x199;
"3258
[; ;pic16f1526.h: 3258: asm("RC1REG equ 0199h");
[; <" RC1REG equ 0199h ;# ">
[; ;pic16f1526.h: 3261: extern volatile unsigned char RCREG @ 0x199;
"3263
[; ;pic16f1526.h: 3263: asm("RCREG equ 0199h");
[; <" RCREG equ 0199h ;# ">
[; ;pic16f1526.h: 3265: extern volatile unsigned char RCREG1 @ 0x199;
"3267
[; ;pic16f1526.h: 3267: asm("RCREG1 equ 0199h");
[; <" RCREG1 equ 0199h ;# ">
[; ;pic16f1526.h: 3270: typedef union {
[; ;pic16f1526.h: 3271: struct {
[; ;pic16f1526.h: 3272: unsigned RC1REG :8;
[; ;pic16f1526.h: 3273: };
[; ;pic16f1526.h: 3274: } RC1REGbits_t;
[; ;pic16f1526.h: 3275: extern volatile RC1REGbits_t RC1REGbits @ 0x199;
[; ;pic16f1526.h: 3283: typedef union {
[; ;pic16f1526.h: 3284: struct {
[; ;pic16f1526.h: 3285: unsigned RC1REG :8;
[; ;pic16f1526.h: 3286: };
[; ;pic16f1526.h: 3287: } RCREGbits_t;
[; ;pic16f1526.h: 3288: extern volatile RCREGbits_t RCREGbits @ 0x199;
[; ;pic16f1526.h: 3295: typedef union {
[; ;pic16f1526.h: 3296: struct {
[; ;pic16f1526.h: 3297: unsigned RC1REG :8;
[; ;pic16f1526.h: 3298: };
[; ;pic16f1526.h: 3299: } RCREG1bits_t;
[; ;pic16f1526.h: 3300: extern volatile RCREG1bits_t RCREG1bits @ 0x199;
[; ;pic16f1526.h: 3310: extern volatile unsigned char TX1REG @ 0x19A;
"3312
[; ;pic16f1526.h: 3312: asm("TX1REG equ 019Ah");
[; <" TX1REG equ 019Ah ;# ">
[; ;pic16f1526.h: 3315: extern volatile unsigned char TXREG @ 0x19A;
"3317
[; ;pic16f1526.h: 3317: asm("TXREG equ 019Ah");
[; <" TXREG equ 019Ah ;# ">
[; ;pic16f1526.h: 3319: extern volatile unsigned char TXREG1 @ 0x19A;
"3321
[; ;pic16f1526.h: 3321: asm("TXREG1 equ 019Ah");
[; <" TXREG1 equ 019Ah ;# ">
[; ;pic16f1526.h: 3324: typedef union {
[; ;pic16f1526.h: 3325: struct {
[; ;pic16f1526.h: 3326: unsigned TX1REG :8;
[; ;pic16f1526.h: 3327: };
[; ;pic16f1526.h: 3328: } TX1REGbits_t;
[; ;pic16f1526.h: 3329: extern volatile TX1REGbits_t TX1REGbits @ 0x19A;
[; ;pic16f1526.h: 3337: typedef union {
[; ;pic16f1526.h: 3338: struct {
[; ;pic16f1526.h: 3339: unsigned TX1REG :8;
[; ;pic16f1526.h: 3340: };
[; ;pic16f1526.h: 3341: } TXREGbits_t;
[; ;pic16f1526.h: 3342: extern volatile TXREGbits_t TXREGbits @ 0x19A;
[; ;pic16f1526.h: 3349: typedef union {
[; ;pic16f1526.h: 3350: struct {
[; ;pic16f1526.h: 3351: unsigned TX1REG :8;
[; ;pic16f1526.h: 3352: };
[; ;pic16f1526.h: 3353: } TXREG1bits_t;
[; ;pic16f1526.h: 3354: extern volatile TXREG1bits_t TXREG1bits @ 0x19A;
[; ;pic16f1526.h: 3364: extern volatile unsigned short SP1BRG @ 0x19B;
"3366
[; ;pic16f1526.h: 3366: asm("SP1BRG equ 019Bh");
[; <" SP1BRG equ 019Bh ;# ">
[; ;pic16f1526.h: 3371: extern volatile unsigned char SP1BRGL @ 0x19B;
"3373
[; ;pic16f1526.h: 3373: asm("SP1BRGL equ 019Bh");
[; <" SP1BRGL equ 019Bh ;# ">
[; ;pic16f1526.h: 3376: extern volatile unsigned char SPBRG @ 0x19B;
"3378
[; ;pic16f1526.h: 3378: asm("SPBRG equ 019Bh");
[; <" SPBRG equ 019Bh ;# ">
[; ;pic16f1526.h: 3380: extern volatile unsigned char SPBRGL @ 0x19B;
"3382
[; ;pic16f1526.h: 3382: asm("SPBRGL equ 019Bh");
[; <" SPBRGL equ 019Bh ;# ">
[; ;pic16f1526.h: 3384: extern volatile unsigned char SPBRGL1 @ 0x19B;
"3386
[; ;pic16f1526.h: 3386: asm("SPBRGL1 equ 019Bh");
[; <" SPBRGL1 equ 019Bh ;# ">
[; ;pic16f1526.h: 3389: typedef union {
[; ;pic16f1526.h: 3390: struct {
[; ;pic16f1526.h: 3391: unsigned SP1BRGL :8;
[; ;pic16f1526.h: 3392: };
[; ;pic16f1526.h: 3393: } SP1BRGLbits_t;
[; ;pic16f1526.h: 3394: extern volatile SP1BRGLbits_t SP1BRGLbits @ 0x19B;
[; ;pic16f1526.h: 3402: typedef union {
[; ;pic16f1526.h: 3403: struct {
[; ;pic16f1526.h: 3404: unsigned SP1BRGL :8;
[; ;pic16f1526.h: 3405: };
[; ;pic16f1526.h: 3406: } SPBRGbits_t;
[; ;pic16f1526.h: 3407: extern volatile SPBRGbits_t SPBRGbits @ 0x19B;
[; ;pic16f1526.h: 3414: typedef union {
[; ;pic16f1526.h: 3415: struct {
[; ;pic16f1526.h: 3416: unsigned SP1BRGL :8;
[; ;pic16f1526.h: 3417: };
[; ;pic16f1526.h: 3418: } SPBRGLbits_t;
[; ;pic16f1526.h: 3419: extern volatile SPBRGLbits_t SPBRGLbits @ 0x19B;
[; ;pic16f1526.h: 3426: typedef union {
[; ;pic16f1526.h: 3427: struct {
[; ;pic16f1526.h: 3428: unsigned SP1BRGL :8;
[; ;pic16f1526.h: 3429: };
[; ;pic16f1526.h: 3430: } SPBRGL1bits_t;
[; ;pic16f1526.h: 3431: extern volatile SPBRGL1bits_t SPBRGL1bits @ 0x19B;
[; ;pic16f1526.h: 3441: extern volatile unsigned char SP1BRGH @ 0x19C;
"3443
[; ;pic16f1526.h: 3443: asm("SP1BRGH equ 019Ch");
[; <" SP1BRGH equ 019Ch ;# ">
[; ;pic16f1526.h: 3446: extern volatile unsigned char SPBRGH @ 0x19C;
"3448
[; ;pic16f1526.h: 3448: asm("SPBRGH equ 019Ch");
[; <" SPBRGH equ 019Ch ;# ">
[; ;pic16f1526.h: 3450: extern volatile unsigned char SPBRGH1 @ 0x19C;
"3452
[; ;pic16f1526.h: 3452: asm("SPBRGH1 equ 019Ch");
[; <" SPBRGH1 equ 019Ch ;# ">
[; ;pic16f1526.h: 3455: typedef union {
[; ;pic16f1526.h: 3456: struct {
[; ;pic16f1526.h: 3457: unsigned SP1BRGH :8;
[; ;pic16f1526.h: 3458: };
[; ;pic16f1526.h: 3459: } SP1BRGHbits_t;
[; ;pic16f1526.h: 3460: extern volatile SP1BRGHbits_t SP1BRGHbits @ 0x19C;
[; ;pic16f1526.h: 3468: typedef union {
[; ;pic16f1526.h: 3469: struct {
[; ;pic16f1526.h: 3470: unsigned SP1BRGH :8;
[; ;pic16f1526.h: 3471: };
[; ;pic16f1526.h: 3472: } SPBRGHbits_t;
[; ;pic16f1526.h: 3473: extern volatile SPBRGHbits_t SPBRGHbits @ 0x19C;
[; ;pic16f1526.h: 3480: typedef union {
[; ;pic16f1526.h: 3481: struct {
[; ;pic16f1526.h: 3482: unsigned SP1BRGH :8;
[; ;pic16f1526.h: 3483: };
[; ;pic16f1526.h: 3484: } SPBRGH1bits_t;
[; ;pic16f1526.h: 3485: extern volatile SPBRGH1bits_t SPBRGH1bits @ 0x19C;
[; ;pic16f1526.h: 3495: extern volatile unsigned char RC1STA @ 0x19D;
"3497
[; ;pic16f1526.h: 3497: asm("RC1STA equ 019Dh");
[; <" RC1STA equ 019Dh ;# ">
[; ;pic16f1526.h: 3500: extern volatile unsigned char RCSTA @ 0x19D;
"3502
[; ;pic16f1526.h: 3502: asm("RCSTA equ 019Dh");
[; <" RCSTA equ 019Dh ;# ">
[; ;pic16f1526.h: 3504: extern volatile unsigned char RCSTA1 @ 0x19D;
"3506
[; ;pic16f1526.h: 3506: asm("RCSTA1 equ 019Dh");
[; <" RCSTA1 equ 019Dh ;# ">
[; ;pic16f1526.h: 3509: typedef union {
[; ;pic16f1526.h: 3510: struct {
[; ;pic16f1526.h: 3511: unsigned RX9D :1;
[; ;pic16f1526.h: 3512: unsigned OERR :1;
[; ;pic16f1526.h: 3513: unsigned FERR :1;
[; ;pic16f1526.h: 3514: unsigned ADDEN :1;
[; ;pic16f1526.h: 3515: unsigned CREN :1;
[; ;pic16f1526.h: 3516: unsigned SREN :1;
[; ;pic16f1526.h: 3517: unsigned RX9 :1;
[; ;pic16f1526.h: 3518: unsigned SPEN :1;
[; ;pic16f1526.h: 3519: };
[; ;pic16f1526.h: 3520: } RC1STAbits_t;
[; ;pic16f1526.h: 3521: extern volatile RC1STAbits_t RC1STAbits @ 0x19D;
[; ;pic16f1526.h: 3564: typedef union {
[; ;pic16f1526.h: 3565: struct {
[; ;pic16f1526.h: 3566: unsigned RX9D :1;
[; ;pic16f1526.h: 3567: unsigned OERR :1;
[; ;pic16f1526.h: 3568: unsigned FERR :1;
[; ;pic16f1526.h: 3569: unsigned ADDEN :1;
[; ;pic16f1526.h: 3570: unsigned CREN :1;
[; ;pic16f1526.h: 3571: unsigned SREN :1;
[; ;pic16f1526.h: 3572: unsigned RX9 :1;
[; ;pic16f1526.h: 3573: unsigned SPEN :1;
[; ;pic16f1526.h: 3574: };
[; ;pic16f1526.h: 3575: } RCSTAbits_t;
[; ;pic16f1526.h: 3576: extern volatile RCSTAbits_t RCSTAbits @ 0x19D;
[; ;pic16f1526.h: 3618: typedef union {
[; ;pic16f1526.h: 3619: struct {
[; ;pic16f1526.h: 3620: unsigned RX9D :1;
[; ;pic16f1526.h: 3621: unsigned OERR :1;
[; ;pic16f1526.h: 3622: unsigned FERR :1;
[; ;pic16f1526.h: 3623: unsigned ADDEN :1;
[; ;pic16f1526.h: 3624: unsigned CREN :1;
[; ;pic16f1526.h: 3625: unsigned SREN :1;
[; ;pic16f1526.h: 3626: unsigned RX9 :1;
[; ;pic16f1526.h: 3627: unsigned SPEN :1;
[; ;pic16f1526.h: 3628: };
[; ;pic16f1526.h: 3629: } RCSTA1bits_t;
[; ;pic16f1526.h: 3630: extern volatile RCSTA1bits_t RCSTA1bits @ 0x19D;
[; ;pic16f1526.h: 3675: extern volatile unsigned char TX1STA @ 0x19E;
"3677
[; ;pic16f1526.h: 3677: asm("TX1STA equ 019Eh");
[; <" TX1STA equ 019Eh ;# ">
[; ;pic16f1526.h: 3680: extern volatile unsigned char TXSTA @ 0x19E;
"3682
[; ;pic16f1526.h: 3682: asm("TXSTA equ 019Eh");
[; <" TXSTA equ 019Eh ;# ">
[; ;pic16f1526.h: 3684: extern volatile unsigned char TXSTA1 @ 0x19E;
"3686
[; ;pic16f1526.h: 3686: asm("TXSTA1 equ 019Eh");
[; <" TXSTA1 equ 019Eh ;# ">
[; ;pic16f1526.h: 3689: typedef union {
[; ;pic16f1526.h: 3690: struct {
[; ;pic16f1526.h: 3691: unsigned TX9D :1;
[; ;pic16f1526.h: 3692: unsigned TRMT :1;
[; ;pic16f1526.h: 3693: unsigned BRGH :1;
[; ;pic16f1526.h: 3694: unsigned SENDB :1;
[; ;pic16f1526.h: 3695: unsigned SYNC :1;
[; ;pic16f1526.h: 3696: unsigned TXEN :1;
[; ;pic16f1526.h: 3697: unsigned TX9 :1;
[; ;pic16f1526.h: 3698: unsigned CSRC :1;
[; ;pic16f1526.h: 3699: };
[; ;pic16f1526.h: 3700: } TX1STAbits_t;
[; ;pic16f1526.h: 3701: extern volatile TX1STAbits_t TX1STAbits @ 0x19E;
[; ;pic16f1526.h: 3744: typedef union {
[; ;pic16f1526.h: 3745: struct {
[; ;pic16f1526.h: 3746: unsigned TX9D :1;
[; ;pic16f1526.h: 3747: unsigned TRMT :1;
[; ;pic16f1526.h: 3748: unsigned BRGH :1;
[; ;pic16f1526.h: 3749: unsigned SENDB :1;
[; ;pic16f1526.h: 3750: unsigned SYNC :1;
[; ;pic16f1526.h: 3751: unsigned TXEN :1;
[; ;pic16f1526.h: 3752: unsigned TX9 :1;
[; ;pic16f1526.h: 3753: unsigned CSRC :1;
[; ;pic16f1526.h: 3754: };
[; ;pic16f1526.h: 3755: } TXSTAbits_t;
[; ;pic16f1526.h: 3756: extern volatile TXSTAbits_t TXSTAbits @ 0x19E;
[; ;pic16f1526.h: 3798: typedef union {
[; ;pic16f1526.h: 3799: struct {
[; ;pic16f1526.h: 3800: unsigned TX9D :1;
[; ;pic16f1526.h: 3801: unsigned TRMT :1;
[; ;pic16f1526.h: 3802: unsigned BRGH :1;
[; ;pic16f1526.h: 3803: unsigned SENDB :1;
[; ;pic16f1526.h: 3804: unsigned SYNC :1;
[; ;pic16f1526.h: 3805: unsigned TXEN :1;
[; ;pic16f1526.h: 3806: unsigned TX9 :1;
[; ;pic16f1526.h: 3807: unsigned CSRC :1;
[; ;pic16f1526.h: 3808: };
[; ;pic16f1526.h: 3809: } TXSTA1bits_t;
[; ;pic16f1526.h: 3810: extern volatile TXSTA1bits_t TXSTA1bits @ 0x19E;
[; ;pic16f1526.h: 3855: extern volatile unsigned char BAUD1CON @ 0x19F;
"3857
[; ;pic16f1526.h: 3857: asm("BAUD1CON equ 019Fh");
[; <" BAUD1CON equ 019Fh ;# ">
[; ;pic16f1526.h: 3860: extern volatile unsigned char BAUDCON @ 0x19F;
"3862
[; ;pic16f1526.h: 3862: asm("BAUDCON equ 019Fh");
[; <" BAUDCON equ 019Fh ;# ">
[; ;pic16f1526.h: 3864: extern volatile unsigned char BAUDCON1 @ 0x19F;
"3866
[; ;pic16f1526.h: 3866: asm("BAUDCON1 equ 019Fh");
[; <" BAUDCON1 equ 019Fh ;# ">
[; ;pic16f1526.h: 3869: typedef union {
[; ;pic16f1526.h: 3870: struct {
[; ;pic16f1526.h: 3871: unsigned ABDEN :1;
[; ;pic16f1526.h: 3872: unsigned WUE :1;
[; ;pic16f1526.h: 3873: unsigned :1;
[; ;pic16f1526.h: 3874: unsigned BRG16 :1;
[; ;pic16f1526.h: 3875: unsigned SCKP :1;
[; ;pic16f1526.h: 3876: unsigned :1;
[; ;pic16f1526.h: 3877: unsigned RCIDL :1;
[; ;pic16f1526.h: 3878: unsigned ABDOVF :1;
[; ;pic16f1526.h: 3879: };
[; ;pic16f1526.h: 3880: } BAUD1CONbits_t;
[; ;pic16f1526.h: 3881: extern volatile BAUD1CONbits_t BAUD1CONbits @ 0x19F;
[; ;pic16f1526.h: 3914: typedef union {
[; ;pic16f1526.h: 3915: struct {
[; ;pic16f1526.h: 3916: unsigned ABDEN :1;
[; ;pic16f1526.h: 3917: unsigned WUE :1;
[; ;pic16f1526.h: 3918: unsigned :1;
[; ;pic16f1526.h: 3919: unsigned BRG16 :1;
[; ;pic16f1526.h: 3920: unsigned SCKP :1;
[; ;pic16f1526.h: 3921: unsigned :1;
[; ;pic16f1526.h: 3922: unsigned RCIDL :1;
[; ;pic16f1526.h: 3923: unsigned ABDOVF :1;
[; ;pic16f1526.h: 3924: };
[; ;pic16f1526.h: 3925: } BAUDCONbits_t;
[; ;pic16f1526.h: 3926: extern volatile BAUDCONbits_t BAUDCONbits @ 0x19F;
[; ;pic16f1526.h: 3958: typedef union {
[; ;pic16f1526.h: 3959: struct {
[; ;pic16f1526.h: 3960: unsigned ABDEN :1;
[; ;pic16f1526.h: 3961: unsigned WUE :1;
[; ;pic16f1526.h: 3962: unsigned :1;
[; ;pic16f1526.h: 3963: unsigned BRG16 :1;
[; ;pic16f1526.h: 3964: unsigned SCKP :1;
[; ;pic16f1526.h: 3965: unsigned :1;
[; ;pic16f1526.h: 3966: unsigned RCIDL :1;
[; ;pic16f1526.h: 3967: unsigned ABDOVF :1;
[; ;pic16f1526.h: 3968: };
[; ;pic16f1526.h: 3969: } BAUDCON1bits_t;
[; ;pic16f1526.h: 3970: extern volatile BAUDCON1bits_t BAUDCON1bits @ 0x19F;
[; ;pic16f1526.h: 4005: extern volatile unsigned char WPUB @ 0x20D;
"4007
[; ;pic16f1526.h: 4007: asm("WPUB equ 020Dh");
[; <" WPUB equ 020Dh ;# ">
[; ;pic16f1526.h: 4010: typedef union {
[; ;pic16f1526.h: 4011: struct {
[; ;pic16f1526.h: 4012: unsigned WPUB0 :1;
[; ;pic16f1526.h: 4013: unsigned WPUB1 :1;
[; ;pic16f1526.h: 4014: unsigned WPUB2 :1;
[; ;pic16f1526.h: 4015: unsigned WPUB3 :1;
[; ;pic16f1526.h: 4016: unsigned WPUB4 :1;
[; ;pic16f1526.h: 4017: unsigned WPUB5 :1;
[; ;pic16f1526.h: 4018: unsigned WPUB6 :1;
[; ;pic16f1526.h: 4019: unsigned WPUB7 :1;
[; ;pic16f1526.h: 4020: };
[; ;pic16f1526.h: 4021: struct {
[; ;pic16f1526.h: 4022: unsigned WPUB :8;
[; ;pic16f1526.h: 4023: };
[; ;pic16f1526.h: 4024: } WPUBbits_t;
[; ;pic16f1526.h: 4025: extern volatile WPUBbits_t WPUBbits @ 0x20D;
[; ;pic16f1526.h: 4075: extern volatile unsigned char WPUD @ 0x20F;
"4077
[; ;pic16f1526.h: 4077: asm("WPUD equ 020Fh");
[; <" WPUD equ 020Fh ;# ">
[; ;pic16f1526.h: 4080: typedef union {
[; ;pic16f1526.h: 4081: struct {
[; ;pic16f1526.h: 4082: unsigned WPUD0 :1;
[; ;pic16f1526.h: 4083: unsigned WPUD1 :1;
[; ;pic16f1526.h: 4084: unsigned WPUD2 :1;
[; ;pic16f1526.h: 4085: unsigned WPUD3 :1;
[; ;pic16f1526.h: 4086: unsigned WPUD4 :1;
[; ;pic16f1526.h: 4087: unsigned WPUD5 :1;
[; ;pic16f1526.h: 4088: unsigned WPUD6 :1;
[; ;pic16f1526.h: 4089: unsigned WPUD7 :1;
[; ;pic16f1526.h: 4090: };
[; ;pic16f1526.h: 4091: } WPUDbits_t;
[; ;pic16f1526.h: 4092: extern volatile WPUDbits_t WPUDbits @ 0x20F;
[; ;pic16f1526.h: 4137: extern volatile unsigned char WPUE @ 0x210;
"4139
[; ;pic16f1526.h: 4139: asm("WPUE equ 0210h");
[; <" WPUE equ 0210h ;# ">
[; ;pic16f1526.h: 4142: typedef union {
[; ;pic16f1526.h: 4143: struct {
[; ;pic16f1526.h: 4144: unsigned WPUE0 :1;
[; ;pic16f1526.h: 4145: unsigned WPUE1 :1;
[; ;pic16f1526.h: 4146: unsigned WPUE2 :1;
[; ;pic16f1526.h: 4147: unsigned WPUE3 :1;
[; ;pic16f1526.h: 4148: unsigned WPUE4 :1;
[; ;pic16f1526.h: 4149: unsigned WPUE5 :1;
[; ;pic16f1526.h: 4150: unsigned WPUE6 :1;
[; ;pic16f1526.h: 4151: unsigned WPUE7 :1;
[; ;pic16f1526.h: 4152: };
[; ;pic16f1526.h: 4153: } WPUEbits_t;
[; ;pic16f1526.h: 4154: extern volatile WPUEbits_t WPUEbits @ 0x210;
[; ;pic16f1526.h: 4199: extern volatile unsigned char SSP1BUF @ 0x211;
"4201
[; ;pic16f1526.h: 4201: asm("SSP1BUF equ 0211h");
[; <" SSP1BUF equ 0211h ;# ">
[; ;pic16f1526.h: 4204: extern volatile unsigned char SSPBUF @ 0x211;
"4206
[; ;pic16f1526.h: 4206: asm("SSPBUF equ 0211h");
[; <" SSPBUF equ 0211h ;# ">
[; ;pic16f1526.h: 4209: typedef union {
[; ;pic16f1526.h: 4210: struct {
[; ;pic16f1526.h: 4211: unsigned SSPBUF :8;
[; ;pic16f1526.h: 4212: };
[; ;pic16f1526.h: 4213: } SSP1BUFbits_t;
[; ;pic16f1526.h: 4214: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0x211;
[; ;pic16f1526.h: 4222: typedef union {
[; ;pic16f1526.h: 4223: struct {
[; ;pic16f1526.h: 4224: unsigned SSPBUF :8;
[; ;pic16f1526.h: 4225: };
[; ;pic16f1526.h: 4226: } SSPBUFbits_t;
[; ;pic16f1526.h: 4227: extern volatile SSPBUFbits_t SSPBUFbits @ 0x211;
[; ;pic16f1526.h: 4237: extern volatile unsigned char SSP1ADD @ 0x212;
"4239
[; ;pic16f1526.h: 4239: asm("SSP1ADD equ 0212h");
[; <" SSP1ADD equ 0212h ;# ">
[; ;pic16f1526.h: 4242: extern volatile unsigned char SSPADD @ 0x212;
"4244
[; ;pic16f1526.h: 4244: asm("SSPADD equ 0212h");
[; <" SSPADD equ 0212h ;# ">
[; ;pic16f1526.h: 4247: typedef union {
[; ;pic16f1526.h: 4248: struct {
[; ;pic16f1526.h: 4249: unsigned SSPADD :8;
[; ;pic16f1526.h: 4250: };
[; ;pic16f1526.h: 4251: } SSP1ADDbits_t;
[; ;pic16f1526.h: 4252: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0x212;
[; ;pic16f1526.h: 4260: typedef union {
[; ;pic16f1526.h: 4261: struct {
[; ;pic16f1526.h: 4262: unsigned SSPADD :8;
[; ;pic16f1526.h: 4263: };
[; ;pic16f1526.h: 4264: } SSPADDbits_t;
[; ;pic16f1526.h: 4265: extern volatile SSPADDbits_t SSPADDbits @ 0x212;
[; ;pic16f1526.h: 4275: extern volatile unsigned char SSP1MSK @ 0x213;
"4277
[; ;pic16f1526.h: 4277: asm("SSP1MSK equ 0213h");
[; <" SSP1MSK equ 0213h ;# ">
[; ;pic16f1526.h: 4280: extern volatile unsigned char SSPMSK @ 0x213;
"4282
[; ;pic16f1526.h: 4282: asm("SSPMSK equ 0213h");
[; <" SSPMSK equ 0213h ;# ">
[; ;pic16f1526.h: 4285: typedef union {
[; ;pic16f1526.h: 4286: struct {
[; ;pic16f1526.h: 4287: unsigned SSPMSK :8;
[; ;pic16f1526.h: 4288: };
[; ;pic16f1526.h: 4289: } SSP1MSKbits_t;
[; ;pic16f1526.h: 4290: extern volatile SSP1MSKbits_t SSP1MSKbits @ 0x213;
[; ;pic16f1526.h: 4298: typedef union {
[; ;pic16f1526.h: 4299: struct {
[; ;pic16f1526.h: 4300: unsigned SSPMSK :8;
[; ;pic16f1526.h: 4301: };
[; ;pic16f1526.h: 4302: } SSPMSKbits_t;
[; ;pic16f1526.h: 4303: extern volatile SSPMSKbits_t SSPMSKbits @ 0x213;
[; ;pic16f1526.h: 4313: extern volatile unsigned char SSP1STAT @ 0x214;
"4315
[; ;pic16f1526.h: 4315: asm("SSP1STAT equ 0214h");
[; <" SSP1STAT equ 0214h ;# ">
[; ;pic16f1526.h: 4318: extern volatile unsigned char SSPSTAT @ 0x214;
"4320
[; ;pic16f1526.h: 4320: asm("SSPSTAT equ 0214h");
[; <" SSPSTAT equ 0214h ;# ">
[; ;pic16f1526.h: 4323: typedef union {
[; ;pic16f1526.h: 4324: struct {
[; ;pic16f1526.h: 4325: unsigned BF :1;
[; ;pic16f1526.h: 4326: unsigned UA :1;
[; ;pic16f1526.h: 4327: unsigned R_nW :1;
[; ;pic16f1526.h: 4328: unsigned S :1;
[; ;pic16f1526.h: 4329: unsigned P :1;
[; ;pic16f1526.h: 4330: unsigned D_nA :1;
[; ;pic16f1526.h: 4331: unsigned CKE :1;
[; ;pic16f1526.h: 4332: unsigned SMP :1;
[; ;pic16f1526.h: 4333: };
[; ;pic16f1526.h: 4334: } SSP1STATbits_t;
[; ;pic16f1526.h: 4335: extern volatile SSP1STATbits_t SSP1STATbits @ 0x214;
[; ;pic16f1526.h: 4378: typedef union {
[; ;pic16f1526.h: 4379: struct {
[; ;pic16f1526.h: 4380: unsigned BF :1;
[; ;pic16f1526.h: 4381: unsigned UA :1;
[; ;pic16f1526.h: 4382: unsigned R_nW :1;
[; ;pic16f1526.h: 4383: unsigned S :1;
[; ;pic16f1526.h: 4384: unsigned P :1;
[; ;pic16f1526.h: 4385: unsigned D_nA :1;
[; ;pic16f1526.h: 4386: unsigned CKE :1;
[; ;pic16f1526.h: 4387: unsigned SMP :1;
[; ;pic16f1526.h: 4388: };
[; ;pic16f1526.h: 4389: } SSPSTATbits_t;
[; ;pic16f1526.h: 4390: extern volatile SSPSTATbits_t SSPSTATbits @ 0x214;
[; ;pic16f1526.h: 4435: extern volatile unsigned char SSP1CON1 @ 0x215;
"4437
[; ;pic16f1526.h: 4437: asm("SSP1CON1 equ 0215h");
[; <" SSP1CON1 equ 0215h ;# ">
[; ;pic16f1526.h: 4440: extern volatile unsigned char SSPCON @ 0x215;
"4442
[; ;pic16f1526.h: 4442: asm("SSPCON equ 0215h");
[; <" SSPCON equ 0215h ;# ">
[; ;pic16f1526.h: 4444: extern volatile unsigned char SSPCON1 @ 0x215;
"4446
[; ;pic16f1526.h: 4446: asm("SSPCON1 equ 0215h");
[; <" SSPCON1 equ 0215h ;# ">
[; ;pic16f1526.h: 4449: typedef union {
[; ;pic16f1526.h: 4450: struct {
[; ;pic16f1526.h: 4451: unsigned SSPM :4;
[; ;pic16f1526.h: 4452: unsigned CKP :1;
[; ;pic16f1526.h: 4453: unsigned SSPEN :1;
[; ;pic16f1526.h: 4454: unsigned SSPOV :1;
[; ;pic16f1526.h: 4455: unsigned WCOL :1;
[; ;pic16f1526.h: 4456: };
[; ;pic16f1526.h: 4457: struct {
[; ;pic16f1526.h: 4458: unsigned SSPM0 :1;
[; ;pic16f1526.h: 4459: unsigned SSPM1 :1;
[; ;pic16f1526.h: 4460: unsigned SSPM2 :1;
[; ;pic16f1526.h: 4461: unsigned SSPM3 :1;
[; ;pic16f1526.h: 4462: };
[; ;pic16f1526.h: 4463: } SSP1CON1bits_t;
[; ;pic16f1526.h: 4464: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0x215;
[; ;pic16f1526.h: 4512: typedef union {
[; ;pic16f1526.h: 4513: struct {
[; ;pic16f1526.h: 4514: unsigned SSPM :4;
[; ;pic16f1526.h: 4515: unsigned CKP :1;
[; ;pic16f1526.h: 4516: unsigned SSPEN :1;
[; ;pic16f1526.h: 4517: unsigned SSPOV :1;
[; ;pic16f1526.h: 4518: unsigned WCOL :1;
[; ;pic16f1526.h: 4519: };
[; ;pic16f1526.h: 4520: struct {
[; ;pic16f1526.h: 4521: unsigned SSPM0 :1;
[; ;pic16f1526.h: 4522: unsigned SSPM1 :1;
[; ;pic16f1526.h: 4523: unsigned SSPM2 :1;
[; ;pic16f1526.h: 4524: unsigned SSPM3 :1;
[; ;pic16f1526.h: 4525: };
[; ;pic16f1526.h: 4526: } SSPCONbits_t;
[; ;pic16f1526.h: 4527: extern volatile SSPCONbits_t SSPCONbits @ 0x215;
[; ;pic16f1526.h: 4574: typedef union {
[; ;pic16f1526.h: 4575: struct {
[; ;pic16f1526.h: 4576: unsigned SSPM :4;
[; ;pic16f1526.h: 4577: unsigned CKP :1;
[; ;pic16f1526.h: 4578: unsigned SSPEN :1;
[; ;pic16f1526.h: 4579: unsigned SSPOV :1;
[; ;pic16f1526.h: 4580: unsigned WCOL :1;
[; ;pic16f1526.h: 4581: };
[; ;pic16f1526.h: 4582: struct {
[; ;pic16f1526.h: 4583: unsigned SSPM0 :1;
[; ;pic16f1526.h: 4584: unsigned SSPM1 :1;
[; ;pic16f1526.h: 4585: unsigned SSPM2 :1;
[; ;pic16f1526.h: 4586: unsigned SSPM3 :1;
[; ;pic16f1526.h: 4587: };
[; ;pic16f1526.h: 4588: } SSPCON1bits_t;
[; ;pic16f1526.h: 4589: extern volatile SSPCON1bits_t SSPCON1bits @ 0x215;
[; ;pic16f1526.h: 4639: extern volatile unsigned char SSP1CON2 @ 0x216;
"4641
[; ;pic16f1526.h: 4641: asm("SSP1CON2 equ 0216h");
[; <" SSP1CON2 equ 0216h ;# ">
[; ;pic16f1526.h: 4644: extern volatile unsigned char SSPCON2 @ 0x216;
"4646
[; ;pic16f1526.h: 4646: asm("SSPCON2 equ 0216h");
[; <" SSPCON2 equ 0216h ;# ">
[; ;pic16f1526.h: 4649: typedef union {
[; ;pic16f1526.h: 4650: struct {
[; ;pic16f1526.h: 4651: unsigned SEN :1;
[; ;pic16f1526.h: 4652: unsigned RSEN :1;
[; ;pic16f1526.h: 4653: unsigned PEN :1;
[; ;pic16f1526.h: 4654: unsigned RCEN :1;
[; ;pic16f1526.h: 4655: unsigned ACKEN :1;
[; ;pic16f1526.h: 4656: unsigned ACKDT :1;
[; ;pic16f1526.h: 4657: unsigned ACKSTAT :1;
[; ;pic16f1526.h: 4658: unsigned GCEN :1;
[; ;pic16f1526.h: 4659: };
[; ;pic16f1526.h: 4660: } SSP1CON2bits_t;
[; ;pic16f1526.h: 4661: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0x216;
[; ;pic16f1526.h: 4704: typedef union {
[; ;pic16f1526.h: 4705: struct {
[; ;pic16f1526.h: 4706: unsigned SEN :1;
[; ;pic16f1526.h: 4707: unsigned RSEN :1;
[; ;pic16f1526.h: 4708: unsigned PEN :1;
[; ;pic16f1526.h: 4709: unsigned RCEN :1;
[; ;pic16f1526.h: 4710: unsigned ACKEN :1;
[; ;pic16f1526.h: 4711: unsigned ACKDT :1;
[; ;pic16f1526.h: 4712: unsigned ACKSTAT :1;
[; ;pic16f1526.h: 4713: unsigned GCEN :1;
[; ;pic16f1526.h: 4714: };
[; ;pic16f1526.h: 4715: } SSPCON2bits_t;
[; ;pic16f1526.h: 4716: extern volatile SSPCON2bits_t SSPCON2bits @ 0x216;
[; ;pic16f1526.h: 4761: extern volatile unsigned char SSP1CON3 @ 0x217;
"4763
[; ;pic16f1526.h: 4763: asm("SSP1CON3 equ 0217h");
[; <" SSP1CON3 equ 0217h ;# ">
[; ;pic16f1526.h: 4766: extern volatile unsigned char SSPCON3 @ 0x217;
"4768
[; ;pic16f1526.h: 4768: asm("SSPCON3 equ 0217h");
[; <" SSPCON3 equ 0217h ;# ">
[; ;pic16f1526.h: 4771: typedef union {
[; ;pic16f1526.h: 4772: struct {
[; ;pic16f1526.h: 4773: unsigned DHEN :1;
[; ;pic16f1526.h: 4774: unsigned AHEN :1;
[; ;pic16f1526.h: 4775: unsigned SBCDE :1;
[; ;pic16f1526.h: 4776: unsigned SDAHT :1;
[; ;pic16f1526.h: 4777: unsigned BOEN :1;
[; ;pic16f1526.h: 4778: unsigned SCIE :1;
[; ;pic16f1526.h: 4779: unsigned PCIE :1;
[; ;pic16f1526.h: 4780: unsigned ACKTIM :1;
[; ;pic16f1526.h: 4781: };
[; ;pic16f1526.h: 4782: } SSP1CON3bits_t;
[; ;pic16f1526.h: 4783: extern volatile SSP1CON3bits_t SSP1CON3bits @ 0x217;
[; ;pic16f1526.h: 4826: typedef union {
[; ;pic16f1526.h: 4827: struct {
[; ;pic16f1526.h: 4828: unsigned DHEN :1;
[; ;pic16f1526.h: 4829: unsigned AHEN :1;
[; ;pic16f1526.h: 4830: unsigned SBCDE :1;
[; ;pic16f1526.h: 4831: unsigned SDAHT :1;
[; ;pic16f1526.h: 4832: unsigned BOEN :1;
[; ;pic16f1526.h: 4833: unsigned SCIE :1;
[; ;pic16f1526.h: 4834: unsigned PCIE :1;
[; ;pic16f1526.h: 4835: unsigned ACKTIM :1;
[; ;pic16f1526.h: 4836: };
[; ;pic16f1526.h: 4837: } SSPCON3bits_t;
[; ;pic16f1526.h: 4838: extern volatile SSPCON3bits_t SSPCON3bits @ 0x217;
[; ;pic16f1526.h: 4883: extern volatile unsigned char SSP2BUF @ 0x219;
"4885
[; ;pic16f1526.h: 4885: asm("SSP2BUF equ 0219h");
[; <" SSP2BUF equ 0219h ;# ">
[; ;pic16f1526.h: 4888: typedef union {
[; ;pic16f1526.h: 4889: struct {
[; ;pic16f1526.h: 4890: unsigned SSPBUF :8;
[; ;pic16f1526.h: 4891: };
[; ;pic16f1526.h: 4892: } SSP2BUFbits_t;
[; ;pic16f1526.h: 4893: extern volatile SSP2BUFbits_t SSP2BUFbits @ 0x219;
[; ;pic16f1526.h: 4903: extern volatile unsigned char SSP2ADD @ 0x21A;
"4905
[; ;pic16f1526.h: 4905: asm("SSP2ADD equ 021Ah");
[; <" SSP2ADD equ 021Ah ;# ">
[; ;pic16f1526.h: 4908: typedef union {
[; ;pic16f1526.h: 4909: struct {
[; ;pic16f1526.h: 4910: unsigned SSPADD :8;
[; ;pic16f1526.h: 4911: };
[; ;pic16f1526.h: 4912: } SSP2ADDbits_t;
[; ;pic16f1526.h: 4913: extern volatile SSP2ADDbits_t SSP2ADDbits @ 0x21A;
[; ;pic16f1526.h: 4923: extern volatile unsigned char SSP2MSK @ 0x21B;
"4925
[; ;pic16f1526.h: 4925: asm("SSP2MSK equ 021Bh");
[; <" SSP2MSK equ 021Bh ;# ">
[; ;pic16f1526.h: 4928: typedef union {
[; ;pic16f1526.h: 4929: struct {
[; ;pic16f1526.h: 4930: unsigned SSPMSK :8;
[; ;pic16f1526.h: 4931: };
[; ;pic16f1526.h: 4932: } SSP2MSKbits_t;
[; ;pic16f1526.h: 4933: extern volatile SSP2MSKbits_t SSP2MSKbits @ 0x21B;
[; ;pic16f1526.h: 4943: extern volatile unsigned char SSP2STAT @ 0x21C;
"4945
[; ;pic16f1526.h: 4945: asm("SSP2STAT equ 021Ch");
[; <" SSP2STAT equ 021Ch ;# ">
[; ;pic16f1526.h: 4948: typedef union {
[; ;pic16f1526.h: 4949: struct {
[; ;pic16f1526.h: 4950: unsigned BF :1;
[; ;pic16f1526.h: 4951: unsigned UA :1;
[; ;pic16f1526.h: 4952: unsigned R_nW :1;
[; ;pic16f1526.h: 4953: unsigned S :1;
[; ;pic16f1526.h: 4954: unsigned P :1;
[; ;pic16f1526.h: 4955: unsigned D_nA :1;
[; ;pic16f1526.h: 4956: unsigned CKE :1;
[; ;pic16f1526.h: 4957: unsigned SMP :1;
[; ;pic16f1526.h: 4958: };
[; ;pic16f1526.h: 4959: } SSP2STATbits_t;
[; ;pic16f1526.h: 4960: extern volatile SSP2STATbits_t SSP2STATbits @ 0x21C;
[; ;pic16f1526.h: 5005: extern volatile unsigned char SSP2CON1 @ 0x21D;
"5007
[; ;pic16f1526.h: 5007: asm("SSP2CON1 equ 021Dh");
[; <" SSP2CON1 equ 021Dh ;# ">
[; ;pic16f1526.h: 5010: typedef union {
[; ;pic16f1526.h: 5011: struct {
[; ;pic16f1526.h: 5012: unsigned SSPM :4;
[; ;pic16f1526.h: 5013: unsigned CKP :1;
[; ;pic16f1526.h: 5014: unsigned SSPEN :1;
[; ;pic16f1526.h: 5015: unsigned SSPOV :1;
[; ;pic16f1526.h: 5016: unsigned WCOL :1;
[; ;pic16f1526.h: 5017: };
[; ;pic16f1526.h: 5018: struct {
[; ;pic16f1526.h: 5019: unsigned SSPM0 :1;
[; ;pic16f1526.h: 5020: unsigned SSPM1 :1;
[; ;pic16f1526.h: 5021: unsigned SSPM2 :1;
[; ;pic16f1526.h: 5022: unsigned SSPM3 :1;
[; ;pic16f1526.h: 5023: };
[; ;pic16f1526.h: 5024: } SSP2CON1bits_t;
[; ;pic16f1526.h: 5025: extern volatile SSP2CON1bits_t SSP2CON1bits @ 0x21D;
[; ;pic16f1526.h: 5075: extern volatile unsigned char SSP2CON2 @ 0x21E;
"5077
[; ;pic16f1526.h: 5077: asm("SSP2CON2 equ 021Eh");
[; <" SSP2CON2 equ 021Eh ;# ">
[; ;pic16f1526.h: 5080: typedef union {
[; ;pic16f1526.h: 5081: struct {
[; ;pic16f1526.h: 5082: unsigned SEN :1;
[; ;pic16f1526.h: 5083: unsigned RSEN :1;
[; ;pic16f1526.h: 5084: unsigned PEN :1;
[; ;pic16f1526.h: 5085: unsigned RCEN :1;
[; ;pic16f1526.h: 5086: unsigned ACKEN :1;
[; ;pic16f1526.h: 5087: unsigned ACKDT :1;
[; ;pic16f1526.h: 5088: unsigned ACKSTAT :1;
[; ;pic16f1526.h: 5089: unsigned GCEN :1;
[; ;pic16f1526.h: 5090: };
[; ;pic16f1526.h: 5091: } SSP2CON2bits_t;
[; ;pic16f1526.h: 5092: extern volatile SSP2CON2bits_t SSP2CON2bits @ 0x21E;
[; ;pic16f1526.h: 5137: extern volatile unsigned char SSP2CON3 @ 0x21F;
"5139
[; ;pic16f1526.h: 5139: asm("SSP2CON3 equ 021Fh");
[; <" SSP2CON3 equ 021Fh ;# ">
[; ;pic16f1526.h: 5142: typedef union {
[; ;pic16f1526.h: 5143: struct {
[; ;pic16f1526.h: 5144: unsigned DHEN :1;
[; ;pic16f1526.h: 5145: unsigned AHEN :1;
[; ;pic16f1526.h: 5146: unsigned SBCDE :1;
[; ;pic16f1526.h: 5147: unsigned SDAHT :1;
[; ;pic16f1526.h: 5148: unsigned BOEN :1;
[; ;pic16f1526.h: 5149: unsigned SCIE :1;
[; ;pic16f1526.h: 5150: unsigned PCIE :1;
[; ;pic16f1526.h: 5151: unsigned ACKTIM :1;
[; ;pic16f1526.h: 5152: };
[; ;pic16f1526.h: 5153: } SSP2CON3bits_t;
[; ;pic16f1526.h: 5154: extern volatile SSP2CON3bits_t SSP2CON3bits @ 0x21F;
[; ;pic16f1526.h: 5199: extern volatile unsigned char PORTF @ 0x28C;
"5201
[; ;pic16f1526.h: 5201: asm("PORTF equ 028Ch");
[; <" PORTF equ 028Ch ;# ">
[; ;pic16f1526.h: 5204: typedef union {
[; ;pic16f1526.h: 5205: struct {
[; ;pic16f1526.h: 5206: unsigned RF0 :1;
[; ;pic16f1526.h: 5207: unsigned RF1 :1;
[; ;pic16f1526.h: 5208: unsigned RF2 :1;
[; ;pic16f1526.h: 5209: unsigned RF3 :1;
[; ;pic16f1526.h: 5210: unsigned RF4 :1;
[; ;pic16f1526.h: 5211: unsigned RF5 :1;
[; ;pic16f1526.h: 5212: unsigned RF6 :1;
[; ;pic16f1526.h: 5213: unsigned RF7 :1;
[; ;pic16f1526.h: 5214: };
[; ;pic16f1526.h: 5215: } PORTFbits_t;
[; ;pic16f1526.h: 5216: extern volatile PORTFbits_t PORTFbits @ 0x28C;
[; ;pic16f1526.h: 5261: extern volatile unsigned char PORTG @ 0x28D;
"5263
[; ;pic16f1526.h: 5263: asm("PORTG equ 028Dh");
[; <" PORTG equ 028Dh ;# ">
[; ;pic16f1526.h: 5266: typedef union {
[; ;pic16f1526.h: 5267: struct {
[; ;pic16f1526.h: 5268: unsigned RG0 :1;
[; ;pic16f1526.h: 5269: unsigned RG1 :1;
[; ;pic16f1526.h: 5270: unsigned RG2 :1;
[; ;pic16f1526.h: 5271: unsigned RG3 :1;
[; ;pic16f1526.h: 5272: unsigned RG4 :1;
[; ;pic16f1526.h: 5273: unsigned RG5 :1;
[; ;pic16f1526.h: 5274: };
[; ;pic16f1526.h: 5275: } PORTGbits_t;
[; ;pic16f1526.h: 5276: extern volatile PORTGbits_t PORTGbits @ 0x28D;
[; ;pic16f1526.h: 5311: extern volatile unsigned short CCPR1 @ 0x291;
"5313
[; ;pic16f1526.h: 5313: asm("CCPR1 equ 0291h");
[; <" CCPR1 equ 0291h ;# ">
[; ;pic16f1526.h: 5318: extern volatile unsigned char CCPR1L @ 0x291;
"5320
[; ;pic16f1526.h: 5320: asm("CCPR1L equ 0291h");
[; <" CCPR1L equ 0291h ;# ">
[; ;pic16f1526.h: 5323: typedef union {
[; ;pic16f1526.h: 5324: struct {
[; ;pic16f1526.h: 5325: unsigned CCPR1L :8;
[; ;pic16f1526.h: 5326: };
[; ;pic16f1526.h: 5327: } CCPR1Lbits_t;
[; ;pic16f1526.h: 5328: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0x291;
[; ;pic16f1526.h: 5338: extern volatile unsigned char CCPR1H @ 0x292;
"5340
[; ;pic16f1526.h: 5340: asm("CCPR1H equ 0292h");
[; <" CCPR1H equ 0292h ;# ">
[; ;pic16f1526.h: 5343: typedef union {
[; ;pic16f1526.h: 5344: struct {
[; ;pic16f1526.h: 5345: unsigned CCPR1H :8;
[; ;pic16f1526.h: 5346: };
[; ;pic16f1526.h: 5347: } CCPR1Hbits_t;
[; ;pic16f1526.h: 5348: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0x292;
[; ;pic16f1526.h: 5358: extern volatile unsigned char CCP1CON @ 0x293;
"5360
[; ;pic16f1526.h: 5360: asm("CCP1CON equ 0293h");
[; <" CCP1CON equ 0293h ;# ">
[; ;pic16f1526.h: 5363: typedef union {
[; ;pic16f1526.h: 5364: struct {
[; ;pic16f1526.h: 5365: unsigned CCP1M :4;
[; ;pic16f1526.h: 5366: unsigned DC1B :2;
[; ;pic16f1526.h: 5367: };
[; ;pic16f1526.h: 5368: struct {
[; ;pic16f1526.h: 5369: unsigned CCP1M0 :1;
[; ;pic16f1526.h: 5370: unsigned CCP1M1 :1;
[; ;pic16f1526.h: 5371: unsigned CCP1M2 :1;
[; ;pic16f1526.h: 5372: unsigned CCP1M3 :1;
[; ;pic16f1526.h: 5373: unsigned DC1B0 :1;
[; ;pic16f1526.h: 5374: unsigned DC1B1 :1;
[; ;pic16f1526.h: 5375: };
[; ;pic16f1526.h: 5376: } CCP1CONbits_t;
[; ;pic16f1526.h: 5377: extern volatile CCP1CONbits_t CCP1CONbits @ 0x293;
[; ;pic16f1526.h: 5422: extern volatile unsigned short CCPR2 @ 0x298;
"5424
[; ;pic16f1526.h: 5424: asm("CCPR2 equ 0298h");
[; <" CCPR2 equ 0298h ;# ">
[; ;pic16f1526.h: 5429: extern volatile unsigned char CCPR2L @ 0x298;
"5431
[; ;pic16f1526.h: 5431: asm("CCPR2L equ 0298h");
[; <" CCPR2L equ 0298h ;# ">
[; ;pic16f1526.h: 5434: typedef union {
[; ;pic16f1526.h: 5435: struct {
[; ;pic16f1526.h: 5436: unsigned CCPR2L :8;
[; ;pic16f1526.h: 5437: };
[; ;pic16f1526.h: 5438: } CCPR2Lbits_t;
[; ;pic16f1526.h: 5439: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0x298;
[; ;pic16f1526.h: 5449: extern volatile unsigned char CCPR2H @ 0x299;
"5451
[; ;pic16f1526.h: 5451: asm("CCPR2H equ 0299h");
[; <" CCPR2H equ 0299h ;# ">
[; ;pic16f1526.h: 5454: typedef union {
[; ;pic16f1526.h: 5455: struct {
[; ;pic16f1526.h: 5456: unsigned CCPR2H :8;
[; ;pic16f1526.h: 5457: };
[; ;pic16f1526.h: 5458: } CCPR2Hbits_t;
[; ;pic16f1526.h: 5459: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0x299;
[; ;pic16f1526.h: 5469: extern volatile unsigned char CCP2CON @ 0x29A;
"5471
[; ;pic16f1526.h: 5471: asm("CCP2CON equ 029Ah");
[; <" CCP2CON equ 029Ah ;# ">
[; ;pic16f1526.h: 5474: typedef union {
[; ;pic16f1526.h: 5475: struct {
[; ;pic16f1526.h: 5476: unsigned CCP2M :4;
[; ;pic16f1526.h: 5477: unsigned DC2B :2;
[; ;pic16f1526.h: 5478: };
[; ;pic16f1526.h: 5479: struct {
[; ;pic16f1526.h: 5480: unsigned CCP2M0 :1;
[; ;pic16f1526.h: 5481: unsigned CCP2M1 :1;
[; ;pic16f1526.h: 5482: unsigned CCP2M2 :1;
[; ;pic16f1526.h: 5483: unsigned CCP2M3 :1;
[; ;pic16f1526.h: 5484: unsigned DC2B0 :1;
[; ;pic16f1526.h: 5485: unsigned DC2B1 :1;
[; ;pic16f1526.h: 5486: };
[; ;pic16f1526.h: 5487: } CCP2CONbits_t;
[; ;pic16f1526.h: 5488: extern volatile CCP2CONbits_t CCP2CONbits @ 0x29A;
[; ;pic16f1526.h: 5533: extern volatile unsigned char CCPTMRS0 @ 0x29D;
"5535
[; ;pic16f1526.h: 5535: asm("CCPTMRS0 equ 029Dh");
[; <" CCPTMRS0 equ 029Dh ;# ">
[; ;pic16f1526.h: 5538: typedef union {
[; ;pic16f1526.h: 5539: struct {
[; ;pic16f1526.h: 5540: unsigned C1TSEL :2;
[; ;pic16f1526.h: 5541: unsigned C2TSEL :2;
[; ;pic16f1526.h: 5542: unsigned C3TSEL :2;
[; ;pic16f1526.h: 5543: unsigned C4TSEL :2;
[; ;pic16f1526.h: 5544: };
[; ;pic16f1526.h: 5545: struct {
[; ;pic16f1526.h: 5546: unsigned C1TSEL0 :1;
[; ;pic16f1526.h: 5547: unsigned C1TSEL1 :1;
[; ;pic16f1526.h: 5548: unsigned C2TSEL0 :1;
[; ;pic16f1526.h: 5549: unsigned C2TSEL1 :1;
[; ;pic16f1526.h: 5550: unsigned C3TSEL0 :1;
[; ;pic16f1526.h: 5551: unsigned C3TSEL1 :1;
[; ;pic16f1526.h: 5552: unsigned C4TSEL0 :1;
[; ;pic16f1526.h: 5553: unsigned C4TSEL1 :1;
[; ;pic16f1526.h: 5554: };
[; ;pic16f1526.h: 5555: } CCPTMRS0bits_t;
[; ;pic16f1526.h: 5556: extern volatile CCPTMRS0bits_t CCPTMRS0bits @ 0x29D;
[; ;pic16f1526.h: 5621: extern volatile unsigned char CCPTMRS1 @ 0x29E;
"5623
[; ;pic16f1526.h: 5623: asm("CCPTMRS1 equ 029Eh");
[; <" CCPTMRS1 equ 029Eh ;# ">
[; ;pic16f1526.h: 5626: typedef union {
[; ;pic16f1526.h: 5627: struct {
[; ;pic16f1526.h: 5628: unsigned C5TSEL :2;
[; ;pic16f1526.h: 5629: unsigned C6TSEL :2;
[; ;pic16f1526.h: 5630: unsigned C7TSEL :2;
[; ;pic16f1526.h: 5631: unsigned C8TSEL :2;
[; ;pic16f1526.h: 5632: };
[; ;pic16f1526.h: 5633: struct {
[; ;pic16f1526.h: 5634: unsigned C5TSEL0 :1;
[; ;pic16f1526.h: 5635: unsigned C5TSEL1 :1;
[; ;pic16f1526.h: 5636: unsigned C6TSEL0 :1;
[; ;pic16f1526.h: 5637: unsigned C6TSEL1 :1;
[; ;pic16f1526.h: 5638: unsigned C7TSEL0 :1;
[; ;pic16f1526.h: 5639: unsigned C7TSEL1 :1;
[; ;pic16f1526.h: 5640: unsigned C8TSEL0 :1;
[; ;pic16f1526.h: 5641: unsigned C8TSEL1 :1;
[; ;pic16f1526.h: 5642: };
[; ;pic16f1526.h: 5643: } CCPTMRS1bits_t;
[; ;pic16f1526.h: 5644: extern volatile CCPTMRS1bits_t CCPTMRS1bits @ 0x29E;
[; ;pic16f1526.h: 5709: extern volatile unsigned char CCPTMRS2 @ 0x29F;
"5711
[; ;pic16f1526.h: 5711: asm("CCPTMRS2 equ 029Fh");
[; <" CCPTMRS2 equ 029Fh ;# ">
[; ;pic16f1526.h: 5714: typedef union {
[; ;pic16f1526.h: 5715: struct {
[; ;pic16f1526.h: 5716: unsigned C9TSEL :2;
[; ;pic16f1526.h: 5717: unsigned C10TSEL :2;
[; ;pic16f1526.h: 5718: };
[; ;pic16f1526.h: 5719: struct {
[; ;pic16f1526.h: 5720: unsigned C9TSEL0 :1;
[; ;pic16f1526.h: 5721: unsigned C9TSEL1 :1;
[; ;pic16f1526.h: 5722: unsigned C10TSEL0 :1;
[; ;pic16f1526.h: 5723: unsigned C10TSEL1 :1;
[; ;pic16f1526.h: 5724: };
[; ;pic16f1526.h: 5725: } CCPTMRS2bits_t;
[; ;pic16f1526.h: 5726: extern volatile CCPTMRS2bits_t CCPTMRS2bits @ 0x29F;
[; ;pic16f1526.h: 5761: extern volatile unsigned char TRISF @ 0x30C;
"5763
[; ;pic16f1526.h: 5763: asm("TRISF equ 030Ch");
[; <" TRISF equ 030Ch ;# ">
[; ;pic16f1526.h: 5766: typedef union {
[; ;pic16f1526.h: 5767: struct {
[; ;pic16f1526.h: 5768: unsigned TRISF0 :1;
[; ;pic16f1526.h: 5769: unsigned TRISF1 :1;
[; ;pic16f1526.h: 5770: unsigned TRISF2 :1;
[; ;pic16f1526.h: 5771: unsigned TRISF3 :1;
[; ;pic16f1526.h: 5772: unsigned TRISF4 :1;
[; ;pic16f1526.h: 5773: unsigned TRISF5 :1;
[; ;pic16f1526.h: 5774: unsigned TRISF6 :1;
[; ;pic16f1526.h: 5775: unsigned TRISF7 :1;
[; ;pic16f1526.h: 5776: };
[; ;pic16f1526.h: 5777: } TRISFbits_t;
[; ;pic16f1526.h: 5778: extern volatile TRISFbits_t TRISFbits @ 0x30C;
[; ;pic16f1526.h: 5823: extern volatile unsigned char TRISG @ 0x30D;
"5825
[; ;pic16f1526.h: 5825: asm("TRISG equ 030Dh");
[; <" TRISG equ 030Dh ;# ">
[; ;pic16f1526.h: 5828: typedef union {
[; ;pic16f1526.h: 5829: struct {
[; ;pic16f1526.h: 5830: unsigned TRISG0 :1;
[; ;pic16f1526.h: 5831: unsigned TRISG1 :1;
[; ;pic16f1526.h: 5832: unsigned TRISG2 :1;
[; ;pic16f1526.h: 5833: unsigned TRISG3 :1;
[; ;pic16f1526.h: 5834: unsigned TRISG4 :1;
[; ;pic16f1526.h: 5835: };
[; ;pic16f1526.h: 5836: } TRISGbits_t;
[; ;pic16f1526.h: 5837: extern volatile TRISGbits_t TRISGbits @ 0x30D;
[; ;pic16f1526.h: 5867: extern volatile unsigned short CCPR3 @ 0x311;
"5869
[; ;pic16f1526.h: 5869: asm("CCPR3 equ 0311h");
[; <" CCPR3 equ 0311h ;# ">
[; ;pic16f1526.h: 5874: extern volatile unsigned char CCPR3L @ 0x311;
"5876
[; ;pic16f1526.h: 5876: asm("CCPR3L equ 0311h");
[; <" CCPR3L equ 0311h ;# ">
[; ;pic16f1526.h: 5879: typedef union {
[; ;pic16f1526.h: 5880: struct {
[; ;pic16f1526.h: 5881: unsigned CCPR3L :8;
[; ;pic16f1526.h: 5882: };
[; ;pic16f1526.h: 5883: } CCPR3Lbits_t;
[; ;pic16f1526.h: 5884: extern volatile CCPR3Lbits_t CCPR3Lbits @ 0x311;
[; ;pic16f1526.h: 5894: extern volatile unsigned char CCPR3H @ 0x312;
"5896
[; ;pic16f1526.h: 5896: asm("CCPR3H equ 0312h");
[; <" CCPR3H equ 0312h ;# ">
[; ;pic16f1526.h: 5899: typedef union {
[; ;pic16f1526.h: 5900: struct {
[; ;pic16f1526.h: 5901: unsigned CCPR3H :8;
[; ;pic16f1526.h: 5902: };
[; ;pic16f1526.h: 5903: } CCPR3Hbits_t;
[; ;pic16f1526.h: 5904: extern volatile CCPR3Hbits_t CCPR3Hbits @ 0x312;
[; ;pic16f1526.h: 5914: extern volatile unsigned char CCP3CON @ 0x313;
"5916
[; ;pic16f1526.h: 5916: asm("CCP3CON equ 0313h");
[; <" CCP3CON equ 0313h ;# ">
[; ;pic16f1526.h: 5919: typedef union {
[; ;pic16f1526.h: 5920: struct {
[; ;pic16f1526.h: 5921: unsigned CCP3M :4;
[; ;pic16f1526.h: 5922: unsigned DC3B :2;
[; ;pic16f1526.h: 5923: };
[; ;pic16f1526.h: 5924: struct {
[; ;pic16f1526.h: 5925: unsigned CCP3M0 :1;
[; ;pic16f1526.h: 5926: unsigned CCP3M1 :1;
[; ;pic16f1526.h: 5927: unsigned CCP3M2 :1;
[; ;pic16f1526.h: 5928: unsigned CCP3M3 :1;
[; ;pic16f1526.h: 5929: unsigned DC3B0 :1;
[; ;pic16f1526.h: 5930: unsigned DC3B1 :1;
[; ;pic16f1526.h: 5931: };
[; ;pic16f1526.h: 5932: } CCP3CONbits_t;
[; ;pic16f1526.h: 5933: extern volatile CCP3CONbits_t CCP3CONbits @ 0x313;
[; ;pic16f1526.h: 5978: extern volatile unsigned short CCPR4 @ 0x318;
"5980
[; ;pic16f1526.h: 5980: asm("CCPR4 equ 0318h");
[; <" CCPR4 equ 0318h ;# ">
[; ;pic16f1526.h: 5985: extern volatile unsigned char CCPR4L @ 0x318;
"5987
[; ;pic16f1526.h: 5987: asm("CCPR4L equ 0318h");
[; <" CCPR4L equ 0318h ;# ">
[; ;pic16f1526.h: 5990: typedef union {
[; ;pic16f1526.h: 5991: struct {
[; ;pic16f1526.h: 5992: unsigned CCPR4L :8;
[; ;pic16f1526.h: 5993: };
[; ;pic16f1526.h: 5994: } CCPR4Lbits_t;
[; ;pic16f1526.h: 5995: extern volatile CCPR4Lbits_t CCPR4Lbits @ 0x318;
[; ;pic16f1526.h: 6005: extern volatile unsigned char CCPR4H @ 0x319;
"6007
[; ;pic16f1526.h: 6007: asm("CCPR4H equ 0319h");
[; <" CCPR4H equ 0319h ;# ">
[; ;pic16f1526.h: 6010: typedef union {
[; ;pic16f1526.h: 6011: struct {
[; ;pic16f1526.h: 6012: unsigned CCPR4H :8;
[; ;pic16f1526.h: 6013: };
[; ;pic16f1526.h: 6014: } CCPR4Hbits_t;
[; ;pic16f1526.h: 6015: extern volatile CCPR4Hbits_t CCPR4Hbits @ 0x319;
[; ;pic16f1526.h: 6025: extern volatile unsigned char CCP4CON @ 0x31A;
"6027
[; ;pic16f1526.h: 6027: asm("CCP4CON equ 031Ah");
[; <" CCP4CON equ 031Ah ;# ">
[; ;pic16f1526.h: 6030: typedef union {
[; ;pic16f1526.h: 6031: struct {
[; ;pic16f1526.h: 6032: unsigned CCP4M :4;
[; ;pic16f1526.h: 6033: unsigned DC4B :2;
[; ;pic16f1526.h: 6034: };
[; ;pic16f1526.h: 6035: struct {
[; ;pic16f1526.h: 6036: unsigned CCP4M0 :1;
[; ;pic16f1526.h: 6037: unsigned CCP4M1 :1;
[; ;pic16f1526.h: 6038: unsigned CCP4M2 :1;
[; ;pic16f1526.h: 6039: unsigned CCP4M3 :1;
[; ;pic16f1526.h: 6040: unsigned DC4B0 :1;
[; ;pic16f1526.h: 6041: unsigned DC4B1 :1;
[; ;pic16f1526.h: 6042: };
[; ;pic16f1526.h: 6043: } CCP4CONbits_t;
[; ;pic16f1526.h: 6044: extern volatile CCP4CONbits_t CCP4CONbits @ 0x31A;
[; ;pic16f1526.h: 6089: extern volatile unsigned short CCPR5 @ 0x31C;
"6091
[; ;pic16f1526.h: 6091: asm("CCPR5 equ 031Ch");
[; <" CCPR5 equ 031Ch ;# ">
[; ;pic16f1526.h: 6096: extern volatile unsigned char CCPR5L @ 0x31C;
"6098
[; ;pic16f1526.h: 6098: asm("CCPR5L equ 031Ch");
[; <" CCPR5L equ 031Ch ;# ">
[; ;pic16f1526.h: 6101: typedef union {
[; ;pic16f1526.h: 6102: struct {
[; ;pic16f1526.h: 6103: unsigned CCPR5L :8;
[; ;pic16f1526.h: 6104: };
[; ;pic16f1526.h: 6105: } CCPR5Lbits_t;
[; ;pic16f1526.h: 6106: extern volatile CCPR5Lbits_t CCPR5Lbits @ 0x31C;
[; ;pic16f1526.h: 6116: extern volatile unsigned char CCPR5H @ 0x31D;
"6118
[; ;pic16f1526.h: 6118: asm("CCPR5H equ 031Dh");
[; <" CCPR5H equ 031Dh ;# ">
[; ;pic16f1526.h: 6121: typedef union {
[; ;pic16f1526.h: 6122: struct {
[; ;pic16f1526.h: 6123: unsigned CCPR5H :8;
[; ;pic16f1526.h: 6124: };
[; ;pic16f1526.h: 6125: } CCPR5Hbits_t;
[; ;pic16f1526.h: 6126: extern volatile CCPR5Hbits_t CCPR5Hbits @ 0x31D;
[; ;pic16f1526.h: 6136: extern volatile unsigned char CCP5CON @ 0x31E;
"6138
[; ;pic16f1526.h: 6138: asm("CCP5CON equ 031Eh");
[; <" CCP5CON equ 031Eh ;# ">
[; ;pic16f1526.h: 6141: typedef union {
[; ;pic16f1526.h: 6142: struct {
[; ;pic16f1526.h: 6143: unsigned CCP5M :4;
[; ;pic16f1526.h: 6144: unsigned DC5B :2;
[; ;pic16f1526.h: 6145: };
[; ;pic16f1526.h: 6146: struct {
[; ;pic16f1526.h: 6147: unsigned CCP5M0 :1;
[; ;pic16f1526.h: 6148: unsigned CCP5M1 :1;
[; ;pic16f1526.h: 6149: unsigned CCP5M2 :1;
[; ;pic16f1526.h: 6150: unsigned CCP5M3 :1;
[; ;pic16f1526.h: 6151: unsigned DC5B0 :1;
[; ;pic16f1526.h: 6152: unsigned DC5B1 :1;
[; ;pic16f1526.h: 6153: };
[; ;pic16f1526.h: 6154: } CCP5CONbits_t;
[; ;pic16f1526.h: 6155: extern volatile CCP5CONbits_t CCP5CONbits @ 0x31E;
[; ;pic16f1526.h: 6200: extern volatile unsigned char LATF @ 0x38C;
"6202
[; ;pic16f1526.h: 6202: asm("LATF equ 038Ch");
[; <" LATF equ 038Ch ;# ">
[; ;pic16f1526.h: 6205: typedef union {
[; ;pic16f1526.h: 6206: struct {
[; ;pic16f1526.h: 6207: unsigned LATF0 :1;
[; ;pic16f1526.h: 6208: unsigned LATF1 :1;
[; ;pic16f1526.h: 6209: unsigned LATF2 :1;
[; ;pic16f1526.h: 6210: unsigned LATF3 :1;
[; ;pic16f1526.h: 6211: unsigned LATF4 :1;
[; ;pic16f1526.h: 6212: unsigned LATF5 :1;
[; ;pic16f1526.h: 6213: unsigned LATF6 :1;
[; ;pic16f1526.h: 6214: unsigned LATF7 :1;
[; ;pic16f1526.h: 6215: };
[; ;pic16f1526.h: 6216: } LATFbits_t;
[; ;pic16f1526.h: 6217: extern volatile LATFbits_t LATFbits @ 0x38C;
[; ;pic16f1526.h: 6262: extern volatile unsigned char LATG @ 0x38D;
"6264
[; ;pic16f1526.h: 6264: asm("LATG equ 038Dh");
[; <" LATG equ 038Dh ;# ">
[; ;pic16f1526.h: 6267: typedef union {
[; ;pic16f1526.h: 6268: struct {
[; ;pic16f1526.h: 6269: unsigned LATG0 :1;
[; ;pic16f1526.h: 6270: unsigned LATG1 :1;
[; ;pic16f1526.h: 6271: unsigned LATG2 :1;
[; ;pic16f1526.h: 6272: unsigned LATG3 :1;
[; ;pic16f1526.h: 6273: unsigned LATG4 :1;
[; ;pic16f1526.h: 6274: };
[; ;pic16f1526.h: 6275: } LATGbits_t;
[; ;pic16f1526.h: 6276: extern volatile LATGbits_t LATGbits @ 0x38D;
[; ;pic16f1526.h: 6306: extern volatile unsigned char IOCBP @ 0x394;
"6308
[; ;pic16f1526.h: 6308: asm("IOCBP equ 0394h");
[; <" IOCBP equ 0394h ;# ">
[; ;pic16f1526.h: 6311: typedef union {
[; ;pic16f1526.h: 6312: struct {
[; ;pic16f1526.h: 6313: unsigned IOCBP0 :1;
[; ;pic16f1526.h: 6314: unsigned IOCBP1 :1;
[; ;pic16f1526.h: 6315: unsigned IOCBP2 :1;
[; ;pic16f1526.h: 6316: unsigned IOCBP3 :1;
[; ;pic16f1526.h: 6317: unsigned IOCBP4 :1;
[; ;pic16f1526.h: 6318: unsigned IOCBP5 :1;
[; ;pic16f1526.h: 6319: unsigned IOCBP6 :1;
[; ;pic16f1526.h: 6320: unsigned IOCBP7 :1;
[; ;pic16f1526.h: 6321: };
[; ;pic16f1526.h: 6322: struct {
[; ;pic16f1526.h: 6323: unsigned IOCBP :8;
[; ;pic16f1526.h: 6324: };
[; ;pic16f1526.h: 6325: } IOCBPbits_t;
[; ;pic16f1526.h: 6326: extern volatile IOCBPbits_t IOCBPbits @ 0x394;
[; ;pic16f1526.h: 6376: extern volatile unsigned char IOCBN @ 0x395;
"6378
[; ;pic16f1526.h: 6378: asm("IOCBN equ 0395h");
[; <" IOCBN equ 0395h ;# ">
[; ;pic16f1526.h: 6381: typedef union {
[; ;pic16f1526.h: 6382: struct {
[; ;pic16f1526.h: 6383: unsigned IOCBN0 :1;
[; ;pic16f1526.h: 6384: unsigned IOCBN1 :1;
[; ;pic16f1526.h: 6385: unsigned IOCBN2 :1;
[; ;pic16f1526.h: 6386: unsigned IOCBN3 :1;
[; ;pic16f1526.h: 6387: unsigned IOCBN4 :1;
[; ;pic16f1526.h: 6388: unsigned IOCBN5 :1;
[; ;pic16f1526.h: 6389: unsigned IOCBN6 :1;
[; ;pic16f1526.h: 6390: unsigned IOCBN7 :1;
[; ;pic16f1526.h: 6391: };
[; ;pic16f1526.h: 6392: struct {
[; ;pic16f1526.h: 6393: unsigned IOCBN :8;
[; ;pic16f1526.h: 6394: };
[; ;pic16f1526.h: 6395: } IOCBNbits_t;
[; ;pic16f1526.h: 6396: extern volatile IOCBNbits_t IOCBNbits @ 0x395;
[; ;pic16f1526.h: 6446: extern volatile unsigned char IOCBF @ 0x396;
"6448
[; ;pic16f1526.h: 6448: asm("IOCBF equ 0396h");
[; <" IOCBF equ 0396h ;# ">
[; ;pic16f1526.h: 6451: typedef union {
[; ;pic16f1526.h: 6452: struct {
[; ;pic16f1526.h: 6453: unsigned IOCBF0 :1;
[; ;pic16f1526.h: 6454: unsigned IOCBF1 :1;
[; ;pic16f1526.h: 6455: unsigned IOCBF2 :1;
[; ;pic16f1526.h: 6456: unsigned IOCBF3 :1;
[; ;pic16f1526.h: 6457: unsigned IOCBF4 :1;
[; ;pic16f1526.h: 6458: unsigned IOCBF5 :1;
[; ;pic16f1526.h: 6459: unsigned IOCBF6 :1;
[; ;pic16f1526.h: 6460: unsigned IOCBF7 :1;
[; ;pic16f1526.h: 6461: };
[; ;pic16f1526.h: 6462: struct {
[; ;pic16f1526.h: 6463: unsigned IOCBF :8;
[; ;pic16f1526.h: 6464: };
[; ;pic16f1526.h: 6465: } IOCBFbits_t;
[; ;pic16f1526.h: 6466: extern volatile IOCBFbits_t IOCBFbits @ 0x396;
[; ;pic16f1526.h: 6516: extern volatile unsigned char ANSELF @ 0x40C;
"6518
[; ;pic16f1526.h: 6518: asm("ANSELF equ 040Ch");
[; <" ANSELF equ 040Ch ;# ">
[; ;pic16f1526.h: 6521: typedef union {
[; ;pic16f1526.h: 6522: struct {
[; ;pic16f1526.h: 6523: unsigned ANSF0 :1;
[; ;pic16f1526.h: 6524: unsigned ANSF1 :1;
[; ;pic16f1526.h: 6525: unsigned ANSF2 :1;
[; ;pic16f1526.h: 6526: unsigned ANSF3 :1;
[; ;pic16f1526.h: 6527: unsigned ANSF4 :1;
[; ;pic16f1526.h: 6528: unsigned ANSF5 :1;
[; ;pic16f1526.h: 6529: unsigned ANSF6 :1;
[; ;pic16f1526.h: 6530: unsigned ANSF7 :1;
[; ;pic16f1526.h: 6531: };
[; ;pic16f1526.h: 6532: } ANSELFbits_t;
[; ;pic16f1526.h: 6533: extern volatile ANSELFbits_t ANSELFbits @ 0x40C;
[; ;pic16f1526.h: 6578: extern volatile unsigned char ANSELG @ 0x40D;
"6580
[; ;pic16f1526.h: 6580: asm("ANSELG equ 040Dh");
[; <" ANSELG equ 040Dh ;# ">
[; ;pic16f1526.h: 6583: typedef union {
[; ;pic16f1526.h: 6584: struct {
[; ;pic16f1526.h: 6585: unsigned :1;
[; ;pic16f1526.h: 6586: unsigned ANSG1 :1;
[; ;pic16f1526.h: 6587: unsigned ANSG2 :1;
[; ;pic16f1526.h: 6588: unsigned ANSG3 :1;
[; ;pic16f1526.h: 6589: unsigned ANSG4 :1;
[; ;pic16f1526.h: 6590: };
[; ;pic16f1526.h: 6591: } ANSELGbits_t;
[; ;pic16f1526.h: 6592: extern volatile ANSELGbits_t ANSELGbits @ 0x40D;
[; ;pic16f1526.h: 6617: extern volatile unsigned short TMR3 @ 0x411;
"6619
[; ;pic16f1526.h: 6619: asm("TMR3 equ 0411h");
[; <" TMR3 equ 0411h ;# ">
[; ;pic16f1526.h: 6624: extern volatile unsigned char TMR3L @ 0x411;
"6626
[; ;pic16f1526.h: 6626: asm("TMR3L equ 0411h");
[; <" TMR3L equ 0411h ;# ">
[; ;pic16f1526.h: 6629: typedef union {
[; ;pic16f1526.h: 6630: struct {
[; ;pic16f1526.h: 6631: unsigned TMR3L :8;
[; ;pic16f1526.h: 6632: };
[; ;pic16f1526.h: 6633: } TMR3Lbits_t;
[; ;pic16f1526.h: 6634: extern volatile TMR3Lbits_t TMR3Lbits @ 0x411;
[; ;pic16f1526.h: 6644: extern volatile unsigned char TMR3H @ 0x412;
"6646
[; ;pic16f1526.h: 6646: asm("TMR3H equ 0412h");
[; <" TMR3H equ 0412h ;# ">
[; ;pic16f1526.h: 6649: typedef union {
[; ;pic16f1526.h: 6650: struct {
[; ;pic16f1526.h: 6651: unsigned TMR3H :8;
[; ;pic16f1526.h: 6652: };
[; ;pic16f1526.h: 6653: } TMR3Hbits_t;
[; ;pic16f1526.h: 6654: extern volatile TMR3Hbits_t TMR3Hbits @ 0x412;
[; ;pic16f1526.h: 6664: extern volatile unsigned char T3CON @ 0x413;
"6666
[; ;pic16f1526.h: 6666: asm("T3CON equ 0413h");
[; <" T3CON equ 0413h ;# ">
[; ;pic16f1526.h: 6669: typedef union {
[; ;pic16f1526.h: 6670: struct {
[; ;pic16f1526.h: 6671: unsigned TMR3ON :1;
[; ;pic16f1526.h: 6672: unsigned :1;
[; ;pic16f1526.h: 6673: unsigned nT3SYNC :1;
[; ;pic16f1526.h: 6674: unsigned SOSCEN :1;
[; ;pic16f1526.h: 6675: unsigned T3CKPS :2;
[; ;pic16f1526.h: 6676: unsigned TMR3CS :2;
[; ;pic16f1526.h: 6677: };
[; ;pic16f1526.h: 6678: struct {
[; ;pic16f1526.h: 6679: unsigned :3;
[; ;pic16f1526.h: 6680: unsigned T3OSCEN :1;
[; ;pic16f1526.h: 6681: unsigned T3CKPS0 :1;
[; ;pic16f1526.h: 6682: unsigned T3CKPS1 :1;
[; ;pic16f1526.h: 6683: unsigned TMR3CS0 :1;
[; ;pic16f1526.h: 6684: unsigned TMR3CS1 :1;
[; ;pic16f1526.h: 6685: };
[; ;pic16f1526.h: 6686: } T3CONbits_t;
[; ;pic16f1526.h: 6687: extern volatile T3CONbits_t T3CONbits @ 0x413;
[; ;pic16f1526.h: 6742: extern volatile unsigned char T3GCON @ 0x414;
"6744
[; ;pic16f1526.h: 6744: asm("T3GCON equ 0414h");
[; <" T3GCON equ 0414h ;# ">
[; ;pic16f1526.h: 6747: typedef union {
[; ;pic16f1526.h: 6748: struct {
[; ;pic16f1526.h: 6749: unsigned T3GSS :2;
[; ;pic16f1526.h: 6750: unsigned T3GVAL :1;
[; ;pic16f1526.h: 6751: unsigned T3GGO_nDONE :1;
[; ;pic16f1526.h: 6752: unsigned T3GSPM :1;
[; ;pic16f1526.h: 6753: unsigned T3GTM :1;
[; ;pic16f1526.h: 6754: unsigned T3GPOL :1;
[; ;pic16f1526.h: 6755: unsigned TMR3GE :1;
[; ;pic16f1526.h: 6756: };
[; ;pic16f1526.h: 6757: struct {
[; ;pic16f1526.h: 6758: unsigned T3GSS0 :1;
[; ;pic16f1526.h: 6759: unsigned T3GSS1 :1;
[; ;pic16f1526.h: 6760: };
[; ;pic16f1526.h: 6761: } T3GCONbits_t;
[; ;pic16f1526.h: 6762: extern volatile T3GCONbits_t T3GCONbits @ 0x414;
[; ;pic16f1526.h: 6812: extern volatile unsigned char TMR4 @ 0x415;
"6814
[; ;pic16f1526.h: 6814: asm("TMR4 equ 0415h");
[; <" TMR4 equ 0415h ;# ">
[; ;pic16f1526.h: 6817: typedef union {
[; ;pic16f1526.h: 6818: struct {
[; ;pic16f1526.h: 6819: unsigned TMR4 :8;
[; ;pic16f1526.h: 6820: };
[; ;pic16f1526.h: 6821: } TMR4bits_t;
[; ;pic16f1526.h: 6822: extern volatile TMR4bits_t TMR4bits @ 0x415;
[; ;pic16f1526.h: 6832: extern volatile unsigned char PR4 @ 0x416;
"6834
[; ;pic16f1526.h: 6834: asm("PR4 equ 0416h");
[; <" PR4 equ 0416h ;# ">
[; ;pic16f1526.h: 6837: typedef union {
[; ;pic16f1526.h: 6838: struct {
[; ;pic16f1526.h: 6839: unsigned PR4 :8;
[; ;pic16f1526.h: 6840: };
[; ;pic16f1526.h: 6841: } PR4bits_t;
[; ;pic16f1526.h: 6842: extern volatile PR4bits_t PR4bits @ 0x416;
[; ;pic16f1526.h: 6852: extern volatile unsigned char T4CON @ 0x417;
"6854
[; ;pic16f1526.h: 6854: asm("T4CON equ 0417h");
[; <" T4CON equ 0417h ;# ">
[; ;pic16f1526.h: 6857: typedef union {
[; ;pic16f1526.h: 6858: struct {
[; ;pic16f1526.h: 6859: unsigned T4CKPS :2;
[; ;pic16f1526.h: 6860: unsigned TMR4ON :1;
[; ;pic16f1526.h: 6861: unsigned T4OUTPS :4;
[; ;pic16f1526.h: 6862: };
[; ;pic16f1526.h: 6863: struct {
[; ;pic16f1526.h: 6864: unsigned T4CKPS0 :1;
[; ;pic16f1526.h: 6865: unsigned T4CKPS1 :1;
[; ;pic16f1526.h: 6866: unsigned :1;
[; ;pic16f1526.h: 6867: unsigned T4OUTPS0 :1;
[; ;pic16f1526.h: 6868: unsigned T4OUTPS1 :1;
[; ;pic16f1526.h: 6869: unsigned T4OUTPS2 :1;
[; ;pic16f1526.h: 6870: unsigned T4OUTPS3 :1;
[; ;pic16f1526.h: 6871: };
[; ;pic16f1526.h: 6872: } T4CONbits_t;
[; ;pic16f1526.h: 6873: extern volatile T4CONbits_t T4CONbits @ 0x417;
[; ;pic16f1526.h: 6923: extern volatile unsigned short TMR5 @ 0x418;
"6925
[; ;pic16f1526.h: 6925: asm("TMR5 equ 0418h");
[; <" TMR5 equ 0418h ;# ">
[; ;pic16f1526.h: 6930: extern volatile unsigned char TMR5L @ 0x418;
"6932
[; ;pic16f1526.h: 6932: asm("TMR5L equ 0418h");
[; <" TMR5L equ 0418h ;# ">
[; ;pic16f1526.h: 6935: typedef union {
[; ;pic16f1526.h: 6936: struct {
[; ;pic16f1526.h: 6937: unsigned TMR5L :8;
[; ;pic16f1526.h: 6938: };
[; ;pic16f1526.h: 6939: } TMR5Lbits_t;
[; ;pic16f1526.h: 6940: extern volatile TMR5Lbits_t TMR5Lbits @ 0x418;
[; ;pic16f1526.h: 6950: extern volatile unsigned char TMR5H @ 0x419;
"6952
[; ;pic16f1526.h: 6952: asm("TMR5H equ 0419h");
[; <" TMR5H equ 0419h ;# ">
[; ;pic16f1526.h: 6955: typedef union {
[; ;pic16f1526.h: 6956: struct {
[; ;pic16f1526.h: 6957: unsigned TMR5H :8;
[; ;pic16f1526.h: 6958: };
[; ;pic16f1526.h: 6959: } TMR5Hbits_t;
[; ;pic16f1526.h: 6960: extern volatile TMR5Hbits_t TMR5Hbits @ 0x419;
[; ;pic16f1526.h: 6970: extern volatile unsigned char T5CON @ 0x41A;
"6972
[; ;pic16f1526.h: 6972: asm("T5CON equ 041Ah");
[; <" T5CON equ 041Ah ;# ">
[; ;pic16f1526.h: 6975: typedef union {
[; ;pic16f1526.h: 6976: struct {
[; ;pic16f1526.h: 6977: unsigned TMR5ON :1;
[; ;pic16f1526.h: 6978: unsigned :1;
[; ;pic16f1526.h: 6979: unsigned nT5SYNC :1;
[; ;pic16f1526.h: 6980: unsigned SOSCEN :1;
[; ;pic16f1526.h: 6981: unsigned T5CKPS :2;
[; ;pic16f1526.h: 6982: unsigned TMR5CS :2;
[; ;pic16f1526.h: 6983: };
[; ;pic16f1526.h: 6984: struct {
[; ;pic16f1526.h: 6985: unsigned :3;
[; ;pic16f1526.h: 6986: unsigned T5OSCEN :1;
[; ;pic16f1526.h: 6987: unsigned T5CKPS0 :1;
[; ;pic16f1526.h: 6988: unsigned T5CKPS1 :1;
[; ;pic16f1526.h: 6989: unsigned TMR5CS0 :1;
[; ;pic16f1526.h: 6990: unsigned TMR5CS1 :1;
[; ;pic16f1526.h: 6991: };
[; ;pic16f1526.h: 6992: } T5CONbits_t;
[; ;pic16f1526.h: 6993: extern volatile T5CONbits_t T5CONbits @ 0x41A;
[; ;pic16f1526.h: 7048: extern volatile unsigned char T5GCON @ 0x41B;
"7050
[; ;pic16f1526.h: 7050: asm("T5GCON equ 041Bh");
[; <" T5GCON equ 041Bh ;# ">
[; ;pic16f1526.h: 7053: typedef union {
[; ;pic16f1526.h: 7054: struct {
[; ;pic16f1526.h: 7055: unsigned T5GSS :2;
[; ;pic16f1526.h: 7056: unsigned T5GVAL :1;
[; ;pic16f1526.h: 7057: unsigned T5GGO_nDONE :1;
[; ;pic16f1526.h: 7058: unsigned T5GSPM :1;
[; ;pic16f1526.h: 7059: unsigned T5GTM :1;
[; ;pic16f1526.h: 7060: unsigned T5GPOL :1;
[; ;pic16f1526.h: 7061: unsigned TMR5GE :1;
[; ;pic16f1526.h: 7062: };
[; ;pic16f1526.h: 7063: struct {
[; ;pic16f1526.h: 7064: unsigned T5GSS0 :1;
[; ;pic16f1526.h: 7065: unsigned T5GSS1 :1;
[; ;pic16f1526.h: 7066: };
[; ;pic16f1526.h: 7067: } T5GCONbits_t;
[; ;pic16f1526.h: 7068: extern volatile T5GCONbits_t T5GCONbits @ 0x41B;
[; ;pic16f1526.h: 7118: extern volatile unsigned char TMR6 @ 0x41C;
"7120
[; ;pic16f1526.h: 7120: asm("TMR6 equ 041Ch");
[; <" TMR6 equ 041Ch ;# ">
[; ;pic16f1526.h: 7123: typedef union {
[; ;pic16f1526.h: 7124: struct {
[; ;pic16f1526.h: 7125: unsigned TMR6 :8;
[; ;pic16f1526.h: 7126: };
[; ;pic16f1526.h: 7127: } TMR6bits_t;
[; ;pic16f1526.h: 7128: extern volatile TMR6bits_t TMR6bits @ 0x41C;
[; ;pic16f1526.h: 7138: extern volatile unsigned char PR6 @ 0x41D;
"7140
[; ;pic16f1526.h: 7140: asm("PR6 equ 041Dh");
[; <" PR6 equ 041Dh ;# ">
[; ;pic16f1526.h: 7143: typedef union {
[; ;pic16f1526.h: 7144: struct {
[; ;pic16f1526.h: 7145: unsigned PR6 :8;
[; ;pic16f1526.h: 7146: };
[; ;pic16f1526.h: 7147: } PR6bits_t;
[; ;pic16f1526.h: 7148: extern volatile PR6bits_t PR6bits @ 0x41D;
[; ;pic16f1526.h: 7158: extern volatile unsigned char T6CON @ 0x41E;
"7160
[; ;pic16f1526.h: 7160: asm("T6CON equ 041Eh");
[; <" T6CON equ 041Eh ;# ">
[; ;pic16f1526.h: 7163: typedef union {
[; ;pic16f1526.h: 7164: struct {
[; ;pic16f1526.h: 7165: unsigned T6CKPS :2;
[; ;pic16f1526.h: 7166: unsigned TMR6ON :1;
[; ;pic16f1526.h: 7167: unsigned T6OUTPS :4;
[; ;pic16f1526.h: 7168: };
[; ;pic16f1526.h: 7169: struct {
[; ;pic16f1526.h: 7170: unsigned T6CKPS0 :1;
[; ;pic16f1526.h: 7171: unsigned T6CKPS1 :1;
[; ;pic16f1526.h: 7172: unsigned :1;
[; ;pic16f1526.h: 7173: unsigned T6OUTPS0 :1;
[; ;pic16f1526.h: 7174: unsigned T6OUTPS1 :1;
[; ;pic16f1526.h: 7175: unsigned T6OUTPS2 :1;
[; ;pic16f1526.h: 7176: unsigned T6OUTPS3 :1;
[; ;pic16f1526.h: 7177: };
[; ;pic16f1526.h: 7178: } T6CONbits_t;
[; ;pic16f1526.h: 7179: extern volatile T6CONbits_t T6CONbits @ 0x41E;
[; ;pic16f1526.h: 7229: extern volatile unsigned char WPUG @ 0x48D;
"7231
[; ;pic16f1526.h: 7231: asm("WPUG equ 048Dh");
[; <" WPUG equ 048Dh ;# ">
[; ;pic16f1526.h: 7234: typedef union {
[; ;pic16f1526.h: 7235: struct {
[; ;pic16f1526.h: 7236: unsigned :5;
[; ;pic16f1526.h: 7237: unsigned WPUG5 :1;
[; ;pic16f1526.h: 7238: };
[; ;pic16f1526.h: 7239: } WPUGbits_t;
[; ;pic16f1526.h: 7240: extern volatile WPUGbits_t WPUGbits @ 0x48D;
[; ;pic16f1526.h: 7250: extern volatile unsigned char RC2REG @ 0x491;
"7252
[; ;pic16f1526.h: 7252: asm("RC2REG equ 0491h");
[; <" RC2REG equ 0491h ;# ">
[; ;pic16f1526.h: 7255: extern volatile unsigned char RCREG2 @ 0x491;
"7257
[; ;pic16f1526.h: 7257: asm("RCREG2 equ 0491h");
[; <" RCREG2 equ 0491h ;# ">
[; ;pic16f1526.h: 7260: typedef union {
[; ;pic16f1526.h: 7261: struct {
[; ;pic16f1526.h: 7262: unsigned RC2REG :8;
[; ;pic16f1526.h: 7263: };
[; ;pic16f1526.h: 7264: } RC2REGbits_t;
[; ;pic16f1526.h: 7265: extern volatile RC2REGbits_t RC2REGbits @ 0x491;
[; ;pic16f1526.h: 7273: typedef union {
[; ;pic16f1526.h: 7274: struct {
[; ;pic16f1526.h: 7275: unsigned RC2REG :8;
[; ;pic16f1526.h: 7276: };
[; ;pic16f1526.h: 7277: } RCREG2bits_t;
[; ;pic16f1526.h: 7278: extern volatile RCREG2bits_t RCREG2bits @ 0x491;
[; ;pic16f1526.h: 7288: extern volatile unsigned char TX2REG @ 0x492;
"7290
[; ;pic16f1526.h: 7290: asm("TX2REG equ 0492h");
[; <" TX2REG equ 0492h ;# ">
[; ;pic16f1526.h: 7293: extern volatile unsigned char TXREG2 @ 0x492;
"7295
[; ;pic16f1526.h: 7295: asm("TXREG2 equ 0492h");
[; <" TXREG2 equ 0492h ;# ">
[; ;pic16f1526.h: 7298: typedef union {
[; ;pic16f1526.h: 7299: struct {
[; ;pic16f1526.h: 7300: unsigned TX2REG :8;
[; ;pic16f1526.h: 7301: };
[; ;pic16f1526.h: 7302: } TX2REGbits_t;
[; ;pic16f1526.h: 7303: extern volatile TX2REGbits_t TX2REGbits @ 0x492;
[; ;pic16f1526.h: 7311: typedef union {
[; ;pic16f1526.h: 7312: struct {
[; ;pic16f1526.h: 7313: unsigned TX2REG :8;
[; ;pic16f1526.h: 7314: };
[; ;pic16f1526.h: 7315: } TXREG2bits_t;
[; ;pic16f1526.h: 7316: extern volatile TXREG2bits_t TXREG2bits @ 0x492;
[; ;pic16f1526.h: 7326: extern volatile unsigned short SP2BRG @ 0x493;
"7328
[; ;pic16f1526.h: 7328: asm("SP2BRG equ 0493h");
[; <" SP2BRG equ 0493h ;# ">
[; ;pic16f1526.h: 7333: extern volatile unsigned char SP2BRGL @ 0x493;
"7335
[; ;pic16f1526.h: 7335: asm("SP2BRGL equ 0493h");
[; <" SP2BRGL equ 0493h ;# ">
[; ;pic16f1526.h: 7338: extern volatile unsigned char SPBRGL2 @ 0x493;
"7340
[; ;pic16f1526.h: 7340: asm("SPBRGL2 equ 0493h");
[; <" SPBRGL2 equ 0493h ;# ">
[; ;pic16f1526.h: 7343: typedef union {
[; ;pic16f1526.h: 7344: struct {
[; ;pic16f1526.h: 7345: unsigned SP2BRGL :8;
[; ;pic16f1526.h: 7346: };
[; ;pic16f1526.h: 7347: } SP2BRGLbits_t;
[; ;pic16f1526.h: 7348: extern volatile SP2BRGLbits_t SP2BRGLbits @ 0x493;
[; ;pic16f1526.h: 7356: typedef union {
[; ;pic16f1526.h: 7357: struct {
[; ;pic16f1526.h: 7358: unsigned SP2BRGL :8;
[; ;pic16f1526.h: 7359: };
[; ;pic16f1526.h: 7360: } SPBRGL2bits_t;
[; ;pic16f1526.h: 7361: extern volatile SPBRGL2bits_t SPBRGL2bits @ 0x493;
[; ;pic16f1526.h: 7371: extern volatile unsigned char SP2BRGH @ 0x494;
"7373
[; ;pic16f1526.h: 7373: asm("SP2BRGH equ 0494h");
[; <" SP2BRGH equ 0494h ;# ">
[; ;pic16f1526.h: 7376: extern volatile unsigned char SPBRGH2 @ 0x494;
"7378
[; ;pic16f1526.h: 7378: asm("SPBRGH2 equ 0494h");
[; <" SPBRGH2 equ 0494h ;# ">
[; ;pic16f1526.h: 7381: typedef union {
[; ;pic16f1526.h: 7382: struct {
[; ;pic16f1526.h: 7383: unsigned SP2BRGH :8;
[; ;pic16f1526.h: 7384: };
[; ;pic16f1526.h: 7385: } SP2BRGHbits_t;
[; ;pic16f1526.h: 7386: extern volatile SP2BRGHbits_t SP2BRGHbits @ 0x494;
[; ;pic16f1526.h: 7394: typedef union {
[; ;pic16f1526.h: 7395: struct {
[; ;pic16f1526.h: 7396: unsigned SP2BRGH :8;
[; ;pic16f1526.h: 7397: };
[; ;pic16f1526.h: 7398: } SPBRGH2bits_t;
[; ;pic16f1526.h: 7399: extern volatile SPBRGH2bits_t SPBRGH2bits @ 0x494;
[; ;pic16f1526.h: 7409: extern volatile unsigned char RC2STA @ 0x495;
"7411
[; ;pic16f1526.h: 7411: asm("RC2STA equ 0495h");
[; <" RC2STA equ 0495h ;# ">
[; ;pic16f1526.h: 7414: extern volatile unsigned char RCSTA2 @ 0x495;
"7416
[; ;pic16f1526.h: 7416: asm("RCSTA2 equ 0495h");
[; <" RCSTA2 equ 0495h ;# ">
[; ;pic16f1526.h: 7419: typedef union {
[; ;pic16f1526.h: 7420: struct {
[; ;pic16f1526.h: 7421: unsigned RX9D :1;
[; ;pic16f1526.h: 7422: unsigned OERR :1;
[; ;pic16f1526.h: 7423: unsigned FERR :1;
[; ;pic16f1526.h: 7424: unsigned ADDEN :1;
[; ;pic16f1526.h: 7425: unsigned CREN :1;
[; ;pic16f1526.h: 7426: unsigned SREN :1;
[; ;pic16f1526.h: 7427: unsigned RX9 :1;
[; ;pic16f1526.h: 7428: unsigned SPEN :1;
[; ;pic16f1526.h: 7429: };
[; ;pic16f1526.h: 7430: } RC2STAbits_t;
[; ;pic16f1526.h: 7431: extern volatile RC2STAbits_t RC2STAbits @ 0x495;
[; ;pic16f1526.h: 7474: typedef union {
[; ;pic16f1526.h: 7475: struct {
[; ;pic16f1526.h: 7476: unsigned RX9D :1;
[; ;pic16f1526.h: 7477: unsigned OERR :1;
[; ;pic16f1526.h: 7478: unsigned FERR :1;
[; ;pic16f1526.h: 7479: unsigned ADDEN :1;
[; ;pic16f1526.h: 7480: unsigned CREN :1;
[; ;pic16f1526.h: 7481: unsigned SREN :1;
[; ;pic16f1526.h: 7482: unsigned RX9 :1;
[; ;pic16f1526.h: 7483: unsigned SPEN :1;
[; ;pic16f1526.h: 7484: };
[; ;pic16f1526.h: 7485: } RCSTA2bits_t;
[; ;pic16f1526.h: 7486: extern volatile RCSTA2bits_t RCSTA2bits @ 0x495;
[; ;pic16f1526.h: 7531: extern volatile unsigned char TX2STA @ 0x496;
"7533
[; ;pic16f1526.h: 7533: asm("TX2STA equ 0496h");
[; <" TX2STA equ 0496h ;# ">
[; ;pic16f1526.h: 7536: extern volatile unsigned char TXSTA2 @ 0x496;
"7538
[; ;pic16f1526.h: 7538: asm("TXSTA2 equ 0496h");
[; <" TXSTA2 equ 0496h ;# ">
[; ;pic16f1526.h: 7541: typedef union {
[; ;pic16f1526.h: 7542: struct {
[; ;pic16f1526.h: 7543: unsigned TX9D :1;
[; ;pic16f1526.h: 7544: unsigned TRMT :1;
[; ;pic16f1526.h: 7545: unsigned BRGH :1;
[; ;pic16f1526.h: 7546: unsigned SENDB :1;
[; ;pic16f1526.h: 7547: unsigned SYNC :1;
[; ;pic16f1526.h: 7548: unsigned TXEN :1;
[; ;pic16f1526.h: 7549: unsigned TX9 :1;
[; ;pic16f1526.h: 7550: unsigned CSRC :1;
[; ;pic16f1526.h: 7551: };
[; ;pic16f1526.h: 7552: } TX2STAbits_t;
[; ;pic16f1526.h: 7553: extern volatile TX2STAbits_t TX2STAbits @ 0x496;
[; ;pic16f1526.h: 7596: typedef union {
[; ;pic16f1526.h: 7597: struct {
[; ;pic16f1526.h: 7598: unsigned TX9D :1;
[; ;pic16f1526.h: 7599: unsigned TRMT :1;
[; ;pic16f1526.h: 7600: unsigned BRGH :1;
[; ;pic16f1526.h: 7601: unsigned SENDB :1;
[; ;pic16f1526.h: 7602: unsigned SYNC :1;
[; ;pic16f1526.h: 7603: unsigned TXEN :1;
[; ;pic16f1526.h: 7604: unsigned TX9 :1;
[; ;pic16f1526.h: 7605: unsigned CSRC :1;
[; ;pic16f1526.h: 7606: };
[; ;pic16f1526.h: 7607: } TXSTA2bits_t;
[; ;pic16f1526.h: 7608: extern volatile TXSTA2bits_t TXSTA2bits @ 0x496;
[; ;pic16f1526.h: 7653: extern volatile unsigned char BAUD2CON @ 0x497;
"7655
[; ;pic16f1526.h: 7655: asm("BAUD2CON equ 0497h");
[; <" BAUD2CON equ 0497h ;# ">
[; ;pic16f1526.h: 7658: extern volatile unsigned char BAUDCON2 @ 0x497;
"7660
[; ;pic16f1526.h: 7660: asm("BAUDCON2 equ 0497h");
[; <" BAUDCON2 equ 0497h ;# ">
[; ;pic16f1526.h: 7663: typedef union {
[; ;pic16f1526.h: 7664: struct {
[; ;pic16f1526.h: 7665: unsigned ABDEN :1;
[; ;pic16f1526.h: 7666: unsigned WUE :1;
[; ;pic16f1526.h: 7667: unsigned :1;
[; ;pic16f1526.h: 7668: unsigned BRG16 :1;
[; ;pic16f1526.h: 7669: unsigned SCKP :1;
[; ;pic16f1526.h: 7670: unsigned :1;
[; ;pic16f1526.h: 7671: unsigned RCIDL :1;
[; ;pic16f1526.h: 7672: unsigned ABDOVF :1;
[; ;pic16f1526.h: 7673: };
[; ;pic16f1526.h: 7674: } BAUD2CONbits_t;
[; ;pic16f1526.h: 7675: extern volatile BAUD2CONbits_t BAUD2CONbits @ 0x497;
[; ;pic16f1526.h: 7708: typedef union {
[; ;pic16f1526.h: 7709: struct {
[; ;pic16f1526.h: 7710: unsigned ABDEN :1;
[; ;pic16f1526.h: 7711: unsigned WUE :1;
[; ;pic16f1526.h: 7712: unsigned :1;
[; ;pic16f1526.h: 7713: unsigned BRG16 :1;
[; ;pic16f1526.h: 7714: unsigned SCKP :1;
[; ;pic16f1526.h: 7715: unsigned :1;
[; ;pic16f1526.h: 7716: unsigned RCIDL :1;
[; ;pic16f1526.h: 7717: unsigned ABDOVF :1;
[; ;pic16f1526.h: 7718: };
[; ;pic16f1526.h: 7719: } BAUDCON2bits_t;
[; ;pic16f1526.h: 7720: extern volatile BAUDCON2bits_t BAUDCON2bits @ 0x497;
[; ;pic16f1526.h: 7755: extern volatile unsigned char TMR8 @ 0x595;
"7757
[; ;pic16f1526.h: 7757: asm("TMR8 equ 0595h");
[; <" TMR8 equ 0595h ;# ">
[; ;pic16f1526.h: 7760: typedef union {
[; ;pic16f1526.h: 7761: struct {
[; ;pic16f1526.h: 7762: unsigned TMR8 :8;
[; ;pic16f1526.h: 7763: };
[; ;pic16f1526.h: 7764: } TMR8bits_t;
[; ;pic16f1526.h: 7765: extern volatile TMR8bits_t TMR8bits @ 0x595;
[; ;pic16f1526.h: 7775: extern volatile unsigned char PR8 @ 0x596;
"7777
[; ;pic16f1526.h: 7777: asm("PR8 equ 0596h");
[; <" PR8 equ 0596h ;# ">
[; ;pic16f1526.h: 7780: typedef union {
[; ;pic16f1526.h: 7781: struct {
[; ;pic16f1526.h: 7782: unsigned PR8 :8;
[; ;pic16f1526.h: 7783: };
[; ;pic16f1526.h: 7784: } PR8bits_t;
[; ;pic16f1526.h: 7785: extern volatile PR8bits_t PR8bits @ 0x596;
[; ;pic16f1526.h: 7795: extern volatile unsigned char T8CON @ 0x597;
"7797
[; ;pic16f1526.h: 7797: asm("T8CON equ 0597h");
[; <" T8CON equ 0597h ;# ">
[; ;pic16f1526.h: 7800: typedef union {
[; ;pic16f1526.h: 7801: struct {
[; ;pic16f1526.h: 7802: unsigned T8CKPS :2;
[; ;pic16f1526.h: 7803: unsigned TMR8ON :1;
[; ;pic16f1526.h: 7804: unsigned T8OUTPS :4;
[; ;pic16f1526.h: 7805: };
[; ;pic16f1526.h: 7806: struct {
[; ;pic16f1526.h: 7807: unsigned T8CKPS0 :1;
[; ;pic16f1526.h: 7808: unsigned T8CKPS1 :1;
[; ;pic16f1526.h: 7809: unsigned :1;
[; ;pic16f1526.h: 7810: unsigned T8OUTPS0 :1;
[; ;pic16f1526.h: 7811: unsigned T8OUTPS1 :1;
[; ;pic16f1526.h: 7812: unsigned T8OUTPS2 :1;
[; ;pic16f1526.h: 7813: unsigned T8OUTPS3 :1;
[; ;pic16f1526.h: 7814: };
[; ;pic16f1526.h: 7815: } T8CONbits_t;
[; ;pic16f1526.h: 7816: extern volatile T8CONbits_t T8CONbits @ 0x597;
[; ;pic16f1526.h: 7866: extern volatile unsigned char TMR10 @ 0x59C;
"7868
[; ;pic16f1526.h: 7868: asm("TMR10 equ 059Ch");
[; <" TMR10 equ 059Ch ;# ">
[; ;pic16f1526.h: 7871: typedef union {
[; ;pic16f1526.h: 7872: struct {
[; ;pic16f1526.h: 7873: unsigned TMR10 :8;
[; ;pic16f1526.h: 7874: };
[; ;pic16f1526.h: 7875: } TMR10bits_t;
[; ;pic16f1526.h: 7876: extern volatile TMR10bits_t TMR10bits @ 0x59C;
[; ;pic16f1526.h: 7886: extern volatile unsigned char PR10 @ 0x59D;
"7888
[; ;pic16f1526.h: 7888: asm("PR10 equ 059Dh");
[; <" PR10 equ 059Dh ;# ">
[; ;pic16f1526.h: 7891: typedef union {
[; ;pic16f1526.h: 7892: struct {
[; ;pic16f1526.h: 7893: unsigned PR10 :8;
[; ;pic16f1526.h: 7894: };
[; ;pic16f1526.h: 7895: } PR10bits_t;
[; ;pic16f1526.h: 7896: extern volatile PR10bits_t PR10bits @ 0x59D;
[; ;pic16f1526.h: 7906: extern volatile unsigned char T10CON @ 0x59E;
"7908
[; ;pic16f1526.h: 7908: asm("T10CON equ 059Eh");
[; <" T10CON equ 059Eh ;# ">
[; ;pic16f1526.h: 7911: typedef union {
[; ;pic16f1526.h: 7912: struct {
[; ;pic16f1526.h: 7913: unsigned T10CKPS :2;
[; ;pic16f1526.h: 7914: unsigned TMR10ON :1;
[; ;pic16f1526.h: 7915: unsigned T10OUTPS :4;
[; ;pic16f1526.h: 7916: };
[; ;pic16f1526.h: 7917: struct {
[; ;pic16f1526.h: 7918: unsigned T10CKPS0 :1;
[; ;pic16f1526.h: 7919: unsigned T10CKPS1 :1;
[; ;pic16f1526.h: 7920: unsigned :1;
[; ;pic16f1526.h: 7921: unsigned T10OUTPS0 :1;
[; ;pic16f1526.h: 7922: unsigned T10OUTPS1 :1;
[; ;pic16f1526.h: 7923: unsigned T10OUTPS2 :1;
[; ;pic16f1526.h: 7924: unsigned T10OUTPS3 :1;
[; ;pic16f1526.h: 7925: };
[; ;pic16f1526.h: 7926: } T10CONbits_t;
[; ;pic16f1526.h: 7927: extern volatile T10CONbits_t T10CONbits @ 0x59E;
[; ;pic16f1526.h: 7977: extern volatile unsigned short CCPR6 @ 0x611;
"7979
[; ;pic16f1526.h: 7979: asm("CCPR6 equ 0611h");
[; <" CCPR6 equ 0611h ;# ">
[; ;pic16f1526.h: 7984: extern volatile unsigned char CCPR6L @ 0x611;
"7986
[; ;pic16f1526.h: 7986: asm("CCPR6L equ 0611h");
[; <" CCPR6L equ 0611h ;# ">
[; ;pic16f1526.h: 7989: typedef union {
[; ;pic16f1526.h: 7990: struct {
[; ;pic16f1526.h: 7991: unsigned CCPR6L :8;
[; ;pic16f1526.h: 7992: };
[; ;pic16f1526.h: 7993: } CCPR6Lbits_t;
[; ;pic16f1526.h: 7994: extern volatile CCPR6Lbits_t CCPR6Lbits @ 0x611;
[; ;pic16f1526.h: 8004: extern volatile unsigned char CCPR6H @ 0x612;
"8006
[; ;pic16f1526.h: 8006: asm("CCPR6H equ 0612h");
[; <" CCPR6H equ 0612h ;# ">
[; ;pic16f1526.h: 8009: typedef union {
[; ;pic16f1526.h: 8010: struct {
[; ;pic16f1526.h: 8011: unsigned CCPR6H :8;
[; ;pic16f1526.h: 8012: };
[; ;pic16f1526.h: 8013: } CCPR6Hbits_t;
[; ;pic16f1526.h: 8014: extern volatile CCPR6Hbits_t CCPR6Hbits @ 0x612;
[; ;pic16f1526.h: 8024: extern volatile unsigned char CCP6CON @ 0x613;
"8026
[; ;pic16f1526.h: 8026: asm("CCP6CON equ 0613h");
[; <" CCP6CON equ 0613h ;# ">
[; ;pic16f1526.h: 8029: typedef union {
[; ;pic16f1526.h: 8030: struct {
[; ;pic16f1526.h: 8031: unsigned CCP6M :4;
[; ;pic16f1526.h: 8032: unsigned DC6B :2;
[; ;pic16f1526.h: 8033: };
[; ;pic16f1526.h: 8034: struct {
[; ;pic16f1526.h: 8035: unsigned CCP6M0 :1;
[; ;pic16f1526.h: 8036: unsigned CCP6M1 :1;
[; ;pic16f1526.h: 8037: unsigned CCP6M2 :1;
[; ;pic16f1526.h: 8038: unsigned CCP6M3 :1;
[; ;pic16f1526.h: 8039: unsigned DC6B0 :1;
[; ;pic16f1526.h: 8040: unsigned DC6B1 :1;
[; ;pic16f1526.h: 8041: };
[; ;pic16f1526.h: 8042: } CCP6CONbits_t;
[; ;pic16f1526.h: 8043: extern volatile CCP6CONbits_t CCP6CONbits @ 0x613;
[; ;pic16f1526.h: 8088: extern volatile unsigned short CCPR7 @ 0x614;
"8090
[; ;pic16f1526.h: 8090: asm("CCPR7 equ 0614h");
[; <" CCPR7 equ 0614h ;# ">
[; ;pic16f1526.h: 8095: extern volatile unsigned char CCPR7L @ 0x614;
"8097
[; ;pic16f1526.h: 8097: asm("CCPR7L equ 0614h");
[; <" CCPR7L equ 0614h ;# ">
[; ;pic16f1526.h: 8100: typedef union {
[; ;pic16f1526.h: 8101: struct {
[; ;pic16f1526.h: 8102: unsigned CCPR7L :8;
[; ;pic16f1526.h: 8103: };
[; ;pic16f1526.h: 8104: } CCPR7Lbits_t;
[; ;pic16f1526.h: 8105: extern volatile CCPR7Lbits_t CCPR7Lbits @ 0x614;
[; ;pic16f1526.h: 8115: extern volatile unsigned char CCPR7H @ 0x615;
"8117
[; ;pic16f1526.h: 8117: asm("CCPR7H equ 0615h");
[; <" CCPR7H equ 0615h ;# ">
[; ;pic16f1526.h: 8120: typedef union {
[; ;pic16f1526.h: 8121: struct {
[; ;pic16f1526.h: 8122: unsigned CCPR7H :8;
[; ;pic16f1526.h: 8123: };
[; ;pic16f1526.h: 8124: } CCPR7Hbits_t;
[; ;pic16f1526.h: 8125: extern volatile CCPR7Hbits_t CCPR7Hbits @ 0x615;
[; ;pic16f1526.h: 8135: extern volatile unsigned char CCP7CON @ 0x616;
"8137
[; ;pic16f1526.h: 8137: asm("CCP7CON equ 0616h");
[; <" CCP7CON equ 0616h ;# ">
[; ;pic16f1526.h: 8140: typedef union {
[; ;pic16f1526.h: 8141: struct {
[; ;pic16f1526.h: 8142: unsigned CCP7M :4;
[; ;pic16f1526.h: 8143: unsigned DC7B :2;
[; ;pic16f1526.h: 8144: };
[; ;pic16f1526.h: 8145: struct {
[; ;pic16f1526.h: 8146: unsigned CCP7M0 :1;
[; ;pic16f1526.h: 8147: unsigned CCP7M1 :1;
[; ;pic16f1526.h: 8148: unsigned CCP7M2 :1;
[; ;pic16f1526.h: 8149: unsigned CCP7M3 :1;
[; ;pic16f1526.h: 8150: unsigned DC7B0 :1;
[; ;pic16f1526.h: 8151: unsigned DC7B1 :1;
[; ;pic16f1526.h: 8152: };
[; ;pic16f1526.h: 8153: } CCP7CONbits_t;
[; ;pic16f1526.h: 8154: extern volatile CCP7CONbits_t CCP7CONbits @ 0x616;
[; ;pic16f1526.h: 8199: extern volatile unsigned short CCPR8 @ 0x617;
"8201
[; ;pic16f1526.h: 8201: asm("CCPR8 equ 0617h");
[; <" CCPR8 equ 0617h ;# ">
[; ;pic16f1526.h: 8206: extern volatile unsigned char CCPR8L @ 0x617;
"8208
[; ;pic16f1526.h: 8208: asm("CCPR8L equ 0617h");
[; <" CCPR8L equ 0617h ;# ">
[; ;pic16f1526.h: 8211: typedef union {
[; ;pic16f1526.h: 8212: struct {
[; ;pic16f1526.h: 8213: unsigned CCPR8L :8;
[; ;pic16f1526.h: 8214: };
[; ;pic16f1526.h: 8215: } CCPR8Lbits_t;
[; ;pic16f1526.h: 8216: extern volatile CCPR8Lbits_t CCPR8Lbits @ 0x617;
[; ;pic16f1526.h: 8226: extern volatile unsigned char CCPR8H @ 0x618;
"8228
[; ;pic16f1526.h: 8228: asm("CCPR8H equ 0618h");
[; <" CCPR8H equ 0618h ;# ">
[; ;pic16f1526.h: 8231: typedef union {
[; ;pic16f1526.h: 8232: struct {
[; ;pic16f1526.h: 8233: unsigned CCPR8H :8;
[; ;pic16f1526.h: 8234: };
[; ;pic16f1526.h: 8235: } CCPR8Hbits_t;
[; ;pic16f1526.h: 8236: extern volatile CCPR8Hbits_t CCPR8Hbits @ 0x618;
[; ;pic16f1526.h: 8246: extern volatile unsigned char CCP8CON @ 0x619;
"8248
[; ;pic16f1526.h: 8248: asm("CCP8CON equ 0619h");
[; <" CCP8CON equ 0619h ;# ">
[; ;pic16f1526.h: 8251: typedef union {
[; ;pic16f1526.h: 8252: struct {
[; ;pic16f1526.h: 8253: unsigned CCP8M :4;
[; ;pic16f1526.h: 8254: unsigned DC8B :2;
[; ;pic16f1526.h: 8255: };
[; ;pic16f1526.h: 8256: struct {
[; ;pic16f1526.h: 8257: unsigned CCP8M0 :1;
[; ;pic16f1526.h: 8258: unsigned CCP8M1 :1;
[; ;pic16f1526.h: 8259: unsigned CCP8M2 :1;
[; ;pic16f1526.h: 8260: unsigned CCP8M3 :1;
[; ;pic16f1526.h: 8261: unsigned DC8B0 :1;
[; ;pic16f1526.h: 8262: unsigned DC8B1 :1;
[; ;pic16f1526.h: 8263: };
[; ;pic16f1526.h: 8264: } CCP8CONbits_t;
[; ;pic16f1526.h: 8265: extern volatile CCP8CONbits_t CCP8CONbits @ 0x619;
[; ;pic16f1526.h: 8310: extern volatile unsigned short CCPR9 @ 0x61A;
"8312
[; ;pic16f1526.h: 8312: asm("CCPR9 equ 061Ah");
[; <" CCPR9 equ 061Ah ;# ">
[; ;pic16f1526.h: 8317: extern volatile unsigned char CCPR9L @ 0x61A;
"8319
[; ;pic16f1526.h: 8319: asm("CCPR9L equ 061Ah");
[; <" CCPR9L equ 061Ah ;# ">
[; ;pic16f1526.h: 8322: typedef union {
[; ;pic16f1526.h: 8323: struct {
[; ;pic16f1526.h: 8324: unsigned CCPR9L :8;
[; ;pic16f1526.h: 8325: };
[; ;pic16f1526.h: 8326: } CCPR9Lbits_t;
[; ;pic16f1526.h: 8327: extern volatile CCPR9Lbits_t CCPR9Lbits @ 0x61A;
[; ;pic16f1526.h: 8337: extern volatile unsigned char CCPR9H @ 0x61B;
"8339
[; ;pic16f1526.h: 8339: asm("CCPR9H equ 061Bh");
[; <" CCPR9H equ 061Bh ;# ">
[; ;pic16f1526.h: 8342: typedef union {
[; ;pic16f1526.h: 8343: struct {
[; ;pic16f1526.h: 8344: unsigned CCPR9H :8;
[; ;pic16f1526.h: 8345: };
[; ;pic16f1526.h: 8346: } CCPR9Hbits_t;
[; ;pic16f1526.h: 8347: extern volatile CCPR9Hbits_t CCPR9Hbits @ 0x61B;
[; ;pic16f1526.h: 8357: extern volatile unsigned char CCP9CON @ 0x61C;
"8359
[; ;pic16f1526.h: 8359: asm("CCP9CON equ 061Ch");
[; <" CCP9CON equ 061Ch ;# ">
[; ;pic16f1526.h: 8362: typedef union {
[; ;pic16f1526.h: 8363: struct {
[; ;pic16f1526.h: 8364: unsigned CCP9M :4;
[; ;pic16f1526.h: 8365: unsigned DC9B :2;
[; ;pic16f1526.h: 8366: };
[; ;pic16f1526.h: 8367: struct {
[; ;pic16f1526.h: 8368: unsigned CCP9M0 :1;
[; ;pic16f1526.h: 8369: unsigned CCP9M1 :1;
[; ;pic16f1526.h: 8370: unsigned CCP9M2 :1;
[; ;pic16f1526.h: 8371: unsigned CCP9M3 :1;
[; ;pic16f1526.h: 8372: unsigned DC9B0 :1;
[; ;pic16f1526.h: 8373: unsigned DC9B1 :1;
[; ;pic16f1526.h: 8374: };
[; ;pic16f1526.h: 8375: } CCP9CONbits_t;
[; ;pic16f1526.h: 8376: extern volatile CCP9CONbits_t CCP9CONbits @ 0x61C;
[; ;pic16f1526.h: 8421: extern volatile unsigned short CCPR10 @ 0x61D;
"8423
[; ;pic16f1526.h: 8423: asm("CCPR10 equ 061Dh");
[; <" CCPR10 equ 061Dh ;# ">
[; ;pic16f1526.h: 8428: extern volatile unsigned char CCPR10L @ 0x61D;
"8430
[; ;pic16f1526.h: 8430: asm("CCPR10L equ 061Dh");
[; <" CCPR10L equ 061Dh ;# ">
[; ;pic16f1526.h: 8433: typedef union {
[; ;pic16f1526.h: 8434: struct {
[; ;pic16f1526.h: 8435: unsigned CCPR10L :8;
[; ;pic16f1526.h: 8436: };
[; ;pic16f1526.h: 8437: } CCPR10Lbits_t;
[; ;pic16f1526.h: 8438: extern volatile CCPR10Lbits_t CCPR10Lbits @ 0x61D;
[; ;pic16f1526.h: 8448: extern volatile unsigned char CCPR10H @ 0x61E;
"8450
[; ;pic16f1526.h: 8450: asm("CCPR10H equ 061Eh");
[; <" CCPR10H equ 061Eh ;# ">
[; ;pic16f1526.h: 8453: typedef union {
[; ;pic16f1526.h: 8454: struct {
[; ;pic16f1526.h: 8455: unsigned CCPR10H :8;
[; ;pic16f1526.h: 8456: };
[; ;pic16f1526.h: 8457: } CCPR10Hbits_t;
[; ;pic16f1526.h: 8458: extern volatile CCPR10Hbits_t CCPR10Hbits @ 0x61E;
[; ;pic16f1526.h: 8468: extern volatile unsigned char CCP10CON @ 0x61F;
"8470
[; ;pic16f1526.h: 8470: asm("CCP10CON equ 061Fh");
[; <" CCP10CON equ 061Fh ;# ">
[; ;pic16f1526.h: 8473: typedef union {
[; ;pic16f1526.h: 8474: struct {
[; ;pic16f1526.h: 8475: unsigned CCP10M :4;
[; ;pic16f1526.h: 8476: unsigned DC10B :2;
[; ;pic16f1526.h: 8477: };
[; ;pic16f1526.h: 8478: struct {
[; ;pic16f1526.h: 8479: unsigned CCP10M0 :1;
[; ;pic16f1526.h: 8480: unsigned CCP10M1 :1;
[; ;pic16f1526.h: 8481: unsigned CCP10M2 :1;
[; ;pic16f1526.h: 8482: unsigned CCP10M3 :1;
[; ;pic16f1526.h: 8483: unsigned DC10B0 :1;
[; ;pic16f1526.h: 8484: unsigned DC10B1 :1;
[; ;pic16f1526.h: 8485: };
[; ;pic16f1526.h: 8486: } CCP10CONbits_t;
[; ;pic16f1526.h: 8487: extern volatile CCP10CONbits_t CCP10CONbits @ 0x61F;
[; ;pic16f1526.h: 8532: extern volatile unsigned char STATUS_SHAD @ 0xFE4;
"8534
[; ;pic16f1526.h: 8534: asm("STATUS_SHAD equ 0FE4h");
[; <" STATUS_SHAD equ 0FE4h ;# ">
[; ;pic16f1526.h: 8537: typedef union {
[; ;pic16f1526.h: 8538: struct {
[; ;pic16f1526.h: 8539: unsigned C_SHAD :1;
[; ;pic16f1526.h: 8540: unsigned DC_SHAD :1;
[; ;pic16f1526.h: 8541: unsigned Z_SHAD :1;
[; ;pic16f1526.h: 8542: };
[; ;pic16f1526.h: 8543: } STATUS_SHADbits_t;
[; ;pic16f1526.h: 8544: extern volatile STATUS_SHADbits_t STATUS_SHADbits @ 0xFE4;
[; ;pic16f1526.h: 8564: extern volatile unsigned char WREG_SHAD @ 0xFE5;
"8566
[; ;pic16f1526.h: 8566: asm("WREG_SHAD equ 0FE5h");
[; <" WREG_SHAD equ 0FE5h ;# ">
[; ;pic16f1526.h: 8569: typedef union {
[; ;pic16f1526.h: 8570: struct {
[; ;pic16f1526.h: 8571: unsigned WREG_SHAD :8;
[; ;pic16f1526.h: 8572: };
[; ;pic16f1526.h: 8573: } WREG_SHADbits_t;
[; ;pic16f1526.h: 8574: extern volatile WREG_SHADbits_t WREG_SHADbits @ 0xFE5;
[; ;pic16f1526.h: 8584: extern volatile unsigned char BSR_SHAD @ 0xFE6;
"8586
[; ;pic16f1526.h: 8586: asm("BSR_SHAD equ 0FE6h");
[; <" BSR_SHAD equ 0FE6h ;# ">
[; ;pic16f1526.h: 8589: typedef union {
[; ;pic16f1526.h: 8590: struct {
[; ;pic16f1526.h: 8591: unsigned BSR_SHAD :5;
[; ;pic16f1526.h: 8592: };
[; ;pic16f1526.h: 8593: } BSR_SHADbits_t;
[; ;pic16f1526.h: 8594: extern volatile BSR_SHADbits_t BSR_SHADbits @ 0xFE6;
[; ;pic16f1526.h: 8604: extern volatile unsigned char PCLATH_SHAD @ 0xFE7;
"8606
[; ;pic16f1526.h: 8606: asm("PCLATH_SHAD equ 0FE7h");
[; <" PCLATH_SHAD equ 0FE7h ;# ">
[; ;pic16f1526.h: 8609: typedef union {
[; ;pic16f1526.h: 8610: struct {
[; ;pic16f1526.h: 8611: unsigned PCLATH_SHAD :7;
[; ;pic16f1526.h: 8612: };
[; ;pic16f1526.h: 8613: } PCLATH_SHADbits_t;
[; ;pic16f1526.h: 8614: extern volatile PCLATH_SHADbits_t PCLATH_SHADbits @ 0xFE7;
[; ;pic16f1526.h: 8624: extern volatile unsigned char FSR0L_SHAD @ 0xFE8;
"8626
[; ;pic16f1526.h: 8626: asm("FSR0L_SHAD equ 0FE8h");
[; <" FSR0L_SHAD equ 0FE8h ;# ">
[; ;pic16f1526.h: 8629: typedef union {
[; ;pic16f1526.h: 8630: struct {
[; ;pic16f1526.h: 8631: unsigned FSR0L_SHAD :8;
[; ;pic16f1526.h: 8632: };
[; ;pic16f1526.h: 8633: } FSR0L_SHADbits_t;
[; ;pic16f1526.h: 8634: extern volatile FSR0L_SHADbits_t FSR0L_SHADbits @ 0xFE8;
[; ;pic16f1526.h: 8644: extern volatile unsigned char FSR0H_SHAD @ 0xFE9;
"8646
[; ;pic16f1526.h: 8646: asm("FSR0H_SHAD equ 0FE9h");
[; <" FSR0H_SHAD equ 0FE9h ;# ">
[; ;pic16f1526.h: 8649: typedef union {
[; ;pic16f1526.h: 8650: struct {
[; ;pic16f1526.h: 8651: unsigned FSR0H_SHAD :8;
[; ;pic16f1526.h: 8652: };
[; ;pic16f1526.h: 8653: } FSR0H_SHADbits_t;
[; ;pic16f1526.h: 8654: extern volatile FSR0H_SHADbits_t FSR0H_SHADbits @ 0xFE9;
[; ;pic16f1526.h: 8664: extern volatile unsigned char FSR1L_SHAD @ 0xFEA;
"8666
[; ;pic16f1526.h: 8666: asm("FSR1L_SHAD equ 0FEAh");
[; <" FSR1L_SHAD equ 0FEAh ;# ">
[; ;pic16f1526.h: 8669: typedef union {
[; ;pic16f1526.h: 8670: struct {
[; ;pic16f1526.h: 8671: unsigned FSR1L_SHAD :8;
[; ;pic16f1526.h: 8672: };
[; ;pic16f1526.h: 8673: } FSR1L_SHADbits_t;
[; ;pic16f1526.h: 8674: extern volatile FSR1L_SHADbits_t FSR1L_SHADbits @ 0xFEA;
[; ;pic16f1526.h: 8684: extern volatile unsigned char FSR1H_SHAD @ 0xFEB;
"8686
[; ;pic16f1526.h: 8686: asm("FSR1H_SHAD equ 0FEBh");
[; <" FSR1H_SHAD equ 0FEBh ;# ">
[; ;pic16f1526.h: 8689: typedef union {
[; ;pic16f1526.h: 8690: struct {
[; ;pic16f1526.h: 8691: unsigned FSR1H_SHAD :8;
[; ;pic16f1526.h: 8692: };
[; ;pic16f1526.h: 8693: } FSR1H_SHADbits_t;
[; ;pic16f1526.h: 8694: extern volatile FSR1H_SHADbits_t FSR1H_SHADbits @ 0xFEB;
[; ;pic16f1526.h: 8704: extern volatile unsigned char STKPTR @ 0xFED;
"8706
[; ;pic16f1526.h: 8706: asm("STKPTR equ 0FEDh");
[; <" STKPTR equ 0FEDh ;# ">
[; ;pic16f1526.h: 8709: typedef union {
[; ;pic16f1526.h: 8710: struct {
[; ;pic16f1526.h: 8711: unsigned STKPTR :5;
[; ;pic16f1526.h: 8712: };
[; ;pic16f1526.h: 8713: } STKPTRbits_t;
[; ;pic16f1526.h: 8714: extern volatile STKPTRbits_t STKPTRbits @ 0xFED;
[; ;pic16f1526.h: 8724: extern volatile unsigned char TOSL @ 0xFEE;
"8726
[; ;pic16f1526.h: 8726: asm("TOSL equ 0FEEh");
[; <" TOSL equ 0FEEh ;# ">
[; ;pic16f1526.h: 8729: typedef union {
[; ;pic16f1526.h: 8730: struct {
[; ;pic16f1526.h: 8731: unsigned TOSL :8;
[; ;pic16f1526.h: 8732: };
[; ;pic16f1526.h: 8733: } TOSLbits_t;
[; ;pic16f1526.h: 8734: extern volatile TOSLbits_t TOSLbits @ 0xFEE;
[; ;pic16f1526.h: 8744: extern volatile unsigned char TOSH @ 0xFEF;
"8746
[; ;pic16f1526.h: 8746: asm("TOSH equ 0FEFh");
[; <" TOSH equ 0FEFh ;# ">
[; ;pic16f1526.h: 8749: typedef union {
[; ;pic16f1526.h: 8750: struct {
[; ;pic16f1526.h: 8751: unsigned TOSH :7;
[; ;pic16f1526.h: 8752: };
[; ;pic16f1526.h: 8753: } TOSHbits_t;
[; ;pic16f1526.h: 8754: extern volatile TOSHbits_t TOSHbits @ 0xFEF;
[; ;pic16f1526.h: 8769: extern volatile __bit ADCS0 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic16f1526.h: 8771: extern volatile __bit ADCS1 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic16f1526.h: 8773: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic16f1526.h: 8775: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic16f1526.h: 8777: extern volatile __bit ADFVR0 @ (((unsigned) &FVRCON)*8) + 0;
[; ;pic16f1526.h: 8779: extern volatile __bit ADFVR1 @ (((unsigned) &FVRCON)*8) + 1;
[; ;pic16f1526.h: 8781: extern volatile __bit ADGO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1526.h: 8783: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic16f1526.h: 8785: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic16f1526.h: 8787: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic16f1526.h: 8789: extern volatile __bit ADPREF0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic16f1526.h: 8791: extern volatile __bit ADPREF1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic16f1526.h: 8793: extern volatile __bit ANSA0 @ (((unsigned) &ANSELA)*8) + 0;
[; ;pic16f1526.h: 8795: extern volatile __bit ANSA1 @ (((unsigned) &ANSELA)*8) + 1;
[; ;pic16f1526.h: 8797: extern volatile __bit ANSA2 @ (((unsigned) &ANSELA)*8) + 2;
[; ;pic16f1526.h: 8799: extern volatile __bit ANSA3 @ (((unsigned) &ANSELA)*8) + 3;
[; ;pic16f1526.h: 8801: extern volatile __bit ANSA5 @ (((unsigned) &ANSELA)*8) + 5;
[; ;pic16f1526.h: 8803: extern volatile __bit ANSB0 @ (((unsigned) &ANSELB)*8) + 0;
[; ;pic16f1526.h: 8805: extern volatile __bit ANSB1 @ (((unsigned) &ANSELB)*8) + 1;
[; ;pic16f1526.h: 8807: extern volatile __bit ANSB2 @ (((unsigned) &ANSELB)*8) + 2;
[; ;pic16f1526.h: 8809: extern volatile __bit ANSB3 @ (((unsigned) &ANSELB)*8) + 3;
[; ;pic16f1526.h: 8811: extern volatile __bit ANSB4 @ (((unsigned) &ANSELB)*8) + 4;
[; ;pic16f1526.h: 8813: extern volatile __bit ANSB5 @ (((unsigned) &ANSELB)*8) + 5;
[; ;pic16f1526.h: 8815: extern volatile __bit ANSD0 @ (((unsigned) &ANSELD)*8) + 0;
[; ;pic16f1526.h: 8817: extern volatile __bit ANSD1 @ (((unsigned) &ANSELD)*8) + 1;
[; ;pic16f1526.h: 8819: extern volatile __bit ANSD2 @ (((unsigned) &ANSELD)*8) + 2;
[; ;pic16f1526.h: 8821: extern volatile __bit ANSD3 @ (((unsigned) &ANSELD)*8) + 3;
[; ;pic16f1526.h: 8823: extern volatile __bit ANSE0 @ (((unsigned) &ANSELE)*8) + 0;
[; ;pic16f1526.h: 8825: extern volatile __bit ANSE1 @ (((unsigned) &ANSELE)*8) + 1;
[; ;pic16f1526.h: 8827: extern volatile __bit ANSE2 @ (((unsigned) &ANSELE)*8) + 2;
[; ;pic16f1526.h: 8829: extern volatile __bit ANSF0 @ (((unsigned) &ANSELF)*8) + 0;
[; ;pic16f1526.h: 8831: extern volatile __bit ANSF1 @ (((unsigned) &ANSELF)*8) + 1;
[; ;pic16f1526.h: 8833: extern volatile __bit ANSF2 @ (((unsigned) &ANSELF)*8) + 2;
[; ;pic16f1526.h: 8835: extern volatile __bit ANSF3 @ (((unsigned) &ANSELF)*8) + 3;
[; ;pic16f1526.h: 8837: extern volatile __bit ANSF4 @ (((unsigned) &ANSELF)*8) + 4;
[; ;pic16f1526.h: 8839: extern volatile __bit ANSF5 @ (((unsigned) &ANSELF)*8) + 5;
[; ;pic16f1526.h: 8841: extern volatile __bit ANSF6 @ (((unsigned) &ANSELF)*8) + 6;
[; ;pic16f1526.h: 8843: extern volatile __bit ANSF7 @ (((unsigned) &ANSELF)*8) + 7;
[; ;pic16f1526.h: 8845: extern volatile __bit ANSG1 @ (((unsigned) &ANSELG)*8) + 1;
[; ;pic16f1526.h: 8847: extern volatile __bit ANSG2 @ (((unsigned) &ANSELG)*8) + 2;
[; ;pic16f1526.h: 8849: extern volatile __bit ANSG3 @ (((unsigned) &ANSELG)*8) + 3;
[; ;pic16f1526.h: 8851: extern volatile __bit ANSG4 @ (((unsigned) &ANSELG)*8) + 4;
[; ;pic16f1526.h: 8853: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic16f1526.h: 8855: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic16f1526.h: 8857: extern volatile __bit BCL2IE @ (((unsigned) &PIE4)*8) + 1;
[; ;pic16f1526.h: 8859: extern volatile __bit BCL2IF @ (((unsigned) &PIR4)*8) + 1;
[; ;pic16f1526.h: 8861: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic16f1526.h: 8863: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic16f1526.h: 8865: extern volatile __bit BORFS @ (((unsigned) &BORCON)*8) + 6;
[; ;pic16f1526.h: 8867: extern volatile __bit BORRDY @ (((unsigned) &BORCON)*8) + 0;
[; ;pic16f1526.h: 8869: extern volatile __bit BSR0 @ (((unsigned) &BSR)*8) + 0;
[; ;pic16f1526.h: 8871: extern volatile __bit BSR1 @ (((unsigned) &BSR)*8) + 1;
[; ;pic16f1526.h: 8873: extern volatile __bit BSR2 @ (((unsigned) &BSR)*8) + 2;
[; ;pic16f1526.h: 8875: extern volatile __bit BSR3 @ (((unsigned) &BSR)*8) + 3;
[; ;pic16f1526.h: 8877: extern volatile __bit BSR4 @ (((unsigned) &BSR)*8) + 4;
[; ;pic16f1526.h: 8879: extern volatile __bit C10TSEL0 @ (((unsigned) &CCPTMRS2)*8) + 2;
[; ;pic16f1526.h: 8881: extern volatile __bit C10TSEL1 @ (((unsigned) &CCPTMRS2)*8) + 3;
[; ;pic16f1526.h: 8883: extern volatile __bit C1TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 0;
[; ;pic16f1526.h: 8885: extern volatile __bit C1TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 1;
[; ;pic16f1526.h: 8887: extern volatile __bit C2TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 2;
[; ;pic16f1526.h: 8889: extern volatile __bit C2TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 3;
[; ;pic16f1526.h: 8891: extern volatile __bit C3TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 4;
[; ;pic16f1526.h: 8893: extern volatile __bit C3TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 5;
[; ;pic16f1526.h: 8895: extern volatile __bit C4TSEL0 @ (((unsigned) &CCPTMRS0)*8) + 6;
[; ;pic16f1526.h: 8897: extern volatile __bit C4TSEL1 @ (((unsigned) &CCPTMRS0)*8) + 7;
[; ;pic16f1526.h: 8899: extern volatile __bit C5TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 0;
[; ;pic16f1526.h: 8901: extern volatile __bit C5TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 1;
[; ;pic16f1526.h: 8903: extern volatile __bit C6TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 2;
[; ;pic16f1526.h: 8905: extern volatile __bit C6TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 3;
[; ;pic16f1526.h: 8907: extern volatile __bit C7TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 4;
[; ;pic16f1526.h: 8909: extern volatile __bit C7TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 5;
[; ;pic16f1526.h: 8911: extern volatile __bit C8TSEL0 @ (((unsigned) &CCPTMRS1)*8) + 6;
[; ;pic16f1526.h: 8913: extern volatile __bit C8TSEL1 @ (((unsigned) &CCPTMRS1)*8) + 7;
[; ;pic16f1526.h: 8915: extern volatile __bit C9TSEL0 @ (((unsigned) &CCPTMRS2)*8) + 0;
[; ;pic16f1526.h: 8917: extern volatile __bit C9TSEL1 @ (((unsigned) &CCPTMRS2)*8) + 1;
[; ;pic16f1526.h: 8919: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic16f1526.h: 8921: extern volatile __bit CCP10IE @ (((unsigned) &PIE4)*8) + 7;
[; ;pic16f1526.h: 8923: extern volatile __bit CCP10IF @ (((unsigned) &PIR4)*8) + 7;
[; ;pic16f1526.h: 8925: extern volatile __bit CCP10M0 @ (((unsigned) &CCP10CON)*8) + 0;
[; ;pic16f1526.h: 8927: extern volatile __bit CCP10M1 @ (((unsigned) &CCP10CON)*8) + 1;
[; ;pic16f1526.h: 8929: extern volatile __bit CCP10M2 @ (((unsigned) &CCP10CON)*8) + 2;
[; ;pic16f1526.h: 8931: extern volatile __bit CCP10M3 @ (((unsigned) &CCP10CON)*8) + 3;
[; ;pic16f1526.h: 8933: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic16f1526.h: 8935: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic16f1526.h: 8937: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic16f1526.h: 8939: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic16f1526.h: 8941: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic16f1526.h: 8943: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic16f1526.h: 8945: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic16f1526.h: 8947: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic16f1526.h: 8949: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic16f1526.h: 8951: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic16f1526.h: 8953: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic16f1526.h: 8955: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic16f1526.h: 8957: extern volatile __bit CCP2SEL @ (((unsigned) &APFCON)*8) + 0;
[; ;pic16f1526.h: 8959: extern volatile __bit CCP3IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic16f1526.h: 8961: extern volatile __bit CCP3IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic16f1526.h: 8963: extern volatile __bit CCP3M0 @ (((unsigned) &CCP3CON)*8) + 0;
[; ;pic16f1526.h: 8965: extern volatile __bit CCP3M1 @ (((unsigned) &CCP3CON)*8) + 1;
[; ;pic16f1526.h: 8967: extern volatile __bit CCP3M2 @ (((unsigned) &CCP3CON)*8) + 2;
[; ;pic16f1526.h: 8969: extern volatile __bit CCP3M3 @ (((unsigned) &CCP3CON)*8) + 3;
[; ;pic16f1526.h: 8971: extern volatile __bit CCP4IE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic16f1526.h: 8973: extern volatile __bit CCP4IF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic16f1526.h: 8975: extern volatile __bit CCP4M0 @ (((unsigned) &CCP4CON)*8) + 0;
[; ;pic16f1526.h: 8977: extern volatile __bit CCP4M1 @ (((unsigned) &CCP4CON)*8) + 1;
[; ;pic16f1526.h: 8979: extern volatile __bit CCP4M2 @ (((unsigned) &CCP4CON)*8) + 2;
[; ;pic16f1526.h: 8981: extern volatile __bit CCP4M3 @ (((unsigned) &CCP4CON)*8) + 3;
[; ;pic16f1526.h: 8983: extern volatile __bit CCP5IE @ (((unsigned) &PIE3)*8) + 6;
[; ;pic16f1526.h: 8985: extern volatile __bit CCP5IF @ (((unsigned) &PIR3)*8) + 6;
[; ;pic16f1526.h: 8987: extern volatile __bit CCP5M0 @ (((unsigned) &CCP5CON)*8) + 0;
[; ;pic16f1526.h: 8989: extern volatile __bit CCP5M1 @ (((unsigned) &CCP5CON)*8) + 1;
[; ;pic16f1526.h: 8991: extern volatile __bit CCP5M2 @ (((unsigned) &CCP5CON)*8) + 2;
[; ;pic16f1526.h: 8993: extern volatile __bit CCP5M3 @ (((unsigned) &CCP5CON)*8) + 3;
[; ;pic16f1526.h: 8995: extern volatile __bit CCP6IE @ (((unsigned) &PIE3)*8) + 7;
[; ;pic16f1526.h: 8997: extern volatile __bit CCP6IF @ (((unsigned) &PIR3)*8) + 7;
[; ;pic16f1526.h: 8999: extern volatile __bit CCP6M0 @ (((unsigned) &CCP6CON)*8) + 0;
[; ;pic16f1526.h: 9001: extern volatile __bit CCP6M1 @ (((unsigned) &CCP6CON)*8) + 1;
[; ;pic16f1526.h: 9003: extern volatile __bit CCP6M2 @ (((unsigned) &CCP6CON)*8) + 2;
[; ;pic16f1526.h: 9005: extern volatile __bit CCP6M3 @ (((unsigned) &CCP6CON)*8) + 3;
[; ;pic16f1526.h: 9007: extern volatile __bit CCP7IE @ (((unsigned) &PIE4)*8) + 2;
[; ;pic16f1526.h: 9009: extern volatile __bit CCP7IF @ (((unsigned) &PIR4)*8) + 2;
[; ;pic16f1526.h: 9011: extern volatile __bit CCP7M0 @ (((unsigned) &CCP7CON)*8) + 0;
[; ;pic16f1526.h: 9013: extern volatile __bit CCP7M1 @ (((unsigned) &CCP7CON)*8) + 1;
[; ;pic16f1526.h: 9015: extern volatile __bit CCP7M2 @ (((unsigned) &CCP7CON)*8) + 2;
[; ;pic16f1526.h: 9017: extern volatile __bit CCP7M3 @ (((unsigned) &CCP7CON)*8) + 3;
[; ;pic16f1526.h: 9019: extern volatile __bit CCP8IE @ (((unsigned) &PIE4)*8) + 3;
[; ;pic16f1526.h: 9021: extern volatile __bit CCP8IF @ (((unsigned) &PIR4)*8) + 3;
[; ;pic16f1526.h: 9023: extern volatile __bit CCP8M0 @ (((unsigned) &CCP8CON)*8) + 0;
[; ;pic16f1526.h: 9025: extern volatile __bit CCP8M1 @ (((unsigned) &CCP8CON)*8) + 1;
[; ;pic16f1526.h: 9027: extern volatile __bit CCP8M2 @ (((unsigned) &CCP8CON)*8) + 2;
[; ;pic16f1526.h: 9029: extern volatile __bit CCP8M3 @ (((unsigned) &CCP8CON)*8) + 3;
[; ;pic16f1526.h: 9031: extern volatile __bit CCP9IE @ (((unsigned) &PIE4)*8) + 6;
[; ;pic16f1526.h: 9033: extern volatile __bit CCP9IF @ (((unsigned) &PIR4)*8) + 6;
[; ;pic16f1526.h: 9035: extern volatile __bit CCP9M0 @ (((unsigned) &CCP9CON)*8) + 0;
[; ;pic16f1526.h: 9037: extern volatile __bit CCP9M1 @ (((unsigned) &CCP9CON)*8) + 1;
[; ;pic16f1526.h: 9039: extern volatile __bit CCP9M2 @ (((unsigned) &CCP9CON)*8) + 2;
[; ;pic16f1526.h: 9041: extern volatile __bit CCP9M3 @ (((unsigned) &CCP9CON)*8) + 3;
[; ;pic16f1526.h: 9043: extern volatile __bit CFGS @ (((unsigned) &PMCON1)*8) + 6;
[; ;pic16f1526.h: 9045: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic16f1526.h: 9047: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic16f1526.h: 9049: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic16f1526.h: 9051: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic16f1526.h: 9053: extern volatile __bit CHS4 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic16f1526.h: 9055: extern volatile __bit C_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 0;
[; ;pic16f1526.h: 9057: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic16f1526.h: 9059: extern volatile __bit DC10B0 @ (((unsigned) &CCP10CON)*8) + 4;
[; ;pic16f1526.h: 9061: extern volatile __bit DC10B1 @ (((unsigned) &CCP10CON)*8) + 5;
[; ;pic16f1526.h: 9063: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic16f1526.h: 9065: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic16f1526.h: 9067: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic16f1526.h: 9069: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic16f1526.h: 9071: extern volatile __bit DC3B0 @ (((unsigned) &CCP3CON)*8) + 4;
[; ;pic16f1526.h: 9073: extern volatile __bit DC3B1 @ (((unsigned) &CCP3CON)*8) + 5;
[; ;pic16f1526.h: 9075: extern volatile __bit DC4B0 @ (((unsigned) &CCP4CON)*8) + 4;
[; ;pic16f1526.h: 9077: extern volatile __bit DC4B1 @ (((unsigned) &CCP4CON)*8) + 5;
[; ;pic16f1526.h: 9079: extern volatile __bit DC5B0 @ (((unsigned) &CCP5CON)*8) + 4;
[; ;pic16f1526.h: 9081: extern volatile __bit DC5B1 @ (((unsigned) &CCP5CON)*8) + 5;
[; ;pic16f1526.h: 9083: extern volatile __bit DC6B0 @ (((unsigned) &CCP6CON)*8) + 4;
[; ;pic16f1526.h: 9085: extern volatile __bit DC6B1 @ (((unsigned) &CCP6CON)*8) + 5;
[; ;pic16f1526.h: 9087: extern volatile __bit DC7B0 @ (((unsigned) &CCP7CON)*8) + 4;
[; ;pic16f1526.h: 9089: extern volatile __bit DC7B1 @ (((unsigned) &CCP7CON)*8) + 5;
[; ;pic16f1526.h: 9091: extern volatile __bit DC8B0 @ (((unsigned) &CCP8CON)*8) + 4;
[; ;pic16f1526.h: 9093: extern volatile __bit DC8B1 @ (((unsigned) &CCP8CON)*8) + 5;
[; ;pic16f1526.h: 9095: extern volatile __bit DC9B0 @ (((unsigned) &CCP9CON)*8) + 4;
[; ;pic16f1526.h: 9097: extern volatile __bit DC9B1 @ (((unsigned) &CCP9CON)*8) + 5;
[; ;pic16f1526.h: 9099: extern volatile __bit DC_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 1;
[; ;pic16f1526.h: 9101: extern volatile __bit FREE @ (((unsigned) &PMCON1)*8) + 4;
[; ;pic16f1526.h: 9103: extern volatile __bit FVREN @ (((unsigned) &FVRCON)*8) + 7;
[; ;pic16f1526.h: 9105: extern volatile __bit FVRRDY @ (((unsigned) &FVRCON)*8) + 6;
[; ;pic16f1526.h: 9107: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic16f1526.h: 9109: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1526.h: 9111: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic16f1526.h: 9113: extern volatile __bit HFIOFR @ (((unsigned) &OSCSTAT)*8) + 4;
[; ;pic16f1526.h: 9115: extern volatile __bit HFIOFS @ (((unsigned) &OSCSTAT)*8) + 0;
[; ;pic16f1526.h: 9117: extern volatile __bit INTE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic16f1526.h: 9119: extern volatile __bit INTEDG @ (((unsigned) &OPTION_REG)*8) + 6;
[; ;pic16f1526.h: 9121: extern volatile __bit INTF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic16f1526.h: 9123: extern volatile __bit IOCBF0 @ (((unsigned) &IOCBF)*8) + 0;
[; ;pic16f1526.h: 9125: extern volatile __bit IOCBF1 @ (((unsigned) &IOCBF)*8) + 1;
[; ;pic16f1526.h: 9127: extern volatile __bit IOCBF2 @ (((unsigned) &IOCBF)*8) + 2;
[; ;pic16f1526.h: 9129: extern volatile __bit IOCBF3 @ (((unsigned) &IOCBF)*8) + 3;
[; ;pic16f1526.h: 9131: extern volatile __bit IOCBF4 @ (((unsigned) &IOCBF)*8) + 4;
[; ;pic16f1526.h: 9133: extern volatile __bit IOCBF5 @ (((unsigned) &IOCBF)*8) + 5;
[; ;pic16f1526.h: 9135: extern volatile __bit IOCBF6 @ (((unsigned) &IOCBF)*8) + 6;
[; ;pic16f1526.h: 9137: extern volatile __bit IOCBF7 @ (((unsigned) &IOCBF)*8) + 7;
[; ;pic16f1526.h: 9139: extern volatile __bit IOCBN0 @ (((unsigned) &IOCBN)*8) + 0;
[; ;pic16f1526.h: 9141: extern volatile __bit IOCBN1 @ (((unsigned) &IOCBN)*8) + 1;
[; ;pic16f1526.h: 9143: extern volatile __bit IOCBN2 @ (((unsigned) &IOCBN)*8) + 2;
[; ;pic16f1526.h: 9145: extern volatile __bit IOCBN3 @ (((unsigned) &IOCBN)*8) + 3;
[; ;pic16f1526.h: 9147: extern volatile __bit IOCBN4 @ (((unsigned) &IOCBN)*8) + 4;
[; ;pic16f1526.h: 9149: extern volatile __bit IOCBN5 @ (((unsigned) &IOCBN)*8) + 5;
[; ;pic16f1526.h: 9151: extern volatile __bit IOCBN6 @ (((unsigned) &IOCBN)*8) + 6;
[; ;pic16f1526.h: 9153: extern volatile __bit IOCBN7 @ (((unsigned) &IOCBN)*8) + 7;
[; ;pic16f1526.h: 9155: extern volatile __bit IOCBP0 @ (((unsigned) &IOCBP)*8) + 0;
[; ;pic16f1526.h: 9157: extern volatile __bit IOCBP1 @ (((unsigned) &IOCBP)*8) + 1;
[; ;pic16f1526.h: 9159: extern volatile __bit IOCBP2 @ (((unsigned) &IOCBP)*8) + 2;
[; ;pic16f1526.h: 9161: extern volatile __bit IOCBP3 @ (((unsigned) &IOCBP)*8) + 3;
[; ;pic16f1526.h: 9163: extern volatile __bit IOCBP4 @ (((unsigned) &IOCBP)*8) + 4;
[; ;pic16f1526.h: 9165: extern volatile __bit IOCBP5 @ (((unsigned) &IOCBP)*8) + 5;
[; ;pic16f1526.h: 9167: extern volatile __bit IOCBP6 @ (((unsigned) &IOCBP)*8) + 6;
[; ;pic16f1526.h: 9169: extern volatile __bit IOCBP7 @ (((unsigned) &IOCBP)*8) + 7;
[; ;pic16f1526.h: 9171: extern volatile __bit IOCIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic16f1526.h: 9173: extern volatile __bit IOCIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic16f1526.h: 9175: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic16f1526.h: 9177: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic16f1526.h: 9179: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic16f1526.h: 9181: extern volatile __bit IRCF3 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic16f1526.h: 9183: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic16f1526.h: 9185: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic16f1526.h: 9187: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic16f1526.h: 9189: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic16f1526.h: 9191: extern volatile __bit LATA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic16f1526.h: 9193: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic16f1526.h: 9195: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic16f1526.h: 9197: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic16f1526.h: 9199: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic16f1526.h: 9201: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic16f1526.h: 9203: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic16f1526.h: 9205: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic16f1526.h: 9207: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic16f1526.h: 9209: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic16f1526.h: 9211: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic16f1526.h: 9213: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic16f1526.h: 9215: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic16f1526.h: 9217: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic16f1526.h: 9219: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic16f1526.h: 9221: extern volatile __bit LATC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic16f1526.h: 9223: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic16f1526.h: 9225: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic16f1526.h: 9227: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic16f1526.h: 9229: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic16f1526.h: 9231: extern volatile __bit LATD0 @ (((unsigned) &LATD)*8) + 0;
[; ;pic16f1526.h: 9233: extern volatile __bit LATD1 @ (((unsigned) &LATD)*8) + 1;
[; ;pic16f1526.h: 9235: extern volatile __bit LATD2 @ (((unsigned) &LATD)*8) + 2;
[; ;pic16f1526.h: 9237: extern volatile __bit LATD3 @ (((unsigned) &LATD)*8) + 3;
[; ;pic16f1526.h: 9239: extern volatile __bit LATD4 @ (((unsigned) &LATD)*8) + 4;
[; ;pic16f1526.h: 9241: extern volatile __bit LATD5 @ (((unsigned) &LATD)*8) + 5;
[; ;pic16f1526.h: 9243: extern volatile __bit LATD6 @ (((unsigned) &LATD)*8) + 6;
[; ;pic16f1526.h: 9245: extern volatile __bit LATD7 @ (((unsigned) &LATD)*8) + 7;
[; ;pic16f1526.h: 9247: extern volatile __bit LATE0 @ (((unsigned) &LATE)*8) + 0;
[; ;pic16f1526.h: 9249: extern volatile __bit LATE1 @ (((unsigned) &LATE)*8) + 1;
[; ;pic16f1526.h: 9251: extern volatile __bit LATE2 @ (((unsigned) &LATE)*8) + 2;
[; ;pic16f1526.h: 9253: extern volatile __bit LATE3 @ (((unsigned) &LATE)*8) + 3;
[; ;pic16f1526.h: 9255: extern volatile __bit LATE4 @ (((unsigned) &LATE)*8) + 4;
[; ;pic16f1526.h: 9257: extern volatile __bit LATE5 @ (((unsigned) &LATE)*8) + 5;
[; ;pic16f1526.h: 9259: extern volatile __bit LATE6 @ (((unsigned) &LATE)*8) + 6;
[; ;pic16f1526.h: 9261: extern volatile __bit LATE7 @ (((unsigned) &LATE)*8) + 7;
[; ;pic16f1526.h: 9263: extern volatile __bit LATF0 @ (((unsigned) &LATF)*8) + 0;
[; ;pic16f1526.h: 9265: extern volatile __bit LATF1 @ (((unsigned) &LATF)*8) + 1;
[; ;pic16f1526.h: 9267: extern volatile __bit LATF2 @ (((unsigned) &LATF)*8) + 2;
[; ;pic16f1526.h: 9269: extern volatile __bit LATF3 @ (((unsigned) &LATF)*8) + 3;
[; ;pic16f1526.h: 9271: extern volatile __bit LATF4 @ (((unsigned) &LATF)*8) + 4;
[; ;pic16f1526.h: 9273: extern volatile __bit LATF5 @ (((unsigned) &LATF)*8) + 5;
[; ;pic16f1526.h: 9275: extern volatile __bit LATF6 @ (((unsigned) &LATF)*8) + 6;
[; ;pic16f1526.h: 9277: extern volatile __bit LATF7 @ (((unsigned) &LATF)*8) + 7;
[; ;pic16f1526.h: 9279: extern volatile __bit LATG0 @ (((unsigned) &LATG)*8) + 0;
[; ;pic16f1526.h: 9281: extern volatile __bit LATG1 @ (((unsigned) &LATG)*8) + 1;
[; ;pic16f1526.h: 9283: extern volatile __bit LATG2 @ (((unsigned) &LATG)*8) + 2;
[; ;pic16f1526.h: 9285: extern volatile __bit LATG3 @ (((unsigned) &LATG)*8) + 3;
[; ;pic16f1526.h: 9287: extern volatile __bit LATG4 @ (((unsigned) &LATG)*8) + 4;
[; ;pic16f1526.h: 9289: extern volatile __bit LFIOFR @ (((unsigned) &OSCSTAT)*8) + 1;
[; ;pic16f1526.h: 9291: extern volatile __bit LWLO @ (((unsigned) &PMCON1)*8) + 5;
[; ;pic16f1526.h: 9293: extern volatile __bit OSFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic16f1526.h: 9295: extern volatile __bit OSFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic16f1526.h: 9297: extern volatile __bit OSTS @ (((unsigned) &OSCSTAT)*8) + 5;
[; ;pic16f1526.h: 9299: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic16f1526.h: 9301: extern volatile __bit PS0 @ (((unsigned) &OPTION_REG)*8) + 0;
[; ;pic16f1526.h: 9303: extern volatile __bit PS1 @ (((unsigned) &OPTION_REG)*8) + 1;
[; ;pic16f1526.h: 9305: extern volatile __bit PS2 @ (((unsigned) &OPTION_REG)*8) + 2;
[; ;pic16f1526.h: 9307: extern volatile __bit PSA @ (((unsigned) &OPTION_REG)*8) + 3;
[; ;pic16f1526.h: 9309: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic16f1526.h: 9311: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic16f1526.h: 9313: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic16f1526.h: 9315: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic16f1526.h: 9317: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic16f1526.h: 9319: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic16f1526.h: 9321: extern volatile __bit RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic16f1526.h: 9323: extern volatile __bit RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic16f1526.h: 9325: extern volatile __bit RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic16f1526.h: 9327: extern volatile __bit RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic16f1526.h: 9329: extern volatile __bit RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic16f1526.h: 9331: extern volatile __bit RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic16f1526.h: 9333: extern volatile __bit RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic16f1526.h: 9335: extern volatile __bit RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic16f1526.h: 9337: extern volatile __bit RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic16f1526.h: 9339: extern volatile __bit RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic16f1526.h: 9341: extern volatile __bit RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic16f1526.h: 9343: extern volatile __bit RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic16f1526.h: 9345: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic16f1526.h: 9347: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic16f1526.h: 9349: extern volatile __bit RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic16f1526.h: 9351: extern volatile __bit RC2IE @ (((unsigned) &PIE4)*8) + 5;
[; ;pic16f1526.h: 9353: extern volatile __bit RC2IF @ (((unsigned) &PIR4)*8) + 5;
[; ;pic16f1526.h: 9355: extern volatile __bit RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic16f1526.h: 9357: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic16f1526.h: 9359: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic16f1526.h: 9361: extern volatile __bit RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic16f1526.h: 9363: extern volatile __bit RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic16f1526.h: 9365: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic16f1526.h: 9367: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic16f1526.h: 9369: extern volatile __bit RD @ (((unsigned) &PMCON1)*8) + 0;
[; ;pic16f1526.h: 9371: extern volatile __bit RD0 @ (((unsigned) &PORTD)*8) + 0;
[; ;pic16f1526.h: 9373: extern volatile __bit RD1 @ (((unsigned) &PORTD)*8) + 1;
[; ;pic16f1526.h: 9375: extern volatile __bit RD2 @ (((unsigned) &PORTD)*8) + 2;
[; ;pic16f1526.h: 9377: extern volatile __bit RD3 @ (((unsigned) &PORTD)*8) + 3;
[; ;pic16f1526.h: 9379: extern volatile __bit RD4 @ (((unsigned) &PORTD)*8) + 4;
[; ;pic16f1526.h: 9381: extern volatile __bit RD5 @ (((unsigned) &PORTD)*8) + 5;
[; ;pic16f1526.h: 9383: extern volatile __bit RD6 @ (((unsigned) &PORTD)*8) + 6;
[; ;pic16f1526.h: 9385: extern volatile __bit RD7 @ (((unsigned) &PORTD)*8) + 7;
[; ;pic16f1526.h: 9387: extern volatile __bit RE0 @ (((unsigned) &PORTE)*8) + 0;
[; ;pic16f1526.h: 9389: extern volatile __bit RE1 @ (((unsigned) &PORTE)*8) + 1;
[; ;pic16f1526.h: 9391: extern volatile __bit RE2 @ (((unsigned) &PORTE)*8) + 2;
[; ;pic16f1526.h: 9393: extern volatile __bit RE3 @ (((unsigned) &PORTE)*8) + 3;
[; ;pic16f1526.h: 9395: extern volatile __bit RE4 @ (((unsigned) &PORTE)*8) + 4;
[; ;pic16f1526.h: 9397: extern volatile __bit RE5 @ (((unsigned) &PORTE)*8) + 5;
[; ;pic16f1526.h: 9399: extern volatile __bit RE6 @ (((unsigned) &PORTE)*8) + 6;
[; ;pic16f1526.h: 9401: extern volatile __bit RE7 @ (((unsigned) &PORTE)*8) + 7;
[; ;pic16f1526.h: 9403: extern volatile __bit RF0 @ (((unsigned) &PORTF)*8) + 0;
[; ;pic16f1526.h: 9405: extern volatile __bit RF1 @ (((unsigned) &PORTF)*8) + 1;
[; ;pic16f1526.h: 9407: extern volatile __bit RF2 @ (((unsigned) &PORTF)*8) + 2;
[; ;pic16f1526.h: 9409: extern volatile __bit RF3 @ (((unsigned) &PORTF)*8) + 3;
[; ;pic16f1526.h: 9411: extern volatile __bit RF4 @ (((unsigned) &PORTF)*8) + 4;
[; ;pic16f1526.h: 9413: extern volatile __bit RF5 @ (((unsigned) &PORTF)*8) + 5;
[; ;pic16f1526.h: 9415: extern volatile __bit RF6 @ (((unsigned) &PORTF)*8) + 6;
[; ;pic16f1526.h: 9417: extern volatile __bit RF7 @ (((unsigned) &PORTF)*8) + 7;
[; ;pic16f1526.h: 9419: extern volatile __bit RG0 @ (((unsigned) &PORTG)*8) + 0;
[; ;pic16f1526.h: 9421: extern volatile __bit RG1 @ (((unsigned) &PORTG)*8) + 1;
[; ;pic16f1526.h: 9423: extern volatile __bit RG2 @ (((unsigned) &PORTG)*8) + 2;
[; ;pic16f1526.h: 9425: extern volatile __bit RG3 @ (((unsigned) &PORTG)*8) + 3;
[; ;pic16f1526.h: 9427: extern volatile __bit RG4 @ (((unsigned) &PORTG)*8) + 4;
[; ;pic16f1526.h: 9429: extern volatile __bit RG5 @ (((unsigned) &PORTG)*8) + 5;
[; ;pic16f1526.h: 9431: extern volatile __bit SBOREN @ (((unsigned) &BORCON)*8) + 7;
[; ;pic16f1526.h: 9433: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic16f1526.h: 9435: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic16f1526.h: 9437: extern volatile __bit SOSCR @ (((unsigned) &OSCSTAT)*8) + 7;
[; ;pic16f1526.h: 9439: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic16f1526.h: 9441: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic16f1526.h: 9443: extern volatile __bit SSP2IE @ (((unsigned) &PIE4)*8) + 0;
[; ;pic16f1526.h: 9445: extern volatile __bit SSP2IF @ (((unsigned) &PIR4)*8) + 0;
[; ;pic16f1526.h: 9447: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic16f1526.h: 9449: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic16f1526.h: 9451: extern volatile __bit STKOVF @ (((unsigned) &PCON)*8) + 7;
[; ;pic16f1526.h: 9453: extern volatile __bit STKUNF @ (((unsigned) &PCON)*8) + 6;
[; ;pic16f1526.h: 9455: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic16f1526.h: 9457: extern volatile __bit T0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1526.h: 9459: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1526.h: 9461: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1526.h: 9463: extern volatile __bit T0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1526.h: 9465: extern volatile __bit T10CKPS0 @ (((unsigned) &T10CON)*8) + 0;
[; ;pic16f1526.h: 9467: extern volatile __bit T10CKPS1 @ (((unsigned) &T10CON)*8) + 1;
[; ;pic16f1526.h: 9469: extern volatile __bit T10OUTPS0 @ (((unsigned) &T10CON)*8) + 3;
[; ;pic16f1526.h: 9471: extern volatile __bit T10OUTPS1 @ (((unsigned) &T10CON)*8) + 4;
[; ;pic16f1526.h: 9473: extern volatile __bit T10OUTPS2 @ (((unsigned) &T10CON)*8) + 5;
[; ;pic16f1526.h: 9475: extern volatile __bit T10OUTPS3 @ (((unsigned) &T10CON)*8) + 6;
[; ;pic16f1526.h: 9477: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic16f1526.h: 9479: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic16f1526.h: 9481: extern volatile __bit T1GGO_nDONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic16f1526.h: 9483: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic16f1526.h: 9485: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic16f1526.h: 9487: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic16f1526.h: 9489: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic16f1526.h: 9491: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic16f1526.h: 9493: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic16f1526.h: 9495: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic16f1526.h: 9497: extern volatile __bit T1OSCR @ (((unsigned) &OSCSTAT)*8) + 7;
[; ;pic16f1526.h: 9499: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic16f1526.h: 9501: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic16f1526.h: 9503: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic16f1526.h: 9505: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic16f1526.h: 9507: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic16f1526.h: 9509: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic16f1526.h: 9511: extern volatile __bit T3CKISEL @ (((unsigned) &APFCON)*8) + 1;
[; ;pic16f1526.h: 9513: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic16f1526.h: 9515: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic16f1526.h: 9517: extern volatile __bit T3GGO_nDONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic16f1526.h: 9519: extern volatile __bit T3GPOL @ (((unsigned) &T3GCON)*8) + 6;
[; ;pic16f1526.h: 9521: extern volatile __bit T3GSPM @ (((unsigned) &T3GCON)*8) + 4;
[; ;pic16f1526.h: 9523: extern volatile __bit T3GSS0 @ (((unsigned) &T3GCON)*8) + 0;
[; ;pic16f1526.h: 9525: extern volatile __bit T3GSS1 @ (((unsigned) &T3GCON)*8) + 1;
[; ;pic16f1526.h: 9527: extern volatile __bit T3GTM @ (((unsigned) &T3GCON)*8) + 5;
[; ;pic16f1526.h: 9529: extern volatile __bit T3GVAL @ (((unsigned) &T3GCON)*8) + 2;
[; ;pic16f1526.h: 9531: extern volatile __bit T3OSCEN @ (((unsigned) &T3CON)*8) + 3;
[; ;pic16f1526.h: 9533: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic16f1526.h: 9535: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic16f1526.h: 9537: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic16f1526.h: 9539: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic16f1526.h: 9541: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic16f1526.h: 9543: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic16f1526.h: 9545: extern volatile __bit T5CKPS0 @ (((unsigned) &T5CON)*8) + 4;
[; ;pic16f1526.h: 9547: extern volatile __bit T5CKPS1 @ (((unsigned) &T5CON)*8) + 5;
[; ;pic16f1526.h: 9549: extern volatile __bit T5GGO_nDONE @ (((unsigned) &T5GCON)*8) + 3;
[; ;pic16f1526.h: 9551: extern volatile __bit T5GPOL @ (((unsigned) &T5GCON)*8) + 6;
[; ;pic16f1526.h: 9553: extern volatile __bit T5GSPM @ (((unsigned) &T5GCON)*8) + 4;
[; ;pic16f1526.h: 9555: extern volatile __bit T5GSS0 @ (((unsigned) &T5GCON)*8) + 0;
[; ;pic16f1526.h: 9557: extern volatile __bit T5GSS1 @ (((unsigned) &T5GCON)*8) + 1;
[; ;pic16f1526.h: 9559: extern volatile __bit T5GTM @ (((unsigned) &T5GCON)*8) + 5;
[; ;pic16f1526.h: 9561: extern volatile __bit T5GVAL @ (((unsigned) &T5GCON)*8) + 2;
[; ;pic16f1526.h: 9563: extern volatile __bit T5OSCEN @ (((unsigned) &T5CON)*8) + 3;
[; ;pic16f1526.h: 9565: extern volatile __bit T6CKPS0 @ (((unsigned) &T6CON)*8) + 0;
[; ;pic16f1526.h: 9567: extern volatile __bit T6CKPS1 @ (((unsigned) &T6CON)*8) + 1;
[; ;pic16f1526.h: 9569: extern volatile __bit T6OUTPS0 @ (((unsigned) &T6CON)*8) + 3;
[; ;pic16f1526.h: 9571: extern volatile __bit T6OUTPS1 @ (((unsigned) &T6CON)*8) + 4;
[; ;pic16f1526.h: 9573: extern volatile __bit T6OUTPS2 @ (((unsigned) &T6CON)*8) + 5;
[; ;pic16f1526.h: 9575: extern volatile __bit T6OUTPS3 @ (((unsigned) &T6CON)*8) + 6;
[; ;pic16f1526.h: 9577: extern volatile __bit T8CKPS0 @ (((unsigned) &T8CON)*8) + 0;
[; ;pic16f1526.h: 9579: extern volatile __bit T8CKPS1 @ (((unsigned) &T8CON)*8) + 1;
[; ;pic16f1526.h: 9581: extern volatile __bit T8OUTPS0 @ (((unsigned) &T8CON)*8) + 3;
[; ;pic16f1526.h: 9583: extern volatile __bit T8OUTPS1 @ (((unsigned) &T8CON)*8) + 4;
[; ;pic16f1526.h: 9585: extern volatile __bit T8OUTPS2 @ (((unsigned) &T8CON)*8) + 5;
[; ;pic16f1526.h: 9587: extern volatile __bit T8OUTPS3 @ (((unsigned) &T8CON)*8) + 6;
[; ;pic16f1526.h: 9589: extern volatile __bit TMR0CS @ (((unsigned) &OPTION_REG)*8) + 5;
[; ;pic16f1526.h: 9591: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic16f1526.h: 9593: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic16f1526.h: 9595: extern volatile __bit TMR0SE @ (((unsigned) &OPTION_REG)*8) + 4;
[; ;pic16f1526.h: 9597: extern volatile __bit TMR10IE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic16f1526.h: 9599: extern volatile __bit TMR10IF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic16f1526.h: 9601: extern volatile __bit TMR10ON @ (((unsigned) &T10CON)*8) + 2;
[; ;pic16f1526.h: 9603: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic16f1526.h: 9605: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic16f1526.h: 9607: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic16f1526.h: 9609: extern volatile __bit TMR1GIE @ (((unsigned) &PIE1)*8) + 7;
[; ;pic16f1526.h: 9611: extern volatile __bit TMR1GIF @ (((unsigned) &PIR1)*8) + 7;
[; ;pic16f1526.h: 9613: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic16f1526.h: 9615: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic16f1526.h: 9617: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic16f1526.h: 9619: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic16f1526.h: 9621: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic16f1526.h: 9623: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic16f1526.h: 9625: extern volatile __bit TMR3CS0 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic16f1526.h: 9627: extern volatile __bit TMR3CS1 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic16f1526.h: 9629: extern volatile __bit TMR3GE @ (((unsigned) &T3GCON)*8) + 7;
[; ;pic16f1526.h: 9631: extern volatile __bit TMR3GIE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic16f1526.h: 9633: extern volatile __bit TMR3GIF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic16f1526.h: 9635: extern volatile __bit TMR3IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic16f1526.h: 9637: extern volatile __bit TMR3IF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic16f1526.h: 9639: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic16f1526.h: 9641: extern volatile __bit TMR4IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic16f1526.h: 9643: extern volatile __bit TMR4IF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic16f1526.h: 9645: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic16f1526.h: 9647: extern volatile __bit TMR5CS0 @ (((unsigned) &T5CON)*8) + 6;
[; ;pic16f1526.h: 9649: extern volatile __bit TMR5CS1 @ (((unsigned) &T5CON)*8) + 7;
[; ;pic16f1526.h: 9651: extern volatile __bit TMR5GE @ (((unsigned) &T5GCON)*8) + 7;
[; ;pic16f1526.h: 9653: extern volatile __bit TMR5GIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic16f1526.h: 9655: extern volatile __bit TMR5GIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic16f1526.h: 9657: extern volatile __bit TMR5IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic16f1526.h: 9659: extern volatile __bit TMR5IF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic16f1526.h: 9661: extern volatile __bit TMR5ON @ (((unsigned) &T5CON)*8) + 0;
[; ;pic16f1526.h: 9663: extern volatile __bit TMR6IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic16f1526.h: 9665: extern volatile __bit TMR6IF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic16f1526.h: 9667: extern volatile __bit TMR6ON @ (((unsigned) &T6CON)*8) + 2;
[; ;pic16f1526.h: 9669: extern volatile __bit TMR8IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic16f1526.h: 9671: extern volatile __bit TMR8IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic16f1526.h: 9673: extern volatile __bit TMR8ON @ (((unsigned) &T8CON)*8) + 2;
[; ;pic16f1526.h: 9675: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic16f1526.h: 9677: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic16f1526.h: 9679: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic16f1526.h: 9681: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic16f1526.h: 9683: extern volatile __bit TRISA4 @ (((unsigned) &TRISA)*8) + 4;
[; ;pic16f1526.h: 9685: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic16f1526.h: 9687: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic16f1526.h: 9689: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic16f1526.h: 9691: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic16f1526.h: 9693: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic16f1526.h: 9695: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic16f1526.h: 9697: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic16f1526.h: 9699: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic16f1526.h: 9701: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic16f1526.h: 9703: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic16f1526.h: 9705: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic16f1526.h: 9707: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic16f1526.h: 9709: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic16f1526.h: 9711: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic16f1526.h: 9713: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic16f1526.h: 9715: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic16f1526.h: 9717: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic16f1526.h: 9719: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic16f1526.h: 9721: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic16f1526.h: 9723: extern volatile __bit TRISD0 @ (((unsigned) &TRISD)*8) + 0;
[; ;pic16f1526.h: 9725: extern volatile __bit TRISD1 @ (((unsigned) &TRISD)*8) + 1;
[; ;pic16f1526.h: 9727: extern volatile __bit TRISD2 @ (((unsigned) &TRISD)*8) + 2;
[; ;pic16f1526.h: 9729: extern volatile __bit TRISD3 @ (((unsigned) &TRISD)*8) + 3;
[; ;pic16f1526.h: 9731: extern volatile __bit TRISD4 @ (((unsigned) &TRISD)*8) + 4;
[; ;pic16f1526.h: 9733: extern volatile __bit TRISD5 @ (((unsigned) &TRISD)*8) + 5;
[; ;pic16f1526.h: 9735: extern volatile __bit TRISD6 @ (((unsigned) &TRISD)*8) + 6;
[; ;pic16f1526.h: 9737: extern volatile __bit TRISD7 @ (((unsigned) &TRISD)*8) + 7;
[; ;pic16f1526.h: 9739: extern volatile __bit TRISE0 @ (((unsigned) &TRISE)*8) + 0;
[; ;pic16f1526.h: 9741: extern volatile __bit TRISE1 @ (((unsigned) &TRISE)*8) + 1;
[; ;pic16f1526.h: 9743: extern volatile __bit TRISE2 @ (((unsigned) &TRISE)*8) + 2;
[; ;pic16f1526.h: 9745: extern volatile __bit TRISE3 @ (((unsigned) &TRISE)*8) + 3;
[; ;pic16f1526.h: 9747: extern volatile __bit TRISE4 @ (((unsigned) &TRISE)*8) + 4;
[; ;pic16f1526.h: 9749: extern volatile __bit TRISE5 @ (((unsigned) &TRISE)*8) + 5;
[; ;pic16f1526.h: 9751: extern volatile __bit TRISE6 @ (((unsigned) &TRISE)*8) + 6;
[; ;pic16f1526.h: 9753: extern volatile __bit TRISE7 @ (((unsigned) &TRISE)*8) + 7;
[; ;pic16f1526.h: 9755: extern volatile __bit TRISF0 @ (((unsigned) &TRISF)*8) + 0;
[; ;pic16f1526.h: 9757: extern volatile __bit TRISF1 @ (((unsigned) &TRISF)*8) + 1;
[; ;pic16f1526.h: 9759: extern volatile __bit TRISF2 @ (((unsigned) &TRISF)*8) + 2;
[; ;pic16f1526.h: 9761: extern volatile __bit TRISF3 @ (((unsigned) &TRISF)*8) + 3;
[; ;pic16f1526.h: 9763: extern volatile __bit TRISF4 @ (((unsigned) &TRISF)*8) + 4;
[; ;pic16f1526.h: 9765: extern volatile __bit TRISF5 @ (((unsigned) &TRISF)*8) + 5;
[; ;pic16f1526.h: 9767: extern volatile __bit TRISF6 @ (((unsigned) &TRISF)*8) + 6;
[; ;pic16f1526.h: 9769: extern volatile __bit TRISF7 @ (((unsigned) &TRISF)*8) + 7;
[; ;pic16f1526.h: 9771: extern volatile __bit TRISG0 @ (((unsigned) &TRISG)*8) + 0;
[; ;pic16f1526.h: 9773: extern volatile __bit TRISG1 @ (((unsigned) &TRISG)*8) + 1;
[; ;pic16f1526.h: 9775: extern volatile __bit TRISG2 @ (((unsigned) &TRISG)*8) + 2;
[; ;pic16f1526.h: 9777: extern volatile __bit TRISG3 @ (((unsigned) &TRISG)*8) + 3;
[; ;pic16f1526.h: 9779: extern volatile __bit TRISG4 @ (((unsigned) &TRISG)*8) + 4;
[; ;pic16f1526.h: 9781: extern volatile __bit TSEN @ (((unsigned) &FVRCON)*8) + 5;
[; ;pic16f1526.h: 9783: extern volatile __bit TSRNG @ (((unsigned) &FVRCON)*8) + 4;
[; ;pic16f1526.h: 9785: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic16f1526.h: 9787: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic16f1526.h: 9789: extern volatile __bit TX2IE @ (((unsigned) &PIE4)*8) + 4;
[; ;pic16f1526.h: 9791: extern volatile __bit TX2IF @ (((unsigned) &PIR4)*8) + 4;
[; ;pic16f1526.h: 9793: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic16f1526.h: 9795: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic16f1526.h: 9797: extern volatile __bit VREGPM @ (((unsigned) &VREGCON)*8) + 1;
[; ;pic16f1526.h: 9799: extern volatile __bit WDTPS0 @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic16f1526.h: 9801: extern volatile __bit WDTPS1 @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic16f1526.h: 9803: extern volatile __bit WDTPS2 @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic16f1526.h: 9805: extern volatile __bit WDTPS3 @ (((unsigned) &WDTCON)*8) + 4;
[; ;pic16f1526.h: 9807: extern volatile __bit WDTPS4 @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic16f1526.h: 9809: extern volatile __bit WPUB0 @ (((unsigned) &WPUB)*8) + 0;
[; ;pic16f1526.h: 9811: extern volatile __bit WPUB1 @ (((unsigned) &WPUB)*8) + 1;
[; ;pic16f1526.h: 9813: extern volatile __bit WPUB2 @ (((unsigned) &WPUB)*8) + 2;
[; ;pic16f1526.h: 9815: extern volatile __bit WPUB3 @ (((unsigned) &WPUB)*8) + 3;
[; ;pic16f1526.h: 9817: extern volatile __bit WPUB4 @ (((unsigned) &WPUB)*8) + 4;
[; ;pic16f1526.h: 9819: extern volatile __bit WPUB5 @ (((unsigned) &WPUB)*8) + 5;
[; ;pic16f1526.h: 9821: extern volatile __bit WPUB6 @ (((unsigned) &WPUB)*8) + 6;
[; ;pic16f1526.h: 9823: extern volatile __bit WPUB7 @ (((unsigned) &WPUB)*8) + 7;
[; ;pic16f1526.h: 9825: extern volatile __bit WPUD0 @ (((unsigned) &WPUD)*8) + 0;
[; ;pic16f1526.h: 9827: extern volatile __bit WPUD1 @ (((unsigned) &WPUD)*8) + 1;
[; ;pic16f1526.h: 9829: extern volatile __bit WPUD2 @ (((unsigned) &WPUD)*8) + 2;
[; ;pic16f1526.h: 9831: extern volatile __bit WPUD3 @ (((unsigned) &WPUD)*8) + 3;
[; ;pic16f1526.h: 9833: extern volatile __bit WPUD4 @ (((unsigned) &WPUD)*8) + 4;
[; ;pic16f1526.h: 9835: extern volatile __bit WPUD5 @ (((unsigned) &WPUD)*8) + 5;
[; ;pic16f1526.h: 9837: extern volatile __bit WPUD6 @ (((unsigned) &WPUD)*8) + 6;
[; ;pic16f1526.h: 9839: extern volatile __bit WPUD7 @ (((unsigned) &WPUD)*8) + 7;
[; ;pic16f1526.h: 9841: extern volatile __bit WPUE0 @ (((unsigned) &WPUE)*8) + 0;
[; ;pic16f1526.h: 9843: extern volatile __bit WPUE1 @ (((unsigned) &WPUE)*8) + 1;
[; ;pic16f1526.h: 9845: extern volatile __bit WPUE2 @ (((unsigned) &WPUE)*8) + 2;
[; ;pic16f1526.h: 9847: extern volatile __bit WPUE3 @ (((unsigned) &WPUE)*8) + 3;
[; ;pic16f1526.h: 9849: extern volatile __bit WPUE4 @ (((unsigned) &WPUE)*8) + 4;
[; ;pic16f1526.h: 9851: extern volatile __bit WPUE5 @ (((unsigned) &WPUE)*8) + 5;
[; ;pic16f1526.h: 9853: extern volatile __bit WPUE6 @ (((unsigned) &WPUE)*8) + 6;
[; ;pic16f1526.h: 9855: extern volatile __bit WPUE7 @ (((unsigned) &WPUE)*8) + 7;
[; ;pic16f1526.h: 9857: extern volatile __bit WPUG5 @ (((unsigned) &WPUG)*8) + 5;
[; ;pic16f1526.h: 9859: extern volatile __bit WR @ (((unsigned) &PMCON1)*8) + 1;
[; ;pic16f1526.h: 9861: extern volatile __bit WREN @ (((unsigned) &PMCON1)*8) + 2;
[; ;pic16f1526.h: 9863: extern volatile __bit WRERR @ (((unsigned) &PMCON1)*8) + 3;
[; ;pic16f1526.h: 9865: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic16f1526.h: 9867: extern volatile __bit Z_SHAD @ (((unsigned) &STATUS_SHAD)*8) + 2;
[; ;pic16f1526.h: 9869: extern volatile __bit nBOR @ (((unsigned) &PCON)*8) + 0;
[; ;pic16f1526.h: 9871: extern volatile __bit nPD @ (((unsigned) &STATUS)*8) + 3;
[; ;pic16f1526.h: 9873: extern volatile __bit nPOR @ (((unsigned) &PCON)*8) + 1;
[; ;pic16f1526.h: 9875: extern volatile __bit nRI @ (((unsigned) &PCON)*8) + 2;
[; ;pic16f1526.h: 9877: extern volatile __bit nRMCLR @ (((unsigned) &PCON)*8) + 3;
[; ;pic16f1526.h: 9879: extern volatile __bit nRWDT @ (((unsigned) &PCON)*8) + 4;
[; ;pic16f1526.h: 9881: extern volatile __bit nT1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic16f1526.h: 9883: extern volatile __bit nT3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic16f1526.h: 9885: extern volatile __bit nT5SYNC @ (((unsigned) &T5CON)*8) + 2;
[; ;pic16f1526.h: 9887: extern volatile __bit nTO @ (((unsigned) &STATUS)*8) + 4;
[; ;pic16f1526.h: 9889: extern volatile __bit nWPUEN @ (((unsigned) &OPTION_REG)*8) + 7;
[; ;pic.h: 29: extern void __nop(void);
[; ;pic.h: 78: extern unsigned int flash_read(unsigned short addr);
[; ;pic.h: 153: extern __nonreentrant void _delay(unsigned long);
[; ;pic.h: 155: extern __nonreentrant void _delaywdt(unsigned long);
[; ;pic.h: 158: extern __nonreentrant void _delay3(unsigned char);
[; ;pic.h: 193: extern __bank0 unsigned char __resetbits;
[; ;pic.h: 194: extern __bank0 __bit __powerdown;
[; ;pic.h: 195: extern __bank0 __bit __timeout;
"162 megaonoff.c
[v _mainReceivedDataPosition `i ~T0 @X0 1 e ]
[i _mainReceivedDataPosition
-> 0 `i
]
[v _mainDataReceived `i ~T0 @X0 1 e ]
[i _mainDataReceived
-> 0 `i
]
[; ;megaonoff.c: 162: int mainReceivedDataPosition=0, mainDataReceived=0;
"163
[v _mainReceivedDataBuffer `uc ~T0 @X0 + -> 16 `i -> 2 `i e ]
[i _mainReceivedDataBuffer
:U ..
-> 35 `c
-> 0 `c
..
]
[; ;megaonoff.c: 163: unsigned char mainReceivedDataBuffer[(16+2)]="#";
"164
[v _tempReceivedDataBuffer `uc ~T0 @X0 - + -> 16 `i -> 2 `i -> 8 `i e ]
[i _tempReceivedDataBuffer
:U ..
-> 35 `c
-> 0 `c
..
]
[; ;megaonoff.c: 164: unsigned char tempReceivedDataBuffer[(16+2)-8]="#";
"165
[v _parentalLockBuffer `uc ~T0 @X0 + -> 12 `i -> 2 `i e ]
[i _parentalLockBuffer
:U ..
-> 48 `c
-> 48 `c
-> 48 `c
-> 48 `c
-> 48 `c
-> 48 `c
-> 48 `c
-> 48 `c
-> 48 `c
-> 48 `c
-> 48 `c
-> 48 `c
-> 0 `c
..
]
[; ;megaonoff.c: 165: unsigned char parentalLockBuffer[(12+2)]="000000000000";
"166
[v _copy_parentalLockBuffer `uc ~T0 @X0 + -> 12 `i -> 2 `i e ]
[i _copy_parentalLockBuffer
:U ..
-> 48 `c
-> 48 `c
-> 48 `c
-> 48 `c
-> 48 `c
-> 48 `c
-> 48 `c
-> 48 `c
-> 48 `c
-> 48 `c
-> 48 `c
-> 48 `c
-> 0 `c
..
]
[; ;megaonoff.c: 166: unsigned char copy_parentalLockBuffer[(12+2)]="000000000000";
"167
[v _currentStateBuffer `uc ~T0 @X0 + * + -> 12 `i -> 2 `i -> 4 `i -> 2 `i e ]
[i _currentStateBuffer
:U ..
-> 35 `c
-> 0 `c
..
]
[; ;megaonoff.c: 167: unsigned char currentStateBuffer[((12+2)*4)+2]="#";
"169
[v _M1 `ui ~T0 @X0 1 e ]
[; ;megaonoff.c: 169: unsigned int M1;unsigned int M2;unsigned int M3;unsigned int M4;
[v _M2 `ui ~T0 @X0 1 e ]
[v _M3 `ui ~T0 @X0 1 e ]
[v _M4 `ui ~T0 @X0 1 e ]
"170
[v _M5 `ui ~T0 @X0 1 e ]
[; ;megaonoff.c: 170: unsigned int M5;unsigned int M6;unsigned int M7;unsigned int M8;
[v _M6 `ui ~T0 @X0 1 e ]
[v _M7 `ui ~T0 @X0 1 e ]
[v _M8 `ui ~T0 @X0 1 e ]
"171
[v _M9 `ui ~T0 @X0 1 e ]
[; ;megaonoff.c: 171: unsigned int M9;
"172
[v _start_PWM_Generation_in_ISR_FLAG `i ~T0 @X0 1 e ]
[i _start_PWM_Generation_in_ISR_FLAG
-> 0 `i
]
[; ;megaonoff.c: 172: int start_PWM_Generation_in_ISR_FLAG=0;
"173
[v _levelofDimmer_MSB `uc ~T0 @X0 1 e ]
[i _levelofDimmer_MSB
-> -> 48 `ui `uc
]
[v _levelofDimmer_LSB `uc ~T0 @X0 1 e ]
[i _levelofDimmer_LSB
-> -> 48 `ui `uc
]
[; ;megaonoff.c: 173: char levelofDimmer_MSB='0',levelofDimmer_LSB='0';
[; ;megaonoff.c: 175: void errorsISR(const char* errNum);
[; ;megaonoff.c: 176: void errorsMain(const char* errNum);
[; ;megaonoff.c: 177: void sendAcknowledgment(char* currentStateBuffer);
[; ;megaonoff.c: 178: void SwitchOffStatustToGatway(char SwitchOffNumber);
[; ;megaonoff.c: 179: void SwitchOnStatustToGatway(char SwitchOnNumber);
[; ;megaonoff.c: 180: void TransmissionIndicationLedBlinking();
[; ;megaonoff.c: 181: void ReceivingIndicationLedBlinking();
[; ;megaonoff.c: 182: void clearAllPorts();
[; ;megaonoff.c: 183: void pinINIT_extra();
[; ;megaonoff.c: 184: void GPIO_pin_Initialize();
[; ;megaonoff.c: 185: void EUSART_Initialize();
[; ;megaonoff.c: 187: void TMR3_Initialize();
[; ;megaonoff.c: 188: void TMR1_Initialize();
[; ;megaonoff.c: 189: void TMR2_Initialize();
[; ;megaonoff.c: 190: void TMR4_Initialize();
[; ;megaonoff.c: 191: void TMR5_Initialize();
[; ;megaonoff.c: 192: void TMR6_Initialize();
[; ;megaonoff.c: 193: void TMR8_Initialize();
[; ;megaonoff.c: 194: void TMR10_Initialize();
[; ;megaonoff.c: 195: void CCP9_Initialize();
[; ;megaonoff.c: 196: void CCP10_Initialize();
[; ;megaonoff.c: 197: void CCP7_Initialize();
[; ;megaonoff.c: 198: void CCP8_Initialize();
[; ;megaonoff.c: 199: void allPeripheralInit();
[; ;megaonoff.c: 201: void copyReceivedDataBuffer();
[; ;megaonoff.c: 203: void applianceControl(char switchMSB, char switchLSB, char switchSTATE, char dimmerSpeedMSB, char dimmerSpeedLSB, char parentalControl, char finalFrameState);
[v $root$_isr `(v ~T0 @X0 0 e ]
[v F3717 `(v ~T0 @X0 1 tf ]
"205
[v _isr `IF3717 ~T0 @X0 1 e ]
{
[; ;megaonoff.c: 205: interrupt void isr(){
[e :U _isr ]
[f ]
[; ;megaonoff.c: 208: if(RC1IF){
"208
[e $ ! _RC1IF 465  ]
{
[; ;megaonoff.c: 209: if(RC1STAbits.OERR){
"209
[e $ ! != -> . . _RC1STAbits 0 1 `i -> -> -> 0 `i `Vuc `i 466  ]
{
[; ;megaonoff.c: 210: RC1STAbits.CREN = 0;
"210
[e = . . _RC1STAbits 0 4 -> -> 0 `i `uc ]
[; ;megaonoff.c: 211: RC1STAbits.CREN = 1;
"211
[e = . . _RC1STAbits 0 4 -> -> 1 `i `uc ]
[; ;megaonoff.c: 212: errorsISR("EROV");
"212
[e ( _errorsISR (1 :s 1C ]
"213
}
[e :U 466 ]
[; ;megaonoff.c: 213: }
[; ;megaonoff.c: 215: mainReceivedDataBuffer[mainReceivedDataPosition]=RC1REG;
"215
[e = *U + &U _mainReceivedDataBuffer * -> -> _mainReceivedDataPosition `ui `ux -> -> # *U &U _mainReceivedDataBuffer `ui `ux _RC1REG ]
[; ;megaonoff.c: 219: if(mainReceivedDataBuffer[0]=='%'){
"219
[e $ ! == -> *U + &U _mainReceivedDataBuffer * -> -> -> 0 `i `ui `ux -> -> # *U &U _mainReceivedDataBuffer `ui `ux `ui -> 37 `ui 467  ]
{
[; ;megaonoff.c: 220: mainReceivedDataPosition++;
"220
[e ++ _mainReceivedDataPosition -> 1 `i ]
[; ;megaonoff.c: 221: if(mainReceivedDataPosition>15){
"221
[e $ ! > _mainReceivedDataPosition -> 15 `i 468  ]
{
[; ;megaonoff.c: 222: mainDataReceived=1;
"222
[e = _mainDataReceived -> 1 `i ]
[; ;megaonoff.c: 223: mainReceivedDataPosition=0;
"223
[e = _mainReceivedDataPosition -> 0 `i ]
[; ;megaonoff.c: 224: RC1IF=0;
"224
[e = _RC1IF -> -> 0 `i `b ]
"225
}
[e :U 468 ]
"226
}
[; ;megaonoff.c: 225: }
[; ;megaonoff.c: 226: }
[e $U 469  ]
"227
[e :U 467 ]
[; ;megaonoff.c: 227: else{
{
[; ;megaonoff.c: 228: RC1STAbits.CREN = 0;
"228
[e = . . _RC1STAbits 0 4 -> -> 0 `i `uc ]
[; ;megaonoff.c: 229: RC1STAbits.CREN = 1;
"229
[e = . . _RC1STAbits 0 4 -> -> 1 `i `uc ]
[; ;megaonoff.c: 230: mainReceivedDataPosition=0;
"230
[e = _mainReceivedDataPosition -> 0 `i ]
[; ;megaonoff.c: 233: errorsISR("ERRX");
"233
[e ( _errorsISR (1 :s 2C ]
"234
}
[e :U 469 ]
"235
}
[e :U 465 ]
[; ;megaonoff.c: 234: }
[; ;megaonoff.c: 235: }
[; ;megaonoff.c: 240: if(PIE1bits.TMR2IE==1 && PIR1bits.TMR2IF==1)
"240
[e $ ! && == -> . . _PIE1bits 0 1 `i -> 1 `i == -> . . _PIR1bits 0 1 `i -> 1 `i 470  ]
[; ;megaonoff.c: 241: {
"241
{
[; ;megaonoff.c: 242: PIR1bits.TMR2IF=0;
"242
[e = . . _PIR1bits 0 1 -> -> 0 `i `uc ]
[; ;megaonoff.c: 243: PORTFbits.RF3 = 0;
"243
[e = . . _PORTFbits 0 3 -> -> 0 `i `uc ]
[; ;megaonoff.c: 244: T2CONbits.TMR2ON=0;
"244
[e = . . _T2CONbits 0 1 -> -> 0 `i `uc ]
"245
}
[e :U 470 ]
[; ;megaonoff.c: 245: }
[; ;megaonoff.c: 249: if(PIE1bits.TMR1IE == 1 && PIR1bits.TMR1IF==1)
"249
[e $ ! && == -> . . _PIE1bits 0 0 `i -> 1 `i == -> . . _PIR1bits 0 0 `i -> 1 `i 471  ]
[; ;megaonoff.c: 250: {
"250
{
[; ;megaonoff.c: 251: PIR1bits.TMR1IF=0;
"251
[e = . . _PIR1bits 0 0 -> -> 0 `i `uc ]
[; ;megaonoff.c: 252: PORTFbits.RF3 = 1;
"252
[e = . . _PORTFbits 0 3 -> -> 1 `i `uc ]
[; ;megaonoff.c: 253: PR2=0x9F;
"253
[e = _PR2 -> -> 159 `i `uc ]
[; ;megaonoff.c: 254: T2CONbits.TMR2ON = 1;
"254
[e = . . _T2CONbits 0 1 -> -> 1 `i `uc ]
[; ;megaonoff.c: 255: T1CONbits.TMR1ON = 0;
"255
[e = . . _T1CONbits 0 0 -> -> 0 `i `uc ]
"256
}
[e :U 471 ]
[; ;megaonoff.c: 256: }
[; ;megaonoff.c: 258: if(PIR4bits.CCP8IF==1 || PIR4bits.CCP7IF == 1 || PIR4bits.CCP9IF==1 || PIR4bits.CCP10IF==1){
"258
[e $ ! || || || == -> . . _PIR4bits 0 3 `i -> 1 `i == -> . . _PIR4bits 0 2 `i -> 1 `i == -> . . _PIR4bits 0 6 `i -> 1 `i == -> . . _PIR4bits 0 7 `i -> 1 `i 472  ]
{
[; ;megaonoff.c: 259: if(CCP10IF){
"259
[e $ ! _CCP10IF 473  ]
{
[; ;megaonoff.c: 260: if(CCP10IF == 1){
"260
[e $ ! == -> _CCP10IF `i -> 1 `i 474  ]
{
[; ;megaonoff.c: 261: CCP10IF=0;
"261
[e = _CCP10IF -> -> 0 `i `b ]
[; ;megaonoff.c: 262: if(start_PWM_Generation_in_ISR_FLAG == 1){
"262
[e $ ! == _start_PWM_Generation_in_ISR_FLAG -> 1 `i 475  ]
{
[; ;megaonoff.c: 263: switch(levelofDimmer_MSB)
"263
[e $U 477  ]
[; ;megaonoff.c: 264: {
"264
{
[; ;megaonoff.c: 265: case '0':
"265
[e :U 478 ]
[; ;megaonoff.c: 267: switch(levelofDimmer_LSB)
"267
[e $U 480  ]
[; ;megaonoff.c: 268: {
"268
{
[; ;megaonoff.c: 269: case '0':
"269
[e :U 481 ]
[; ;megaonoff.c: 270: TMR1H=0x7B;
"270
[e = _TMR1H -> -> 123 `i `uc ]
[; ;megaonoff.c: 271: TMR1L=0x30;
"271
[e = _TMR1L -> -> 48 `i `uc ]
[; ;megaonoff.c: 272: T1CONbits.TMR1ON = 1;
"272
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 274: break;
"274
[e $U 479  ]
[; ;megaonoff.c: 275: case '1':
"275
[e :U 482 ]
[; ;megaonoff.c: 276: TMR1H=0x7C;
"276
[e = _TMR1H -> -> 124 `i `uc ]
[; ;megaonoff.c: 277: TMR1L=0xC0;
"277
[e = _TMR1L -> -> 192 `i `uc ]
[; ;megaonoff.c: 278: T1CONbits.TMR1ON = 1;
"278
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 280: break;
"280
[e $U 479  ]
[; ;megaonoff.c: 281: case '2':
"281
[e :U 483 ]
[; ;megaonoff.c: 282: TMR1H=0x7D;
"282
[e = _TMR1H -> -> 125 `i `uc ]
[; ;megaonoff.c: 283: TMR1L=0x88;
"283
[e = _TMR1L -> -> 136 `i `uc ]
[; ;megaonoff.c: 284: T1CONbits.TMR1ON = 1;
"284
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 285: break;
"285
[e $U 479  ]
[; ;megaonoff.c: 286: case '3':
"286
[e :U 484 ]
[; ;megaonoff.c: 287: TMR1H=0x7F;
"287
[e = _TMR1H -> -> 127 `i `uc ]
[; ;megaonoff.c: 288: TMR1L=0x18;
"288
[e = _TMR1L -> -> 24 `i `uc ]
[; ;megaonoff.c: 289: T1CONbits.TMR1ON = 1;
"289
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 290: break;
"290
[e $U 479  ]
[; ;megaonoff.c: 291: case '4':
"291
[e :U 485 ]
[; ;megaonoff.c: 292: TMR1H=0x80;
"292
[e = _TMR1H -> -> 128 `i `uc ]
[; ;megaonoff.c: 293: TMR1L=0xA8;
"293
[e = _TMR1L -> -> 168 `i `uc ]
[; ;megaonoff.c: 294: T1CONbits.TMR1ON = 1;
"294
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 295: break;
"295
[e $U 479  ]
[; ;megaonoff.c: 296: case '5':
"296
[e :U 486 ]
[; ;megaonoff.c: 297: TMR1H=0x81;
"297
[e = _TMR1H -> -> 129 `i `uc ]
[; ;megaonoff.c: 298: TMR1L=0x70;
"298
[e = _TMR1L -> -> 112 `i `uc ]
[; ;megaonoff.c: 299: T1CONbits.TMR1ON = 1;
"299
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 300: break;
"300
[e $U 479  ]
[; ;megaonoff.c: 301: case '6':
"301
[e :U 487 ]
[; ;megaonoff.c: 302: TMR1H=0x83;
"302
[e = _TMR1H -> -> 131 `i `uc ]
[; ;megaonoff.c: 303: TMR1L=0x00;
"303
[e = _TMR1L -> -> 0 `i `uc ]
[; ;megaonoff.c: 304: T1CONbits.TMR1ON = 1;
"304
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 305: break;
"305
[e $U 479  ]
[; ;megaonoff.c: 306: case '7':
"306
[e :U 488 ]
[; ;megaonoff.c: 307: TMR1H=0x83;
"307
[e = _TMR1H -> -> 131 `i `uc ]
[; ;megaonoff.c: 308: TMR1L=0xC8;
"308
[e = _TMR1L -> -> 200 `i `uc ]
[; ;megaonoff.c: 309: T1CONbits.TMR1ON = 1;
"309
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 310: break;
"310
[e $U 479  ]
[; ;megaonoff.c: 311: case '8':
"311
[e :U 489 ]
[; ;megaonoff.c: 312: TMR1H=0x87;
"312
[e = _TMR1H -> -> 135 `i `uc ]
[; ;megaonoff.c: 313: TMR1L=0xB0;
"313
[e = _TMR1L -> -> 176 `i `uc ]
[; ;megaonoff.c: 314: T1CONbits.TMR1ON = 1;
"314
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 315: break;
"315
[e $U 479  ]
[; ;megaonoff.c: 316: case '9':
"316
[e :U 490 ]
[; ;megaonoff.c: 317: TMR1H=0x85;
"317
[e = _TMR1H -> -> 133 `i `uc ]
[; ;megaonoff.c: 318: TMR1L=0x58;
"318
[e = _TMR1L -> -> 88 `i `uc ]
[; ;megaonoff.c: 319: T1CONbits.TMR1ON = 1;
"319
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 320: break;
"320
[e $U 479  ]
[; ;megaonoff.c: 322: default:
"322
[e :U 491 ]
[; ;megaonoff.c: 323: break;
"323
[e $U 479  ]
"324
}
[; ;megaonoff.c: 324: }
[e $U 479  ]
"267
[e :U 480 ]
[e [\ _levelofDimmer_LSB , $ -> -> 48 `ui `uc 481
 , $ -> -> 49 `ui `uc 482
 , $ -> -> 50 `ui `uc 483
 , $ -> -> 51 `ui `uc 484
 , $ -> -> 52 `ui `uc 485
 , $ -> -> 53 `ui `uc 486
 , $ -> -> 54 `ui `uc 487
 , $ -> -> 55 `ui `uc 488
 , $ -> -> 56 `ui `uc 489
 , $ -> -> 57 `ui `uc 490
 491 ]
"324
[e :U 479 ]
[; ;megaonoff.c: 325: break;
"325
[e $U 476  ]
[; ;megaonoff.c: 326: case '1':
"326
[e :U 492 ]
[; ;megaonoff.c: 328: switch(levelofDimmer_LSB)
"328
[e $U 494  ]
[; ;megaonoff.c: 329: {
"329
{
[; ;megaonoff.c: 330: case '0':
"330
[e :U 495 ]
[; ;megaonoff.c: 331: TMR1H=0x86;
"331
[e = _TMR1H -> -> 134 `i `uc ]
[; ;megaonoff.c: 332: TMR1L=0x20;
"332
[e = _TMR1L -> -> 32 `i `uc ]
[; ;megaonoff.c: 333: T1CONbits.TMR1ON = 1;
"333
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 334: break;
"334
[e $U 493  ]
[; ;megaonoff.c: 335: case '1':
"335
[e :U 496 ]
[; ;megaonoff.c: 336: TMR1H=0x86;
"336
[e = _TMR1H -> -> 134 `i `uc ]
[; ;megaonoff.c: 337: TMR1L=0xE8;
"337
[e = _TMR1L -> -> 232 `i `uc ]
[; ;megaonoff.c: 338: T1CONbits.TMR1ON = 1;
"338
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 339: break;
"339
[e $U 493  ]
[; ;megaonoff.c: 340: case '2':
"340
[e :U 497 ]
[; ;megaonoff.c: 341: TMR1H=0x87;
"341
[e = _TMR1H -> -> 135 `i `uc ]
[; ;megaonoff.c: 342: TMR1L=0xB0;
"342
[e = _TMR1L -> -> 176 `i `uc ]
[; ;megaonoff.c: 343: T1CONbits.TMR1ON = 1;
"343
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 344: break;
"344
[e $U 493  ]
[; ;megaonoff.c: 345: case '3':
"345
[e :U 498 ]
[; ;megaonoff.c: 346: TMR1H=0x88;
"346
[e = _TMR1H -> -> 136 `i `uc ]
[; ;megaonoff.c: 347: TMR1L=0x78;
"347
[e = _TMR1L -> -> 120 `i `uc ]
[; ;megaonoff.c: 348: T1CONbits.TMR1ON = 1;
"348
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 349: break;
"349
[e $U 493  ]
[; ;megaonoff.c: 350: case '4':
"350
[e :U 499 ]
[; ;megaonoff.c: 351: TMR1H=0x89;
"351
[e = _TMR1H -> -> 137 `i `uc ]
[; ;megaonoff.c: 352: TMR1L=0x40;
"352
[e = _TMR1L -> -> 64 `i `uc ]
[; ;megaonoff.c: 353: T1CONbits.TMR1ON = 1;
"353
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 354: break;
"354
[e $U 493  ]
[; ;megaonoff.c: 355: case '5':
"355
[e :U 500 ]
[; ;megaonoff.c: 356: TMR1H=0x8A;
"356
[e = _TMR1H -> -> 138 `i `uc ]
[; ;megaonoff.c: 357: TMR1L=0x08;
"357
[e = _TMR1L -> -> 8 `i `uc ]
[; ;megaonoff.c: 358: T1CONbits.TMR1ON = 1;
"358
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 359: break;
"359
[e $U 493  ]
[; ;megaonoff.c: 360: case '6':
"360
[e :U 501 ]
[; ;megaonoff.c: 361: TMR1H=0x8A;
"361
[e = _TMR1H -> -> 138 `i `uc ]
[; ;megaonoff.c: 362: TMR1L=0xD0;
"362
[e = _TMR1L -> -> 208 `i `uc ]
[; ;megaonoff.c: 363: T1CONbits.TMR1ON = 1;
"363
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 364: break;
"364
[e $U 493  ]
[; ;megaonoff.c: 365: case '7':
"365
[e :U 502 ]
[; ;megaonoff.c: 366: TMR1H=0x8B;
"366
[e = _TMR1H -> -> 139 `i `uc ]
[; ;megaonoff.c: 367: TMR1L=0x98;
"367
[e = _TMR1L -> -> 152 `i `uc ]
[; ;megaonoff.c: 368: T1CONbits.TMR1ON = 1;
"368
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 369: break;
"369
[e $U 493  ]
[; ;megaonoff.c: 370: case '8':
"370
[e :U 503 ]
[; ;megaonoff.c: 371: TMR1H=0x8C;
"371
[e = _TMR1H -> -> 140 `i `uc ]
[; ;megaonoff.c: 372: TMR1L=0x60;
"372
[e = _TMR1L -> -> 96 `i `uc ]
[; ;megaonoff.c: 373: T1CONbits.TMR1ON = 1;
"373
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 374: break;
"374
[e $U 493  ]
[; ;megaonoff.c: 375: case '9':
"375
[e :U 504 ]
[; ;megaonoff.c: 376: TMR1H=0x8D;
"376
[e = _TMR1H -> -> 141 `i `uc ]
[; ;megaonoff.c: 377: TMR1L=0x28;
"377
[e = _TMR1L -> -> 40 `i `uc ]
[; ;megaonoff.c: 378: T1CONbits.TMR1ON = 1;
"378
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 379: break;
"379
[e $U 493  ]
[; ;megaonoff.c: 381: default:
"381
[e :U 505 ]
[; ;megaonoff.c: 382: break;
"382
[e $U 493  ]
"383
}
[; ;megaonoff.c: 383: }
[e $U 493  ]
"328
[e :U 494 ]
[e [\ _levelofDimmer_LSB , $ -> -> 48 `ui `uc 495
 , $ -> -> 49 `ui `uc 496
 , $ -> -> 50 `ui `uc 497
 , $ -> -> 51 `ui `uc 498
 , $ -> -> 52 `ui `uc 499
 , $ -> -> 53 `ui `uc 500
 , $ -> -> 54 `ui `uc 501
 , $ -> -> 55 `ui `uc 502
 , $ -> -> 56 `ui `uc 503
 , $ -> -> 57 `ui `uc 504
 505 ]
"383
[e :U 493 ]
[; ;megaonoff.c: 384: break;
"384
[e $U 476  ]
[; ;megaonoff.c: 385: case '2':
"385
[e :U 506 ]
[; ;megaonoff.c: 387: switch(levelofDimmer_LSB)
"387
[e $U 508  ]
[; ;megaonoff.c: 388: {
"388
{
[; ;megaonoff.c: 389: case '0':
"389
[e :U 509 ]
[; ;megaonoff.c: 390: TMR1H=0x8D;
"390
[e = _TMR1H -> -> 141 `i `uc ]
[; ;megaonoff.c: 391: TMR1L=0xF0;
"391
[e = _TMR1L -> -> 240 `i `uc ]
[; ;megaonoff.c: 392: T1CONbits.TMR1ON = 1;
"392
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 393: break;
"393
[e $U 507  ]
[; ;megaonoff.c: 394: case '1':
"394
[e :U 510 ]
[; ;megaonoff.c: 395: TMR1H=0x8E;
"395
[e = _TMR1H -> -> 142 `i `uc ]
[; ;megaonoff.c: 396: TMR1L=0xB8;
"396
[e = _TMR1L -> -> 184 `i `uc ]
[; ;megaonoff.c: 397: T1CONbits.TMR1ON = 1;
"397
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 398: break;
"398
[e $U 507  ]
[; ;megaonoff.c: 399: case '2':
"399
[e :U 511 ]
[; ;megaonoff.c: 400: TMR1H=0x8F;
"400
[e = _TMR1H -> -> 143 `i `uc ]
[; ;megaonoff.c: 401: TMR1L=0x80;
"401
[e = _TMR1L -> -> 128 `i `uc ]
[; ;megaonoff.c: 402: T1CONbits.TMR1ON = 1;
"402
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 403: break;
"403
[e $U 507  ]
[; ;megaonoff.c: 404: case '3':
"404
[e :U 512 ]
[; ;megaonoff.c: 405: TMR1H=0x90;
"405
[e = _TMR1H -> -> 144 `i `uc ]
[; ;megaonoff.c: 406: TMR1L=0x48;
"406
[e = _TMR1L -> -> 72 `i `uc ]
[; ;megaonoff.c: 407: T1CONbits.TMR1ON = 1;
"407
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 408: break;
"408
[e $U 507  ]
[; ;megaonoff.c: 409: case '4':
"409
[e :U 513 ]
[; ;megaonoff.c: 410: TMR1H=0x91;
"410
[e = _TMR1H -> -> 145 `i `uc ]
[; ;megaonoff.c: 411: TMR1L=0x10;
"411
[e = _TMR1L -> -> 16 `i `uc ]
[; ;megaonoff.c: 412: T1CONbits.TMR1ON = 1;
"412
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 413: break;
"413
[e $U 507  ]
[; ;megaonoff.c: 414: case '5':
"414
[e :U 514 ]
[; ;megaonoff.c: 415: TMR1H=0x91;
"415
[e = _TMR1H -> -> 145 `i `uc ]
[; ;megaonoff.c: 416: TMR1L=0xD8;
"416
[e = _TMR1L -> -> 216 `i `uc ]
[; ;megaonoff.c: 417: T1CONbits.TMR1ON = 1;
"417
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 418: break;
"418
[e $U 507  ]
[; ;megaonoff.c: 419: case '6':
"419
[e :U 515 ]
[; ;megaonoff.c: 420: TMR1H=0x92;
"420
[e = _TMR1H -> -> 146 `i `uc ]
[; ;megaonoff.c: 421: TMR1L=0xA0;
"421
[e = _TMR1L -> -> 160 `i `uc ]
[; ;megaonoff.c: 422: T1CONbits.TMR1ON = 1;
"422
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 423: break;
"423
[e $U 507  ]
[; ;megaonoff.c: 424: case '7':
"424
[e :U 516 ]
[; ;megaonoff.c: 425: TMR1H=0x93;
"425
[e = _TMR1H -> -> 147 `i `uc ]
[; ;megaonoff.c: 426: TMR1L=0x68;
"426
[e = _TMR1L -> -> 104 `i `uc ]
[; ;megaonoff.c: 427: T1CONbits.TMR1ON = 1;
"427
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 428: break;
"428
[e $U 507  ]
[; ;megaonoff.c: 429: case '8':
"429
[e :U 517 ]
[; ;megaonoff.c: 430: TMR1H=0x94;
"430
[e = _TMR1H -> -> 148 `i `uc ]
[; ;megaonoff.c: 431: TMR1L=0x30;
"431
[e = _TMR1L -> -> 48 `i `uc ]
[; ;megaonoff.c: 432: T1CONbits.TMR1ON = 1;
"432
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 433: break;
"433
[e $U 507  ]
[; ;megaonoff.c: 434: case '9':
"434
[e :U 518 ]
[; ;megaonoff.c: 435: TMR1H=0x94;
"435
[e = _TMR1H -> -> 148 `i `uc ]
[; ;megaonoff.c: 436: TMR1L=0xF8;
"436
[e = _TMR1L -> -> 248 `i `uc ]
[; ;megaonoff.c: 437: T1CONbits.TMR1ON = 1;
"437
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 438: break;
"438
[e $U 507  ]
[; ;megaonoff.c: 440: default:
"440
[e :U 519 ]
[; ;megaonoff.c: 441: break;
"441
[e $U 507  ]
"442
}
[; ;megaonoff.c: 442: }
[e $U 507  ]
"387
[e :U 508 ]
[e [\ _levelofDimmer_LSB , $ -> -> 48 `ui `uc 509
 , $ -> -> 49 `ui `uc 510
 , $ -> -> 50 `ui `uc 511
 , $ -> -> 51 `ui `uc 512
 , $ -> -> 52 `ui `uc 513
 , $ -> -> 53 `ui `uc 514
 , $ -> -> 54 `ui `uc 515
 , $ -> -> 55 `ui `uc 516
 , $ -> -> 56 `ui `uc 517
 , $ -> -> 57 `ui `uc 518
 519 ]
"442
[e :U 507 ]
[; ;megaonoff.c: 443: break;
"443
[e $U 476  ]
[; ;megaonoff.c: 444: case '3':
"444
[e :U 520 ]
[; ;megaonoff.c: 446: switch(levelofDimmer_LSB)
"446
[e $U 522  ]
[; ;megaonoff.c: 447: {
"447
{
[; ;megaonoff.c: 448: case '0':
"448
[e :U 523 ]
[; ;megaonoff.c: 449: TMR1H=0x95;
"449
[e = _TMR1H -> -> 149 `i `uc ]
[; ;megaonoff.c: 450: TMR1L=0xC0;
"450
[e = _TMR1L -> -> 192 `i `uc ]
[; ;megaonoff.c: 451: T1CONbits.TMR1ON = 1;
"451
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 452: break;
"452
[e $U 521  ]
[; ;megaonoff.c: 453: case '1':
"453
[e :U 524 ]
[; ;megaonoff.c: 454: TMR1H=0x97;
"454
[e = _TMR1H -> -> 151 `i `uc ]
[; ;megaonoff.c: 455: TMR1L=0x50;
"455
[e = _TMR1L -> -> 80 `i `uc ]
[; ;megaonoff.c: 456: T1CONbits.TMR1ON = 1;
"456
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 457: break;
"457
[e $U 521  ]
[; ;megaonoff.c: 458: case '2':
"458
[e :U 525 ]
[; ;megaonoff.c: 459: TMR1H=0x98;
"459
[e = _TMR1H -> -> 152 `i `uc ]
[; ;megaonoff.c: 460: TMR1L=0xE0;
"460
[e = _TMR1L -> -> 224 `i `uc ]
[; ;megaonoff.c: 461: T1CONbits.TMR1ON = 1;
"461
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 462: break;
"462
[e $U 521  ]
[; ;megaonoff.c: 463: case '3':
"463
[e :U 526 ]
[; ;megaonoff.c: 464: TMR1H=0x9A;
"464
[e = _TMR1H -> -> 154 `i `uc ]
[; ;megaonoff.c: 465: TMR1L=0x70;
"465
[e = _TMR1L -> -> 112 `i `uc ]
[; ;megaonoff.c: 466: T1CONbits.TMR1ON = 1;
"466
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 467: break;
"467
[e $U 521  ]
[; ;megaonoff.c: 468: case '4':
"468
[e :U 527 ]
[; ;megaonoff.c: 469: TMR1H=0x9C;
"469
[e = _TMR1H -> -> 156 `i `uc ]
[; ;megaonoff.c: 470: TMR1L=0x00;
"470
[e = _TMR1L -> -> 0 `i `uc ]
[; ;megaonoff.c: 471: T1CONbits.TMR1ON = 1;
"471
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 472: break;
"472
[e $U 521  ]
[; ;megaonoff.c: 473: case '5':
"473
[e :U 528 ]
[; ;megaonoff.c: 474: TMR1H=0x9D;
"474
[e = _TMR1H -> -> 157 `i `uc ]
[; ;megaonoff.c: 475: TMR1L=0x90;
"475
[e = _TMR1L -> -> 144 `i `uc ]
[; ;megaonoff.c: 476: T1CONbits.TMR1ON = 1;
"476
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 477: break;
"477
[e $U 521  ]
[; ;megaonoff.c: 478: case '6':
"478
[e :U 529 ]
[; ;megaonoff.c: 479: TMR1H=0x9F;
"479
[e = _TMR1H -> -> 159 `i `uc ]
[; ;megaonoff.c: 480: TMR1L=0x20;
"480
[e = _TMR1L -> -> 32 `i `uc ]
[; ;megaonoff.c: 481: T1CONbits.TMR1ON = 1;
"481
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 482: break;
"482
[e $U 521  ]
[; ;megaonoff.c: 483: case '7':
"483
[e :U 530 ]
[; ;megaonoff.c: 484: TMR1H=0xA0;
"484
[e = _TMR1H -> -> 160 `i `uc ]
[; ;megaonoff.c: 485: TMR1L=0xB0;
"485
[e = _TMR1L -> -> 176 `i `uc ]
[; ;megaonoff.c: 486: T1CONbits.TMR1ON = 1;
"486
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 487: break;
"487
[e $U 521  ]
[; ;megaonoff.c: 488: case '8':
"488
[e :U 531 ]
[; ;megaonoff.c: 489: TMR1H=0xA2;
"489
[e = _TMR1H -> -> 162 `i `uc ]
[; ;megaonoff.c: 490: TMR1L=0x40;
"490
[e = _TMR1L -> -> 64 `i `uc ]
[; ;megaonoff.c: 491: T1CONbits.TMR1ON = 1;
"491
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 492: break;
"492
[e $U 521  ]
[; ;megaonoff.c: 493: case '9':
"493
[e :U 532 ]
[; ;megaonoff.c: 494: TMR1H=0xA3;
"494
[e = _TMR1H -> -> 163 `i `uc ]
[; ;megaonoff.c: 495: TMR1L=0xD0;
"495
[e = _TMR1L -> -> 208 `i `uc ]
[; ;megaonoff.c: 496: T1CONbits.TMR1ON = 1;
"496
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 497: break;
"497
[e $U 521  ]
[; ;megaonoff.c: 498: default:
"498
[e :U 533 ]
[; ;megaonoff.c: 499: break;
"499
[e $U 521  ]
"500
}
[; ;megaonoff.c: 500: }
[e $U 521  ]
"446
[e :U 522 ]
[e [\ _levelofDimmer_LSB , $ -> -> 48 `ui `uc 523
 , $ -> -> 49 `ui `uc 524
 , $ -> -> 50 `ui `uc 525
 , $ -> -> 51 `ui `uc 526
 , $ -> -> 52 `ui `uc 527
 , $ -> -> 53 `ui `uc 528
 , $ -> -> 54 `ui `uc 529
 , $ -> -> 55 `ui `uc 530
 , $ -> -> 56 `ui `uc 531
 , $ -> -> 57 `ui `uc 532
 533 ]
"500
[e :U 521 ]
[; ;megaonoff.c: 501: break;
"501
[e $U 476  ]
[; ;megaonoff.c: 502: case '4':
"502
[e :U 534 ]
[; ;megaonoff.c: 504: switch(levelofDimmer_LSB)
"504
[e $U 536  ]
[; ;megaonoff.c: 505: {
"505
{
[; ;megaonoff.c: 506: case '0':
"506
[e :U 537 ]
[; ;megaonoff.c: 507: TMR1H=0xA5;
"507
[e = _TMR1H -> -> 165 `i `uc ]
[; ;megaonoff.c: 508: TMR1L=0x60;
"508
[e = _TMR1L -> -> 96 `i `uc ]
[; ;megaonoff.c: 509: T1CONbits.TMR1ON = 1;
"509
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 510: break;
"510
[e $U 535  ]
[; ;megaonoff.c: 511: case '1':
"511
[e :U 538 ]
[; ;megaonoff.c: 512: TMR1H=0xA6;
"512
[e = _TMR1H -> -> 166 `i `uc ]
[; ;megaonoff.c: 513: TMR1L=0xF0;
"513
[e = _TMR1L -> -> 240 `i `uc ]
[; ;megaonoff.c: 514: T1CONbits.TMR1ON = 1;
"514
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 515: break;
"515
[e $U 535  ]
[; ;megaonoff.c: 516: case '2':
"516
[e :U 539 ]
[; ;megaonoff.c: 517: TMR1H=0xA8;
"517
[e = _TMR1H -> -> 168 `i `uc ]
[; ;megaonoff.c: 518: TMR1L=0x80;
"518
[e = _TMR1L -> -> 128 `i `uc ]
[; ;megaonoff.c: 519: T1CONbits.TMR1ON = 1;
"519
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 520: break;
"520
[e $U 535  ]
[; ;megaonoff.c: 521: case '3':
"521
[e :U 540 ]
[; ;megaonoff.c: 522: TMR1H=0xAA;
"522
[e = _TMR1H -> -> 170 `i `uc ]
[; ;megaonoff.c: 523: TMR1L=0x10;
"523
[e = _TMR1L -> -> 16 `i `uc ]
[; ;megaonoff.c: 524: T1CONbits.TMR1ON = 1;
"524
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 525: break;
"525
[e $U 535  ]
[; ;megaonoff.c: 526: case '4':
"526
[e :U 541 ]
[; ;megaonoff.c: 527: TMR1H=0xAB;
"527
[e = _TMR1H -> -> 171 `i `uc ]
[; ;megaonoff.c: 528: TMR1L=0xA0;
"528
[e = _TMR1L -> -> 160 `i `uc ]
[; ;megaonoff.c: 529: T1CONbits.TMR1ON = 1;
"529
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 530: break;
"530
[e $U 535  ]
[; ;megaonoff.c: 531: case '5':
"531
[e :U 542 ]
[; ;megaonoff.c: 532: TMR1H=0xAD;
"532
[e = _TMR1H -> -> 173 `i `uc ]
[; ;megaonoff.c: 533: TMR1L=0x30;
"533
[e = _TMR1L -> -> 48 `i `uc ]
[; ;megaonoff.c: 534: T1CONbits.TMR1ON = 1;
"534
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 535: break;
"535
[e $U 535  ]
[; ;megaonoff.c: 536: case '6':
"536
[e :U 543 ]
[; ;megaonoff.c: 537: TMR1H=0xAE;
"537
[e = _TMR1H -> -> 174 `i `uc ]
[; ;megaonoff.c: 538: TMR1L=0xC0;
"538
[e = _TMR1L -> -> 192 `i `uc ]
[; ;megaonoff.c: 539: T1CONbits.TMR1ON = 1;
"539
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 540: break;
"540
[e $U 535  ]
[; ;megaonoff.c: 541: case '7':
"541
[e :U 544 ]
[; ;megaonoff.c: 542: TMR1H=0xB0;
"542
[e = _TMR1H -> -> 176 `i `uc ]
[; ;megaonoff.c: 543: TMR1L=0x50;
"543
[e = _TMR1L -> -> 80 `i `uc ]
[; ;megaonoff.c: 544: T1CONbits.TMR1ON = 1;
"544
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 545: break;
"545
[e $U 535  ]
[; ;megaonoff.c: 546: case '8':
"546
[e :U 545 ]
[; ;megaonoff.c: 547: TMR1H=0xB1;
"547
[e = _TMR1H -> -> 177 `i `uc ]
[; ;megaonoff.c: 548: TMR1L=0xE0;
"548
[e = _TMR1L -> -> 224 `i `uc ]
[; ;megaonoff.c: 549: T1CONbits.TMR1ON = 1;
"549
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 550: break;
"550
[e $U 535  ]
[; ;megaonoff.c: 551: case '9':
"551
[e :U 546 ]
[; ;megaonoff.c: 552: TMR1H=0xB3;
"552
[e = _TMR1H -> -> 179 `i `uc ]
[; ;megaonoff.c: 553: TMR1L=0x70;
"553
[e = _TMR1L -> -> 112 `i `uc ]
[; ;megaonoff.c: 554: T1CONbits.TMR1ON = 1;
"554
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 555: break;
"555
[e $U 535  ]
[; ;megaonoff.c: 556: default:
"556
[e :U 547 ]
[; ;megaonoff.c: 557: break;
"557
[e $U 535  ]
"558
}
[; ;megaonoff.c: 558: }
[e $U 535  ]
"504
[e :U 536 ]
[e [\ _levelofDimmer_LSB , $ -> -> 48 `ui `uc 537
 , $ -> -> 49 `ui `uc 538
 , $ -> -> 50 `ui `uc 539
 , $ -> -> 51 `ui `uc 540
 , $ -> -> 52 `ui `uc 541
 , $ -> -> 53 `ui `uc 542
 , $ -> -> 54 `ui `uc 543
 , $ -> -> 55 `ui `uc 544
 , $ -> -> 56 `ui `uc 545
 , $ -> -> 57 `ui `uc 546
 547 ]
"558
[e :U 535 ]
[; ;megaonoff.c: 559: break;
"559
[e $U 476  ]
[; ;megaonoff.c: 560: case '5':
"560
[e :U 548 ]
[; ;megaonoff.c: 562: switch(levelofDimmer_LSB)
"562
[e $U 550  ]
[; ;megaonoff.c: 563: {
"563
{
[; ;megaonoff.c: 564: case '0':
"564
[e :U 551 ]
[; ;megaonoff.c: 565: TMR1H=0xB5;
"565
[e = _TMR1H -> -> 181 `i `uc ]
[; ;megaonoff.c: 566: TMR1L=0x00;
"566
[e = _TMR1L -> -> 0 `i `uc ]
[; ;megaonoff.c: 567: T1CONbits.TMR1ON = 1;
"567
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 568: break;
"568
[e $U 549  ]
[; ;megaonoff.c: 569: case '1':
"569
[e :U 552 ]
[; ;megaonoff.c: 570: TMR1H=0xB6;
"570
[e = _TMR1H -> -> 182 `i `uc ]
[; ;megaonoff.c: 571: TMR1L=0x90;
"571
[e = _TMR1L -> -> 144 `i `uc ]
[; ;megaonoff.c: 572: T1CONbits.TMR1ON = 1;
"572
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 573: break;
"573
[e $U 549  ]
[; ;megaonoff.c: 574: case '2':
"574
[e :U 553 ]
[; ;megaonoff.c: 575: TMR1H=0xB8;
"575
[e = _TMR1H -> -> 184 `i `uc ]
[; ;megaonoff.c: 576: TMR1L=0x20;
"576
[e = _TMR1L -> -> 32 `i `uc ]
[; ;megaonoff.c: 577: T1CONbits.TMR1ON = 1;
"577
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 578: break;
"578
[e $U 549  ]
[; ;megaonoff.c: 579: case '3':
"579
[e :U 554 ]
[; ;megaonoff.c: 580: TMR1H=0xB9;
"580
[e = _TMR1H -> -> 185 `i `uc ]
[; ;megaonoff.c: 581: TMR1L=0xB0;
"581
[e = _TMR1L -> -> 176 `i `uc ]
[; ;megaonoff.c: 582: T1CONbits.TMR1ON = 1;
"582
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 583: break;
"583
[e $U 549  ]
[; ;megaonoff.c: 584: case '4':
"584
[e :U 555 ]
[; ;megaonoff.c: 585: TMR1H=0xBB;
"585
[e = _TMR1H -> -> 187 `i `uc ]
[; ;megaonoff.c: 586: TMR1L=0x40;
"586
[e = _TMR1L -> -> 64 `i `uc ]
[; ;megaonoff.c: 587: T1CONbits.TMR1ON = 1;
"587
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 588: break;
"588
[e $U 549  ]
[; ;megaonoff.c: 589: case '5':
"589
[e :U 556 ]
[; ;megaonoff.c: 590: TMR1H=0xBC;
"590
[e = _TMR1H -> -> 188 `i `uc ]
[; ;megaonoff.c: 591: TMR1L=0xD0;
"591
[e = _TMR1L -> -> 208 `i `uc ]
[; ;megaonoff.c: 592: T1CONbits.TMR1ON = 1;
"592
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 593: break;
"593
[e $U 549  ]
[; ;megaonoff.c: 594: case '6':
"594
[e :U 557 ]
[; ;megaonoff.c: 595: TMR1H=0xBE;
"595
[e = _TMR1H -> -> 190 `i `uc ]
[; ;megaonoff.c: 596: TMR1L=0x60;
"596
[e = _TMR1L -> -> 96 `i `uc ]
[; ;megaonoff.c: 597: T1CONbits.TMR1ON = 1;
"597
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 598: break;
"598
[e $U 549  ]
[; ;megaonoff.c: 599: case '7':
"599
[e :U 558 ]
[; ;megaonoff.c: 600: TMR1H=0xBF;
"600
[e = _TMR1H -> -> 191 `i `uc ]
[; ;megaonoff.c: 601: TMR1L=0xF0;
"601
[e = _TMR1L -> -> 240 `i `uc ]
[; ;megaonoff.c: 602: T1CONbits.TMR1ON = 1;
"602
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 603: break;
"603
[e $U 549  ]
[; ;megaonoff.c: 604: case '8':
"604
[e :U 559 ]
[; ;megaonoff.c: 605: TMR1H=0xC1;
"605
[e = _TMR1H -> -> 193 `i `uc ]
[; ;megaonoff.c: 606: TMR1L=0x80;
"606
[e = _TMR1L -> -> 128 `i `uc ]
[; ;megaonoff.c: 607: T1CONbits.TMR1ON = 1;
"607
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 608: break;
"608
[e $U 549  ]
[; ;megaonoff.c: 609: case '9':
"609
[e :U 560 ]
[; ;megaonoff.c: 610: TMR1H=0xC3;
"610
[e = _TMR1H -> -> 195 `i `uc ]
[; ;megaonoff.c: 611: TMR1L=0x10;
"611
[e = _TMR1L -> -> 16 `i `uc ]
[; ;megaonoff.c: 612: T1CONbits.TMR1ON = 1;
"612
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 613: break;
"613
[e $U 549  ]
[; ;megaonoff.c: 615: default:
"615
[e :U 561 ]
[; ;megaonoff.c: 616: break;
"616
[e $U 549  ]
"617
}
[; ;megaonoff.c: 617: }
[e $U 549  ]
"562
[e :U 550 ]
[e [\ _levelofDimmer_LSB , $ -> -> 48 `ui `uc 551
 , $ -> -> 49 `ui `uc 552
 , $ -> -> 50 `ui `uc 553
 , $ -> -> 51 `ui `uc 554
 , $ -> -> 52 `ui `uc 555
 , $ -> -> 53 `ui `uc 556
 , $ -> -> 54 `ui `uc 557
 , $ -> -> 55 `ui `uc 558
 , $ -> -> 56 `ui `uc 559
 , $ -> -> 57 `ui `uc 560
 561 ]
"617
[e :U 549 ]
[; ;megaonoff.c: 618: break;
"618
[e $U 476  ]
[; ;megaonoff.c: 619: case '6':
"619
[e :U 562 ]
[; ;megaonoff.c: 621: switch(levelofDimmer_LSB)
"621
[e $U 564  ]
[; ;megaonoff.c: 622: {
"622
{
[; ;megaonoff.c: 623: case '0':
"623
[e :U 565 ]
[; ;megaonoff.c: 624: TMR1H=0xC4;
"624
[e = _TMR1H -> -> 196 `i `uc ]
[; ;megaonoff.c: 625: TMR1L=0xA0;
"625
[e = _TMR1L -> -> 160 `i `uc ]
[; ;megaonoff.c: 626: T1CONbits.TMR1ON = 1;
"626
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 627: break;
"627
[e $U 563  ]
[; ;megaonoff.c: 628: case '1':
"628
[e :U 566 ]
[; ;megaonoff.c: 629: TMR1H=0xC6;
"629
[e = _TMR1H -> -> 198 `i `uc ]
[; ;megaonoff.c: 630: TMR1L=0x30;
"630
[e = _TMR1L -> -> 48 `i `uc ]
[; ;megaonoff.c: 631: T1CONbits.TMR1ON = 1;
"631
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 632: break;
"632
[e $U 563  ]
[; ;megaonoff.c: 633: case '2':
"633
[e :U 567 ]
[; ;megaonoff.c: 634: TMR1H=0xC7;
"634
[e = _TMR1H -> -> 199 `i `uc ]
[; ;megaonoff.c: 635: TMR1L=0xC0;
"635
[e = _TMR1L -> -> 192 `i `uc ]
[; ;megaonoff.c: 636: T1CONbits.TMR1ON = 1;
"636
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 637: break;
"637
[e $U 563  ]
[; ;megaonoff.c: 638: case '3':
"638
[e :U 568 ]
[; ;megaonoff.c: 639: TMR1H=0xC9;
"639
[e = _TMR1H -> -> 201 `i `uc ]
[; ;megaonoff.c: 640: TMR1L=0x50;
"640
[e = _TMR1L -> -> 80 `i `uc ]
[; ;megaonoff.c: 641: T1CONbits.TMR1ON = 1;
"641
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 642: break;
"642
[e $U 563  ]
[; ;megaonoff.c: 643: case '4':
"643
[e :U 569 ]
[; ;megaonoff.c: 644: TMR1H=0xCA;
"644
[e = _TMR1H -> -> 202 `i `uc ]
[; ;megaonoff.c: 645: TMR1L=0xE0;
"645
[e = _TMR1L -> -> 224 `i `uc ]
[; ;megaonoff.c: 646: T1CONbits.TMR1ON = 1;
"646
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 647: break;
"647
[e $U 563  ]
[; ;megaonoff.c: 648: case '5':
"648
[e :U 570 ]
[; ;megaonoff.c: 649: TMR1H=0xCC;
"649
[e = _TMR1H -> -> 204 `i `uc ]
[; ;megaonoff.c: 650: TMR1L=0x70;
"650
[e = _TMR1L -> -> 112 `i `uc ]
[; ;megaonoff.c: 651: T1CONbits.TMR1ON = 1;
"651
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 652: break;
"652
[e $U 563  ]
[; ;megaonoff.c: 653: case '6':
"653
[e :U 571 ]
[; ;megaonoff.c: 654: TMR1H=0xCE;
"654
[e = _TMR1H -> -> 206 `i `uc ]
[; ;megaonoff.c: 655: TMR1L=0x00;
"655
[e = _TMR1L -> -> 0 `i `uc ]
[; ;megaonoff.c: 656: T1CONbits.TMR1ON = 1;
"656
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 657: break;
"657
[e $U 563  ]
[; ;megaonoff.c: 658: case '7':
"658
[e :U 572 ]
[; ;megaonoff.c: 659: TMR1H=0xCF;
"659
[e = _TMR1H -> -> 207 `i `uc ]
[; ;megaonoff.c: 660: TMR1L=0x90;
"660
[e = _TMR1L -> -> 144 `i `uc ]
[; ;megaonoff.c: 661: T1CONbits.TMR1ON = 1;
"661
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 662: break;
"662
[e $U 563  ]
[; ;megaonoff.c: 663: case '8':
"663
[e :U 573 ]
[; ;megaonoff.c: 664: TMR1H=0xD1;
"664
[e = _TMR1H -> -> 209 `i `uc ]
[; ;megaonoff.c: 665: TMR1L=0x20;
"665
[e = _TMR1L -> -> 32 `i `uc ]
[; ;megaonoff.c: 666: T1CONbits.TMR1ON = 1;
"666
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 667: break;
"667
[e $U 563  ]
[; ;megaonoff.c: 668: case '9':
"668
[e :U 574 ]
[; ;megaonoff.c: 669: TMR1H=0xD2;
"669
[e = _TMR1H -> -> 210 `i `uc ]
[; ;megaonoff.c: 670: TMR1L=0xB0;
"670
[e = _TMR1L -> -> 176 `i `uc ]
[; ;megaonoff.c: 671: T1CONbits.TMR1ON = 1;
"671
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 672: break;
"672
[e $U 563  ]
[; ;megaonoff.c: 673: default:
"673
[e :U 575 ]
[; ;megaonoff.c: 674: break;
"674
[e $U 563  ]
"675
}
[; ;megaonoff.c: 675: }
[e $U 563  ]
"621
[e :U 564 ]
[e [\ _levelofDimmer_LSB , $ -> -> 48 `ui `uc 565
 , $ -> -> 49 `ui `uc 566
 , $ -> -> 50 `ui `uc 567
 , $ -> -> 51 `ui `uc 568
 , $ -> -> 52 `ui `uc 569
 , $ -> -> 53 `ui `uc 570
 , $ -> -> 54 `ui `uc 571
 , $ -> -> 55 `ui `uc 572
 , $ -> -> 56 `ui `uc 573
 , $ -> -> 57 `ui `uc 574
 575 ]
"675
[e :U 563 ]
[; ;megaonoff.c: 676: break;
"676
[e $U 476  ]
[; ;megaonoff.c: 677: case '7':
"677
[e :U 576 ]
[; ;megaonoff.c: 679: switch(levelofDimmer_LSB)
"679
[e $U 578  ]
[; ;megaonoff.c: 680: {
"680
{
[; ;megaonoff.c: 681: case '0':
"681
[e :U 579 ]
[; ;megaonoff.c: 682: TMR1H=0xD4;
"682
[e = _TMR1H -> -> 212 `i `uc ]
[; ;megaonoff.c: 683: TMR1L=0x40;
"683
[e = _TMR1L -> -> 64 `i `uc ]
[; ;megaonoff.c: 684: T1CONbits.TMR1ON = 1;
"684
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 685: break;
"685
[e $U 577  ]
[; ;megaonoff.c: 686: case '1':
"686
[e :U 580 ]
[; ;megaonoff.c: 687: TMR1H=0xD5;
"687
[e = _TMR1H -> -> 213 `i `uc ]
[; ;megaonoff.c: 688: TMR1L=0xD0;
"688
[e = _TMR1L -> -> 208 `i `uc ]
[; ;megaonoff.c: 689: T1CONbits.TMR1ON = 1;
"689
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 690: break;
"690
[e $U 577  ]
[; ;megaonoff.c: 691: case '2':
"691
[e :U 581 ]
[; ;megaonoff.c: 692: TMR1H=0xD7;
"692
[e = _TMR1H -> -> 215 `i `uc ]
[; ;megaonoff.c: 693: TMR1L=0x60;
"693
[e = _TMR1L -> -> 96 `i `uc ]
[; ;megaonoff.c: 694: T1CONbits.TMR1ON = 1;
"694
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 695: break;
"695
[e $U 577  ]
[; ;megaonoff.c: 696: case '3':
"696
[e :U 582 ]
[; ;megaonoff.c: 697: TMR1H=0xD8;
"697
[e = _TMR1H -> -> 216 `i `uc ]
[; ;megaonoff.c: 698: TMR1L=0xF0;
"698
[e = _TMR1L -> -> 240 `i `uc ]
[; ;megaonoff.c: 699: T1CONbits.TMR1ON = 1;
"699
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 700: break;
"700
[e $U 577  ]
[; ;megaonoff.c: 701: case '4':
"701
[e :U 583 ]
[; ;megaonoff.c: 702: TMR1H=0xDA;
"702
[e = _TMR1H -> -> 218 `i `uc ]
[; ;megaonoff.c: 703: TMR1L=0x80;
"703
[e = _TMR1L -> -> 128 `i `uc ]
[; ;megaonoff.c: 704: T1CONbits.TMR1ON = 1;
"704
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 705: break;
"705
[e $U 577  ]
[; ;megaonoff.c: 706: case '5':
"706
[e :U 584 ]
[; ;megaonoff.c: 707: TMR1H=0xDC;
"707
[e = _TMR1H -> -> 220 `i `uc ]
[; ;megaonoff.c: 708: TMR1L=0x10;
"708
[e = _TMR1L -> -> 16 `i `uc ]
[; ;megaonoff.c: 709: T1CONbits.TMR1ON = 1;
"709
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 710: break;
"710
[e $U 577  ]
[; ;megaonoff.c: 711: case '6':
"711
[e :U 585 ]
[; ;megaonoff.c: 712: TMR1H=0xDD;
"712
[e = _TMR1H -> -> 221 `i `uc ]
[; ;megaonoff.c: 713: TMR1L=0xA0;
"713
[e = _TMR1L -> -> 160 `i `uc ]
[; ;megaonoff.c: 714: T1CONbits.TMR1ON = 1;
"714
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 715: break;
"715
[e $U 577  ]
[; ;megaonoff.c: 716: case '7':
"716
[e :U 586 ]
[; ;megaonoff.c: 717: TMR1H=0xDF;
"717
[e = _TMR1H -> -> 223 `i `uc ]
[; ;megaonoff.c: 718: TMR1L=0x30;
"718
[e = _TMR1L -> -> 48 `i `uc ]
[; ;megaonoff.c: 719: T1CONbits.TMR1ON = 1;
"719
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 720: break;
"720
[e $U 577  ]
[; ;megaonoff.c: 721: case '8':
"721
[e :U 587 ]
[; ;megaonoff.c: 722: TMR1H=0xE0;
"722
[e = _TMR1H -> -> 224 `i `uc ]
[; ;megaonoff.c: 723: TMR1L=0xC0;
"723
[e = _TMR1L -> -> 192 `i `uc ]
[; ;megaonoff.c: 724: T1CONbits.TMR1ON = 1;
"724
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 725: break;
"725
[e $U 577  ]
[; ;megaonoff.c: 726: case '9':
"726
[e :U 588 ]
[; ;megaonoff.c: 727: TMR1H=0xE2;
"727
[e = _TMR1H -> -> 226 `i `uc ]
[; ;megaonoff.c: 728: TMR1L=0x50;
"728
[e = _TMR1L -> -> 80 `i `uc ]
[; ;megaonoff.c: 729: T1CONbits.TMR1ON = 1;
"729
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 730: break;
"730
[e $U 577  ]
[; ;megaonoff.c: 731: default:
"731
[e :U 589 ]
[; ;megaonoff.c: 732: break;
"732
[e $U 577  ]
"733
}
[; ;megaonoff.c: 733: }
[e $U 577  ]
"679
[e :U 578 ]
[e [\ _levelofDimmer_LSB , $ -> -> 48 `ui `uc 579
 , $ -> -> 49 `ui `uc 580
 , $ -> -> 50 `ui `uc 581
 , $ -> -> 51 `ui `uc 582
 , $ -> -> 52 `ui `uc 583
 , $ -> -> 53 `ui `uc 584
 , $ -> -> 54 `ui `uc 585
 , $ -> -> 55 `ui `uc 586
 , $ -> -> 56 `ui `uc 587
 , $ -> -> 57 `ui `uc 588
 589 ]
"733
[e :U 577 ]
[; ;megaonoff.c: 734: break;
"734
[e $U 476  ]
[; ;megaonoff.c: 735: case '8':
"735
[e :U 590 ]
[; ;megaonoff.c: 737: switch(levelofDimmer_LSB)
"737
[e $U 592  ]
[; ;megaonoff.c: 738: {
"738
{
[; ;megaonoff.c: 739: case '0':
"739
[e :U 593 ]
[; ;megaonoff.c: 740: TMR1H=0xE3;
"740
[e = _TMR1H -> -> 227 `i `uc ]
[; ;megaonoff.c: 741: TMR1L=0xE0;
"741
[e = _TMR1L -> -> 224 `i `uc ]
[; ;megaonoff.c: 742: T1CONbits.TMR1ON = 1;
"742
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 743: break;
"743
[e $U 591  ]
[; ;megaonoff.c: 744: case '1':
"744
[e :U 594 ]
[; ;megaonoff.c: 745: TMR1H=0xE4;
"745
[e = _TMR1H -> -> 228 `i `uc ]
[; ;megaonoff.c: 746: TMR1L=0xA8;
"746
[e = _TMR1L -> -> 168 `i `uc ]
[; ;megaonoff.c: 747: T1CONbits.TMR1ON = 1;
"747
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 748: break;
"748
[e $U 591  ]
[; ;megaonoff.c: 749: case '2':
"749
[e :U 595 ]
[; ;megaonoff.c: 750: TMR1H=0xE5;
"750
[e = _TMR1H -> -> 229 `i `uc ]
[; ;megaonoff.c: 751: TMR1L=0x70;
"751
[e = _TMR1L -> -> 112 `i `uc ]
[; ;megaonoff.c: 752: T1CONbits.TMR1ON = 1;
"752
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 753: break;
"753
[e $U 591  ]
[; ;megaonoff.c: 754: case '3':
"754
[e :U 596 ]
[; ;megaonoff.c: 755: TMR1H=0xE6;
"755
[e = _TMR1H -> -> 230 `i `uc ]
[; ;megaonoff.c: 756: TMR1L=0x38;
"756
[e = _TMR1L -> -> 56 `i `uc ]
[; ;megaonoff.c: 757: T1CONbits.TMR1ON = 1;
"757
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 758: break;
"758
[e $U 591  ]
[; ;megaonoff.c: 759: case '4':
"759
[e :U 597 ]
[; ;megaonoff.c: 760: TMR1H=0xE7;
"760
[e = _TMR1H -> -> 231 `i `uc ]
[; ;megaonoff.c: 761: TMR1L=0x00;
"761
[e = _TMR1L -> -> 0 `i `uc ]
[; ;megaonoff.c: 762: T1CONbits.TMR1ON = 1;
"762
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 763: break;
"763
[e $U 591  ]
[; ;megaonoff.c: 764: case '5':
"764
[e :U 598 ]
[; ;megaonoff.c: 765: TMR1H=0xE8;
"765
[e = _TMR1H -> -> 232 `i `uc ]
[; ;megaonoff.c: 766: TMR1L=0x90;
"766
[e = _TMR1L -> -> 144 `i `uc ]
[; ;megaonoff.c: 767: T1CONbits.TMR1ON = 1;
"767
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 768: break;
"768
[e $U 591  ]
[; ;megaonoff.c: 769: case '6':
"769
[e :U 599 ]
[; ;megaonoff.c: 770: TMR1H=0xEA;
"770
[e = _TMR1H -> -> 234 `i `uc ]
[; ;megaonoff.c: 771: TMR1L=0x20;
"771
[e = _TMR1L -> -> 32 `i `uc ]
[; ;megaonoff.c: 772: T1CONbits.TMR1ON = 1;
"772
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 773: break;
"773
[e $U 591  ]
[; ;megaonoff.c: 774: case '7':
"774
[e :U 600 ]
[; ;megaonoff.c: 775: TMR1H=0xEB;
"775
[e = _TMR1H -> -> 235 `i `uc ]
[; ;megaonoff.c: 776: TMR1L=0xB0;
"776
[e = _TMR1L -> -> 176 `i `uc ]
[; ;megaonoff.c: 777: T1CONbits.TMR1ON = 1;
"777
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 778: break;
"778
[e $U 591  ]
[; ;megaonoff.c: 779: case '8':
"779
[e :U 601 ]
[; ;megaonoff.c: 780: TMR1H=0xEC;
"780
[e = _TMR1H -> -> 236 `i `uc ]
[; ;megaonoff.c: 781: TMR1L=0x78;
"781
[e = _TMR1L -> -> 120 `i `uc ]
[; ;megaonoff.c: 782: T1CONbits.TMR1ON = 1;
"782
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 783: break;
"783
[e $U 591  ]
[; ;megaonoff.c: 784: case '9':
"784
[e :U 602 ]
[; ;megaonoff.c: 785: TMR1H=0xED;
"785
[e = _TMR1H -> -> 237 `i `uc ]
[; ;megaonoff.c: 786: TMR1L=0x40;
"786
[e = _TMR1L -> -> 64 `i `uc ]
[; ;megaonoff.c: 787: T1CONbits.TMR1ON = 1;
"787
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 788: break;
"788
[e $U 591  ]
[; ;megaonoff.c: 789: default:
"789
[e :U 603 ]
[; ;megaonoff.c: 790: break;
"790
[e $U 591  ]
"791
}
[; ;megaonoff.c: 791: }
[e $U 591  ]
"737
[e :U 592 ]
[e [\ _levelofDimmer_LSB , $ -> -> 48 `ui `uc 593
 , $ -> -> 49 `ui `uc 594
 , $ -> -> 50 `ui `uc 595
 , $ -> -> 51 `ui `uc 596
 , $ -> -> 52 `ui `uc 597
 , $ -> -> 53 `ui `uc 598
 , $ -> -> 54 `ui `uc 599
 , $ -> -> 55 `ui `uc 600
 , $ -> -> 56 `ui `uc 601
 , $ -> -> 57 `ui `uc 602
 603 ]
"791
[e :U 591 ]
[; ;megaonoff.c: 792: break;
"792
[e $U 476  ]
[; ;megaonoff.c: 793: case '9':
"793
[e :U 604 ]
[; ;megaonoff.c: 795: switch(levelofDimmer_LSB)
"795
[e $U 606  ]
[; ;megaonoff.c: 796: {
"796
{
[; ;megaonoff.c: 797: case '0':
"797
[e :U 607 ]
[; ;megaonoff.c: 798: TMR1H=0xEE;
"798
[e = _TMR1H -> -> 238 `i `uc ]
[; ;megaonoff.c: 799: TMR1L=0xD0;
"799
[e = _TMR1L -> -> 208 `i `uc ]
[; ;megaonoff.c: 800: T1CONbits.TMR1ON = 1;
"800
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 801: break;
"801
[e $U 605  ]
[; ;megaonoff.c: 802: case '1':
"802
[e :U 608 ]
[; ;megaonoff.c: 803: TMR1H=0xF0;
"803
[e = _TMR1H -> -> 240 `i `uc ]
[; ;megaonoff.c: 804: TMR1L=0x60;
"804
[e = _TMR1L -> -> 96 `i `uc ]
[; ;megaonoff.c: 805: T1CONbits.TMR1ON = 1;
"805
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 806: break;
"806
[e $U 605  ]
[; ;megaonoff.c: 807: case '2':
"807
[e :U 609 ]
[; ;megaonoff.c: 808: TMR1H=0xF1;
"808
[e = _TMR1H -> -> 241 `i `uc ]
[; ;megaonoff.c: 809: TMR1L=0xF0;
"809
[e = _TMR1L -> -> 240 `i `uc ]
[; ;megaonoff.c: 810: T1CONbits.TMR1ON = 1;
"810
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 811: break;
"811
[e $U 605  ]
[; ;megaonoff.c: 812: case '3':
"812
[e :U 610 ]
[; ;megaonoff.c: 813: TMR1H=0xF3;
"813
[e = _TMR1H -> -> 243 `i `uc ]
[; ;megaonoff.c: 814: TMR1L=0x80;
"814
[e = _TMR1L -> -> 128 `i `uc ]
[; ;megaonoff.c: 815: T1CONbits.TMR1ON = 1;
"815
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 816: break;
"816
[e $U 605  ]
[; ;megaonoff.c: 817: case '4':
"817
[e :U 611 ]
[; ;megaonoff.c: 818: TMR1H=0xF5;
"818
[e = _TMR1H -> -> 245 `i `uc ]
[; ;megaonoff.c: 819: TMR1L=0x10;
"819
[e = _TMR1L -> -> 16 `i `uc ]
[; ;megaonoff.c: 820: T1CONbits.TMR1ON = 1;
"820
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 821: break;
"821
[e $U 605  ]
[; ;megaonoff.c: 822: case '5':
"822
[e :U 612 ]
[; ;megaonoff.c: 823: TMR1H=0xF6;
"823
[e = _TMR1H -> -> 246 `i `uc ]
[; ;megaonoff.c: 824: TMR1L=0xA0;
"824
[e = _TMR1L -> -> 160 `i `uc ]
[; ;megaonoff.c: 825: T1CONbits.TMR1ON = 1;
"825
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 826: break;
"826
[e $U 605  ]
[; ;megaonoff.c: 827: case '6':
"827
[e :U 613 ]
[; ;megaonoff.c: 828: TMR1H=0xF8;
"828
[e = _TMR1H -> -> 248 `i `uc ]
[; ;megaonoff.c: 829: TMR1L=0x30;
"829
[e = _TMR1L -> -> 48 `i `uc ]
[; ;megaonoff.c: 830: T1CONbits.TMR1ON = 1;
"830
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 831: break;
"831
[e $U 605  ]
[; ;megaonoff.c: 832: case '7':
"832
[e :U 614 ]
[; ;megaonoff.c: 833: TMR1H=0xF9;
"833
[e = _TMR1H -> -> 249 `i `uc ]
[; ;megaonoff.c: 834: TMR1L=0xC0;
"834
[e = _TMR1L -> -> 192 `i `uc ]
[; ;megaonoff.c: 835: T1CONbits.TMR1ON = 1;
"835
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 836: break;
"836
[e $U 605  ]
[; ;megaonoff.c: 837: case '8':
"837
[e :U 615 ]
[; ;megaonoff.c: 838: TMR1H=0xFB;
"838
[e = _TMR1H -> -> 251 `i `uc ]
[; ;megaonoff.c: 839: TMR1L=0x50;
"839
[e = _TMR1L -> -> 80 `i `uc ]
[; ;megaonoff.c: 840: T1CONbits.TMR1ON = 1;
"840
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 842: break;
"842
[e $U 605  ]
[; ;megaonoff.c: 843: case '9':
"843
[e :U 616 ]
[; ;megaonoff.c: 844: TMR1H=0xFC;
"844
[e = _TMR1H -> -> 252 `i `uc ]
[; ;megaonoff.c: 845: TMR1L=0xE0;
"845
[e = _TMR1L -> -> 224 `i `uc ]
[; ;megaonoff.c: 846: T1CONbits.TMR1ON = 1;
"846
[e = . . _T1CONbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 848: break;
"848
[e $U 605  ]
[; ;megaonoff.c: 849: default:
"849
[e :U 617 ]
[; ;megaonoff.c: 850: break;
"850
[e $U 605  ]
"851
}
[; ;megaonoff.c: 851: }
[e $U 605  ]
"795
[e :U 606 ]
[e [\ _levelofDimmer_LSB , $ -> -> 48 `ui `uc 607
 , $ -> -> 49 `ui `uc 608
 , $ -> -> 50 `ui `uc 609
 , $ -> -> 51 `ui `uc 610
 , $ -> -> 52 `ui `uc 611
 , $ -> -> 53 `ui `uc 612
 , $ -> -> 54 `ui `uc 613
 , $ -> -> 55 `ui `uc 614
 , $ -> -> 56 `ui `uc 615
 , $ -> -> 57 `ui `uc 616
 617 ]
"851
[e :U 605 ]
[; ;megaonoff.c: 852: break;
"852
[e $U 476  ]
[; ;megaonoff.c: 853: default:
"853
[e :U 618 ]
[; ;megaonoff.c: 854: break;
"854
[e $U 476  ]
"855
}
[; ;megaonoff.c: 855: }
[e $U 476  ]
"263
[e :U 477 ]
[e [\ _levelofDimmer_MSB , $ -> -> 48 `ui `uc 478
 , $ -> -> 49 `ui `uc 492
 , $ -> -> 50 `ui `uc 506
 , $ -> -> 51 `ui `uc 520
 , $ -> -> 52 `ui `uc 534
 , $ -> -> 53 `ui `uc 548
 , $ -> -> 54 `ui `uc 562
 , $ -> -> 55 `ui `uc 576
 , $ -> -> 56 `ui `uc 590
 , $ -> -> 57 `ui `uc 604
 618 ]
"855
[e :U 476 ]
"856
}
[e :U 475 ]
"857
}
[e :U 474 ]
"859
}
[e :U 473 ]
"860
}
[e :U 472 ]
[; ;megaonoff.c: 856: }
[; ;megaonoff.c: 857: }
[; ;megaonoff.c: 859: }
[; ;megaonoff.c: 860: }
[; ;megaonoff.c: 862: }
"862
[e :UE 464 ]
}
[v $root$_main `(v ~T0 @X0 0 e ]
"871
[v _main `(i ~T0 @X0 1 ef ]
{
[; ;megaonoff.c: 871: int main() {
[e :U _main ]
[f ]
[; ;megaonoff.c: 872: _delay((unsigned long)((2000)*(16000000/4000.0)));
"872
[e ( __delay (1 -> * -> -> 2000 `i `d / -> -> 16000000 `l `d .4000.0 `ul ]
[; ;megaonoff.c: 873: M1=1; M2=1; M3=1; M4=1; M5=1; M6=1; M7=1;M8=1;
"873
[e = _M1 -> -> 1 `i `ui ]
[e = _M2 -> -> 1 `i `ui ]
[e = _M3 -> -> 1 `i `ui ]
[e = _M4 -> -> 1 `i `ui ]
[e = _M5 -> -> 1 `i `ui ]
[e = _M6 -> -> 1 `i `ui ]
[e = _M7 -> -> 1 `i `ui ]
[e = _M8 -> -> 1 `i `ui ]
[; ;megaonoff.c: 874: M9=1;
"874
[e = _M9 -> -> 1 `i `ui ]
[; ;megaonoff.c: 875: GPIO_pin_Initialize();
"875
[e ( _GPIO_pin_Initialize ..  ]
[; ;megaonoff.c: 876: allPeripheralInit();
"876
[e ( _allPeripheralInit ..  ]
[; ;megaonoff.c: 878: while(1){
"878
[e :U 621 ]
{
[; ;megaonoff.c: 879: if(mainDataReceived==1){
"879
[e $ ! == _mainDataReceived -> 1 `i 623  ]
{
[; ;megaonoff.c: 880: mainDataReceived=0;
"880
[e = _mainDataReceived -> 0 `i ]
[; ;megaonoff.c: 881: if(mainReceivedDataBuffer[0]=='%' && mainReceivedDataBuffer[1]=='%' && mainReceivedDataBuffer[14]=='@' && mainReceivedDataBuffer[15]=='@'){
"881
[e $ ! && && && == -> *U + &U _mainReceivedDataBuffer * -> -> -> 0 `i `ui `ux -> -> # *U &U _mainReceivedDataBuffer `ui `ux `ui -> 37 `ui == -> *U + &U _mainReceivedDataBuffer * -> -> -> 1 `i `ui `ux -> -> # *U &U _mainReceivedDataBuffer `ui `ux `ui -> 37 `ui == -> *U + &U _mainReceivedDataBuffer * -> -> -> 14 `i `ui `ux -> -> # *U &U _mainReceivedDataBuffer `ui `ux `ui -> 64 `ui == -> *U + &U _mainReceivedDataBuffer * -> -> -> 15 `i `ui `ux -> -> # *U &U _mainReceivedDataBuffer `ui `ux `ui -> 64 `ui 624  ]
{
[; ;megaonoff.c: 882: ReceivingIndicationLedBlinking();
"882
[e ( _ReceivingIndicationLedBlinking ..  ]
[; ;megaonoff.c: 883: copyReceivedDataBuffer();
"883
[e ( _copyReceivedDataBuffer ..  ]
[; ;megaonoff.c: 885: applianceControl(tempReceivedDataBuffer[0],
[; ;megaonoff.c: 886: tempReceivedDataBuffer[1],
[; ;megaonoff.c: 887: tempReceivedDataBuffer[2],
[; ;megaonoff.c: 888: tempReceivedDataBuffer[3],
[; ;megaonoff.c: 889: tempReceivedDataBuffer[4],
[; ;megaonoff.c: 890: tempReceivedDataBuffer[5],
[; ;megaonoff.c: 891: tempReceivedDataBuffer[6]);
"891
[e ( _applianceControl (4 , , , , , , *U + &U _tempReceivedDataBuffer * -> -> -> 0 `i `ui `ux -> -> # *U &U _tempReceivedDataBuffer `ui `ux *U + &U _tempReceivedDataBuffer * -> -> -> 1 `i `ui `ux -> -> # *U &U _tempReceivedDataBuffer `ui `ux *U + &U _tempReceivedDataBuffer * -> -> -> 2 `i `ui `ux -> -> # *U &U _tempReceivedDataBuffer `ui `ux *U + &U _tempReceivedDataBuffer * -> -> -> 3 `i `ui `ux -> -> # *U &U _tempReceivedDataBuffer `ui `ux *U + &U _tempReceivedDataBuffer * -> -> -> 4 `i `ui `ux -> -> # *U &U _tempReceivedDataBuffer `ui `ux *U + &U _tempReceivedDataBuffer * -> -> -> 5 `i `ui `ux -> -> # *U &U _tempReceivedDataBuffer `ui `ux *U + &U _tempReceivedDataBuffer * -> -> -> 6 `i `ui `ux -> -> # *U &U _tempReceivedDataBuffer `ui `ux ]
"893
}
[; ;megaonoff.c: 893: }
[e $U 625  ]
"894
[e :U 624 ]
[; ;megaonoff.c: 894: else
[; ;megaonoff.c: 895: {
"895
{
[; ;megaonoff.c: 897: errorsMain("ERLS");
"897
[e ( _errorsMain (1 :s 3C ]
[; ;megaonoff.c: 898: RC1STAbits.SPEN=0;
"898
[e = . . _RC1STAbits 0 7 -> -> 0 `i `uc ]
[; ;megaonoff.c: 899: RC1STAbits.CREN = 0;
"899
[e = . . _RC1STAbits 0 4 -> -> 0 `i `uc ]
[; ;megaonoff.c: 900: for(int dataBufferCounter = 0; dataBufferCounter< 15; dataBufferCounter++)
"900
{
[v _dataBufferCounter `i ~T0 @X0 1 a ]
[e = _dataBufferCounter -> 0 `i ]
[e $ < _dataBufferCounter -> 15 `i 626  ]
[e $U 627  ]
"901
[e :U 626 ]
[; ;megaonoff.c: 901: {
{
[; ;megaonoff.c: 902: mainReceivedDataBuffer[dataBufferCounter] = '#';
"902
[e = *U + &U _mainReceivedDataBuffer * -> -> _dataBufferCounter `ui `ux -> -> # *U &U _mainReceivedDataBuffer `ui `ux -> -> 35 `ui `uc ]
"903
}
"900
[e ++ _dataBufferCounter -> 1 `i ]
[e $ < _dataBufferCounter -> 15 `i 626  ]
[e :U 627 ]
"903
}
[; ;megaonoff.c: 903: }
[; ;megaonoff.c: 904: RC1STAbits.CREN = 1;
"904
[e = . . _RC1STAbits 0 4 -> -> 1 `i `uc ]
[; ;megaonoff.c: 905: RC1STAbits.SPEN=1;
"905
[e = . . _RC1STAbits 0 7 -> -> 1 `i `uc ]
"906
}
[e :U 625 ]
"907
}
[e :U 623 ]
"921
[v _man `i ~T0 @X0 1 a ]
[; ;megaonoff.c: 906: }
[; ;megaonoff.c: 907: }
[; ;megaonoff.c: 921: int man = 1;
[e = _man -> 1 `i ]
[; ;megaonoff.c: 922: if(copy_parentalLockBuffer[1] == '0' && PORTDbits.RD6 == 0 && M1 == 0)
"922
[e $ ! && && == -> *U + &U _copy_parentalLockBuffer * -> -> -> 1 `i `ui `ux -> -> # *U &U _copy_parentalLockBuffer `ui `ux `ui -> 48 `ui == -> . . _PORTDbits 0 6 `i -> 0 `i == _M1 -> -> 0 `i `ui 629  ]
[; ;megaonoff.c: 923: {
"923
{
[; ;megaonoff.c: 924: if(man == 1)
"924
[e $ ! == _man -> 1 `i 630  ]
[; ;megaonoff.c: 925: {
"925
{
[; ;megaonoff.c: 926: SwitchOnStatustToGatway('1');
"926
[e ( _SwitchOnStatustToGatway (1 -> -> 49 `ui `uc ]
[; ;megaonoff.c: 928: TransmissionIndicationLedBlinking();
"928
[e ( _TransmissionIndicationLedBlinking ..  ]
[; ;megaonoff.c: 929: PORTEbits.RE0=1;
"929
[e = . . _PORTEbits 0 0 -> -> 1 `i `uc ]
"931
}
[e :U 630 ]
[; ;megaonoff.c: 931: }
[; ;megaonoff.c: 932: man=0;
"932
[e = _man -> 0 `i ]
[; ;megaonoff.c: 933: M1=1;
"933
[e = _M1 -> -> 1 `i `ui ]
"935
}
[e :U 629 ]
[; ;megaonoff.c: 935: }
[; ;megaonoff.c: 937: if(copy_parentalLockBuffer[1] == '0' && PORTDbits.RD6 == 1 && M1 == 1)
"937
[e $ ! && && == -> *U + &U _copy_parentalLockBuffer * -> -> -> 1 `i `ui `ux -> -> # *U &U _copy_parentalLockBuffer `ui `ux `ui -> 48 `ui == -> . . _PORTDbits 0 6 `i -> 1 `i == _M1 -> -> 1 `i `ui 631  ]
[; ;megaonoff.c: 938: {
"938
{
[; ;megaonoff.c: 940: if(man==1)
"940
[e $ ! == _man -> 1 `i 632  ]
[; ;megaonoff.c: 941: {
"941
{
[; ;megaonoff.c: 942: SwitchOffStatustToGatway('1');
"942
[e ( _SwitchOffStatustToGatway (1 -> -> 49 `ui `uc ]
[; ;megaonoff.c: 943: TransmissionIndicationLedBlinking();
"943
[e ( _TransmissionIndicationLedBlinking ..  ]
[; ;megaonoff.c: 944: PORTEbits.RE0=0;
"944
[e = . . _PORTEbits 0 0 -> -> 0 `i `uc ]
"945
}
[e :U 632 ]
[; ;megaonoff.c: 945: }
[; ;megaonoff.c: 946: man=0;
"946
[e = _man -> 0 `i ]
[; ;megaonoff.c: 947: M1=0;
"947
[e = _M1 -> -> 0 `i `ui ]
"948
}
[e :U 631 ]
[; ;megaonoff.c: 948: }
[; ;megaonoff.c: 952: if(copy_parentalLockBuffer[2] == '0' && PORTDbits.RD7 == 0 && M2 == 0)
"952
[e $ ! && && == -> *U + &U _copy_parentalLockBuffer * -> -> -> 2 `i `ui `ux -> -> # *U &U _copy_parentalLockBuffer `ui `ux `ui -> 48 `ui == -> . . _PORTDbits 0 7 `i -> 0 `i == _M2 -> -> 0 `i `ui 633  ]
[; ;megaonoff.c: 953: {
"953
{
[; ;megaonoff.c: 954: if(man==1)
"954
[e $ ! == _man -> 1 `i 634  ]
[; ;megaonoff.c: 955: {
"955
{
[; ;megaonoff.c: 956: SwitchOnStatustToGatway('2');
"956
[e ( _SwitchOnStatustToGatway (1 -> -> 50 `ui `uc ]
[; ;megaonoff.c: 957: TransmissionIndicationLedBlinking();
"957
[e ( _TransmissionIndicationLedBlinking ..  ]
[; ;megaonoff.c: 958: PORTEbits.RE1=1;
"958
[e = . . _PORTEbits 0 1 -> -> 1 `i `uc ]
"959
}
[e :U 634 ]
[; ;megaonoff.c: 959: }
[; ;megaonoff.c: 960: man=0;
"960
[e = _man -> 0 `i ]
[; ;megaonoff.c: 961: M2=1;
"961
[e = _M2 -> -> 1 `i `ui ]
"962
}
[e :U 633 ]
[; ;megaonoff.c: 962: }
[; ;megaonoff.c: 964: if(copy_parentalLockBuffer[2] == '0' && PORTDbits.RD7 == 1 && M2 == 1)
"964
[e $ ! && && == -> *U + &U _copy_parentalLockBuffer * -> -> -> 2 `i `ui `ux -> -> # *U &U _copy_parentalLockBuffer `ui `ux `ui -> 48 `ui == -> . . _PORTDbits 0 7 `i -> 1 `i == _M2 -> -> 1 `i `ui 635  ]
[; ;megaonoff.c: 965: {
"965
{
[; ;megaonoff.c: 966: if(man==1)
"966
[e $ ! == _man -> 1 `i 636  ]
[; ;megaonoff.c: 967: {
"967
{
[; ;megaonoff.c: 968: SwitchOffStatustToGatway('2');
"968
[e ( _SwitchOffStatustToGatway (1 -> -> 50 `ui `uc ]
[; ;megaonoff.c: 969: TransmissionIndicationLedBlinking();
"969
[e ( _TransmissionIndicationLedBlinking ..  ]
[; ;megaonoff.c: 970: PORTEbits.RE1=0;
"970
[e = . . _PORTEbits 0 1 -> -> 0 `i `uc ]
"971
}
[e :U 636 ]
[; ;megaonoff.c: 971: }
[; ;megaonoff.c: 972: man=0;
"972
[e = _man -> 0 `i ]
[; ;megaonoff.c: 973: M2=0;
"973
[e = _M2 -> -> 0 `i `ui ]
"974
}
[e :U 635 ]
[; ;megaonoff.c: 974: }
[; ;megaonoff.c: 979: if(copy_parentalLockBuffer[3] == '0' && PORTBbits.RB0 == 0 && M3 == 0)
"979
[e $ ! && && == -> *U + &U _copy_parentalLockBuffer * -> -> -> 3 `i `ui `ux -> -> # *U &U _copy_parentalLockBuffer `ui `ux `ui -> 48 `ui == -> . . _PORTBbits 0 0 `i -> 0 `i == _M3 -> -> 0 `i `ui 637  ]
[; ;megaonoff.c: 980: {
"980
{
[; ;megaonoff.c: 981: if(man == 1)
"981
[e $ ! == _man -> 1 `i 638  ]
[; ;megaonoff.c: 982: {
"982
{
[; ;megaonoff.c: 983: SwitchOnStatustToGatway('3');
"983
[e ( _SwitchOnStatustToGatway (1 -> -> 51 `ui `uc ]
[; ;megaonoff.c: 984: TransmissionIndicationLedBlinking();
"984
[e ( _TransmissionIndicationLedBlinking ..  ]
[; ;megaonoff.c: 985: PORTGbits.RG0=1;
"985
[e = . . _PORTGbits 0 0 -> -> 1 `i `uc ]
"986
}
[e :U 638 ]
[; ;megaonoff.c: 986: }
[; ;megaonoff.c: 987: man=0;
"987
[e = _man -> 0 `i ]
[; ;megaonoff.c: 988: M3=1;
"988
[e = _M3 -> -> 1 `i `ui ]
"990
}
[e :U 637 ]
[; ;megaonoff.c: 990: }
[; ;megaonoff.c: 992: if(copy_parentalLockBuffer[3] == '0' && PORTBbits.RB0 == 1 && M3 == 1)
"992
[e $ ! && && == -> *U + &U _copy_parentalLockBuffer * -> -> -> 3 `i `ui `ux -> -> # *U &U _copy_parentalLockBuffer `ui `ux `ui -> 48 `ui == -> . . _PORTBbits 0 0 `i -> 1 `i == _M3 -> -> 1 `i `ui 639  ]
[; ;megaonoff.c: 993: {
"993
{
[; ;megaonoff.c: 994: if(man==1)
"994
[e $ ! == _man -> 1 `i 640  ]
[; ;megaonoff.c: 995: {
"995
{
[; ;megaonoff.c: 996: SwitchOffStatustToGatway('3');
"996
[e ( _SwitchOffStatustToGatway (1 -> -> 51 `ui `uc ]
[; ;megaonoff.c: 998: TransmissionIndicationLedBlinking();
"998
[e ( _TransmissionIndicationLedBlinking ..  ]
[; ;megaonoff.c: 999: PORTGbits.RG0=0;
"999
[e = . . _PORTGbits 0 0 -> -> 0 `i `uc ]
"1000
}
[e :U 640 ]
[; ;megaonoff.c: 1000: }
[; ;megaonoff.c: 1001: man=0;
"1001
[e = _man -> 0 `i ]
[; ;megaonoff.c: 1002: M3=0;
"1002
[e = _M3 -> -> 0 `i `ui ]
"1004
}
[e :U 639 ]
[; ;megaonoff.c: 1004: }
[; ;megaonoff.c: 1009: if(copy_parentalLockBuffer[4] == '0' && PORTBbits.RB1 == 0 && M4 == 0)
"1009
[e $ ! && && == -> *U + &U _copy_parentalLockBuffer * -> -> -> 4 `i `ui `ux -> -> # *U &U _copy_parentalLockBuffer `ui `ux `ui -> 48 `ui == -> . . _PORTBbits 0 1 `i -> 0 `i == _M4 -> -> 0 `i `ui 641  ]
[; ;megaonoff.c: 1010: {
"1010
{
[; ;megaonoff.c: 1011: if(man==1)
"1011
[e $ ! == _man -> 1 `i 642  ]
[; ;megaonoff.c: 1012: {
"1012
{
[; ;megaonoff.c: 1013: SwitchOnStatustToGatway('4');
"1013
[e ( _SwitchOnStatustToGatway (1 -> -> 52 `ui `uc ]
[; ;megaonoff.c: 1014: TransmissionIndicationLedBlinking();
"1014
[e ( _TransmissionIndicationLedBlinking ..  ]
[; ;megaonoff.c: 1015: PORTGbits.RG3=1;
"1015
[e = . . _PORTGbits 0 3 -> -> 1 `i `uc ]
"1016
}
[e :U 642 ]
[; ;megaonoff.c: 1016: }
[; ;megaonoff.c: 1017: man=0;
"1017
[e = _man -> 0 `i ]
[; ;megaonoff.c: 1018: M4=1;
"1018
[e = _M4 -> -> 1 `i `ui ]
"1020
}
[e :U 641 ]
[; ;megaonoff.c: 1020: }
[; ;megaonoff.c: 1022: if(copy_parentalLockBuffer[4] == '0' && PORTBbits.RB1 == 1 && M4 == 1)
"1022
[e $ ! && && == -> *U + &U _copy_parentalLockBuffer * -> -> -> 4 `i `ui `ux -> -> # *U &U _copy_parentalLockBuffer `ui `ux `ui -> 48 `ui == -> . . _PORTBbits 0 1 `i -> 1 `i == _M4 -> -> 1 `i `ui 643  ]
[; ;megaonoff.c: 1023: {
"1023
{
[; ;megaonoff.c: 1024: if(man==1)
"1024
[e $ ! == _man -> 1 `i 644  ]
[; ;megaonoff.c: 1025: {
"1025
{
[; ;megaonoff.c: 1027: SwitchOffStatustToGatway('4');
"1027
[e ( _SwitchOffStatustToGatway (1 -> -> 52 `ui `uc ]
[; ;megaonoff.c: 1028: TransmissionIndicationLedBlinking();
"1028
[e ( _TransmissionIndicationLedBlinking ..  ]
[; ;megaonoff.c: 1029: PORTGbits.RG3=0;
"1029
[e = . . _PORTGbits 0 3 -> -> 0 `i `uc ]
"1030
}
[e :U 644 ]
[; ;megaonoff.c: 1030: }
[; ;megaonoff.c: 1031: man=0;
"1031
[e = _man -> 0 `i ]
[; ;megaonoff.c: 1032: M4=0;
"1032
[e = _M4 -> -> 0 `i `ui ]
"1034
}
[e :U 643 ]
[; ;megaonoff.c: 1034: }
[; ;megaonoff.c: 1036: if(copy_parentalLockBuffer[5] == '0' && PORTBbits.RB2 == 0 && M5 == 0)
"1036
[e $ ! && && == -> *U + &U _copy_parentalLockBuffer * -> -> -> 5 `i `ui `ux -> -> # *U &U _copy_parentalLockBuffer `ui `ux `ui -> 48 `ui == -> . . _PORTBbits 0 2 `i -> 0 `i == _M5 -> -> 0 `i `ui 645  ]
[; ;megaonoff.c: 1037: {
"1037
{
[; ;megaonoff.c: 1038: if(man==1)
"1038
[e $ ! == _man -> 1 `i 646  ]
[; ;megaonoff.c: 1039: {
"1039
{
[; ;megaonoff.c: 1040: SwitchOnStatustToGatway('5');
"1040
[e ( _SwitchOnStatustToGatway (1 -> -> 53 `ui `uc ]
[; ;megaonoff.c: 1041: TransmissionIndicationLedBlinking();
"1041
[e ( _TransmissionIndicationLedBlinking ..  ]
[; ;megaonoff.c: 1042: PORTGbits.RG4=1;
"1042
[e = . . _PORTGbits 0 4 -> -> 1 `i `uc ]
"1043
}
[e :U 646 ]
[; ;megaonoff.c: 1043: }
[; ;megaonoff.c: 1044: man=0;
"1044
[e = _man -> 0 `i ]
[; ;megaonoff.c: 1045: M5=1;
"1045
[e = _M5 -> -> 1 `i `ui ]
"1047
}
[e :U 645 ]
[; ;megaonoff.c: 1047: }
[; ;megaonoff.c: 1049: if(copy_parentalLockBuffer[5] == '0' && PORTBbits.RB2 == 1 && M5 == 1)
"1049
[e $ ! && && == -> *U + &U _copy_parentalLockBuffer * -> -> -> 5 `i `ui `ux -> -> # *U &U _copy_parentalLockBuffer `ui `ux `ui -> 48 `ui == -> . . _PORTBbits 0 2 `i -> 1 `i == _M5 -> -> 1 `i `ui 647  ]
[; ;megaonoff.c: 1050: {
"1050
{
[; ;megaonoff.c: 1051: if(man==1)
"1051
[e $ ! == _man -> 1 `i 648  ]
[; ;megaonoff.c: 1052: {
"1052
{
[; ;megaonoff.c: 1054: SwitchOffStatustToGatway('5');
"1054
[e ( _SwitchOffStatustToGatway (1 -> -> 53 `ui `uc ]
[; ;megaonoff.c: 1055: TransmissionIndicationLedBlinking();
"1055
[e ( _TransmissionIndicationLedBlinking ..  ]
[; ;megaonoff.c: 1056: PORTGbits.RG4=0;
"1056
[e = . . _PORTGbits 0 4 -> -> 0 `i `uc ]
"1057
}
[e :U 648 ]
[; ;megaonoff.c: 1057: }
[; ;megaonoff.c: 1058: man=0;
"1058
[e = _man -> 0 `i ]
[; ;megaonoff.c: 1059: M5=0;
"1059
[e = _M5 -> -> 0 `i `ui ]
"1061
}
[e :U 647 ]
[; ;megaonoff.c: 1061: }
[; ;megaonoff.c: 1064: if(copy_parentalLockBuffer[6] == '0' && PORTBbits.RB3 == 0 && M6 == 0)
"1064
[e $ ! && && == -> *U + &U _copy_parentalLockBuffer * -> -> -> 6 `i `ui `ux -> -> # *U &U _copy_parentalLockBuffer `ui `ux `ui -> 48 `ui == -> . . _PORTBbits 0 3 `i -> 0 `i == _M6 -> -> 0 `i `ui 649  ]
[; ;megaonoff.c: 1065: {
"1065
{
[; ;megaonoff.c: 1066: if(man==1)
"1066
[e $ ! == _man -> 1 `i 650  ]
[; ;megaonoff.c: 1067: {
"1067
{
[; ;megaonoff.c: 1068: SwitchOnStatustToGatway('6');
"1068
[e ( _SwitchOnStatustToGatway (1 -> -> 54 `ui `uc ]
[; ;megaonoff.c: 1069: TransmissionIndicationLedBlinking();
"1069
[e ( _TransmissionIndicationLedBlinking ..  ]
[; ;megaonoff.c: 1070: PORTFbits.RF6=1;
"1070
[e = . . _PORTFbits 0 6 -> -> 1 `i `uc ]
"1071
}
[e :U 650 ]
[; ;megaonoff.c: 1071: }
[; ;megaonoff.c: 1072: man=0;
"1072
[e = _man -> 0 `i ]
[; ;megaonoff.c: 1073: M6=1;
"1073
[e = _M6 -> -> 1 `i `ui ]
"1075
}
[e :U 649 ]
[; ;megaonoff.c: 1075: }
[; ;megaonoff.c: 1077: if(copy_parentalLockBuffer[6] == '0' && PORTBbits.RB3 == 1 && M6 == 1)
"1077
[e $ ! && && == -> *U + &U _copy_parentalLockBuffer * -> -> -> 6 `i `ui `ux -> -> # *U &U _copy_parentalLockBuffer `ui `ux `ui -> 48 `ui == -> . . _PORTBbits 0 3 `i -> 1 `i == _M6 -> -> 1 `i `ui 651  ]
[; ;megaonoff.c: 1078: {
"1078
{
[; ;megaonoff.c: 1079: if(man==1)
"1079
[e $ ! == _man -> 1 `i 652  ]
[; ;megaonoff.c: 1080: {
"1080
{
[; ;megaonoff.c: 1082: SwitchOffStatustToGatway('6');
"1082
[e ( _SwitchOffStatustToGatway (1 -> -> 54 `ui `uc ]
[; ;megaonoff.c: 1083: TransmissionIndicationLedBlinking();
"1083
[e ( _TransmissionIndicationLedBlinking ..  ]
[; ;megaonoff.c: 1084: PORTFbits.RF6=0;
"1084
[e = . . _PORTFbits 0 6 -> -> 0 `i `uc ]
"1085
}
[e :U 652 ]
[; ;megaonoff.c: 1085: }
[; ;megaonoff.c: 1086: man=0;
"1086
[e = _man -> 0 `i ]
[; ;megaonoff.c: 1087: M6=0;
"1087
[e = _M6 -> -> 0 `i `ui ]
"1089
}
[e :U 651 ]
[; ;megaonoff.c: 1089: }
[; ;megaonoff.c: 1093: if(copy_parentalLockBuffer[7] == '0' && PORTBbits.RB4 == 0 && M7 == 0)
"1093
[e $ ! && && == -> *U + &U _copy_parentalLockBuffer * -> -> -> 7 `i `ui `ux -> -> # *U &U _copy_parentalLockBuffer `ui `ux `ui -> 48 `ui == -> . . _PORTBbits 0 4 `i -> 0 `i == _M7 -> -> 0 `i `ui 653  ]
[; ;megaonoff.c: 1094: {
"1094
{
[; ;megaonoff.c: 1095: if(man==1)
"1095
[e $ ! == _man -> 1 `i 654  ]
[; ;megaonoff.c: 1096: {
"1096
{
[; ;megaonoff.c: 1097: SwitchOnStatustToGatway('7');
"1097
[e ( _SwitchOnStatustToGatway (1 -> -> 55 `ui `uc ]
[; ;megaonoff.c: 1098: TransmissionIndicationLedBlinking();
"1098
[e ( _TransmissionIndicationLedBlinking ..  ]
[; ;megaonoff.c: 1099: PORTFbits.RF5=1;
"1099
[e = . . _PORTFbits 0 5 -> -> 1 `i `uc ]
"1100
}
[e :U 654 ]
[; ;megaonoff.c: 1100: }
[; ;megaonoff.c: 1101: man=0;
"1101
[e = _man -> 0 `i ]
[; ;megaonoff.c: 1102: M7=1;
"1102
[e = _M7 -> -> 1 `i `ui ]
"1104
}
[e :U 653 ]
[; ;megaonoff.c: 1104: }
[; ;megaonoff.c: 1106: if(copy_parentalLockBuffer[7] == '0' && PORTBbits.RB4 == 1 && M7 == 1)
"1106
[e $ ! && && == -> *U + &U _copy_parentalLockBuffer * -> -> -> 7 `i `ui `ux -> -> # *U &U _copy_parentalLockBuffer `ui `ux `ui -> 48 `ui == -> . . _PORTBbits 0 4 `i -> 1 `i == _M7 -> -> 1 `i `ui 655  ]
[; ;megaonoff.c: 1107: {
"1107
{
[; ;megaonoff.c: 1108: if(man==1)
"1108
[e $ ! == _man -> 1 `i 656  ]
[; ;megaonoff.c: 1109: {
"1109
{
[; ;megaonoff.c: 1111: SwitchOffStatustToGatway('7');
"1111
[e ( _SwitchOffStatustToGatway (1 -> -> 55 `ui `uc ]
[; ;megaonoff.c: 1112: TransmissionIndicationLedBlinking();
"1112
[e ( _TransmissionIndicationLedBlinking ..  ]
[; ;megaonoff.c: 1113: PORTFbits.RF5=0;
"1113
[e = . . _PORTFbits 0 5 -> -> 0 `i `uc ]
"1114
}
[e :U 656 ]
[; ;megaonoff.c: 1114: }
[; ;megaonoff.c: 1115: man=0;
"1115
[e = _man -> 0 `i ]
[; ;megaonoff.c: 1116: M7=0;
"1116
[e = _M7 -> -> 0 `i `ui ]
"1118
}
[e :U 655 ]
[; ;megaonoff.c: 1118: }
[; ;megaonoff.c: 1123: if(copy_parentalLockBuffer[8] == '0' && PORTBbits.RB5 == 0 && M8 == 0)
"1123
[e $ ! && && == -> *U + &U _copy_parentalLockBuffer * -> -> -> 8 `i `ui `ux -> -> # *U &U _copy_parentalLockBuffer `ui `ux `ui -> 48 `ui == -> . . _PORTBbits 0 5 `i -> 0 `i == _M8 -> -> 0 `i `ui 657  ]
[; ;megaonoff.c: 1124: {
"1124
{
[; ;megaonoff.c: 1125: if(man==1)
"1125
[e $ ! == _man -> 1 `i 658  ]
[; ;megaonoff.c: 1126: {
"1126
{
[; ;megaonoff.c: 1127: SwitchOnStatustToGatway('8');
"1127
[e ( _SwitchOnStatustToGatway (1 -> -> 56 `ui `uc ]
[; ;megaonoff.c: 1128: TransmissionIndicationLedBlinking();
"1128
[e ( _TransmissionIndicationLedBlinking ..  ]
[; ;megaonoff.c: 1129: PORTFbits.RF4=1;
"1129
[e = . . _PORTFbits 0 4 -> -> 1 `i `uc ]
"1130
}
[e :U 658 ]
[; ;megaonoff.c: 1130: }
[; ;megaonoff.c: 1131: man=0;
"1131
[e = _man -> 0 `i ]
[; ;megaonoff.c: 1132: M8=1;
"1132
[e = _M8 -> -> 1 `i `ui ]
"1134
}
[e :U 657 ]
[; ;megaonoff.c: 1134: }
[; ;megaonoff.c: 1136: if(copy_parentalLockBuffer[8] == '0' && PORTBbits.RB5 == 1 && M8 == 1)
"1136
[e $ ! && && == -> *U + &U _copy_parentalLockBuffer * -> -> -> 8 `i `ui `ux -> -> # *U &U _copy_parentalLockBuffer `ui `ux `ui -> 48 `ui == -> . . _PORTBbits 0 5 `i -> 1 `i == _M8 -> -> 1 `i `ui 659  ]
[; ;megaonoff.c: 1137: {
"1137
{
[; ;megaonoff.c: 1138: if(man==1)
"1138
[e $ ! == _man -> 1 `i 660  ]
[; ;megaonoff.c: 1139: {
"1139
{
[; ;megaonoff.c: 1141: SwitchOffStatustToGatway('8');
"1141
[e ( _SwitchOffStatustToGatway (1 -> -> 56 `ui `uc ]
[; ;megaonoff.c: 1142: TransmissionIndicationLedBlinking();
"1142
[e ( _TransmissionIndicationLedBlinking ..  ]
[; ;megaonoff.c: 1143: PORTFbits.RF4=0;
"1143
[e = . . _PORTFbits 0 4 -> -> 0 `i `uc ]
"1144
}
[e :U 660 ]
[; ;megaonoff.c: 1144: }
[; ;megaonoff.c: 1145: man=0;
"1145
[e = _man -> 0 `i ]
[; ;megaonoff.c: 1146: M8=0;
"1146
[e = _M8 -> -> 0 `i `ui ]
"1148
}
[e :U 659 ]
[; ;megaonoff.c: 1148: }
[; ;megaonoff.c: 1150: if(copy_parentalLockBuffer[9] == '0' && PORTDbits.RD5 == 0 && M9 == 0)
"1150
[e $ ! && && == -> *U + &U _copy_parentalLockBuffer * -> -> -> 9 `i `ui `ux -> -> # *U &U _copy_parentalLockBuffer `ui `ux `ui -> 48 `ui == -> . . _PORTDbits 0 5 `i -> 0 `i == _M9 -> -> 0 `i `ui 661  ]
[; ;megaonoff.c: 1151: {
"1151
{
[; ;megaonoff.c: 1152: if(man==1)
"1152
[e $ ! == _man -> 1 `i 662  ]
[; ;megaonoff.c: 1153: {
"1153
{
[; ;megaonoff.c: 1155: start_PWM_Generation_in_ISR_FLAG = 0;
"1155
[e = _start_PWM_Generation_in_ISR_FLAG -> 0 `i ]
[; ;megaonoff.c: 1156: SwitchOnStatustToGatway('9');
"1156
[e ( _SwitchOnStatustToGatway (1 -> -> 57 `ui `uc ]
[; ;megaonoff.c: 1157: TransmissionIndicationLedBlinking();
"1157
[e ( _TransmissionIndicationLedBlinking ..  ]
[; ;megaonoff.c: 1158: PORTFbits.RF3=1;
"1158
[e = . . _PORTFbits 0 3 -> -> 1 `i `uc ]
"1159
}
[e :U 662 ]
[; ;megaonoff.c: 1159: }
[; ;megaonoff.c: 1160: man=0;
"1160
[e = _man -> 0 `i ]
[; ;megaonoff.c: 1161: M9=1;
"1161
[e = _M9 -> -> 1 `i `ui ]
"1163
}
[e :U 661 ]
[; ;megaonoff.c: 1163: }
[; ;megaonoff.c: 1165: if(copy_parentalLockBuffer[9] == '0' && PORTDbits.RD5 == 1 && M9 == 1)
"1165
[e $ ! && && == -> *U + &U _copy_parentalLockBuffer * -> -> -> 9 `i `ui `ux -> -> # *U &U _copy_parentalLockBuffer `ui `ux `ui -> 48 `ui == -> . . _PORTDbits 0 5 `i -> 1 `i == _M9 -> -> 1 `i `ui 663  ]
[; ;megaonoff.c: 1166: {
"1166
{
[; ;megaonoff.c: 1167: if(man==1)
"1167
[e $ ! == _man -> 1 `i 664  ]
[; ;megaonoff.c: 1168: {
"1168
{
[; ;megaonoff.c: 1170: SwitchOffStatustToGatway('9');
"1170
[e ( _SwitchOffStatustToGatway (1 -> -> 57 `ui `uc ]
[; ;megaonoff.c: 1171: TransmissionIndicationLedBlinking();
"1171
[e ( _TransmissionIndicationLedBlinking ..  ]
[; ;megaonoff.c: 1172: PORTFbits.RF3=0;
"1172
[e = . . _PORTFbits 0 3 -> -> 0 `i `uc ]
"1173
}
[e :U 664 ]
[; ;megaonoff.c: 1173: }
[; ;megaonoff.c: 1174: man=0;
"1174
[e = _man -> 0 `i ]
[; ;megaonoff.c: 1175: M9=0;
"1175
[e = _M9 -> -> 0 `i `ui ]
"1177
}
[e :U 663 ]
"1180
}
[e :U 620 ]
"878
[e $U 621  ]
[e :U 622 ]
[; ;megaonoff.c: 1177: }
[; ;megaonoff.c: 1180: }
[; ;megaonoff.c: 1181: }
"1181
[e :UE 619 ]
}
"1183
[v _applianceControl `(v ~T0 @X0 1 ef7`uc`uc`uc`uc`uc`uc`uc ]
"1184
{
[; ;megaonoff.c: 1183: void applianceControl(char charSwitchMSB, char charSwitchLSB, char charSwitchSTATE, char chDimmerSpeedMSB, char chDimmerSpeedLSB,
[; ;megaonoff.c: 1184: char charParentalControl, char charFinalFrameState){
[e :U _applianceControl ]
"1183
[v _charSwitchMSB `uc ~T0 @X0 1 r1 ]
[v _charSwitchLSB `uc ~T0 @X0 1 r2 ]
[v _charSwitchSTATE `uc ~T0 @X0 1 r3 ]
[v _chDimmerSpeedMSB `uc ~T0 @X0 1 r4 ]
[v _chDimmerSpeedLSB `uc ~T0 @X0 1 r5 ]
"1184
[v _charParentalControl `uc ~T0 @X0 1 r6 ]
[v _charFinalFrameState `uc ~T0 @X0 1 r7 ]
[f ]
"1187
[v _integerSwitchNumber `i ~T0 @X0 1 a ]
[; ;megaonoff.c: 1187: int integerSwitchNumber = 0;
[e = _integerSwitchNumber -> 0 `i ]
"1188
[v _integerSwitchState `i ~T0 @X0 1 a ]
[; ;megaonoff.c: 1188: int integerSwitchState = 0;
[e = _integerSwitchState -> 0 `i ]
"1189
[v _integerSpeed `i ~T0 @X0 1 a ]
[; ;megaonoff.c: 1189: int integerSpeed = 0;
[e = _integerSpeed -> 0 `i ]
"1190
[v _currentStateBufferPositions `i ~T0 @X0 1 a ]
[; ;megaonoff.c: 1190: int currentStateBufferPositions=0;
[e = _currentStateBufferPositions -> 0 `i ]
[v F3734 `uc ~T0 @X0 -> 2 `i s ]
[i F3734
:U ..
-> 35 `c
-> 0 `c
..
]
"1193
[v _switchNumberStringBuffer `uc ~T0 @X0 -> 2 `i a ]
[; ;megaonoff.c: 1193: char switchNumberStringBuffer[2]="#";
[e = _switchNumberStringBuffer F3734 ]
[v F3736 `uc ~T0 @X0 -> 2 `i s ]
[i F3736
:U ..
-> 35 `c
-> 0 `c
..
]
"1194
[v _dimmerSpeedStringBuffer `uc ~T0 @X0 -> 2 `i a ]
[; ;megaonoff.c: 1194: char dimmerSpeedStringBuffer[2]="#";
[e = _dimmerSpeedStringBuffer F3736 ]
[; ;megaonoff.c: 1196: switchNumberStringBuffer[0]=charSwitchMSB;
"1196
[e = *U + &U _switchNumberStringBuffer * -> -> -> 0 `i `ui `ux -> -> # *U &U _switchNumberStringBuffer `ui `ux _charSwitchMSB ]
[; ;megaonoff.c: 1197: switchNumberStringBuffer[1]=charSwitchLSB;
"1197
[e = *U + &U _switchNumberStringBuffer * -> -> -> 1 `i `ui `ux -> -> # *U &U _switchNumberStringBuffer `ui `ux _charSwitchLSB ]
[; ;megaonoff.c: 1198: integerSwitchNumber = atoi(switchNumberStringBuffer);
"1198
[e = _integerSwitchNumber ( _atoi (1 -> &U _switchNumberStringBuffer `*Cuc ]
[; ;megaonoff.c: 1202: integerSwitchState = charSwitchSTATE-'0';
"1202
[e = _integerSwitchState -> - -> _charSwitchSTATE `ui -> 48 `ui `i ]
[; ;megaonoff.c: 1205: dimmerSpeedStringBuffer[0]=chDimmerSpeedMSB;
"1205
[e = *U + &U _dimmerSpeedStringBuffer * -> -> -> 0 `i `ui `ux -> -> # *U &U _dimmerSpeedStringBuffer `ui `ux _chDimmerSpeedMSB ]
[; ;megaonoff.c: 1206: dimmerSpeedStringBuffer[1]=chDimmerSpeedLSB;
"1206
[e = *U + &U _dimmerSpeedStringBuffer * -> -> -> 1 `i `ui `ux -> -> # *U &U _dimmerSpeedStringBuffer `ui `ux _chDimmerSpeedLSB ]
[; ;megaonoff.c: 1207: integerSpeed = atoi(dimmerSpeedStringBuffer);
"1207
[e = _integerSpeed ( _atoi (1 -> &U _dimmerSpeedStringBuffer `*Cuc ]
[; ;megaonoff.c: 1211: parentalLockBuffer[integerSwitchNumber] = charParentalControl;
"1211
[e = *U + &U _parentalLockBuffer * -> -> _integerSwitchNumber `ui `ux -> -> # *U &U _parentalLockBuffer `ui `ux _charParentalControl ]
[; ;megaonoff.c: 1212: copy_parentalLockBuffer[integerSwitchNumber]=parentalLockBuffer[integerSwitchNumber];
"1212
[e = *U + &U _copy_parentalLockBuffer * -> -> _integerSwitchNumber `ui `ux -> -> # *U &U _copy_parentalLockBuffer `ui `ux *U + &U _parentalLockBuffer * -> -> _integerSwitchNumber `ui `ux -> -> # *U &U _parentalLockBuffer `ui `ux ]
[; ;megaonoff.c: 1215: currentStateBufferPositions = ((1+4*(integerSwitchNumber))-5);
"1215
[e = _currentStateBufferPositions - + -> 1 `i * -> 4 `i _integerSwitchNumber -> 5 `i ]
[; ;megaonoff.c: 1216: currentStateBuffer[currentStateBufferPositions++] = 'G';
"1216
[e = *U + &U _currentStateBuffer * -> -> ++ _currentStateBufferPositions -> 1 `i `ui `ux -> -> # *U &U _currentStateBuffer `ui `ux -> -> 71 `ui `uc ]
[; ;megaonoff.c: 1217: currentStateBuffer[currentStateBufferPositions++] = charSwitchSTATE;
"1217
[e = *U + &U _currentStateBuffer * -> -> ++ _currentStateBufferPositions -> 1 `i `ui `ux -> -> # *U &U _currentStateBuffer `ui `ux _charSwitchSTATE ]
[; ;megaonoff.c: 1218: currentStateBuffer[currentStateBufferPositions++] = charSwitchMSB;
"1218
[e = *U + &U _currentStateBuffer * -> -> ++ _currentStateBufferPositions -> 1 `i `ui `ux -> -> # *U &U _currentStateBuffer `ui `ux _charSwitchMSB ]
[; ;megaonoff.c: 1219: currentStateBuffer[currentStateBufferPositions] = charSwitchLSB;
"1219
[e = *U + &U _currentStateBuffer * -> -> _currentStateBufferPositions `ui `ux -> -> # *U &U _currentStateBuffer `ui `ux _charSwitchLSB ]
[; ;megaonoff.c: 1221: currentStateBufferPositions-=3;
"1221
[e =- _currentStateBufferPositions -> 3 `i ]
[; ;megaonoff.c: 1222: if(charFinalFrameState=='1')
"1222
[e $ ! == -> _charFinalFrameState `ui -> 49 `ui 666  ]
[; ;megaonoff.c: 1223: {
"1223
{
[; ;megaonoff.c: 1224: sendAcknowledgment(currentStateBuffer+currentStateBufferPositions);
"1224
[e ( _sendAcknowledgment (1 + &U _currentStateBuffer * -> _currentStateBufferPositions `x -> -> # *U &U _currentStateBuffer `i `x ]
"1225
}
[e :U 666 ]
[; ;megaonoff.c: 1225: }
[; ;megaonoff.c: 1227: switch(integerSwitchNumber){
"1227
[e $U 668  ]
{
[; ;megaonoff.c: 1228: case 1:
"1228
[e :U 669 ]
[; ;megaonoff.c: 1229: {
"1229
{
[; ;megaonoff.c: 1230: PORTEbits.RE0 = integerSwitchState;
"1230
[e = . . _PORTEbits 0 0 -> _integerSwitchState `uc ]
"1231
}
[; ;megaonoff.c: 1231: }break;
[e $U 667  ]
[; ;megaonoff.c: 1233: case 2:
"1233
[e :U 670 ]
[; ;megaonoff.c: 1234: {
"1234
{
[; ;megaonoff.c: 1235: PORTEbits.RE1 = integerSwitchState;
"1235
[e = . . _PORTEbits 0 1 -> _integerSwitchState `uc ]
"1237
}
[; ;megaonoff.c: 1237: } break;
[e $U 667  ]
[; ;megaonoff.c: 1238: case 3:
"1238
[e :U 671 ]
[; ;megaonoff.c: 1239: {
"1239
{
[; ;megaonoff.c: 1240: PORTGbits.RG0 = integerSwitchState;
"1240
[e = . . _PORTGbits 0 0 -> _integerSwitchState `uc ]
"1242
}
[; ;megaonoff.c: 1242: } break;
[e $U 667  ]
[; ;megaonoff.c: 1244: case 4:
"1244
[e :U 672 ]
[; ;megaonoff.c: 1245: {
"1245
{
[; ;megaonoff.c: 1246: PORTGbits.RG3 = integerSwitchState;
"1246
[e = . . _PORTGbits 0 3 -> _integerSwitchState `uc ]
"1247
}
[; ;megaonoff.c: 1247: }break;
[e $U 667  ]
[; ;megaonoff.c: 1248: case 5:
"1248
[e :U 673 ]
[; ;megaonoff.c: 1249: {
"1249
{
[; ;megaonoff.c: 1250: PORTGbits.RG4 = integerSwitchState;
"1250
[e = . . _PORTGbits 0 4 -> _integerSwitchState `uc ]
"1251
}
[; ;megaonoff.c: 1251: }break;
[e $U 667  ]
[; ;megaonoff.c: 1252: case 6:
"1252
[e :U 674 ]
[; ;megaonoff.c: 1253: {
"1253
{
[; ;megaonoff.c: 1254: PORTFbits.RF6 = integerSwitchState;
"1254
[e = . . _PORTFbits 0 6 -> _integerSwitchState `uc ]
"1255
}
[; ;megaonoff.c: 1255: }break;
[e $U 667  ]
[; ;megaonoff.c: 1257: case 7:
"1257
[e :U 675 ]
[; ;megaonoff.c: 1258: {
"1258
{
[; ;megaonoff.c: 1259: PORTFbits.RF5 = integerSwitchState;
"1259
[e = . . _PORTFbits 0 5 -> _integerSwitchState `uc ]
"1260
}
[; ;megaonoff.c: 1260: }break;
[e $U 667  ]
[; ;megaonoff.c: 1262: case 8:
"1262
[e :U 676 ]
[; ;megaonoff.c: 1263: {
"1263
{
[; ;megaonoff.c: 1264: PORTFbits.RF4 = integerSwitchState;
"1264
[e = . . _PORTFbits 0 4 -> _integerSwitchState `uc ]
"1265
}
[; ;megaonoff.c: 1265: }break;
[e $U 667  ]
[; ;megaonoff.c: 1266: case 9:{
"1266
[e :U 677 ]
{
[; ;megaonoff.c: 1267: start_PWM_Generation_in_ISR_FLAG = integerSwitchState;
"1267
[e = _start_PWM_Generation_in_ISR_FLAG _integerSwitchState ]
[; ;megaonoff.c: 1268: switch(integerSwitchState){
"1268
[e $U 679  ]
{
[; ;megaonoff.c: 1269: case 0:
"1269
[e :U 680 ]
[; ;megaonoff.c: 1270: PORTFbits.RF3=1;
"1270
[e = . . _PORTFbits 0 3 -> -> 1 `i `uc ]
[; ;megaonoff.c: 1271: break;
"1271
[e $U 678  ]
[; ;megaonoff.c: 1272: case 1:
"1272
[e :U 681 ]
[; ;megaonoff.c: 1273: levelofDimmer_MSB = chDimmerSpeedMSB;
"1273
[e = _levelofDimmer_MSB _chDimmerSpeedMSB ]
[; ;megaonoff.c: 1274: levelofDimmer_LSB = chDimmerSpeedLSB;
"1274
[e = _levelofDimmer_LSB _chDimmerSpeedLSB ]
[; ;megaonoff.c: 1275: break;
"1275
[e $U 678  ]
[; ;megaonoff.c: 1276: default:
"1276
[e :U 682 ]
[; ;megaonoff.c: 1277: break;
"1277
[e $U 678  ]
"1278
}
[; ;megaonoff.c: 1278: }
[e $U 678  ]
"1268
[e :U 679 ]
[e [\ _integerSwitchState , $ -> 0 `i 680
 , $ -> 1 `i 681
 682 ]
"1278
[e :U 678 ]
"1279
}
[; ;megaonoff.c: 1279: }break;
[e $U 667  ]
[; ;megaonoff.c: 1280: default:
"1280
[e :U 683 ]
[; ;megaonoff.c: 1281: break;
"1281
[e $U 667  ]
"1282
}
[; ;megaonoff.c: 1282: }
[e $U 667  ]
"1227
[e :U 668 ]
[e [\ _integerSwitchNumber , $ -> 1 `i 669
 , $ -> 2 `i 670
 , $ -> 3 `i 671
 , $ -> 4 `i 672
 , $ -> 5 `i 673
 , $ -> 6 `i 674
 , $ -> 7 `i 675
 , $ -> 8 `i 676
 , $ -> 9 `i 677
 683 ]
"1282
[e :U 667 ]
[; ;megaonoff.c: 1284: }
"1284
[e :UE 665 ]
}
"1290
[v _GPIO_pin_Initialize `(v ~T0 @X0 1 ef ]
{
[; ;megaonoff.c: 1290: void GPIO_pin_Initialize(){
[e :U _GPIO_pin_Initialize ]
[f ]
[; ;megaonoff.c: 1291: clearAllPorts();
"1291
[e ( _clearAllPorts ..  ]
[; ;megaonoff.c: 1292: pinINIT_extra();
"1292
[e ( _pinINIT_extra ..  ]
[; ;megaonoff.c: 1293: TRISDbits.TRISD6 = 1;
"1293
[e = . . _TRISDbits 0 6 -> -> 1 `i `uc ]
[; ;megaonoff.c: 1294: TRISDbits.TRISD7 = 1;
"1294
[e = . . _TRISDbits 0 7 -> -> 1 `i `uc ]
[; ;megaonoff.c: 1295: TRISBbits.TRISB0 = 1;
"1295
[e = . . _TRISBbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 1296: TRISBbits.TRISB1 = 1;
"1296
[e = . . _TRISBbits 0 1 -> -> 1 `i `uc ]
[; ;megaonoff.c: 1297: TRISBbits.TRISB2 = 1;
"1297
[e = . . _TRISBbits 0 2 -> -> 1 `i `uc ]
[; ;megaonoff.c: 1298: TRISBbits.TRISB3 = 1;
"1298
[e = . . _TRISBbits 0 3 -> -> 1 `i `uc ]
[; ;megaonoff.c: 1299: TRISBbits.TRISB4 = 1;
"1299
[e = . . _TRISBbits 0 4 -> -> 1 `i `uc ]
[; ;megaonoff.c: 1300: TRISBbits.TRISB5 = 1;
"1300
[e = . . _TRISBbits 0 5 -> -> 1 `i `uc ]
[; ;megaonoff.c: 1301: TRISDbits.TRISD5 = 1;
"1301
[e = . . _TRISDbits 0 5 -> -> 1 `i `uc ]
[; ;megaonoff.c: 1305: TRISEbits.TRISE0 = 0;
"1305
[e = . . _TRISEbits 0 0 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1306: TRISEbits.TRISE1 = 0;
"1306
[e = . . _TRISEbits 0 1 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1307: TRISGbits.TRISG0 = 0;
"1307
[e = . . _TRISGbits 0 0 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1308: TRISGbits.TRISG3 = 0;
"1308
[e = . . _TRISGbits 0 3 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1309: TRISGbits.TRISG4 = 0;
"1309
[e = . . _TRISGbits 0 4 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1310: TRISFbits.TRISF6 = 0;
"1310
[e = . . _TRISFbits 0 6 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1311: TRISFbits.TRISF5 = 0;
"1311
[e = . . _TRISFbits 0 5 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1312: TRISFbits.TRISF4 = 0;
"1312
[e = . . _TRISFbits 0 4 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1313: TRISFbits.TRISF3 = 0;
"1313
[e = . . _TRISFbits 0 3 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1316: TRISEbits.TRISE3 = 1;
"1316
[e = . . _TRISEbits 0 3 -> -> 1 `i `uc ]
[; ;megaonoff.c: 1317: TRISEbits.TRISE3 = 1;
"1317
[e = . . _TRISEbits 0 3 -> -> 1 `i `uc ]
[; ;megaonoff.c: 1318: TRISEbits.TRISE4 = 1;
"1318
[e = . . _TRISEbits 0 4 -> -> 1 `i `uc ]
[; ;megaonoff.c: 1319: TRISEbits.TRISE3 = 1;
"1319
[e = . . _TRISEbits 0 3 -> -> 1 `i `uc ]
[; ;megaonoff.c: 1320: TRISFbits.TRISF0 = 0;
"1320
[e = . . _TRISFbits 0 0 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1321: TRISFbits.TRISF1 = 0;
"1321
[e = . . _TRISFbits 0 1 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1322: TRISFbits.TRISF2 = 0;
"1322
[e = . . _TRISFbits 0 2 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1325: TRISDbits.TRISD4 = 0;
"1325
[e = . . _TRISDbits 0 4 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1326: TRISDbits.TRISD3 = 0;
"1326
[e = . . _TRISDbits 0 3 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1327: TRISDbits.TRISD2 = 0;
"1327
[e = . . _TRISDbits 0 2 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1331: TRISCbits.TRISC6 = 0;
"1331
[e = . . _TRISCbits 0 6 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1332: TRISCbits.TRISC7 = 1;
"1332
[e = . . _TRISCbits 0 7 -> -> 1 `i `uc ]
[; ;megaonoff.c: 1334: clearAllPorts();
"1334
[e ( _clearAllPorts ..  ]
[; ;megaonoff.c: 1335: }
"1335
[e :UE 684 ]
}
"1340
[v _allPeripheralInit `(v ~T0 @X0 1 ef ]
{
[; ;megaonoff.c: 1340: void allPeripheralInit(){
[e :U _allPeripheralInit ]
[f ]
[; ;megaonoff.c: 1341: EUSART_Initialize();
"1341
[e ( _EUSART_Initialize ..  ]
[; ;megaonoff.c: 1342: TMR1_Initialize();
"1342
[e ( _TMR1_Initialize ..  ]
[; ;megaonoff.c: 1343: TMR2_Initialize();
"1343
[e ( _TMR2_Initialize ..  ]
[; ;megaonoff.c: 1344: TMR3_Initialize();
"1344
[e ( _TMR3_Initialize ..  ]
[; ;megaonoff.c: 1345: TMR4_Initialize();
"1345
[e ( _TMR4_Initialize ..  ]
[; ;megaonoff.c: 1346: TMR5_Initialize();
"1346
[e ( _TMR5_Initialize ..  ]
[; ;megaonoff.c: 1347: TMR6_Initialize();
"1347
[e ( _TMR6_Initialize ..  ]
[; ;megaonoff.c: 1349: TMR8_Initialize();
"1349
[e ( _TMR8_Initialize ..  ]
[; ;megaonoff.c: 1350: TMR10_Initialize();
"1350
[e ( _TMR10_Initialize ..  ]
[; ;megaonoff.c: 1351: CCP9_Initialize();
"1351
[e ( _CCP9_Initialize ..  ]
[; ;megaonoff.c: 1352: CCP8_Initialize();
"1352
[e ( _CCP8_Initialize ..  ]
[; ;megaonoff.c: 1353: CCP7_Initialize();
"1353
[e ( _CCP7_Initialize ..  ]
[; ;megaonoff.c: 1354: CCP10_Initialize();
"1354
[e ( _CCP10_Initialize ..  ]
[; ;megaonoff.c: 1355: }
"1355
[e :UE 685 ]
}
"1360
[v _EUSART_Initialize `(v ~T0 @X0 1 ef ]
{
[; ;megaonoff.c: 1360: void EUSART_Initialize(){
[e :U _EUSART_Initialize ]
[f ]
[; ;megaonoff.c: 1361: PIE1bits.RC1IE = 0;
"1361
[e = . . _PIE1bits 0 5 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1362: PIE1bits.TX1IE = 0;
"1362
[e = . . _PIE1bits 0 4 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1367: BAUD1CON = 0x0A;
"1367
[e = _BAUD1CON -> -> 10 `i `uc ]
[; ;megaonoff.c: 1370: RC1STA = 0x90;
"1370
[e = _RC1STA -> -> 144 `i `uc ]
[; ;megaonoff.c: 1373: TX1STA = 0x24;
"1373
[e = _TX1STA -> -> 36 `i `uc ]
[; ;megaonoff.c: 1378: SP1BRGL = 0xA0;
"1378
[e = _SP1BRGL -> -> 160 `i `uc ]
[; ;megaonoff.c: 1380: SP1BRGH = 0x01;
"1380
[e = _SP1BRGH -> -> 1 `i `uc ]
[; ;megaonoff.c: 1383: GIE = 1;
"1383
[e = _GIE -> -> 1 `i `b ]
[; ;megaonoff.c: 1386: PEIE = 1;
"1386
[e = _PEIE -> -> 1 `i `b ]
[; ;megaonoff.c: 1389: PIE1bits.RC1IE = 1;
"1389
[e = . . _PIE1bits 0 5 -> -> 1 `i `uc ]
[; ;megaonoff.c: 1392: TX1STAbits.TXEN = 1;
"1392
[e = . . _TX1STAbits 0 5 -> -> 1 `i `uc ]
[; ;megaonoff.c: 1395: RC1STAbits.SPEN = 1;
"1395
[e = . . _RC1STAbits 0 7 -> -> 1 `i `uc ]
[; ;megaonoff.c: 1396: }
"1396
[e :UE 686 ]
}
"1398
[v _TMR1_Initialize `(v ~T0 @X0 1 ef ]
"1399
{
[; ;megaonoff.c: 1398: void TMR1_Initialize(void)
[; ;megaonoff.c: 1399: {
[e :U _TMR1_Initialize ]
[f ]
[; ;megaonoff.c: 1401: T1CON = 0x00;
"1401
[e = _T1CON -> -> 0 `i `uc ]
[; ;megaonoff.c: 1404: T1GCON = 0x00;
"1404
[e = _T1GCON -> -> 0 `i `uc ]
[; ;megaonoff.c: 1407: TMR1H = 0x00;
"1407
[e = _TMR1H -> -> 0 `i `uc ]
[; ;megaonoff.c: 1410: TMR1L = 0x00;
"1410
[e = _TMR1L -> -> 0 `i `uc ]
[; ;megaonoff.c: 1413: PIR1bits.TMR1IF = 0;
"1413
[e = . . _PIR1bits 0 0 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1416: PIE1bits.TMR1IE = 1;
"1416
[e = . . _PIE1bits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 1422: GIE = 1;
"1422
[e = _GIE -> -> 1 `i `b ]
[; ;megaonoff.c: 1425: PEIE = 1;
"1425
[e = _PEIE -> -> 1 `i `b ]
[; ;megaonoff.c: 1427: }
"1427
[e :UE 687 ]
}
"1429
[v _TMR3_Initialize `(v ~T0 @X0 1 ef ]
"1430
{
[; ;megaonoff.c: 1429: void TMR3_Initialize(void)
[; ;megaonoff.c: 1430: {
[e :U _TMR3_Initialize ]
[f ]
[; ;megaonoff.c: 1432: T3CON = 0x00;
"1432
[e = _T3CON -> -> 0 `i `uc ]
[; ;megaonoff.c: 1435: T3GCON = 0x00;
"1435
[e = _T3GCON -> -> 0 `i `uc ]
[; ;megaonoff.c: 1438: TMR3H = 0x00;
"1438
[e = _TMR3H -> -> 0 `i `uc ]
[; ;megaonoff.c: 1441: TMR3L = 0x00;
"1441
[e = _TMR3L -> -> 0 `i `uc ]
[; ;megaonoff.c: 1444: PIR3bits.TMR3IF = 0;
"1444
[e = . . _PIR3bits 0 0 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1447: PIE3bits.TMR3IE = 1;
"1447
[e = . . _PIE3bits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 1453: GIE = 1;
"1453
[e = _GIE -> -> 1 `i `b ]
[; ;megaonoff.c: 1456: PEIE = 1;
"1456
[e = _PEIE -> -> 1 `i `b ]
[; ;megaonoff.c: 1458: }
"1458
[e :UE 688 ]
}
"1459
[v _TMR5_Initialize `(v ~T0 @X0 1 ef ]
"1460
{
[; ;megaonoff.c: 1459: void TMR5_Initialize(void)
[; ;megaonoff.c: 1460: {
[e :U _TMR5_Initialize ]
[f ]
[; ;megaonoff.c: 1464: T5CON = 0x00;
"1464
[e = _T5CON -> -> 0 `i `uc ]
[; ;megaonoff.c: 1467: T5GCON = 0x00;
"1467
[e = _T5GCON -> -> 0 `i `uc ]
[; ;megaonoff.c: 1470: TMR5H = 0x00;
"1470
[e = _TMR5H -> -> 0 `i `uc ]
[; ;megaonoff.c: 1473: TMR5L = 0x00;
"1473
[e = _TMR5L -> -> 0 `i `uc ]
[; ;megaonoff.c: 1476: PIR3bits.TMR5IF = 0;
"1476
[e = . . _PIR3bits 0 2 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1479: PIE3bits.TMR5IE = 1;
"1479
[e = . . _PIE3bits 0 2 -> -> 1 `i `uc ]
[; ;megaonoff.c: 1480: }
"1480
[e :UE 689 ]
}
"1482
[v _TMR2_Initialize `(v ~T0 @X0 1 ef ]
"1483
{
[; ;megaonoff.c: 1482: void TMR2_Initialize(void)
[; ;megaonoff.c: 1483: {
[e :U _TMR2_Initialize ]
[f ]
[; ;megaonoff.c: 1487: T2CON = 0x08;
"1487
[e = _T2CON -> -> 8 `i `uc ]
[; ;megaonoff.c: 1493: TMR2 = 0x00;
"1493
[e = _TMR2 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1496: PIR1bits.TMR2IF = 0;
"1496
[e = . . _PIR1bits 0 1 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1499: PIE1bits.TMR2IE = 1;
"1499
[e = . . _PIE1bits 0 1 -> -> 1 `i `uc ]
[; ;megaonoff.c: 1500: GIE = 1;
"1500
[e = _GIE -> -> 1 `i `b ]
[; ;megaonoff.c: 1503: PEIE = 1;
"1503
[e = _PEIE -> -> 1 `i `b ]
[; ;megaonoff.c: 1504: }
"1504
[e :UE 690 ]
}
"1507
[v _TMR4_Initialize `(v ~T0 @X0 1 ef ]
"1508
{
[; ;megaonoff.c: 1507: void TMR4_Initialize(void)
[; ;megaonoff.c: 1508: {
[e :U _TMR4_Initialize ]
[f ]
[; ;megaonoff.c: 1512: T4CON = 0x08;
"1512
[e = _T4CON -> -> 8 `i `uc ]
[; ;megaonoff.c: 1518: TMR4 = 0x00;
"1518
[e = _TMR4 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1521: PIR3bits.TMR4IF = 0;
"1521
[e = . . _PIR3bits 0 1 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1524: PIE3bits.TMR4IE = 1;
"1524
[e = . . _PIE3bits 0 1 -> -> 1 `i `uc ]
[; ;megaonoff.c: 1525: GIE = 1;
"1525
[e = _GIE -> -> 1 `i `b ]
[; ;megaonoff.c: 1528: PEIE = 1;
"1528
[e = _PEIE -> -> 1 `i `b ]
[; ;megaonoff.c: 1529: }
"1529
[e :UE 691 ]
}
"1531
[v _TMR6_Initialize `(v ~T0 @X0 1 ef ]
"1532
{
[; ;megaonoff.c: 1531: void TMR6_Initialize(void)
[; ;megaonoff.c: 1532: {
[e :U _TMR6_Initialize ]
[f ]
[; ;megaonoff.c: 1536: T6CON = 0x08;
"1536
[e = _T6CON -> -> 8 `i `uc ]
[; ;megaonoff.c: 1542: TMR6 = 0x00;
"1542
[e = _TMR6 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1545: PIR3bits.TMR6IF = 0;
"1545
[e = . . _PIR3bits 0 3 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1548: PIE3bits.TMR6IE = 1;
"1548
[e = . . _PIE3bits 0 3 -> -> 1 `i `uc ]
[; ;megaonoff.c: 1549: }
"1549
[e :UE 692 ]
}
"1550
[v _TMR8_Initialize `(v ~T0 @X0 1 ef ]
"1551
{
[; ;megaonoff.c: 1550: void TMR8_Initialize(void)
[; ;megaonoff.c: 1551: {
[e :U _TMR8_Initialize ]
[f ]
[; ;megaonoff.c: 1555: T8CON = 0x08;
"1555
[e = _T8CON -> -> 8 `i `uc ]
[; ;megaonoff.c: 1561: TMR8 = 0x00;
"1561
[e = _TMR8 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1564: PIR2bits.TMR8IF = 0;
"1564
[e = . . _PIR2bits 0 1 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1567: PIE2bits.TMR8IE = 1;
"1567
[e = . . _PIE2bits 0 1 -> -> 1 `i `uc ]
[; ;megaonoff.c: 1568: }
"1568
[e :UE 693 ]
}
"1569
[v _TMR10_Initialize `(v ~T0 @X0 1 ef ]
"1570
{
[; ;megaonoff.c: 1569: void TMR10_Initialize(void)
[; ;megaonoff.c: 1570: {
[e :U _TMR10_Initialize ]
[f ]
[; ;megaonoff.c: 1574: T10CON = 0x08;
"1574
[e = _T10CON -> -> 8 `i `uc ]
[; ;megaonoff.c: 1580: TMR10 = 0x00;
"1580
[e = _TMR10 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1583: PIR2bits.TMR10IF = 0;
"1583
[e = . . _PIR2bits 0 2 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1586: PIE2bits.TMR10IE = 1;
"1586
[e = . . _PIE2bits 0 2 -> -> 1 `i `uc ]
[; ;megaonoff.c: 1587: }
"1587
[e :UE 694 ]
}
"1588
[v _CCP9_Initialize `(v ~T0 @X0 1 ef ]
{
[; ;megaonoff.c: 1588: void CCP9_Initialize(){
[e :U _CCP9_Initialize ]
[f ]
[; ;megaonoff.c: 1592: CCP9CON = 0x84;
"1592
[e = _CCP9CON -> -> 132 `i `uc ]
[; ;megaonoff.c: 1595: CCPR9H = 0x00;
"1595
[e = _CCPR9H -> -> 0 `i `uc ]
[; ;megaonoff.c: 1598: CCPR9L = 0x00;
"1598
[e = _CCPR9L -> -> 0 `i `uc ]
[; ;megaonoff.c: 1604: PIR4bits.CCP9IF = 0;
"1604
[e = . . _PIR4bits 0 6 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1607: PIE4bits.CCP9IE = 1;
"1607
[e = . . _PIE4bits 0 6 -> -> 1 `i `uc ]
[; ;megaonoff.c: 1608: }
"1608
[e :UE 695 ]
}
"1609
[v _CCP10_Initialize `(v ~T0 @X0 1 ef ]
{
[; ;megaonoff.c: 1609: void CCP10_Initialize(){
[e :U _CCP10_Initialize ]
[f ]
[; ;megaonoff.c: 1613: CCP10CON = 0x84;
"1613
[e = _CCP10CON -> -> 132 `i `uc ]
[; ;megaonoff.c: 1616: CCPR10H = 0x00;
"1616
[e = _CCPR10H -> -> 0 `i `uc ]
[; ;megaonoff.c: 1619: CCPR10L = 0x00;
"1619
[e = _CCPR10L -> -> 0 `i `uc ]
[; ;megaonoff.c: 1625: PIR4bits.CCP10IF = 0;
"1625
[e = . . _PIR4bits 0 7 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1628: PIE4bits.CCP10IE = 1;
"1628
[e = . . _PIE4bits 0 7 -> -> 1 `i `uc ]
[; ;megaonoff.c: 1629: }
"1629
[e :UE 696 ]
}
"1630
[v _CCP7_Initialize `(v ~T0 @X0 1 ef ]
{
[; ;megaonoff.c: 1630: void CCP7_Initialize(){
[e :U _CCP7_Initialize ]
[f ]
[; ;megaonoff.c: 1634: CCP7CON = 0x84;
"1634
[e = _CCP7CON -> -> 132 `i `uc ]
[; ;megaonoff.c: 1637: CCPR7H = 0x00;
"1637
[e = _CCPR7H -> -> 0 `i `uc ]
[; ;megaonoff.c: 1640: CCPR7L = 0x00;
"1640
[e = _CCPR7L -> -> 0 `i `uc ]
[; ;megaonoff.c: 1646: PIR4bits.CCP7IF = 0;
"1646
[e = . . _PIR4bits 0 2 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1649: PIE4bits.CCP7IE = 1;
"1649
[e = . . _PIE4bits 0 2 -> -> 1 `i `uc ]
[; ;megaonoff.c: 1650: }
"1650
[e :UE 697 ]
}
"1651
[v _CCP8_Initialize `(v ~T0 @X0 1 ef ]
{
[; ;megaonoff.c: 1651: void CCP8_Initialize(){
[e :U _CCP8_Initialize ]
[f ]
[; ;megaonoff.c: 1655: CCP9CON = 0x84;
"1655
[e = _CCP9CON -> -> 132 `i `uc ]
[; ;megaonoff.c: 1658: CCPR8H = 0x00;
"1658
[e = _CCPR8H -> -> 0 `i `uc ]
[; ;megaonoff.c: 1661: CCPR8L = 0x00;
"1661
[e = _CCPR8L -> -> 0 `i `uc ]
[; ;megaonoff.c: 1667: PIR4bits.CCP8IF = 0;
"1667
[e = . . _PIR4bits 0 3 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1670: PIE4bits.CCP8IE = 1;
"1670
[e = . . _PIE4bits 0 3 -> -> 1 `i `uc ]
[; ;megaonoff.c: 1671: }
"1671
[e :UE 698 ]
}
"1672
[v _errorsISR `(v ~T0 @X0 1 ef1`*Cuc ]
{
[; ;megaonoff.c: 1672: void errorsISR(const char* errNum){
[e :U _errorsISR ]
[v _errNum `*Cuc ~T0 @X0 1 r1 ]
[f ]
[; ;megaonoff.c: 1674: while(*errNum != (0))
"1674
[e $U 700  ]
[e :U 701 ]
[; ;megaonoff.c: 1675: {
"1675
{
[; ;megaonoff.c: 1676: while (!TX1STAbits.TRMT);
"1676
[e $U 703  ]
[e :U 704 ]
[e :U 703 ]
[e $ ! != -> . . _TX1STAbits 0 1 `i -> -> -> 0 `i `Vuc `i 704  ]
[e :U 705 ]
[; ;megaonoff.c: 1677: TX1REG = *errNum;
"1677
[e = _TX1REG *U _errNum ]
[; ;megaonoff.c: 1678: *errNum++;
"1678
[e *U ++ _errNum * -> -> 1 `i `x -> -> # *U _errNum `i `x ]
"1680
}
[e :U 700 ]
"1674
[e $ != -> *U _errNum `i -> 0 `i 701  ]
[e :U 702 ]
[; ;megaonoff.c: 1680: }
[; ;megaonoff.c: 1681: }
"1681
[e :UE 699 ]
}
"1682
[v _errorsMain `(v ~T0 @X0 1 ef1`*Cuc ]
{
[; ;megaonoff.c: 1682: void errorsMain(const char* errNum){
[e :U _errorsMain ]
[v _errNum `*Cuc ~T0 @X0 1 r1 ]
[f ]
[; ;megaonoff.c: 1684: while(*errNum != (0))
"1684
[e $U 707  ]
[e :U 708 ]
[; ;megaonoff.c: 1685: {
"1685
{
[; ;megaonoff.c: 1686: while (!TX1STAbits.TRMT);
"1686
[e $U 710  ]
[e :U 711 ]
[e :U 710 ]
[e $ ! != -> . . _TX1STAbits 0 1 `i -> -> -> 0 `i `Vuc `i 711  ]
[e :U 712 ]
[; ;megaonoff.c: 1687: TX1REG = *errNum;
"1687
[e = _TX1REG *U _errNum ]
[; ;megaonoff.c: 1688: *errNum++;
"1688
[e *U ++ _errNum * -> -> 1 `i `x -> -> # *U _errNum `i `x ]
"1690
}
[e :U 707 ]
"1684
[e $ != -> *U _errNum `i -> 0 `i 708  ]
[e :U 709 ]
[; ;megaonoff.c: 1690: }
[; ;megaonoff.c: 1691: }
"1691
[e :UE 706 ]
}
"1693
[v _TransmissionIndicationLedBlinking `(v ~T0 @X0 1 ef ]
{
[; ;megaonoff.c: 1693: void TransmissionIndicationLedBlinking(){
[e :U _TransmissionIndicationLedBlinking ]
[f ]
[; ;megaonoff.c: 1694: PORTFbits.RF0 = 0;
"1694
[e = . . _PORTFbits 0 0 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1695: _delay((unsigned long)((100)*(16000000/4000.0)));
"1695
[e ( __delay (1 -> * -> -> 100 `i `d / -> -> 16000000 `l `d .4000.0 `ul ]
[; ;megaonoff.c: 1696: PORTFbits.RF0 = 1;
"1696
[e = . . _PORTFbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 1697: }
"1697
[e :UE 713 ]
}
"1698
[v _ReceivingIndicationLedBlinking `(v ~T0 @X0 1 ef ]
{
[; ;megaonoff.c: 1698: void ReceivingIndicationLedBlinking(){
[e :U _ReceivingIndicationLedBlinking ]
[f ]
[; ;megaonoff.c: 1699: PORTFbits.RF1 = 0;
"1699
[e = . . _PORTFbits 0 1 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1700: _delay((unsigned long)((100)*(16000000/4000.0)));
"1700
[e ( __delay (1 -> * -> -> 100 `i `d / -> -> 16000000 `l `d .4000.0 `ul ]
[; ;megaonoff.c: 1701: PORTFbits.RF1 = 1;
"1701
[e = . . _PORTFbits 0 1 -> -> 1 `i `uc ]
[; ;megaonoff.c: 1703: }
"1703
[e :UE 714 ]
}
"1704
[v _sendAcknowledgment `(v ~T0 @X0 1 ef1`*uc ]
{
[; ;megaonoff.c: 1704: void sendAcknowledgment( char* currentStateBuffer){
[e :U _sendAcknowledgment ]
[v _currentStateBuffer `*uc ~T0 @X0 1 r1 ]
[f ]
"1705
[v _Tx_count `i ~T0 @X0 1 a ]
[; ;megaonoff.c: 1705: int Tx_count=0;
[e = _Tx_count -> 0 `i ]
[; ;megaonoff.c: 1706: while(Tx_count!=4)
"1706
[e $U 716  ]
[e :U 717 ]
[; ;megaonoff.c: 1707: {
"1707
{
[; ;megaonoff.c: 1708: while (!TX1STAbits.TRMT);
"1708
[e $U 719  ]
[e :U 720 ]
[e :U 719 ]
[e $ ! != -> . . _TX1STAbits 0 1 `i -> -> -> 0 `i `Vuc `i 720  ]
[e :U 721 ]
[; ;megaonoff.c: 1710: TX1REG = *currentStateBuffer;
"1710
[e = _TX1REG *U _currentStateBuffer ]
[; ;megaonoff.c: 1711: *currentStateBuffer++;
"1711
[e *U ++ _currentStateBuffer * -> -> 1 `i `x -> -> # *U _currentStateBuffer `i `x ]
[; ;megaonoff.c: 1712: Tx_count++;
"1712
[e ++ _Tx_count -> 1 `i ]
"1713
}
[e :U 716 ]
"1706
[e $ != _Tx_count -> 4 `i 717  ]
[e :U 718 ]
[; ;megaonoff.c: 1713: }
[; ;megaonoff.c: 1714: }
"1714
[e :UE 715 ]
}
"1715
[v _SwitchOffStatustToGatway `(v ~T0 @X0 1 ef1`uc ]
"1716
{
[; ;megaonoff.c: 1715: void SwitchOffStatustToGatway(const char SwitchOffNumber)
[; ;megaonoff.c: 1716: {
[e :U _SwitchOffStatustToGatway ]
"1715
[v _SwitchOffNumber `Cuc ~T0 @X0 1 r1 ]
"1716
[f ]
[; ;megaonoff.c: 1717: TX1REG = 'R';_delay((unsigned long)((1)*(16000000/4000.0)));
"1717
[e = _TX1REG -> -> 82 `ui `uc ]
[e ( __delay (1 -> * -> -> 1 `i `d / -> -> 16000000 `l `d .4000.0 `ul ]
[; ;megaonoff.c: 1718: TX1REG = '0';_delay((unsigned long)((1)*(16000000/4000.0)));
"1718
[e = _TX1REG -> -> 48 `ui `uc ]
[e ( __delay (1 -> * -> -> 1 `i `d / -> -> 16000000 `l `d .4000.0 `ul ]
[; ;megaonoff.c: 1719: TX1REG = '0';_delay((unsigned long)((1)*(16000000/4000.0)));
"1719
[e = _TX1REG -> -> 48 `ui `uc ]
[e ( __delay (1 -> * -> -> 1 `i `d / -> -> 16000000 `l `d .4000.0 `ul ]
[; ;megaonoff.c: 1720: TX1REG = SwitchOffNumber;_delay((unsigned long)((1)*(16000000/4000.0)));
"1720
[e = _TX1REG _SwitchOffNumber ]
[e ( __delay (1 -> * -> -> 1 `i `d / -> -> 16000000 `l `d .4000.0 `ul ]
[; ;megaonoff.c: 1721: }
"1721
[e :UE 722 ]
}
"1722
[v _SwitchOnStatustToGatway `(v ~T0 @X0 1 ef1`uc ]
"1723
{
[; ;megaonoff.c: 1722: void SwitchOnStatustToGatway(const char SwitchOnNumber)
[; ;megaonoff.c: 1723: {
[e :U _SwitchOnStatustToGatway ]
"1722
[v _SwitchOnNumber `Cuc ~T0 @X0 1 r1 ]
"1723
[f ]
[; ;megaonoff.c: 1724: TX1REG = 'R';_delay((unsigned long)((1)*(16000000/4000.0)));
"1724
[e = _TX1REG -> -> 82 `ui `uc ]
[e ( __delay (1 -> * -> -> 1 `i `d / -> -> 16000000 `l `d .4000.0 `ul ]
[; ;megaonoff.c: 1725: TX1REG = '1';_delay((unsigned long)((1)*(16000000/4000.0)));
"1725
[e = _TX1REG -> -> 49 `ui `uc ]
[e ( __delay (1 -> * -> -> 1 `i `d / -> -> 16000000 `l `d .4000.0 `ul ]
[; ;megaonoff.c: 1726: TX1REG = '0';_delay((unsigned long)((1)*(16000000/4000.0)));
"1726
[e = _TX1REG -> -> 48 `ui `uc ]
[e ( __delay (1 -> * -> -> 1 `i `d / -> -> 16000000 `l `d .4000.0 `ul ]
[; ;megaonoff.c: 1727: TX1REG = SwitchOnNumber;_delay((unsigned long)((1)*(16000000/4000.0)));
"1727
[e = _TX1REG _SwitchOnNumber ]
[e ( __delay (1 -> * -> -> 1 `i `d / -> -> 16000000 `l `d .4000.0 `ul ]
[; ;megaonoff.c: 1728: }
"1728
[e :UE 723 ]
}
"1729
[v _copyReceivedDataBuffer `(v ~T0 @X0 1 ef ]
{
[; ;megaonoff.c: 1729: void copyReceivedDataBuffer(){
[e :U _copyReceivedDataBuffer ]
[f ]
"1730
[v _dataBufferCounter `i ~T0 @X0 1 a ]
[; ;megaonoff.c: 1730: int dataBufferCounter=2;
[e = _dataBufferCounter -> 2 `i ]
[; ;megaonoff.c: 1731: for(dataBufferCounter=2;dataBufferCounter<9;dataBufferCounter++){
"1731
{
[e = _dataBufferCounter -> 2 `i ]
[e $ < _dataBufferCounter -> 9 `i 725  ]
[e $U 726  ]
[e :U 725 ]
{
[; ;megaonoff.c: 1732: tempReceivedDataBuffer[dataBufferCounter-2]=mainReceivedDataBuffer[dataBufferCounter];
"1732
[e = *U + &U _tempReceivedDataBuffer * -> -> - _dataBufferCounter -> 2 `i `ui `ux -> -> # *U &U _tempReceivedDataBuffer `ui `ux *U + &U _mainReceivedDataBuffer * -> -> _dataBufferCounter `ui `ux -> -> # *U &U _mainReceivedDataBuffer `ui `ux ]
[; ;megaonoff.c: 1733: mainReceivedDataBuffer[dataBufferCounter]='#';
"1733
[e = *U + &U _mainReceivedDataBuffer * -> -> _dataBufferCounter `ui `ux -> -> # *U &U _mainReceivedDataBuffer `ui `ux -> -> 35 `ui `uc ]
"1734
}
"1731
[e ++ _dataBufferCounter -> 1 `i ]
[e $ < _dataBufferCounter -> 9 `i 725  ]
[e :U 726 ]
"1734
}
[; ;megaonoff.c: 1734: }
[; ;megaonoff.c: 1735: }
"1735
[e :UE 724 ]
}
"1739
[v _pinINIT_extra `(v ~T0 @X0 1 ef ]
{
[; ;megaonoff.c: 1739: void pinINIT_extra(){
[e :U _pinINIT_extra ]
[f ]
[; ;megaonoff.c: 1740: ANSELG=0x00; WPUG = 0;
"1740
[e = _ANSELG -> -> 0 `i `uc ]
[e = _WPUG -> -> 0 `i `uc ]
[; ;megaonoff.c: 1742: ANSELF=0x00;
"1742
[e = _ANSELF -> -> 0 `i `uc ]
[; ;megaonoff.c: 1744: ANSELE=0x00; WPUE=0x00;
"1744
[e = _ANSELE -> -> 0 `i `uc ]
[e = _WPUE -> -> 0 `i `uc ]
[; ;megaonoff.c: 1746: ANSELD=0x00; WPUD=0x00;
"1746
[e = _ANSELD -> -> 0 `i `uc ]
[e = _WPUD -> -> 0 `i `uc ]
[; ;megaonoff.c: 1748: ANSELB=0x00; WPUB=0x00;
"1748
[e = _ANSELB -> -> 0 `i `uc ]
[e = _WPUB -> -> 0 `i `uc ]
[; ;megaonoff.c: 1750: ANSELA=0x00;
"1750
[e = _ANSELA -> -> 0 `i `uc ]
[; ;megaonoff.c: 1751: }
"1751
[e :UE 728 ]
}
"1756
[v _clearAllPorts `(v ~T0 @X0 1 ef ]
{
[; ;megaonoff.c: 1756: void clearAllPorts(){
[e :U _clearAllPorts ]
[f ]
[; ;megaonoff.c: 1760: PORTEbits.RE0=0;
"1760
[e = . . _PORTEbits 0 0 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1761: PORTEbits.RE1=0;
"1761
[e = . . _PORTEbits 0 1 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1762: PORTGbits.RG0=0;
"1762
[e = . . _PORTGbits 0 0 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1763: PORTGbits.RG3=0;
"1763
[e = . . _PORTGbits 0 3 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1764: PORTGbits.RG4=0;
"1764
[e = . . _PORTGbits 0 4 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1765: PORTFbits.RF6=0;
"1765
[e = . . _PORTFbits 0 6 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1766: PORTFbits.RF5=0;
"1766
[e = . . _PORTFbits 0 5 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1767: PORTFbits.RF4=0;
"1767
[e = . . _PORTFbits 0 4 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1768: PORTFbits.RF0 = 1;
"1768
[e = . . _PORTFbits 0 0 -> -> 1 `i `uc ]
[; ;megaonoff.c: 1769: PORTFbits.RF1 = 1;
"1769
[e = . . _PORTFbits 0 1 -> -> 1 `i `uc ]
[; ;megaonoff.c: 1770: PORTFbits.RF2 = 1;
"1770
[e = . . _PORTFbits 0 2 -> -> 1 `i `uc ]
[; ;megaonoff.c: 1772: PORTDbits.RD4=0;
"1772
[e = . . _PORTDbits 0 4 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1773: PORTDbits.RD3=0;
"1773
[e = . . _PORTDbits 0 3 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1774: PORTDbits.RD2=0;
"1774
[e = . . _PORTDbits 0 2 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1775: PORTFbits.RF3 = 0;
"1775
[e = . . _PORTFbits 0 3 -> -> 0 `i `uc ]
[; ;megaonoff.c: 1777: }
"1777
[e :UE 729 ]
}
[a 2C 69 82 82 88 0 ]
[a 1C 69 82 79 86 0 ]
[a 3C 69 82 76 83 0 ]
