     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                 Pin                 | Edge |      Net       |  Cell   | Delay | Arrival | Required | 
     |                                     |      |                |         |       |  Time   |   Time   | 
     |-------------------------------------+------+----------------+---------+-------+---------+----------| 
     | EXT_MEM_IN[13]                      |  ^   | EXT_MEM_IN[13] |         |       |   0.000 |    0.000 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[13]/D |  ^   | EXT_MEM_IN[13] | DFFR_X1 | 0.004 |   0.004 |    0.004 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge | Net |  Cell   | Delay | Arrival | Required | 
     |                                      |      |     |         |       |  Time   |   Time   | 
     |--------------------------------------+------+-----+---------+-------+---------+----------| 
     | CLK                                  |  ^   | CLK |         |       |   0.000 |   -0.000 | 
     | dp/mem_unit/mem_reg/TMP_Q_reg[13]/CK |  ^   | CLK | DFFR_X1 | 0.000 |   0.000 |   -0.000 | 
     +------------------------------------------------------------------------------------------+ 