Warning (10268): Verilog HDL information at Image_Processing_Module.sv(52): always construct contains both blocking and non-blocking assignments File: C:/Users/Patron/Documents/ECE554/Minilab2/Image_Processing_Module.sv Line: 52
