

================================================================
== Vitis HLS Report for 'count'
================================================================
* Date:           Mon Jul  4 22:30:48 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        byte_count_stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  10.996 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1032|     1032|  11.348 us|  11.348 us|  1032|  1032|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+----------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                      |                            |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |               Instance               |           Module           |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------+----------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_count_Pipeline_APPEARANCES_fu_99  |count_Pipeline_APPEARANCES  |     1027|     1027|  11.293 us|  11.293 us|  1027|  1027|       no|
        +--------------------------------------+----------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      2|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|   2098|  14828|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     88|    -|
|Register         |        -|   -|     16|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|   2114|  14918|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      6|     84|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------+---------+----+------+-------+-----+
    |               Instance               |           Module           | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +--------------------------------------+----------------------------+---------+----+------+-------+-----+
    |grp_count_Pipeline_APPEARANCES_fu_99  |count_Pipeline_APPEARANCES  |        0|   0|  2098|  14828|    0|
    +--------------------------------------+----------------------------+---------+----+------+-------+-----+
    |Total                                 |                            |        0|   0|  2098|  14828|    0|
    +--------------------------------------+----------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  37|          7|    1|          7|
    |ap_done        |   9|          2|    1|          2|
    |in_r_address0  |  14|          3|   10|         30|
    |in_r_ce0       |  14|          3|    1|          3|
    |in_r_read      |  14|          3|    1|          3|
    +---------------+----+-----------+-----+-----------+
    |Total          |  88|         18|   14|         45|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+---+----+-----+-----------+
    |                        Name                       | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                          |  6|   0|    6|          0|
    |ap_done_reg                                        |  1|   0|    1|          0|
    |grp_count_Pipeline_APPEARANCES_fu_99_ap_start_reg  |  1|   0|    1|          0|
    |prev_reg_188                                       |  8|   0|    8|          0|
    +---------------------------------------------------+---+----+-----+-----------+
    |Total                                              | 16|   0|   16|          0|
    +---------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+------+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits |  Protocol  | Source Object|    C Type    |
+---------------+-----+------+------------+--------------+--------------+
|ap_clk         |   in|     1|  ap_ctrl_hs|         count|  return value|
|ap_rst         |   in|     1|  ap_ctrl_hs|         count|  return value|
|ap_start       |   in|     1|  ap_ctrl_hs|         count|  return value|
|ap_done        |  out|     1|  ap_ctrl_hs|         count|  return value|
|ap_continue    |   in|     1|  ap_ctrl_hs|         count|  return value|
|ap_idle        |  out|     1|  ap_ctrl_hs|         count|  return value|
|ap_ready       |  out|     1|  ap_ctrl_hs|         count|  return value|
|in_r_empty_n   |   in|     1|  ap_ctrl_hs|         count|  return value|
|in_r_read      |  out|     1|  ap_ctrl_hs|         count|  return value|
|out_r_write    |  out|     1|  ap_ctrl_hs|         count|  return value|
|out_r_full_n   |   in|     1|  ap_ctrl_hs|         count|  return value|
|in_r_address0  |  out|    10|    mem_fifo|          in_r|         array|
|in_r_ce0       |  out|     1|    mem_fifo|          in_r|         array|
|in_r_q0        |   in|     8|    mem_fifo|          in_r|         array|
|out_r          |  out|  2048|    mem_fifo|         out_r|       pointer|
+---------------+-----+------+------------+--------------+--------------+

