# Pipelined-MIPS32-using-verilog
Designing a basic 5 stage pipelined MIPS 32-bit RISC processor using Verilog.  
# Approach
