
Group_Project_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ab70  080000c0  080000c0  000010c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001778  0800ac30  0800ac30  0000bc30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c3a8  0800c3a8  0000e080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800c3a8  0800c3a8  0000e080  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800c3a8  0800c3a8  0000e080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c3a8  0800c3a8  0000d3a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c3ac  0800c3ac  0000d3ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0800c3b0  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000020cc  20000080  0800c430  0000e080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000214c  0800c430  0000e14c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000e080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a9c1  00000000  00000000  0000e0a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c2c  00000000  00000000  00028a69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001830  00000000  00000000  0002c698  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012f0  00000000  00000000  0002dec8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001db5a  00000000  00000000  0002f1b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d421  00000000  00000000  0004cd12  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b438b  00000000  00000000  0006a133  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011e4be  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005e44  00000000  00000000  0011e504  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  00124348  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000080 	.word	0x20000080
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800ac18 	.word	0x0800ac18

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000084 	.word	0x20000084
 8000104:	0800ac18 	.word	0x0800ac18

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f8f0 	bl	8000404 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__divsi3>:
 8000230:	4603      	mov	r3, r0
 8000232:	430b      	orrs	r3, r1
 8000234:	d47f      	bmi.n	8000336 <__divsi3+0x106>
 8000236:	2200      	movs	r2, #0
 8000238:	0843      	lsrs	r3, r0, #1
 800023a:	428b      	cmp	r3, r1
 800023c:	d374      	bcc.n	8000328 <__divsi3+0xf8>
 800023e:	0903      	lsrs	r3, r0, #4
 8000240:	428b      	cmp	r3, r1
 8000242:	d35f      	bcc.n	8000304 <__divsi3+0xd4>
 8000244:	0a03      	lsrs	r3, r0, #8
 8000246:	428b      	cmp	r3, r1
 8000248:	d344      	bcc.n	80002d4 <__divsi3+0xa4>
 800024a:	0b03      	lsrs	r3, r0, #12
 800024c:	428b      	cmp	r3, r1
 800024e:	d328      	bcc.n	80002a2 <__divsi3+0x72>
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d30d      	bcc.n	8000272 <__divsi3+0x42>
 8000256:	22ff      	movs	r2, #255	@ 0xff
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	ba12      	rev	r2, r2
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d302      	bcc.n	8000268 <__divsi3+0x38>
 8000262:	1212      	asrs	r2, r2, #8
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	d065      	beq.n	8000334 <__divsi3+0x104>
 8000268:	0b03      	lsrs	r3, r0, #12
 800026a:	428b      	cmp	r3, r1
 800026c:	d319      	bcc.n	80002a2 <__divsi3+0x72>
 800026e:	e000      	b.n	8000272 <__divsi3+0x42>
 8000270:	0a09      	lsrs	r1, r1, #8
 8000272:	0bc3      	lsrs	r3, r0, #15
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x4c>
 8000278:	03cb      	lsls	r3, r1, #15
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b83      	lsrs	r3, r0, #14
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x58>
 8000284:	038b      	lsls	r3, r1, #14
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b43      	lsrs	r3, r0, #13
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x64>
 8000290:	034b      	lsls	r3, r1, #13
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x70>
 800029c:	030b      	lsls	r3, r1, #12
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0ac3      	lsrs	r3, r0, #11
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x7c>
 80002a8:	02cb      	lsls	r3, r1, #11
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a83      	lsrs	r3, r0, #10
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x88>
 80002b4:	028b      	lsls	r3, r1, #10
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a43      	lsrs	r3, r0, #9
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x94>
 80002c0:	024b      	lsls	r3, r1, #9
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a03      	lsrs	r3, r0, #8
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0xa0>
 80002cc:	020b      	lsls	r3, r1, #8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	d2cd      	bcs.n	8000270 <__divsi3+0x40>
 80002d4:	09c3      	lsrs	r3, r0, #7
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xae>
 80002da:	01cb      	lsls	r3, r1, #7
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0983      	lsrs	r3, r0, #6
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xba>
 80002e6:	018b      	lsls	r3, r1, #6
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0943      	lsrs	r3, r0, #5
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xc6>
 80002f2:	014b      	lsls	r3, r1, #5
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0903      	lsrs	r3, r0, #4
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xd2>
 80002fe:	010b      	lsls	r3, r1, #4
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	08c3      	lsrs	r3, r0, #3
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xde>
 800030a:	00cb      	lsls	r3, r1, #3
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0883      	lsrs	r3, r0, #2
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xea>
 8000316:	008b      	lsls	r3, r1, #2
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0843      	lsrs	r3, r0, #1
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xf6>
 8000322:	004b      	lsls	r3, r1, #1
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	1a41      	subs	r1, r0, r1
 800032a:	d200      	bcs.n	800032e <__divsi3+0xfe>
 800032c:	4601      	mov	r1, r0
 800032e:	4152      	adcs	r2, r2
 8000330:	4610      	mov	r0, r2
 8000332:	4770      	bx	lr
 8000334:	e05d      	b.n	80003f2 <__divsi3+0x1c2>
 8000336:	0fca      	lsrs	r2, r1, #31
 8000338:	d000      	beq.n	800033c <__divsi3+0x10c>
 800033a:	4249      	negs	r1, r1
 800033c:	1003      	asrs	r3, r0, #32
 800033e:	d300      	bcc.n	8000342 <__divsi3+0x112>
 8000340:	4240      	negs	r0, r0
 8000342:	4053      	eors	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	469c      	mov	ip, r3
 8000348:	0903      	lsrs	r3, r0, #4
 800034a:	428b      	cmp	r3, r1
 800034c:	d32d      	bcc.n	80003aa <__divsi3+0x17a>
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d312      	bcc.n	800037a <__divsi3+0x14a>
 8000354:	22fc      	movs	r2, #252	@ 0xfc
 8000356:	0189      	lsls	r1, r1, #6
 8000358:	ba12      	rev	r2, r2
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d30c      	bcc.n	800037a <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d308      	bcc.n	800037a <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d304      	bcc.n	800037a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	d03a      	beq.n	80003ea <__divsi3+0x1ba>
 8000374:	1192      	asrs	r2, r2, #6
 8000376:	e000      	b.n	800037a <__divsi3+0x14a>
 8000378:	0989      	lsrs	r1, r1, #6
 800037a:	09c3      	lsrs	r3, r0, #7
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x154>
 8000380:	01cb      	lsls	r3, r1, #7
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0983      	lsrs	r3, r0, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x160>
 800038c:	018b      	lsls	r3, r1, #6
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0943      	lsrs	r3, r0, #5
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x16c>
 8000398:	014b      	lsls	r3, r1, #5
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0903      	lsrs	r3, r0, #4
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x178>
 80003a4:	010b      	lsls	r3, r1, #4
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	08c3      	lsrs	r3, r0, #3
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x184>
 80003b0:	00cb      	lsls	r3, r1, #3
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0883      	lsrs	r3, r0, #2
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x190>
 80003bc:	008b      	lsls	r3, r1, #2
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	d2d9      	bcs.n	8000378 <__divsi3+0x148>
 80003c4:	0843      	lsrs	r3, r0, #1
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d301      	bcc.n	80003ce <__divsi3+0x19e>
 80003ca:	004b      	lsls	r3, r1, #1
 80003cc:	1ac0      	subs	r0, r0, r3
 80003ce:	4152      	adcs	r2, r2
 80003d0:	1a41      	subs	r1, r0, r1
 80003d2:	d200      	bcs.n	80003d6 <__divsi3+0x1a6>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4663      	mov	r3, ip
 80003d8:	4152      	adcs	r2, r2
 80003da:	105b      	asrs	r3, r3, #1
 80003dc:	4610      	mov	r0, r2
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x1b4>
 80003e0:	4240      	negs	r0, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d500      	bpl.n	80003e8 <__divsi3+0x1b8>
 80003e6:	4249      	negs	r1, r1
 80003e8:	4770      	bx	lr
 80003ea:	4663      	mov	r3, ip
 80003ec:	105b      	asrs	r3, r3, #1
 80003ee:	d300      	bcc.n	80003f2 <__divsi3+0x1c2>
 80003f0:	4240      	negs	r0, r0
 80003f2:	b501      	push	{r0, lr}
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f805 	bl	8000404 <__aeabi_idiv0>
 80003fa:	bd02      	pop	{r1, pc}

080003fc <__aeabi_idivmod>:
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d0f8      	beq.n	80003f2 <__divsi3+0x1c2>
 8000400:	e716      	b.n	8000230 <__divsi3>
 8000402:	4770      	bx	lr

08000404 <__aeabi_idiv0>:
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			@ (mov r8, r8)

08000408 <__aeabi_d2uiz>:
 8000408:	b570      	push	{r4, r5, r6, lr}
 800040a:	2200      	movs	r2, #0
 800040c:	4b0c      	ldr	r3, [pc, #48]	@ (8000440 <__aeabi_d2uiz+0x38>)
 800040e:	0004      	movs	r4, r0
 8000410:	000d      	movs	r5, r1
 8000412:	f001 fab3 	bl	800197c <__aeabi_dcmpge>
 8000416:	2800      	cmp	r0, #0
 8000418:	d104      	bne.n	8000424 <__aeabi_d2uiz+0x1c>
 800041a:	0020      	movs	r0, r4
 800041c:	0029      	movs	r1, r5
 800041e:	f001 fa19 	bl	8001854 <__aeabi_d2iz>
 8000422:	bd70      	pop	{r4, r5, r6, pc}
 8000424:	4b06      	ldr	r3, [pc, #24]	@ (8000440 <__aeabi_d2uiz+0x38>)
 8000426:	2200      	movs	r2, #0
 8000428:	0020      	movs	r0, r4
 800042a:	0029      	movs	r1, r5
 800042c:	f000 fe08 	bl	8001040 <__aeabi_dsub>
 8000430:	f001 fa10 	bl	8001854 <__aeabi_d2iz>
 8000434:	2380      	movs	r3, #128	@ 0x80
 8000436:	061b      	lsls	r3, r3, #24
 8000438:	469c      	mov	ip, r3
 800043a:	4460      	add	r0, ip
 800043c:	e7f1      	b.n	8000422 <__aeabi_d2uiz+0x1a>
 800043e:	46c0      	nop			@ (mov r8, r8)
 8000440:	41e00000 	.word	0x41e00000

08000444 <__aeabi_ddiv>:
 8000444:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000446:	46de      	mov	lr, fp
 8000448:	4645      	mov	r5, r8
 800044a:	4657      	mov	r7, sl
 800044c:	464e      	mov	r6, r9
 800044e:	b5e0      	push	{r5, r6, r7, lr}
 8000450:	b087      	sub	sp, #28
 8000452:	9200      	str	r2, [sp, #0]
 8000454:	9301      	str	r3, [sp, #4]
 8000456:	030b      	lsls	r3, r1, #12
 8000458:	0b1b      	lsrs	r3, r3, #12
 800045a:	469b      	mov	fp, r3
 800045c:	0fca      	lsrs	r2, r1, #31
 800045e:	004b      	lsls	r3, r1, #1
 8000460:	0004      	movs	r4, r0
 8000462:	4680      	mov	r8, r0
 8000464:	0d5b      	lsrs	r3, r3, #21
 8000466:	9202      	str	r2, [sp, #8]
 8000468:	d100      	bne.n	800046c <__aeabi_ddiv+0x28>
 800046a:	e098      	b.n	800059e <__aeabi_ddiv+0x15a>
 800046c:	4a7c      	ldr	r2, [pc, #496]	@ (8000660 <__aeabi_ddiv+0x21c>)
 800046e:	4293      	cmp	r3, r2
 8000470:	d037      	beq.n	80004e2 <__aeabi_ddiv+0x9e>
 8000472:	4659      	mov	r1, fp
 8000474:	0f42      	lsrs	r2, r0, #29
 8000476:	00c9      	lsls	r1, r1, #3
 8000478:	430a      	orrs	r2, r1
 800047a:	2180      	movs	r1, #128	@ 0x80
 800047c:	0409      	lsls	r1, r1, #16
 800047e:	4311      	orrs	r1, r2
 8000480:	00c2      	lsls	r2, r0, #3
 8000482:	4690      	mov	r8, r2
 8000484:	4a77      	ldr	r2, [pc, #476]	@ (8000664 <__aeabi_ddiv+0x220>)
 8000486:	4689      	mov	r9, r1
 8000488:	4692      	mov	sl, r2
 800048a:	449a      	add	sl, r3
 800048c:	2300      	movs	r3, #0
 800048e:	2400      	movs	r4, #0
 8000490:	9303      	str	r3, [sp, #12]
 8000492:	9e00      	ldr	r6, [sp, #0]
 8000494:	9f01      	ldr	r7, [sp, #4]
 8000496:	033b      	lsls	r3, r7, #12
 8000498:	0b1b      	lsrs	r3, r3, #12
 800049a:	469b      	mov	fp, r3
 800049c:	007b      	lsls	r3, r7, #1
 800049e:	0030      	movs	r0, r6
 80004a0:	0d5b      	lsrs	r3, r3, #21
 80004a2:	0ffd      	lsrs	r5, r7, #31
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d059      	beq.n	800055c <__aeabi_ddiv+0x118>
 80004a8:	4a6d      	ldr	r2, [pc, #436]	@ (8000660 <__aeabi_ddiv+0x21c>)
 80004aa:	4293      	cmp	r3, r2
 80004ac:	d048      	beq.n	8000540 <__aeabi_ddiv+0xfc>
 80004ae:	4659      	mov	r1, fp
 80004b0:	0f72      	lsrs	r2, r6, #29
 80004b2:	00c9      	lsls	r1, r1, #3
 80004b4:	430a      	orrs	r2, r1
 80004b6:	2180      	movs	r1, #128	@ 0x80
 80004b8:	0409      	lsls	r1, r1, #16
 80004ba:	4311      	orrs	r1, r2
 80004bc:	468b      	mov	fp, r1
 80004be:	4969      	ldr	r1, [pc, #420]	@ (8000664 <__aeabi_ddiv+0x220>)
 80004c0:	00f2      	lsls	r2, r6, #3
 80004c2:	468c      	mov	ip, r1
 80004c4:	4651      	mov	r1, sl
 80004c6:	4463      	add	r3, ip
 80004c8:	1acb      	subs	r3, r1, r3
 80004ca:	469a      	mov	sl, r3
 80004cc:	2100      	movs	r1, #0
 80004ce:	9e02      	ldr	r6, [sp, #8]
 80004d0:	406e      	eors	r6, r5
 80004d2:	b2f6      	uxtb	r6, r6
 80004d4:	2c0f      	cmp	r4, #15
 80004d6:	d900      	bls.n	80004da <__aeabi_ddiv+0x96>
 80004d8:	e0ce      	b.n	8000678 <__aeabi_ddiv+0x234>
 80004da:	4b63      	ldr	r3, [pc, #396]	@ (8000668 <__aeabi_ddiv+0x224>)
 80004dc:	00a4      	lsls	r4, r4, #2
 80004de:	591b      	ldr	r3, [r3, r4]
 80004e0:	469f      	mov	pc, r3
 80004e2:	465a      	mov	r2, fp
 80004e4:	4302      	orrs	r2, r0
 80004e6:	4691      	mov	r9, r2
 80004e8:	d000      	beq.n	80004ec <__aeabi_ddiv+0xa8>
 80004ea:	e090      	b.n	800060e <__aeabi_ddiv+0x1ca>
 80004ec:	469a      	mov	sl, r3
 80004ee:	2302      	movs	r3, #2
 80004f0:	4690      	mov	r8, r2
 80004f2:	2408      	movs	r4, #8
 80004f4:	9303      	str	r3, [sp, #12]
 80004f6:	e7cc      	b.n	8000492 <__aeabi_ddiv+0x4e>
 80004f8:	46cb      	mov	fp, r9
 80004fa:	4642      	mov	r2, r8
 80004fc:	9d02      	ldr	r5, [sp, #8]
 80004fe:	9903      	ldr	r1, [sp, #12]
 8000500:	2902      	cmp	r1, #2
 8000502:	d100      	bne.n	8000506 <__aeabi_ddiv+0xc2>
 8000504:	e1de      	b.n	80008c4 <__aeabi_ddiv+0x480>
 8000506:	2903      	cmp	r1, #3
 8000508:	d100      	bne.n	800050c <__aeabi_ddiv+0xc8>
 800050a:	e08d      	b.n	8000628 <__aeabi_ddiv+0x1e4>
 800050c:	2901      	cmp	r1, #1
 800050e:	d000      	beq.n	8000512 <__aeabi_ddiv+0xce>
 8000510:	e179      	b.n	8000806 <__aeabi_ddiv+0x3c2>
 8000512:	002e      	movs	r6, r5
 8000514:	2200      	movs	r2, #0
 8000516:	2300      	movs	r3, #0
 8000518:	2400      	movs	r4, #0
 800051a:	4690      	mov	r8, r2
 800051c:	051b      	lsls	r3, r3, #20
 800051e:	4323      	orrs	r3, r4
 8000520:	07f6      	lsls	r6, r6, #31
 8000522:	4333      	orrs	r3, r6
 8000524:	4640      	mov	r0, r8
 8000526:	0019      	movs	r1, r3
 8000528:	b007      	add	sp, #28
 800052a:	bcf0      	pop	{r4, r5, r6, r7}
 800052c:	46bb      	mov	fp, r7
 800052e:	46b2      	mov	sl, r6
 8000530:	46a9      	mov	r9, r5
 8000532:	46a0      	mov	r8, r4
 8000534:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000536:	2200      	movs	r2, #0
 8000538:	2400      	movs	r4, #0
 800053a:	4690      	mov	r8, r2
 800053c:	4b48      	ldr	r3, [pc, #288]	@ (8000660 <__aeabi_ddiv+0x21c>)
 800053e:	e7ed      	b.n	800051c <__aeabi_ddiv+0xd8>
 8000540:	465a      	mov	r2, fp
 8000542:	9b00      	ldr	r3, [sp, #0]
 8000544:	431a      	orrs	r2, r3
 8000546:	4b49      	ldr	r3, [pc, #292]	@ (800066c <__aeabi_ddiv+0x228>)
 8000548:	469c      	mov	ip, r3
 800054a:	44e2      	add	sl, ip
 800054c:	2a00      	cmp	r2, #0
 800054e:	d159      	bne.n	8000604 <__aeabi_ddiv+0x1c0>
 8000550:	2302      	movs	r3, #2
 8000552:	431c      	orrs	r4, r3
 8000554:	2300      	movs	r3, #0
 8000556:	2102      	movs	r1, #2
 8000558:	469b      	mov	fp, r3
 800055a:	e7b8      	b.n	80004ce <__aeabi_ddiv+0x8a>
 800055c:	465a      	mov	r2, fp
 800055e:	9b00      	ldr	r3, [sp, #0]
 8000560:	431a      	orrs	r2, r3
 8000562:	d049      	beq.n	80005f8 <__aeabi_ddiv+0x1b4>
 8000564:	465b      	mov	r3, fp
 8000566:	2b00      	cmp	r3, #0
 8000568:	d100      	bne.n	800056c <__aeabi_ddiv+0x128>
 800056a:	e19c      	b.n	80008a6 <__aeabi_ddiv+0x462>
 800056c:	4658      	mov	r0, fp
 800056e:	f001 fa0f 	bl	8001990 <__clzsi2>
 8000572:	0002      	movs	r2, r0
 8000574:	0003      	movs	r3, r0
 8000576:	3a0b      	subs	r2, #11
 8000578:	271d      	movs	r7, #29
 800057a:	9e00      	ldr	r6, [sp, #0]
 800057c:	1aba      	subs	r2, r7, r2
 800057e:	0019      	movs	r1, r3
 8000580:	4658      	mov	r0, fp
 8000582:	40d6      	lsrs	r6, r2
 8000584:	3908      	subs	r1, #8
 8000586:	4088      	lsls	r0, r1
 8000588:	0032      	movs	r2, r6
 800058a:	4302      	orrs	r2, r0
 800058c:	4693      	mov	fp, r2
 800058e:	9a00      	ldr	r2, [sp, #0]
 8000590:	408a      	lsls	r2, r1
 8000592:	4937      	ldr	r1, [pc, #220]	@ (8000670 <__aeabi_ddiv+0x22c>)
 8000594:	4453      	add	r3, sl
 8000596:	468a      	mov	sl, r1
 8000598:	2100      	movs	r1, #0
 800059a:	449a      	add	sl, r3
 800059c:	e797      	b.n	80004ce <__aeabi_ddiv+0x8a>
 800059e:	465b      	mov	r3, fp
 80005a0:	4303      	orrs	r3, r0
 80005a2:	4699      	mov	r9, r3
 80005a4:	d021      	beq.n	80005ea <__aeabi_ddiv+0x1a6>
 80005a6:	465b      	mov	r3, fp
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d100      	bne.n	80005ae <__aeabi_ddiv+0x16a>
 80005ac:	e169      	b.n	8000882 <__aeabi_ddiv+0x43e>
 80005ae:	4658      	mov	r0, fp
 80005b0:	f001 f9ee 	bl	8001990 <__clzsi2>
 80005b4:	230b      	movs	r3, #11
 80005b6:	425b      	negs	r3, r3
 80005b8:	469c      	mov	ip, r3
 80005ba:	0002      	movs	r2, r0
 80005bc:	4484      	add	ip, r0
 80005be:	4666      	mov	r6, ip
 80005c0:	231d      	movs	r3, #29
 80005c2:	1b9b      	subs	r3, r3, r6
 80005c4:	0026      	movs	r6, r4
 80005c6:	0011      	movs	r1, r2
 80005c8:	4658      	mov	r0, fp
 80005ca:	40de      	lsrs	r6, r3
 80005cc:	3908      	subs	r1, #8
 80005ce:	4088      	lsls	r0, r1
 80005d0:	0033      	movs	r3, r6
 80005d2:	4303      	orrs	r3, r0
 80005d4:	4699      	mov	r9, r3
 80005d6:	0023      	movs	r3, r4
 80005d8:	408b      	lsls	r3, r1
 80005da:	4698      	mov	r8, r3
 80005dc:	4b25      	ldr	r3, [pc, #148]	@ (8000674 <__aeabi_ddiv+0x230>)
 80005de:	2400      	movs	r4, #0
 80005e0:	1a9b      	subs	r3, r3, r2
 80005e2:	469a      	mov	sl, r3
 80005e4:	2300      	movs	r3, #0
 80005e6:	9303      	str	r3, [sp, #12]
 80005e8:	e753      	b.n	8000492 <__aeabi_ddiv+0x4e>
 80005ea:	2300      	movs	r3, #0
 80005ec:	4698      	mov	r8, r3
 80005ee:	469a      	mov	sl, r3
 80005f0:	3301      	adds	r3, #1
 80005f2:	2404      	movs	r4, #4
 80005f4:	9303      	str	r3, [sp, #12]
 80005f6:	e74c      	b.n	8000492 <__aeabi_ddiv+0x4e>
 80005f8:	2301      	movs	r3, #1
 80005fa:	431c      	orrs	r4, r3
 80005fc:	2300      	movs	r3, #0
 80005fe:	2101      	movs	r1, #1
 8000600:	469b      	mov	fp, r3
 8000602:	e764      	b.n	80004ce <__aeabi_ddiv+0x8a>
 8000604:	2303      	movs	r3, #3
 8000606:	0032      	movs	r2, r6
 8000608:	2103      	movs	r1, #3
 800060a:	431c      	orrs	r4, r3
 800060c:	e75f      	b.n	80004ce <__aeabi_ddiv+0x8a>
 800060e:	469a      	mov	sl, r3
 8000610:	2303      	movs	r3, #3
 8000612:	46d9      	mov	r9, fp
 8000614:	240c      	movs	r4, #12
 8000616:	9303      	str	r3, [sp, #12]
 8000618:	e73b      	b.n	8000492 <__aeabi_ddiv+0x4e>
 800061a:	2300      	movs	r3, #0
 800061c:	2480      	movs	r4, #128	@ 0x80
 800061e:	4698      	mov	r8, r3
 8000620:	2600      	movs	r6, #0
 8000622:	4b0f      	ldr	r3, [pc, #60]	@ (8000660 <__aeabi_ddiv+0x21c>)
 8000624:	0324      	lsls	r4, r4, #12
 8000626:	e779      	b.n	800051c <__aeabi_ddiv+0xd8>
 8000628:	2480      	movs	r4, #128	@ 0x80
 800062a:	465b      	mov	r3, fp
 800062c:	0324      	lsls	r4, r4, #12
 800062e:	431c      	orrs	r4, r3
 8000630:	0324      	lsls	r4, r4, #12
 8000632:	002e      	movs	r6, r5
 8000634:	4690      	mov	r8, r2
 8000636:	4b0a      	ldr	r3, [pc, #40]	@ (8000660 <__aeabi_ddiv+0x21c>)
 8000638:	0b24      	lsrs	r4, r4, #12
 800063a:	e76f      	b.n	800051c <__aeabi_ddiv+0xd8>
 800063c:	2480      	movs	r4, #128	@ 0x80
 800063e:	464b      	mov	r3, r9
 8000640:	0324      	lsls	r4, r4, #12
 8000642:	4223      	tst	r3, r4
 8000644:	d002      	beq.n	800064c <__aeabi_ddiv+0x208>
 8000646:	465b      	mov	r3, fp
 8000648:	4223      	tst	r3, r4
 800064a:	d0f0      	beq.n	800062e <__aeabi_ddiv+0x1ea>
 800064c:	2480      	movs	r4, #128	@ 0x80
 800064e:	464b      	mov	r3, r9
 8000650:	0324      	lsls	r4, r4, #12
 8000652:	431c      	orrs	r4, r3
 8000654:	0324      	lsls	r4, r4, #12
 8000656:	9e02      	ldr	r6, [sp, #8]
 8000658:	4b01      	ldr	r3, [pc, #4]	@ (8000660 <__aeabi_ddiv+0x21c>)
 800065a:	0b24      	lsrs	r4, r4, #12
 800065c:	e75e      	b.n	800051c <__aeabi_ddiv+0xd8>
 800065e:	46c0      	nop			@ (mov r8, r8)
 8000660:	000007ff 	.word	0x000007ff
 8000664:	fffffc01 	.word	0xfffffc01
 8000668:	0800ad7c 	.word	0x0800ad7c
 800066c:	fffff801 	.word	0xfffff801
 8000670:	000003f3 	.word	0x000003f3
 8000674:	fffffc0d 	.word	0xfffffc0d
 8000678:	45cb      	cmp	fp, r9
 800067a:	d200      	bcs.n	800067e <__aeabi_ddiv+0x23a>
 800067c:	e0f8      	b.n	8000870 <__aeabi_ddiv+0x42c>
 800067e:	d100      	bne.n	8000682 <__aeabi_ddiv+0x23e>
 8000680:	e0f3      	b.n	800086a <__aeabi_ddiv+0x426>
 8000682:	2301      	movs	r3, #1
 8000684:	425b      	negs	r3, r3
 8000686:	469c      	mov	ip, r3
 8000688:	4644      	mov	r4, r8
 800068a:	4648      	mov	r0, r9
 800068c:	2500      	movs	r5, #0
 800068e:	44e2      	add	sl, ip
 8000690:	465b      	mov	r3, fp
 8000692:	0e17      	lsrs	r7, r2, #24
 8000694:	021b      	lsls	r3, r3, #8
 8000696:	431f      	orrs	r7, r3
 8000698:	0c19      	lsrs	r1, r3, #16
 800069a:	043b      	lsls	r3, r7, #16
 800069c:	0212      	lsls	r2, r2, #8
 800069e:	9700      	str	r7, [sp, #0]
 80006a0:	0c1f      	lsrs	r7, r3, #16
 80006a2:	4691      	mov	r9, r2
 80006a4:	9102      	str	r1, [sp, #8]
 80006a6:	9703      	str	r7, [sp, #12]
 80006a8:	f7ff fdbe 	bl	8000228 <__aeabi_uidivmod>
 80006ac:	0002      	movs	r2, r0
 80006ae:	437a      	muls	r2, r7
 80006b0:	040b      	lsls	r3, r1, #16
 80006b2:	0c21      	lsrs	r1, r4, #16
 80006b4:	4680      	mov	r8, r0
 80006b6:	4319      	orrs	r1, r3
 80006b8:	428a      	cmp	r2, r1
 80006ba:	d909      	bls.n	80006d0 <__aeabi_ddiv+0x28c>
 80006bc:	9f00      	ldr	r7, [sp, #0]
 80006be:	2301      	movs	r3, #1
 80006c0:	46bc      	mov	ip, r7
 80006c2:	425b      	negs	r3, r3
 80006c4:	4461      	add	r1, ip
 80006c6:	469c      	mov	ip, r3
 80006c8:	44e0      	add	r8, ip
 80006ca:	428f      	cmp	r7, r1
 80006cc:	d800      	bhi.n	80006d0 <__aeabi_ddiv+0x28c>
 80006ce:	e15c      	b.n	800098a <__aeabi_ddiv+0x546>
 80006d0:	1a88      	subs	r0, r1, r2
 80006d2:	9902      	ldr	r1, [sp, #8]
 80006d4:	f7ff fda8 	bl	8000228 <__aeabi_uidivmod>
 80006d8:	9a03      	ldr	r2, [sp, #12]
 80006da:	0424      	lsls	r4, r4, #16
 80006dc:	4342      	muls	r2, r0
 80006de:	0409      	lsls	r1, r1, #16
 80006e0:	0c24      	lsrs	r4, r4, #16
 80006e2:	0003      	movs	r3, r0
 80006e4:	430c      	orrs	r4, r1
 80006e6:	42a2      	cmp	r2, r4
 80006e8:	d906      	bls.n	80006f8 <__aeabi_ddiv+0x2b4>
 80006ea:	9900      	ldr	r1, [sp, #0]
 80006ec:	3b01      	subs	r3, #1
 80006ee:	468c      	mov	ip, r1
 80006f0:	4464      	add	r4, ip
 80006f2:	42a1      	cmp	r1, r4
 80006f4:	d800      	bhi.n	80006f8 <__aeabi_ddiv+0x2b4>
 80006f6:	e142      	b.n	800097e <__aeabi_ddiv+0x53a>
 80006f8:	1aa0      	subs	r0, r4, r2
 80006fa:	4642      	mov	r2, r8
 80006fc:	0412      	lsls	r2, r2, #16
 80006fe:	431a      	orrs	r2, r3
 8000700:	4693      	mov	fp, r2
 8000702:	464b      	mov	r3, r9
 8000704:	4659      	mov	r1, fp
 8000706:	0c1b      	lsrs	r3, r3, #16
 8000708:	001f      	movs	r7, r3
 800070a:	9304      	str	r3, [sp, #16]
 800070c:	040b      	lsls	r3, r1, #16
 800070e:	4649      	mov	r1, r9
 8000710:	0409      	lsls	r1, r1, #16
 8000712:	0c09      	lsrs	r1, r1, #16
 8000714:	000c      	movs	r4, r1
 8000716:	0c1b      	lsrs	r3, r3, #16
 8000718:	435c      	muls	r4, r3
 800071a:	0c12      	lsrs	r2, r2, #16
 800071c:	437b      	muls	r3, r7
 800071e:	4688      	mov	r8, r1
 8000720:	4351      	muls	r1, r2
 8000722:	437a      	muls	r2, r7
 8000724:	0c27      	lsrs	r7, r4, #16
 8000726:	46bc      	mov	ip, r7
 8000728:	185b      	adds	r3, r3, r1
 800072a:	4463      	add	r3, ip
 800072c:	4299      	cmp	r1, r3
 800072e:	d903      	bls.n	8000738 <__aeabi_ddiv+0x2f4>
 8000730:	2180      	movs	r1, #128	@ 0x80
 8000732:	0249      	lsls	r1, r1, #9
 8000734:	468c      	mov	ip, r1
 8000736:	4462      	add	r2, ip
 8000738:	0c19      	lsrs	r1, r3, #16
 800073a:	0424      	lsls	r4, r4, #16
 800073c:	041b      	lsls	r3, r3, #16
 800073e:	0c24      	lsrs	r4, r4, #16
 8000740:	188a      	adds	r2, r1, r2
 8000742:	191c      	adds	r4, r3, r4
 8000744:	4290      	cmp	r0, r2
 8000746:	d302      	bcc.n	800074e <__aeabi_ddiv+0x30a>
 8000748:	d116      	bne.n	8000778 <__aeabi_ddiv+0x334>
 800074a:	42a5      	cmp	r5, r4
 800074c:	d214      	bcs.n	8000778 <__aeabi_ddiv+0x334>
 800074e:	465b      	mov	r3, fp
 8000750:	9f00      	ldr	r7, [sp, #0]
 8000752:	3b01      	subs	r3, #1
 8000754:	444d      	add	r5, r9
 8000756:	9305      	str	r3, [sp, #20]
 8000758:	454d      	cmp	r5, r9
 800075a:	419b      	sbcs	r3, r3
 800075c:	46bc      	mov	ip, r7
 800075e:	425b      	negs	r3, r3
 8000760:	4463      	add	r3, ip
 8000762:	18c0      	adds	r0, r0, r3
 8000764:	4287      	cmp	r7, r0
 8000766:	d300      	bcc.n	800076a <__aeabi_ddiv+0x326>
 8000768:	e102      	b.n	8000970 <__aeabi_ddiv+0x52c>
 800076a:	4282      	cmp	r2, r0
 800076c:	d900      	bls.n	8000770 <__aeabi_ddiv+0x32c>
 800076e:	e129      	b.n	80009c4 <__aeabi_ddiv+0x580>
 8000770:	d100      	bne.n	8000774 <__aeabi_ddiv+0x330>
 8000772:	e124      	b.n	80009be <__aeabi_ddiv+0x57a>
 8000774:	9b05      	ldr	r3, [sp, #20]
 8000776:	469b      	mov	fp, r3
 8000778:	1b2c      	subs	r4, r5, r4
 800077a:	42a5      	cmp	r5, r4
 800077c:	41ad      	sbcs	r5, r5
 800077e:	9b00      	ldr	r3, [sp, #0]
 8000780:	1a80      	subs	r0, r0, r2
 8000782:	426d      	negs	r5, r5
 8000784:	1b40      	subs	r0, r0, r5
 8000786:	4283      	cmp	r3, r0
 8000788:	d100      	bne.n	800078c <__aeabi_ddiv+0x348>
 800078a:	e10f      	b.n	80009ac <__aeabi_ddiv+0x568>
 800078c:	9902      	ldr	r1, [sp, #8]
 800078e:	f7ff fd4b 	bl	8000228 <__aeabi_uidivmod>
 8000792:	9a03      	ldr	r2, [sp, #12]
 8000794:	040b      	lsls	r3, r1, #16
 8000796:	4342      	muls	r2, r0
 8000798:	0c21      	lsrs	r1, r4, #16
 800079a:	0005      	movs	r5, r0
 800079c:	4319      	orrs	r1, r3
 800079e:	428a      	cmp	r2, r1
 80007a0:	d900      	bls.n	80007a4 <__aeabi_ddiv+0x360>
 80007a2:	e0cb      	b.n	800093c <__aeabi_ddiv+0x4f8>
 80007a4:	1a88      	subs	r0, r1, r2
 80007a6:	9902      	ldr	r1, [sp, #8]
 80007a8:	f7ff fd3e 	bl	8000228 <__aeabi_uidivmod>
 80007ac:	9a03      	ldr	r2, [sp, #12]
 80007ae:	0424      	lsls	r4, r4, #16
 80007b0:	4342      	muls	r2, r0
 80007b2:	0409      	lsls	r1, r1, #16
 80007b4:	0c24      	lsrs	r4, r4, #16
 80007b6:	0003      	movs	r3, r0
 80007b8:	430c      	orrs	r4, r1
 80007ba:	42a2      	cmp	r2, r4
 80007bc:	d900      	bls.n	80007c0 <__aeabi_ddiv+0x37c>
 80007be:	e0ca      	b.n	8000956 <__aeabi_ddiv+0x512>
 80007c0:	4641      	mov	r1, r8
 80007c2:	1aa4      	subs	r4, r4, r2
 80007c4:	042a      	lsls	r2, r5, #16
 80007c6:	431a      	orrs	r2, r3
 80007c8:	9f04      	ldr	r7, [sp, #16]
 80007ca:	0413      	lsls	r3, r2, #16
 80007cc:	0c1b      	lsrs	r3, r3, #16
 80007ce:	4359      	muls	r1, r3
 80007d0:	4640      	mov	r0, r8
 80007d2:	437b      	muls	r3, r7
 80007d4:	469c      	mov	ip, r3
 80007d6:	0c15      	lsrs	r5, r2, #16
 80007d8:	4368      	muls	r0, r5
 80007da:	0c0b      	lsrs	r3, r1, #16
 80007dc:	4484      	add	ip, r0
 80007de:	4463      	add	r3, ip
 80007e0:	437d      	muls	r5, r7
 80007e2:	4298      	cmp	r0, r3
 80007e4:	d903      	bls.n	80007ee <__aeabi_ddiv+0x3aa>
 80007e6:	2080      	movs	r0, #128	@ 0x80
 80007e8:	0240      	lsls	r0, r0, #9
 80007ea:	4684      	mov	ip, r0
 80007ec:	4465      	add	r5, ip
 80007ee:	0c18      	lsrs	r0, r3, #16
 80007f0:	0409      	lsls	r1, r1, #16
 80007f2:	041b      	lsls	r3, r3, #16
 80007f4:	0c09      	lsrs	r1, r1, #16
 80007f6:	1940      	adds	r0, r0, r5
 80007f8:	185b      	adds	r3, r3, r1
 80007fa:	4284      	cmp	r4, r0
 80007fc:	d327      	bcc.n	800084e <__aeabi_ddiv+0x40a>
 80007fe:	d023      	beq.n	8000848 <__aeabi_ddiv+0x404>
 8000800:	2301      	movs	r3, #1
 8000802:	0035      	movs	r5, r6
 8000804:	431a      	orrs	r2, r3
 8000806:	4b94      	ldr	r3, [pc, #592]	@ (8000a58 <__aeabi_ddiv+0x614>)
 8000808:	4453      	add	r3, sl
 800080a:	2b00      	cmp	r3, #0
 800080c:	dd60      	ble.n	80008d0 <__aeabi_ddiv+0x48c>
 800080e:	0751      	lsls	r1, r2, #29
 8000810:	d000      	beq.n	8000814 <__aeabi_ddiv+0x3d0>
 8000812:	e086      	b.n	8000922 <__aeabi_ddiv+0x4de>
 8000814:	002e      	movs	r6, r5
 8000816:	08d1      	lsrs	r1, r2, #3
 8000818:	465a      	mov	r2, fp
 800081a:	01d2      	lsls	r2, r2, #7
 800081c:	d506      	bpl.n	800082c <__aeabi_ddiv+0x3e8>
 800081e:	465a      	mov	r2, fp
 8000820:	4b8e      	ldr	r3, [pc, #568]	@ (8000a5c <__aeabi_ddiv+0x618>)
 8000822:	401a      	ands	r2, r3
 8000824:	2380      	movs	r3, #128	@ 0x80
 8000826:	4693      	mov	fp, r2
 8000828:	00db      	lsls	r3, r3, #3
 800082a:	4453      	add	r3, sl
 800082c:	4a8c      	ldr	r2, [pc, #560]	@ (8000a60 <__aeabi_ddiv+0x61c>)
 800082e:	4293      	cmp	r3, r2
 8000830:	dd00      	ble.n	8000834 <__aeabi_ddiv+0x3f0>
 8000832:	e680      	b.n	8000536 <__aeabi_ddiv+0xf2>
 8000834:	465a      	mov	r2, fp
 8000836:	0752      	lsls	r2, r2, #29
 8000838:	430a      	orrs	r2, r1
 800083a:	4690      	mov	r8, r2
 800083c:	465a      	mov	r2, fp
 800083e:	055b      	lsls	r3, r3, #21
 8000840:	0254      	lsls	r4, r2, #9
 8000842:	0b24      	lsrs	r4, r4, #12
 8000844:	0d5b      	lsrs	r3, r3, #21
 8000846:	e669      	b.n	800051c <__aeabi_ddiv+0xd8>
 8000848:	0035      	movs	r5, r6
 800084a:	2b00      	cmp	r3, #0
 800084c:	d0db      	beq.n	8000806 <__aeabi_ddiv+0x3c2>
 800084e:	9d00      	ldr	r5, [sp, #0]
 8000850:	1e51      	subs	r1, r2, #1
 8000852:	46ac      	mov	ip, r5
 8000854:	4464      	add	r4, ip
 8000856:	42ac      	cmp	r4, r5
 8000858:	d200      	bcs.n	800085c <__aeabi_ddiv+0x418>
 800085a:	e09e      	b.n	800099a <__aeabi_ddiv+0x556>
 800085c:	4284      	cmp	r4, r0
 800085e:	d200      	bcs.n	8000862 <__aeabi_ddiv+0x41e>
 8000860:	e0e1      	b.n	8000a26 <__aeabi_ddiv+0x5e2>
 8000862:	d100      	bne.n	8000866 <__aeabi_ddiv+0x422>
 8000864:	e0ee      	b.n	8000a44 <__aeabi_ddiv+0x600>
 8000866:	000a      	movs	r2, r1
 8000868:	e7ca      	b.n	8000800 <__aeabi_ddiv+0x3bc>
 800086a:	4542      	cmp	r2, r8
 800086c:	d900      	bls.n	8000870 <__aeabi_ddiv+0x42c>
 800086e:	e708      	b.n	8000682 <__aeabi_ddiv+0x23e>
 8000870:	464b      	mov	r3, r9
 8000872:	07dc      	lsls	r4, r3, #31
 8000874:	0858      	lsrs	r0, r3, #1
 8000876:	4643      	mov	r3, r8
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	431c      	orrs	r4, r3
 800087c:	4643      	mov	r3, r8
 800087e:	07dd      	lsls	r5, r3, #31
 8000880:	e706      	b.n	8000690 <__aeabi_ddiv+0x24c>
 8000882:	f001 f885 	bl	8001990 <__clzsi2>
 8000886:	2315      	movs	r3, #21
 8000888:	469c      	mov	ip, r3
 800088a:	4484      	add	ip, r0
 800088c:	0002      	movs	r2, r0
 800088e:	4663      	mov	r3, ip
 8000890:	3220      	adds	r2, #32
 8000892:	2b1c      	cmp	r3, #28
 8000894:	dc00      	bgt.n	8000898 <__aeabi_ddiv+0x454>
 8000896:	e692      	b.n	80005be <__aeabi_ddiv+0x17a>
 8000898:	0023      	movs	r3, r4
 800089a:	3808      	subs	r0, #8
 800089c:	4083      	lsls	r3, r0
 800089e:	4699      	mov	r9, r3
 80008a0:	2300      	movs	r3, #0
 80008a2:	4698      	mov	r8, r3
 80008a4:	e69a      	b.n	80005dc <__aeabi_ddiv+0x198>
 80008a6:	f001 f873 	bl	8001990 <__clzsi2>
 80008aa:	0002      	movs	r2, r0
 80008ac:	0003      	movs	r3, r0
 80008ae:	3215      	adds	r2, #21
 80008b0:	3320      	adds	r3, #32
 80008b2:	2a1c      	cmp	r2, #28
 80008b4:	dc00      	bgt.n	80008b8 <__aeabi_ddiv+0x474>
 80008b6:	e65f      	b.n	8000578 <__aeabi_ddiv+0x134>
 80008b8:	9900      	ldr	r1, [sp, #0]
 80008ba:	3808      	subs	r0, #8
 80008bc:	4081      	lsls	r1, r0
 80008be:	2200      	movs	r2, #0
 80008c0:	468b      	mov	fp, r1
 80008c2:	e666      	b.n	8000592 <__aeabi_ddiv+0x14e>
 80008c4:	2200      	movs	r2, #0
 80008c6:	002e      	movs	r6, r5
 80008c8:	2400      	movs	r4, #0
 80008ca:	4690      	mov	r8, r2
 80008cc:	4b65      	ldr	r3, [pc, #404]	@ (8000a64 <__aeabi_ddiv+0x620>)
 80008ce:	e625      	b.n	800051c <__aeabi_ddiv+0xd8>
 80008d0:	002e      	movs	r6, r5
 80008d2:	2101      	movs	r1, #1
 80008d4:	1ac9      	subs	r1, r1, r3
 80008d6:	2938      	cmp	r1, #56	@ 0x38
 80008d8:	dd00      	ble.n	80008dc <__aeabi_ddiv+0x498>
 80008da:	e61b      	b.n	8000514 <__aeabi_ddiv+0xd0>
 80008dc:	291f      	cmp	r1, #31
 80008de:	dc7e      	bgt.n	80009de <__aeabi_ddiv+0x59a>
 80008e0:	4861      	ldr	r0, [pc, #388]	@ (8000a68 <__aeabi_ddiv+0x624>)
 80008e2:	0014      	movs	r4, r2
 80008e4:	4450      	add	r0, sl
 80008e6:	465b      	mov	r3, fp
 80008e8:	4082      	lsls	r2, r0
 80008ea:	4083      	lsls	r3, r0
 80008ec:	40cc      	lsrs	r4, r1
 80008ee:	1e50      	subs	r0, r2, #1
 80008f0:	4182      	sbcs	r2, r0
 80008f2:	4323      	orrs	r3, r4
 80008f4:	431a      	orrs	r2, r3
 80008f6:	465b      	mov	r3, fp
 80008f8:	40cb      	lsrs	r3, r1
 80008fa:	0751      	lsls	r1, r2, #29
 80008fc:	d009      	beq.n	8000912 <__aeabi_ddiv+0x4ce>
 80008fe:	210f      	movs	r1, #15
 8000900:	4011      	ands	r1, r2
 8000902:	2904      	cmp	r1, #4
 8000904:	d005      	beq.n	8000912 <__aeabi_ddiv+0x4ce>
 8000906:	1d11      	adds	r1, r2, #4
 8000908:	4291      	cmp	r1, r2
 800090a:	4192      	sbcs	r2, r2
 800090c:	4252      	negs	r2, r2
 800090e:	189b      	adds	r3, r3, r2
 8000910:	000a      	movs	r2, r1
 8000912:	0219      	lsls	r1, r3, #8
 8000914:	d400      	bmi.n	8000918 <__aeabi_ddiv+0x4d4>
 8000916:	e09b      	b.n	8000a50 <__aeabi_ddiv+0x60c>
 8000918:	2200      	movs	r2, #0
 800091a:	2301      	movs	r3, #1
 800091c:	2400      	movs	r4, #0
 800091e:	4690      	mov	r8, r2
 8000920:	e5fc      	b.n	800051c <__aeabi_ddiv+0xd8>
 8000922:	210f      	movs	r1, #15
 8000924:	4011      	ands	r1, r2
 8000926:	2904      	cmp	r1, #4
 8000928:	d100      	bne.n	800092c <__aeabi_ddiv+0x4e8>
 800092a:	e773      	b.n	8000814 <__aeabi_ddiv+0x3d0>
 800092c:	1d11      	adds	r1, r2, #4
 800092e:	4291      	cmp	r1, r2
 8000930:	4192      	sbcs	r2, r2
 8000932:	4252      	negs	r2, r2
 8000934:	002e      	movs	r6, r5
 8000936:	08c9      	lsrs	r1, r1, #3
 8000938:	4493      	add	fp, r2
 800093a:	e76d      	b.n	8000818 <__aeabi_ddiv+0x3d4>
 800093c:	9b00      	ldr	r3, [sp, #0]
 800093e:	3d01      	subs	r5, #1
 8000940:	469c      	mov	ip, r3
 8000942:	4461      	add	r1, ip
 8000944:	428b      	cmp	r3, r1
 8000946:	d900      	bls.n	800094a <__aeabi_ddiv+0x506>
 8000948:	e72c      	b.n	80007a4 <__aeabi_ddiv+0x360>
 800094a:	428a      	cmp	r2, r1
 800094c:	d800      	bhi.n	8000950 <__aeabi_ddiv+0x50c>
 800094e:	e729      	b.n	80007a4 <__aeabi_ddiv+0x360>
 8000950:	1e85      	subs	r5, r0, #2
 8000952:	4461      	add	r1, ip
 8000954:	e726      	b.n	80007a4 <__aeabi_ddiv+0x360>
 8000956:	9900      	ldr	r1, [sp, #0]
 8000958:	3b01      	subs	r3, #1
 800095a:	468c      	mov	ip, r1
 800095c:	4464      	add	r4, ip
 800095e:	42a1      	cmp	r1, r4
 8000960:	d900      	bls.n	8000964 <__aeabi_ddiv+0x520>
 8000962:	e72d      	b.n	80007c0 <__aeabi_ddiv+0x37c>
 8000964:	42a2      	cmp	r2, r4
 8000966:	d800      	bhi.n	800096a <__aeabi_ddiv+0x526>
 8000968:	e72a      	b.n	80007c0 <__aeabi_ddiv+0x37c>
 800096a:	1e83      	subs	r3, r0, #2
 800096c:	4464      	add	r4, ip
 800096e:	e727      	b.n	80007c0 <__aeabi_ddiv+0x37c>
 8000970:	4287      	cmp	r7, r0
 8000972:	d000      	beq.n	8000976 <__aeabi_ddiv+0x532>
 8000974:	e6fe      	b.n	8000774 <__aeabi_ddiv+0x330>
 8000976:	45a9      	cmp	r9, r5
 8000978:	d900      	bls.n	800097c <__aeabi_ddiv+0x538>
 800097a:	e6fb      	b.n	8000774 <__aeabi_ddiv+0x330>
 800097c:	e6f5      	b.n	800076a <__aeabi_ddiv+0x326>
 800097e:	42a2      	cmp	r2, r4
 8000980:	d800      	bhi.n	8000984 <__aeabi_ddiv+0x540>
 8000982:	e6b9      	b.n	80006f8 <__aeabi_ddiv+0x2b4>
 8000984:	1e83      	subs	r3, r0, #2
 8000986:	4464      	add	r4, ip
 8000988:	e6b6      	b.n	80006f8 <__aeabi_ddiv+0x2b4>
 800098a:	428a      	cmp	r2, r1
 800098c:	d800      	bhi.n	8000990 <__aeabi_ddiv+0x54c>
 800098e:	e69f      	b.n	80006d0 <__aeabi_ddiv+0x28c>
 8000990:	46bc      	mov	ip, r7
 8000992:	1e83      	subs	r3, r0, #2
 8000994:	4698      	mov	r8, r3
 8000996:	4461      	add	r1, ip
 8000998:	e69a      	b.n	80006d0 <__aeabi_ddiv+0x28c>
 800099a:	000a      	movs	r2, r1
 800099c:	4284      	cmp	r4, r0
 800099e:	d000      	beq.n	80009a2 <__aeabi_ddiv+0x55e>
 80009a0:	e72e      	b.n	8000800 <__aeabi_ddiv+0x3bc>
 80009a2:	454b      	cmp	r3, r9
 80009a4:	d000      	beq.n	80009a8 <__aeabi_ddiv+0x564>
 80009a6:	e72b      	b.n	8000800 <__aeabi_ddiv+0x3bc>
 80009a8:	0035      	movs	r5, r6
 80009aa:	e72c      	b.n	8000806 <__aeabi_ddiv+0x3c2>
 80009ac:	4b2a      	ldr	r3, [pc, #168]	@ (8000a58 <__aeabi_ddiv+0x614>)
 80009ae:	4a2f      	ldr	r2, [pc, #188]	@ (8000a6c <__aeabi_ddiv+0x628>)
 80009b0:	4453      	add	r3, sl
 80009b2:	4592      	cmp	sl, r2
 80009b4:	db43      	blt.n	8000a3e <__aeabi_ddiv+0x5fa>
 80009b6:	2201      	movs	r2, #1
 80009b8:	2100      	movs	r1, #0
 80009ba:	4493      	add	fp, r2
 80009bc:	e72c      	b.n	8000818 <__aeabi_ddiv+0x3d4>
 80009be:	42ac      	cmp	r4, r5
 80009c0:	d800      	bhi.n	80009c4 <__aeabi_ddiv+0x580>
 80009c2:	e6d7      	b.n	8000774 <__aeabi_ddiv+0x330>
 80009c4:	2302      	movs	r3, #2
 80009c6:	425b      	negs	r3, r3
 80009c8:	469c      	mov	ip, r3
 80009ca:	9900      	ldr	r1, [sp, #0]
 80009cc:	444d      	add	r5, r9
 80009ce:	454d      	cmp	r5, r9
 80009d0:	419b      	sbcs	r3, r3
 80009d2:	44e3      	add	fp, ip
 80009d4:	468c      	mov	ip, r1
 80009d6:	425b      	negs	r3, r3
 80009d8:	4463      	add	r3, ip
 80009da:	18c0      	adds	r0, r0, r3
 80009dc:	e6cc      	b.n	8000778 <__aeabi_ddiv+0x334>
 80009de:	201f      	movs	r0, #31
 80009e0:	4240      	negs	r0, r0
 80009e2:	1ac3      	subs	r3, r0, r3
 80009e4:	4658      	mov	r0, fp
 80009e6:	40d8      	lsrs	r0, r3
 80009e8:	2920      	cmp	r1, #32
 80009ea:	d004      	beq.n	80009f6 <__aeabi_ddiv+0x5b2>
 80009ec:	4659      	mov	r1, fp
 80009ee:	4b20      	ldr	r3, [pc, #128]	@ (8000a70 <__aeabi_ddiv+0x62c>)
 80009f0:	4453      	add	r3, sl
 80009f2:	4099      	lsls	r1, r3
 80009f4:	430a      	orrs	r2, r1
 80009f6:	1e53      	subs	r3, r2, #1
 80009f8:	419a      	sbcs	r2, r3
 80009fa:	2307      	movs	r3, #7
 80009fc:	0019      	movs	r1, r3
 80009fe:	4302      	orrs	r2, r0
 8000a00:	2400      	movs	r4, #0
 8000a02:	4011      	ands	r1, r2
 8000a04:	4213      	tst	r3, r2
 8000a06:	d009      	beq.n	8000a1c <__aeabi_ddiv+0x5d8>
 8000a08:	3308      	adds	r3, #8
 8000a0a:	4013      	ands	r3, r2
 8000a0c:	2b04      	cmp	r3, #4
 8000a0e:	d01d      	beq.n	8000a4c <__aeabi_ddiv+0x608>
 8000a10:	1d13      	adds	r3, r2, #4
 8000a12:	4293      	cmp	r3, r2
 8000a14:	4189      	sbcs	r1, r1
 8000a16:	001a      	movs	r2, r3
 8000a18:	4249      	negs	r1, r1
 8000a1a:	0749      	lsls	r1, r1, #29
 8000a1c:	08d2      	lsrs	r2, r2, #3
 8000a1e:	430a      	orrs	r2, r1
 8000a20:	4690      	mov	r8, r2
 8000a22:	2300      	movs	r3, #0
 8000a24:	e57a      	b.n	800051c <__aeabi_ddiv+0xd8>
 8000a26:	4649      	mov	r1, r9
 8000a28:	9f00      	ldr	r7, [sp, #0]
 8000a2a:	004d      	lsls	r5, r1, #1
 8000a2c:	454d      	cmp	r5, r9
 8000a2e:	4189      	sbcs	r1, r1
 8000a30:	46bc      	mov	ip, r7
 8000a32:	4249      	negs	r1, r1
 8000a34:	4461      	add	r1, ip
 8000a36:	46a9      	mov	r9, r5
 8000a38:	3a02      	subs	r2, #2
 8000a3a:	1864      	adds	r4, r4, r1
 8000a3c:	e7ae      	b.n	800099c <__aeabi_ddiv+0x558>
 8000a3e:	2201      	movs	r2, #1
 8000a40:	4252      	negs	r2, r2
 8000a42:	e746      	b.n	80008d2 <__aeabi_ddiv+0x48e>
 8000a44:	4599      	cmp	r9, r3
 8000a46:	d3ee      	bcc.n	8000a26 <__aeabi_ddiv+0x5e2>
 8000a48:	000a      	movs	r2, r1
 8000a4a:	e7aa      	b.n	80009a2 <__aeabi_ddiv+0x55e>
 8000a4c:	2100      	movs	r1, #0
 8000a4e:	e7e5      	b.n	8000a1c <__aeabi_ddiv+0x5d8>
 8000a50:	0759      	lsls	r1, r3, #29
 8000a52:	025b      	lsls	r3, r3, #9
 8000a54:	0b1c      	lsrs	r4, r3, #12
 8000a56:	e7e1      	b.n	8000a1c <__aeabi_ddiv+0x5d8>
 8000a58:	000003ff 	.word	0x000003ff
 8000a5c:	feffffff 	.word	0xfeffffff
 8000a60:	000007fe 	.word	0x000007fe
 8000a64:	000007ff 	.word	0x000007ff
 8000a68:	0000041e 	.word	0x0000041e
 8000a6c:	fffffc02 	.word	0xfffffc02
 8000a70:	0000043e 	.word	0x0000043e

08000a74 <__aeabi_dmul>:
 8000a74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a76:	4657      	mov	r7, sl
 8000a78:	464e      	mov	r6, r9
 8000a7a:	46de      	mov	lr, fp
 8000a7c:	4645      	mov	r5, r8
 8000a7e:	b5e0      	push	{r5, r6, r7, lr}
 8000a80:	001f      	movs	r7, r3
 8000a82:	030b      	lsls	r3, r1, #12
 8000a84:	0b1b      	lsrs	r3, r3, #12
 8000a86:	0016      	movs	r6, r2
 8000a88:	469a      	mov	sl, r3
 8000a8a:	0fca      	lsrs	r2, r1, #31
 8000a8c:	004b      	lsls	r3, r1, #1
 8000a8e:	0004      	movs	r4, r0
 8000a90:	4691      	mov	r9, r2
 8000a92:	b085      	sub	sp, #20
 8000a94:	0d5b      	lsrs	r3, r3, #21
 8000a96:	d100      	bne.n	8000a9a <__aeabi_dmul+0x26>
 8000a98:	e1cf      	b.n	8000e3a <__aeabi_dmul+0x3c6>
 8000a9a:	4acd      	ldr	r2, [pc, #820]	@ (8000dd0 <__aeabi_dmul+0x35c>)
 8000a9c:	4293      	cmp	r3, r2
 8000a9e:	d055      	beq.n	8000b4c <__aeabi_dmul+0xd8>
 8000aa0:	4651      	mov	r1, sl
 8000aa2:	0f42      	lsrs	r2, r0, #29
 8000aa4:	00c9      	lsls	r1, r1, #3
 8000aa6:	430a      	orrs	r2, r1
 8000aa8:	2180      	movs	r1, #128	@ 0x80
 8000aaa:	0409      	lsls	r1, r1, #16
 8000aac:	4311      	orrs	r1, r2
 8000aae:	00c2      	lsls	r2, r0, #3
 8000ab0:	4690      	mov	r8, r2
 8000ab2:	4ac8      	ldr	r2, [pc, #800]	@ (8000dd4 <__aeabi_dmul+0x360>)
 8000ab4:	468a      	mov	sl, r1
 8000ab6:	4693      	mov	fp, r2
 8000ab8:	449b      	add	fp, r3
 8000aba:	2300      	movs	r3, #0
 8000abc:	2500      	movs	r5, #0
 8000abe:	9302      	str	r3, [sp, #8]
 8000ac0:	033c      	lsls	r4, r7, #12
 8000ac2:	007b      	lsls	r3, r7, #1
 8000ac4:	0ffa      	lsrs	r2, r7, #31
 8000ac6:	9601      	str	r6, [sp, #4]
 8000ac8:	0b24      	lsrs	r4, r4, #12
 8000aca:	0d5b      	lsrs	r3, r3, #21
 8000acc:	9200      	str	r2, [sp, #0]
 8000ace:	d100      	bne.n	8000ad2 <__aeabi_dmul+0x5e>
 8000ad0:	e188      	b.n	8000de4 <__aeabi_dmul+0x370>
 8000ad2:	4abf      	ldr	r2, [pc, #764]	@ (8000dd0 <__aeabi_dmul+0x35c>)
 8000ad4:	4293      	cmp	r3, r2
 8000ad6:	d100      	bne.n	8000ada <__aeabi_dmul+0x66>
 8000ad8:	e092      	b.n	8000c00 <__aeabi_dmul+0x18c>
 8000ada:	4abe      	ldr	r2, [pc, #760]	@ (8000dd4 <__aeabi_dmul+0x360>)
 8000adc:	4694      	mov	ip, r2
 8000ade:	4463      	add	r3, ip
 8000ae0:	449b      	add	fp, r3
 8000ae2:	2d0a      	cmp	r5, #10
 8000ae4:	dc42      	bgt.n	8000b6c <__aeabi_dmul+0xf8>
 8000ae6:	00e4      	lsls	r4, r4, #3
 8000ae8:	0f73      	lsrs	r3, r6, #29
 8000aea:	4323      	orrs	r3, r4
 8000aec:	2480      	movs	r4, #128	@ 0x80
 8000aee:	4649      	mov	r1, r9
 8000af0:	0424      	lsls	r4, r4, #16
 8000af2:	431c      	orrs	r4, r3
 8000af4:	00f3      	lsls	r3, r6, #3
 8000af6:	9301      	str	r3, [sp, #4]
 8000af8:	9b00      	ldr	r3, [sp, #0]
 8000afa:	2000      	movs	r0, #0
 8000afc:	4059      	eors	r1, r3
 8000afe:	b2cb      	uxtb	r3, r1
 8000b00:	9303      	str	r3, [sp, #12]
 8000b02:	2d02      	cmp	r5, #2
 8000b04:	dc00      	bgt.n	8000b08 <__aeabi_dmul+0x94>
 8000b06:	e094      	b.n	8000c32 <__aeabi_dmul+0x1be>
 8000b08:	2301      	movs	r3, #1
 8000b0a:	40ab      	lsls	r3, r5
 8000b0c:	001d      	movs	r5, r3
 8000b0e:	23a6      	movs	r3, #166	@ 0xa6
 8000b10:	002a      	movs	r2, r5
 8000b12:	00db      	lsls	r3, r3, #3
 8000b14:	401a      	ands	r2, r3
 8000b16:	421d      	tst	r5, r3
 8000b18:	d000      	beq.n	8000b1c <__aeabi_dmul+0xa8>
 8000b1a:	e229      	b.n	8000f70 <__aeabi_dmul+0x4fc>
 8000b1c:	2390      	movs	r3, #144	@ 0x90
 8000b1e:	009b      	lsls	r3, r3, #2
 8000b20:	421d      	tst	r5, r3
 8000b22:	d100      	bne.n	8000b26 <__aeabi_dmul+0xb2>
 8000b24:	e24d      	b.n	8000fc2 <__aeabi_dmul+0x54e>
 8000b26:	2300      	movs	r3, #0
 8000b28:	2480      	movs	r4, #128	@ 0x80
 8000b2a:	4699      	mov	r9, r3
 8000b2c:	0324      	lsls	r4, r4, #12
 8000b2e:	4ba8      	ldr	r3, [pc, #672]	@ (8000dd0 <__aeabi_dmul+0x35c>)
 8000b30:	0010      	movs	r0, r2
 8000b32:	464a      	mov	r2, r9
 8000b34:	051b      	lsls	r3, r3, #20
 8000b36:	4323      	orrs	r3, r4
 8000b38:	07d2      	lsls	r2, r2, #31
 8000b3a:	4313      	orrs	r3, r2
 8000b3c:	0019      	movs	r1, r3
 8000b3e:	b005      	add	sp, #20
 8000b40:	bcf0      	pop	{r4, r5, r6, r7}
 8000b42:	46bb      	mov	fp, r7
 8000b44:	46b2      	mov	sl, r6
 8000b46:	46a9      	mov	r9, r5
 8000b48:	46a0      	mov	r8, r4
 8000b4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b4c:	4652      	mov	r2, sl
 8000b4e:	4302      	orrs	r2, r0
 8000b50:	4690      	mov	r8, r2
 8000b52:	d000      	beq.n	8000b56 <__aeabi_dmul+0xe2>
 8000b54:	e1ac      	b.n	8000eb0 <__aeabi_dmul+0x43c>
 8000b56:	469b      	mov	fp, r3
 8000b58:	2302      	movs	r3, #2
 8000b5a:	4692      	mov	sl, r2
 8000b5c:	2508      	movs	r5, #8
 8000b5e:	9302      	str	r3, [sp, #8]
 8000b60:	e7ae      	b.n	8000ac0 <__aeabi_dmul+0x4c>
 8000b62:	9b00      	ldr	r3, [sp, #0]
 8000b64:	46a2      	mov	sl, r4
 8000b66:	4699      	mov	r9, r3
 8000b68:	9b01      	ldr	r3, [sp, #4]
 8000b6a:	4698      	mov	r8, r3
 8000b6c:	9b02      	ldr	r3, [sp, #8]
 8000b6e:	2b02      	cmp	r3, #2
 8000b70:	d100      	bne.n	8000b74 <__aeabi_dmul+0x100>
 8000b72:	e1ca      	b.n	8000f0a <__aeabi_dmul+0x496>
 8000b74:	2b03      	cmp	r3, #3
 8000b76:	d100      	bne.n	8000b7a <__aeabi_dmul+0x106>
 8000b78:	e192      	b.n	8000ea0 <__aeabi_dmul+0x42c>
 8000b7a:	2b01      	cmp	r3, #1
 8000b7c:	d110      	bne.n	8000ba0 <__aeabi_dmul+0x12c>
 8000b7e:	2300      	movs	r3, #0
 8000b80:	2400      	movs	r4, #0
 8000b82:	2200      	movs	r2, #0
 8000b84:	e7d4      	b.n	8000b30 <__aeabi_dmul+0xbc>
 8000b86:	2201      	movs	r2, #1
 8000b88:	087b      	lsrs	r3, r7, #1
 8000b8a:	403a      	ands	r2, r7
 8000b8c:	4313      	orrs	r3, r2
 8000b8e:	4652      	mov	r2, sl
 8000b90:	07d2      	lsls	r2, r2, #31
 8000b92:	4313      	orrs	r3, r2
 8000b94:	4698      	mov	r8, r3
 8000b96:	4653      	mov	r3, sl
 8000b98:	085b      	lsrs	r3, r3, #1
 8000b9a:	469a      	mov	sl, r3
 8000b9c:	9b03      	ldr	r3, [sp, #12]
 8000b9e:	4699      	mov	r9, r3
 8000ba0:	465b      	mov	r3, fp
 8000ba2:	1c58      	adds	r0, r3, #1
 8000ba4:	2380      	movs	r3, #128	@ 0x80
 8000ba6:	00db      	lsls	r3, r3, #3
 8000ba8:	445b      	add	r3, fp
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	dc00      	bgt.n	8000bb0 <__aeabi_dmul+0x13c>
 8000bae:	e1b1      	b.n	8000f14 <__aeabi_dmul+0x4a0>
 8000bb0:	4642      	mov	r2, r8
 8000bb2:	0752      	lsls	r2, r2, #29
 8000bb4:	d00b      	beq.n	8000bce <__aeabi_dmul+0x15a>
 8000bb6:	220f      	movs	r2, #15
 8000bb8:	4641      	mov	r1, r8
 8000bba:	400a      	ands	r2, r1
 8000bbc:	2a04      	cmp	r2, #4
 8000bbe:	d006      	beq.n	8000bce <__aeabi_dmul+0x15a>
 8000bc0:	4642      	mov	r2, r8
 8000bc2:	1d11      	adds	r1, r2, #4
 8000bc4:	4541      	cmp	r1, r8
 8000bc6:	4192      	sbcs	r2, r2
 8000bc8:	4688      	mov	r8, r1
 8000bca:	4252      	negs	r2, r2
 8000bcc:	4492      	add	sl, r2
 8000bce:	4652      	mov	r2, sl
 8000bd0:	01d2      	lsls	r2, r2, #7
 8000bd2:	d506      	bpl.n	8000be2 <__aeabi_dmul+0x16e>
 8000bd4:	4652      	mov	r2, sl
 8000bd6:	4b80      	ldr	r3, [pc, #512]	@ (8000dd8 <__aeabi_dmul+0x364>)
 8000bd8:	401a      	ands	r2, r3
 8000bda:	2380      	movs	r3, #128	@ 0x80
 8000bdc:	4692      	mov	sl, r2
 8000bde:	00db      	lsls	r3, r3, #3
 8000be0:	18c3      	adds	r3, r0, r3
 8000be2:	4a7e      	ldr	r2, [pc, #504]	@ (8000ddc <__aeabi_dmul+0x368>)
 8000be4:	4293      	cmp	r3, r2
 8000be6:	dd00      	ble.n	8000bea <__aeabi_dmul+0x176>
 8000be8:	e18f      	b.n	8000f0a <__aeabi_dmul+0x496>
 8000bea:	4642      	mov	r2, r8
 8000bec:	08d1      	lsrs	r1, r2, #3
 8000bee:	4652      	mov	r2, sl
 8000bf0:	0752      	lsls	r2, r2, #29
 8000bf2:	430a      	orrs	r2, r1
 8000bf4:	4651      	mov	r1, sl
 8000bf6:	055b      	lsls	r3, r3, #21
 8000bf8:	024c      	lsls	r4, r1, #9
 8000bfa:	0b24      	lsrs	r4, r4, #12
 8000bfc:	0d5b      	lsrs	r3, r3, #21
 8000bfe:	e797      	b.n	8000b30 <__aeabi_dmul+0xbc>
 8000c00:	4b73      	ldr	r3, [pc, #460]	@ (8000dd0 <__aeabi_dmul+0x35c>)
 8000c02:	4326      	orrs	r6, r4
 8000c04:	469c      	mov	ip, r3
 8000c06:	44e3      	add	fp, ip
 8000c08:	2e00      	cmp	r6, #0
 8000c0a:	d100      	bne.n	8000c0e <__aeabi_dmul+0x19a>
 8000c0c:	e16f      	b.n	8000eee <__aeabi_dmul+0x47a>
 8000c0e:	2303      	movs	r3, #3
 8000c10:	4649      	mov	r1, r9
 8000c12:	431d      	orrs	r5, r3
 8000c14:	9b00      	ldr	r3, [sp, #0]
 8000c16:	4059      	eors	r1, r3
 8000c18:	b2cb      	uxtb	r3, r1
 8000c1a:	9303      	str	r3, [sp, #12]
 8000c1c:	2d0a      	cmp	r5, #10
 8000c1e:	dd00      	ble.n	8000c22 <__aeabi_dmul+0x1ae>
 8000c20:	e133      	b.n	8000e8a <__aeabi_dmul+0x416>
 8000c22:	2301      	movs	r3, #1
 8000c24:	40ab      	lsls	r3, r5
 8000c26:	001d      	movs	r5, r3
 8000c28:	2303      	movs	r3, #3
 8000c2a:	9302      	str	r3, [sp, #8]
 8000c2c:	2288      	movs	r2, #136	@ 0x88
 8000c2e:	422a      	tst	r2, r5
 8000c30:	d197      	bne.n	8000b62 <__aeabi_dmul+0xee>
 8000c32:	4642      	mov	r2, r8
 8000c34:	4643      	mov	r3, r8
 8000c36:	0412      	lsls	r2, r2, #16
 8000c38:	0c12      	lsrs	r2, r2, #16
 8000c3a:	0016      	movs	r6, r2
 8000c3c:	9801      	ldr	r0, [sp, #4]
 8000c3e:	0c1d      	lsrs	r5, r3, #16
 8000c40:	0c03      	lsrs	r3, r0, #16
 8000c42:	0400      	lsls	r0, r0, #16
 8000c44:	0c00      	lsrs	r0, r0, #16
 8000c46:	4346      	muls	r6, r0
 8000c48:	46b4      	mov	ip, r6
 8000c4a:	001e      	movs	r6, r3
 8000c4c:	436e      	muls	r6, r5
 8000c4e:	9600      	str	r6, [sp, #0]
 8000c50:	0016      	movs	r6, r2
 8000c52:	0007      	movs	r7, r0
 8000c54:	435e      	muls	r6, r3
 8000c56:	4661      	mov	r1, ip
 8000c58:	46b0      	mov	r8, r6
 8000c5a:	436f      	muls	r7, r5
 8000c5c:	0c0e      	lsrs	r6, r1, #16
 8000c5e:	44b8      	add	r8, r7
 8000c60:	4446      	add	r6, r8
 8000c62:	42b7      	cmp	r7, r6
 8000c64:	d905      	bls.n	8000c72 <__aeabi_dmul+0x1fe>
 8000c66:	2180      	movs	r1, #128	@ 0x80
 8000c68:	0249      	lsls	r1, r1, #9
 8000c6a:	4688      	mov	r8, r1
 8000c6c:	9f00      	ldr	r7, [sp, #0]
 8000c6e:	4447      	add	r7, r8
 8000c70:	9700      	str	r7, [sp, #0]
 8000c72:	4661      	mov	r1, ip
 8000c74:	0409      	lsls	r1, r1, #16
 8000c76:	0c09      	lsrs	r1, r1, #16
 8000c78:	0c37      	lsrs	r7, r6, #16
 8000c7a:	0436      	lsls	r6, r6, #16
 8000c7c:	468c      	mov	ip, r1
 8000c7e:	0031      	movs	r1, r6
 8000c80:	4461      	add	r1, ip
 8000c82:	9101      	str	r1, [sp, #4]
 8000c84:	0011      	movs	r1, r2
 8000c86:	0c26      	lsrs	r6, r4, #16
 8000c88:	0424      	lsls	r4, r4, #16
 8000c8a:	0c24      	lsrs	r4, r4, #16
 8000c8c:	4361      	muls	r1, r4
 8000c8e:	468c      	mov	ip, r1
 8000c90:	0021      	movs	r1, r4
 8000c92:	4369      	muls	r1, r5
 8000c94:	4689      	mov	r9, r1
 8000c96:	4661      	mov	r1, ip
 8000c98:	0c09      	lsrs	r1, r1, #16
 8000c9a:	4688      	mov	r8, r1
 8000c9c:	4372      	muls	r2, r6
 8000c9e:	444a      	add	r2, r9
 8000ca0:	4442      	add	r2, r8
 8000ca2:	4375      	muls	r5, r6
 8000ca4:	4591      	cmp	r9, r2
 8000ca6:	d903      	bls.n	8000cb0 <__aeabi_dmul+0x23c>
 8000ca8:	2180      	movs	r1, #128	@ 0x80
 8000caa:	0249      	lsls	r1, r1, #9
 8000cac:	4688      	mov	r8, r1
 8000cae:	4445      	add	r5, r8
 8000cb0:	0c11      	lsrs	r1, r2, #16
 8000cb2:	4688      	mov	r8, r1
 8000cb4:	4661      	mov	r1, ip
 8000cb6:	0409      	lsls	r1, r1, #16
 8000cb8:	0c09      	lsrs	r1, r1, #16
 8000cba:	468c      	mov	ip, r1
 8000cbc:	0412      	lsls	r2, r2, #16
 8000cbe:	4462      	add	r2, ip
 8000cc0:	18b9      	adds	r1, r7, r2
 8000cc2:	9102      	str	r1, [sp, #8]
 8000cc4:	4651      	mov	r1, sl
 8000cc6:	0c09      	lsrs	r1, r1, #16
 8000cc8:	468c      	mov	ip, r1
 8000cca:	4651      	mov	r1, sl
 8000ccc:	040f      	lsls	r7, r1, #16
 8000cce:	0c3f      	lsrs	r7, r7, #16
 8000cd0:	0039      	movs	r1, r7
 8000cd2:	4341      	muls	r1, r0
 8000cd4:	4445      	add	r5, r8
 8000cd6:	4688      	mov	r8, r1
 8000cd8:	4661      	mov	r1, ip
 8000cda:	4341      	muls	r1, r0
 8000cdc:	468a      	mov	sl, r1
 8000cde:	4641      	mov	r1, r8
 8000ce0:	4660      	mov	r0, ip
 8000ce2:	0c09      	lsrs	r1, r1, #16
 8000ce4:	4689      	mov	r9, r1
 8000ce6:	4358      	muls	r0, r3
 8000ce8:	437b      	muls	r3, r7
 8000cea:	4453      	add	r3, sl
 8000cec:	444b      	add	r3, r9
 8000cee:	459a      	cmp	sl, r3
 8000cf0:	d903      	bls.n	8000cfa <__aeabi_dmul+0x286>
 8000cf2:	2180      	movs	r1, #128	@ 0x80
 8000cf4:	0249      	lsls	r1, r1, #9
 8000cf6:	4689      	mov	r9, r1
 8000cf8:	4448      	add	r0, r9
 8000cfa:	0c19      	lsrs	r1, r3, #16
 8000cfc:	4689      	mov	r9, r1
 8000cfe:	4641      	mov	r1, r8
 8000d00:	0409      	lsls	r1, r1, #16
 8000d02:	0c09      	lsrs	r1, r1, #16
 8000d04:	4688      	mov	r8, r1
 8000d06:	0039      	movs	r1, r7
 8000d08:	4361      	muls	r1, r4
 8000d0a:	041b      	lsls	r3, r3, #16
 8000d0c:	4443      	add	r3, r8
 8000d0e:	4688      	mov	r8, r1
 8000d10:	4661      	mov	r1, ip
 8000d12:	434c      	muls	r4, r1
 8000d14:	4371      	muls	r1, r6
 8000d16:	468c      	mov	ip, r1
 8000d18:	4641      	mov	r1, r8
 8000d1a:	4377      	muls	r7, r6
 8000d1c:	0c0e      	lsrs	r6, r1, #16
 8000d1e:	193f      	adds	r7, r7, r4
 8000d20:	19f6      	adds	r6, r6, r7
 8000d22:	4448      	add	r0, r9
 8000d24:	42b4      	cmp	r4, r6
 8000d26:	d903      	bls.n	8000d30 <__aeabi_dmul+0x2bc>
 8000d28:	2180      	movs	r1, #128	@ 0x80
 8000d2a:	0249      	lsls	r1, r1, #9
 8000d2c:	4689      	mov	r9, r1
 8000d2e:	44cc      	add	ip, r9
 8000d30:	9902      	ldr	r1, [sp, #8]
 8000d32:	9f00      	ldr	r7, [sp, #0]
 8000d34:	4689      	mov	r9, r1
 8000d36:	0431      	lsls	r1, r6, #16
 8000d38:	444f      	add	r7, r9
 8000d3a:	4689      	mov	r9, r1
 8000d3c:	4641      	mov	r1, r8
 8000d3e:	4297      	cmp	r7, r2
 8000d40:	4192      	sbcs	r2, r2
 8000d42:	040c      	lsls	r4, r1, #16
 8000d44:	0c24      	lsrs	r4, r4, #16
 8000d46:	444c      	add	r4, r9
 8000d48:	18ff      	adds	r7, r7, r3
 8000d4a:	4252      	negs	r2, r2
 8000d4c:	1964      	adds	r4, r4, r5
 8000d4e:	18a1      	adds	r1, r4, r2
 8000d50:	429f      	cmp	r7, r3
 8000d52:	419b      	sbcs	r3, r3
 8000d54:	4688      	mov	r8, r1
 8000d56:	4682      	mov	sl, r0
 8000d58:	425b      	negs	r3, r3
 8000d5a:	4699      	mov	r9, r3
 8000d5c:	4590      	cmp	r8, r2
 8000d5e:	4192      	sbcs	r2, r2
 8000d60:	42ac      	cmp	r4, r5
 8000d62:	41a4      	sbcs	r4, r4
 8000d64:	44c2      	add	sl, r8
 8000d66:	44d1      	add	r9, sl
 8000d68:	4252      	negs	r2, r2
 8000d6a:	4264      	negs	r4, r4
 8000d6c:	4314      	orrs	r4, r2
 8000d6e:	4599      	cmp	r9, r3
 8000d70:	419b      	sbcs	r3, r3
 8000d72:	4582      	cmp	sl, r0
 8000d74:	4192      	sbcs	r2, r2
 8000d76:	425b      	negs	r3, r3
 8000d78:	4252      	negs	r2, r2
 8000d7a:	4313      	orrs	r3, r2
 8000d7c:	464a      	mov	r2, r9
 8000d7e:	0c36      	lsrs	r6, r6, #16
 8000d80:	19a4      	adds	r4, r4, r6
 8000d82:	18e3      	adds	r3, r4, r3
 8000d84:	4463      	add	r3, ip
 8000d86:	025b      	lsls	r3, r3, #9
 8000d88:	0dd2      	lsrs	r2, r2, #23
 8000d8a:	431a      	orrs	r2, r3
 8000d8c:	9901      	ldr	r1, [sp, #4]
 8000d8e:	4692      	mov	sl, r2
 8000d90:	027a      	lsls	r2, r7, #9
 8000d92:	430a      	orrs	r2, r1
 8000d94:	1e50      	subs	r0, r2, #1
 8000d96:	4182      	sbcs	r2, r0
 8000d98:	0dff      	lsrs	r7, r7, #23
 8000d9a:	4317      	orrs	r7, r2
 8000d9c:	464a      	mov	r2, r9
 8000d9e:	0252      	lsls	r2, r2, #9
 8000da0:	4317      	orrs	r7, r2
 8000da2:	46b8      	mov	r8, r7
 8000da4:	01db      	lsls	r3, r3, #7
 8000da6:	d500      	bpl.n	8000daa <__aeabi_dmul+0x336>
 8000da8:	e6ed      	b.n	8000b86 <__aeabi_dmul+0x112>
 8000daa:	4b0d      	ldr	r3, [pc, #52]	@ (8000de0 <__aeabi_dmul+0x36c>)
 8000dac:	9a03      	ldr	r2, [sp, #12]
 8000dae:	445b      	add	r3, fp
 8000db0:	4691      	mov	r9, r2
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	dc00      	bgt.n	8000db8 <__aeabi_dmul+0x344>
 8000db6:	e0ac      	b.n	8000f12 <__aeabi_dmul+0x49e>
 8000db8:	003a      	movs	r2, r7
 8000dba:	0752      	lsls	r2, r2, #29
 8000dbc:	d100      	bne.n	8000dc0 <__aeabi_dmul+0x34c>
 8000dbe:	e710      	b.n	8000be2 <__aeabi_dmul+0x16e>
 8000dc0:	220f      	movs	r2, #15
 8000dc2:	4658      	mov	r0, fp
 8000dc4:	403a      	ands	r2, r7
 8000dc6:	2a04      	cmp	r2, #4
 8000dc8:	d000      	beq.n	8000dcc <__aeabi_dmul+0x358>
 8000dca:	e6f9      	b.n	8000bc0 <__aeabi_dmul+0x14c>
 8000dcc:	e709      	b.n	8000be2 <__aeabi_dmul+0x16e>
 8000dce:	46c0      	nop			@ (mov r8, r8)
 8000dd0:	000007ff 	.word	0x000007ff
 8000dd4:	fffffc01 	.word	0xfffffc01
 8000dd8:	feffffff 	.word	0xfeffffff
 8000ddc:	000007fe 	.word	0x000007fe
 8000de0:	000003ff 	.word	0x000003ff
 8000de4:	0022      	movs	r2, r4
 8000de6:	4332      	orrs	r2, r6
 8000de8:	d06f      	beq.n	8000eca <__aeabi_dmul+0x456>
 8000dea:	2c00      	cmp	r4, #0
 8000dec:	d100      	bne.n	8000df0 <__aeabi_dmul+0x37c>
 8000dee:	e0c2      	b.n	8000f76 <__aeabi_dmul+0x502>
 8000df0:	0020      	movs	r0, r4
 8000df2:	f000 fdcd 	bl	8001990 <__clzsi2>
 8000df6:	0002      	movs	r2, r0
 8000df8:	0003      	movs	r3, r0
 8000dfa:	3a0b      	subs	r2, #11
 8000dfc:	201d      	movs	r0, #29
 8000dfe:	1a82      	subs	r2, r0, r2
 8000e00:	0030      	movs	r0, r6
 8000e02:	0019      	movs	r1, r3
 8000e04:	40d0      	lsrs	r0, r2
 8000e06:	3908      	subs	r1, #8
 8000e08:	408c      	lsls	r4, r1
 8000e0a:	0002      	movs	r2, r0
 8000e0c:	4322      	orrs	r2, r4
 8000e0e:	0034      	movs	r4, r6
 8000e10:	408c      	lsls	r4, r1
 8000e12:	4659      	mov	r1, fp
 8000e14:	1acb      	subs	r3, r1, r3
 8000e16:	4986      	ldr	r1, [pc, #536]	@ (8001030 <__aeabi_dmul+0x5bc>)
 8000e18:	468b      	mov	fp, r1
 8000e1a:	449b      	add	fp, r3
 8000e1c:	2d0a      	cmp	r5, #10
 8000e1e:	dd00      	ble.n	8000e22 <__aeabi_dmul+0x3ae>
 8000e20:	e6a4      	b.n	8000b6c <__aeabi_dmul+0xf8>
 8000e22:	4649      	mov	r1, r9
 8000e24:	9b00      	ldr	r3, [sp, #0]
 8000e26:	9401      	str	r4, [sp, #4]
 8000e28:	4059      	eors	r1, r3
 8000e2a:	b2cb      	uxtb	r3, r1
 8000e2c:	0014      	movs	r4, r2
 8000e2e:	2000      	movs	r0, #0
 8000e30:	9303      	str	r3, [sp, #12]
 8000e32:	2d02      	cmp	r5, #2
 8000e34:	dd00      	ble.n	8000e38 <__aeabi_dmul+0x3c4>
 8000e36:	e667      	b.n	8000b08 <__aeabi_dmul+0x94>
 8000e38:	e6fb      	b.n	8000c32 <__aeabi_dmul+0x1be>
 8000e3a:	4653      	mov	r3, sl
 8000e3c:	4303      	orrs	r3, r0
 8000e3e:	4698      	mov	r8, r3
 8000e40:	d03c      	beq.n	8000ebc <__aeabi_dmul+0x448>
 8000e42:	4653      	mov	r3, sl
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d100      	bne.n	8000e4a <__aeabi_dmul+0x3d6>
 8000e48:	e0a3      	b.n	8000f92 <__aeabi_dmul+0x51e>
 8000e4a:	4650      	mov	r0, sl
 8000e4c:	f000 fda0 	bl	8001990 <__clzsi2>
 8000e50:	230b      	movs	r3, #11
 8000e52:	425b      	negs	r3, r3
 8000e54:	469c      	mov	ip, r3
 8000e56:	0002      	movs	r2, r0
 8000e58:	4484      	add	ip, r0
 8000e5a:	0011      	movs	r1, r2
 8000e5c:	4650      	mov	r0, sl
 8000e5e:	3908      	subs	r1, #8
 8000e60:	4088      	lsls	r0, r1
 8000e62:	231d      	movs	r3, #29
 8000e64:	4680      	mov	r8, r0
 8000e66:	4660      	mov	r0, ip
 8000e68:	1a1b      	subs	r3, r3, r0
 8000e6a:	0020      	movs	r0, r4
 8000e6c:	40d8      	lsrs	r0, r3
 8000e6e:	0003      	movs	r3, r0
 8000e70:	4640      	mov	r0, r8
 8000e72:	4303      	orrs	r3, r0
 8000e74:	469a      	mov	sl, r3
 8000e76:	0023      	movs	r3, r4
 8000e78:	408b      	lsls	r3, r1
 8000e7a:	4698      	mov	r8, r3
 8000e7c:	4b6c      	ldr	r3, [pc, #432]	@ (8001030 <__aeabi_dmul+0x5bc>)
 8000e7e:	2500      	movs	r5, #0
 8000e80:	1a9b      	subs	r3, r3, r2
 8000e82:	469b      	mov	fp, r3
 8000e84:	2300      	movs	r3, #0
 8000e86:	9302      	str	r3, [sp, #8]
 8000e88:	e61a      	b.n	8000ac0 <__aeabi_dmul+0x4c>
 8000e8a:	2d0f      	cmp	r5, #15
 8000e8c:	d000      	beq.n	8000e90 <__aeabi_dmul+0x41c>
 8000e8e:	e0c9      	b.n	8001024 <__aeabi_dmul+0x5b0>
 8000e90:	2380      	movs	r3, #128	@ 0x80
 8000e92:	4652      	mov	r2, sl
 8000e94:	031b      	lsls	r3, r3, #12
 8000e96:	421a      	tst	r2, r3
 8000e98:	d002      	beq.n	8000ea0 <__aeabi_dmul+0x42c>
 8000e9a:	421c      	tst	r4, r3
 8000e9c:	d100      	bne.n	8000ea0 <__aeabi_dmul+0x42c>
 8000e9e:	e092      	b.n	8000fc6 <__aeabi_dmul+0x552>
 8000ea0:	2480      	movs	r4, #128	@ 0x80
 8000ea2:	4653      	mov	r3, sl
 8000ea4:	0324      	lsls	r4, r4, #12
 8000ea6:	431c      	orrs	r4, r3
 8000ea8:	0324      	lsls	r4, r4, #12
 8000eaa:	4642      	mov	r2, r8
 8000eac:	0b24      	lsrs	r4, r4, #12
 8000eae:	e63e      	b.n	8000b2e <__aeabi_dmul+0xba>
 8000eb0:	469b      	mov	fp, r3
 8000eb2:	2303      	movs	r3, #3
 8000eb4:	4680      	mov	r8, r0
 8000eb6:	250c      	movs	r5, #12
 8000eb8:	9302      	str	r3, [sp, #8]
 8000eba:	e601      	b.n	8000ac0 <__aeabi_dmul+0x4c>
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	469a      	mov	sl, r3
 8000ec0:	469b      	mov	fp, r3
 8000ec2:	3301      	adds	r3, #1
 8000ec4:	2504      	movs	r5, #4
 8000ec6:	9302      	str	r3, [sp, #8]
 8000ec8:	e5fa      	b.n	8000ac0 <__aeabi_dmul+0x4c>
 8000eca:	2101      	movs	r1, #1
 8000ecc:	430d      	orrs	r5, r1
 8000ece:	2d0a      	cmp	r5, #10
 8000ed0:	dd00      	ble.n	8000ed4 <__aeabi_dmul+0x460>
 8000ed2:	e64b      	b.n	8000b6c <__aeabi_dmul+0xf8>
 8000ed4:	4649      	mov	r1, r9
 8000ed6:	9800      	ldr	r0, [sp, #0]
 8000ed8:	4041      	eors	r1, r0
 8000eda:	b2c9      	uxtb	r1, r1
 8000edc:	9103      	str	r1, [sp, #12]
 8000ede:	2d02      	cmp	r5, #2
 8000ee0:	dc00      	bgt.n	8000ee4 <__aeabi_dmul+0x470>
 8000ee2:	e096      	b.n	8001012 <__aeabi_dmul+0x59e>
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	2400      	movs	r4, #0
 8000ee8:	2001      	movs	r0, #1
 8000eea:	9301      	str	r3, [sp, #4]
 8000eec:	e60c      	b.n	8000b08 <__aeabi_dmul+0x94>
 8000eee:	4649      	mov	r1, r9
 8000ef0:	2302      	movs	r3, #2
 8000ef2:	9a00      	ldr	r2, [sp, #0]
 8000ef4:	432b      	orrs	r3, r5
 8000ef6:	4051      	eors	r1, r2
 8000ef8:	b2ca      	uxtb	r2, r1
 8000efa:	9203      	str	r2, [sp, #12]
 8000efc:	2b0a      	cmp	r3, #10
 8000efe:	dd00      	ble.n	8000f02 <__aeabi_dmul+0x48e>
 8000f00:	e634      	b.n	8000b6c <__aeabi_dmul+0xf8>
 8000f02:	2d00      	cmp	r5, #0
 8000f04:	d157      	bne.n	8000fb6 <__aeabi_dmul+0x542>
 8000f06:	9b03      	ldr	r3, [sp, #12]
 8000f08:	4699      	mov	r9, r3
 8000f0a:	2400      	movs	r4, #0
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	4b49      	ldr	r3, [pc, #292]	@ (8001034 <__aeabi_dmul+0x5c0>)
 8000f10:	e60e      	b.n	8000b30 <__aeabi_dmul+0xbc>
 8000f12:	4658      	mov	r0, fp
 8000f14:	2101      	movs	r1, #1
 8000f16:	1ac9      	subs	r1, r1, r3
 8000f18:	2938      	cmp	r1, #56	@ 0x38
 8000f1a:	dd00      	ble.n	8000f1e <__aeabi_dmul+0x4aa>
 8000f1c:	e62f      	b.n	8000b7e <__aeabi_dmul+0x10a>
 8000f1e:	291f      	cmp	r1, #31
 8000f20:	dd56      	ble.n	8000fd0 <__aeabi_dmul+0x55c>
 8000f22:	221f      	movs	r2, #31
 8000f24:	4654      	mov	r4, sl
 8000f26:	4252      	negs	r2, r2
 8000f28:	1ad3      	subs	r3, r2, r3
 8000f2a:	40dc      	lsrs	r4, r3
 8000f2c:	2920      	cmp	r1, #32
 8000f2e:	d007      	beq.n	8000f40 <__aeabi_dmul+0x4cc>
 8000f30:	4b41      	ldr	r3, [pc, #260]	@ (8001038 <__aeabi_dmul+0x5c4>)
 8000f32:	4642      	mov	r2, r8
 8000f34:	469c      	mov	ip, r3
 8000f36:	4653      	mov	r3, sl
 8000f38:	4460      	add	r0, ip
 8000f3a:	4083      	lsls	r3, r0
 8000f3c:	431a      	orrs	r2, r3
 8000f3e:	4690      	mov	r8, r2
 8000f40:	4642      	mov	r2, r8
 8000f42:	2107      	movs	r1, #7
 8000f44:	1e53      	subs	r3, r2, #1
 8000f46:	419a      	sbcs	r2, r3
 8000f48:	000b      	movs	r3, r1
 8000f4a:	4322      	orrs	r2, r4
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	2400      	movs	r4, #0
 8000f50:	4211      	tst	r1, r2
 8000f52:	d009      	beq.n	8000f68 <__aeabi_dmul+0x4f4>
 8000f54:	230f      	movs	r3, #15
 8000f56:	4013      	ands	r3, r2
 8000f58:	2b04      	cmp	r3, #4
 8000f5a:	d05d      	beq.n	8001018 <__aeabi_dmul+0x5a4>
 8000f5c:	1d11      	adds	r1, r2, #4
 8000f5e:	4291      	cmp	r1, r2
 8000f60:	419b      	sbcs	r3, r3
 8000f62:	000a      	movs	r2, r1
 8000f64:	425b      	negs	r3, r3
 8000f66:	075b      	lsls	r3, r3, #29
 8000f68:	08d2      	lsrs	r2, r2, #3
 8000f6a:	431a      	orrs	r2, r3
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	e5df      	b.n	8000b30 <__aeabi_dmul+0xbc>
 8000f70:	9b03      	ldr	r3, [sp, #12]
 8000f72:	4699      	mov	r9, r3
 8000f74:	e5fa      	b.n	8000b6c <__aeabi_dmul+0xf8>
 8000f76:	9801      	ldr	r0, [sp, #4]
 8000f78:	f000 fd0a 	bl	8001990 <__clzsi2>
 8000f7c:	0002      	movs	r2, r0
 8000f7e:	0003      	movs	r3, r0
 8000f80:	3215      	adds	r2, #21
 8000f82:	3320      	adds	r3, #32
 8000f84:	2a1c      	cmp	r2, #28
 8000f86:	dc00      	bgt.n	8000f8a <__aeabi_dmul+0x516>
 8000f88:	e738      	b.n	8000dfc <__aeabi_dmul+0x388>
 8000f8a:	9a01      	ldr	r2, [sp, #4]
 8000f8c:	3808      	subs	r0, #8
 8000f8e:	4082      	lsls	r2, r0
 8000f90:	e73f      	b.n	8000e12 <__aeabi_dmul+0x39e>
 8000f92:	f000 fcfd 	bl	8001990 <__clzsi2>
 8000f96:	2315      	movs	r3, #21
 8000f98:	469c      	mov	ip, r3
 8000f9a:	4484      	add	ip, r0
 8000f9c:	0002      	movs	r2, r0
 8000f9e:	4663      	mov	r3, ip
 8000fa0:	3220      	adds	r2, #32
 8000fa2:	2b1c      	cmp	r3, #28
 8000fa4:	dc00      	bgt.n	8000fa8 <__aeabi_dmul+0x534>
 8000fa6:	e758      	b.n	8000e5a <__aeabi_dmul+0x3e6>
 8000fa8:	2300      	movs	r3, #0
 8000faa:	4698      	mov	r8, r3
 8000fac:	0023      	movs	r3, r4
 8000fae:	3808      	subs	r0, #8
 8000fb0:	4083      	lsls	r3, r0
 8000fb2:	469a      	mov	sl, r3
 8000fb4:	e762      	b.n	8000e7c <__aeabi_dmul+0x408>
 8000fb6:	001d      	movs	r5, r3
 8000fb8:	2300      	movs	r3, #0
 8000fba:	2400      	movs	r4, #0
 8000fbc:	2002      	movs	r0, #2
 8000fbe:	9301      	str	r3, [sp, #4]
 8000fc0:	e5a2      	b.n	8000b08 <__aeabi_dmul+0x94>
 8000fc2:	9002      	str	r0, [sp, #8]
 8000fc4:	e632      	b.n	8000c2c <__aeabi_dmul+0x1b8>
 8000fc6:	431c      	orrs	r4, r3
 8000fc8:	9b00      	ldr	r3, [sp, #0]
 8000fca:	9a01      	ldr	r2, [sp, #4]
 8000fcc:	4699      	mov	r9, r3
 8000fce:	e5ae      	b.n	8000b2e <__aeabi_dmul+0xba>
 8000fd0:	4b1a      	ldr	r3, [pc, #104]	@ (800103c <__aeabi_dmul+0x5c8>)
 8000fd2:	4652      	mov	r2, sl
 8000fd4:	18c3      	adds	r3, r0, r3
 8000fd6:	4640      	mov	r0, r8
 8000fd8:	409a      	lsls	r2, r3
 8000fda:	40c8      	lsrs	r0, r1
 8000fdc:	4302      	orrs	r2, r0
 8000fde:	4640      	mov	r0, r8
 8000fe0:	4098      	lsls	r0, r3
 8000fe2:	0003      	movs	r3, r0
 8000fe4:	1e58      	subs	r0, r3, #1
 8000fe6:	4183      	sbcs	r3, r0
 8000fe8:	4654      	mov	r4, sl
 8000fea:	431a      	orrs	r2, r3
 8000fec:	40cc      	lsrs	r4, r1
 8000fee:	0753      	lsls	r3, r2, #29
 8000ff0:	d009      	beq.n	8001006 <__aeabi_dmul+0x592>
 8000ff2:	230f      	movs	r3, #15
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	2b04      	cmp	r3, #4
 8000ff8:	d005      	beq.n	8001006 <__aeabi_dmul+0x592>
 8000ffa:	1d13      	adds	r3, r2, #4
 8000ffc:	4293      	cmp	r3, r2
 8000ffe:	4192      	sbcs	r2, r2
 8001000:	4252      	negs	r2, r2
 8001002:	18a4      	adds	r4, r4, r2
 8001004:	001a      	movs	r2, r3
 8001006:	0223      	lsls	r3, r4, #8
 8001008:	d508      	bpl.n	800101c <__aeabi_dmul+0x5a8>
 800100a:	2301      	movs	r3, #1
 800100c:	2400      	movs	r4, #0
 800100e:	2200      	movs	r2, #0
 8001010:	e58e      	b.n	8000b30 <__aeabi_dmul+0xbc>
 8001012:	4689      	mov	r9, r1
 8001014:	2400      	movs	r4, #0
 8001016:	e58b      	b.n	8000b30 <__aeabi_dmul+0xbc>
 8001018:	2300      	movs	r3, #0
 800101a:	e7a5      	b.n	8000f68 <__aeabi_dmul+0x4f4>
 800101c:	0763      	lsls	r3, r4, #29
 800101e:	0264      	lsls	r4, r4, #9
 8001020:	0b24      	lsrs	r4, r4, #12
 8001022:	e7a1      	b.n	8000f68 <__aeabi_dmul+0x4f4>
 8001024:	9b00      	ldr	r3, [sp, #0]
 8001026:	46a2      	mov	sl, r4
 8001028:	4699      	mov	r9, r3
 800102a:	9b01      	ldr	r3, [sp, #4]
 800102c:	4698      	mov	r8, r3
 800102e:	e737      	b.n	8000ea0 <__aeabi_dmul+0x42c>
 8001030:	fffffc0d 	.word	0xfffffc0d
 8001034:	000007ff 	.word	0x000007ff
 8001038:	0000043e 	.word	0x0000043e
 800103c:	0000041e 	.word	0x0000041e

08001040 <__aeabi_dsub>:
 8001040:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001042:	4657      	mov	r7, sl
 8001044:	464e      	mov	r6, r9
 8001046:	4645      	mov	r5, r8
 8001048:	46de      	mov	lr, fp
 800104a:	b5e0      	push	{r5, r6, r7, lr}
 800104c:	b083      	sub	sp, #12
 800104e:	9000      	str	r0, [sp, #0]
 8001050:	9101      	str	r1, [sp, #4]
 8001052:	030c      	lsls	r4, r1, #12
 8001054:	004d      	lsls	r5, r1, #1
 8001056:	0fce      	lsrs	r6, r1, #31
 8001058:	0a61      	lsrs	r1, r4, #9
 800105a:	9c00      	ldr	r4, [sp, #0]
 800105c:	005f      	lsls	r7, r3, #1
 800105e:	0f64      	lsrs	r4, r4, #29
 8001060:	430c      	orrs	r4, r1
 8001062:	9900      	ldr	r1, [sp, #0]
 8001064:	9200      	str	r2, [sp, #0]
 8001066:	9301      	str	r3, [sp, #4]
 8001068:	00c8      	lsls	r0, r1, #3
 800106a:	0319      	lsls	r1, r3, #12
 800106c:	0d7b      	lsrs	r3, r7, #21
 800106e:	4699      	mov	r9, r3
 8001070:	9b01      	ldr	r3, [sp, #4]
 8001072:	4fcc      	ldr	r7, [pc, #816]	@ (80013a4 <__aeabi_dsub+0x364>)
 8001074:	0fdb      	lsrs	r3, r3, #31
 8001076:	469c      	mov	ip, r3
 8001078:	0a4b      	lsrs	r3, r1, #9
 800107a:	9900      	ldr	r1, [sp, #0]
 800107c:	4680      	mov	r8, r0
 800107e:	0f49      	lsrs	r1, r1, #29
 8001080:	4319      	orrs	r1, r3
 8001082:	9b00      	ldr	r3, [sp, #0]
 8001084:	468b      	mov	fp, r1
 8001086:	00da      	lsls	r2, r3, #3
 8001088:	4692      	mov	sl, r2
 800108a:	0d6d      	lsrs	r5, r5, #21
 800108c:	45b9      	cmp	r9, r7
 800108e:	d100      	bne.n	8001092 <__aeabi_dsub+0x52>
 8001090:	e0bf      	b.n	8001212 <__aeabi_dsub+0x1d2>
 8001092:	2301      	movs	r3, #1
 8001094:	4661      	mov	r1, ip
 8001096:	4059      	eors	r1, r3
 8001098:	464b      	mov	r3, r9
 800109a:	468c      	mov	ip, r1
 800109c:	1aeb      	subs	r3, r5, r3
 800109e:	428e      	cmp	r6, r1
 80010a0:	d075      	beq.n	800118e <__aeabi_dsub+0x14e>
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	dc00      	bgt.n	80010a8 <__aeabi_dsub+0x68>
 80010a6:	e2a3      	b.n	80015f0 <__aeabi_dsub+0x5b0>
 80010a8:	4649      	mov	r1, r9
 80010aa:	2900      	cmp	r1, #0
 80010ac:	d100      	bne.n	80010b0 <__aeabi_dsub+0x70>
 80010ae:	e0ce      	b.n	800124e <__aeabi_dsub+0x20e>
 80010b0:	42bd      	cmp	r5, r7
 80010b2:	d100      	bne.n	80010b6 <__aeabi_dsub+0x76>
 80010b4:	e200      	b.n	80014b8 <__aeabi_dsub+0x478>
 80010b6:	2701      	movs	r7, #1
 80010b8:	2b38      	cmp	r3, #56	@ 0x38
 80010ba:	dc19      	bgt.n	80010f0 <__aeabi_dsub+0xb0>
 80010bc:	2780      	movs	r7, #128	@ 0x80
 80010be:	4659      	mov	r1, fp
 80010c0:	043f      	lsls	r7, r7, #16
 80010c2:	4339      	orrs	r1, r7
 80010c4:	468b      	mov	fp, r1
 80010c6:	2b1f      	cmp	r3, #31
 80010c8:	dd00      	ble.n	80010cc <__aeabi_dsub+0x8c>
 80010ca:	e1fa      	b.n	80014c2 <__aeabi_dsub+0x482>
 80010cc:	2720      	movs	r7, #32
 80010ce:	1af9      	subs	r1, r7, r3
 80010d0:	468c      	mov	ip, r1
 80010d2:	4659      	mov	r1, fp
 80010d4:	4667      	mov	r7, ip
 80010d6:	40b9      	lsls	r1, r7
 80010d8:	000f      	movs	r7, r1
 80010da:	0011      	movs	r1, r2
 80010dc:	40d9      	lsrs	r1, r3
 80010de:	430f      	orrs	r7, r1
 80010e0:	4661      	mov	r1, ip
 80010e2:	408a      	lsls	r2, r1
 80010e4:	1e51      	subs	r1, r2, #1
 80010e6:	418a      	sbcs	r2, r1
 80010e8:	4659      	mov	r1, fp
 80010ea:	40d9      	lsrs	r1, r3
 80010ec:	4317      	orrs	r7, r2
 80010ee:	1a64      	subs	r4, r4, r1
 80010f0:	1bc7      	subs	r7, r0, r7
 80010f2:	42b8      	cmp	r0, r7
 80010f4:	4180      	sbcs	r0, r0
 80010f6:	4240      	negs	r0, r0
 80010f8:	1a24      	subs	r4, r4, r0
 80010fa:	0223      	lsls	r3, r4, #8
 80010fc:	d400      	bmi.n	8001100 <__aeabi_dsub+0xc0>
 80010fe:	e140      	b.n	8001382 <__aeabi_dsub+0x342>
 8001100:	0264      	lsls	r4, r4, #9
 8001102:	0a64      	lsrs	r4, r4, #9
 8001104:	2c00      	cmp	r4, #0
 8001106:	d100      	bne.n	800110a <__aeabi_dsub+0xca>
 8001108:	e154      	b.n	80013b4 <__aeabi_dsub+0x374>
 800110a:	0020      	movs	r0, r4
 800110c:	f000 fc40 	bl	8001990 <__clzsi2>
 8001110:	0003      	movs	r3, r0
 8001112:	3b08      	subs	r3, #8
 8001114:	2120      	movs	r1, #32
 8001116:	0038      	movs	r0, r7
 8001118:	1aca      	subs	r2, r1, r3
 800111a:	40d0      	lsrs	r0, r2
 800111c:	409c      	lsls	r4, r3
 800111e:	0002      	movs	r2, r0
 8001120:	409f      	lsls	r7, r3
 8001122:	4322      	orrs	r2, r4
 8001124:	429d      	cmp	r5, r3
 8001126:	dd00      	ble.n	800112a <__aeabi_dsub+0xea>
 8001128:	e1a6      	b.n	8001478 <__aeabi_dsub+0x438>
 800112a:	1b58      	subs	r0, r3, r5
 800112c:	3001      	adds	r0, #1
 800112e:	1a09      	subs	r1, r1, r0
 8001130:	003c      	movs	r4, r7
 8001132:	408f      	lsls	r7, r1
 8001134:	40c4      	lsrs	r4, r0
 8001136:	1e7b      	subs	r3, r7, #1
 8001138:	419f      	sbcs	r7, r3
 800113a:	0013      	movs	r3, r2
 800113c:	408b      	lsls	r3, r1
 800113e:	4327      	orrs	r7, r4
 8001140:	431f      	orrs	r7, r3
 8001142:	40c2      	lsrs	r2, r0
 8001144:	003b      	movs	r3, r7
 8001146:	0014      	movs	r4, r2
 8001148:	2500      	movs	r5, #0
 800114a:	4313      	orrs	r3, r2
 800114c:	d100      	bne.n	8001150 <__aeabi_dsub+0x110>
 800114e:	e1f7      	b.n	8001540 <__aeabi_dsub+0x500>
 8001150:	077b      	lsls	r3, r7, #29
 8001152:	d100      	bne.n	8001156 <__aeabi_dsub+0x116>
 8001154:	e377      	b.n	8001846 <__aeabi_dsub+0x806>
 8001156:	230f      	movs	r3, #15
 8001158:	0038      	movs	r0, r7
 800115a:	403b      	ands	r3, r7
 800115c:	2b04      	cmp	r3, #4
 800115e:	d004      	beq.n	800116a <__aeabi_dsub+0x12a>
 8001160:	1d38      	adds	r0, r7, #4
 8001162:	42b8      	cmp	r0, r7
 8001164:	41bf      	sbcs	r7, r7
 8001166:	427f      	negs	r7, r7
 8001168:	19e4      	adds	r4, r4, r7
 800116a:	0223      	lsls	r3, r4, #8
 800116c:	d400      	bmi.n	8001170 <__aeabi_dsub+0x130>
 800116e:	e368      	b.n	8001842 <__aeabi_dsub+0x802>
 8001170:	4b8c      	ldr	r3, [pc, #560]	@ (80013a4 <__aeabi_dsub+0x364>)
 8001172:	3501      	adds	r5, #1
 8001174:	429d      	cmp	r5, r3
 8001176:	d100      	bne.n	800117a <__aeabi_dsub+0x13a>
 8001178:	e0f4      	b.n	8001364 <__aeabi_dsub+0x324>
 800117a:	4b8b      	ldr	r3, [pc, #556]	@ (80013a8 <__aeabi_dsub+0x368>)
 800117c:	056d      	lsls	r5, r5, #21
 800117e:	401c      	ands	r4, r3
 8001180:	0d6d      	lsrs	r5, r5, #21
 8001182:	0767      	lsls	r7, r4, #29
 8001184:	08c0      	lsrs	r0, r0, #3
 8001186:	0264      	lsls	r4, r4, #9
 8001188:	4307      	orrs	r7, r0
 800118a:	0b24      	lsrs	r4, r4, #12
 800118c:	e0ec      	b.n	8001368 <__aeabi_dsub+0x328>
 800118e:	2b00      	cmp	r3, #0
 8001190:	dc00      	bgt.n	8001194 <__aeabi_dsub+0x154>
 8001192:	e329      	b.n	80017e8 <__aeabi_dsub+0x7a8>
 8001194:	4649      	mov	r1, r9
 8001196:	2900      	cmp	r1, #0
 8001198:	d000      	beq.n	800119c <__aeabi_dsub+0x15c>
 800119a:	e0d6      	b.n	800134a <__aeabi_dsub+0x30a>
 800119c:	4659      	mov	r1, fp
 800119e:	4311      	orrs	r1, r2
 80011a0:	d100      	bne.n	80011a4 <__aeabi_dsub+0x164>
 80011a2:	e12e      	b.n	8001402 <__aeabi_dsub+0x3c2>
 80011a4:	1e59      	subs	r1, r3, #1
 80011a6:	2b01      	cmp	r3, #1
 80011a8:	d100      	bne.n	80011ac <__aeabi_dsub+0x16c>
 80011aa:	e1e6      	b.n	800157a <__aeabi_dsub+0x53a>
 80011ac:	42bb      	cmp	r3, r7
 80011ae:	d100      	bne.n	80011b2 <__aeabi_dsub+0x172>
 80011b0:	e182      	b.n	80014b8 <__aeabi_dsub+0x478>
 80011b2:	2701      	movs	r7, #1
 80011b4:	000b      	movs	r3, r1
 80011b6:	2938      	cmp	r1, #56	@ 0x38
 80011b8:	dc14      	bgt.n	80011e4 <__aeabi_dsub+0x1a4>
 80011ba:	2b1f      	cmp	r3, #31
 80011bc:	dd00      	ble.n	80011c0 <__aeabi_dsub+0x180>
 80011be:	e23c      	b.n	800163a <__aeabi_dsub+0x5fa>
 80011c0:	2720      	movs	r7, #32
 80011c2:	1af9      	subs	r1, r7, r3
 80011c4:	468c      	mov	ip, r1
 80011c6:	4659      	mov	r1, fp
 80011c8:	4667      	mov	r7, ip
 80011ca:	40b9      	lsls	r1, r7
 80011cc:	000f      	movs	r7, r1
 80011ce:	0011      	movs	r1, r2
 80011d0:	40d9      	lsrs	r1, r3
 80011d2:	430f      	orrs	r7, r1
 80011d4:	4661      	mov	r1, ip
 80011d6:	408a      	lsls	r2, r1
 80011d8:	1e51      	subs	r1, r2, #1
 80011da:	418a      	sbcs	r2, r1
 80011dc:	4659      	mov	r1, fp
 80011de:	40d9      	lsrs	r1, r3
 80011e0:	4317      	orrs	r7, r2
 80011e2:	1864      	adds	r4, r4, r1
 80011e4:	183f      	adds	r7, r7, r0
 80011e6:	4287      	cmp	r7, r0
 80011e8:	4180      	sbcs	r0, r0
 80011ea:	4240      	negs	r0, r0
 80011ec:	1824      	adds	r4, r4, r0
 80011ee:	0223      	lsls	r3, r4, #8
 80011f0:	d400      	bmi.n	80011f4 <__aeabi_dsub+0x1b4>
 80011f2:	e0c6      	b.n	8001382 <__aeabi_dsub+0x342>
 80011f4:	4b6b      	ldr	r3, [pc, #428]	@ (80013a4 <__aeabi_dsub+0x364>)
 80011f6:	3501      	adds	r5, #1
 80011f8:	429d      	cmp	r5, r3
 80011fa:	d100      	bne.n	80011fe <__aeabi_dsub+0x1be>
 80011fc:	e0b2      	b.n	8001364 <__aeabi_dsub+0x324>
 80011fe:	2101      	movs	r1, #1
 8001200:	4b69      	ldr	r3, [pc, #420]	@ (80013a8 <__aeabi_dsub+0x368>)
 8001202:	087a      	lsrs	r2, r7, #1
 8001204:	401c      	ands	r4, r3
 8001206:	4039      	ands	r1, r7
 8001208:	430a      	orrs	r2, r1
 800120a:	07e7      	lsls	r7, r4, #31
 800120c:	4317      	orrs	r7, r2
 800120e:	0864      	lsrs	r4, r4, #1
 8001210:	e79e      	b.n	8001150 <__aeabi_dsub+0x110>
 8001212:	4b66      	ldr	r3, [pc, #408]	@ (80013ac <__aeabi_dsub+0x36c>)
 8001214:	4311      	orrs	r1, r2
 8001216:	468a      	mov	sl, r1
 8001218:	18eb      	adds	r3, r5, r3
 800121a:	2900      	cmp	r1, #0
 800121c:	d028      	beq.n	8001270 <__aeabi_dsub+0x230>
 800121e:	4566      	cmp	r6, ip
 8001220:	d02c      	beq.n	800127c <__aeabi_dsub+0x23c>
 8001222:	2b00      	cmp	r3, #0
 8001224:	d05b      	beq.n	80012de <__aeabi_dsub+0x29e>
 8001226:	2d00      	cmp	r5, #0
 8001228:	d100      	bne.n	800122c <__aeabi_dsub+0x1ec>
 800122a:	e12c      	b.n	8001486 <__aeabi_dsub+0x446>
 800122c:	465b      	mov	r3, fp
 800122e:	4666      	mov	r6, ip
 8001230:	075f      	lsls	r7, r3, #29
 8001232:	08d2      	lsrs	r2, r2, #3
 8001234:	4317      	orrs	r7, r2
 8001236:	08dd      	lsrs	r5, r3, #3
 8001238:	003b      	movs	r3, r7
 800123a:	432b      	orrs	r3, r5
 800123c:	d100      	bne.n	8001240 <__aeabi_dsub+0x200>
 800123e:	e0e2      	b.n	8001406 <__aeabi_dsub+0x3c6>
 8001240:	2480      	movs	r4, #128	@ 0x80
 8001242:	0324      	lsls	r4, r4, #12
 8001244:	432c      	orrs	r4, r5
 8001246:	0324      	lsls	r4, r4, #12
 8001248:	4d56      	ldr	r5, [pc, #344]	@ (80013a4 <__aeabi_dsub+0x364>)
 800124a:	0b24      	lsrs	r4, r4, #12
 800124c:	e08c      	b.n	8001368 <__aeabi_dsub+0x328>
 800124e:	4659      	mov	r1, fp
 8001250:	4311      	orrs	r1, r2
 8001252:	d100      	bne.n	8001256 <__aeabi_dsub+0x216>
 8001254:	e0d5      	b.n	8001402 <__aeabi_dsub+0x3c2>
 8001256:	1e59      	subs	r1, r3, #1
 8001258:	2b01      	cmp	r3, #1
 800125a:	d100      	bne.n	800125e <__aeabi_dsub+0x21e>
 800125c:	e1b9      	b.n	80015d2 <__aeabi_dsub+0x592>
 800125e:	42bb      	cmp	r3, r7
 8001260:	d100      	bne.n	8001264 <__aeabi_dsub+0x224>
 8001262:	e1b1      	b.n	80015c8 <__aeabi_dsub+0x588>
 8001264:	2701      	movs	r7, #1
 8001266:	000b      	movs	r3, r1
 8001268:	2938      	cmp	r1, #56	@ 0x38
 800126a:	dd00      	ble.n	800126e <__aeabi_dsub+0x22e>
 800126c:	e740      	b.n	80010f0 <__aeabi_dsub+0xb0>
 800126e:	e72a      	b.n	80010c6 <__aeabi_dsub+0x86>
 8001270:	4661      	mov	r1, ip
 8001272:	2701      	movs	r7, #1
 8001274:	4079      	eors	r1, r7
 8001276:	468c      	mov	ip, r1
 8001278:	4566      	cmp	r6, ip
 800127a:	d1d2      	bne.n	8001222 <__aeabi_dsub+0x1e2>
 800127c:	2b00      	cmp	r3, #0
 800127e:	d100      	bne.n	8001282 <__aeabi_dsub+0x242>
 8001280:	e0c5      	b.n	800140e <__aeabi_dsub+0x3ce>
 8001282:	2d00      	cmp	r5, #0
 8001284:	d000      	beq.n	8001288 <__aeabi_dsub+0x248>
 8001286:	e155      	b.n	8001534 <__aeabi_dsub+0x4f4>
 8001288:	464b      	mov	r3, r9
 800128a:	0025      	movs	r5, r4
 800128c:	4305      	orrs	r5, r0
 800128e:	d100      	bne.n	8001292 <__aeabi_dsub+0x252>
 8001290:	e212      	b.n	80016b8 <__aeabi_dsub+0x678>
 8001292:	1e59      	subs	r1, r3, #1
 8001294:	468c      	mov	ip, r1
 8001296:	2b01      	cmp	r3, #1
 8001298:	d100      	bne.n	800129c <__aeabi_dsub+0x25c>
 800129a:	e249      	b.n	8001730 <__aeabi_dsub+0x6f0>
 800129c:	4d41      	ldr	r5, [pc, #260]	@ (80013a4 <__aeabi_dsub+0x364>)
 800129e:	42ab      	cmp	r3, r5
 80012a0:	d100      	bne.n	80012a4 <__aeabi_dsub+0x264>
 80012a2:	e28f      	b.n	80017c4 <__aeabi_dsub+0x784>
 80012a4:	2701      	movs	r7, #1
 80012a6:	2938      	cmp	r1, #56	@ 0x38
 80012a8:	dc11      	bgt.n	80012ce <__aeabi_dsub+0x28e>
 80012aa:	4663      	mov	r3, ip
 80012ac:	2b1f      	cmp	r3, #31
 80012ae:	dd00      	ble.n	80012b2 <__aeabi_dsub+0x272>
 80012b0:	e25b      	b.n	800176a <__aeabi_dsub+0x72a>
 80012b2:	4661      	mov	r1, ip
 80012b4:	2320      	movs	r3, #32
 80012b6:	0027      	movs	r7, r4
 80012b8:	1a5b      	subs	r3, r3, r1
 80012ba:	0005      	movs	r5, r0
 80012bc:	4098      	lsls	r0, r3
 80012be:	409f      	lsls	r7, r3
 80012c0:	40cd      	lsrs	r5, r1
 80012c2:	1e43      	subs	r3, r0, #1
 80012c4:	4198      	sbcs	r0, r3
 80012c6:	40cc      	lsrs	r4, r1
 80012c8:	432f      	orrs	r7, r5
 80012ca:	4307      	orrs	r7, r0
 80012cc:	44a3      	add	fp, r4
 80012ce:	18bf      	adds	r7, r7, r2
 80012d0:	4297      	cmp	r7, r2
 80012d2:	4192      	sbcs	r2, r2
 80012d4:	4252      	negs	r2, r2
 80012d6:	445a      	add	r2, fp
 80012d8:	0014      	movs	r4, r2
 80012da:	464d      	mov	r5, r9
 80012dc:	e787      	b.n	80011ee <__aeabi_dsub+0x1ae>
 80012de:	4f34      	ldr	r7, [pc, #208]	@ (80013b0 <__aeabi_dsub+0x370>)
 80012e0:	1c6b      	adds	r3, r5, #1
 80012e2:	423b      	tst	r3, r7
 80012e4:	d000      	beq.n	80012e8 <__aeabi_dsub+0x2a8>
 80012e6:	e0b6      	b.n	8001456 <__aeabi_dsub+0x416>
 80012e8:	4659      	mov	r1, fp
 80012ea:	0023      	movs	r3, r4
 80012ec:	4311      	orrs	r1, r2
 80012ee:	000f      	movs	r7, r1
 80012f0:	4303      	orrs	r3, r0
 80012f2:	2d00      	cmp	r5, #0
 80012f4:	d000      	beq.n	80012f8 <__aeabi_dsub+0x2b8>
 80012f6:	e126      	b.n	8001546 <__aeabi_dsub+0x506>
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d100      	bne.n	80012fe <__aeabi_dsub+0x2be>
 80012fc:	e1c0      	b.n	8001680 <__aeabi_dsub+0x640>
 80012fe:	2900      	cmp	r1, #0
 8001300:	d100      	bne.n	8001304 <__aeabi_dsub+0x2c4>
 8001302:	e0a1      	b.n	8001448 <__aeabi_dsub+0x408>
 8001304:	1a83      	subs	r3, r0, r2
 8001306:	4698      	mov	r8, r3
 8001308:	465b      	mov	r3, fp
 800130a:	4540      	cmp	r0, r8
 800130c:	41ad      	sbcs	r5, r5
 800130e:	1ae3      	subs	r3, r4, r3
 8001310:	426d      	negs	r5, r5
 8001312:	1b5b      	subs	r3, r3, r5
 8001314:	2580      	movs	r5, #128	@ 0x80
 8001316:	042d      	lsls	r5, r5, #16
 8001318:	422b      	tst	r3, r5
 800131a:	d100      	bne.n	800131e <__aeabi_dsub+0x2de>
 800131c:	e14b      	b.n	80015b6 <__aeabi_dsub+0x576>
 800131e:	465b      	mov	r3, fp
 8001320:	1a10      	subs	r0, r2, r0
 8001322:	4282      	cmp	r2, r0
 8001324:	4192      	sbcs	r2, r2
 8001326:	1b1c      	subs	r4, r3, r4
 8001328:	0007      	movs	r7, r0
 800132a:	2601      	movs	r6, #1
 800132c:	4663      	mov	r3, ip
 800132e:	4252      	negs	r2, r2
 8001330:	1aa4      	subs	r4, r4, r2
 8001332:	4327      	orrs	r7, r4
 8001334:	401e      	ands	r6, r3
 8001336:	2f00      	cmp	r7, #0
 8001338:	d100      	bne.n	800133c <__aeabi_dsub+0x2fc>
 800133a:	e142      	b.n	80015c2 <__aeabi_dsub+0x582>
 800133c:	422c      	tst	r4, r5
 800133e:	d100      	bne.n	8001342 <__aeabi_dsub+0x302>
 8001340:	e26d      	b.n	800181e <__aeabi_dsub+0x7de>
 8001342:	4b19      	ldr	r3, [pc, #100]	@ (80013a8 <__aeabi_dsub+0x368>)
 8001344:	2501      	movs	r5, #1
 8001346:	401c      	ands	r4, r3
 8001348:	e71b      	b.n	8001182 <__aeabi_dsub+0x142>
 800134a:	42bd      	cmp	r5, r7
 800134c:	d100      	bne.n	8001350 <__aeabi_dsub+0x310>
 800134e:	e13b      	b.n	80015c8 <__aeabi_dsub+0x588>
 8001350:	2701      	movs	r7, #1
 8001352:	2b38      	cmp	r3, #56	@ 0x38
 8001354:	dd00      	ble.n	8001358 <__aeabi_dsub+0x318>
 8001356:	e745      	b.n	80011e4 <__aeabi_dsub+0x1a4>
 8001358:	2780      	movs	r7, #128	@ 0x80
 800135a:	4659      	mov	r1, fp
 800135c:	043f      	lsls	r7, r7, #16
 800135e:	4339      	orrs	r1, r7
 8001360:	468b      	mov	fp, r1
 8001362:	e72a      	b.n	80011ba <__aeabi_dsub+0x17a>
 8001364:	2400      	movs	r4, #0
 8001366:	2700      	movs	r7, #0
 8001368:	052d      	lsls	r5, r5, #20
 800136a:	4325      	orrs	r5, r4
 800136c:	07f6      	lsls	r6, r6, #31
 800136e:	4335      	orrs	r5, r6
 8001370:	0038      	movs	r0, r7
 8001372:	0029      	movs	r1, r5
 8001374:	b003      	add	sp, #12
 8001376:	bcf0      	pop	{r4, r5, r6, r7}
 8001378:	46bb      	mov	fp, r7
 800137a:	46b2      	mov	sl, r6
 800137c:	46a9      	mov	r9, r5
 800137e:	46a0      	mov	r8, r4
 8001380:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001382:	077b      	lsls	r3, r7, #29
 8001384:	d004      	beq.n	8001390 <__aeabi_dsub+0x350>
 8001386:	230f      	movs	r3, #15
 8001388:	403b      	ands	r3, r7
 800138a:	2b04      	cmp	r3, #4
 800138c:	d000      	beq.n	8001390 <__aeabi_dsub+0x350>
 800138e:	e6e7      	b.n	8001160 <__aeabi_dsub+0x120>
 8001390:	002b      	movs	r3, r5
 8001392:	08f8      	lsrs	r0, r7, #3
 8001394:	4a03      	ldr	r2, [pc, #12]	@ (80013a4 <__aeabi_dsub+0x364>)
 8001396:	0767      	lsls	r7, r4, #29
 8001398:	4307      	orrs	r7, r0
 800139a:	08e5      	lsrs	r5, r4, #3
 800139c:	4293      	cmp	r3, r2
 800139e:	d100      	bne.n	80013a2 <__aeabi_dsub+0x362>
 80013a0:	e74a      	b.n	8001238 <__aeabi_dsub+0x1f8>
 80013a2:	e0a5      	b.n	80014f0 <__aeabi_dsub+0x4b0>
 80013a4:	000007ff 	.word	0x000007ff
 80013a8:	ff7fffff 	.word	0xff7fffff
 80013ac:	fffff801 	.word	0xfffff801
 80013b0:	000007fe 	.word	0x000007fe
 80013b4:	0038      	movs	r0, r7
 80013b6:	f000 faeb 	bl	8001990 <__clzsi2>
 80013ba:	0003      	movs	r3, r0
 80013bc:	3318      	adds	r3, #24
 80013be:	2b1f      	cmp	r3, #31
 80013c0:	dc00      	bgt.n	80013c4 <__aeabi_dsub+0x384>
 80013c2:	e6a7      	b.n	8001114 <__aeabi_dsub+0xd4>
 80013c4:	003a      	movs	r2, r7
 80013c6:	3808      	subs	r0, #8
 80013c8:	4082      	lsls	r2, r0
 80013ca:	429d      	cmp	r5, r3
 80013cc:	dd00      	ble.n	80013d0 <__aeabi_dsub+0x390>
 80013ce:	e08a      	b.n	80014e6 <__aeabi_dsub+0x4a6>
 80013d0:	1b5b      	subs	r3, r3, r5
 80013d2:	1c58      	adds	r0, r3, #1
 80013d4:	281f      	cmp	r0, #31
 80013d6:	dc00      	bgt.n	80013da <__aeabi_dsub+0x39a>
 80013d8:	e1d8      	b.n	800178c <__aeabi_dsub+0x74c>
 80013da:	0017      	movs	r7, r2
 80013dc:	3b1f      	subs	r3, #31
 80013de:	40df      	lsrs	r7, r3
 80013e0:	2820      	cmp	r0, #32
 80013e2:	d005      	beq.n	80013f0 <__aeabi_dsub+0x3b0>
 80013e4:	2340      	movs	r3, #64	@ 0x40
 80013e6:	1a1b      	subs	r3, r3, r0
 80013e8:	409a      	lsls	r2, r3
 80013ea:	1e53      	subs	r3, r2, #1
 80013ec:	419a      	sbcs	r2, r3
 80013ee:	4317      	orrs	r7, r2
 80013f0:	2500      	movs	r5, #0
 80013f2:	2f00      	cmp	r7, #0
 80013f4:	d100      	bne.n	80013f8 <__aeabi_dsub+0x3b8>
 80013f6:	e0e5      	b.n	80015c4 <__aeabi_dsub+0x584>
 80013f8:	077b      	lsls	r3, r7, #29
 80013fa:	d000      	beq.n	80013fe <__aeabi_dsub+0x3be>
 80013fc:	e6ab      	b.n	8001156 <__aeabi_dsub+0x116>
 80013fe:	002c      	movs	r4, r5
 8001400:	e7c6      	b.n	8001390 <__aeabi_dsub+0x350>
 8001402:	08c0      	lsrs	r0, r0, #3
 8001404:	e7c6      	b.n	8001394 <__aeabi_dsub+0x354>
 8001406:	2700      	movs	r7, #0
 8001408:	2400      	movs	r4, #0
 800140a:	4dd1      	ldr	r5, [pc, #836]	@ (8001750 <__aeabi_dsub+0x710>)
 800140c:	e7ac      	b.n	8001368 <__aeabi_dsub+0x328>
 800140e:	4fd1      	ldr	r7, [pc, #836]	@ (8001754 <__aeabi_dsub+0x714>)
 8001410:	1c6b      	adds	r3, r5, #1
 8001412:	423b      	tst	r3, r7
 8001414:	d171      	bne.n	80014fa <__aeabi_dsub+0x4ba>
 8001416:	0023      	movs	r3, r4
 8001418:	4303      	orrs	r3, r0
 800141a:	2d00      	cmp	r5, #0
 800141c:	d000      	beq.n	8001420 <__aeabi_dsub+0x3e0>
 800141e:	e14e      	b.n	80016be <__aeabi_dsub+0x67e>
 8001420:	4657      	mov	r7, sl
 8001422:	2b00      	cmp	r3, #0
 8001424:	d100      	bne.n	8001428 <__aeabi_dsub+0x3e8>
 8001426:	e1b5      	b.n	8001794 <__aeabi_dsub+0x754>
 8001428:	2f00      	cmp	r7, #0
 800142a:	d00d      	beq.n	8001448 <__aeabi_dsub+0x408>
 800142c:	1883      	adds	r3, r0, r2
 800142e:	4283      	cmp	r3, r0
 8001430:	4180      	sbcs	r0, r0
 8001432:	445c      	add	r4, fp
 8001434:	4240      	negs	r0, r0
 8001436:	1824      	adds	r4, r4, r0
 8001438:	0222      	lsls	r2, r4, #8
 800143a:	d500      	bpl.n	800143e <__aeabi_dsub+0x3fe>
 800143c:	e1c8      	b.n	80017d0 <__aeabi_dsub+0x790>
 800143e:	001f      	movs	r7, r3
 8001440:	4698      	mov	r8, r3
 8001442:	4327      	orrs	r7, r4
 8001444:	d100      	bne.n	8001448 <__aeabi_dsub+0x408>
 8001446:	e0bc      	b.n	80015c2 <__aeabi_dsub+0x582>
 8001448:	4643      	mov	r3, r8
 800144a:	0767      	lsls	r7, r4, #29
 800144c:	08db      	lsrs	r3, r3, #3
 800144e:	431f      	orrs	r7, r3
 8001450:	08e5      	lsrs	r5, r4, #3
 8001452:	2300      	movs	r3, #0
 8001454:	e04c      	b.n	80014f0 <__aeabi_dsub+0x4b0>
 8001456:	1a83      	subs	r3, r0, r2
 8001458:	4698      	mov	r8, r3
 800145a:	465b      	mov	r3, fp
 800145c:	4540      	cmp	r0, r8
 800145e:	41bf      	sbcs	r7, r7
 8001460:	1ae3      	subs	r3, r4, r3
 8001462:	427f      	negs	r7, r7
 8001464:	1bdb      	subs	r3, r3, r7
 8001466:	021f      	lsls	r7, r3, #8
 8001468:	d47c      	bmi.n	8001564 <__aeabi_dsub+0x524>
 800146a:	4647      	mov	r7, r8
 800146c:	431f      	orrs	r7, r3
 800146e:	d100      	bne.n	8001472 <__aeabi_dsub+0x432>
 8001470:	e0a6      	b.n	80015c0 <__aeabi_dsub+0x580>
 8001472:	001c      	movs	r4, r3
 8001474:	4647      	mov	r7, r8
 8001476:	e645      	b.n	8001104 <__aeabi_dsub+0xc4>
 8001478:	4cb7      	ldr	r4, [pc, #732]	@ (8001758 <__aeabi_dsub+0x718>)
 800147a:	1aed      	subs	r5, r5, r3
 800147c:	4014      	ands	r4, r2
 800147e:	077b      	lsls	r3, r7, #29
 8001480:	d000      	beq.n	8001484 <__aeabi_dsub+0x444>
 8001482:	e780      	b.n	8001386 <__aeabi_dsub+0x346>
 8001484:	e784      	b.n	8001390 <__aeabi_dsub+0x350>
 8001486:	464b      	mov	r3, r9
 8001488:	0025      	movs	r5, r4
 800148a:	4305      	orrs	r5, r0
 800148c:	d066      	beq.n	800155c <__aeabi_dsub+0x51c>
 800148e:	1e5f      	subs	r7, r3, #1
 8001490:	2b01      	cmp	r3, #1
 8001492:	d100      	bne.n	8001496 <__aeabi_dsub+0x456>
 8001494:	e0fc      	b.n	8001690 <__aeabi_dsub+0x650>
 8001496:	4dae      	ldr	r5, [pc, #696]	@ (8001750 <__aeabi_dsub+0x710>)
 8001498:	42ab      	cmp	r3, r5
 800149a:	d100      	bne.n	800149e <__aeabi_dsub+0x45e>
 800149c:	e15e      	b.n	800175c <__aeabi_dsub+0x71c>
 800149e:	4666      	mov	r6, ip
 80014a0:	2f38      	cmp	r7, #56	@ 0x38
 80014a2:	dc00      	bgt.n	80014a6 <__aeabi_dsub+0x466>
 80014a4:	e0b4      	b.n	8001610 <__aeabi_dsub+0x5d0>
 80014a6:	2001      	movs	r0, #1
 80014a8:	1a17      	subs	r7, r2, r0
 80014aa:	42ba      	cmp	r2, r7
 80014ac:	4192      	sbcs	r2, r2
 80014ae:	465b      	mov	r3, fp
 80014b0:	4252      	negs	r2, r2
 80014b2:	464d      	mov	r5, r9
 80014b4:	1a9c      	subs	r4, r3, r2
 80014b6:	e620      	b.n	80010fa <__aeabi_dsub+0xba>
 80014b8:	0767      	lsls	r7, r4, #29
 80014ba:	08c0      	lsrs	r0, r0, #3
 80014bc:	4307      	orrs	r7, r0
 80014be:	08e5      	lsrs	r5, r4, #3
 80014c0:	e6ba      	b.n	8001238 <__aeabi_dsub+0x1f8>
 80014c2:	001f      	movs	r7, r3
 80014c4:	4659      	mov	r1, fp
 80014c6:	3f20      	subs	r7, #32
 80014c8:	40f9      	lsrs	r1, r7
 80014ca:	000f      	movs	r7, r1
 80014cc:	2b20      	cmp	r3, #32
 80014ce:	d005      	beq.n	80014dc <__aeabi_dsub+0x49c>
 80014d0:	2140      	movs	r1, #64	@ 0x40
 80014d2:	1acb      	subs	r3, r1, r3
 80014d4:	4659      	mov	r1, fp
 80014d6:	4099      	lsls	r1, r3
 80014d8:	430a      	orrs	r2, r1
 80014da:	4692      	mov	sl, r2
 80014dc:	4653      	mov	r3, sl
 80014de:	1e5a      	subs	r2, r3, #1
 80014e0:	4193      	sbcs	r3, r2
 80014e2:	431f      	orrs	r7, r3
 80014e4:	e604      	b.n	80010f0 <__aeabi_dsub+0xb0>
 80014e6:	1aeb      	subs	r3, r5, r3
 80014e8:	4d9b      	ldr	r5, [pc, #620]	@ (8001758 <__aeabi_dsub+0x718>)
 80014ea:	4015      	ands	r5, r2
 80014ec:	076f      	lsls	r7, r5, #29
 80014ee:	08ed      	lsrs	r5, r5, #3
 80014f0:	032c      	lsls	r4, r5, #12
 80014f2:	055d      	lsls	r5, r3, #21
 80014f4:	0b24      	lsrs	r4, r4, #12
 80014f6:	0d6d      	lsrs	r5, r5, #21
 80014f8:	e736      	b.n	8001368 <__aeabi_dsub+0x328>
 80014fa:	4d95      	ldr	r5, [pc, #596]	@ (8001750 <__aeabi_dsub+0x710>)
 80014fc:	42ab      	cmp	r3, r5
 80014fe:	d100      	bne.n	8001502 <__aeabi_dsub+0x4c2>
 8001500:	e0d6      	b.n	80016b0 <__aeabi_dsub+0x670>
 8001502:	1882      	adds	r2, r0, r2
 8001504:	0021      	movs	r1, r4
 8001506:	4282      	cmp	r2, r0
 8001508:	4180      	sbcs	r0, r0
 800150a:	4459      	add	r1, fp
 800150c:	4240      	negs	r0, r0
 800150e:	1808      	adds	r0, r1, r0
 8001510:	07c7      	lsls	r7, r0, #31
 8001512:	0852      	lsrs	r2, r2, #1
 8001514:	4317      	orrs	r7, r2
 8001516:	0844      	lsrs	r4, r0, #1
 8001518:	0752      	lsls	r2, r2, #29
 800151a:	d400      	bmi.n	800151e <__aeabi_dsub+0x4de>
 800151c:	e185      	b.n	800182a <__aeabi_dsub+0x7ea>
 800151e:	220f      	movs	r2, #15
 8001520:	001d      	movs	r5, r3
 8001522:	403a      	ands	r2, r7
 8001524:	2a04      	cmp	r2, #4
 8001526:	d000      	beq.n	800152a <__aeabi_dsub+0x4ea>
 8001528:	e61a      	b.n	8001160 <__aeabi_dsub+0x120>
 800152a:	08ff      	lsrs	r7, r7, #3
 800152c:	0764      	lsls	r4, r4, #29
 800152e:	4327      	orrs	r7, r4
 8001530:	0905      	lsrs	r5, r0, #4
 8001532:	e7dd      	b.n	80014f0 <__aeabi_dsub+0x4b0>
 8001534:	465b      	mov	r3, fp
 8001536:	08d2      	lsrs	r2, r2, #3
 8001538:	075f      	lsls	r7, r3, #29
 800153a:	4317      	orrs	r7, r2
 800153c:	08dd      	lsrs	r5, r3, #3
 800153e:	e67b      	b.n	8001238 <__aeabi_dsub+0x1f8>
 8001540:	2700      	movs	r7, #0
 8001542:	2400      	movs	r4, #0
 8001544:	e710      	b.n	8001368 <__aeabi_dsub+0x328>
 8001546:	2b00      	cmp	r3, #0
 8001548:	d000      	beq.n	800154c <__aeabi_dsub+0x50c>
 800154a:	e0d6      	b.n	80016fa <__aeabi_dsub+0x6ba>
 800154c:	2900      	cmp	r1, #0
 800154e:	d000      	beq.n	8001552 <__aeabi_dsub+0x512>
 8001550:	e12f      	b.n	80017b2 <__aeabi_dsub+0x772>
 8001552:	2480      	movs	r4, #128	@ 0x80
 8001554:	2600      	movs	r6, #0
 8001556:	4d7e      	ldr	r5, [pc, #504]	@ (8001750 <__aeabi_dsub+0x710>)
 8001558:	0324      	lsls	r4, r4, #12
 800155a:	e705      	b.n	8001368 <__aeabi_dsub+0x328>
 800155c:	4666      	mov	r6, ip
 800155e:	465c      	mov	r4, fp
 8001560:	08d0      	lsrs	r0, r2, #3
 8001562:	e717      	b.n	8001394 <__aeabi_dsub+0x354>
 8001564:	465b      	mov	r3, fp
 8001566:	1a17      	subs	r7, r2, r0
 8001568:	42ba      	cmp	r2, r7
 800156a:	4192      	sbcs	r2, r2
 800156c:	1b1c      	subs	r4, r3, r4
 800156e:	2601      	movs	r6, #1
 8001570:	4663      	mov	r3, ip
 8001572:	4252      	negs	r2, r2
 8001574:	1aa4      	subs	r4, r4, r2
 8001576:	401e      	ands	r6, r3
 8001578:	e5c4      	b.n	8001104 <__aeabi_dsub+0xc4>
 800157a:	1883      	adds	r3, r0, r2
 800157c:	4283      	cmp	r3, r0
 800157e:	4180      	sbcs	r0, r0
 8001580:	445c      	add	r4, fp
 8001582:	4240      	negs	r0, r0
 8001584:	1825      	adds	r5, r4, r0
 8001586:	022a      	lsls	r2, r5, #8
 8001588:	d400      	bmi.n	800158c <__aeabi_dsub+0x54c>
 800158a:	e0da      	b.n	8001742 <__aeabi_dsub+0x702>
 800158c:	4a72      	ldr	r2, [pc, #456]	@ (8001758 <__aeabi_dsub+0x718>)
 800158e:	085b      	lsrs	r3, r3, #1
 8001590:	4015      	ands	r5, r2
 8001592:	07ea      	lsls	r2, r5, #31
 8001594:	431a      	orrs	r2, r3
 8001596:	0869      	lsrs	r1, r5, #1
 8001598:	075b      	lsls	r3, r3, #29
 800159a:	d400      	bmi.n	800159e <__aeabi_dsub+0x55e>
 800159c:	e14a      	b.n	8001834 <__aeabi_dsub+0x7f4>
 800159e:	230f      	movs	r3, #15
 80015a0:	4013      	ands	r3, r2
 80015a2:	2b04      	cmp	r3, #4
 80015a4:	d100      	bne.n	80015a8 <__aeabi_dsub+0x568>
 80015a6:	e0fc      	b.n	80017a2 <__aeabi_dsub+0x762>
 80015a8:	1d17      	adds	r7, r2, #4
 80015aa:	4297      	cmp	r7, r2
 80015ac:	41a4      	sbcs	r4, r4
 80015ae:	4264      	negs	r4, r4
 80015b0:	2502      	movs	r5, #2
 80015b2:	1864      	adds	r4, r4, r1
 80015b4:	e6ec      	b.n	8001390 <__aeabi_dsub+0x350>
 80015b6:	4647      	mov	r7, r8
 80015b8:	001c      	movs	r4, r3
 80015ba:	431f      	orrs	r7, r3
 80015bc:	d000      	beq.n	80015c0 <__aeabi_dsub+0x580>
 80015be:	e743      	b.n	8001448 <__aeabi_dsub+0x408>
 80015c0:	2600      	movs	r6, #0
 80015c2:	2500      	movs	r5, #0
 80015c4:	2400      	movs	r4, #0
 80015c6:	e6cf      	b.n	8001368 <__aeabi_dsub+0x328>
 80015c8:	08c0      	lsrs	r0, r0, #3
 80015ca:	0767      	lsls	r7, r4, #29
 80015cc:	4307      	orrs	r7, r0
 80015ce:	08e5      	lsrs	r5, r4, #3
 80015d0:	e632      	b.n	8001238 <__aeabi_dsub+0x1f8>
 80015d2:	1a87      	subs	r7, r0, r2
 80015d4:	465b      	mov	r3, fp
 80015d6:	42b8      	cmp	r0, r7
 80015d8:	4180      	sbcs	r0, r0
 80015da:	1ae4      	subs	r4, r4, r3
 80015dc:	4240      	negs	r0, r0
 80015de:	1a24      	subs	r4, r4, r0
 80015e0:	0223      	lsls	r3, r4, #8
 80015e2:	d428      	bmi.n	8001636 <__aeabi_dsub+0x5f6>
 80015e4:	0763      	lsls	r3, r4, #29
 80015e6:	08ff      	lsrs	r7, r7, #3
 80015e8:	431f      	orrs	r7, r3
 80015ea:	08e5      	lsrs	r5, r4, #3
 80015ec:	2301      	movs	r3, #1
 80015ee:	e77f      	b.n	80014f0 <__aeabi_dsub+0x4b0>
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d100      	bne.n	80015f6 <__aeabi_dsub+0x5b6>
 80015f4:	e673      	b.n	80012de <__aeabi_dsub+0x29e>
 80015f6:	464b      	mov	r3, r9
 80015f8:	1b5f      	subs	r7, r3, r5
 80015fa:	003b      	movs	r3, r7
 80015fc:	2d00      	cmp	r5, #0
 80015fe:	d100      	bne.n	8001602 <__aeabi_dsub+0x5c2>
 8001600:	e742      	b.n	8001488 <__aeabi_dsub+0x448>
 8001602:	2f38      	cmp	r7, #56	@ 0x38
 8001604:	dd00      	ble.n	8001608 <__aeabi_dsub+0x5c8>
 8001606:	e0ec      	b.n	80017e2 <__aeabi_dsub+0x7a2>
 8001608:	2380      	movs	r3, #128	@ 0x80
 800160a:	000e      	movs	r6, r1
 800160c:	041b      	lsls	r3, r3, #16
 800160e:	431c      	orrs	r4, r3
 8001610:	2f1f      	cmp	r7, #31
 8001612:	dc25      	bgt.n	8001660 <__aeabi_dsub+0x620>
 8001614:	2520      	movs	r5, #32
 8001616:	0023      	movs	r3, r4
 8001618:	1bed      	subs	r5, r5, r7
 800161a:	0001      	movs	r1, r0
 800161c:	40a8      	lsls	r0, r5
 800161e:	40ab      	lsls	r3, r5
 8001620:	40f9      	lsrs	r1, r7
 8001622:	1e45      	subs	r5, r0, #1
 8001624:	41a8      	sbcs	r0, r5
 8001626:	430b      	orrs	r3, r1
 8001628:	40fc      	lsrs	r4, r7
 800162a:	4318      	orrs	r0, r3
 800162c:	465b      	mov	r3, fp
 800162e:	1b1b      	subs	r3, r3, r4
 8001630:	469b      	mov	fp, r3
 8001632:	e739      	b.n	80014a8 <__aeabi_dsub+0x468>
 8001634:	4666      	mov	r6, ip
 8001636:	2501      	movs	r5, #1
 8001638:	e562      	b.n	8001100 <__aeabi_dsub+0xc0>
 800163a:	001f      	movs	r7, r3
 800163c:	4659      	mov	r1, fp
 800163e:	3f20      	subs	r7, #32
 8001640:	40f9      	lsrs	r1, r7
 8001642:	468c      	mov	ip, r1
 8001644:	2b20      	cmp	r3, #32
 8001646:	d005      	beq.n	8001654 <__aeabi_dsub+0x614>
 8001648:	2740      	movs	r7, #64	@ 0x40
 800164a:	4659      	mov	r1, fp
 800164c:	1afb      	subs	r3, r7, r3
 800164e:	4099      	lsls	r1, r3
 8001650:	430a      	orrs	r2, r1
 8001652:	4692      	mov	sl, r2
 8001654:	4657      	mov	r7, sl
 8001656:	1e7b      	subs	r3, r7, #1
 8001658:	419f      	sbcs	r7, r3
 800165a:	4663      	mov	r3, ip
 800165c:	431f      	orrs	r7, r3
 800165e:	e5c1      	b.n	80011e4 <__aeabi_dsub+0x1a4>
 8001660:	003b      	movs	r3, r7
 8001662:	0025      	movs	r5, r4
 8001664:	3b20      	subs	r3, #32
 8001666:	40dd      	lsrs	r5, r3
 8001668:	2f20      	cmp	r7, #32
 800166a:	d004      	beq.n	8001676 <__aeabi_dsub+0x636>
 800166c:	2340      	movs	r3, #64	@ 0x40
 800166e:	1bdb      	subs	r3, r3, r7
 8001670:	409c      	lsls	r4, r3
 8001672:	4320      	orrs	r0, r4
 8001674:	4680      	mov	r8, r0
 8001676:	4640      	mov	r0, r8
 8001678:	1e43      	subs	r3, r0, #1
 800167a:	4198      	sbcs	r0, r3
 800167c:	4328      	orrs	r0, r5
 800167e:	e713      	b.n	80014a8 <__aeabi_dsub+0x468>
 8001680:	2900      	cmp	r1, #0
 8001682:	d09d      	beq.n	80015c0 <__aeabi_dsub+0x580>
 8001684:	2601      	movs	r6, #1
 8001686:	4663      	mov	r3, ip
 8001688:	465c      	mov	r4, fp
 800168a:	4690      	mov	r8, r2
 800168c:	401e      	ands	r6, r3
 800168e:	e6db      	b.n	8001448 <__aeabi_dsub+0x408>
 8001690:	1a17      	subs	r7, r2, r0
 8001692:	465b      	mov	r3, fp
 8001694:	42ba      	cmp	r2, r7
 8001696:	4192      	sbcs	r2, r2
 8001698:	1b1c      	subs	r4, r3, r4
 800169a:	4252      	negs	r2, r2
 800169c:	1aa4      	subs	r4, r4, r2
 800169e:	0223      	lsls	r3, r4, #8
 80016a0:	d4c8      	bmi.n	8001634 <__aeabi_dsub+0x5f4>
 80016a2:	0763      	lsls	r3, r4, #29
 80016a4:	08ff      	lsrs	r7, r7, #3
 80016a6:	431f      	orrs	r7, r3
 80016a8:	4666      	mov	r6, ip
 80016aa:	2301      	movs	r3, #1
 80016ac:	08e5      	lsrs	r5, r4, #3
 80016ae:	e71f      	b.n	80014f0 <__aeabi_dsub+0x4b0>
 80016b0:	001d      	movs	r5, r3
 80016b2:	2400      	movs	r4, #0
 80016b4:	2700      	movs	r7, #0
 80016b6:	e657      	b.n	8001368 <__aeabi_dsub+0x328>
 80016b8:	465c      	mov	r4, fp
 80016ba:	08d0      	lsrs	r0, r2, #3
 80016bc:	e66a      	b.n	8001394 <__aeabi_dsub+0x354>
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d100      	bne.n	80016c4 <__aeabi_dsub+0x684>
 80016c2:	e737      	b.n	8001534 <__aeabi_dsub+0x4f4>
 80016c4:	4653      	mov	r3, sl
 80016c6:	08c0      	lsrs	r0, r0, #3
 80016c8:	0767      	lsls	r7, r4, #29
 80016ca:	4307      	orrs	r7, r0
 80016cc:	08e5      	lsrs	r5, r4, #3
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d100      	bne.n	80016d4 <__aeabi_dsub+0x694>
 80016d2:	e5b1      	b.n	8001238 <__aeabi_dsub+0x1f8>
 80016d4:	2380      	movs	r3, #128	@ 0x80
 80016d6:	031b      	lsls	r3, r3, #12
 80016d8:	421d      	tst	r5, r3
 80016da:	d008      	beq.n	80016ee <__aeabi_dsub+0x6ae>
 80016dc:	4659      	mov	r1, fp
 80016de:	08c8      	lsrs	r0, r1, #3
 80016e0:	4218      	tst	r0, r3
 80016e2:	d104      	bne.n	80016ee <__aeabi_dsub+0x6ae>
 80016e4:	08d2      	lsrs	r2, r2, #3
 80016e6:	0749      	lsls	r1, r1, #29
 80016e8:	430a      	orrs	r2, r1
 80016ea:	0017      	movs	r7, r2
 80016ec:	0005      	movs	r5, r0
 80016ee:	0f7b      	lsrs	r3, r7, #29
 80016f0:	00ff      	lsls	r7, r7, #3
 80016f2:	08ff      	lsrs	r7, r7, #3
 80016f4:	075b      	lsls	r3, r3, #29
 80016f6:	431f      	orrs	r7, r3
 80016f8:	e59e      	b.n	8001238 <__aeabi_dsub+0x1f8>
 80016fa:	08c0      	lsrs	r0, r0, #3
 80016fc:	0763      	lsls	r3, r4, #29
 80016fe:	4318      	orrs	r0, r3
 8001700:	08e5      	lsrs	r5, r4, #3
 8001702:	2900      	cmp	r1, #0
 8001704:	d053      	beq.n	80017ae <__aeabi_dsub+0x76e>
 8001706:	2380      	movs	r3, #128	@ 0x80
 8001708:	031b      	lsls	r3, r3, #12
 800170a:	421d      	tst	r5, r3
 800170c:	d00a      	beq.n	8001724 <__aeabi_dsub+0x6e4>
 800170e:	4659      	mov	r1, fp
 8001710:	08cc      	lsrs	r4, r1, #3
 8001712:	421c      	tst	r4, r3
 8001714:	d106      	bne.n	8001724 <__aeabi_dsub+0x6e4>
 8001716:	2601      	movs	r6, #1
 8001718:	4663      	mov	r3, ip
 800171a:	0025      	movs	r5, r4
 800171c:	08d0      	lsrs	r0, r2, #3
 800171e:	0749      	lsls	r1, r1, #29
 8001720:	4308      	orrs	r0, r1
 8001722:	401e      	ands	r6, r3
 8001724:	0f47      	lsrs	r7, r0, #29
 8001726:	00c0      	lsls	r0, r0, #3
 8001728:	08c0      	lsrs	r0, r0, #3
 800172a:	077f      	lsls	r7, r7, #29
 800172c:	4307      	orrs	r7, r0
 800172e:	e583      	b.n	8001238 <__aeabi_dsub+0x1f8>
 8001730:	1883      	adds	r3, r0, r2
 8001732:	4293      	cmp	r3, r2
 8001734:	4192      	sbcs	r2, r2
 8001736:	445c      	add	r4, fp
 8001738:	4252      	negs	r2, r2
 800173a:	18a5      	adds	r5, r4, r2
 800173c:	022a      	lsls	r2, r5, #8
 800173e:	d500      	bpl.n	8001742 <__aeabi_dsub+0x702>
 8001740:	e724      	b.n	800158c <__aeabi_dsub+0x54c>
 8001742:	076f      	lsls	r7, r5, #29
 8001744:	08db      	lsrs	r3, r3, #3
 8001746:	431f      	orrs	r7, r3
 8001748:	08ed      	lsrs	r5, r5, #3
 800174a:	2301      	movs	r3, #1
 800174c:	e6d0      	b.n	80014f0 <__aeabi_dsub+0x4b0>
 800174e:	46c0      	nop			@ (mov r8, r8)
 8001750:	000007ff 	.word	0x000007ff
 8001754:	000007fe 	.word	0x000007fe
 8001758:	ff7fffff 	.word	0xff7fffff
 800175c:	465b      	mov	r3, fp
 800175e:	08d2      	lsrs	r2, r2, #3
 8001760:	075f      	lsls	r7, r3, #29
 8001762:	4666      	mov	r6, ip
 8001764:	4317      	orrs	r7, r2
 8001766:	08dd      	lsrs	r5, r3, #3
 8001768:	e566      	b.n	8001238 <__aeabi_dsub+0x1f8>
 800176a:	0025      	movs	r5, r4
 800176c:	3b20      	subs	r3, #32
 800176e:	40dd      	lsrs	r5, r3
 8001770:	4663      	mov	r3, ip
 8001772:	2b20      	cmp	r3, #32
 8001774:	d005      	beq.n	8001782 <__aeabi_dsub+0x742>
 8001776:	2340      	movs	r3, #64	@ 0x40
 8001778:	4661      	mov	r1, ip
 800177a:	1a5b      	subs	r3, r3, r1
 800177c:	409c      	lsls	r4, r3
 800177e:	4320      	orrs	r0, r4
 8001780:	4680      	mov	r8, r0
 8001782:	4647      	mov	r7, r8
 8001784:	1e7b      	subs	r3, r7, #1
 8001786:	419f      	sbcs	r7, r3
 8001788:	432f      	orrs	r7, r5
 800178a:	e5a0      	b.n	80012ce <__aeabi_dsub+0x28e>
 800178c:	2120      	movs	r1, #32
 800178e:	2700      	movs	r7, #0
 8001790:	1a09      	subs	r1, r1, r0
 8001792:	e4d2      	b.n	800113a <__aeabi_dsub+0xfa>
 8001794:	2f00      	cmp	r7, #0
 8001796:	d100      	bne.n	800179a <__aeabi_dsub+0x75a>
 8001798:	e713      	b.n	80015c2 <__aeabi_dsub+0x582>
 800179a:	465c      	mov	r4, fp
 800179c:	0017      	movs	r7, r2
 800179e:	2500      	movs	r5, #0
 80017a0:	e5f6      	b.n	8001390 <__aeabi_dsub+0x350>
 80017a2:	08d7      	lsrs	r7, r2, #3
 80017a4:	0749      	lsls	r1, r1, #29
 80017a6:	2302      	movs	r3, #2
 80017a8:	430f      	orrs	r7, r1
 80017aa:	092d      	lsrs	r5, r5, #4
 80017ac:	e6a0      	b.n	80014f0 <__aeabi_dsub+0x4b0>
 80017ae:	0007      	movs	r7, r0
 80017b0:	e542      	b.n	8001238 <__aeabi_dsub+0x1f8>
 80017b2:	465b      	mov	r3, fp
 80017b4:	2601      	movs	r6, #1
 80017b6:	075f      	lsls	r7, r3, #29
 80017b8:	08dd      	lsrs	r5, r3, #3
 80017ba:	4663      	mov	r3, ip
 80017bc:	08d2      	lsrs	r2, r2, #3
 80017be:	4317      	orrs	r7, r2
 80017c0:	401e      	ands	r6, r3
 80017c2:	e539      	b.n	8001238 <__aeabi_dsub+0x1f8>
 80017c4:	465b      	mov	r3, fp
 80017c6:	08d2      	lsrs	r2, r2, #3
 80017c8:	075f      	lsls	r7, r3, #29
 80017ca:	4317      	orrs	r7, r2
 80017cc:	08dd      	lsrs	r5, r3, #3
 80017ce:	e533      	b.n	8001238 <__aeabi_dsub+0x1f8>
 80017d0:	4a1e      	ldr	r2, [pc, #120]	@ (800184c <__aeabi_dsub+0x80c>)
 80017d2:	08db      	lsrs	r3, r3, #3
 80017d4:	4022      	ands	r2, r4
 80017d6:	0757      	lsls	r7, r2, #29
 80017d8:	0252      	lsls	r2, r2, #9
 80017da:	2501      	movs	r5, #1
 80017dc:	431f      	orrs	r7, r3
 80017de:	0b14      	lsrs	r4, r2, #12
 80017e0:	e5c2      	b.n	8001368 <__aeabi_dsub+0x328>
 80017e2:	000e      	movs	r6, r1
 80017e4:	2001      	movs	r0, #1
 80017e6:	e65f      	b.n	80014a8 <__aeabi_dsub+0x468>
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d00d      	beq.n	8001808 <__aeabi_dsub+0x7c8>
 80017ec:	464b      	mov	r3, r9
 80017ee:	1b5b      	subs	r3, r3, r5
 80017f0:	469c      	mov	ip, r3
 80017f2:	2d00      	cmp	r5, #0
 80017f4:	d100      	bne.n	80017f8 <__aeabi_dsub+0x7b8>
 80017f6:	e548      	b.n	800128a <__aeabi_dsub+0x24a>
 80017f8:	2701      	movs	r7, #1
 80017fa:	2b38      	cmp	r3, #56	@ 0x38
 80017fc:	dd00      	ble.n	8001800 <__aeabi_dsub+0x7c0>
 80017fe:	e566      	b.n	80012ce <__aeabi_dsub+0x28e>
 8001800:	2380      	movs	r3, #128	@ 0x80
 8001802:	041b      	lsls	r3, r3, #16
 8001804:	431c      	orrs	r4, r3
 8001806:	e550      	b.n	80012aa <__aeabi_dsub+0x26a>
 8001808:	1c6b      	adds	r3, r5, #1
 800180a:	4d11      	ldr	r5, [pc, #68]	@ (8001850 <__aeabi_dsub+0x810>)
 800180c:	422b      	tst	r3, r5
 800180e:	d000      	beq.n	8001812 <__aeabi_dsub+0x7d2>
 8001810:	e673      	b.n	80014fa <__aeabi_dsub+0x4ba>
 8001812:	4659      	mov	r1, fp
 8001814:	0023      	movs	r3, r4
 8001816:	4311      	orrs	r1, r2
 8001818:	468a      	mov	sl, r1
 800181a:	4303      	orrs	r3, r0
 800181c:	e600      	b.n	8001420 <__aeabi_dsub+0x3e0>
 800181e:	0767      	lsls	r7, r4, #29
 8001820:	08c0      	lsrs	r0, r0, #3
 8001822:	2300      	movs	r3, #0
 8001824:	4307      	orrs	r7, r0
 8001826:	08e5      	lsrs	r5, r4, #3
 8001828:	e662      	b.n	80014f0 <__aeabi_dsub+0x4b0>
 800182a:	0764      	lsls	r4, r4, #29
 800182c:	08ff      	lsrs	r7, r7, #3
 800182e:	4327      	orrs	r7, r4
 8001830:	0905      	lsrs	r5, r0, #4
 8001832:	e65d      	b.n	80014f0 <__aeabi_dsub+0x4b0>
 8001834:	08d2      	lsrs	r2, r2, #3
 8001836:	0749      	lsls	r1, r1, #29
 8001838:	4311      	orrs	r1, r2
 800183a:	000f      	movs	r7, r1
 800183c:	2302      	movs	r3, #2
 800183e:	092d      	lsrs	r5, r5, #4
 8001840:	e656      	b.n	80014f0 <__aeabi_dsub+0x4b0>
 8001842:	0007      	movs	r7, r0
 8001844:	e5a4      	b.n	8001390 <__aeabi_dsub+0x350>
 8001846:	0038      	movs	r0, r7
 8001848:	e48f      	b.n	800116a <__aeabi_dsub+0x12a>
 800184a:	46c0      	nop			@ (mov r8, r8)
 800184c:	ff7fffff 	.word	0xff7fffff
 8001850:	000007fe 	.word	0x000007fe

08001854 <__aeabi_d2iz>:
 8001854:	000b      	movs	r3, r1
 8001856:	0002      	movs	r2, r0
 8001858:	b570      	push	{r4, r5, r6, lr}
 800185a:	4d16      	ldr	r5, [pc, #88]	@ (80018b4 <__aeabi_d2iz+0x60>)
 800185c:	030c      	lsls	r4, r1, #12
 800185e:	b082      	sub	sp, #8
 8001860:	0049      	lsls	r1, r1, #1
 8001862:	2000      	movs	r0, #0
 8001864:	9200      	str	r2, [sp, #0]
 8001866:	9301      	str	r3, [sp, #4]
 8001868:	0b24      	lsrs	r4, r4, #12
 800186a:	0d49      	lsrs	r1, r1, #21
 800186c:	0fde      	lsrs	r6, r3, #31
 800186e:	42a9      	cmp	r1, r5
 8001870:	dd04      	ble.n	800187c <__aeabi_d2iz+0x28>
 8001872:	4811      	ldr	r0, [pc, #68]	@ (80018b8 <__aeabi_d2iz+0x64>)
 8001874:	4281      	cmp	r1, r0
 8001876:	dd03      	ble.n	8001880 <__aeabi_d2iz+0x2c>
 8001878:	4b10      	ldr	r3, [pc, #64]	@ (80018bc <__aeabi_d2iz+0x68>)
 800187a:	18f0      	adds	r0, r6, r3
 800187c:	b002      	add	sp, #8
 800187e:	bd70      	pop	{r4, r5, r6, pc}
 8001880:	2080      	movs	r0, #128	@ 0x80
 8001882:	0340      	lsls	r0, r0, #13
 8001884:	4320      	orrs	r0, r4
 8001886:	4c0e      	ldr	r4, [pc, #56]	@ (80018c0 <__aeabi_d2iz+0x6c>)
 8001888:	1a64      	subs	r4, r4, r1
 800188a:	2c1f      	cmp	r4, #31
 800188c:	dd08      	ble.n	80018a0 <__aeabi_d2iz+0x4c>
 800188e:	4b0d      	ldr	r3, [pc, #52]	@ (80018c4 <__aeabi_d2iz+0x70>)
 8001890:	1a5b      	subs	r3, r3, r1
 8001892:	40d8      	lsrs	r0, r3
 8001894:	0003      	movs	r3, r0
 8001896:	4258      	negs	r0, r3
 8001898:	2e00      	cmp	r6, #0
 800189a:	d1ef      	bne.n	800187c <__aeabi_d2iz+0x28>
 800189c:	0018      	movs	r0, r3
 800189e:	e7ed      	b.n	800187c <__aeabi_d2iz+0x28>
 80018a0:	4b09      	ldr	r3, [pc, #36]	@ (80018c8 <__aeabi_d2iz+0x74>)
 80018a2:	9a00      	ldr	r2, [sp, #0]
 80018a4:	469c      	mov	ip, r3
 80018a6:	0003      	movs	r3, r0
 80018a8:	4461      	add	r1, ip
 80018aa:	408b      	lsls	r3, r1
 80018ac:	40e2      	lsrs	r2, r4
 80018ae:	4313      	orrs	r3, r2
 80018b0:	e7f1      	b.n	8001896 <__aeabi_d2iz+0x42>
 80018b2:	46c0      	nop			@ (mov r8, r8)
 80018b4:	000003fe 	.word	0x000003fe
 80018b8:	0000041d 	.word	0x0000041d
 80018bc:	7fffffff 	.word	0x7fffffff
 80018c0:	00000433 	.word	0x00000433
 80018c4:	00000413 	.word	0x00000413
 80018c8:	fffffbed 	.word	0xfffffbed

080018cc <__aeabi_ui2d>:
 80018cc:	b510      	push	{r4, lr}
 80018ce:	1e04      	subs	r4, r0, #0
 80018d0:	d010      	beq.n	80018f4 <__aeabi_ui2d+0x28>
 80018d2:	f000 f85d 	bl	8001990 <__clzsi2>
 80018d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001910 <__aeabi_ui2d+0x44>)
 80018d8:	1a1b      	subs	r3, r3, r0
 80018da:	055b      	lsls	r3, r3, #21
 80018dc:	0d5b      	lsrs	r3, r3, #21
 80018de:	280a      	cmp	r0, #10
 80018e0:	dc0f      	bgt.n	8001902 <__aeabi_ui2d+0x36>
 80018e2:	220b      	movs	r2, #11
 80018e4:	0021      	movs	r1, r4
 80018e6:	1a12      	subs	r2, r2, r0
 80018e8:	40d1      	lsrs	r1, r2
 80018ea:	3015      	adds	r0, #21
 80018ec:	030a      	lsls	r2, r1, #12
 80018ee:	4084      	lsls	r4, r0
 80018f0:	0b12      	lsrs	r2, r2, #12
 80018f2:	e001      	b.n	80018f8 <__aeabi_ui2d+0x2c>
 80018f4:	2300      	movs	r3, #0
 80018f6:	2200      	movs	r2, #0
 80018f8:	051b      	lsls	r3, r3, #20
 80018fa:	4313      	orrs	r3, r2
 80018fc:	0020      	movs	r0, r4
 80018fe:	0019      	movs	r1, r3
 8001900:	bd10      	pop	{r4, pc}
 8001902:	0022      	movs	r2, r4
 8001904:	380b      	subs	r0, #11
 8001906:	4082      	lsls	r2, r0
 8001908:	0312      	lsls	r2, r2, #12
 800190a:	2400      	movs	r4, #0
 800190c:	0b12      	lsrs	r2, r2, #12
 800190e:	e7f3      	b.n	80018f8 <__aeabi_ui2d+0x2c>
 8001910:	0000041e 	.word	0x0000041e

08001914 <__aeabi_cdrcmple>:
 8001914:	4684      	mov	ip, r0
 8001916:	0010      	movs	r0, r2
 8001918:	4662      	mov	r2, ip
 800191a:	468c      	mov	ip, r1
 800191c:	0019      	movs	r1, r3
 800191e:	4663      	mov	r3, ip
 8001920:	e000      	b.n	8001924 <__aeabi_cdcmpeq>
 8001922:	46c0      	nop			@ (mov r8, r8)

08001924 <__aeabi_cdcmpeq>:
 8001924:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8001926:	f000 f905 	bl	8001b34 <__ledf2>
 800192a:	2800      	cmp	r0, #0
 800192c:	d401      	bmi.n	8001932 <__aeabi_cdcmpeq+0xe>
 800192e:	2100      	movs	r1, #0
 8001930:	42c8      	cmn	r0, r1
 8001932:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08001934 <__aeabi_dcmpeq>:
 8001934:	b510      	push	{r4, lr}
 8001936:	f000 f849 	bl	80019cc <__eqdf2>
 800193a:	4240      	negs	r0, r0
 800193c:	3001      	adds	r0, #1
 800193e:	bd10      	pop	{r4, pc}

08001940 <__aeabi_dcmplt>:
 8001940:	b510      	push	{r4, lr}
 8001942:	f000 f8f7 	bl	8001b34 <__ledf2>
 8001946:	2800      	cmp	r0, #0
 8001948:	db01      	blt.n	800194e <__aeabi_dcmplt+0xe>
 800194a:	2000      	movs	r0, #0
 800194c:	bd10      	pop	{r4, pc}
 800194e:	2001      	movs	r0, #1
 8001950:	bd10      	pop	{r4, pc}
 8001952:	46c0      	nop			@ (mov r8, r8)

08001954 <__aeabi_dcmple>:
 8001954:	b510      	push	{r4, lr}
 8001956:	f000 f8ed 	bl	8001b34 <__ledf2>
 800195a:	2800      	cmp	r0, #0
 800195c:	dd01      	ble.n	8001962 <__aeabi_dcmple+0xe>
 800195e:	2000      	movs	r0, #0
 8001960:	bd10      	pop	{r4, pc}
 8001962:	2001      	movs	r0, #1
 8001964:	bd10      	pop	{r4, pc}
 8001966:	46c0      	nop			@ (mov r8, r8)

08001968 <__aeabi_dcmpgt>:
 8001968:	b510      	push	{r4, lr}
 800196a:	f000 f873 	bl	8001a54 <__gedf2>
 800196e:	2800      	cmp	r0, #0
 8001970:	dc01      	bgt.n	8001976 <__aeabi_dcmpgt+0xe>
 8001972:	2000      	movs	r0, #0
 8001974:	bd10      	pop	{r4, pc}
 8001976:	2001      	movs	r0, #1
 8001978:	bd10      	pop	{r4, pc}
 800197a:	46c0      	nop			@ (mov r8, r8)

0800197c <__aeabi_dcmpge>:
 800197c:	b510      	push	{r4, lr}
 800197e:	f000 f869 	bl	8001a54 <__gedf2>
 8001982:	2800      	cmp	r0, #0
 8001984:	da01      	bge.n	800198a <__aeabi_dcmpge+0xe>
 8001986:	2000      	movs	r0, #0
 8001988:	bd10      	pop	{r4, pc}
 800198a:	2001      	movs	r0, #1
 800198c:	bd10      	pop	{r4, pc}
 800198e:	46c0      	nop			@ (mov r8, r8)

08001990 <__clzsi2>:
 8001990:	211c      	movs	r1, #28
 8001992:	2301      	movs	r3, #1
 8001994:	041b      	lsls	r3, r3, #16
 8001996:	4298      	cmp	r0, r3
 8001998:	d301      	bcc.n	800199e <__clzsi2+0xe>
 800199a:	0c00      	lsrs	r0, r0, #16
 800199c:	3910      	subs	r1, #16
 800199e:	0a1b      	lsrs	r3, r3, #8
 80019a0:	4298      	cmp	r0, r3
 80019a2:	d301      	bcc.n	80019a8 <__clzsi2+0x18>
 80019a4:	0a00      	lsrs	r0, r0, #8
 80019a6:	3908      	subs	r1, #8
 80019a8:	091b      	lsrs	r3, r3, #4
 80019aa:	4298      	cmp	r0, r3
 80019ac:	d301      	bcc.n	80019b2 <__clzsi2+0x22>
 80019ae:	0900      	lsrs	r0, r0, #4
 80019b0:	3904      	subs	r1, #4
 80019b2:	a202      	add	r2, pc, #8	@ (adr r2, 80019bc <__clzsi2+0x2c>)
 80019b4:	5c10      	ldrb	r0, [r2, r0]
 80019b6:	1840      	adds	r0, r0, r1
 80019b8:	4770      	bx	lr
 80019ba:	46c0      	nop			@ (mov r8, r8)
 80019bc:	02020304 	.word	0x02020304
 80019c0:	01010101 	.word	0x01010101
	...

080019cc <__eqdf2>:
 80019cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019ce:	4657      	mov	r7, sl
 80019d0:	46de      	mov	lr, fp
 80019d2:	464e      	mov	r6, r9
 80019d4:	4645      	mov	r5, r8
 80019d6:	b5e0      	push	{r5, r6, r7, lr}
 80019d8:	000d      	movs	r5, r1
 80019da:	0004      	movs	r4, r0
 80019dc:	0fe8      	lsrs	r0, r5, #31
 80019de:	4683      	mov	fp, r0
 80019e0:	0309      	lsls	r1, r1, #12
 80019e2:	0fd8      	lsrs	r0, r3, #31
 80019e4:	0b09      	lsrs	r1, r1, #12
 80019e6:	4682      	mov	sl, r0
 80019e8:	4819      	ldr	r0, [pc, #100]	@ (8001a50 <__eqdf2+0x84>)
 80019ea:	468c      	mov	ip, r1
 80019ec:	031f      	lsls	r7, r3, #12
 80019ee:	0069      	lsls	r1, r5, #1
 80019f0:	005e      	lsls	r6, r3, #1
 80019f2:	0d49      	lsrs	r1, r1, #21
 80019f4:	0b3f      	lsrs	r7, r7, #12
 80019f6:	0d76      	lsrs	r6, r6, #21
 80019f8:	4281      	cmp	r1, r0
 80019fa:	d018      	beq.n	8001a2e <__eqdf2+0x62>
 80019fc:	4286      	cmp	r6, r0
 80019fe:	d00f      	beq.n	8001a20 <__eqdf2+0x54>
 8001a00:	2001      	movs	r0, #1
 8001a02:	42b1      	cmp	r1, r6
 8001a04:	d10d      	bne.n	8001a22 <__eqdf2+0x56>
 8001a06:	45bc      	cmp	ip, r7
 8001a08:	d10b      	bne.n	8001a22 <__eqdf2+0x56>
 8001a0a:	4294      	cmp	r4, r2
 8001a0c:	d109      	bne.n	8001a22 <__eqdf2+0x56>
 8001a0e:	45d3      	cmp	fp, sl
 8001a10:	d01c      	beq.n	8001a4c <__eqdf2+0x80>
 8001a12:	2900      	cmp	r1, #0
 8001a14:	d105      	bne.n	8001a22 <__eqdf2+0x56>
 8001a16:	4660      	mov	r0, ip
 8001a18:	4320      	orrs	r0, r4
 8001a1a:	1e43      	subs	r3, r0, #1
 8001a1c:	4198      	sbcs	r0, r3
 8001a1e:	e000      	b.n	8001a22 <__eqdf2+0x56>
 8001a20:	2001      	movs	r0, #1
 8001a22:	bcf0      	pop	{r4, r5, r6, r7}
 8001a24:	46bb      	mov	fp, r7
 8001a26:	46b2      	mov	sl, r6
 8001a28:	46a9      	mov	r9, r5
 8001a2a:	46a0      	mov	r8, r4
 8001a2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a2e:	2001      	movs	r0, #1
 8001a30:	428e      	cmp	r6, r1
 8001a32:	d1f6      	bne.n	8001a22 <__eqdf2+0x56>
 8001a34:	4661      	mov	r1, ip
 8001a36:	4339      	orrs	r1, r7
 8001a38:	000f      	movs	r7, r1
 8001a3a:	4317      	orrs	r7, r2
 8001a3c:	4327      	orrs	r7, r4
 8001a3e:	d1f0      	bne.n	8001a22 <__eqdf2+0x56>
 8001a40:	465b      	mov	r3, fp
 8001a42:	4652      	mov	r2, sl
 8001a44:	1a98      	subs	r0, r3, r2
 8001a46:	1e43      	subs	r3, r0, #1
 8001a48:	4198      	sbcs	r0, r3
 8001a4a:	e7ea      	b.n	8001a22 <__eqdf2+0x56>
 8001a4c:	2000      	movs	r0, #0
 8001a4e:	e7e8      	b.n	8001a22 <__eqdf2+0x56>
 8001a50:	000007ff 	.word	0x000007ff

08001a54 <__gedf2>:
 8001a54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a56:	4657      	mov	r7, sl
 8001a58:	464e      	mov	r6, r9
 8001a5a:	4645      	mov	r5, r8
 8001a5c:	46de      	mov	lr, fp
 8001a5e:	b5e0      	push	{r5, r6, r7, lr}
 8001a60:	000d      	movs	r5, r1
 8001a62:	030e      	lsls	r6, r1, #12
 8001a64:	0049      	lsls	r1, r1, #1
 8001a66:	0d49      	lsrs	r1, r1, #21
 8001a68:	468a      	mov	sl, r1
 8001a6a:	0fdf      	lsrs	r7, r3, #31
 8001a6c:	0fe9      	lsrs	r1, r5, #31
 8001a6e:	46bc      	mov	ip, r7
 8001a70:	b083      	sub	sp, #12
 8001a72:	4f2f      	ldr	r7, [pc, #188]	@ (8001b30 <__gedf2+0xdc>)
 8001a74:	0004      	movs	r4, r0
 8001a76:	4680      	mov	r8, r0
 8001a78:	9101      	str	r1, [sp, #4]
 8001a7a:	0058      	lsls	r0, r3, #1
 8001a7c:	0319      	lsls	r1, r3, #12
 8001a7e:	4691      	mov	r9, r2
 8001a80:	0b36      	lsrs	r6, r6, #12
 8001a82:	0b09      	lsrs	r1, r1, #12
 8001a84:	0d40      	lsrs	r0, r0, #21
 8001a86:	45ba      	cmp	sl, r7
 8001a88:	d01d      	beq.n	8001ac6 <__gedf2+0x72>
 8001a8a:	42b8      	cmp	r0, r7
 8001a8c:	d00d      	beq.n	8001aaa <__gedf2+0x56>
 8001a8e:	4657      	mov	r7, sl
 8001a90:	2f00      	cmp	r7, #0
 8001a92:	d12a      	bne.n	8001aea <__gedf2+0x96>
 8001a94:	4334      	orrs	r4, r6
 8001a96:	2800      	cmp	r0, #0
 8001a98:	d124      	bne.n	8001ae4 <__gedf2+0x90>
 8001a9a:	430a      	orrs	r2, r1
 8001a9c:	d036      	beq.n	8001b0c <__gedf2+0xb8>
 8001a9e:	2c00      	cmp	r4, #0
 8001aa0:	d141      	bne.n	8001b26 <__gedf2+0xd2>
 8001aa2:	4663      	mov	r3, ip
 8001aa4:	0058      	lsls	r0, r3, #1
 8001aa6:	3801      	subs	r0, #1
 8001aa8:	e015      	b.n	8001ad6 <__gedf2+0x82>
 8001aaa:	4311      	orrs	r1, r2
 8001aac:	d138      	bne.n	8001b20 <__gedf2+0xcc>
 8001aae:	4653      	mov	r3, sl
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d101      	bne.n	8001ab8 <__gedf2+0x64>
 8001ab4:	4326      	orrs	r6, r4
 8001ab6:	d0f4      	beq.n	8001aa2 <__gedf2+0x4e>
 8001ab8:	9b01      	ldr	r3, [sp, #4]
 8001aba:	4563      	cmp	r3, ip
 8001abc:	d107      	bne.n	8001ace <__gedf2+0x7a>
 8001abe:	9b01      	ldr	r3, [sp, #4]
 8001ac0:	0058      	lsls	r0, r3, #1
 8001ac2:	3801      	subs	r0, #1
 8001ac4:	e007      	b.n	8001ad6 <__gedf2+0x82>
 8001ac6:	4326      	orrs	r6, r4
 8001ac8:	d12a      	bne.n	8001b20 <__gedf2+0xcc>
 8001aca:	4550      	cmp	r0, sl
 8001acc:	d021      	beq.n	8001b12 <__gedf2+0xbe>
 8001ace:	2001      	movs	r0, #1
 8001ad0:	9b01      	ldr	r3, [sp, #4]
 8001ad2:	425f      	negs	r7, r3
 8001ad4:	4338      	orrs	r0, r7
 8001ad6:	b003      	add	sp, #12
 8001ad8:	bcf0      	pop	{r4, r5, r6, r7}
 8001ada:	46bb      	mov	fp, r7
 8001adc:	46b2      	mov	sl, r6
 8001ade:	46a9      	mov	r9, r5
 8001ae0:	46a0      	mov	r8, r4
 8001ae2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ae4:	2c00      	cmp	r4, #0
 8001ae6:	d0dc      	beq.n	8001aa2 <__gedf2+0x4e>
 8001ae8:	e7e6      	b.n	8001ab8 <__gedf2+0x64>
 8001aea:	2800      	cmp	r0, #0
 8001aec:	d0ef      	beq.n	8001ace <__gedf2+0x7a>
 8001aee:	9b01      	ldr	r3, [sp, #4]
 8001af0:	4563      	cmp	r3, ip
 8001af2:	d1ec      	bne.n	8001ace <__gedf2+0x7a>
 8001af4:	4582      	cmp	sl, r0
 8001af6:	dcea      	bgt.n	8001ace <__gedf2+0x7a>
 8001af8:	dbe1      	blt.n	8001abe <__gedf2+0x6a>
 8001afa:	428e      	cmp	r6, r1
 8001afc:	d8e7      	bhi.n	8001ace <__gedf2+0x7a>
 8001afe:	d1de      	bne.n	8001abe <__gedf2+0x6a>
 8001b00:	45c8      	cmp	r8, r9
 8001b02:	d8e4      	bhi.n	8001ace <__gedf2+0x7a>
 8001b04:	2000      	movs	r0, #0
 8001b06:	45c8      	cmp	r8, r9
 8001b08:	d2e5      	bcs.n	8001ad6 <__gedf2+0x82>
 8001b0a:	e7d8      	b.n	8001abe <__gedf2+0x6a>
 8001b0c:	2c00      	cmp	r4, #0
 8001b0e:	d0e2      	beq.n	8001ad6 <__gedf2+0x82>
 8001b10:	e7dd      	b.n	8001ace <__gedf2+0x7a>
 8001b12:	4311      	orrs	r1, r2
 8001b14:	d104      	bne.n	8001b20 <__gedf2+0xcc>
 8001b16:	9b01      	ldr	r3, [sp, #4]
 8001b18:	4563      	cmp	r3, ip
 8001b1a:	d1d8      	bne.n	8001ace <__gedf2+0x7a>
 8001b1c:	2000      	movs	r0, #0
 8001b1e:	e7da      	b.n	8001ad6 <__gedf2+0x82>
 8001b20:	2002      	movs	r0, #2
 8001b22:	4240      	negs	r0, r0
 8001b24:	e7d7      	b.n	8001ad6 <__gedf2+0x82>
 8001b26:	9b01      	ldr	r3, [sp, #4]
 8001b28:	4563      	cmp	r3, ip
 8001b2a:	d0e6      	beq.n	8001afa <__gedf2+0xa6>
 8001b2c:	e7cf      	b.n	8001ace <__gedf2+0x7a>
 8001b2e:	46c0      	nop			@ (mov r8, r8)
 8001b30:	000007ff 	.word	0x000007ff

08001b34 <__ledf2>:
 8001b34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b36:	4657      	mov	r7, sl
 8001b38:	464e      	mov	r6, r9
 8001b3a:	4645      	mov	r5, r8
 8001b3c:	46de      	mov	lr, fp
 8001b3e:	b5e0      	push	{r5, r6, r7, lr}
 8001b40:	000d      	movs	r5, r1
 8001b42:	030e      	lsls	r6, r1, #12
 8001b44:	0049      	lsls	r1, r1, #1
 8001b46:	0d49      	lsrs	r1, r1, #21
 8001b48:	468a      	mov	sl, r1
 8001b4a:	0fdf      	lsrs	r7, r3, #31
 8001b4c:	0fe9      	lsrs	r1, r5, #31
 8001b4e:	46bc      	mov	ip, r7
 8001b50:	b083      	sub	sp, #12
 8001b52:	4f2e      	ldr	r7, [pc, #184]	@ (8001c0c <__ledf2+0xd8>)
 8001b54:	0004      	movs	r4, r0
 8001b56:	4680      	mov	r8, r0
 8001b58:	9101      	str	r1, [sp, #4]
 8001b5a:	0058      	lsls	r0, r3, #1
 8001b5c:	0319      	lsls	r1, r3, #12
 8001b5e:	4691      	mov	r9, r2
 8001b60:	0b36      	lsrs	r6, r6, #12
 8001b62:	0b09      	lsrs	r1, r1, #12
 8001b64:	0d40      	lsrs	r0, r0, #21
 8001b66:	45ba      	cmp	sl, r7
 8001b68:	d01e      	beq.n	8001ba8 <__ledf2+0x74>
 8001b6a:	42b8      	cmp	r0, r7
 8001b6c:	d00d      	beq.n	8001b8a <__ledf2+0x56>
 8001b6e:	4657      	mov	r7, sl
 8001b70:	2f00      	cmp	r7, #0
 8001b72:	d127      	bne.n	8001bc4 <__ledf2+0x90>
 8001b74:	4334      	orrs	r4, r6
 8001b76:	2800      	cmp	r0, #0
 8001b78:	d133      	bne.n	8001be2 <__ledf2+0xae>
 8001b7a:	430a      	orrs	r2, r1
 8001b7c:	d034      	beq.n	8001be8 <__ledf2+0xb4>
 8001b7e:	2c00      	cmp	r4, #0
 8001b80:	d140      	bne.n	8001c04 <__ledf2+0xd0>
 8001b82:	4663      	mov	r3, ip
 8001b84:	0058      	lsls	r0, r3, #1
 8001b86:	3801      	subs	r0, #1
 8001b88:	e015      	b.n	8001bb6 <__ledf2+0x82>
 8001b8a:	4311      	orrs	r1, r2
 8001b8c:	d112      	bne.n	8001bb4 <__ledf2+0x80>
 8001b8e:	4653      	mov	r3, sl
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d101      	bne.n	8001b98 <__ledf2+0x64>
 8001b94:	4326      	orrs	r6, r4
 8001b96:	d0f4      	beq.n	8001b82 <__ledf2+0x4e>
 8001b98:	9b01      	ldr	r3, [sp, #4]
 8001b9a:	4563      	cmp	r3, ip
 8001b9c:	d01d      	beq.n	8001bda <__ledf2+0xa6>
 8001b9e:	2001      	movs	r0, #1
 8001ba0:	9b01      	ldr	r3, [sp, #4]
 8001ba2:	425f      	negs	r7, r3
 8001ba4:	4338      	orrs	r0, r7
 8001ba6:	e006      	b.n	8001bb6 <__ledf2+0x82>
 8001ba8:	4326      	orrs	r6, r4
 8001baa:	d103      	bne.n	8001bb4 <__ledf2+0x80>
 8001bac:	4550      	cmp	r0, sl
 8001bae:	d1f6      	bne.n	8001b9e <__ledf2+0x6a>
 8001bb0:	4311      	orrs	r1, r2
 8001bb2:	d01c      	beq.n	8001bee <__ledf2+0xba>
 8001bb4:	2002      	movs	r0, #2
 8001bb6:	b003      	add	sp, #12
 8001bb8:	bcf0      	pop	{r4, r5, r6, r7}
 8001bba:	46bb      	mov	fp, r7
 8001bbc:	46b2      	mov	sl, r6
 8001bbe:	46a9      	mov	r9, r5
 8001bc0:	46a0      	mov	r8, r4
 8001bc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bc4:	2800      	cmp	r0, #0
 8001bc6:	d0ea      	beq.n	8001b9e <__ledf2+0x6a>
 8001bc8:	9b01      	ldr	r3, [sp, #4]
 8001bca:	4563      	cmp	r3, ip
 8001bcc:	d1e7      	bne.n	8001b9e <__ledf2+0x6a>
 8001bce:	4582      	cmp	sl, r0
 8001bd0:	dce5      	bgt.n	8001b9e <__ledf2+0x6a>
 8001bd2:	db02      	blt.n	8001bda <__ledf2+0xa6>
 8001bd4:	428e      	cmp	r6, r1
 8001bd6:	d8e2      	bhi.n	8001b9e <__ledf2+0x6a>
 8001bd8:	d00e      	beq.n	8001bf8 <__ledf2+0xc4>
 8001bda:	9b01      	ldr	r3, [sp, #4]
 8001bdc:	0058      	lsls	r0, r3, #1
 8001bde:	3801      	subs	r0, #1
 8001be0:	e7e9      	b.n	8001bb6 <__ledf2+0x82>
 8001be2:	2c00      	cmp	r4, #0
 8001be4:	d0cd      	beq.n	8001b82 <__ledf2+0x4e>
 8001be6:	e7d7      	b.n	8001b98 <__ledf2+0x64>
 8001be8:	2c00      	cmp	r4, #0
 8001bea:	d0e4      	beq.n	8001bb6 <__ledf2+0x82>
 8001bec:	e7d7      	b.n	8001b9e <__ledf2+0x6a>
 8001bee:	9b01      	ldr	r3, [sp, #4]
 8001bf0:	2000      	movs	r0, #0
 8001bf2:	4563      	cmp	r3, ip
 8001bf4:	d0df      	beq.n	8001bb6 <__ledf2+0x82>
 8001bf6:	e7d2      	b.n	8001b9e <__ledf2+0x6a>
 8001bf8:	45c8      	cmp	r8, r9
 8001bfa:	d8d0      	bhi.n	8001b9e <__ledf2+0x6a>
 8001bfc:	2000      	movs	r0, #0
 8001bfe:	45c8      	cmp	r8, r9
 8001c00:	d2d9      	bcs.n	8001bb6 <__ledf2+0x82>
 8001c02:	e7ea      	b.n	8001bda <__ledf2+0xa6>
 8001c04:	9b01      	ldr	r3, [sp, #4]
 8001c06:	4563      	cmp	r3, ip
 8001c08:	d0e4      	beq.n	8001bd4 <__ledf2+0xa0>
 8001c0a:	e7c8      	b.n	8001b9e <__ledf2+0x6a>
 8001c0c:	000007ff 	.word	0x000007ff

08001c10 <line_following_loop>:
	left_turn_amount = 0;
	right_turn_amount = 0;
	lap_count = 0;
}

void line_following_loop(TIM_HandleTypeDef *htim) {
 8001c10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c12:	b085      	sub	sp, #20
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
	if (!moving_forward) {
 8001c18:	4bba      	ldr	r3, [pc, #744]	@ (8001f04 <line_following_loop+0x2f4>)
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d10c      	bne.n	8001c3a <line_following_loop+0x2a>
		if (currently_moving) {
 8001c20:	4bb9      	ldr	r3, [pc, #740]	@ (8001f08 <line_following_loop+0x2f8>)
 8001c22:	781b      	ldrb	r3, [r3, #0]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d100      	bne.n	8001c2a <line_following_loop+0x1a>
 8001c28:	e165      	b.n	8001ef6 <line_following_loop+0x2e6>
			stop_motors(htim);
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	0018      	movs	r0, r3
 8001c2e:	f001 f931 	bl	8002e94 <stop_motors>
			currently_moving = false;
 8001c32:	4bb5      	ldr	r3, [pc, #724]	@ (8001f08 <line_following_loop+0x2f8>)
 8001c34:	2200      	movs	r2, #0
 8001c36:	701a      	strb	r2, [r3, #0]
		}
		return;
 8001c38:	e15d      	b.n	8001ef6 <line_following_loop+0x2e6>
	}
	if (object_in_path) {
 8001c3a:	4bb4      	ldr	r3, [pc, #720]	@ (8001f0c <line_following_loop+0x2fc>)
 8001c3c:	781b      	ldrb	r3, [r3, #0]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d00c      	beq.n	8001c5c <line_following_loop+0x4c>
		if (currently_moving) {
 8001c42:	4bb1      	ldr	r3, [pc, #708]	@ (8001f08 <line_following_loop+0x2f8>)
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d100      	bne.n	8001c4c <line_following_loop+0x3c>
 8001c4a:	e156      	b.n	8001efa <line_following_loop+0x2ea>
			stop_motors(htim);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	0018      	movs	r0, r3
 8001c50:	f001 f920 	bl	8002e94 <stop_motors>
			currently_moving = false;
 8001c54:	4bac      	ldr	r3, [pc, #688]	@ (8001f08 <line_following_loop+0x2f8>)
 8001c56:	2200      	movs	r2, #0
 8001c58:	701a      	strb	r2, [r3, #0]
		}
		return;
 8001c5a:	e14e      	b.n	8001efa <line_following_loop+0x2ea>
	}
	if (!currently_moving) {
 8001c5c:	4baa      	ldr	r3, [pc, #680]	@ (8001f08 <line_following_loop+0x2f8>)
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	2201      	movs	r2, #1
 8001c62:	4053      	eors	r3, r2
 8001c64:	b2db      	uxtb	r3, r3
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d006      	beq.n	8001c78 <line_following_loop+0x68>
		move_forwards(htim);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	0018      	movs	r0, r3
 8001c6e:	f001 f891 	bl	8002d94 <move_forwards>
		currently_moving = true;
 8001c72:	4ba5      	ldr	r3, [pc, #660]	@ (8001f08 <line_following_loop+0x2f8>)
 8001c74:	2201      	movs	r2, #1
 8001c76:	701a      	strb	r2, [r3, #0]
	}
	// Read initial IR sensor values
	taskENTER_CRITICAL();// disable interrupts
 8001c78:	f008 f8da 	bl	8009e30 <vPortEnterCritical>
	GPIO_PinState left_val = HAL_GPIO_ReadPin(LEFT_SENSOR_PORT,
 8001c7c:	250f      	movs	r5, #15
 8001c7e:	197c      	adds	r4, r7, r5
 8001c80:	4ba3      	ldr	r3, [pc, #652]	@ (8001f10 <line_following_loop+0x300>)
 8001c82:	2110      	movs	r1, #16
 8001c84:	0018      	movs	r0, r3
 8001c86:	f002 fcb7 	bl	80045f8 <HAL_GPIO_ReadPin>
 8001c8a:	0003      	movs	r3, r0
 8001c8c:	7023      	strb	r3, [r4, #0]
	LEFT_SENSOR_PIN);
	GPIO_PinState right_val = HAL_GPIO_ReadPin(RIGHT_SENSOR_PORT,
 8001c8e:	260e      	movs	r6, #14
 8001c90:	19bc      	adds	r4, r7, r6
 8001c92:	2380      	movs	r3, #128	@ 0x80
 8001c94:	00da      	lsls	r2, r3, #3
 8001c96:	2390      	movs	r3, #144	@ 0x90
 8001c98:	05db      	lsls	r3, r3, #23
 8001c9a:	0011      	movs	r1, r2
 8001c9c:	0018      	movs	r0, r3
 8001c9e:	f002 fcab 	bl	80045f8 <HAL_GPIO_ReadPin>
 8001ca2:	0003      	movs	r3, r0
 8001ca4:	7023      	strb	r3, [r4, #0]
	RIGHT_SENSOR_PIN);
	GPIO_PinState middle_val = HAL_GPIO_ReadPin(MIDDLE_SENSOR_PORT,
 8001ca6:	230d      	movs	r3, #13
 8001ca8:	18fc      	adds	r4, r7, r3
 8001caa:	2380      	movs	r3, #128	@ 0x80
 8001cac:	00db      	lsls	r3, r3, #3
 8001cae:	4a98      	ldr	r2, [pc, #608]	@ (8001f10 <line_following_loop+0x300>)
 8001cb0:	0019      	movs	r1, r3
 8001cb2:	0010      	movs	r0, r2
 8001cb4:	f002 fca0 	bl	80045f8 <HAL_GPIO_ReadPin>
 8001cb8:	0003      	movs	r3, r0
 8001cba:	7023      	strb	r3, [r4, #0]
	MIDDLE_SENSOR_PIN);

	if (left_val == GPIO_PIN_SET && right_val == GPIO_PIN_SET
 8001cbc:	197b      	adds	r3, r7, r5
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d13b      	bne.n	8001d3c <line_following_loop+0x12c>
 8001cc4:	19bb      	adds	r3, r7, r6
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	2b01      	cmp	r3, #1
 8001cca:	d137      	bne.n	8001d3c <line_following_loop+0x12c>
			&& middle_val == GPIO_PIN_SET) {
 8001ccc:	230d      	movs	r3, #13
 8001cce:	18fb      	adds	r3, r7, r3
 8001cd0:	781b      	ldrb	r3, [r3, #0]
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d132      	bne.n	8001d3c <line_following_loop+0x12c>
		// Black Black Black - buggy on track so move forwards
//		move_forwards(htim);
		lap_finished = false;
 8001cd6:	4b8f      	ldr	r3, [pc, #572]	@ (8001f14 <line_following_loop+0x304>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	701a      	strb	r2, [r3, #0]
		last_turn_direction = FORWARD;
 8001cdc:	4b8e      	ldr	r3, [pc, #568]	@ (8001f18 <line_following_loop+0x308>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	701a      	strb	r2, [r3, #0]
		if (left_turn_amount < left_veer_decay) {
 8001ce2:	4b8e      	ldr	r3, [pc, #568]	@ (8001f1c <line_following_loop+0x30c>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	2b27      	cmp	r3, #39	@ 0x27
 8001ce8:	dc03      	bgt.n	8001cf2 <line_following_loop+0xe2>
			left_turn_amount = 0;
 8001cea:	4b8c      	ldr	r3, [pc, #560]	@ (8001f1c <line_following_loop+0x30c>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	601a      	str	r2, [r3, #0]
 8001cf0:	e00d      	b.n	8001d0e <line_following_loop+0xfe>
		} else {
			left_turn_amount -= left_veer_decay;
 8001cf2:	4b8a      	ldr	r3, [pc, #552]	@ (8001f1c <line_following_loop+0x30c>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	3b28      	subs	r3, #40	@ 0x28
 8001cf8:	001a      	movs	r2, r3
 8001cfa:	4b88      	ldr	r3, [pc, #544]	@ (8001f1c <line_following_loop+0x30c>)
 8001cfc:	601a      	str	r2, [r3, #0]
			veer_left(htim, left_turn_amount);
 8001cfe:	4b87      	ldr	r3, [pc, #540]	@ (8001f1c <line_following_loop+0x30c>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	b29a      	uxth	r2, r3
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	0011      	movs	r1, r2
 8001d08:	0018      	movs	r0, r3
 8001d0a:	f001 f863 	bl	8002dd4 <veer_left>
		}
		if (right_turn_amount < right_veer_decay) {
 8001d0e:	4b84      	ldr	r3, [pc, #528]	@ (8001f20 <line_following_loop+0x310>)
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	2b27      	cmp	r3, #39	@ 0x27
 8001d14:	dc03      	bgt.n	8001d1e <line_following_loop+0x10e>
			right_turn_amount = 0;
 8001d16:	4b82      	ldr	r3, [pc, #520]	@ (8001f20 <line_following_loop+0x310>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	601a      	str	r2, [r3, #0]
		if (right_turn_amount < right_veer_decay) {
 8001d1c:	e0e8      	b.n	8001ef0 <line_following_loop+0x2e0>
		} else {
			right_turn_amount -= right_veer_decay;
 8001d1e:	4b80      	ldr	r3, [pc, #512]	@ (8001f20 <line_following_loop+0x310>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	3b28      	subs	r3, #40	@ 0x28
 8001d24:	001a      	movs	r2, r3
 8001d26:	4b7e      	ldr	r3, [pc, #504]	@ (8001f20 <line_following_loop+0x310>)
 8001d28:	601a      	str	r2, [r3, #0]
			veer_right(htim, right_turn_amount);
 8001d2a:	4b7d      	ldr	r3, [pc, #500]	@ (8001f20 <line_following_loop+0x310>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	b29a      	uxth	r2, r3
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	0011      	movs	r1, r2
 8001d34:	0018      	movs	r0, r3
 8001d36:	f001 f87d 	bl	8002e34 <veer_right>
		if (right_turn_amount < right_veer_decay) {
 8001d3a:	e0d9      	b.n	8001ef0 <line_following_loop+0x2e0>
		}
	} else if (left_val == GPIO_PIN_RESET && right_val == GPIO_PIN_SET
 8001d3c:	230f      	movs	r3, #15
 8001d3e:	18fb      	adds	r3, r7, r3
 8001d40:	781b      	ldrb	r3, [r3, #0]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d127      	bne.n	8001d96 <line_following_loop+0x186>
 8001d46:	230e      	movs	r3, #14
 8001d48:	18fb      	adds	r3, r7, r3
 8001d4a:	781b      	ldrb	r3, [r3, #0]
 8001d4c:	2b01      	cmp	r3, #1
 8001d4e:	d122      	bne.n	8001d96 <line_following_loop+0x186>
			&& middle_val == GPIO_PIN_SET) {
 8001d50:	230d      	movs	r3, #13
 8001d52:	18fb      	adds	r3, r7, r3
 8001d54:	781b      	ldrb	r3, [r3, #0]
 8001d56:	2b01      	cmp	r3, #1
 8001d58:	d11d      	bne.n	8001d96 <line_following_loop+0x186>
		// White Black Black - buggy is veering left slightly
		left_turn_amount = 0;
 8001d5a:	4b70      	ldr	r3, [pc, #448]	@ (8001f1c <line_following_loop+0x30c>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	601a      	str	r2, [r3, #0]
		right_turn_amount += right_slight_veer_step;
 8001d60:	4b6f      	ldr	r3, [pc, #444]	@ (8001f20 <line_following_loop+0x310>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	1d5a      	adds	r2, r3, #5
 8001d66:	4b6e      	ldr	r3, [pc, #440]	@ (8001f20 <line_following_loop+0x310>)
 8001d68:	601a      	str	r2, [r3, #0]
		if (right_turn_amount > FORWARDS_RIGHT_MOTOR_SPEED) {
 8001d6a:	4b6d      	ldr	r3, [pc, #436]	@ (8001f20 <line_following_loop+0x310>)
 8001d6c:	681a      	ldr	r2, [r3, #0]
 8001d6e:	23c8      	movs	r3, #200	@ 0xc8
 8001d70:	005b      	lsls	r3, r3, #1
 8001d72:	429a      	cmp	r2, r3
 8001d74:	dd03      	ble.n	8001d7e <line_following_loop+0x16e>
			right_turn_amount = FORWARDS_RIGHT_MOTOR_SPEED;
 8001d76:	4b6a      	ldr	r3, [pc, #424]	@ (8001f20 <line_following_loop+0x310>)
 8001d78:	22c8      	movs	r2, #200	@ 0xc8
 8001d7a:	0052      	lsls	r2, r2, #1
 8001d7c:	601a      	str	r2, [r3, #0]
		}
		veer_right(htim, right_turn_amount);
 8001d7e:	4b68      	ldr	r3, [pc, #416]	@ (8001f20 <line_following_loop+0x310>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	b29a      	uxth	r2, r3
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	0011      	movs	r1, r2
 8001d88:	0018      	movs	r0, r3
 8001d8a:	f001 f853 	bl	8002e34 <veer_right>
		last_turn_direction = RIGHT;
 8001d8e:	4b62      	ldr	r3, [pc, #392]	@ (8001f18 <line_following_loop+0x308>)
 8001d90:	2202      	movs	r2, #2
 8001d92:	701a      	strb	r2, [r3, #0]
 8001d94:	e0ac      	b.n	8001ef0 <line_following_loop+0x2e0>
	} else if (left_val == GPIO_PIN_RESET && right_val == GPIO_PIN_SET
 8001d96:	230f      	movs	r3, #15
 8001d98:	18fb      	adds	r3, r7, r3
 8001d9a:	781b      	ldrb	r3, [r3, #0]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d131      	bne.n	8001e04 <line_following_loop+0x1f4>
 8001da0:	230e      	movs	r3, #14
 8001da2:	18fb      	adds	r3, r7, r3
 8001da4:	781b      	ldrb	r3, [r3, #0]
 8001da6:	2b01      	cmp	r3, #1
 8001da8:	d12c      	bne.n	8001e04 <line_following_loop+0x1f4>
			&& middle_val == GPIO_PIN_RESET) {
 8001daa:	230d      	movs	r3, #13
 8001dac:	18fb      	adds	r3, r7, r3
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d127      	bne.n	8001e04 <line_following_loop+0x1f4>
		// White White Black - buggy may be veering left strongly or finished a lap
		if (last_turn_direction == RIGHT) {
 8001db4:	4b58      	ldr	r3, [pc, #352]	@ (8001f18 <line_following_loop+0x308>)
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	2b02      	cmp	r3, #2
 8001dba:	d11b      	bne.n	8001df4 <line_following_loop+0x1e4>
			left_turn_amount = 0;
 8001dbc:	4b57      	ldr	r3, [pc, #348]	@ (8001f1c <line_following_loop+0x30c>)
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	601a      	str	r2, [r3, #0]
			right_turn_amount += right_strong_veer_step;
 8001dc2:	4b57      	ldr	r3, [pc, #348]	@ (8001f20 <line_following_loop+0x310>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	3319      	adds	r3, #25
 8001dc8:	001a      	movs	r2, r3
 8001dca:	4b55      	ldr	r3, [pc, #340]	@ (8001f20 <line_following_loop+0x310>)
 8001dcc:	601a      	str	r2, [r3, #0]
			if (right_turn_amount > FORWARDS_RIGHT_MOTOR_SPEED) {
 8001dce:	4b54      	ldr	r3, [pc, #336]	@ (8001f20 <line_following_loop+0x310>)
 8001dd0:	681a      	ldr	r2, [r3, #0]
 8001dd2:	23c8      	movs	r3, #200	@ 0xc8
 8001dd4:	005b      	lsls	r3, r3, #1
 8001dd6:	429a      	cmp	r2, r3
 8001dd8:	dd03      	ble.n	8001de2 <line_following_loop+0x1d2>
				right_turn_amount = FORWARDS_RIGHT_MOTOR_SPEED;
 8001dda:	4b51      	ldr	r3, [pc, #324]	@ (8001f20 <line_following_loop+0x310>)
 8001ddc:	22c8      	movs	r2, #200	@ 0xc8
 8001dde:	0052      	lsls	r2, r2, #1
 8001de0:	601a      	str	r2, [r3, #0]
			}
			veer_right(htim, right_turn_amount);
 8001de2:	4b4f      	ldr	r3, [pc, #316]	@ (8001f20 <line_following_loop+0x310>)
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	b29a      	uxth	r2, r3
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	0011      	movs	r1, r2
 8001dec:	0018      	movs	r0, r3
 8001dee:	f001 f821 	bl	8002e34 <veer_right>
		if (last_turn_direction == RIGHT) {
 8001df2:	e07c      	b.n	8001eee <line_following_loop+0x2de>
		} else if (last_turn_direction == FORWARD) {
 8001df4:	4b48      	ldr	r3, [pc, #288]	@ (8001f18 <line_following_loop+0x308>)
 8001df6:	781b      	ldrb	r3, [r3, #0]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d000      	beq.n	8001dfe <line_following_loop+0x1ee>
 8001dfc:	e077      	b.n	8001eee <line_following_loop+0x2de>
			lap_passed();
 8001dfe:	f000 f891 	bl	8001f24 <lap_passed>
		if (last_turn_direction == RIGHT) {
 8001e02:	e074      	b.n	8001eee <line_following_loop+0x2de>
		}
	} else if (left_val == GPIO_PIN_RESET && right_val == GPIO_PIN_RESET
 8001e04:	230f      	movs	r3, #15
 8001e06:	18fb      	adds	r3, r7, r3
 8001e08:	781b      	ldrb	r3, [r3, #0]
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d10c      	bne.n	8001e28 <line_following_loop+0x218>
 8001e0e:	230e      	movs	r3, #14
 8001e10:	18fb      	adds	r3, r7, r3
 8001e12:	781b      	ldrb	r3, [r3, #0]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d107      	bne.n	8001e28 <line_following_loop+0x218>
			&& middle_val == GPIO_PIN_RESET) {
 8001e18:	230d      	movs	r3, #13
 8001e1a:	18fb      	adds	r3, r7, r3
 8001e1c:	781b      	ldrb	r3, [r3, #0]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d102      	bne.n	8001e28 <line_following_loop+0x218>
		// White White White - buggy should have finished a lap - do not reset turning
		lap_passed();
 8001e22:	f000 f87f 	bl	8001f24 <lap_passed>
 8001e26:	e063      	b.n	8001ef0 <line_following_loop+0x2e0>
	} else if (left_val == GPIO_PIN_SET && right_val == GPIO_PIN_RESET
 8001e28:	230f      	movs	r3, #15
 8001e2a:	18fb      	adds	r3, r7, r3
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	2b01      	cmp	r3, #1
 8001e30:	d127      	bne.n	8001e82 <line_following_loop+0x272>
 8001e32:	230e      	movs	r3, #14
 8001e34:	18fb      	adds	r3, r7, r3
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d122      	bne.n	8001e82 <line_following_loop+0x272>
			&& middle_val == GPIO_PIN_SET) {
 8001e3c:	230d      	movs	r3, #13
 8001e3e:	18fb      	adds	r3, r7, r3
 8001e40:	781b      	ldrb	r3, [r3, #0]
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d11d      	bne.n	8001e82 <line_following_loop+0x272>
		// Black Black White - buggy is veering right slightly
		right_turn_amount = 0;
 8001e46:	4b36      	ldr	r3, [pc, #216]	@ (8001f20 <line_following_loop+0x310>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	601a      	str	r2, [r3, #0]
		left_turn_amount += left_slight_veer_step;
 8001e4c:	4b33      	ldr	r3, [pc, #204]	@ (8001f1c <line_following_loop+0x30c>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	1d5a      	adds	r2, r3, #5
 8001e52:	4b32      	ldr	r3, [pc, #200]	@ (8001f1c <line_following_loop+0x30c>)
 8001e54:	601a      	str	r2, [r3, #0]
		if (left_turn_amount > FORWARDS_LEFT_MOTOR_SPEED) {
 8001e56:	4b31      	ldr	r3, [pc, #196]	@ (8001f1c <line_following_loop+0x30c>)
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	23c8      	movs	r3, #200	@ 0xc8
 8001e5c:	005b      	lsls	r3, r3, #1
 8001e5e:	429a      	cmp	r2, r3
 8001e60:	dd03      	ble.n	8001e6a <line_following_loop+0x25a>
			left_turn_amount = FORWARDS_LEFT_MOTOR_SPEED;
 8001e62:	4b2e      	ldr	r3, [pc, #184]	@ (8001f1c <line_following_loop+0x30c>)
 8001e64:	22c8      	movs	r2, #200	@ 0xc8
 8001e66:	0052      	lsls	r2, r2, #1
 8001e68:	601a      	str	r2, [r3, #0]
		}
		veer_left(htim, left_turn_amount);
 8001e6a:	4b2c      	ldr	r3, [pc, #176]	@ (8001f1c <line_following_loop+0x30c>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	b29a      	uxth	r2, r3
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	0011      	movs	r1, r2
 8001e74:	0018      	movs	r0, r3
 8001e76:	f000 ffad 	bl	8002dd4 <veer_left>
		last_turn_direction = LEFT;
 8001e7a:	4b27      	ldr	r3, [pc, #156]	@ (8001f18 <line_following_loop+0x308>)
 8001e7c:	2201      	movs	r2, #1
 8001e7e:	701a      	strb	r2, [r3, #0]
 8001e80:	e036      	b.n	8001ef0 <line_following_loop+0x2e0>
	} else if (left_val == GPIO_PIN_SET && right_val == GPIO_PIN_RESET
 8001e82:	230f      	movs	r3, #15
 8001e84:	18fb      	adds	r3, r7, r3
 8001e86:	781b      	ldrb	r3, [r3, #0]
 8001e88:	2b01      	cmp	r3, #1
 8001e8a:	d131      	bne.n	8001ef0 <line_following_loop+0x2e0>
 8001e8c:	230e      	movs	r3, #14
 8001e8e:	18fb      	adds	r3, r7, r3
 8001e90:	781b      	ldrb	r3, [r3, #0]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d12c      	bne.n	8001ef0 <line_following_loop+0x2e0>
			&& middle_val == GPIO_PIN_RESET) {
 8001e96:	230d      	movs	r3, #13
 8001e98:	18fb      	adds	r3, r7, r3
 8001e9a:	781b      	ldrb	r3, [r3, #0]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d127      	bne.n	8001ef0 <line_following_loop+0x2e0>
		// Black White White - buggy may be veering right strongly or finished a lap
		if (last_turn_direction == LEFT) {
 8001ea0:	4b1d      	ldr	r3, [pc, #116]	@ (8001f18 <line_following_loop+0x308>)
 8001ea2:	781b      	ldrb	r3, [r3, #0]
 8001ea4:	2b01      	cmp	r3, #1
 8001ea6:	d11b      	bne.n	8001ee0 <line_following_loop+0x2d0>
			right_turn_amount = 0;
 8001ea8:	4b1d      	ldr	r3, [pc, #116]	@ (8001f20 <line_following_loop+0x310>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	601a      	str	r2, [r3, #0]
			left_turn_amount += left_strong_veer_step;
 8001eae:	4b1b      	ldr	r3, [pc, #108]	@ (8001f1c <line_following_loop+0x30c>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	3319      	adds	r3, #25
 8001eb4:	001a      	movs	r2, r3
 8001eb6:	4b19      	ldr	r3, [pc, #100]	@ (8001f1c <line_following_loop+0x30c>)
 8001eb8:	601a      	str	r2, [r3, #0]
			if (left_turn_amount > FORWARDS_LEFT_MOTOR_SPEED) {
 8001eba:	4b18      	ldr	r3, [pc, #96]	@ (8001f1c <line_following_loop+0x30c>)
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	23c8      	movs	r3, #200	@ 0xc8
 8001ec0:	005b      	lsls	r3, r3, #1
 8001ec2:	429a      	cmp	r2, r3
 8001ec4:	dd03      	ble.n	8001ece <line_following_loop+0x2be>
				left_turn_amount = FORWARDS_LEFT_MOTOR_SPEED;
 8001ec6:	4b15      	ldr	r3, [pc, #84]	@ (8001f1c <line_following_loop+0x30c>)
 8001ec8:	22c8      	movs	r2, #200	@ 0xc8
 8001eca:	0052      	lsls	r2, r2, #1
 8001ecc:	601a      	str	r2, [r3, #0]
			}
			veer_left(htim, left_turn_amount);
 8001ece:	4b13      	ldr	r3, [pc, #76]	@ (8001f1c <line_following_loop+0x30c>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	b29a      	uxth	r2, r3
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	0011      	movs	r1, r2
 8001ed8:	0018      	movs	r0, r3
 8001eda:	f000 ff7b 	bl	8002dd4 <veer_left>
 8001ede:	e007      	b.n	8001ef0 <line_following_loop+0x2e0>
		} else if (last_turn_direction == FORWARD) {
 8001ee0:	4b0d      	ldr	r3, [pc, #52]	@ (8001f18 <line_following_loop+0x308>)
 8001ee2:	781b      	ldrb	r3, [r3, #0]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d103      	bne.n	8001ef0 <line_following_loop+0x2e0>
			lap_passed();
 8001ee8:	f000 f81c 	bl	8001f24 <lap_passed>
 8001eec:	e000      	b.n	8001ef0 <line_following_loop+0x2e0>
		if (last_turn_direction == RIGHT) {
 8001eee:	46c0      	nop			@ (mov r8, r8)
		}
	}
	taskEXIT_CRITICAL(); // enable interrupts
 8001ef0:	f007 ffb0 	bl	8009e54 <vPortExitCritical>
 8001ef4:	e002      	b.n	8001efc <line_following_loop+0x2ec>
		return;
 8001ef6:	46c0      	nop			@ (mov r8, r8)
 8001ef8:	e000      	b.n	8001efc <line_following_loop+0x2ec>
		return;
 8001efa:	46c0      	nop			@ (mov r8, r8)

}
 8001efc:	46bd      	mov	sp, r7
 8001efe:	b005      	add	sp, #20
 8001f00:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f02:	46c0      	nop			@ (mov r8, r8)
 8001f04:	2000022c 	.word	0x2000022c
 8001f08:	200000ac 	.word	0x200000ac
 8001f0c:	2000022d 	.word	0x2000022d
 8001f10:	48000400 	.word	0x48000400
 8001f14:	20000010 	.word	0x20000010
 8001f18:	2000009c 	.word	0x2000009c
 8001f1c:	200000a0 	.word	0x200000a0
 8001f20:	200000a4 	.word	0x200000a4

08001f24 <lap_passed>:

void lap_passed() {
 8001f24:	b580      	push	{r7, lr}
 8001f26:	af00      	add	r7, sp, #0
	if (!lap_finished) {
 8001f28:	4b08      	ldr	r3, [pc, #32]	@ (8001f4c <lap_passed+0x28>)
 8001f2a:	781b      	ldrb	r3, [r3, #0]
 8001f2c:	2201      	movs	r2, #1
 8001f2e:	4053      	eors	r3, r2
 8001f30:	b2db      	uxtb	r3, r3
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d007      	beq.n	8001f46 <lap_passed+0x22>
		lap_finished = true;
 8001f36:	4b05      	ldr	r3, [pc, #20]	@ (8001f4c <lap_passed+0x28>)
 8001f38:	2201      	movs	r2, #1
 8001f3a:	701a      	strb	r2, [r3, #0]
		lap_count += 1;
 8001f3c:	4b04      	ldr	r3, [pc, #16]	@ (8001f50 <lap_passed+0x2c>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	1c5a      	adds	r2, r3, #1
 8001f42:	4b03      	ldr	r3, [pc, #12]	@ (8001f50 <lap_passed+0x2c>)
 8001f44:	601a      	str	r2, [r3, #0]
	}
}
 8001f46:	46c0      	nop			@ (mov r8, r8)
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	20000010 	.word	0x20000010
 8001f50:	200000a8 	.word	0x200000a8

08001f54 <delay>:
void poll_buttons(void);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void delay(uint16_t time) {
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	0002      	movs	r2, r0
 8001f5c:	1dbb      	adds	r3, r7, #6
 8001f5e:	801a      	strh	r2, [r3, #0]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8001f60:	4b08      	ldr	r3, [pc, #32]	@ (8001f84 <delay+0x30>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	2200      	movs	r2, #0
 8001f66:	625a      	str	r2, [r3, #36]	@ 0x24
	while (__HAL_TIM_GET_COUNTER(&htim1) < time)
 8001f68:	46c0      	nop			@ (mov r8, r8)
 8001f6a:	4b06      	ldr	r3, [pc, #24]	@ (8001f84 <delay+0x30>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001f70:	1dbb      	adds	r3, r7, #6
 8001f72:	881b      	ldrh	r3, [r3, #0]
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d3f8      	bcc.n	8001f6a <delay+0x16>
		;
}
 8001f78:	46c0      	nop			@ (mov r8, r8)
 8001f7a:	46c0      	nop			@ (mov r8, r8)
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	b002      	add	sp, #8
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	46c0      	nop			@ (mov r8, r8)
 8001f84:	20000104 	.word	0x20000104

08001f88 <HAL_TIM_IC_CaptureCallback>:
#define TRIG_PIN GPIO_PIN_9
#define TRIG_PORT GPIOA

// Let's write the callback function

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b082      	sub	sp, #8
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1) // if the interrupt source is channel1
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	7f1b      	ldrb	r3, [r3, #28]
 8001f94:	2b01      	cmp	r3, #1
 8001f96:	d000      	beq.n	8001f9a <HAL_TIM_IC_CaptureCallback+0x12>
 8001f98:	e081      	b.n	800209e <HAL_TIM_IC_CaptureCallback+0x116>
			{
		if (Is_First_Captured == 0) // if the first value is not captured
 8001f9a:	4b43      	ldr	r3, [pc, #268]	@ (80020a8 <HAL_TIM_IC_CaptureCallback+0x120>)
 8001f9c:	781b      	ldrb	r3, [r3, #0]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d11b      	bne.n	8001fda <HAL_TIM_IC_CaptureCallback+0x52>
				{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	2100      	movs	r1, #0
 8001fa6:	0018      	movs	r0, r3
 8001fa8:	f004 fd9c 	bl	8006ae4 <HAL_TIM_ReadCapturedValue>
 8001fac:	0002      	movs	r2, r0
 8001fae:	4b3f      	ldr	r3, [pc, #252]	@ (80020ac <HAL_TIM_IC_CaptureCallback+0x124>)
 8001fb0:	601a      	str	r2, [r3, #0]
			Is_First_Captured = 1;  // set the first captured as true
 8001fb2:	4b3d      	ldr	r3, [pc, #244]	@ (80020a8 <HAL_TIM_IC_CaptureCallback+0x120>)
 8001fb4:	2201      	movs	r2, #1
 8001fb6:	701a      	strb	r2, [r3, #0]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1,
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	6a1a      	ldr	r2, [r3, #32]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	210a      	movs	r1, #10
 8001fc4:	438a      	bics	r2, r1
 8001fc6:	621a      	str	r2, [r3, #32]
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	6a1a      	ldr	r2, [r3, #32]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	2102      	movs	r1, #2
 8001fd4:	430a      	orrs	r2, r1
 8001fd6:	621a      	str	r2, [r3, #32]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1,
					TIM_INPUTCHANNELPOLARITY_RISING);
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
		}
	}
}
 8001fd8:	e061      	b.n	800209e <HAL_TIM_IC_CaptureCallback+0x116>
		else if (Is_First_Captured == 1)   // if the first is already captured
 8001fda:	4b33      	ldr	r3, [pc, #204]	@ (80020a8 <HAL_TIM_IC_CaptureCallback+0x120>)
 8001fdc:	781b      	ldrb	r3, [r3, #0]
 8001fde:	2b01      	cmp	r3, #1
 8001fe0:	d15d      	bne.n	800209e <HAL_TIM_IC_CaptureCallback+0x116>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read second value
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2100      	movs	r1, #0
 8001fe6:	0018      	movs	r0, r3
 8001fe8:	f004 fd7c 	bl	8006ae4 <HAL_TIM_ReadCapturedValue>
 8001fec:	0002      	movs	r2, r0
 8001fee:	4b30      	ldr	r3, [pc, #192]	@ (80020b0 <HAL_TIM_IC_CaptureCallback+0x128>)
 8001ff0:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	625a      	str	r2, [r3, #36]	@ 0x24
			if (IC_Val2 > IC_Val1) {
 8001ffa:	4b2d      	ldr	r3, [pc, #180]	@ (80020b0 <HAL_TIM_IC_CaptureCallback+0x128>)
 8001ffc:	681a      	ldr	r2, [r3, #0]
 8001ffe:	4b2b      	ldr	r3, [pc, #172]	@ (80020ac <HAL_TIM_IC_CaptureCallback+0x124>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	429a      	cmp	r2, r3
 8002004:	d907      	bls.n	8002016 <HAL_TIM_IC_CaptureCallback+0x8e>
				Difference = IC_Val2 - IC_Val1;
 8002006:	4b2a      	ldr	r3, [pc, #168]	@ (80020b0 <HAL_TIM_IC_CaptureCallback+0x128>)
 8002008:	681a      	ldr	r2, [r3, #0]
 800200a:	4b28      	ldr	r3, [pc, #160]	@ (80020ac <HAL_TIM_IC_CaptureCallback+0x124>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	1ad2      	subs	r2, r2, r3
 8002010:	4b28      	ldr	r3, [pc, #160]	@ (80020b4 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8002012:	601a      	str	r2, [r3, #0]
 8002014:	e00e      	b.n	8002034 <HAL_TIM_IC_CaptureCallback+0xac>
			else if (IC_Val1 > IC_Val2) {
 8002016:	4b25      	ldr	r3, [pc, #148]	@ (80020ac <HAL_TIM_IC_CaptureCallback+0x124>)
 8002018:	681a      	ldr	r2, [r3, #0]
 800201a:	4b25      	ldr	r3, [pc, #148]	@ (80020b0 <HAL_TIM_IC_CaptureCallback+0x128>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	429a      	cmp	r2, r3
 8002020:	d908      	bls.n	8002034 <HAL_TIM_IC_CaptureCallback+0xac>
				Difference = (0xffff - IC_Val1) + IC_Val2;
 8002022:	4b23      	ldr	r3, [pc, #140]	@ (80020b0 <HAL_TIM_IC_CaptureCallback+0x128>)
 8002024:	681a      	ldr	r2, [r3, #0]
 8002026:	4b21      	ldr	r3, [pc, #132]	@ (80020ac <HAL_TIM_IC_CaptureCallback+0x124>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	1ad3      	subs	r3, r2, r3
 800202c:	4a22      	ldr	r2, [pc, #136]	@ (80020b8 <HAL_TIM_IC_CaptureCallback+0x130>)
 800202e:	189a      	adds	r2, r3, r2
 8002030:	4b20      	ldr	r3, [pc, #128]	@ (80020b4 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8002032:	601a      	str	r2, [r3, #0]
			Distance = Difference * 0.034 / 2;
 8002034:	4b1f      	ldr	r3, [pc, #124]	@ (80020b4 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	0018      	movs	r0, r3
 800203a:	f7ff fc47 	bl	80018cc <__aeabi_ui2d>
 800203e:	4a1f      	ldr	r2, [pc, #124]	@ (80020bc <HAL_TIM_IC_CaptureCallback+0x134>)
 8002040:	4b1f      	ldr	r3, [pc, #124]	@ (80020c0 <HAL_TIM_IC_CaptureCallback+0x138>)
 8002042:	f7fe fd17 	bl	8000a74 <__aeabi_dmul>
 8002046:	0002      	movs	r2, r0
 8002048:	000b      	movs	r3, r1
 800204a:	0010      	movs	r0, r2
 800204c:	0019      	movs	r1, r3
 800204e:	2200      	movs	r2, #0
 8002050:	2380      	movs	r3, #128	@ 0x80
 8002052:	05db      	lsls	r3, r3, #23
 8002054:	f7fe f9f6 	bl	8000444 <__aeabi_ddiv>
 8002058:	0002      	movs	r2, r0
 800205a:	000b      	movs	r3, r1
 800205c:	0010      	movs	r0, r2
 800205e:	0019      	movs	r1, r3
 8002060:	f7fe f9d2 	bl	8000408 <__aeabi_d2uiz>
 8002064:	0003      	movs	r3, r0
 8002066:	b29a      	uxth	r2, r3
 8002068:	4b16      	ldr	r3, [pc, #88]	@ (80020c4 <HAL_TIM_IC_CaptureCallback+0x13c>)
 800206a:	801a      	strh	r2, [r3, #0]
			Is_First_Captured = 0; // set it back to false
 800206c:	4b0e      	ldr	r3, [pc, #56]	@ (80020a8 <HAL_TIM_IC_CaptureCallback+0x120>)
 800206e:	2200      	movs	r2, #0
 8002070:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1,
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	6a1a      	ldr	r2, [r3, #32]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	210a      	movs	r1, #10
 800207e:	438a      	bics	r2, r1
 8002080:	621a      	str	r2, [r3, #32]
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681a      	ldr	r2, [r3, #0]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	6a12      	ldr	r2, [r2, #32]
 800208c:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
 800208e:	4b0e      	ldr	r3, [pc, #56]	@ (80020c8 <HAL_TIM_IC_CaptureCallback+0x140>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	68da      	ldr	r2, [r3, #12]
 8002094:	4b0c      	ldr	r3, [pc, #48]	@ (80020c8 <HAL_TIM_IC_CaptureCallback+0x140>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	2102      	movs	r1, #2
 800209a:	438a      	bics	r2, r1
 800209c:	60da      	str	r2, [r3, #12]
}
 800209e:	46c0      	nop			@ (mov r8, r8)
 80020a0:	46bd      	mov	sp, r7
 80020a2:	b002      	add	sp, #8
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	46c0      	nop			@ (mov r8, r8)
 80020a8:	2000024c 	.word	0x2000024c
 80020ac:	20000240 	.word	0x20000240
 80020b0:	20000244 	.word	0x20000244
 80020b4:	20000248 	.word	0x20000248
 80020b8:	0000ffff 	.word	0x0000ffff
 80020bc:	b020c49c 	.word	0xb020c49c
 80020c0:	3fa16872 	.word	0x3fa16872
 80020c4:	2000024e 	.word	0x2000024e
 80020c8:	20000104 	.word	0x20000104

080020cc <HCSR04_Read>:

void HCSR04_Read(void) {
 80020cc:	b580      	push	{r7, lr}
 80020ce:	af00      	add	r7, sp, #0
	taskENTER_CRITICAL(); // disable interrupts for timing
 80020d0:	f007 feae 	bl	8009e30 <vPortEnterCritical>
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_SET); // pull the TRIG pin HIGH
 80020d4:	2380      	movs	r3, #128	@ 0x80
 80020d6:	0099      	lsls	r1, r3, #2
 80020d8:	2390      	movs	r3, #144	@ 0x90
 80020da:	05db      	lsls	r3, r3, #23
 80020dc:	2201      	movs	r2, #1
 80020de:	0018      	movs	r0, r3
 80020e0:	f002 faa7 	bl	8004632 <HAL_GPIO_WritePin>
	delay(10);  // wait for 10 us
 80020e4:	200a      	movs	r0, #10
 80020e6:	f7ff ff35 	bl	8001f54 <delay>
	HAL_GPIO_WritePin(TRIG_PORT, TRIG_PIN, GPIO_PIN_RESET); // pull the TRIG pin low
 80020ea:	2380      	movs	r3, #128	@ 0x80
 80020ec:	0099      	lsls	r1, r3, #2
 80020ee:	2390      	movs	r3, #144	@ 0x90
 80020f0:	05db      	lsls	r3, r3, #23
 80020f2:	2200      	movs	r2, #0
 80020f4:	0018      	movs	r0, r3
 80020f6:	f002 fa9c 	bl	8004632 <HAL_GPIO_WritePin>

	__HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC1);
 80020fa:	4b06      	ldr	r3, [pc, #24]	@ (8002114 <HCSR04_Read+0x48>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	68da      	ldr	r2, [r3, #12]
 8002100:	4b04      	ldr	r3, [pc, #16]	@ (8002114 <HCSR04_Read+0x48>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	2102      	movs	r1, #2
 8002106:	430a      	orrs	r2, r1
 8002108:	60da      	str	r2, [r3, #12]
	taskEXIT_CRITICAL(); // enable interrupts
 800210a:	f007 fea3 	bl	8009e54 <vPortExitCritical>
}
 800210e:	46c0      	nop			@ (mov r8, r8)
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}
 8002114:	20000104 	.word	0x20000104

08002118 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8002118:	b580      	push	{r7, lr}
 800211a:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800211c:	f002 f816 	bl	800414c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8002120:	f000 f868 	bl	80021f4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8002124:	f000 fa26 	bl	8002574 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 8002128:	f000 f9f4 	bl	8002514 <MX_USART2_UART_Init>
	MX_I2C1_Init();
 800212c:	f000 f8c8 	bl	80022c0 <MX_I2C1_Init>
	MX_TIM1_Init();
 8002130:	f000 f906 	bl	8002340 <MX_TIM1_Init>
	MX_TIM3_Init();
 8002134:	f000 f964 	bl	8002400 <MX_TIM3_Init>
	/* USER CODE BEGIN 2 */
	SSD1306_Init();
 8002138:	f000 febc 	bl	8002eb4 <SSD1306_Init>
	display_menu();
 800213c:	f000 faf2 	bl	8002724 <display_menu>
	HAL_TIM_Base_Start(&htim1);
 8002140:	4b1e      	ldr	r3, [pc, #120]	@ (80021bc <main+0xa4>)
 8002142:	0018      	movs	r0, r3
 8002144:	f003 fe98 	bl	8005e78 <HAL_TIM_Base_Start>
	HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 8002148:	4b1c      	ldr	r3, [pc, #112]	@ (80021bc <main+0xa4>)
 800214a:	2100      	movs	r1, #0
 800214c:	0018      	movs	r0, r3
 800214e:	f004 f88f 	bl	8006270 <HAL_TIM_IC_Start_IT>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8002152:	4b1b      	ldr	r3, [pc, #108]	@ (80021c0 <main+0xa8>)
 8002154:	2100      	movs	r1, #0
 8002156:	0018      	movs	r0, r3
 8002158:	f003 ff82 	bl	8006060 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800215c:	4b18      	ldr	r3, [pc, #96]	@ (80021c0 <main+0xa8>)
 800215e:	2104      	movs	r1, #4
 8002160:	0018      	movs	r0, r3
 8002162:	f003 ff7d 	bl	8006060 <HAL_TIM_PWM_Start>

	/* USER CODE END 2 */

	/* Init scheduler */
	osKernelInitialize();
 8002166:	f005 fe4f 	bl	8007e08 <osKernelInitialize>
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* creation of lineFollowing */
	lineFollowingHandle = osThreadNew(lineFollowingTask, NULL,
 800216a:	4a16      	ldr	r2, [pc, #88]	@ (80021c4 <main+0xac>)
 800216c:	4b16      	ldr	r3, [pc, #88]	@ (80021c8 <main+0xb0>)
 800216e:	2100      	movs	r1, #0
 8002170:	0018      	movs	r0, r3
 8002172:	f005 fea3 	bl	8007ebc <osThreadNew>
 8002176:	0002      	movs	r2, r0
 8002178:	4b14      	ldr	r3, [pc, #80]	@ (80021cc <main+0xb4>)
 800217a:	601a      	str	r2, [r3, #0]
			&lineFollowing_attributes);

	/* creation of buttonPoll */
	buttonPollHandle = osThreadNew(buttonPollTask, NULL,
 800217c:	4a14      	ldr	r2, [pc, #80]	@ (80021d0 <main+0xb8>)
 800217e:	4b15      	ldr	r3, [pc, #84]	@ (80021d4 <main+0xbc>)
 8002180:	2100      	movs	r1, #0
 8002182:	0018      	movs	r0, r3
 8002184:	f005 fe9a 	bl	8007ebc <osThreadNew>
 8002188:	0002      	movs	r2, r0
 800218a:	4b13      	ldr	r3, [pc, #76]	@ (80021d8 <main+0xc0>)
 800218c:	601a      	str	r2, [r3, #0]
			&buttonPoll_attributes);

	/* creation of ultrasonicLoop */
	ultrasonicLoopHandle = osThreadNew(ultrasonicTask, NULL,
 800218e:	4a13      	ldr	r2, [pc, #76]	@ (80021dc <main+0xc4>)
 8002190:	4b13      	ldr	r3, [pc, #76]	@ (80021e0 <main+0xc8>)
 8002192:	2100      	movs	r1, #0
 8002194:	0018      	movs	r0, r3
 8002196:	f005 fe91 	bl	8007ebc <osThreadNew>
 800219a:	0002      	movs	r2, r0
 800219c:	4b11      	ldr	r3, [pc, #68]	@ (80021e4 <main+0xcc>)
 800219e:	601a      	str	r2, [r3, #0]
			&ultrasonicLoop_attributes);

	/* creation of sponsors */
	sponsorsHandle = osThreadNew(sponsorsTask, NULL, &sponsors_attributes);
 80021a0:	4a11      	ldr	r2, [pc, #68]	@ (80021e8 <main+0xd0>)
 80021a2:	4b12      	ldr	r3, [pc, #72]	@ (80021ec <main+0xd4>)
 80021a4:	2100      	movs	r1, #0
 80021a6:	0018      	movs	r0, r3
 80021a8:	f005 fe88 	bl	8007ebc <osThreadNew>
 80021ac:	0002      	movs	r2, r0
 80021ae:	4b10      	ldr	r3, [pc, #64]	@ (80021f0 <main+0xd8>)
 80021b0:	601a      	str	r2, [r3, #0]
	/* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
	/* USER CODE END RTOS_EVENTS */

	/* Start scheduler */
	osKernelStart();
 80021b2:	f005 fe55 	bl	8007e60 <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 80021b6:	46c0      	nop			@ (mov r8, r8)
 80021b8:	e7fd      	b.n	80021b6 <main+0x9e>
 80021ba:	46c0      	nop			@ (mov r8, r8)
 80021bc:	20000104 	.word	0x20000104
 80021c0:	2000014c 	.word	0x2000014c
 80021c4:	0800c284 	.word	0x0800c284
 80021c8:	08002c91 	.word	0x08002c91
 80021cc:	2000021c 	.word	0x2000021c
 80021d0:	0800c2a8 	.word	0x0800c2a8
 80021d4:	08002cb1 	.word	0x08002cb1
 80021d8:	20000220 	.word	0x20000220
 80021dc:	0800c2cc 	.word	0x0800c2cc
 80021e0:	08002cc9 	.word	0x08002cc9
 80021e4:	20000224 	.word	0x20000224
 80021e8:	0800c2f0 	.word	0x0800c2f0
 80021ec:	08002cfd 	.word	0x08002cfd
 80021f0:	20000228 	.word	0x20000228

080021f4 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80021f4:	b590      	push	{r4, r7, lr}
 80021f6:	b099      	sub	sp, #100	@ 0x64
 80021f8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80021fa:	242c      	movs	r4, #44	@ 0x2c
 80021fc:	193b      	adds	r3, r7, r4
 80021fe:	0018      	movs	r0, r3
 8002200:	2334      	movs	r3, #52	@ 0x34
 8002202:	001a      	movs	r2, r3
 8002204:	2100      	movs	r1, #0
 8002206:	f008 f88b 	bl	800a320 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 800220a:	231c      	movs	r3, #28
 800220c:	18fb      	adds	r3, r7, r3
 800220e:	0018      	movs	r0, r3
 8002210:	2310      	movs	r3, #16
 8002212:	001a      	movs	r2, r3
 8002214:	2100      	movs	r1, #0
 8002216:	f008 f883 	bl	800a320 <memset>
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 800221a:	003b      	movs	r3, r7
 800221c:	0018      	movs	r0, r3
 800221e:	231c      	movs	r3, #28
 8002220:	001a      	movs	r2, r3
 8002222:	2100      	movs	r1, #0
 8002224:	f008 f87c 	bl	800a320 <memset>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002228:	0021      	movs	r1, r4
 800222a:	187b      	adds	r3, r7, r1
 800222c:	2202      	movs	r2, #2
 800222e:	601a      	str	r2, [r3, #0]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002230:	187b      	adds	r3, r7, r1
 8002232:	2201      	movs	r2, #1
 8002234:	60da      	str	r2, [r3, #12]
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002236:	187b      	adds	r3, r7, r1
 8002238:	2210      	movs	r2, #16
 800223a:	611a      	str	r2, [r3, #16]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800223c:	187b      	adds	r3, r7, r1
 800223e:	2202      	movs	r2, #2
 8002240:	625a      	str	r2, [r3, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002242:	187b      	adds	r3, r7, r1
 8002244:	2280      	movs	r2, #128	@ 0x80
 8002246:	0212      	lsls	r2, r2, #8
 8002248:	629a      	str	r2, [r3, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 800224a:	187b      	adds	r3, r7, r1
 800224c:	22a0      	movs	r2, #160	@ 0xa0
 800224e:	0392      	lsls	r2, r2, #14
 8002250:	62da      	str	r2, [r3, #44]	@ 0x2c
	RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 8002252:	187b      	adds	r3, r7, r1
 8002254:	2201      	movs	r2, #1
 8002256:	631a      	str	r2, [r3, #48]	@ 0x30
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002258:	187b      	adds	r3, r7, r1
 800225a:	0018      	movs	r0, r3
 800225c:	f002 ffa0 	bl	80051a0 <HAL_RCC_OscConfig>
 8002260:	1e03      	subs	r3, r0, #0
 8002262:	d001      	beq.n	8002268 <SystemClock_Config+0x74>
		Error_Handler();
 8002264:	f000 fd90 	bl	8002d88 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002268:	211c      	movs	r1, #28
 800226a:	187b      	adds	r3, r7, r1
 800226c:	2207      	movs	r2, #7
 800226e:	601a      	str	r2, [r3, #0]
			| RCC_CLOCKTYPE_PCLK1;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002270:	187b      	adds	r3, r7, r1
 8002272:	2202      	movs	r2, #2
 8002274:	605a      	str	r2, [r3, #4]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002276:	187b      	adds	r3, r7, r1
 8002278:	2200      	movs	r2, #0
 800227a:	609a      	str	r2, [r3, #8]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800227c:	187b      	adds	r3, r7, r1
 800227e:	2200      	movs	r2, #0
 8002280:	60da      	str	r2, [r3, #12]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8002282:	187b      	adds	r3, r7, r1
 8002284:	2101      	movs	r1, #1
 8002286:	0018      	movs	r0, r3
 8002288:	f003 fb10 	bl	80058ac <HAL_RCC_ClockConfig>
 800228c:	1e03      	subs	r3, r0, #0
 800228e:	d001      	beq.n	8002294 <SystemClock_Config+0xa0>
		Error_Handler();
 8002290:	f000 fd7a 	bl	8002d88 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2
 8002294:	003b      	movs	r3, r7
 8002296:	2222      	movs	r2, #34	@ 0x22
 8002298:	601a      	str	r2, [r3, #0]
			| RCC_PERIPHCLK_I2C1;
	PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800229a:	003b      	movs	r3, r7
 800229c:	2200      	movs	r2, #0
 800229e:	60da      	str	r2, [r3, #12]
	PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 80022a0:	003b      	movs	r3, r7
 80022a2:	2200      	movs	r2, #0
 80022a4:	615a      	str	r2, [r3, #20]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 80022a6:	003b      	movs	r3, r7
 80022a8:	0018      	movs	r0, r3
 80022aa:	f003 fc95 	bl	8005bd8 <HAL_RCCEx_PeriphCLKConfig>
 80022ae:	1e03      	subs	r3, r0, #0
 80022b0:	d001      	beq.n	80022b6 <SystemClock_Config+0xc2>
		Error_Handler();
 80022b2:	f000 fd69 	bl	8002d88 <Error_Handler>
	}
}
 80022b6:	46c0      	nop			@ (mov r8, r8)
 80022b8:	46bd      	mov	sp, r7
 80022ba:	b019      	add	sp, #100	@ 0x64
 80022bc:	bd90      	pop	{r4, r7, pc}
	...

080022c0 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 80022c0:	b580      	push	{r7, lr}
 80022c2:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 80022c4:	4b1b      	ldr	r3, [pc, #108]	@ (8002334 <MX_I2C1_Init+0x74>)
 80022c6:	4a1c      	ldr	r2, [pc, #112]	@ (8002338 <MX_I2C1_Init+0x78>)
 80022c8:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x0010020A;
 80022ca:	4b1a      	ldr	r3, [pc, #104]	@ (8002334 <MX_I2C1_Init+0x74>)
 80022cc:	4a1b      	ldr	r2, [pc, #108]	@ (800233c <MX_I2C1_Init+0x7c>)
 80022ce:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 80022d0:	4b18      	ldr	r3, [pc, #96]	@ (8002334 <MX_I2C1_Init+0x74>)
 80022d2:	2200      	movs	r2, #0
 80022d4:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80022d6:	4b17      	ldr	r3, [pc, #92]	@ (8002334 <MX_I2C1_Init+0x74>)
 80022d8:	2201      	movs	r2, #1
 80022da:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80022dc:	4b15      	ldr	r3, [pc, #84]	@ (8002334 <MX_I2C1_Init+0x74>)
 80022de:	2200      	movs	r2, #0
 80022e0:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 80022e2:	4b14      	ldr	r3, [pc, #80]	@ (8002334 <MX_I2C1_Init+0x74>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80022e8:	4b12      	ldr	r3, [pc, #72]	@ (8002334 <MX_I2C1_Init+0x74>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80022ee:	4b11      	ldr	r3, [pc, #68]	@ (8002334 <MX_I2C1_Init+0x74>)
 80022f0:	2200      	movs	r2, #0
 80022f2:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80022f4:	4b0f      	ldr	r3, [pc, #60]	@ (8002334 <MX_I2C1_Init+0x74>)
 80022f6:	2200      	movs	r2, #0
 80022f8:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 80022fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002334 <MX_I2C1_Init+0x74>)
 80022fc:	0018      	movs	r0, r3
 80022fe:	f002 f9b5 	bl	800466c <HAL_I2C_Init>
 8002302:	1e03      	subs	r3, r0, #0
 8002304:	d001      	beq.n	800230a <MX_I2C1_Init+0x4a>
		Error_Handler();
 8002306:	f000 fd3f 	bl	8002d88 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE)
 800230a:	4b0a      	ldr	r3, [pc, #40]	@ (8002334 <MX_I2C1_Init+0x74>)
 800230c:	2100      	movs	r1, #0
 800230e:	0018      	movs	r0, r3
 8002310:	f002 feae 	bl	8005070 <HAL_I2CEx_ConfigAnalogFilter>
 8002314:	1e03      	subs	r3, r0, #0
 8002316:	d001      	beq.n	800231c <MX_I2C1_Init+0x5c>
			!= HAL_OK) {
		Error_Handler();
 8002318:	f000 fd36 	bl	8002d88 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK) {
 800231c:	4b05      	ldr	r3, [pc, #20]	@ (8002334 <MX_I2C1_Init+0x74>)
 800231e:	2100      	movs	r1, #0
 8002320:	0018      	movs	r0, r3
 8002322:	f002 fef1 	bl	8005108 <HAL_I2CEx_ConfigDigitalFilter>
 8002326:	1e03      	subs	r3, r0, #0
 8002328:	d001      	beq.n	800232e <MX_I2C1_Init+0x6e>
		Error_Handler();
 800232a:	f000 fd2d 	bl	8002d88 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 800232e:	46c0      	nop			@ (mov r8, r8)
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}
 8002334:	200000b0 	.word	0x200000b0
 8002338:	40005400 	.word	0x40005400
 800233c:	0010020a 	.word	0x0010020a

08002340 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8002340:	b580      	push	{r7, lr}
 8002342:	b086      	sub	sp, #24
 8002344:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002346:	2310      	movs	r3, #16
 8002348:	18fb      	adds	r3, r7, r3
 800234a:	0018      	movs	r0, r3
 800234c:	2308      	movs	r3, #8
 800234e:	001a      	movs	r2, r3
 8002350:	2100      	movs	r1, #0
 8002352:	f007 ffe5 	bl	800a320 <memset>
	TIM_IC_InitTypeDef sConfigIC = { 0 };
 8002356:	003b      	movs	r3, r7
 8002358:	0018      	movs	r0, r3
 800235a:	2310      	movs	r3, #16
 800235c:	001a      	movs	r2, r3
 800235e:	2100      	movs	r1, #0
 8002360:	f007 ffde 	bl	800a320 <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8002364:	4b23      	ldr	r3, [pc, #140]	@ (80023f4 <MX_TIM1_Init+0xb4>)
 8002366:	4a24      	ldr	r2, [pc, #144]	@ (80023f8 <MX_TIM1_Init+0xb8>)
 8002368:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 47;
 800236a:	4b22      	ldr	r3, [pc, #136]	@ (80023f4 <MX_TIM1_Init+0xb4>)
 800236c:	222f      	movs	r2, #47	@ 0x2f
 800236e:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002370:	4b20      	ldr	r3, [pc, #128]	@ (80023f4 <MX_TIM1_Init+0xb4>)
 8002372:	2200      	movs	r2, #0
 8002374:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 65535;
 8002376:	4b1f      	ldr	r3, [pc, #124]	@ (80023f4 <MX_TIM1_Init+0xb4>)
 8002378:	4a20      	ldr	r2, [pc, #128]	@ (80023fc <MX_TIM1_Init+0xbc>)
 800237a:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800237c:	4b1d      	ldr	r3, [pc, #116]	@ (80023f4 <MX_TIM1_Init+0xb4>)
 800237e:	2200      	movs	r2, #0
 8002380:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8002382:	4b1c      	ldr	r3, [pc, #112]	@ (80023f4 <MX_TIM1_Init+0xb4>)
 8002384:	2200      	movs	r2, #0
 8002386:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002388:	4b1a      	ldr	r3, [pc, #104]	@ (80023f4 <MX_TIM1_Init+0xb4>)
 800238a:	2200      	movs	r2, #0
 800238c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_IC_Init(&htim1) != HAL_OK) {
 800238e:	4b19      	ldr	r3, [pc, #100]	@ (80023f4 <MX_TIM1_Init+0xb4>)
 8002390:	0018      	movs	r0, r3
 8002392:	f003 ff1d 	bl	80061d0 <HAL_TIM_IC_Init>
 8002396:	1e03      	subs	r3, r0, #0
 8002398:	d001      	beq.n	800239e <MX_TIM1_Init+0x5e>
		Error_Handler();
 800239a:	f000 fcf5 	bl	8002d88 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800239e:	2110      	movs	r1, #16
 80023a0:	187b      	adds	r3, r7, r1
 80023a2:	2200      	movs	r2, #0
 80023a4:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023a6:	187b      	adds	r3, r7, r1
 80023a8:	2200      	movs	r2, #0
 80023aa:	605a      	str	r2, [r3, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 80023ac:	187a      	adds	r2, r7, r1
 80023ae:	4b11      	ldr	r3, [pc, #68]	@ (80023f4 <MX_TIM1_Init+0xb4>)
 80023b0:	0011      	movs	r1, r2
 80023b2:	0018      	movs	r0, r3
 80023b4:	f005 f84e 	bl	8007454 <HAL_TIMEx_MasterConfigSynchronization>
 80023b8:	1e03      	subs	r3, r0, #0
 80023ba:	d001      	beq.n	80023c0 <MX_TIM1_Init+0x80>
			!= HAL_OK) {
		Error_Handler();
 80023bc:	f000 fce4 	bl	8002d88 <Error_Handler>
	}
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80023c0:	003b      	movs	r3, r7
 80023c2:	2200      	movs	r2, #0
 80023c4:	601a      	str	r2, [r3, #0]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80023c6:	003b      	movs	r3, r7
 80023c8:	2201      	movs	r2, #1
 80023ca:	605a      	str	r2, [r3, #4]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80023cc:	003b      	movs	r3, r7
 80023ce:	2200      	movs	r2, #0
 80023d0:	609a      	str	r2, [r3, #8]
	sConfigIC.ICFilter = 0;
 80023d2:	003b      	movs	r3, r7
 80023d4:	2200      	movs	r2, #0
 80023d6:	60da      	str	r2, [r3, #12]
	if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK) {
 80023d8:	0039      	movs	r1, r7
 80023da:	4b06      	ldr	r3, [pc, #24]	@ (80023f4 <MX_TIM1_Init+0xb4>)
 80023dc:	2200      	movs	r2, #0
 80023de:	0018      	movs	r0, r3
 80023e0:	f004 f942 	bl	8006668 <HAL_TIM_IC_ConfigChannel>
 80023e4:	1e03      	subs	r3, r0, #0
 80023e6:	d001      	beq.n	80023ec <MX_TIM1_Init+0xac>
		Error_Handler();
 80023e8:	f000 fcce 	bl	8002d88 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */

}
 80023ec:	46c0      	nop			@ (mov r8, r8)
 80023ee:	46bd      	mov	sp, r7
 80023f0:	b006      	add	sp, #24
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	20000104 	.word	0x20000104
 80023f8:	40012c00 	.word	0x40012c00
 80023fc:	0000ffff 	.word	0x0000ffff

08002400 <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8002400:	b580      	push	{r7, lr}
 8002402:	b08e      	sub	sp, #56	@ 0x38
 8002404:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8002406:	2328      	movs	r3, #40	@ 0x28
 8002408:	18fb      	adds	r3, r7, r3
 800240a:	0018      	movs	r0, r3
 800240c:	2310      	movs	r3, #16
 800240e:	001a      	movs	r2, r3
 8002410:	2100      	movs	r1, #0
 8002412:	f007 ff85 	bl	800a320 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002416:	2320      	movs	r3, #32
 8002418:	18fb      	adds	r3, r7, r3
 800241a:	0018      	movs	r0, r3
 800241c:	2308      	movs	r3, #8
 800241e:	001a      	movs	r2, r3
 8002420:	2100      	movs	r1, #0
 8002422:	f007 ff7d 	bl	800a320 <memset>
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8002426:	1d3b      	adds	r3, r7, #4
 8002428:	0018      	movs	r0, r3
 800242a:	231c      	movs	r3, #28
 800242c:	001a      	movs	r2, r3
 800242e:	2100      	movs	r1, #0
 8002430:	f007 ff76 	bl	800a320 <memset>

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8002434:	4b34      	ldr	r3, [pc, #208]	@ (8002508 <MX_TIM3_Init+0x108>)
 8002436:	4a35      	ldr	r2, [pc, #212]	@ (800250c <MX_TIM3_Init+0x10c>)
 8002438:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 47;
 800243a:	4b33      	ldr	r3, [pc, #204]	@ (8002508 <MX_TIM3_Init+0x108>)
 800243c:	222f      	movs	r2, #47	@ 0x2f
 800243e:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002440:	4b31      	ldr	r3, [pc, #196]	@ (8002508 <MX_TIM3_Init+0x108>)
 8002442:	2200      	movs	r2, #0
 8002444:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 999;
 8002446:	4b30      	ldr	r3, [pc, #192]	@ (8002508 <MX_TIM3_Init+0x108>)
 8002448:	4a31      	ldr	r2, [pc, #196]	@ (8002510 <MX_TIM3_Init+0x110>)
 800244a:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800244c:	4b2e      	ldr	r3, [pc, #184]	@ (8002508 <MX_TIM3_Init+0x108>)
 800244e:	2200      	movs	r2, #0
 8002450:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002452:	4b2d      	ldr	r3, [pc, #180]	@ (8002508 <MX_TIM3_Init+0x108>)
 8002454:	2200      	movs	r2, #0
 8002456:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8002458:	4b2b      	ldr	r3, [pc, #172]	@ (8002508 <MX_TIM3_Init+0x108>)
 800245a:	0018      	movs	r0, r3
 800245c:	f003 fcbc 	bl	8005dd8 <HAL_TIM_Base_Init>
 8002460:	1e03      	subs	r3, r0, #0
 8002462:	d001      	beq.n	8002468 <MX_TIM3_Init+0x68>
		Error_Handler();
 8002464:	f000 fc90 	bl	8002d88 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002468:	2128      	movs	r1, #40	@ 0x28
 800246a:	187b      	adds	r3, r7, r1
 800246c:	2280      	movs	r2, #128	@ 0x80
 800246e:	0152      	lsls	r2, r2, #5
 8002470:	601a      	str	r2, [r3, #0]
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8002472:	187a      	adds	r2, r7, r1
 8002474:	4b24      	ldr	r3, [pc, #144]	@ (8002508 <MX_TIM3_Init+0x108>)
 8002476:	0011      	movs	r1, r2
 8002478:	0018      	movs	r0, r3
 800247a:	f004 fa5f 	bl	800693c <HAL_TIM_ConfigClockSource>
 800247e:	1e03      	subs	r3, r0, #0
 8002480:	d001      	beq.n	8002486 <MX_TIM3_Init+0x86>
		Error_Handler();
 8002482:	f000 fc81 	bl	8002d88 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 8002486:	4b20      	ldr	r3, [pc, #128]	@ (8002508 <MX_TIM3_Init+0x108>)
 8002488:	0018      	movs	r0, r3
 800248a:	f003 fd91 	bl	8005fb0 <HAL_TIM_PWM_Init>
 800248e:	1e03      	subs	r3, r0, #0
 8002490:	d001      	beq.n	8002496 <MX_TIM3_Init+0x96>
		Error_Handler();
 8002492:	f000 fc79 	bl	8002d88 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002496:	2120      	movs	r1, #32
 8002498:	187b      	adds	r3, r7, r1
 800249a:	2200      	movs	r2, #0
 800249c:	601a      	str	r2, [r3, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800249e:	187b      	adds	r3, r7, r1
 80024a0:	2200      	movs	r2, #0
 80024a2:	605a      	str	r2, [r3, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 80024a4:	187a      	adds	r2, r7, r1
 80024a6:	4b18      	ldr	r3, [pc, #96]	@ (8002508 <MX_TIM3_Init+0x108>)
 80024a8:	0011      	movs	r1, r2
 80024aa:	0018      	movs	r0, r3
 80024ac:	f004 ffd2 	bl	8007454 <HAL_TIMEx_MasterConfigSynchronization>
 80024b0:	1e03      	subs	r3, r0, #0
 80024b2:	d001      	beq.n	80024b8 <MX_TIM3_Init+0xb8>
			!= HAL_OK) {
		Error_Handler();
 80024b4:	f000 fc68 	bl	8002d88 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80024b8:	1d3b      	adds	r3, r7, #4
 80024ba:	2260      	movs	r2, #96	@ 0x60
 80024bc:	601a      	str	r2, [r3, #0]
	sConfigOC.Pulse = 0;
 80024be:	1d3b      	adds	r3, r7, #4
 80024c0:	2200      	movs	r2, #0
 80024c2:	605a      	str	r2, [r3, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80024c4:	1d3b      	adds	r3, r7, #4
 80024c6:	2200      	movs	r2, #0
 80024c8:	609a      	str	r2, [r3, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80024ca:	1d3b      	adds	r3, r7, #4
 80024cc:	2200      	movs	r2, #0
 80024ce:	611a      	str	r2, [r3, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1)
 80024d0:	1d39      	adds	r1, r7, #4
 80024d2:	4b0d      	ldr	r3, [pc, #52]	@ (8002508 <MX_TIM3_Init+0x108>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	0018      	movs	r0, r3
 80024d8:	f004 f96a 	bl	80067b0 <HAL_TIM_PWM_ConfigChannel>
 80024dc:	1e03      	subs	r3, r0, #0
 80024de:	d001      	beq.n	80024e4 <MX_TIM3_Init+0xe4>
			!= HAL_OK) {
		Error_Handler();
 80024e0:	f000 fc52 	bl	8002d88 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2)
 80024e4:	1d39      	adds	r1, r7, #4
 80024e6:	4b08      	ldr	r3, [pc, #32]	@ (8002508 <MX_TIM3_Init+0x108>)
 80024e8:	2204      	movs	r2, #4
 80024ea:	0018      	movs	r0, r3
 80024ec:	f004 f960 	bl	80067b0 <HAL_TIM_PWM_ConfigChannel>
 80024f0:	1e03      	subs	r3, r0, #0
 80024f2:	d001      	beq.n	80024f8 <MX_TIM3_Init+0xf8>
			!= HAL_OK) {
		Error_Handler();
 80024f4:	f000 fc48 	bl	8002d88 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 80024f8:	4b03      	ldr	r3, [pc, #12]	@ (8002508 <MX_TIM3_Init+0x108>)
 80024fa:	0018      	movs	r0, r3
 80024fc:	f001 fc92 	bl	8003e24 <HAL_TIM_MspPostInit>

}
 8002500:	46c0      	nop			@ (mov r8, r8)
 8002502:	46bd      	mov	sp, r7
 8002504:	b00e      	add	sp, #56	@ 0x38
 8002506:	bd80      	pop	{r7, pc}
 8002508:	2000014c 	.word	0x2000014c
 800250c:	40000400 	.word	0x40000400
 8002510:	000003e7 	.word	0x000003e7

08002514 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8002514:	b580      	push	{r7, lr}
 8002516:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8002518:	4b14      	ldr	r3, [pc, #80]	@ (800256c <MX_USART2_UART_Init+0x58>)
 800251a:	4a15      	ldr	r2, [pc, #84]	@ (8002570 <MX_USART2_UART_Init+0x5c>)
 800251c:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 800251e:	4b13      	ldr	r3, [pc, #76]	@ (800256c <MX_USART2_UART_Init+0x58>)
 8002520:	22e1      	movs	r2, #225	@ 0xe1
 8002522:	0252      	lsls	r2, r2, #9
 8002524:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002526:	4b11      	ldr	r3, [pc, #68]	@ (800256c <MX_USART2_UART_Init+0x58>)
 8002528:	2200      	movs	r2, #0
 800252a:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 800252c:	4b0f      	ldr	r3, [pc, #60]	@ (800256c <MX_USART2_UART_Init+0x58>)
 800252e:	2200      	movs	r2, #0
 8002530:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8002532:	4b0e      	ldr	r3, [pc, #56]	@ (800256c <MX_USART2_UART_Init+0x58>)
 8002534:	2200      	movs	r2, #0
 8002536:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8002538:	4b0c      	ldr	r3, [pc, #48]	@ (800256c <MX_USART2_UART_Init+0x58>)
 800253a:	220c      	movs	r2, #12
 800253c:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800253e:	4b0b      	ldr	r3, [pc, #44]	@ (800256c <MX_USART2_UART_Init+0x58>)
 8002540:	2200      	movs	r2, #0
 8002542:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002544:	4b09      	ldr	r3, [pc, #36]	@ (800256c <MX_USART2_UART_Init+0x58>)
 8002546:	2200      	movs	r2, #0
 8002548:	61da      	str	r2, [r3, #28]
	huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800254a:	4b08      	ldr	r3, [pc, #32]	@ (800256c <MX_USART2_UART_Init+0x58>)
 800254c:	2200      	movs	r2, #0
 800254e:	621a      	str	r2, [r3, #32]
	huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002550:	4b06      	ldr	r3, [pc, #24]	@ (800256c <MX_USART2_UART_Init+0x58>)
 8002552:	2200      	movs	r2, #0
 8002554:	625a      	str	r2, [r3, #36]	@ 0x24
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8002556:	4b05      	ldr	r3, [pc, #20]	@ (800256c <MX_USART2_UART_Init+0x58>)
 8002558:	0018      	movs	r0, r3
 800255a:	f004 ffe9 	bl	8007530 <HAL_UART_Init>
 800255e:	1e03      	subs	r3, r0, #0
 8002560:	d001      	beq.n	8002566 <MX_USART2_UART_Init+0x52>
		Error_Handler();
 8002562:	f000 fc11 	bl	8002d88 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8002566:	46c0      	nop			@ (mov r8, r8)
 8002568:	46bd      	mov	sp, r7
 800256a:	bd80      	pop	{r7, pc}
 800256c:	20000194 	.word	0x20000194
 8002570:	40004400 	.word	0x40004400

08002574 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8002574:	b590      	push	{r4, r7, lr}
 8002576:	b08b      	sub	sp, #44	@ 0x2c
 8002578:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800257a:	2414      	movs	r4, #20
 800257c:	193b      	adds	r3, r7, r4
 800257e:	0018      	movs	r0, r3
 8002580:	2314      	movs	r3, #20
 8002582:	001a      	movs	r2, r3
 8002584:	2100      	movs	r1, #0
 8002586:	f007 fecb 	bl	800a320 <memset>
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800258a:	4b63      	ldr	r3, [pc, #396]	@ (8002718 <MX_GPIO_Init+0x1a4>)
 800258c:	695a      	ldr	r2, [r3, #20]
 800258e:	4b62      	ldr	r3, [pc, #392]	@ (8002718 <MX_GPIO_Init+0x1a4>)
 8002590:	2180      	movs	r1, #128	@ 0x80
 8002592:	0309      	lsls	r1, r1, #12
 8002594:	430a      	orrs	r2, r1
 8002596:	615a      	str	r2, [r3, #20]
 8002598:	4b5f      	ldr	r3, [pc, #380]	@ (8002718 <MX_GPIO_Init+0x1a4>)
 800259a:	695a      	ldr	r2, [r3, #20]
 800259c:	2380      	movs	r3, #128	@ 0x80
 800259e:	031b      	lsls	r3, r3, #12
 80025a0:	4013      	ands	r3, r2
 80025a2:	613b      	str	r3, [r7, #16]
 80025a4:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 80025a6:	4b5c      	ldr	r3, [pc, #368]	@ (8002718 <MX_GPIO_Init+0x1a4>)
 80025a8:	695a      	ldr	r2, [r3, #20]
 80025aa:	4b5b      	ldr	r3, [pc, #364]	@ (8002718 <MX_GPIO_Init+0x1a4>)
 80025ac:	2180      	movs	r1, #128	@ 0x80
 80025ae:	03c9      	lsls	r1, r1, #15
 80025b0:	430a      	orrs	r2, r1
 80025b2:	615a      	str	r2, [r3, #20]
 80025b4:	4b58      	ldr	r3, [pc, #352]	@ (8002718 <MX_GPIO_Init+0x1a4>)
 80025b6:	695a      	ldr	r2, [r3, #20]
 80025b8:	2380      	movs	r3, #128	@ 0x80
 80025ba:	03db      	lsls	r3, r3, #15
 80025bc:	4013      	ands	r3, r2
 80025be:	60fb      	str	r3, [r7, #12]
 80025c0:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80025c2:	4b55      	ldr	r3, [pc, #340]	@ (8002718 <MX_GPIO_Init+0x1a4>)
 80025c4:	695a      	ldr	r2, [r3, #20]
 80025c6:	4b54      	ldr	r3, [pc, #336]	@ (8002718 <MX_GPIO_Init+0x1a4>)
 80025c8:	2180      	movs	r1, #128	@ 0x80
 80025ca:	0289      	lsls	r1, r1, #10
 80025cc:	430a      	orrs	r2, r1
 80025ce:	615a      	str	r2, [r3, #20]
 80025d0:	4b51      	ldr	r3, [pc, #324]	@ (8002718 <MX_GPIO_Init+0x1a4>)
 80025d2:	695a      	ldr	r2, [r3, #20]
 80025d4:	2380      	movs	r3, #128	@ 0x80
 80025d6:	029b      	lsls	r3, r3, #10
 80025d8:	4013      	ands	r3, r2
 80025da:	60bb      	str	r3, [r7, #8]
 80025dc:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80025de:	4b4e      	ldr	r3, [pc, #312]	@ (8002718 <MX_GPIO_Init+0x1a4>)
 80025e0:	695a      	ldr	r2, [r3, #20]
 80025e2:	4b4d      	ldr	r3, [pc, #308]	@ (8002718 <MX_GPIO_Init+0x1a4>)
 80025e4:	2180      	movs	r1, #128	@ 0x80
 80025e6:	02c9      	lsls	r1, r1, #11
 80025e8:	430a      	orrs	r2, r1
 80025ea:	615a      	str	r2, [r3, #20]
 80025ec:	4b4a      	ldr	r3, [pc, #296]	@ (8002718 <MX_GPIO_Init+0x1a4>)
 80025ee:	695a      	ldr	r2, [r3, #20]
 80025f0:	2380      	movs	r3, #128	@ 0x80
 80025f2:	02db      	lsls	r3, r3, #11
 80025f4:	4013      	ands	r3, r2
 80025f6:	607b      	str	r3, [r7, #4]
 80025f8:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, LD2_Pin | Trig_Pin, GPIO_PIN_RESET);
 80025fa:	2388      	movs	r3, #136	@ 0x88
 80025fc:	0099      	lsls	r1, r3, #2
 80025fe:	2390      	movs	r3, #144	@ 0x90
 8002600:	05db      	lsls	r3, r3, #23
 8002602:	2200      	movs	r2, #0
 8002604:	0018      	movs	r0, r3
 8002606:	f002 f814 	bl	8004632 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 800260a:	4b44      	ldr	r3, [pc, #272]	@ (800271c <MX_GPIO_Init+0x1a8>)
 800260c:	2200      	movs	r2, #0
 800260e:	2168      	movs	r1, #104	@ 0x68
 8002610:	0018      	movs	r0, r3
 8002612:	f002 f80e 	bl	8004632 <HAL_GPIO_WritePin>
	Motor_Output_Pin | Motor_OutputB5_Pin | LED_D10_PB6_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8002616:	193b      	adds	r3, r7, r4
 8002618:	2280      	movs	r2, #128	@ 0x80
 800261a:	0192      	lsls	r2, r2, #6
 800261c:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800261e:	193b      	adds	r3, r7, r4
 8002620:	2284      	movs	r2, #132	@ 0x84
 8002622:	0392      	lsls	r2, r2, #14
 8002624:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002626:	193b      	adds	r3, r7, r4
 8002628:	2200      	movs	r2, #0
 800262a:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800262c:	193b      	adds	r3, r7, r4
 800262e:	4a3c      	ldr	r2, [pc, #240]	@ (8002720 <MX_GPIO_Init+0x1ac>)
 8002630:	0019      	movs	r1, r3
 8002632:	0010      	movs	r0, r2
 8002634:	f001 fe68 	bl	8004308 <HAL_GPIO_Init>

	/*Configure GPIO pins : Btn1_A0_Pin Btn2_A1_Pin Btn3_A2_Pin */
	GPIO_InitStruct.Pin = Btn1_A0_Pin | Btn2_A1_Pin | Btn3_A2_Pin;
 8002638:	193b      	adds	r3, r7, r4
 800263a:	2213      	movs	r2, #19
 800263c:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800263e:	193b      	adds	r3, r7, r4
 8002640:	2200      	movs	r2, #0
 8002642:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002644:	193b      	adds	r3, r7, r4
 8002646:	2202      	movs	r2, #2
 8002648:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800264a:	193a      	adds	r2, r7, r4
 800264c:	2390      	movs	r3, #144	@ 0x90
 800264e:	05db      	lsls	r3, r3, #23
 8002650:	0011      	movs	r1, r2
 8002652:	0018      	movs	r0, r3
 8002654:	f001 fe58 	bl	8004308 <HAL_GPIO_Init>

	/*Configure GPIO pins : LD2_Pin Trig_Pin */
	GPIO_InitStruct.Pin = LD2_Pin | Trig_Pin;
 8002658:	0021      	movs	r1, r4
 800265a:	187b      	adds	r3, r7, r1
 800265c:	2288      	movs	r2, #136	@ 0x88
 800265e:	0092      	lsls	r2, r2, #2
 8002660:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002662:	000c      	movs	r4, r1
 8002664:	193b      	adds	r3, r7, r4
 8002666:	2201      	movs	r2, #1
 8002668:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800266a:	193b      	adds	r3, r7, r4
 800266c:	2200      	movs	r2, #0
 800266e:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002670:	193b      	adds	r3, r7, r4
 8002672:	2200      	movs	r2, #0
 8002674:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002676:	193a      	adds	r2, r7, r4
 8002678:	2390      	movs	r3, #144	@ 0x90
 800267a:	05db      	lsls	r3, r3, #23
 800267c:	0011      	movs	r1, r2
 800267e:	0018      	movs	r0, r3
 8002680:	f001 fe42 	bl	8004308 <HAL_GPIO_Init>

	/*Configure GPIO pin : Btn4_A3_Pin */
	GPIO_InitStruct.Pin = Btn4_A3_Pin;
 8002684:	193b      	adds	r3, r7, r4
 8002686:	2201      	movs	r2, #1
 8002688:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800268a:	193b      	adds	r3, r7, r4
 800268c:	2200      	movs	r2, #0
 800268e:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002690:	193b      	adds	r3, r7, r4
 8002692:	2202      	movs	r2, #2
 8002694:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(Btn4_A3_GPIO_Port, &GPIO_InitStruct);
 8002696:	193b      	adds	r3, r7, r4
 8002698:	4a20      	ldr	r2, [pc, #128]	@ (800271c <MX_GPIO_Init+0x1a8>)
 800269a:	0019      	movs	r1, r3
 800269c:	0010      	movs	r0, r2
 800269e:	f001 fe33 	bl	8004308 <HAL_GPIO_Init>

	/*Configure GPIO pins : Middle_sensor_Pin Left_sensor_Pin */
	GPIO_InitStruct.Pin = Middle_sensor_Pin | Left_sensor_Pin;
 80026a2:	0021      	movs	r1, r4
 80026a4:	187b      	adds	r3, r7, r1
 80026a6:	2282      	movs	r2, #130	@ 0x82
 80026a8:	00d2      	lsls	r2, r2, #3
 80026aa:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026ac:	000c      	movs	r4, r1
 80026ae:	193b      	adds	r3, r7, r4
 80026b0:	2200      	movs	r2, #0
 80026b2:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b4:	193b      	adds	r3, r7, r4
 80026b6:	2200      	movs	r2, #0
 80026b8:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026ba:	193b      	adds	r3, r7, r4
 80026bc:	4a17      	ldr	r2, [pc, #92]	@ (800271c <MX_GPIO_Init+0x1a8>)
 80026be:	0019      	movs	r1, r3
 80026c0:	0010      	movs	r0, r2
 80026c2:	f001 fe21 	bl	8004308 <HAL_GPIO_Init>

	/*Configure GPIO pin : Right_sensor_Pin */
	GPIO_InitStruct.Pin = Right_sensor_Pin;
 80026c6:	193b      	adds	r3, r7, r4
 80026c8:	2280      	movs	r2, #128	@ 0x80
 80026ca:	00d2      	lsls	r2, r2, #3
 80026cc:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026ce:	193b      	adds	r3, r7, r4
 80026d0:	2200      	movs	r2, #0
 80026d2:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d4:	193b      	adds	r3, r7, r4
 80026d6:	2200      	movs	r2, #0
 80026d8:	609a      	str	r2, [r3, #8]
	HAL_GPIO_Init(Right_sensor_GPIO_Port, &GPIO_InitStruct);
 80026da:	193a      	adds	r2, r7, r4
 80026dc:	2390      	movs	r3, #144	@ 0x90
 80026de:	05db      	lsls	r3, r3, #23
 80026e0:	0011      	movs	r1, r2
 80026e2:	0018      	movs	r0, r3
 80026e4:	f001 fe10 	bl	8004308 <HAL_GPIO_Init>

	/*Configure GPIO pins : Motor_Output_Pin Motor_OutputB5_Pin LED_D10_PB6_Pin */
	GPIO_InitStruct.Pin = Motor_Output_Pin | Motor_OutputB5_Pin
 80026e8:	0021      	movs	r1, r4
 80026ea:	187b      	adds	r3, r7, r1
 80026ec:	2268      	movs	r2, #104	@ 0x68
 80026ee:	601a      	str	r2, [r3, #0]
			| LED_D10_PB6_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026f0:	187b      	adds	r3, r7, r1
 80026f2:	2201      	movs	r2, #1
 80026f4:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026f6:	187b      	adds	r3, r7, r1
 80026f8:	2200      	movs	r2, #0
 80026fa:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026fc:	187b      	adds	r3, r7, r1
 80026fe:	2200      	movs	r2, #0
 8002700:	60da      	str	r2, [r3, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002702:	187b      	adds	r3, r7, r1
 8002704:	4a05      	ldr	r2, [pc, #20]	@ (800271c <MX_GPIO_Init+0x1a8>)
 8002706:	0019      	movs	r1, r3
 8002708:	0010      	movs	r0, r2
 800270a:	f001 fdfd 	bl	8004308 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 800270e:	46c0      	nop			@ (mov r8, r8)
 8002710:	46bd      	mov	sp, r7
 8002712:	b00b      	add	sp, #44	@ 0x2c
 8002714:	bd90      	pop	{r4, r7, pc}
 8002716:	46c0      	nop			@ (mov r8, r8)
 8002718:	40021000 	.word	0x40021000
 800271c:	48000400 	.word	0x48000400
 8002720:	48000800 	.word	0x48000800

08002724 <display_menu>:

/* USER CODE BEGIN 4 */
void display_menu(void) {
 8002724:	b580      	push	{r7, lr}
 8002726:	af00      	add	r7, sp, #0
	SSD1306_Clear();
 8002728:	f001 f9de 	bl	8003ae8 <SSD1306_Clear>

	SSD1306_GotoXY(5, 0);
 800272c:	2100      	movs	r1, #0
 800272e:	2005      	movs	r0, #5
 8002730:	f000 fd50 	bl	80031d4 <SSD1306_GotoXY>
	SSD1306_Puts("B1: Sponsors", &Font_7x10, 1);
 8002734:	4914      	ldr	r1, [pc, #80]	@ (8002788 <display_menu+0x64>)
 8002736:	4b15      	ldr	r3, [pc, #84]	@ (800278c <display_menu+0x68>)
 8002738:	2201      	movs	r2, #1
 800273a:	0018      	movs	r0, r3
 800273c:	f000 fde4 	bl	8003308 <SSD1306_Puts>

	SSD1306_GotoXY(5, 12);
 8002740:	210c      	movs	r1, #12
 8002742:	2005      	movs	r0, #5
 8002744:	f000 fd46 	bl	80031d4 <SSD1306_GotoXY>
	SSD1306_Puts("B2: Lap Times", &Font_7x10, 1);
 8002748:	490f      	ldr	r1, [pc, #60]	@ (8002788 <display_menu+0x64>)
 800274a:	4b11      	ldr	r3, [pc, #68]	@ (8002790 <display_menu+0x6c>)
 800274c:	2201      	movs	r2, #1
 800274e:	0018      	movs	r0, r3
 8002750:	f000 fdda 	bl	8003308 <SSD1306_Puts>

	SSD1306_GotoXY(5, 24);
 8002754:	2118      	movs	r1, #24
 8002756:	2005      	movs	r0, #5
 8002758:	f000 fd3c 	bl	80031d4 <SSD1306_GotoXY>
	SSD1306_Puts("B3: Line Following", &Font_7x10, 1);
 800275c:	490a      	ldr	r1, [pc, #40]	@ (8002788 <display_menu+0x64>)
 800275e:	4b0d      	ldr	r3, [pc, #52]	@ (8002794 <display_menu+0x70>)
 8002760:	2201      	movs	r2, #1
 8002762:	0018      	movs	r0, r3
 8002764:	f000 fdd0 	bl	8003308 <SSD1306_Puts>

	SSD1306_GotoXY(5, 36);
 8002768:	2124      	movs	r1, #36	@ 0x24
 800276a:	2005      	movs	r0, #5
 800276c:	f000 fd32 	bl	80031d4 <SSD1306_GotoXY>
	SSD1306_Puts("B4: Main Menu", &Font_7x10, 1);
 8002770:	4905      	ldr	r1, [pc, #20]	@ (8002788 <display_menu+0x64>)
 8002772:	4b09      	ldr	r3, [pc, #36]	@ (8002798 <display_menu+0x74>)
 8002774:	2201      	movs	r2, #1
 8002776:	0018      	movs	r0, r3
 8002778:	f000 fdc6 	bl	8003308 <SSD1306_Puts>

	SSD1306_UpdateScreen();
 800277c:	f000 fc5e 	bl	800303c <SSD1306_UpdateScreen>
}
 8002780:	46c0      	nop			@ (mov r8, r8)
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}
 8002786:	46c0      	nop			@ (mov r8, r8)
 8002788:	20000000 	.word	0x20000000
 800278c:	0800ac68 	.word	0x0800ac68
 8002790:	0800ac78 	.word	0x0800ac78
 8002794:	0800ac88 	.word	0x0800ac88
 8002798:	0800ac9c 	.word	0x0800ac9c

0800279c <draw_dmc_logo>:

const char *sponsors[3] = { "DMC Motors", "Libyan Plutonium",
		"BiffCo Enterprise" };

// DMC logo
void draw_dmc_logo(void) {
 800279c:	b580      	push	{r7, lr}
 800279e:	b082      	sub	sp, #8
 80027a0:	af02      	add	r7, sp, #8
	// Circle
	SSD1306_DrawCircle(64, 24, 14, SSD1306_COLOR_WHITE);
 80027a2:	2301      	movs	r3, #1
 80027a4:	220e      	movs	r2, #14
 80027a6:	2118      	movs	r1, #24
 80027a8:	2040      	movs	r0, #64	@ 0x40
 80027aa:	f001 f865 	bl	8003878 <SSD1306_DrawCircle>

	// Inverted DMC text (white block, black text)
	SSD1306_DrawFilledRectangle(45, 18, 38, 12, SSD1306_COLOR_WHITE);
 80027ae:	2301      	movs	r3, #1
 80027b0:	9300      	str	r3, [sp, #0]
 80027b2:	230c      	movs	r3, #12
 80027b4:	2226      	movs	r2, #38	@ 0x26
 80027b6:	2112      	movs	r1, #18
 80027b8:	202d      	movs	r0, #45	@ 0x2d
 80027ba:	f000 fff1 	bl	80037a0 <SSD1306_DrawFilledRectangle>

	SSD1306_GotoXY(54, 20);
 80027be:	2114      	movs	r1, #20
 80027c0:	2036      	movs	r0, #54	@ 0x36
 80027c2:	f000 fd07 	bl	80031d4 <SSD1306_GotoXY>
	SSD1306_Puts("DMC", &Font_7x10, SSD1306_COLOR_BLACK);
 80027c6:	4904      	ldr	r1, [pc, #16]	@ (80027d8 <draw_dmc_logo+0x3c>)
 80027c8:	4b04      	ldr	r3, [pc, #16]	@ (80027dc <draw_dmc_logo+0x40>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	0018      	movs	r0, r3
 80027ce:	f000 fd9b 	bl	8003308 <SSD1306_Puts>
}
 80027d2:	46c0      	nop			@ (mov r8, r8)
 80027d4:	46bd      	mov	sp, r7
 80027d6:	bd80      	pop	{r7, pc}
 80027d8:	20000000 	.word	0x20000000
 80027dc:	0800ace0 	.word	0x0800ace0

080027e0 <draw_flux_capacitor>:

// Flux Capacitor Graphic
void draw_flux_capacitor(void) {
 80027e0:	b590      	push	{r4, r7, lr}
 80027e2:	b08d      	sub	sp, #52	@ 0x34
 80027e4:	af02      	add	r7, sp, #8
	int cx = 64;
 80027e6:	2340      	movs	r3, #64	@ 0x40
 80027e8:	627b      	str	r3, [r7, #36]	@ 0x24
	int cy = 22;
 80027ea:	2316      	movs	r3, #22
 80027ec:	623b      	str	r3, [r7, #32]
	int radius = 5;
 80027ee:	2305      	movs	r3, #5
 80027f0:	61fb      	str	r3, [r7, #28]

	int topX = cx;
 80027f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027f4:	61bb      	str	r3, [r7, #24]
	int topY = cy - 14;
 80027f6:	6a3b      	ldr	r3, [r7, #32]
 80027f8:	3b0e      	subs	r3, #14
 80027fa:	617b      	str	r3, [r7, #20]

	int leftX = cx - 18;
 80027fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027fe:	3b12      	subs	r3, #18
 8002800:	613b      	str	r3, [r7, #16]
	int leftY = cy + 10;
 8002802:	6a3b      	ldr	r3, [r7, #32]
 8002804:	330a      	adds	r3, #10
 8002806:	60fb      	str	r3, [r7, #12]

	int rightX = cx + 18;
 8002808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800280a:	3312      	adds	r3, #18
 800280c:	60bb      	str	r3, [r7, #8]
	int rightY = cy + 10;
 800280e:	6a3b      	ldr	r3, [r7, #32]
 8002810:	330a      	adds	r3, #10
 8002812:	607b      	str	r3, [r7, #4]

	SSD1306_DrawCircle(topX, topY, radius, SSD1306_COLOR_WHITE);
 8002814:	69bb      	ldr	r3, [r7, #24]
 8002816:	b218      	sxth	r0, r3
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	b219      	sxth	r1, r3
 800281c:	69fb      	ldr	r3, [r7, #28]
 800281e:	b21a      	sxth	r2, r3
 8002820:	2301      	movs	r3, #1
 8002822:	f001 f829 	bl	8003878 <SSD1306_DrawCircle>
	SSD1306_DrawCircle(leftX, leftY, radius, SSD1306_COLOR_WHITE);
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	b218      	sxth	r0, r3
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	b219      	sxth	r1, r3
 800282e:	69fb      	ldr	r3, [r7, #28]
 8002830:	b21a      	sxth	r2, r3
 8002832:	2301      	movs	r3, #1
 8002834:	f001 f820 	bl	8003878 <SSD1306_DrawCircle>
	SSD1306_DrawCircle(rightX, rightY, radius, SSD1306_COLOR_WHITE);
 8002838:	68bb      	ldr	r3, [r7, #8]
 800283a:	b218      	sxth	r0, r3
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	b219      	sxth	r1, r3
 8002840:	69fb      	ldr	r3, [r7, #28]
 8002842:	b21a      	sxth	r2, r3
 8002844:	2301      	movs	r3, #1
 8002846:	f001 f817 	bl	8003878 <SSD1306_DrawCircle>

	SSD1306_DrawLine(topX, topY + radius, cx, cy, SSD1306_COLOR_WHITE);
 800284a:	69bb      	ldr	r3, [r7, #24]
 800284c:	b298      	uxth	r0, r3
 800284e:	697b      	ldr	r3, [r7, #20]
 8002850:	b29a      	uxth	r2, r3
 8002852:	69fb      	ldr	r3, [r7, #28]
 8002854:	b29b      	uxth	r3, r3
 8002856:	18d3      	adds	r3, r2, r3
 8002858:	b299      	uxth	r1, r3
 800285a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800285c:	b29a      	uxth	r2, r3
 800285e:	6a3b      	ldr	r3, [r7, #32]
 8002860:	b29b      	uxth	r3, r3
 8002862:	2401      	movs	r4, #1
 8002864:	9400      	str	r4, [sp, #0]
 8002866:	f000 fd75 	bl	8003354 <SSD1306_DrawLine>
	SSD1306_DrawLine(leftX + radius, leftY - radius, cx, cy,
 800286a:	693b      	ldr	r3, [r7, #16]
 800286c:	b29a      	uxth	r2, r3
 800286e:	69fb      	ldr	r3, [r7, #28]
 8002870:	b29b      	uxth	r3, r3
 8002872:	18d3      	adds	r3, r2, r3
 8002874:	b298      	uxth	r0, r3
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	b29a      	uxth	r2, r3
 800287a:	69fb      	ldr	r3, [r7, #28]
 800287c:	b29b      	uxth	r3, r3
 800287e:	1ad3      	subs	r3, r2, r3
 8002880:	b299      	uxth	r1, r3
 8002882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002884:	b29a      	uxth	r2, r3
 8002886:	6a3b      	ldr	r3, [r7, #32]
 8002888:	b29b      	uxth	r3, r3
 800288a:	2401      	movs	r4, #1
 800288c:	9400      	str	r4, [sp, #0]
 800288e:	f000 fd61 	bl	8003354 <SSD1306_DrawLine>
			SSD1306_COLOR_WHITE);
	SSD1306_DrawLine(rightX - radius, rightY - radius, cx, cy,
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	b29a      	uxth	r2, r3
 8002896:	69fb      	ldr	r3, [r7, #28]
 8002898:	b29b      	uxth	r3, r3
 800289a:	1ad3      	subs	r3, r2, r3
 800289c:	b298      	uxth	r0, r3
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	b29a      	uxth	r2, r3
 80028a2:	69fb      	ldr	r3, [r7, #28]
 80028a4:	b29b      	uxth	r3, r3
 80028a6:	1ad3      	subs	r3, r2, r3
 80028a8:	b299      	uxth	r1, r3
 80028aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ac:	b29a      	uxth	r2, r3
 80028ae:	6a3b      	ldr	r3, [r7, #32]
 80028b0:	b29b      	uxth	r3, r3
 80028b2:	2401      	movs	r4, #1
 80028b4:	9400      	str	r4, [sp, #0]
 80028b6:	f000 fd4d 	bl	8003354 <SSD1306_DrawLine>
			SSD1306_COLOR_WHITE);
}
 80028ba:	46c0      	nop			@ (mov r8, r8)
 80028bc:	46bd      	mov	sp, r7
 80028be:	b00b      	add	sp, #44	@ 0x2c
 80028c0:	bd90      	pop	{r4, r7, pc}
	...

080028c4 <draw_biffco_logo>:

void draw_biffco_logo(void) {
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b082      	sub	sp, #8
 80028c8:	af02      	add	r7, sp, #8

	// Outer thick rectangle (smaller height: 6  30)
	SSD1306_DrawRectangle(34, 6, 60, 30, SSD1306_COLOR_WHITE);
 80028ca:	2301      	movs	r3, #1
 80028cc:	9300      	str	r3, [sp, #0]
 80028ce:	231e      	movs	r3, #30
 80028d0:	223c      	movs	r2, #60	@ 0x3c
 80028d2:	2106      	movs	r1, #6
 80028d4:	2022      	movs	r0, #34	@ 0x22
 80028d6:	f000 fecc 	bl	8003672 <SSD1306_DrawRectangle>
	SSD1306_DrawRectangle(36, 8, 56, 26, SSD1306_COLOR_WHITE);
 80028da:	2301      	movs	r3, #1
 80028dc:	9300      	str	r3, [sp, #0]
 80028de:	231a      	movs	r3, #26
 80028e0:	2238      	movs	r2, #56	@ 0x38
 80028e2:	2108      	movs	r1, #8
 80028e4:	2024      	movs	r0, #36	@ 0x24
 80028e6:	f000 fec4 	bl	8003672 <SSD1306_DrawRectangle>

	// Diagonal slash (adjusted to fit inside shorter box)
	SSD1306_DrawLine(34, 6, 94, 30, SSD1306_COLOR_WHITE);
 80028ea:	2301      	movs	r3, #1
 80028ec:	9300      	str	r3, [sp, #0]
 80028ee:	231e      	movs	r3, #30
 80028f0:	225e      	movs	r2, #94	@ 0x5e
 80028f2:	2106      	movs	r1, #6
 80028f4:	2022      	movs	r0, #34	@ 0x22
 80028f6:	f000 fd2d 	bl	8003354 <SSD1306_DrawLine>
	SSD1306_DrawLine(36, 8, 92, 28, SSD1306_COLOR_WHITE);
 80028fa:	2301      	movs	r3, #1
 80028fc:	9300      	str	r3, [sp, #0]
 80028fe:	231c      	movs	r3, #28
 8002900:	225c      	movs	r2, #92	@ 0x5c
 8002902:	2108      	movs	r1, #8
 8002904:	2024      	movs	r0, #36	@ 0x24
 8002906:	f000 fd25 	bl	8003354 <SSD1306_DrawLine>

	// Big center B (moved upward so it stays inside box)
	SSD1306_GotoXY(58, 12);
 800290a:	210c      	movs	r1, #12
 800290c:	203a      	movs	r0, #58	@ 0x3a
 800290e:	f000 fc61 	bl	80031d4 <SSD1306_GotoXY>
	SSD1306_Puts("B", &Font_11x18, SSD1306_COLOR_WHITE);
 8002912:	4904      	ldr	r1, [pc, #16]	@ (8002924 <draw_biffco_logo+0x60>)
 8002914:	4b04      	ldr	r3, [pc, #16]	@ (8002928 <draw_biffco_logo+0x64>)
 8002916:	2201      	movs	r2, #1
 8002918:	0018      	movs	r0, r3
 800291a:	f000 fcf5 	bl	8003308 <SSD1306_Puts>
}
 800291e:	46c0      	nop			@ (mov r8, r8)
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}
 8002924:	20000008 	.word	0x20000008
 8002928:	0800ace4 	.word	0x0800ace4

0800292c <display_logo>:

void display_logo(void) {
 800292c:	b580      	push	{r7, lr}
 800292e:	af00      	add	r7, sp, #0
	SSD1306_Clear();
 8002930:	f001 f8da 	bl	8003ae8 <SSD1306_Clear>

	// --- Draw correct logo based on sponsor ---
	if (sponsor_index == 0) {
 8002934:	4b18      	ldr	r3, [pc, #96]	@ (8002998 <display_logo+0x6c>)
 8002936:	781b      	ldrb	r3, [r3, #0]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d102      	bne.n	8002942 <display_logo+0x16>
		draw_dmc_logo();
 800293c:	f7ff ff2e 	bl	800279c <draw_dmc_logo>
 8002940:	e00c      	b.n	800295c <display_logo+0x30>
	} else if (sponsor_index == 1) {
 8002942:	4b15      	ldr	r3, [pc, #84]	@ (8002998 <display_logo+0x6c>)
 8002944:	781b      	ldrb	r3, [r3, #0]
 8002946:	2b01      	cmp	r3, #1
 8002948:	d102      	bne.n	8002950 <display_logo+0x24>
		draw_flux_capacitor();
 800294a:	f7ff ff49 	bl	80027e0 <draw_flux_capacitor>
 800294e:	e005      	b.n	800295c <display_logo+0x30>
	} else if (sponsor_index == 2) {
 8002950:	4b11      	ldr	r3, [pc, #68]	@ (8002998 <display_logo+0x6c>)
 8002952:	781b      	ldrb	r3, [r3, #0]
 8002954:	2b02      	cmp	r3, #2
 8002956:	d101      	bne.n	800295c <display_logo+0x30>
		draw_biffco_logo();
 8002958:	f7ff ffb4 	bl	80028c4 <draw_biffco_logo>
	}

	SSD1306_GotoXY(10, 40);
 800295c:	2128      	movs	r1, #40	@ 0x28
 800295e:	200a      	movs	r0, #10
 8002960:	f000 fc38 	bl	80031d4 <SSD1306_GotoXY>
	SSD1306_Puts("Sponsored by:", &Font_7x10, SSD1306_COLOR_WHITE);
 8002964:	490d      	ldr	r1, [pc, #52]	@ (800299c <display_logo+0x70>)
 8002966:	4b0e      	ldr	r3, [pc, #56]	@ (80029a0 <display_logo+0x74>)
 8002968:	2201      	movs	r2, #1
 800296a:	0018      	movs	r0, r3
 800296c:	f000 fccc 	bl	8003308 <SSD1306_Puts>

	// Sponsor name (bottom)
	SSD1306_GotoXY(10, 52);
 8002970:	2134      	movs	r1, #52	@ 0x34
 8002972:	200a      	movs	r0, #10
 8002974:	f000 fc2e 	bl	80031d4 <SSD1306_GotoXY>
	SSD1306_Puts(sponsors[sponsor_index], &Font_7x10, SSD1306_COLOR_WHITE);
 8002978:	4b07      	ldr	r3, [pc, #28]	@ (8002998 <display_logo+0x6c>)
 800297a:	781b      	ldrb	r3, [r3, #0]
 800297c:	001a      	movs	r2, r3
 800297e:	4b09      	ldr	r3, [pc, #36]	@ (80029a4 <display_logo+0x78>)
 8002980:	0092      	lsls	r2, r2, #2
 8002982:	58d3      	ldr	r3, [r2, r3]
 8002984:	4905      	ldr	r1, [pc, #20]	@ (800299c <display_logo+0x70>)
 8002986:	2201      	movs	r2, #1
 8002988:	0018      	movs	r0, r3
 800298a:	f000 fcbd 	bl	8003308 <SSD1306_Puts>

	SSD1306_UpdateScreen();
 800298e:	f000 fb55 	bl	800303c <SSD1306_UpdateScreen>
}
 8002992:	46c0      	nop			@ (mov r8, r8)
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}
 8002998:	20000250 	.word	0x20000250
 800299c:	20000000 	.word	0x20000000
 80029a0:	0800ace8 	.word	0x0800ace8
 80029a4:	20000014 	.word	0x20000014

080029a8 <display_lap_times>:

void display_lap_times(void) {
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b088      	sub	sp, #32
 80029ac:	af00      	add	r7, sp, #0
	SSD1306_Clear();
 80029ae:	f001 f89b 	bl	8003ae8 <SSD1306_Clear>
	char buf[32];

	// ---------- LAP 1 ----------
	snprintf(buf, sizeof(buf), "Lap1: 12.3 sec");     // <-- change here
 80029b2:	4a33      	ldr	r2, [pc, #204]	@ (8002a80 <display_lap_times+0xd8>)
 80029b4:	003b      	movs	r3, r7
 80029b6:	2120      	movs	r1, #32
 80029b8:	0018      	movs	r0, r3
 80029ba:	f007 fc7b 	bl	800a2b4 <sniprintf>
	SSD1306_GotoXY(5, 0);
 80029be:	2100      	movs	r1, #0
 80029c0:	2005      	movs	r0, #5
 80029c2:	f000 fc07 	bl	80031d4 <SSD1306_GotoXY>
	SSD1306_Puts(buf, &Font_7x10, 1);
 80029c6:	492f      	ldr	r1, [pc, #188]	@ (8002a84 <display_lap_times+0xdc>)
 80029c8:	003b      	movs	r3, r7
 80029ca:	2201      	movs	r2, #1
 80029cc:	0018      	movs	r0, r3
 80029ce:	f000 fc9b 	bl	8003308 <SSD1306_Puts>

	snprintf(buf, sizeof(buf), "Avg Speed:0.25m/s");  // <-- and here
 80029d2:	4a2d      	ldr	r2, [pc, #180]	@ (8002a88 <display_lap_times+0xe0>)
 80029d4:	003b      	movs	r3, r7
 80029d6:	2120      	movs	r1, #32
 80029d8:	0018      	movs	r0, r3
 80029da:	f007 fc6b 	bl	800a2b4 <sniprintf>
	SSD1306_GotoXY(5, 10);
 80029de:	210a      	movs	r1, #10
 80029e0:	2005      	movs	r0, #5
 80029e2:	f000 fbf7 	bl	80031d4 <SSD1306_GotoXY>
	SSD1306_Puts(buf, &Font_7x10, 1);
 80029e6:	4927      	ldr	r1, [pc, #156]	@ (8002a84 <display_lap_times+0xdc>)
 80029e8:	003b      	movs	r3, r7
 80029ea:	2201      	movs	r2, #1
 80029ec:	0018      	movs	r0, r3
 80029ee:	f000 fc8b 	bl	8003308 <SSD1306_Puts>

	// ---------- LAP 2 ----------
	snprintf(buf, sizeof(buf), "Lap2: 15.8 sec");     // <-- change here
 80029f2:	4a26      	ldr	r2, [pc, #152]	@ (8002a8c <display_lap_times+0xe4>)
 80029f4:	003b      	movs	r3, r7
 80029f6:	2120      	movs	r1, #32
 80029f8:	0018      	movs	r0, r3
 80029fa:	f007 fc5b 	bl	800a2b4 <sniprintf>
	SSD1306_GotoXY(5, 20);
 80029fe:	2114      	movs	r1, #20
 8002a00:	2005      	movs	r0, #5
 8002a02:	f000 fbe7 	bl	80031d4 <SSD1306_GotoXY>
	SSD1306_Puts(buf, &Font_7x10, 1);
 8002a06:	491f      	ldr	r1, [pc, #124]	@ (8002a84 <display_lap_times+0xdc>)
 8002a08:	003b      	movs	r3, r7
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	0018      	movs	r0, r3
 8002a0e:	f000 fc7b 	bl	8003308 <SSD1306_Puts>

	snprintf(buf, sizeof(buf), "Avg Speed:0.30m/s");  // <-- and here
 8002a12:	4a1f      	ldr	r2, [pc, #124]	@ (8002a90 <display_lap_times+0xe8>)
 8002a14:	003b      	movs	r3, r7
 8002a16:	2120      	movs	r1, #32
 8002a18:	0018      	movs	r0, r3
 8002a1a:	f007 fc4b 	bl	800a2b4 <sniprintf>
	SSD1306_GotoXY(5, 30);
 8002a1e:	211e      	movs	r1, #30
 8002a20:	2005      	movs	r0, #5
 8002a22:	f000 fbd7 	bl	80031d4 <SSD1306_GotoXY>
	SSD1306_Puts(buf, &Font_7x10, 1);
 8002a26:	4917      	ldr	r1, [pc, #92]	@ (8002a84 <display_lap_times+0xdc>)
 8002a28:	003b      	movs	r3, r7
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	0018      	movs	r0, r3
 8002a2e:	f000 fc6b 	bl	8003308 <SSD1306_Puts>

	// ---------- LAP 3 ----------
	snprintf(buf, sizeof(buf), "Lap3: 9.6 sec");      // <-- change here
 8002a32:	4a18      	ldr	r2, [pc, #96]	@ (8002a94 <display_lap_times+0xec>)
 8002a34:	003b      	movs	r3, r7
 8002a36:	2120      	movs	r1, #32
 8002a38:	0018      	movs	r0, r3
 8002a3a:	f007 fc3b 	bl	800a2b4 <sniprintf>
	SSD1306_GotoXY(5, 40);
 8002a3e:	2128      	movs	r1, #40	@ 0x28
 8002a40:	2005      	movs	r0, #5
 8002a42:	f000 fbc7 	bl	80031d4 <SSD1306_GotoXY>
	SSD1306_Puts(buf, &Font_7x10, 1);
 8002a46:	490f      	ldr	r1, [pc, #60]	@ (8002a84 <display_lap_times+0xdc>)
 8002a48:	003b      	movs	r3, r7
 8002a4a:	2201      	movs	r2, #1
 8002a4c:	0018      	movs	r0, r3
 8002a4e:	f000 fc5b 	bl	8003308 <SSD1306_Puts>

	snprintf(buf, sizeof(buf), "Avg Speed:0.40m/s");  // <-- and here
 8002a52:	4a11      	ldr	r2, [pc, #68]	@ (8002a98 <display_lap_times+0xf0>)
 8002a54:	003b      	movs	r3, r7
 8002a56:	2120      	movs	r1, #32
 8002a58:	0018      	movs	r0, r3
 8002a5a:	f007 fc2b 	bl	800a2b4 <sniprintf>
	SSD1306_GotoXY(5, 50);
 8002a5e:	2132      	movs	r1, #50	@ 0x32
 8002a60:	2005      	movs	r0, #5
 8002a62:	f000 fbb7 	bl	80031d4 <SSD1306_GotoXY>
	SSD1306_Puts(buf, &Font_7x10, 1);
 8002a66:	4907      	ldr	r1, [pc, #28]	@ (8002a84 <display_lap_times+0xdc>)
 8002a68:	003b      	movs	r3, r7
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	0018      	movs	r0, r3
 8002a6e:	f000 fc4b 	bl	8003308 <SSD1306_Puts>

	SSD1306_UpdateScreen();
 8002a72:	f000 fae3 	bl	800303c <SSD1306_UpdateScreen>
}
 8002a76:	46c0      	nop			@ (mov r8, r8)
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	b008      	add	sp, #32
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	46c0      	nop			@ (mov r8, r8)
 8002a80:	0800acf8 	.word	0x0800acf8
 8002a84:	20000000 	.word	0x20000000
 8002a88:	0800ad08 	.word	0x0800ad08
 8002a8c:	0800ad1c 	.word	0x0800ad1c
 8002a90:	0800ad2c 	.word	0x0800ad2c
 8002a94:	0800ad40 	.word	0x0800ad40
 8002a98:	0800ad50 	.word	0x0800ad50

08002a9c <blink_logo_led>:

void blink_logo_led(uint8_t times) {
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b084      	sub	sp, #16
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	0002      	movs	r2, r0
 8002aa4:	1dfb      	adds	r3, r7, #7
 8002aa6:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < times; i++) {
 8002aa8:	230f      	movs	r3, #15
 8002aaa:	18fb      	adds	r3, r7, r3
 8002aac:	2200      	movs	r2, #0
 8002aae:	701a      	strb	r2, [r3, #0]
 8002ab0:	e019      	b.n	8002ae6 <blink_logo_led+0x4a>
		HAL_GPIO_WritePin(LOGO_LED_GPIO_PORT, LOGO_LED_PIN, GPIO_PIN_SET);
 8002ab2:	4b13      	ldr	r3, [pc, #76]	@ (8002b00 <blink_logo_led+0x64>)
 8002ab4:	2201      	movs	r2, #1
 8002ab6:	2140      	movs	r1, #64	@ 0x40
 8002ab8:	0018      	movs	r0, r3
 8002aba:	f001 fdba 	bl	8004632 <HAL_GPIO_WritePin>
		osDelay(500); // LED ON  500 ms
 8002abe:	23fa      	movs	r3, #250	@ 0xfa
 8002ac0:	005b      	lsls	r3, r3, #1
 8002ac2:	0018      	movs	r0, r3
 8002ac4:	f005 faa2 	bl	800800c <osDelay>

		HAL_GPIO_WritePin(LOGO_LED_GPIO_PORT, LOGO_LED_PIN, GPIO_PIN_RESET);
 8002ac8:	4b0d      	ldr	r3, [pc, #52]	@ (8002b00 <blink_logo_led+0x64>)
 8002aca:	2200      	movs	r2, #0
 8002acc:	2140      	movs	r1, #64	@ 0x40
 8002ace:	0018      	movs	r0, r3
 8002ad0:	f001 fdaf 	bl	8004632 <HAL_GPIO_WritePin>
		osDelay(250); // LED OFF 250 ms
 8002ad4:	20fa      	movs	r0, #250	@ 0xfa
 8002ad6:	f005 fa99 	bl	800800c <osDelay>
	for (uint8_t i = 0; i < times; i++) {
 8002ada:	210f      	movs	r1, #15
 8002adc:	187b      	adds	r3, r7, r1
 8002ade:	781a      	ldrb	r2, [r3, #0]
 8002ae0:	187b      	adds	r3, r7, r1
 8002ae2:	3201      	adds	r2, #1
 8002ae4:	701a      	strb	r2, [r3, #0]
 8002ae6:	230f      	movs	r3, #15
 8002ae8:	18fa      	adds	r2, r7, r3
 8002aea:	1dfb      	adds	r3, r7, #7
 8002aec:	7812      	ldrb	r2, [r2, #0]
 8002aee:	781b      	ldrb	r3, [r3, #0]
 8002af0:	429a      	cmp	r2, r3
 8002af2:	d3de      	bcc.n	8002ab2 <blink_logo_led+0x16>
	}
}
 8002af4:	46c0      	nop			@ (mov r8, r8)
 8002af6:	46c0      	nop			@ (mov r8, r8)
 8002af8:	46bd      	mov	sp, r7
 8002afa:	b004      	add	sp, #16
 8002afc:	bd80      	pop	{r7, pc}
 8002afe:	46c0      	nop			@ (mov r8, r8)
 8002b00:	48000400 	.word	0x48000400

08002b04 <poll_buttons>:

void poll_buttons(void) {
 8002b04:	b590      	push	{r4, r7, lr}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
	static uint8_t btn1_prev = 0;
	static uint8_t btn2_prev = 0;
	static uint8_t btn3_prev = 0;
	static uint8_t btn4_prev = 0;
	uint32_t t = HAL_GetTick();
 8002b0a:	f001 fb45 	bl	8004198 <HAL_GetTick>
 8002b0e:	0003      	movs	r3, r0
 8002b10:	607b      	str	r3, [r7, #4]

	uint8_t btn1_now = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 8002b12:	1cfc      	adds	r4, r7, #3
 8002b14:	2390      	movs	r3, #144	@ 0x90
 8002b16:	05db      	lsls	r3, r3, #23
 8002b18:	2101      	movs	r1, #1
 8002b1a:	0018      	movs	r0, r3
 8002b1c:	f001 fd6c 	bl	80045f8 <HAL_GPIO_ReadPin>
 8002b20:	0003      	movs	r3, r0
 8002b22:	7023      	strb	r3, [r4, #0]
	uint8_t btn2_now = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1);
 8002b24:	1cbc      	adds	r4, r7, #2
 8002b26:	2390      	movs	r3, #144	@ 0x90
 8002b28:	05db      	lsls	r3, r3, #23
 8002b2a:	2102      	movs	r1, #2
 8002b2c:	0018      	movs	r0, r3
 8002b2e:	f001 fd63 	bl	80045f8 <HAL_GPIO_ReadPin>
 8002b32:	0003      	movs	r3, r0
 8002b34:	7023      	strb	r3, [r4, #0]
	uint8_t btn3_now = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4);
 8002b36:	1c7c      	adds	r4, r7, #1
 8002b38:	2390      	movs	r3, #144	@ 0x90
 8002b3a:	05db      	lsls	r3, r3, #23
 8002b3c:	2110      	movs	r1, #16
 8002b3e:	0018      	movs	r0, r3
 8002b40:	f001 fd5a 	bl	80045f8 <HAL_GPIO_ReadPin>
 8002b44:	0003      	movs	r3, r0
 8002b46:	7023      	strb	r3, [r4, #0]
	uint8_t btn4_now = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0);
 8002b48:	003c      	movs	r4, r7
 8002b4a:	4b45      	ldr	r3, [pc, #276]	@ (8002c60 <poll_buttons+0x15c>)
 8002b4c:	2101      	movs	r1, #1
 8002b4e:	0018      	movs	r0, r3
 8002b50:	f001 fd52 	bl	80045f8 <HAL_GPIO_ReadPin>
 8002b54:	0003      	movs	r3, r0
 8002b56:	7023      	strb	r3, [r4, #0]

	// Button 1: Display company logo
	if (btn1_now == GPIO_PIN_SET && btn1_prev == 0
 8002b58:	1cfb      	adds	r3, r7, #3
 8002b5a:	781b      	ldrb	r3, [r3, #0]
 8002b5c:	2b01      	cmp	r3, #1
 8002b5e:	d11f      	bne.n	8002ba0 <poll_buttons+0x9c>
 8002b60:	4b40      	ldr	r3, [pc, #256]	@ (8002c64 <poll_buttons+0x160>)
 8002b62:	781b      	ldrb	r3, [r3, #0]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d11b      	bne.n	8002ba0 <poll_buttons+0x9c>
			&& (t - btn1_last > DEBOUNCE_MS)) {
 8002b68:	4b3f      	ldr	r3, [pc, #252]	@ (8002c68 <poll_buttons+0x164>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	687a      	ldr	r2, [r7, #4]
 8002b6e:	1ad3      	subs	r3, r2, r3
 8002b70:	2bc8      	cmp	r3, #200	@ 0xc8
 8002b72:	d915      	bls.n	8002ba0 <poll_buttons+0x9c>

		is_sponsor_loop = false; // we dont want to loop through
 8002b74:	4b3d      	ldr	r3, [pc, #244]	@ (8002c6c <poll_buttons+0x168>)
 8002b76:	2200      	movs	r2, #0
 8002b78:	701a      	strb	r2, [r3, #0]
		// move to next sponsor
		sponsor_index = (sponsor_index + 1) % 3;
 8002b7a:	4b3d      	ldr	r3, [pc, #244]	@ (8002c70 <poll_buttons+0x16c>)
 8002b7c:	781b      	ldrb	r3, [r3, #0]
 8002b7e:	3301      	adds	r3, #1
 8002b80:	2103      	movs	r1, #3
 8002b82:	0018      	movs	r0, r3
 8002b84:	f7fd fc3a 	bl	80003fc <__aeabi_idivmod>
 8002b88:	000b      	movs	r3, r1
 8002b8a:	b2da      	uxtb	r2, r3
 8002b8c:	4b38      	ldr	r3, [pc, #224]	@ (8002c70 <poll_buttons+0x16c>)
 8002b8e:	701a      	strb	r2, [r3, #0]
		display_logo();
 8002b90:	f7ff fecc 	bl	800292c <display_logo>

		blink_logo_led(2);  // shorter blink for sponsor switch
 8002b94:	2002      	movs	r0, #2
 8002b96:	f7ff ff81 	bl	8002a9c <blink_logo_led>
		btn1_last = t;
 8002b9a:	4b33      	ldr	r3, [pc, #204]	@ (8002c68 <poll_buttons+0x164>)
 8002b9c:	687a      	ldr	r2, [r7, #4]
 8002b9e:	601a      	str	r2, [r3, #0]
	}

	btn1_prev = btn1_now;
 8002ba0:	4b30      	ldr	r3, [pc, #192]	@ (8002c64 <poll_buttons+0x160>)
 8002ba2:	1cfa      	adds	r2, r7, #3
 8002ba4:	7812      	ldrb	r2, [r2, #0]
 8002ba6:	701a      	strb	r2, [r3, #0]

	// Button 2: Display lap times
	if (btn2_now == GPIO_PIN_SET && btn2_prev == 0
 8002ba8:	1cbb      	adds	r3, r7, #2
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	2b01      	cmp	r3, #1
 8002bae:	d111      	bne.n	8002bd4 <poll_buttons+0xd0>
 8002bb0:	4b30      	ldr	r3, [pc, #192]	@ (8002c74 <poll_buttons+0x170>)
 8002bb2:	781b      	ldrb	r3, [r3, #0]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d10d      	bne.n	8002bd4 <poll_buttons+0xd0>
			&& (t - btn2_last > DEBOUNCE_MS)) {
 8002bb8:	4b2f      	ldr	r3, [pc, #188]	@ (8002c78 <poll_buttons+0x174>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	687a      	ldr	r2, [r7, #4]
 8002bbe:	1ad3      	subs	r3, r2, r3
 8002bc0:	2bc8      	cmp	r3, #200	@ 0xc8
 8002bc2:	d907      	bls.n	8002bd4 <poll_buttons+0xd0>
		is_sponsor_loop = false;
 8002bc4:	4b29      	ldr	r3, [pc, #164]	@ (8002c6c <poll_buttons+0x168>)
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	701a      	strb	r2, [r3, #0]
		display_lap_times();
 8002bca:	f7ff feed 	bl	80029a8 <display_lap_times>
		btn2_last = t;
 8002bce:	4b2a      	ldr	r3, [pc, #168]	@ (8002c78 <poll_buttons+0x174>)
 8002bd0:	687a      	ldr	r2, [r7, #4]
 8002bd2:	601a      	str	r2, [r3, #0]

	}
	btn2_prev = btn2_now;
 8002bd4:	4b27      	ldr	r3, [pc, #156]	@ (8002c74 <poll_buttons+0x170>)
 8002bd6:	1cba      	adds	r2, r7, #2
 8002bd8:	7812      	ldrb	r2, [r2, #0]
 8002bda:	701a      	strb	r2, [r3, #0]

	// Button 3: Display logo and move forward
	if (btn3_now == GPIO_PIN_SET && btn3_prev == 0
 8002bdc:	1c7b      	adds	r3, r7, #1
 8002bde:	781b      	ldrb	r3, [r3, #0]
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d11a      	bne.n	8002c1a <poll_buttons+0x116>
 8002be4:	4b25      	ldr	r3, [pc, #148]	@ (8002c7c <poll_buttons+0x178>)
 8002be6:	781b      	ldrb	r3, [r3, #0]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d116      	bne.n	8002c1a <poll_buttons+0x116>
			&& (t - btn3_last > DEBOUNCE_MS)) {
 8002bec:	4b24      	ldr	r3, [pc, #144]	@ (8002c80 <poll_buttons+0x17c>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	687a      	ldr	r2, [r7, #4]
 8002bf2:	1ad3      	subs	r3, r2, r3
 8002bf4:	2bc8      	cmp	r3, #200	@ 0xc8
 8002bf6:	d910      	bls.n	8002c1a <poll_buttons+0x116>
		if (moving_forward) {
 8002bf8:	4b22      	ldr	r3, [pc, #136]	@ (8002c84 <poll_buttons+0x180>)
 8002bfa:	781b      	ldrb	r3, [r3, #0]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d003      	beq.n	8002c08 <poll_buttons+0x104>
			moving_forward = 0;
 8002c00:	4b20      	ldr	r3, [pc, #128]	@ (8002c84 <poll_buttons+0x180>)
 8002c02:	2200      	movs	r2, #0
 8002c04:	701a      	strb	r2, [r3, #0]
 8002c06:	e002      	b.n	8002c0e <poll_buttons+0x10a>
		} else {
			moving_forward = 1;
 8002c08:	4b1e      	ldr	r3, [pc, #120]	@ (8002c84 <poll_buttons+0x180>)
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	701a      	strb	r2, [r3, #0]
		}
//		moving_forward = moving_forward==1 ? 0 : 1;

		is_sponsor_loop = true;
 8002c0e:	4b17      	ldr	r3, [pc, #92]	@ (8002c6c <poll_buttons+0x168>)
 8002c10:	2201      	movs	r2, #1
 8002c12:	701a      	strb	r2, [r3, #0]

		btn3_last = t;
 8002c14:	4b1a      	ldr	r3, [pc, #104]	@ (8002c80 <poll_buttons+0x17c>)
 8002c16:	687a      	ldr	r2, [r7, #4]
 8002c18:	601a      	str	r2, [r3, #0]
	}
	btn3_prev = btn3_now;
 8002c1a:	4b18      	ldr	r3, [pc, #96]	@ (8002c7c <poll_buttons+0x178>)
 8002c1c:	1c7a      	adds	r2, r7, #1
 8002c1e:	7812      	ldrb	r2, [r2, #0]
 8002c20:	701a      	strb	r2, [r3, #0]

	// Button 4: Return to main menu
	if (btn4_now == GPIO_PIN_SET && btn4_prev == 0
 8002c22:	003b      	movs	r3, r7
 8002c24:	781b      	ldrb	r3, [r3, #0]
 8002c26:	2b01      	cmp	r3, #1
 8002c28:	d111      	bne.n	8002c4e <poll_buttons+0x14a>
 8002c2a:	4b17      	ldr	r3, [pc, #92]	@ (8002c88 <poll_buttons+0x184>)
 8002c2c:	781b      	ldrb	r3, [r3, #0]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d10d      	bne.n	8002c4e <poll_buttons+0x14a>
			&& (t - btn4_last > DEBOUNCE_MS)) {
 8002c32:	4b16      	ldr	r3, [pc, #88]	@ (8002c8c <poll_buttons+0x188>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	687a      	ldr	r2, [r7, #4]
 8002c38:	1ad3      	subs	r3, r2, r3
 8002c3a:	2bc8      	cmp	r3, #200	@ 0xc8
 8002c3c:	d907      	bls.n	8002c4e <poll_buttons+0x14a>
		is_sponsor_loop = false;
 8002c3e:	4b0b      	ldr	r3, [pc, #44]	@ (8002c6c <poll_buttons+0x168>)
 8002c40:	2200      	movs	r2, #0
 8002c42:	701a      	strb	r2, [r3, #0]
		display_menu();   // redraw the selection screen
 8002c44:	f7ff fd6e 	bl	8002724 <display_menu>
		btn4_last = t;
 8002c48:	4b10      	ldr	r3, [pc, #64]	@ (8002c8c <poll_buttons+0x188>)
 8002c4a:	687a      	ldr	r2, [r7, #4]
 8002c4c:	601a      	str	r2, [r3, #0]
	}
	btn4_prev = btn4_now;
 8002c4e:	4b0e      	ldr	r3, [pc, #56]	@ (8002c88 <poll_buttons+0x184>)
 8002c50:	003a      	movs	r2, r7
 8002c52:	7812      	ldrb	r2, [r2, #0]
 8002c54:	701a      	strb	r2, [r3, #0]
}
 8002c56:	46c0      	nop			@ (mov r8, r8)
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	b003      	add	sp, #12
 8002c5c:	bd90      	pop	{r4, r7, pc}
 8002c5e:	46c0      	nop			@ (mov r8, r8)
 8002c60:	48000400 	.word	0x48000400
 8002c64:	20000258 	.word	0x20000258
 8002c68:	20000230 	.word	0x20000230
 8002c6c:	20000251 	.word	0x20000251
 8002c70:	20000250 	.word	0x20000250
 8002c74:	20000259 	.word	0x20000259
 8002c78:	20000234 	.word	0x20000234
 8002c7c:	2000025a 	.word	0x2000025a
 8002c80:	20000238 	.word	0x20000238
 8002c84:	2000022c 	.word	0x2000022c
 8002c88:	2000025b 	.word	0x2000025b
 8002c8c:	2000023c 	.word	0x2000023c

08002c90 <lineFollowingTask>:
 * @brief  Function implementing the lineFollowing thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_lineFollowingTask */
void lineFollowingTask(void *argument) {
 8002c90:	b580      	push	{r7, lr}
 8002c92:	b082      	sub	sp, #8
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */
	/* Infinite loop */
	for (;;) {
		line_following_loop(&htim3);
 8002c98:	4b04      	ldr	r3, [pc, #16]	@ (8002cac <lineFollowingTask+0x1c>)
 8002c9a:	0018      	movs	r0, r3
 8002c9c:	f7fe ffb8 	bl	8001c10 <line_following_loop>
		osDelay(10);
 8002ca0:	200a      	movs	r0, #10
 8002ca2:	f005 f9b3 	bl	800800c <osDelay>
		line_following_loop(&htim3);
 8002ca6:	46c0      	nop			@ (mov r8, r8)
 8002ca8:	e7f6      	b.n	8002c98 <lineFollowingTask+0x8>
 8002caa:	46c0      	nop			@ (mov r8, r8)
 8002cac:	2000014c 	.word	0x2000014c

08002cb0 <buttonPollTask>:
 * @brief Function implementing the buttonPoll thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_buttonPollTask */
void buttonPollTask(void *argument) {
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b082      	sub	sp, #8
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN buttonPollTask */
	/* Infinite loop */
	for (;;) {
		poll_buttons();
 8002cb8:	f7ff ff24 	bl	8002b04 <poll_buttons>
		osDelay(50);
 8002cbc:	2032      	movs	r0, #50	@ 0x32
 8002cbe:	f005 f9a5 	bl	800800c <osDelay>
		poll_buttons();
 8002cc2:	46c0      	nop			@ (mov r8, r8)
 8002cc4:	e7f8      	b.n	8002cb8 <buttonPollTask+0x8>
	...

08002cc8 <ultrasonicTask>:
 * @brief Function implementing the ultrasonicLoop thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_ultrasonicTask */
void ultrasonicTask(void *argument) {
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b082      	sub	sp, #8
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN ultrasonicTask */
	/* Infinite loop */
	for (;;) {
		HCSR04_Read();
 8002cd0:	f7ff f9fc 	bl	80020cc <HCSR04_Read>
		osDelay(200);
 8002cd4:	20c8      	movs	r0, #200	@ 0xc8
 8002cd6:	f005 f999 	bl	800800c <osDelay>
		if (Distance < 15) {
 8002cda:	4b06      	ldr	r3, [pc, #24]	@ (8002cf4 <ultrasonicTask+0x2c>)
 8002cdc:	881b      	ldrh	r3, [r3, #0]
 8002cde:	2b0e      	cmp	r3, #14
 8002ce0:	d803      	bhi.n	8002cea <ultrasonicTask+0x22>
			object_in_path = true;
 8002ce2:	4b05      	ldr	r3, [pc, #20]	@ (8002cf8 <ultrasonicTask+0x30>)
 8002ce4:	2201      	movs	r2, #1
 8002ce6:	701a      	strb	r2, [r3, #0]
 8002ce8:	e7f2      	b.n	8002cd0 <ultrasonicTask+0x8>
		} else {
			object_in_path = false;
 8002cea:	4b03      	ldr	r3, [pc, #12]	@ (8002cf8 <ultrasonicTask+0x30>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	701a      	strb	r2, [r3, #0]
		HCSR04_Read();
 8002cf0:	e7ee      	b.n	8002cd0 <ultrasonicTask+0x8>
 8002cf2:	46c0      	nop			@ (mov r8, r8)
 8002cf4:	2000024e 	.word	0x2000024e
 8002cf8:	2000022d 	.word	0x2000022d

08002cfc <sponsorsTask>:
 * @brief Function implementing the sponsors thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_sponsorsTask */
void sponsorsTask(void *argument) {
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b082      	sub	sp, #8
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN sponsorsTask */
	/* Infinite loop */
	for (;;) {
		if (is_sponsor_loop) {
 8002d04:	4b14      	ldr	r3, [pc, #80]	@ (8002d58 <sponsorsTask+0x5c>)
 8002d06:	781b      	ldrb	r3, [r3, #0]
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d021      	beq.n	8002d50 <sponsorsTask+0x54>
			if (sponsor_loop_index == 0) {
 8002d0c:	4b13      	ldr	r3, [pc, #76]	@ (8002d5c <sponsorsTask+0x60>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d10c      	bne.n	8002d2e <sponsorsTask+0x32>
				display_logo();
 8002d14:	f7ff fe0a 	bl	800292c <display_logo>
				// move to next sponsor
				sponsor_index = (sponsor_index + 1) % 3;
 8002d18:	4b11      	ldr	r3, [pc, #68]	@ (8002d60 <sponsorsTask+0x64>)
 8002d1a:	781b      	ldrb	r3, [r3, #0]
 8002d1c:	3301      	adds	r3, #1
 8002d1e:	2103      	movs	r1, #3
 8002d20:	0018      	movs	r0, r3
 8002d22:	f7fd fb6b 	bl	80003fc <__aeabi_idivmod>
 8002d26:	000b      	movs	r3, r1
 8002d28:	b2da      	uxtb	r2, r3
 8002d2a:	4b0d      	ldr	r3, [pc, #52]	@ (8002d60 <sponsorsTask+0x64>)
 8002d2c:	701a      	strb	r2, [r3, #0]
			}
			if (sponsor_loop_index >=50) {
 8002d2e:	4b0b      	ldr	r3, [pc, #44]	@ (8002d5c <sponsorsTask+0x60>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	2b31      	cmp	r3, #49	@ 0x31
 8002d34:	dd03      	ble.n	8002d3e <sponsorsTask+0x42>
				sponsor_loop_index = 0;
 8002d36:	4b09      	ldr	r3, [pc, #36]	@ (8002d5c <sponsorsTask+0x60>)
 8002d38:	2200      	movs	r2, #0
 8002d3a:	601a      	str	r2, [r3, #0]
 8002d3c:	e004      	b.n	8002d48 <sponsorsTask+0x4c>
			} else {
				sponsor_loop_index += 1;
 8002d3e:	4b07      	ldr	r3, [pc, #28]	@ (8002d5c <sponsorsTask+0x60>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	1c5a      	adds	r2, r3, #1
 8002d44:	4b05      	ldr	r3, [pc, #20]	@ (8002d5c <sponsorsTask+0x60>)
 8002d46:	601a      	str	r2, [r3, #0]
			}
			osDelay(100);
 8002d48:	2064      	movs	r0, #100	@ 0x64
 8002d4a:	f005 f95f 	bl	800800c <osDelay>
 8002d4e:	e7d9      	b.n	8002d04 <sponsorsTask+0x8>
		} else {
			osDelay(100);
 8002d50:	2064      	movs	r0, #100	@ 0x64
 8002d52:	f005 f95b 	bl	800800c <osDelay>
		if (is_sponsor_loop) {
 8002d56:	e7d5      	b.n	8002d04 <sponsorsTask+0x8>
 8002d58:	20000251 	.word	0x20000251
 8002d5c:	20000254 	.word	0x20000254
 8002d60:	20000250 	.word	0x20000250

08002d64 <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b082      	sub	sp, #8
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM6) {
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	4a04      	ldr	r2, [pc, #16]	@ (8002d84 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	d101      	bne.n	8002d7a <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8002d76:	f001 f9fd 	bl	8004174 <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 8002d7a:	46c0      	nop			@ (mov r8, r8)
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	b002      	add	sp, #8
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	46c0      	nop			@ (mov r8, r8)
 8002d84:	40001000 	.word	0x40001000

08002d88 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d8c:	b672      	cpsid	i
}
 8002d8e:	46c0      	nop			@ (mov r8, r8)
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002d90:	46c0      	nop			@ (mov r8, r8)
 8002d92:	e7fd      	b.n	8002d90 <Error_Handler+0x8>

08002d94 <move_forwards>:
 */

#include "motor_control.h"
#include "ssd1306.h"

void move_forwards(TIM_HandleTypeDef *htim) {
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b082      	sub	sp, #8
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, FORWARDS_LEFT_MOTOR_SPEED); // Left
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	22c8      	movs	r2, #200	@ 0xc8
 8002da2:	0052      	lsls	r2, r2, #1
 8002da4:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, FORWARDS_RIGHT_MOTOR_SPEED); // Right
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	22c8      	movs	r2, #200	@ 0xc8
 8002dac:	0052      	lsls	r2, r2, #1
 8002dae:	639a      	str	r2, [r3, #56]	@ 0x38
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET); // Left DIR = forward
 8002db0:	2390      	movs	r3, #144	@ 0x90
 8002db2:	05db      	lsls	r3, r3, #23
 8002db4:	2200      	movs	r2, #0
 8002db6:	2140      	movs	r1, #64	@ 0x40
 8002db8:	0018      	movs	r0, r3
 8002dba:	f001 fc3a 	bl	8004632 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET); // Right DIR = forward
 8002dbe:	2390      	movs	r3, #144	@ 0x90
 8002dc0:	05db      	lsls	r3, r3, #23
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	2180      	movs	r1, #128	@ 0x80
 8002dc6:	0018      	movs	r0, r3
 8002dc8:	f001 fc33 	bl	8004632 <HAL_GPIO_WritePin>
}
 8002dcc:	46c0      	nop			@ (mov r8, r8)
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	b002      	add	sp, #8
 8002dd2:	bd80      	pop	{r7, pc}

08002dd4 <veer_left>:

void veer_left(TIM_HandleTypeDef *htim, uint16_t veer_amount) {
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b082      	sub	sp, #8
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	6078      	str	r0, [r7, #4]
 8002ddc:	000a      	movs	r2, r1
 8002dde:	1cbb      	adds	r3, r7, #2
 8002de0:	801a      	strh	r2, [r3, #0]
	if (veer_amount == FORWARDS_LEFT_MOTOR_SPEED) {
 8002de2:	1cbb      	adds	r3, r7, #2
 8002de4:	881a      	ldrh	r2, [r3, #0]
 8002de6:	23c8      	movs	r3, #200	@ 0xc8
 8002de8:	005b      	lsls	r3, r3, #1
 8002dea:	429a      	cmp	r2, r3
 8002dec:	d103      	bne.n	8002df6 <veer_left+0x22>
		veer_amount = FORWARDS_LEFT_MOTOR_SPEED;
 8002dee:	1cbb      	adds	r3, r7, #2
 8002df0:	22c8      	movs	r2, #200	@ 0xc8
 8002df2:	0052      	lsls	r2, r2, #1
 8002df4:	801a      	strh	r2, [r3, #0]
	}
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, FORWARDS_LEFT_MOTOR_SPEED - veer_amount); // Left motor (slow)
 8002df6:	1cbb      	adds	r3, r7, #2
 8002df8:	881b      	ldrh	r3, [r3, #0]
 8002dfa:	22c8      	movs	r2, #200	@ 0xc8
 8002dfc:	0052      	lsls	r2, r2, #1
 8002dfe:	1ad2      	subs	r2, r2, r3
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, FORWARDS_RIGHT_MOTOR_SPEED); // Right motor (fast)
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	22c8      	movs	r2, #200	@ 0xc8
 8002e0c:	0052      	lsls	r2, r2, #1
 8002e0e:	639a      	str	r2, [r3, #56]	@ 0x38
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET); // Left DIR = forward
 8002e10:	2390      	movs	r3, #144	@ 0x90
 8002e12:	05db      	lsls	r3, r3, #23
 8002e14:	2200      	movs	r2, #0
 8002e16:	2140      	movs	r1, #64	@ 0x40
 8002e18:	0018      	movs	r0, r3
 8002e1a:	f001 fc0a 	bl	8004632 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET); // Right DIR = forward
 8002e1e:	2390      	movs	r3, #144	@ 0x90
 8002e20:	05db      	lsls	r3, r3, #23
 8002e22:	2200      	movs	r2, #0
 8002e24:	2180      	movs	r1, #128	@ 0x80
 8002e26:	0018      	movs	r0, r3
 8002e28:	f001 fc03 	bl	8004632 <HAL_GPIO_WritePin>
}
 8002e2c:	46c0      	nop			@ (mov r8, r8)
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	b002      	add	sp, #8
 8002e32:	bd80      	pop	{r7, pc}

08002e34 <veer_right>:

void veer_right(TIM_HandleTypeDef *htim, uint16_t veer_amount) {
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b082      	sub	sp, #8
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
 8002e3c:	000a      	movs	r2, r1
 8002e3e:	1cbb      	adds	r3, r7, #2
 8002e40:	801a      	strh	r2, [r3, #0]
	if (veer_amount == FORWARDS_RIGHT_MOTOR_SPEED) {
 8002e42:	1cbb      	adds	r3, r7, #2
 8002e44:	881a      	ldrh	r2, [r3, #0]
 8002e46:	23c8      	movs	r3, #200	@ 0xc8
 8002e48:	005b      	lsls	r3, r3, #1
 8002e4a:	429a      	cmp	r2, r3
 8002e4c:	d103      	bne.n	8002e56 <veer_right+0x22>
			veer_amount = FORWARDS_RIGHT_MOTOR_SPEED;
 8002e4e:	1cbb      	adds	r3, r7, #2
 8002e50:	22c8      	movs	r2, #200	@ 0xc8
 8002e52:	0052      	lsls	r2, r2, #1
 8002e54:	801a      	strh	r2, [r3, #0]
		}
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, FORWARDS_LEFT_MOTOR_SPEED); // Left motor (fast)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	22c8      	movs	r2, #200	@ 0xc8
 8002e5c:	0052      	lsls	r2, r2, #1
 8002e5e:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, FORWARDS_RIGHT_MOTOR_SPEED - veer_amount); // Right motor (slow)
 8002e60:	1cbb      	adds	r3, r7, #2
 8002e62:	881b      	ldrh	r3, [r3, #0]
 8002e64:	22c8      	movs	r2, #200	@ 0xc8
 8002e66:	0052      	lsls	r2, r2, #1
 8002e68:	1ad2      	subs	r2, r2, r3
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	639a      	str	r2, [r3, #56]	@ 0x38
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET); // Left DIR = forward
 8002e70:	2390      	movs	r3, #144	@ 0x90
 8002e72:	05db      	lsls	r3, r3, #23
 8002e74:	2200      	movs	r2, #0
 8002e76:	2140      	movs	r1, #64	@ 0x40
 8002e78:	0018      	movs	r0, r3
 8002e7a:	f001 fbda 	bl	8004632 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET); // Right DIR = forward
 8002e7e:	2390      	movs	r3, #144	@ 0x90
 8002e80:	05db      	lsls	r3, r3, #23
 8002e82:	2200      	movs	r2, #0
 8002e84:	2180      	movs	r1, #128	@ 0x80
 8002e86:	0018      	movs	r0, r3
 8002e88:	f001 fbd3 	bl	8004632 <HAL_GPIO_WritePin>
}
 8002e8c:	46c0      	nop			@ (mov r8, r8)
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	b002      	add	sp, #8
 8002e92:	bd80      	pop	{r7, pc}

08002e94 <stop_motors>:

void stop_motors(TIM_HandleTypeDef *htim) {
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b082      	sub	sp, #8
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, 0);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, 0);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8002eac:	46c0      	nop			@ (mov r8, r8)
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	b002      	add	sp, #8
 8002eb2:	bd80      	pop	{r7, pc}

08002eb4 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b082      	sub	sp, #8
 8002eb8:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 8002eba:	f000 fe1f 	bl	8003afc <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8002ebe:	4b5b      	ldr	r3, [pc, #364]	@ (800302c <SSD1306_Init+0x178>)
 8002ec0:	485b      	ldr	r0, [pc, #364]	@ (8003030 <SSD1306_Init+0x17c>)
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	2178      	movs	r1, #120	@ 0x78
 8002ec6:	f001 fda1 	bl	8004a0c <HAL_I2C_IsDeviceReady>
 8002eca:	1e03      	subs	r3, r0, #0
 8002ecc:	d001      	beq.n	8002ed2 <SSD1306_Init+0x1e>
		/* Return false */
		return 0;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	e0a8      	b.n	8003024 <SSD1306_Init+0x170>
	}

	/* A little delay */
	uint32_t p = 2500;
 8002ed2:	4b58      	ldr	r3, [pc, #352]	@ (8003034 <SSD1306_Init+0x180>)
 8002ed4:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002ed6:	e002      	b.n	8002ede <SSD1306_Init+0x2a>
		p--;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	3b01      	subs	r3, #1
 8002edc:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d1f9      	bne.n	8002ed8 <SSD1306_Init+0x24>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8002ee4:	22ae      	movs	r2, #174	@ 0xae
 8002ee6:	2100      	movs	r1, #0
 8002ee8:	2078      	movs	r0, #120	@ 0x78
 8002eea:	f000 fe87 	bl	8003bfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8002eee:	2220      	movs	r2, #32
 8002ef0:	2100      	movs	r1, #0
 8002ef2:	2078      	movs	r0, #120	@ 0x78
 8002ef4:	f000 fe82 	bl	8003bfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8002ef8:	2210      	movs	r2, #16
 8002efa:	2100      	movs	r1, #0
 8002efc:	2078      	movs	r0, #120	@ 0x78
 8002efe:	f000 fe7d 	bl	8003bfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002f02:	22b0      	movs	r2, #176	@ 0xb0
 8002f04:	2100      	movs	r1, #0
 8002f06:	2078      	movs	r0, #120	@ 0x78
 8002f08:	f000 fe78 	bl	8003bfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8002f0c:	22c8      	movs	r2, #200	@ 0xc8
 8002f0e:	2100      	movs	r1, #0
 8002f10:	2078      	movs	r0, #120	@ 0x78
 8002f12:	f000 fe73 	bl	8003bfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8002f16:	2200      	movs	r2, #0
 8002f18:	2100      	movs	r1, #0
 8002f1a:	2078      	movs	r0, #120	@ 0x78
 8002f1c:	f000 fe6e 	bl	8003bfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8002f20:	2210      	movs	r2, #16
 8002f22:	2100      	movs	r1, #0
 8002f24:	2078      	movs	r0, #120	@ 0x78
 8002f26:	f000 fe69 	bl	8003bfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8002f2a:	2240      	movs	r2, #64	@ 0x40
 8002f2c:	2100      	movs	r1, #0
 8002f2e:	2078      	movs	r0, #120	@ 0x78
 8002f30:	f000 fe64 	bl	8003bfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8002f34:	2281      	movs	r2, #129	@ 0x81
 8002f36:	2100      	movs	r1, #0
 8002f38:	2078      	movs	r0, #120	@ 0x78
 8002f3a:	f000 fe5f 	bl	8003bfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8002f3e:	22ff      	movs	r2, #255	@ 0xff
 8002f40:	2100      	movs	r1, #0
 8002f42:	2078      	movs	r0, #120	@ 0x78
 8002f44:	f000 fe5a 	bl	8003bfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8002f48:	22a1      	movs	r2, #161	@ 0xa1
 8002f4a:	2100      	movs	r1, #0
 8002f4c:	2078      	movs	r0, #120	@ 0x78
 8002f4e:	f000 fe55 	bl	8003bfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8002f52:	22a6      	movs	r2, #166	@ 0xa6
 8002f54:	2100      	movs	r1, #0
 8002f56:	2078      	movs	r0, #120	@ 0x78
 8002f58:	f000 fe50 	bl	8003bfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8002f5c:	22a8      	movs	r2, #168	@ 0xa8
 8002f5e:	2100      	movs	r1, #0
 8002f60:	2078      	movs	r0, #120	@ 0x78
 8002f62:	f000 fe4b 	bl	8003bfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8002f66:	223f      	movs	r2, #63	@ 0x3f
 8002f68:	2100      	movs	r1, #0
 8002f6a:	2078      	movs	r0, #120	@ 0x78
 8002f6c:	f000 fe46 	bl	8003bfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8002f70:	22a4      	movs	r2, #164	@ 0xa4
 8002f72:	2100      	movs	r1, #0
 8002f74:	2078      	movs	r0, #120	@ 0x78
 8002f76:	f000 fe41 	bl	8003bfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8002f7a:	22d3      	movs	r2, #211	@ 0xd3
 8002f7c:	2100      	movs	r1, #0
 8002f7e:	2078      	movs	r0, #120	@ 0x78
 8002f80:	f000 fe3c 	bl	8003bfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8002f84:	2200      	movs	r2, #0
 8002f86:	2100      	movs	r1, #0
 8002f88:	2078      	movs	r0, #120	@ 0x78
 8002f8a:	f000 fe37 	bl	8003bfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8002f8e:	22d5      	movs	r2, #213	@ 0xd5
 8002f90:	2100      	movs	r1, #0
 8002f92:	2078      	movs	r0, #120	@ 0x78
 8002f94:	f000 fe32 	bl	8003bfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8002f98:	22f0      	movs	r2, #240	@ 0xf0
 8002f9a:	2100      	movs	r1, #0
 8002f9c:	2078      	movs	r0, #120	@ 0x78
 8002f9e:	f000 fe2d 	bl	8003bfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8002fa2:	22d9      	movs	r2, #217	@ 0xd9
 8002fa4:	2100      	movs	r1, #0
 8002fa6:	2078      	movs	r0, #120	@ 0x78
 8002fa8:	f000 fe28 	bl	8003bfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8002fac:	2222      	movs	r2, #34	@ 0x22
 8002fae:	2100      	movs	r1, #0
 8002fb0:	2078      	movs	r0, #120	@ 0x78
 8002fb2:	f000 fe23 	bl	8003bfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8002fb6:	22da      	movs	r2, #218	@ 0xda
 8002fb8:	2100      	movs	r1, #0
 8002fba:	2078      	movs	r0, #120	@ 0x78
 8002fbc:	f000 fe1e 	bl	8003bfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8002fc0:	2212      	movs	r2, #18
 8002fc2:	2100      	movs	r1, #0
 8002fc4:	2078      	movs	r0, #120	@ 0x78
 8002fc6:	f000 fe19 	bl	8003bfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8002fca:	22db      	movs	r2, #219	@ 0xdb
 8002fcc:	2100      	movs	r1, #0
 8002fce:	2078      	movs	r0, #120	@ 0x78
 8002fd0:	f000 fe14 	bl	8003bfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8002fd4:	2220      	movs	r2, #32
 8002fd6:	2100      	movs	r1, #0
 8002fd8:	2078      	movs	r0, #120	@ 0x78
 8002fda:	f000 fe0f 	bl	8003bfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8002fde:	228d      	movs	r2, #141	@ 0x8d
 8002fe0:	2100      	movs	r1, #0
 8002fe2:	2078      	movs	r0, #120	@ 0x78
 8002fe4:	f000 fe0a 	bl	8003bfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8002fe8:	2214      	movs	r2, #20
 8002fea:	2100      	movs	r1, #0
 8002fec:	2078      	movs	r0, #120	@ 0x78
 8002fee:	f000 fe05 	bl	8003bfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8002ff2:	22af      	movs	r2, #175	@ 0xaf
 8002ff4:	2100      	movs	r1, #0
 8002ff6:	2078      	movs	r0, #120	@ 0x78
 8002ff8:	f000 fe00 	bl	8003bfc <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8002ffc:	222e      	movs	r2, #46	@ 0x2e
 8002ffe:	2100      	movs	r1, #0
 8003000:	2078      	movs	r0, #120	@ 0x78
 8003002:	f000 fdfb 	bl	8003bfc <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8003006:	2000      	movs	r0, #0
 8003008:	f000 f850 	bl	80030ac <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 800300c:	f000 f816 	bl	800303c <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 8003010:	4b09      	ldr	r3, [pc, #36]	@ (8003038 <SSD1306_Init+0x184>)
 8003012:	2200      	movs	r2, #0
 8003014:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8003016:	4b08      	ldr	r3, [pc, #32]	@ (8003038 <SSD1306_Init+0x184>)
 8003018:	2200      	movs	r2, #0
 800301a:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 800301c:	4b06      	ldr	r3, [pc, #24]	@ (8003038 <SSD1306_Init+0x184>)
 800301e:	2201      	movs	r2, #1
 8003020:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8003022:	2301      	movs	r3, #1
}
 8003024:	0018      	movs	r0, r3
 8003026:	46bd      	mov	sp, r7
 8003028:	b002      	add	sp, #8
 800302a:	bd80      	pop	{r7, pc}
 800302c:	00004e20 	.word	0x00004e20
 8003030:	200000b0 	.word	0x200000b0
 8003034:	000009c4 	.word	0x000009c4
 8003038:	2000066c 	.word	0x2000066c

0800303c <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 800303c:	b580      	push	{r7, lr}
 800303e:	b082      	sub	sp, #8
 8003040:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 8003042:	1dfb      	adds	r3, r7, #7
 8003044:	2200      	movs	r2, #0
 8003046:	701a      	strb	r2, [r3, #0]
 8003048:	e025      	b.n	8003096 <SSD1306_UpdateScreen+0x5a>
		SSD1306_WRITECOMMAND(0xB0 + m);
 800304a:	1dfb      	adds	r3, r7, #7
 800304c:	781b      	ldrb	r3, [r3, #0]
 800304e:	3b50      	subs	r3, #80	@ 0x50
 8003050:	b2db      	uxtb	r3, r3
 8003052:	001a      	movs	r2, r3
 8003054:	2100      	movs	r1, #0
 8003056:	2078      	movs	r0, #120	@ 0x78
 8003058:	f000 fdd0 	bl	8003bfc <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 800305c:	2200      	movs	r2, #0
 800305e:	2100      	movs	r1, #0
 8003060:	2078      	movs	r0, #120	@ 0x78
 8003062:	f000 fdcb 	bl	8003bfc <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8003066:	2210      	movs	r2, #16
 8003068:	2100      	movs	r1, #0
 800306a:	2078      	movs	r0, #120	@ 0x78
 800306c:	f000 fdc6 	bl	8003bfc <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8003070:	1dfb      	adds	r3, r7, #7
 8003072:	781a      	ldrb	r2, [r3, #0]
 8003074:	0013      	movs	r3, r2
 8003076:	019b      	lsls	r3, r3, #6
 8003078:	189b      	adds	r3, r3, r2
 800307a:	005b      	lsls	r3, r3, #1
 800307c:	001a      	movs	r2, r3
 800307e:	4b0a      	ldr	r3, [pc, #40]	@ (80030a8 <SSD1306_UpdateScreen+0x6c>)
 8003080:	18d2      	adds	r2, r2, r3
 8003082:	2382      	movs	r3, #130	@ 0x82
 8003084:	2140      	movs	r1, #64	@ 0x40
 8003086:	2078      	movs	r0, #120	@ 0x78
 8003088:	f000 fd4c 	bl	8003b24 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 800308c:	1dfb      	adds	r3, r7, #7
 800308e:	781a      	ldrb	r2, [r3, #0]
 8003090:	1dfb      	adds	r3, r7, #7
 8003092:	3201      	adds	r2, #1
 8003094:	701a      	strb	r2, [r3, #0]
 8003096:	1dfb      	adds	r3, r7, #7
 8003098:	781b      	ldrb	r3, [r3, #0]
 800309a:	2b07      	cmp	r3, #7
 800309c:	d9d5      	bls.n	800304a <SSD1306_UpdateScreen+0xe>
	}
}
 800309e:	46c0      	nop			@ (mov r8, r8)
 80030a0:	46c0      	nop			@ (mov r8, r8)
 80030a2:	46bd      	mov	sp, r7
 80030a4:	b002      	add	sp, #8
 80030a6:	bd80      	pop	{r7, pc}
 80030a8:	2000025c 	.word	0x2000025c

080030ac <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b082      	sub	sp, #8
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	0002      	movs	r2, r0
 80030b4:	1dfb      	adds	r3, r7, #7
 80030b6:	701a      	strb	r2, [r3, #0]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80030b8:	1dfb      	adds	r3, r7, #7
 80030ba:	781b      	ldrb	r3, [r3, #0]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d101      	bne.n	80030c4 <SSD1306_Fill+0x18>
 80030c0:	2300      	movs	r3, #0
 80030c2:	e000      	b.n	80030c6 <SSD1306_Fill+0x1a>
 80030c4:	23ff      	movs	r3, #255	@ 0xff
 80030c6:	2282      	movs	r2, #130	@ 0x82
 80030c8:	00d2      	lsls	r2, r2, #3
 80030ca:	4804      	ldr	r0, [pc, #16]	@ (80030dc <SSD1306_Fill+0x30>)
 80030cc:	0019      	movs	r1, r3
 80030ce:	f007 f927 	bl	800a320 <memset>
}
 80030d2:	46c0      	nop			@ (mov r8, r8)
 80030d4:	46bd      	mov	sp, r7
 80030d6:	b002      	add	sp, #8
 80030d8:	bd80      	pop	{r7, pc}
 80030da:	46c0      	nop			@ (mov r8, r8)
 80030dc:	2000025c 	.word	0x2000025c

080030e0 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 80030e0:	b590      	push	{r4, r7, lr}
 80030e2:	b083      	sub	sp, #12
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	0004      	movs	r4, r0
 80030e8:	0008      	movs	r0, r1
 80030ea:	0011      	movs	r1, r2
 80030ec:	1dbb      	adds	r3, r7, #6
 80030ee:	1c22      	adds	r2, r4, #0
 80030f0:	801a      	strh	r2, [r3, #0]
 80030f2:	1d3b      	adds	r3, r7, #4
 80030f4:	1c02      	adds	r2, r0, #0
 80030f6:	801a      	strh	r2, [r3, #0]
 80030f8:	1cfb      	adds	r3, r7, #3
 80030fa:	1c0a      	adds	r2, r1, #0
 80030fc:	701a      	strb	r2, [r3, #0]
	if (
 80030fe:	1dbb      	adds	r3, r7, #6
 8003100:	881b      	ldrh	r3, [r3, #0]
 8003102:	2b81      	cmp	r3, #129	@ 0x81
 8003104:	d85e      	bhi.n	80031c4 <SSD1306_DrawPixel+0xe4>
		x >= SSD1306_WIDTH ||
 8003106:	1d3b      	adds	r3, r7, #4
 8003108:	881b      	ldrh	r3, [r3, #0]
 800310a:	2b3f      	cmp	r3, #63	@ 0x3f
 800310c:	d85a      	bhi.n	80031c4 <SSD1306_DrawPixel+0xe4>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 800310e:	4b2f      	ldr	r3, [pc, #188]	@ (80031cc <SSD1306_DrawPixel+0xec>)
 8003110:	791b      	ldrb	r3, [r3, #4]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d006      	beq.n	8003124 <SSD1306_DrawPixel+0x44>
		color = (SSD1306_COLOR_t)!color;
 8003116:	1cfb      	adds	r3, r7, #3
 8003118:	781b      	ldrb	r3, [r3, #0]
 800311a:	425a      	negs	r2, r3
 800311c:	4153      	adcs	r3, r2
 800311e:	b2da      	uxtb	r2, r3
 8003120:	1cfb      	adds	r3, r7, #3
 8003122:	701a      	strb	r2, [r3, #0]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8003124:	1cfb      	adds	r3, r7, #3
 8003126:	781b      	ldrb	r3, [r3, #0]
 8003128:	2b01      	cmp	r3, #1
 800312a:	d124      	bne.n	8003176 <SSD1306_DrawPixel+0x96>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800312c:	1dbb      	adds	r3, r7, #6
 800312e:	881a      	ldrh	r2, [r3, #0]
 8003130:	1d3b      	adds	r3, r7, #4
 8003132:	881b      	ldrh	r3, [r3, #0]
 8003134:	08db      	lsrs	r3, r3, #3
 8003136:	b298      	uxth	r0, r3
 8003138:	0001      	movs	r1, r0
 800313a:	000b      	movs	r3, r1
 800313c:	019b      	lsls	r3, r3, #6
 800313e:	185b      	adds	r3, r3, r1
 8003140:	005b      	lsls	r3, r3, #1
 8003142:	18d3      	adds	r3, r2, r3
 8003144:	4a22      	ldr	r2, [pc, #136]	@ (80031d0 <SSD1306_DrawPixel+0xf0>)
 8003146:	5cd3      	ldrb	r3, [r2, r3]
 8003148:	b25a      	sxtb	r2, r3
 800314a:	1d3b      	adds	r3, r7, #4
 800314c:	881b      	ldrh	r3, [r3, #0]
 800314e:	2107      	movs	r1, #7
 8003150:	400b      	ands	r3, r1
 8003152:	2101      	movs	r1, #1
 8003154:	4099      	lsls	r1, r3
 8003156:	000b      	movs	r3, r1
 8003158:	b25b      	sxtb	r3, r3
 800315a:	4313      	orrs	r3, r2
 800315c:	b25c      	sxtb	r4, r3
 800315e:	1dbb      	adds	r3, r7, #6
 8003160:	881a      	ldrh	r2, [r3, #0]
 8003162:	0001      	movs	r1, r0
 8003164:	000b      	movs	r3, r1
 8003166:	019b      	lsls	r3, r3, #6
 8003168:	185b      	adds	r3, r3, r1
 800316a:	005b      	lsls	r3, r3, #1
 800316c:	18d3      	adds	r3, r2, r3
 800316e:	b2e1      	uxtb	r1, r4
 8003170:	4a17      	ldr	r2, [pc, #92]	@ (80031d0 <SSD1306_DrawPixel+0xf0>)
 8003172:	54d1      	strb	r1, [r2, r3]
 8003174:	e027      	b.n	80031c6 <SSD1306_DrawPixel+0xe6>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8003176:	1dbb      	adds	r3, r7, #6
 8003178:	881a      	ldrh	r2, [r3, #0]
 800317a:	1d3b      	adds	r3, r7, #4
 800317c:	881b      	ldrh	r3, [r3, #0]
 800317e:	08db      	lsrs	r3, r3, #3
 8003180:	b298      	uxth	r0, r3
 8003182:	0001      	movs	r1, r0
 8003184:	000b      	movs	r3, r1
 8003186:	019b      	lsls	r3, r3, #6
 8003188:	185b      	adds	r3, r3, r1
 800318a:	005b      	lsls	r3, r3, #1
 800318c:	18d3      	adds	r3, r2, r3
 800318e:	4a10      	ldr	r2, [pc, #64]	@ (80031d0 <SSD1306_DrawPixel+0xf0>)
 8003190:	5cd3      	ldrb	r3, [r2, r3]
 8003192:	b25b      	sxtb	r3, r3
 8003194:	1d3a      	adds	r2, r7, #4
 8003196:	8812      	ldrh	r2, [r2, #0]
 8003198:	2107      	movs	r1, #7
 800319a:	400a      	ands	r2, r1
 800319c:	2101      	movs	r1, #1
 800319e:	4091      	lsls	r1, r2
 80031a0:	000a      	movs	r2, r1
 80031a2:	b252      	sxtb	r2, r2
 80031a4:	43d2      	mvns	r2, r2
 80031a6:	b252      	sxtb	r2, r2
 80031a8:	4013      	ands	r3, r2
 80031aa:	b25c      	sxtb	r4, r3
 80031ac:	1dbb      	adds	r3, r7, #6
 80031ae:	881a      	ldrh	r2, [r3, #0]
 80031b0:	0001      	movs	r1, r0
 80031b2:	000b      	movs	r3, r1
 80031b4:	019b      	lsls	r3, r3, #6
 80031b6:	185b      	adds	r3, r3, r1
 80031b8:	005b      	lsls	r3, r3, #1
 80031ba:	18d3      	adds	r3, r2, r3
 80031bc:	b2e1      	uxtb	r1, r4
 80031be:	4a04      	ldr	r2, [pc, #16]	@ (80031d0 <SSD1306_DrawPixel+0xf0>)
 80031c0:	54d1      	strb	r1, [r2, r3]
 80031c2:	e000      	b.n	80031c6 <SSD1306_DrawPixel+0xe6>
		return;
 80031c4:	46c0      	nop			@ (mov r8, r8)
	}
}
 80031c6:	46bd      	mov	sp, r7
 80031c8:	b003      	add	sp, #12
 80031ca:	bd90      	pop	{r4, r7, pc}
 80031cc:	2000066c 	.word	0x2000066c
 80031d0:	2000025c 	.word	0x2000025c

080031d4 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b082      	sub	sp, #8
 80031d8:	af00      	add	r7, sp, #0
 80031da:	0002      	movs	r2, r0
 80031dc:	1dbb      	adds	r3, r7, #6
 80031de:	801a      	strh	r2, [r3, #0]
 80031e0:	1d3b      	adds	r3, r7, #4
 80031e2:	1c0a      	adds	r2, r1, #0
 80031e4:	801a      	strh	r2, [r3, #0]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 80031e6:	4b06      	ldr	r3, [pc, #24]	@ (8003200 <SSD1306_GotoXY+0x2c>)
 80031e8:	1dba      	adds	r2, r7, #6
 80031ea:	8812      	ldrh	r2, [r2, #0]
 80031ec:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = y;
 80031ee:	4b04      	ldr	r3, [pc, #16]	@ (8003200 <SSD1306_GotoXY+0x2c>)
 80031f0:	1d3a      	adds	r2, r7, #4
 80031f2:	8812      	ldrh	r2, [r2, #0]
 80031f4:	805a      	strh	r2, [r3, #2]
}
 80031f6:	46c0      	nop			@ (mov r8, r8)
 80031f8:	46bd      	mov	sp, r7
 80031fa:	b002      	add	sp, #8
 80031fc:	bd80      	pop	{r7, pc}
 80031fe:	46c0      	nop			@ (mov r8, r8)
 8003200:	2000066c 	.word	0x2000066c

08003204 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8003204:	b580      	push	{r7, lr}
 8003206:	b086      	sub	sp, #24
 8003208:	af00      	add	r7, sp, #0
 800320a:	6039      	str	r1, [r7, #0]
 800320c:	0011      	movs	r1, r2
 800320e:	1dfb      	adds	r3, r7, #7
 8003210:	1c02      	adds	r2, r0, #0
 8003212:	701a      	strb	r2, [r3, #0]
 8003214:	1dbb      	adds	r3, r7, #6
 8003216:	1c0a      	adds	r2, r1, #0
 8003218:	701a      	strb	r2, [r3, #0]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 800321a:	4b3a      	ldr	r3, [pc, #232]	@ (8003304 <SSD1306_Putc+0x100>)
 800321c:	881b      	ldrh	r3, [r3, #0]
 800321e:	001a      	movs	r2, r3
 8003220:	683b      	ldr	r3, [r7, #0]
 8003222:	781b      	ldrb	r3, [r3, #0]
 8003224:	18d3      	adds	r3, r2, r3
	if (
 8003226:	2b81      	cmp	r3, #129	@ 0x81
 8003228:	dc07      	bgt.n	800323a <SSD1306_Putc+0x36>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 800322a:	4b36      	ldr	r3, [pc, #216]	@ (8003304 <SSD1306_Putc+0x100>)
 800322c:	885b      	ldrh	r3, [r3, #2]
 800322e:	001a      	movs	r2, r3
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	785b      	ldrb	r3, [r3, #1]
 8003234:	18d3      	adds	r3, r2, r3
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8003236:	2b3f      	cmp	r3, #63	@ 0x3f
 8003238:	dd01      	ble.n	800323e <SSD1306_Putc+0x3a>
	) {
		/* Error */
		return 0;
 800323a:	2300      	movs	r3, #0
 800323c:	e05d      	b.n	80032fa <SSD1306_Putc+0xf6>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 800323e:	2300      	movs	r3, #0
 8003240:	617b      	str	r3, [r7, #20]
 8003242:	e04a      	b.n	80032da <SSD1306_Putc+0xd6>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	685a      	ldr	r2, [r3, #4]
 8003248:	1dfb      	adds	r3, r7, #7
 800324a:	781b      	ldrb	r3, [r3, #0]
 800324c:	3b20      	subs	r3, #32
 800324e:	6839      	ldr	r1, [r7, #0]
 8003250:	7849      	ldrb	r1, [r1, #1]
 8003252:	434b      	muls	r3, r1
 8003254:	0019      	movs	r1, r3
 8003256:	697b      	ldr	r3, [r7, #20]
 8003258:	18cb      	adds	r3, r1, r3
 800325a:	005b      	lsls	r3, r3, #1
 800325c:	18d3      	adds	r3, r2, r3
 800325e:	881b      	ldrh	r3, [r3, #0]
 8003260:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8003262:	2300      	movs	r3, #0
 8003264:	613b      	str	r3, [r7, #16]
 8003266:	e02f      	b.n	80032c8 <SSD1306_Putc+0xc4>
			if ((b << j) & 0x8000) {
 8003268:	68fa      	ldr	r2, [r7, #12]
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	409a      	lsls	r2, r3
 800326e:	2380      	movs	r3, #128	@ 0x80
 8003270:	021b      	lsls	r3, r3, #8
 8003272:	4013      	ands	r3, r2
 8003274:	d011      	beq.n	800329a <SSD1306_Putc+0x96>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8003276:	4b23      	ldr	r3, [pc, #140]	@ (8003304 <SSD1306_Putc+0x100>)
 8003278:	881a      	ldrh	r2, [r3, #0]
 800327a:	693b      	ldr	r3, [r7, #16]
 800327c:	b29b      	uxth	r3, r3
 800327e:	18d3      	adds	r3, r2, r3
 8003280:	b298      	uxth	r0, r3
 8003282:	4b20      	ldr	r3, [pc, #128]	@ (8003304 <SSD1306_Putc+0x100>)
 8003284:	885a      	ldrh	r2, [r3, #2]
 8003286:	697b      	ldr	r3, [r7, #20]
 8003288:	b29b      	uxth	r3, r3
 800328a:	18d3      	adds	r3, r2, r3
 800328c:	b299      	uxth	r1, r3
 800328e:	1dbb      	adds	r3, r7, #6
 8003290:	781b      	ldrb	r3, [r3, #0]
 8003292:	001a      	movs	r2, r3
 8003294:	f7ff ff24 	bl	80030e0 <SSD1306_DrawPixel>
 8003298:	e013      	b.n	80032c2 <SSD1306_Putc+0xbe>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 800329a:	4b1a      	ldr	r3, [pc, #104]	@ (8003304 <SSD1306_Putc+0x100>)
 800329c:	881a      	ldrh	r2, [r3, #0]
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	b29b      	uxth	r3, r3
 80032a2:	18d3      	adds	r3, r2, r3
 80032a4:	b298      	uxth	r0, r3
 80032a6:	4b17      	ldr	r3, [pc, #92]	@ (8003304 <SSD1306_Putc+0x100>)
 80032a8:	885a      	ldrh	r2, [r3, #2]
 80032aa:	697b      	ldr	r3, [r7, #20]
 80032ac:	b29b      	uxth	r3, r3
 80032ae:	18d3      	adds	r3, r2, r3
 80032b0:	b299      	uxth	r1, r3
 80032b2:	1dbb      	adds	r3, r7, #6
 80032b4:	781b      	ldrb	r3, [r3, #0]
 80032b6:	425a      	negs	r2, r3
 80032b8:	4153      	adcs	r3, r2
 80032ba:	b2db      	uxtb	r3, r3
 80032bc:	001a      	movs	r2, r3
 80032be:	f7ff ff0f 	bl	80030e0 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	3301      	adds	r3, #1
 80032c6:	613b      	str	r3, [r7, #16]
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	781b      	ldrb	r3, [r3, #0]
 80032cc:	001a      	movs	r2, r3
 80032ce:	693b      	ldr	r3, [r7, #16]
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d3c9      	bcc.n	8003268 <SSD1306_Putc+0x64>
	for (i = 0; i < Font->FontHeight; i++) {
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	3301      	adds	r3, #1
 80032d8:	617b      	str	r3, [r7, #20]
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	785b      	ldrb	r3, [r3, #1]
 80032de:	001a      	movs	r2, r3
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d3ae      	bcc.n	8003244 <SSD1306_Putc+0x40>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 80032e6:	4b07      	ldr	r3, [pc, #28]	@ (8003304 <SSD1306_Putc+0x100>)
 80032e8:	881b      	ldrh	r3, [r3, #0]
 80032ea:	683a      	ldr	r2, [r7, #0]
 80032ec:	7812      	ldrb	r2, [r2, #0]
 80032ee:	189b      	adds	r3, r3, r2
 80032f0:	b29a      	uxth	r2, r3
 80032f2:	4b04      	ldr	r3, [pc, #16]	@ (8003304 <SSD1306_Putc+0x100>)
 80032f4:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 80032f6:	1dfb      	adds	r3, r7, #7
 80032f8:	781b      	ldrb	r3, [r3, #0]
}
 80032fa:	0018      	movs	r0, r3
 80032fc:	46bd      	mov	sp, r7
 80032fe:	b006      	add	sp, #24
 8003300:	bd80      	pop	{r7, pc}
 8003302:	46c0      	nop			@ (mov r8, r8)
 8003304:	2000066c 	.word	0x2000066c

08003308 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8003308:	b580      	push	{r7, lr}
 800330a:	b084      	sub	sp, #16
 800330c:	af00      	add	r7, sp, #0
 800330e:	60f8      	str	r0, [r7, #12]
 8003310:	60b9      	str	r1, [r7, #8]
 8003312:	1dfb      	adds	r3, r7, #7
 8003314:	701a      	strb	r2, [r3, #0]
	/* Write characters */
	while (*str) {
 8003316:	e013      	b.n	8003340 <SSD1306_Puts+0x38>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	7818      	ldrb	r0, [r3, #0]
 800331c:	1dfb      	adds	r3, r7, #7
 800331e:	781a      	ldrb	r2, [r3, #0]
 8003320:	68bb      	ldr	r3, [r7, #8]
 8003322:	0019      	movs	r1, r3
 8003324:	f7ff ff6e 	bl	8003204 <SSD1306_Putc>
 8003328:	0003      	movs	r3, r0
 800332a:	001a      	movs	r2, r3
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	781b      	ldrb	r3, [r3, #0]
 8003330:	429a      	cmp	r2, r3
 8003332:	d002      	beq.n	800333a <SSD1306_Puts+0x32>
			/* Return error */
			return *str;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	781b      	ldrb	r3, [r3, #0]
 8003338:	e008      	b.n	800334c <SSD1306_Puts+0x44>
		}

		/* Increase string pointer */
		str++;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	3301      	adds	r3, #1
 800333e:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	781b      	ldrb	r3, [r3, #0]
 8003344:	2b00      	cmp	r3, #0
 8003346:	d1e7      	bne.n	8003318 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	781b      	ldrb	r3, [r3, #0]
}
 800334c:	0018      	movs	r0, r3
 800334e:	46bd      	mov	sp, r7
 8003350:	b004      	add	sp, #16
 8003352:	bd80      	pop	{r7, pc}

08003354 <SSD1306_DrawLine>:


void SSD1306_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {
 8003354:	b5b0      	push	{r4, r5, r7, lr}
 8003356:	b086      	sub	sp, #24
 8003358:	af00      	add	r7, sp, #0
 800335a:	0005      	movs	r5, r0
 800335c:	000c      	movs	r4, r1
 800335e:	0010      	movs	r0, r2
 8003360:	0019      	movs	r1, r3
 8003362:	1dbb      	adds	r3, r7, #6
 8003364:	1c2a      	adds	r2, r5, #0
 8003366:	801a      	strh	r2, [r3, #0]
 8003368:	1d3b      	adds	r3, r7, #4
 800336a:	1c22      	adds	r2, r4, #0
 800336c:	801a      	strh	r2, [r3, #0]
 800336e:	1cbb      	adds	r3, r7, #2
 8003370:	1c02      	adds	r2, r0, #0
 8003372:	801a      	strh	r2, [r3, #0]
 8003374:	003b      	movs	r3, r7
 8003376:	1c0a      	adds	r2, r1, #0
 8003378:	801a      	strh	r2, [r3, #0]
	int16_t dx, dy, sx, sy, err, e2, i, tmp;

	/* Check for overflow */
	if (x0 >= SSD1306_WIDTH) {
 800337a:	1dbb      	adds	r3, r7, #6
 800337c:	881b      	ldrh	r3, [r3, #0]
 800337e:	2b81      	cmp	r3, #129	@ 0x81
 8003380:	d902      	bls.n	8003388 <SSD1306_DrawLine+0x34>
		x0 = SSD1306_WIDTH - 1;
 8003382:	1dbb      	adds	r3, r7, #6
 8003384:	2281      	movs	r2, #129	@ 0x81
 8003386:	801a      	strh	r2, [r3, #0]
	}
	if (x1 >= SSD1306_WIDTH) {
 8003388:	1cbb      	adds	r3, r7, #2
 800338a:	881b      	ldrh	r3, [r3, #0]
 800338c:	2b81      	cmp	r3, #129	@ 0x81
 800338e:	d902      	bls.n	8003396 <SSD1306_DrawLine+0x42>
		x1 = SSD1306_WIDTH - 1;
 8003390:	1cbb      	adds	r3, r7, #2
 8003392:	2281      	movs	r2, #129	@ 0x81
 8003394:	801a      	strh	r2, [r3, #0]
	}
	if (y0 >= SSD1306_HEIGHT) {
 8003396:	1d3b      	adds	r3, r7, #4
 8003398:	881b      	ldrh	r3, [r3, #0]
 800339a:	2b3f      	cmp	r3, #63	@ 0x3f
 800339c:	d902      	bls.n	80033a4 <SSD1306_DrawLine+0x50>
		y0 = SSD1306_HEIGHT - 1;
 800339e:	1d3b      	adds	r3, r7, #4
 80033a0:	223f      	movs	r2, #63	@ 0x3f
 80033a2:	801a      	strh	r2, [r3, #0]
	}
	if (y1 >= SSD1306_HEIGHT) {
 80033a4:	003b      	movs	r3, r7
 80033a6:	881b      	ldrh	r3, [r3, #0]
 80033a8:	2b3f      	cmp	r3, #63	@ 0x3f
 80033aa:	d902      	bls.n	80033b2 <SSD1306_DrawLine+0x5e>
		y1 = SSD1306_HEIGHT - 1;
 80033ac:	003b      	movs	r3, r7
 80033ae:	223f      	movs	r2, #63	@ 0x3f
 80033b0:	801a      	strh	r2, [r3, #0]
	}

	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1);
 80033b2:	1dba      	adds	r2, r7, #6
 80033b4:	1cbb      	adds	r3, r7, #2
 80033b6:	8812      	ldrh	r2, [r2, #0]
 80033b8:	881b      	ldrh	r3, [r3, #0]
 80033ba:	429a      	cmp	r2, r3
 80033bc:	d207      	bcs.n	80033ce <SSD1306_DrawLine+0x7a>
 80033be:	1cba      	adds	r2, r7, #2
 80033c0:	1dbb      	adds	r3, r7, #6
 80033c2:	8812      	ldrh	r2, [r2, #0]
 80033c4:	881b      	ldrh	r3, [r3, #0]
 80033c6:	1ad3      	subs	r3, r2, r3
 80033c8:	b29b      	uxth	r3, r3
 80033ca:	b21b      	sxth	r3, r3
 80033cc:	e006      	b.n	80033dc <SSD1306_DrawLine+0x88>
 80033ce:	1dba      	adds	r2, r7, #6
 80033d0:	1cbb      	adds	r3, r7, #2
 80033d2:	8812      	ldrh	r2, [r2, #0]
 80033d4:	881b      	ldrh	r3, [r3, #0]
 80033d6:	1ad3      	subs	r3, r2, r3
 80033d8:	b29b      	uxth	r3, r3
 80033da:	b21b      	sxth	r3, r3
 80033dc:	2212      	movs	r2, #18
 80033de:	18ba      	adds	r2, r7, r2
 80033e0:	8013      	strh	r3, [r2, #0]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1);
 80033e2:	1d3a      	adds	r2, r7, #4
 80033e4:	003b      	movs	r3, r7
 80033e6:	8812      	ldrh	r2, [r2, #0]
 80033e8:	881b      	ldrh	r3, [r3, #0]
 80033ea:	429a      	cmp	r2, r3
 80033ec:	d207      	bcs.n	80033fe <SSD1306_DrawLine+0xaa>
 80033ee:	003a      	movs	r2, r7
 80033f0:	1d3b      	adds	r3, r7, #4
 80033f2:	8812      	ldrh	r2, [r2, #0]
 80033f4:	881b      	ldrh	r3, [r3, #0]
 80033f6:	1ad3      	subs	r3, r2, r3
 80033f8:	b29b      	uxth	r3, r3
 80033fa:	b21b      	sxth	r3, r3
 80033fc:	e006      	b.n	800340c <SSD1306_DrawLine+0xb8>
 80033fe:	1d3a      	adds	r2, r7, #4
 8003400:	003b      	movs	r3, r7
 8003402:	8812      	ldrh	r2, [r2, #0]
 8003404:	881b      	ldrh	r3, [r3, #0]
 8003406:	1ad3      	subs	r3, r2, r3
 8003408:	b29b      	uxth	r3, r3
 800340a:	b21b      	sxth	r3, r3
 800340c:	2210      	movs	r2, #16
 800340e:	18ba      	adds	r2, r7, r2
 8003410:	8013      	strh	r3, [r2, #0]
	sx = (x0 < x1) ? 1 : -1;
 8003412:	1dba      	adds	r2, r7, #6
 8003414:	1cbb      	adds	r3, r7, #2
 8003416:	8812      	ldrh	r2, [r2, #0]
 8003418:	881b      	ldrh	r3, [r3, #0]
 800341a:	429a      	cmp	r2, r3
 800341c:	d201      	bcs.n	8003422 <SSD1306_DrawLine+0xce>
 800341e:	2201      	movs	r2, #1
 8003420:	e001      	b.n	8003426 <SSD1306_DrawLine+0xd2>
 8003422:	2301      	movs	r3, #1
 8003424:	425a      	negs	r2, r3
 8003426:	230e      	movs	r3, #14
 8003428:	18fb      	adds	r3, r7, r3
 800342a:	801a      	strh	r2, [r3, #0]
	sy = (y0 < y1) ? 1 : -1;
 800342c:	1d3a      	adds	r2, r7, #4
 800342e:	003b      	movs	r3, r7
 8003430:	8812      	ldrh	r2, [r2, #0]
 8003432:	881b      	ldrh	r3, [r3, #0]
 8003434:	429a      	cmp	r2, r3
 8003436:	d201      	bcs.n	800343c <SSD1306_DrawLine+0xe8>
 8003438:	2201      	movs	r2, #1
 800343a:	e001      	b.n	8003440 <SSD1306_DrawLine+0xec>
 800343c:	2301      	movs	r3, #1
 800343e:	425a      	negs	r2, r3
 8003440:	230c      	movs	r3, #12
 8003442:	18fb      	adds	r3, r7, r3
 8003444:	801a      	strh	r2, [r3, #0]
	err = ((dx > dy) ? dx : -dy) / 2;
 8003446:	2112      	movs	r1, #18
 8003448:	187a      	adds	r2, r7, r1
 800344a:	2310      	movs	r3, #16
 800344c:	18fb      	adds	r3, r7, r3
 800344e:	2000      	movs	r0, #0
 8003450:	5e12      	ldrsh	r2, [r2, r0]
 8003452:	2000      	movs	r0, #0
 8003454:	5e1b      	ldrsh	r3, [r3, r0]
 8003456:	429a      	cmp	r2, r3
 8003458:	dd08      	ble.n	800346c <SSD1306_DrawLine+0x118>
 800345a:	187b      	adds	r3, r7, r1
 800345c:	2200      	movs	r2, #0
 800345e:	5e9b      	ldrsh	r3, [r3, r2]
 8003460:	2b00      	cmp	r3, #0
 8003462:	da00      	bge.n	8003466 <SSD1306_DrawLine+0x112>
 8003464:	3301      	adds	r3, #1
 8003466:	105b      	asrs	r3, r3, #1
 8003468:	b21b      	sxth	r3, r3
 800346a:	e009      	b.n	8003480 <SSD1306_DrawLine+0x12c>
 800346c:	2310      	movs	r3, #16
 800346e:	18fb      	adds	r3, r7, r3
 8003470:	2200      	movs	r2, #0
 8003472:	5e9b      	ldrsh	r3, [r3, r2]
 8003474:	2b00      	cmp	r3, #0
 8003476:	da00      	bge.n	800347a <SSD1306_DrawLine+0x126>
 8003478:	3301      	adds	r3, #1
 800347a:	105b      	asrs	r3, r3, #1
 800347c:	425b      	negs	r3, r3
 800347e:	b21b      	sxth	r3, r3
 8003480:	2216      	movs	r2, #22
 8003482:	18ba      	adds	r2, r7, r2
 8003484:	8013      	strh	r3, [r2, #0]

	if (dx == 0) {
 8003486:	2312      	movs	r3, #18
 8003488:	18fb      	adds	r3, r7, r3
 800348a:	2200      	movs	r2, #0
 800348c:	5e9b      	ldrsh	r3, [r3, r2]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d148      	bne.n	8003524 <SSD1306_DrawLine+0x1d0>
		if (y1 < y0) {
 8003492:	003a      	movs	r2, r7
 8003494:	1d3b      	adds	r3, r7, #4
 8003496:	8812      	ldrh	r2, [r2, #0]
 8003498:	881b      	ldrh	r3, [r3, #0]
 800349a:	429a      	cmp	r2, r3
 800349c:	d20c      	bcs.n	80034b8 <SSD1306_DrawLine+0x164>
			tmp = y1;
 800349e:	2108      	movs	r1, #8
 80034a0:	187b      	adds	r3, r7, r1
 80034a2:	003a      	movs	r2, r7
 80034a4:	8812      	ldrh	r2, [r2, #0]
 80034a6:	801a      	strh	r2, [r3, #0]
			y1 = y0;
 80034a8:	003b      	movs	r3, r7
 80034aa:	1d3a      	adds	r2, r7, #4
 80034ac:	8812      	ldrh	r2, [r2, #0]
 80034ae:	801a      	strh	r2, [r3, #0]
			y0 = tmp;
 80034b0:	1d3b      	adds	r3, r7, #4
 80034b2:	187a      	adds	r2, r7, r1
 80034b4:	8812      	ldrh	r2, [r2, #0]
 80034b6:	801a      	strh	r2, [r3, #0]
		}

		if (x1 < x0) {
 80034b8:	1cba      	adds	r2, r7, #2
 80034ba:	1dbb      	adds	r3, r7, #6
 80034bc:	8812      	ldrh	r2, [r2, #0]
 80034be:	881b      	ldrh	r3, [r3, #0]
 80034c0:	429a      	cmp	r2, r3
 80034c2:	d20c      	bcs.n	80034de <SSD1306_DrawLine+0x18a>
			tmp = x1;
 80034c4:	2108      	movs	r1, #8
 80034c6:	187b      	adds	r3, r7, r1
 80034c8:	1cba      	adds	r2, r7, #2
 80034ca:	8812      	ldrh	r2, [r2, #0]
 80034cc:	801a      	strh	r2, [r3, #0]
			x1 = x0;
 80034ce:	1cbb      	adds	r3, r7, #2
 80034d0:	1dba      	adds	r2, r7, #6
 80034d2:	8812      	ldrh	r2, [r2, #0]
 80034d4:	801a      	strh	r2, [r3, #0]
			x0 = tmp;
 80034d6:	1dbb      	adds	r3, r7, #6
 80034d8:	187a      	adds	r2, r7, r1
 80034da:	8812      	ldrh	r2, [r2, #0]
 80034dc:	801a      	strh	r2, [r3, #0]
		}

		/* Vertical line */
		for (i = y0; i <= y1; i++) {
 80034de:	2314      	movs	r3, #20
 80034e0:	18fb      	adds	r3, r7, r3
 80034e2:	1d3a      	adds	r2, r7, #4
 80034e4:	8812      	ldrh	r2, [r2, #0]
 80034e6:	801a      	strh	r2, [r3, #0]
 80034e8:	e013      	b.n	8003512 <SSD1306_DrawLine+0x1be>
			SSD1306_DrawPixel(x0, i, c);
 80034ea:	2414      	movs	r4, #20
 80034ec:	193b      	adds	r3, r7, r4
 80034ee:	8819      	ldrh	r1, [r3, #0]
 80034f0:	2328      	movs	r3, #40	@ 0x28
 80034f2:	18fb      	adds	r3, r7, r3
 80034f4:	781a      	ldrb	r2, [r3, #0]
 80034f6:	1dbb      	adds	r3, r7, #6
 80034f8:	881b      	ldrh	r3, [r3, #0]
 80034fa:	0018      	movs	r0, r3
 80034fc:	f7ff fdf0 	bl	80030e0 <SSD1306_DrawPixel>
		for (i = y0; i <= y1; i++) {
 8003500:	0021      	movs	r1, r4
 8003502:	187b      	adds	r3, r7, r1
 8003504:	2200      	movs	r2, #0
 8003506:	5e9b      	ldrsh	r3, [r3, r2]
 8003508:	b29b      	uxth	r3, r3
 800350a:	3301      	adds	r3, #1
 800350c:	b29a      	uxth	r2, r3
 800350e:	187b      	adds	r3, r7, r1
 8003510:	801a      	strh	r2, [r3, #0]
 8003512:	2314      	movs	r3, #20
 8003514:	18fb      	adds	r3, r7, r3
 8003516:	2200      	movs	r2, #0
 8003518:	5e9a      	ldrsh	r2, [r3, r2]
 800351a:	003b      	movs	r3, r7
 800351c:	881b      	ldrh	r3, [r3, #0]
 800351e:	429a      	cmp	r2, r3
 8003520:	dde3      	ble.n	80034ea <SSD1306_DrawLine+0x196>
		}

		/* Return from function */
		return;
 8003522:	e0a3      	b.n	800366c <SSD1306_DrawLine+0x318>
	}

	if (dy == 0) {
 8003524:	2310      	movs	r3, #16
 8003526:	18fb      	adds	r3, r7, r3
 8003528:	2200      	movs	r2, #0
 800352a:	5e9b      	ldrsh	r3, [r3, r2]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d148      	bne.n	80035c2 <SSD1306_DrawLine+0x26e>
		if (y1 < y0) {
 8003530:	003a      	movs	r2, r7
 8003532:	1d3b      	adds	r3, r7, #4
 8003534:	8812      	ldrh	r2, [r2, #0]
 8003536:	881b      	ldrh	r3, [r3, #0]
 8003538:	429a      	cmp	r2, r3
 800353a:	d20c      	bcs.n	8003556 <SSD1306_DrawLine+0x202>
			tmp = y1;
 800353c:	2108      	movs	r1, #8
 800353e:	187b      	adds	r3, r7, r1
 8003540:	003a      	movs	r2, r7
 8003542:	8812      	ldrh	r2, [r2, #0]
 8003544:	801a      	strh	r2, [r3, #0]
			y1 = y0;
 8003546:	003b      	movs	r3, r7
 8003548:	1d3a      	adds	r2, r7, #4
 800354a:	8812      	ldrh	r2, [r2, #0]
 800354c:	801a      	strh	r2, [r3, #0]
			y0 = tmp;
 800354e:	1d3b      	adds	r3, r7, #4
 8003550:	187a      	adds	r2, r7, r1
 8003552:	8812      	ldrh	r2, [r2, #0]
 8003554:	801a      	strh	r2, [r3, #0]
		}

		if (x1 < x0) {
 8003556:	1cba      	adds	r2, r7, #2
 8003558:	1dbb      	adds	r3, r7, #6
 800355a:	8812      	ldrh	r2, [r2, #0]
 800355c:	881b      	ldrh	r3, [r3, #0]
 800355e:	429a      	cmp	r2, r3
 8003560:	d20c      	bcs.n	800357c <SSD1306_DrawLine+0x228>
			tmp = x1;
 8003562:	2108      	movs	r1, #8
 8003564:	187b      	adds	r3, r7, r1
 8003566:	1cba      	adds	r2, r7, #2
 8003568:	8812      	ldrh	r2, [r2, #0]
 800356a:	801a      	strh	r2, [r3, #0]
			x1 = x0;
 800356c:	1cbb      	adds	r3, r7, #2
 800356e:	1dba      	adds	r2, r7, #6
 8003570:	8812      	ldrh	r2, [r2, #0]
 8003572:	801a      	strh	r2, [r3, #0]
			x0 = tmp;
 8003574:	1dbb      	adds	r3, r7, #6
 8003576:	187a      	adds	r2, r7, r1
 8003578:	8812      	ldrh	r2, [r2, #0]
 800357a:	801a      	strh	r2, [r3, #0]
		}

		/* Horizontal line */
		for (i = x0; i <= x1; i++) {
 800357c:	2314      	movs	r3, #20
 800357e:	18fb      	adds	r3, r7, r3
 8003580:	1dba      	adds	r2, r7, #6
 8003582:	8812      	ldrh	r2, [r2, #0]
 8003584:	801a      	strh	r2, [r3, #0]
 8003586:	e013      	b.n	80035b0 <SSD1306_DrawLine+0x25c>
			SSD1306_DrawPixel(i, y0, c);
 8003588:	2414      	movs	r4, #20
 800358a:	193b      	adds	r3, r7, r4
 800358c:	8818      	ldrh	r0, [r3, #0]
 800358e:	2328      	movs	r3, #40	@ 0x28
 8003590:	18fb      	adds	r3, r7, r3
 8003592:	781a      	ldrb	r2, [r3, #0]
 8003594:	1d3b      	adds	r3, r7, #4
 8003596:	881b      	ldrh	r3, [r3, #0]
 8003598:	0019      	movs	r1, r3
 800359a:	f7ff fda1 	bl	80030e0 <SSD1306_DrawPixel>
		for (i = x0; i <= x1; i++) {
 800359e:	0021      	movs	r1, r4
 80035a0:	187b      	adds	r3, r7, r1
 80035a2:	2200      	movs	r2, #0
 80035a4:	5e9b      	ldrsh	r3, [r3, r2]
 80035a6:	b29b      	uxth	r3, r3
 80035a8:	3301      	adds	r3, #1
 80035aa:	b29a      	uxth	r2, r3
 80035ac:	187b      	adds	r3, r7, r1
 80035ae:	801a      	strh	r2, [r3, #0]
 80035b0:	2314      	movs	r3, #20
 80035b2:	18fb      	adds	r3, r7, r3
 80035b4:	2200      	movs	r2, #0
 80035b6:	5e9a      	ldrsh	r2, [r3, r2]
 80035b8:	1cbb      	adds	r3, r7, #2
 80035ba:	881b      	ldrh	r3, [r3, #0]
 80035bc:	429a      	cmp	r2, r3
 80035be:	dde3      	ble.n	8003588 <SSD1306_DrawLine+0x234>
		}

		/* Return from function */
		return;
 80035c0:	e054      	b.n	800366c <SSD1306_DrawLine+0x318>
	}

	while (1) {
		SSD1306_DrawPixel(x0, y0, c);
 80035c2:	2328      	movs	r3, #40	@ 0x28
 80035c4:	18fb      	adds	r3, r7, r3
 80035c6:	781a      	ldrb	r2, [r3, #0]
 80035c8:	1d3b      	adds	r3, r7, #4
 80035ca:	8819      	ldrh	r1, [r3, #0]
 80035cc:	1dbb      	adds	r3, r7, #6
 80035ce:	881b      	ldrh	r3, [r3, #0]
 80035d0:	0018      	movs	r0, r3
 80035d2:	f7ff fd85 	bl	80030e0 <SSD1306_DrawPixel>
		if (x0 == x1 && y0 == y1) {
 80035d6:	1dba      	adds	r2, r7, #6
 80035d8:	1cbb      	adds	r3, r7, #2
 80035da:	8812      	ldrh	r2, [r2, #0]
 80035dc:	881b      	ldrh	r3, [r3, #0]
 80035de:	429a      	cmp	r2, r3
 80035e0:	d105      	bne.n	80035ee <SSD1306_DrawLine+0x29a>
 80035e2:	1d3a      	adds	r2, r7, #4
 80035e4:	003b      	movs	r3, r7
 80035e6:	8812      	ldrh	r2, [r2, #0]
 80035e8:	881b      	ldrh	r3, [r3, #0]
 80035ea:	429a      	cmp	r2, r3
 80035ec:	d03d      	beq.n	800366a <SSD1306_DrawLine+0x316>
			break;
		}
		e2 = err;
 80035ee:	200a      	movs	r0, #10
 80035f0:	183b      	adds	r3, r7, r0
 80035f2:	2116      	movs	r1, #22
 80035f4:	187a      	adds	r2, r7, r1
 80035f6:	8812      	ldrh	r2, [r2, #0]
 80035f8:	801a      	strh	r2, [r3, #0]
		if (e2 > -dx) {
 80035fa:	183b      	adds	r3, r7, r0
 80035fc:	2200      	movs	r2, #0
 80035fe:	5e9a      	ldrsh	r2, [r3, r2]
 8003600:	2312      	movs	r3, #18
 8003602:	18fb      	adds	r3, r7, r3
 8003604:	2000      	movs	r0, #0
 8003606:	5e1b      	ldrsh	r3, [r3, r0]
 8003608:	425b      	negs	r3, r3
 800360a:	429a      	cmp	r2, r3
 800360c:	dd10      	ble.n	8003630 <SSD1306_DrawLine+0x2dc>
			err -= dy;
 800360e:	187b      	adds	r3, r7, r1
 8003610:	881a      	ldrh	r2, [r3, #0]
 8003612:	2310      	movs	r3, #16
 8003614:	18fb      	adds	r3, r7, r3
 8003616:	881b      	ldrh	r3, [r3, #0]
 8003618:	1ad3      	subs	r3, r2, r3
 800361a:	b29a      	uxth	r2, r3
 800361c:	187b      	adds	r3, r7, r1
 800361e:	801a      	strh	r2, [r3, #0]
			x0 += sx;
 8003620:	230e      	movs	r3, #14
 8003622:	18fb      	adds	r3, r7, r3
 8003624:	8819      	ldrh	r1, [r3, #0]
 8003626:	1dbb      	adds	r3, r7, #6
 8003628:	1dba      	adds	r2, r7, #6
 800362a:	8812      	ldrh	r2, [r2, #0]
 800362c:	188a      	adds	r2, r1, r2
 800362e:	801a      	strh	r2, [r3, #0]
		}
		if (e2 < dy) {
 8003630:	230a      	movs	r3, #10
 8003632:	18fa      	adds	r2, r7, r3
 8003634:	2310      	movs	r3, #16
 8003636:	18fb      	adds	r3, r7, r3
 8003638:	2100      	movs	r1, #0
 800363a:	5e52      	ldrsh	r2, [r2, r1]
 800363c:	2100      	movs	r1, #0
 800363e:	5e5b      	ldrsh	r3, [r3, r1]
 8003640:	429a      	cmp	r2, r3
 8003642:	dabe      	bge.n	80035c2 <SSD1306_DrawLine+0x26e>
			err += dx;
 8003644:	2116      	movs	r1, #22
 8003646:	187b      	adds	r3, r7, r1
 8003648:	881a      	ldrh	r2, [r3, #0]
 800364a:	2312      	movs	r3, #18
 800364c:	18fb      	adds	r3, r7, r3
 800364e:	881b      	ldrh	r3, [r3, #0]
 8003650:	18d3      	adds	r3, r2, r3
 8003652:	b29a      	uxth	r2, r3
 8003654:	187b      	adds	r3, r7, r1
 8003656:	801a      	strh	r2, [r3, #0]
			y0 += sy;
 8003658:	230c      	movs	r3, #12
 800365a:	18fb      	adds	r3, r7, r3
 800365c:	8819      	ldrh	r1, [r3, #0]
 800365e:	1d3b      	adds	r3, r7, #4
 8003660:	1d3a      	adds	r2, r7, #4
 8003662:	8812      	ldrh	r2, [r2, #0]
 8003664:	188a      	adds	r2, r1, r2
 8003666:	801a      	strh	r2, [r3, #0]
		SSD1306_DrawPixel(x0, y0, c);
 8003668:	e7ab      	b.n	80035c2 <SSD1306_DrawLine+0x26e>
			break;
 800366a:	46c0      	nop			@ (mov r8, r8)
		}
	}
}
 800366c:	46bd      	mov	sp, r7
 800366e:	b006      	add	sp, #24
 8003670:	bdb0      	pop	{r4, r5, r7, pc}

08003672 <SSD1306_DrawRectangle>:

void SSD1306_DrawRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 8003672:	b5b0      	push	{r4, r5, r7, lr}
 8003674:	b084      	sub	sp, #16
 8003676:	af02      	add	r7, sp, #8
 8003678:	0005      	movs	r5, r0
 800367a:	000c      	movs	r4, r1
 800367c:	0010      	movs	r0, r2
 800367e:	0019      	movs	r1, r3
 8003680:	1dbb      	adds	r3, r7, #6
 8003682:	1c2a      	adds	r2, r5, #0
 8003684:	801a      	strh	r2, [r3, #0]
 8003686:	1d3b      	adds	r3, r7, #4
 8003688:	1c22      	adds	r2, r4, #0
 800368a:	801a      	strh	r2, [r3, #0]
 800368c:	1cbb      	adds	r3, r7, #2
 800368e:	1c02      	adds	r2, r0, #0
 8003690:	801a      	strh	r2, [r3, #0]
 8003692:	003b      	movs	r3, r7
 8003694:	1c0a      	adds	r2, r1, #0
 8003696:	801a      	strh	r2, [r3, #0]
	/* Check input parameters */
	if (
 8003698:	1dbb      	adds	r3, r7, #6
 800369a:	881b      	ldrh	r3, [r3, #0]
 800369c:	2b81      	cmp	r3, #129	@ 0x81
 800369e:	d900      	bls.n	80036a2 <SSD1306_DrawRectangle+0x30>
 80036a0:	e07a      	b.n	8003798 <SSD1306_DrawRectangle+0x126>
		x >= SSD1306_WIDTH ||
 80036a2:	1d3b      	adds	r3, r7, #4
 80036a4:	881b      	ldrh	r3, [r3, #0]
 80036a6:	2b3f      	cmp	r3, #63	@ 0x3f
 80036a8:	d900      	bls.n	80036ac <SSD1306_DrawRectangle+0x3a>
 80036aa:	e075      	b.n	8003798 <SSD1306_DrawRectangle+0x126>
		/* Return error */
		return;
	}

	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 80036ac:	1dbb      	adds	r3, r7, #6
 80036ae:	881a      	ldrh	r2, [r3, #0]
 80036b0:	1cbb      	adds	r3, r7, #2
 80036b2:	881b      	ldrh	r3, [r3, #0]
 80036b4:	18d3      	adds	r3, r2, r3
 80036b6:	2b81      	cmp	r3, #129	@ 0x81
 80036b8:	dd05      	ble.n	80036c6 <SSD1306_DrawRectangle+0x54>
		w = SSD1306_WIDTH - x;
 80036ba:	1cbb      	adds	r3, r7, #2
 80036bc:	1dba      	adds	r2, r7, #6
 80036be:	8812      	ldrh	r2, [r2, #0]
 80036c0:	2182      	movs	r1, #130	@ 0x82
 80036c2:	1a8a      	subs	r2, r1, r2
 80036c4:	801a      	strh	r2, [r3, #0]
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 80036c6:	1d3b      	adds	r3, r7, #4
 80036c8:	881a      	ldrh	r2, [r3, #0]
 80036ca:	003b      	movs	r3, r7
 80036cc:	881b      	ldrh	r3, [r3, #0]
 80036ce:	18d3      	adds	r3, r2, r3
 80036d0:	2b3f      	cmp	r3, #63	@ 0x3f
 80036d2:	dd05      	ble.n	80036e0 <SSD1306_DrawRectangle+0x6e>
		h = SSD1306_HEIGHT - y;
 80036d4:	003b      	movs	r3, r7
 80036d6:	1d3a      	adds	r2, r7, #4
 80036d8:	8812      	ldrh	r2, [r2, #0]
 80036da:	2140      	movs	r1, #64	@ 0x40
 80036dc:	1a8a      	subs	r2, r1, r2
 80036de:	801a      	strh	r2, [r3, #0]
	}

	/* Draw 4 lines */
	SSD1306_DrawLine(x, y, x + w, y, c);         /* Top line */
 80036e0:	1dba      	adds	r2, r7, #6
 80036e2:	1cbb      	adds	r3, r7, #2
 80036e4:	8812      	ldrh	r2, [r2, #0]
 80036e6:	881b      	ldrh	r3, [r3, #0]
 80036e8:	18d3      	adds	r3, r2, r3
 80036ea:	b29a      	uxth	r2, r3
 80036ec:	1d3b      	adds	r3, r7, #4
 80036ee:	881c      	ldrh	r4, [r3, #0]
 80036f0:	1d3b      	adds	r3, r7, #4
 80036f2:	8819      	ldrh	r1, [r3, #0]
 80036f4:	1dbb      	adds	r3, r7, #6
 80036f6:	8818      	ldrh	r0, [r3, #0]
 80036f8:	2518      	movs	r5, #24
 80036fa:	197b      	adds	r3, r7, r5
 80036fc:	781b      	ldrb	r3, [r3, #0]
 80036fe:	9300      	str	r3, [sp, #0]
 8003700:	0023      	movs	r3, r4
 8003702:	f7ff fe27 	bl	8003354 <SSD1306_DrawLine>
	SSD1306_DrawLine(x, y + h, x + w, y + h, c); /* Bottom line */
 8003706:	1d3a      	adds	r2, r7, #4
 8003708:	003b      	movs	r3, r7
 800370a:	8812      	ldrh	r2, [r2, #0]
 800370c:	881b      	ldrh	r3, [r3, #0]
 800370e:	18d3      	adds	r3, r2, r3
 8003710:	b299      	uxth	r1, r3
 8003712:	1dba      	adds	r2, r7, #6
 8003714:	1cbb      	adds	r3, r7, #2
 8003716:	8812      	ldrh	r2, [r2, #0]
 8003718:	881b      	ldrh	r3, [r3, #0]
 800371a:	18d3      	adds	r3, r2, r3
 800371c:	b29c      	uxth	r4, r3
 800371e:	1d3a      	adds	r2, r7, #4
 8003720:	003b      	movs	r3, r7
 8003722:	8812      	ldrh	r2, [r2, #0]
 8003724:	881b      	ldrh	r3, [r3, #0]
 8003726:	18d3      	adds	r3, r2, r3
 8003728:	b29a      	uxth	r2, r3
 800372a:	1dbb      	adds	r3, r7, #6
 800372c:	8818      	ldrh	r0, [r3, #0]
 800372e:	197b      	adds	r3, r7, r5
 8003730:	781b      	ldrb	r3, [r3, #0]
 8003732:	9300      	str	r3, [sp, #0]
 8003734:	0013      	movs	r3, r2
 8003736:	0022      	movs	r2, r4
 8003738:	f7ff fe0c 	bl	8003354 <SSD1306_DrawLine>
	SSD1306_DrawLine(x, y, x, y + h, c);         /* Left line */
 800373c:	1d3a      	adds	r2, r7, #4
 800373e:	003b      	movs	r3, r7
 8003740:	8812      	ldrh	r2, [r2, #0]
 8003742:	881b      	ldrh	r3, [r3, #0]
 8003744:	18d3      	adds	r3, r2, r3
 8003746:	b29c      	uxth	r4, r3
 8003748:	1dbb      	adds	r3, r7, #6
 800374a:	881a      	ldrh	r2, [r3, #0]
 800374c:	1d3b      	adds	r3, r7, #4
 800374e:	8819      	ldrh	r1, [r3, #0]
 8003750:	1dbb      	adds	r3, r7, #6
 8003752:	8818      	ldrh	r0, [r3, #0]
 8003754:	197b      	adds	r3, r7, r5
 8003756:	781b      	ldrb	r3, [r3, #0]
 8003758:	9300      	str	r3, [sp, #0]
 800375a:	0023      	movs	r3, r4
 800375c:	f7ff fdfa 	bl	8003354 <SSD1306_DrawLine>
	SSD1306_DrawLine(x + w, y, x + w, y + h, c); /* Right line */
 8003760:	1dba      	adds	r2, r7, #6
 8003762:	1cbb      	adds	r3, r7, #2
 8003764:	8812      	ldrh	r2, [r2, #0]
 8003766:	881b      	ldrh	r3, [r3, #0]
 8003768:	18d3      	adds	r3, r2, r3
 800376a:	b298      	uxth	r0, r3
 800376c:	1dba      	adds	r2, r7, #6
 800376e:	1cbb      	adds	r3, r7, #2
 8003770:	8812      	ldrh	r2, [r2, #0]
 8003772:	881b      	ldrh	r3, [r3, #0]
 8003774:	18d3      	adds	r3, r2, r3
 8003776:	b29c      	uxth	r4, r3
 8003778:	1d3a      	adds	r2, r7, #4
 800377a:	003b      	movs	r3, r7
 800377c:	8812      	ldrh	r2, [r2, #0]
 800377e:	881b      	ldrh	r3, [r3, #0]
 8003780:	18d3      	adds	r3, r2, r3
 8003782:	b29a      	uxth	r2, r3
 8003784:	1d3b      	adds	r3, r7, #4
 8003786:	8819      	ldrh	r1, [r3, #0]
 8003788:	197b      	adds	r3, r7, r5
 800378a:	781b      	ldrb	r3, [r3, #0]
 800378c:	9300      	str	r3, [sp, #0]
 800378e:	0013      	movs	r3, r2
 8003790:	0022      	movs	r2, r4
 8003792:	f7ff fddf 	bl	8003354 <SSD1306_DrawLine>
 8003796:	e000      	b.n	800379a <SSD1306_DrawRectangle+0x128>
		return;
 8003798:	46c0      	nop			@ (mov r8, r8)
}
 800379a:	46bd      	mov	sp, r7
 800379c:	b002      	add	sp, #8
 800379e:	bdb0      	pop	{r4, r5, r7, pc}

080037a0 <SSD1306_DrawFilledRectangle>:

void SSD1306_DrawFilledRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 80037a0:	b5b0      	push	{r4, r5, r7, lr}
 80037a2:	b086      	sub	sp, #24
 80037a4:	af02      	add	r7, sp, #8
 80037a6:	0005      	movs	r5, r0
 80037a8:	000c      	movs	r4, r1
 80037aa:	0010      	movs	r0, r2
 80037ac:	0019      	movs	r1, r3
 80037ae:	1dbb      	adds	r3, r7, #6
 80037b0:	1c2a      	adds	r2, r5, #0
 80037b2:	801a      	strh	r2, [r3, #0]
 80037b4:	1d3b      	adds	r3, r7, #4
 80037b6:	1c22      	adds	r2, r4, #0
 80037b8:	801a      	strh	r2, [r3, #0]
 80037ba:	1cbb      	adds	r3, r7, #2
 80037bc:	1c02      	adds	r2, r0, #0
 80037be:	801a      	strh	r2, [r3, #0]
 80037c0:	003b      	movs	r3, r7
 80037c2:	1c0a      	adds	r2, r1, #0
 80037c4:	801a      	strh	r2, [r3, #0]
	uint8_t i;

	/* Check input parameters */
	if (
 80037c6:	1dbb      	adds	r3, r7, #6
 80037c8:	881b      	ldrh	r3, [r3, #0]
 80037ca:	2b81      	cmp	r3, #129	@ 0x81
 80037cc:	d850      	bhi.n	8003870 <SSD1306_DrawFilledRectangle+0xd0>
		x >= SSD1306_WIDTH ||
 80037ce:	1d3b      	adds	r3, r7, #4
 80037d0:	881b      	ldrh	r3, [r3, #0]
 80037d2:	2b3f      	cmp	r3, #63	@ 0x3f
 80037d4:	d84c      	bhi.n	8003870 <SSD1306_DrawFilledRectangle+0xd0>
		/* Return error */
		return;
	}

	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 80037d6:	1dbb      	adds	r3, r7, #6
 80037d8:	881a      	ldrh	r2, [r3, #0]
 80037da:	1cbb      	adds	r3, r7, #2
 80037dc:	881b      	ldrh	r3, [r3, #0]
 80037de:	18d3      	adds	r3, r2, r3
 80037e0:	2b81      	cmp	r3, #129	@ 0x81
 80037e2:	dd05      	ble.n	80037f0 <SSD1306_DrawFilledRectangle+0x50>
		w = SSD1306_WIDTH - x;
 80037e4:	1cbb      	adds	r3, r7, #2
 80037e6:	1dba      	adds	r2, r7, #6
 80037e8:	8812      	ldrh	r2, [r2, #0]
 80037ea:	2182      	movs	r1, #130	@ 0x82
 80037ec:	1a8a      	subs	r2, r1, r2
 80037ee:	801a      	strh	r2, [r3, #0]
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 80037f0:	1d3b      	adds	r3, r7, #4
 80037f2:	881a      	ldrh	r2, [r3, #0]
 80037f4:	003b      	movs	r3, r7
 80037f6:	881b      	ldrh	r3, [r3, #0]
 80037f8:	18d3      	adds	r3, r2, r3
 80037fa:	2b3f      	cmp	r3, #63	@ 0x3f
 80037fc:	dd05      	ble.n	800380a <SSD1306_DrawFilledRectangle+0x6a>
		h = SSD1306_HEIGHT - y;
 80037fe:	003b      	movs	r3, r7
 8003800:	1d3a      	adds	r2, r7, #4
 8003802:	8812      	ldrh	r2, [r2, #0]
 8003804:	2140      	movs	r1, #64	@ 0x40
 8003806:	1a8a      	subs	r2, r1, r2
 8003808:	801a      	strh	r2, [r3, #0]
	}

	/* Draw lines */
	for (i = 0; i <= h; i++) {
 800380a:	230f      	movs	r3, #15
 800380c:	18fb      	adds	r3, r7, r3
 800380e:	2200      	movs	r2, #0
 8003810:	701a      	strb	r2, [r3, #0]
 8003812:	e024      	b.n	800385e <SSD1306_DrawFilledRectangle+0xbe>
		/* Draw lines */
		SSD1306_DrawLine(x, y + i, x + w, y + i, c);
 8003814:	200f      	movs	r0, #15
 8003816:	183b      	adds	r3, r7, r0
 8003818:	781b      	ldrb	r3, [r3, #0]
 800381a:	b29a      	uxth	r2, r3
 800381c:	1d3b      	adds	r3, r7, #4
 800381e:	881b      	ldrh	r3, [r3, #0]
 8003820:	18d3      	adds	r3, r2, r3
 8003822:	b299      	uxth	r1, r3
 8003824:	1dba      	adds	r2, r7, #6
 8003826:	1cbb      	adds	r3, r7, #2
 8003828:	8812      	ldrh	r2, [r2, #0]
 800382a:	881b      	ldrh	r3, [r3, #0]
 800382c:	18d3      	adds	r3, r2, r3
 800382e:	b29c      	uxth	r4, r3
 8003830:	0005      	movs	r5, r0
 8003832:	183b      	adds	r3, r7, r0
 8003834:	781b      	ldrb	r3, [r3, #0]
 8003836:	b29a      	uxth	r2, r3
 8003838:	1d3b      	adds	r3, r7, #4
 800383a:	881b      	ldrh	r3, [r3, #0]
 800383c:	18d3      	adds	r3, r2, r3
 800383e:	b29a      	uxth	r2, r3
 8003840:	1dbb      	adds	r3, r7, #6
 8003842:	8818      	ldrh	r0, [r3, #0]
 8003844:	2320      	movs	r3, #32
 8003846:	18fb      	adds	r3, r7, r3
 8003848:	781b      	ldrb	r3, [r3, #0]
 800384a:	9300      	str	r3, [sp, #0]
 800384c:	0013      	movs	r3, r2
 800384e:	0022      	movs	r2, r4
 8003850:	f7ff fd80 	bl	8003354 <SSD1306_DrawLine>
	for (i = 0; i <= h; i++) {
 8003854:	197b      	adds	r3, r7, r5
 8003856:	781a      	ldrb	r2, [r3, #0]
 8003858:	197b      	adds	r3, r7, r5
 800385a:	3201      	adds	r2, #1
 800385c:	701a      	strb	r2, [r3, #0]
 800385e:	230f      	movs	r3, #15
 8003860:	18fb      	adds	r3, r7, r3
 8003862:	781b      	ldrb	r3, [r3, #0]
 8003864:	b29b      	uxth	r3, r3
 8003866:	003a      	movs	r2, r7
 8003868:	8812      	ldrh	r2, [r2, #0]
 800386a:	429a      	cmp	r2, r3
 800386c:	d2d2      	bcs.n	8003814 <SSD1306_DrawFilledRectangle+0x74>
 800386e:	e000      	b.n	8003872 <SSD1306_DrawFilledRectangle+0xd2>
		return;
 8003870:	46c0      	nop			@ (mov r8, r8)
	}
}
 8003872:	46bd      	mov	sp, r7
 8003874:	b004      	add	sp, #16
 8003876:	bdb0      	pop	{r4, r5, r7, pc}

08003878 <SSD1306_DrawCircle>:
		x += xinc2;
		y += yinc2;
	}
}

void SSD1306_DrawCircle(int16_t x0, int16_t y0, int16_t r, SSD1306_COLOR_t c) {
 8003878:	b5b0      	push	{r4, r5, r7, lr}
 800387a:	b086      	sub	sp, #24
 800387c:	af00      	add	r7, sp, #0
 800387e:	0005      	movs	r5, r0
 8003880:	000c      	movs	r4, r1
 8003882:	0010      	movs	r0, r2
 8003884:	0019      	movs	r1, r3
 8003886:	1dbb      	adds	r3, r7, #6
 8003888:	1c2a      	adds	r2, r5, #0
 800388a:	801a      	strh	r2, [r3, #0]
 800388c:	1d3b      	adds	r3, r7, #4
 800388e:	1c22      	adds	r2, r4, #0
 8003890:	801a      	strh	r2, [r3, #0]
 8003892:	1cbb      	adds	r3, r7, #2
 8003894:	1c02      	adds	r2, r0, #0
 8003896:	801a      	strh	r2, [r3, #0]
 8003898:	1c7b      	adds	r3, r7, #1
 800389a:	1c0a      	adds	r2, r1, #0
 800389c:	701a      	strb	r2, [r3, #0]
	int16_t f = 1 - r;
 800389e:	1cbb      	adds	r3, r7, #2
 80038a0:	881b      	ldrh	r3, [r3, #0]
 80038a2:	2201      	movs	r2, #1
 80038a4:	1ad3      	subs	r3, r2, r3
 80038a6:	b29a      	uxth	r2, r3
 80038a8:	2316      	movs	r3, #22
 80038aa:	18fb      	adds	r3, r7, r3
 80038ac:	801a      	strh	r2, [r3, #0]
	int16_t ddF_x = 1;
 80038ae:	2314      	movs	r3, #20
 80038b0:	18fb      	adds	r3, r7, r3
 80038b2:	2201      	movs	r2, #1
 80038b4:	801a      	strh	r2, [r3, #0]
	int16_t ddF_y = -2 * r;
 80038b6:	1cbb      	adds	r3, r7, #2
 80038b8:	881b      	ldrh	r3, [r3, #0]
 80038ba:	1c1a      	adds	r2, r3, #0
 80038bc:	03d2      	lsls	r2, r2, #15
 80038be:	1ad3      	subs	r3, r2, r3
 80038c0:	18db      	adds	r3, r3, r3
 80038c2:	b29a      	uxth	r2, r3
 80038c4:	2312      	movs	r3, #18
 80038c6:	18fb      	adds	r3, r7, r3
 80038c8:	801a      	strh	r2, [r3, #0]
	int16_t x = 0;
 80038ca:	2310      	movs	r3, #16
 80038cc:	18fb      	adds	r3, r7, r3
 80038ce:	2200      	movs	r2, #0
 80038d0:	801a      	strh	r2, [r3, #0]
	int16_t y = r;
 80038d2:	230e      	movs	r3, #14
 80038d4:	18fb      	adds	r3, r7, r3
 80038d6:	1cba      	adds	r2, r7, #2
 80038d8:	8812      	ldrh	r2, [r2, #0]
 80038da:	801a      	strh	r2, [r3, #0]

    SSD1306_DrawPixel(x0, y0 + r, c);
 80038dc:	1dbb      	adds	r3, r7, #6
 80038de:	8818      	ldrh	r0, [r3, #0]
 80038e0:	1d3b      	adds	r3, r7, #4
 80038e2:	881a      	ldrh	r2, [r3, #0]
 80038e4:	1cbb      	adds	r3, r7, #2
 80038e6:	881b      	ldrh	r3, [r3, #0]
 80038e8:	18d3      	adds	r3, r2, r3
 80038ea:	b299      	uxth	r1, r3
 80038ec:	1c7b      	adds	r3, r7, #1
 80038ee:	781b      	ldrb	r3, [r3, #0]
 80038f0:	001a      	movs	r2, r3
 80038f2:	f7ff fbf5 	bl	80030e0 <SSD1306_DrawPixel>
    SSD1306_DrawPixel(x0, y0 - r, c);
 80038f6:	1dbb      	adds	r3, r7, #6
 80038f8:	8818      	ldrh	r0, [r3, #0]
 80038fa:	1d3b      	adds	r3, r7, #4
 80038fc:	881a      	ldrh	r2, [r3, #0]
 80038fe:	1cbb      	adds	r3, r7, #2
 8003900:	881b      	ldrh	r3, [r3, #0]
 8003902:	1ad3      	subs	r3, r2, r3
 8003904:	b299      	uxth	r1, r3
 8003906:	1c7b      	adds	r3, r7, #1
 8003908:	781b      	ldrb	r3, [r3, #0]
 800390a:	001a      	movs	r2, r3
 800390c:	f7ff fbe8 	bl	80030e0 <SSD1306_DrawPixel>
    SSD1306_DrawPixel(x0 + r, y0, c);
 8003910:	1dbb      	adds	r3, r7, #6
 8003912:	881a      	ldrh	r2, [r3, #0]
 8003914:	1cbb      	adds	r3, r7, #2
 8003916:	881b      	ldrh	r3, [r3, #0]
 8003918:	18d3      	adds	r3, r2, r3
 800391a:	b298      	uxth	r0, r3
 800391c:	1d3b      	adds	r3, r7, #4
 800391e:	8819      	ldrh	r1, [r3, #0]
 8003920:	1c7b      	adds	r3, r7, #1
 8003922:	781b      	ldrb	r3, [r3, #0]
 8003924:	001a      	movs	r2, r3
 8003926:	f7ff fbdb 	bl	80030e0 <SSD1306_DrawPixel>
    SSD1306_DrawPixel(x0 - r, y0, c);
 800392a:	1dbb      	adds	r3, r7, #6
 800392c:	881a      	ldrh	r2, [r3, #0]
 800392e:	1cbb      	adds	r3, r7, #2
 8003930:	881b      	ldrh	r3, [r3, #0]
 8003932:	1ad3      	subs	r3, r2, r3
 8003934:	b298      	uxth	r0, r3
 8003936:	1d3b      	adds	r3, r7, #4
 8003938:	8819      	ldrh	r1, [r3, #0]
 800393a:	1c7b      	adds	r3, r7, #1
 800393c:	781b      	ldrb	r3, [r3, #0]
 800393e:	001a      	movs	r2, r3
 8003940:	f7ff fbce 	bl	80030e0 <SSD1306_DrawPixel>

    while (x < y) {
 8003944:	e0c0      	b.n	8003ac8 <SSD1306_DrawCircle+0x250>
        if (f >= 0) {
 8003946:	2116      	movs	r1, #22
 8003948:	187b      	adds	r3, r7, r1
 800394a:	2200      	movs	r2, #0
 800394c:	5e9b      	ldrsh	r3, [r3, r2]
 800394e:	2b00      	cmp	r3, #0
 8003950:	db17      	blt.n	8003982 <SSD1306_DrawCircle+0x10a>
            y--;
 8003952:	200e      	movs	r0, #14
 8003954:	183b      	adds	r3, r7, r0
 8003956:	2200      	movs	r2, #0
 8003958:	5e9b      	ldrsh	r3, [r3, r2]
 800395a:	b29b      	uxth	r3, r3
 800395c:	3b01      	subs	r3, #1
 800395e:	b29a      	uxth	r2, r3
 8003960:	183b      	adds	r3, r7, r0
 8003962:	801a      	strh	r2, [r3, #0]
            ddF_y += 2;
 8003964:	2012      	movs	r0, #18
 8003966:	183b      	adds	r3, r7, r0
 8003968:	881b      	ldrh	r3, [r3, #0]
 800396a:	3302      	adds	r3, #2
 800396c:	b29a      	uxth	r2, r3
 800396e:	183b      	adds	r3, r7, r0
 8003970:	801a      	strh	r2, [r3, #0]
            f += ddF_y;
 8003972:	187b      	adds	r3, r7, r1
 8003974:	881a      	ldrh	r2, [r3, #0]
 8003976:	183b      	adds	r3, r7, r0
 8003978:	881b      	ldrh	r3, [r3, #0]
 800397a:	18d3      	adds	r3, r2, r3
 800397c:	b29a      	uxth	r2, r3
 800397e:	187b      	adds	r3, r7, r1
 8003980:	801a      	strh	r2, [r3, #0]
        }
        x++;
 8003982:	2110      	movs	r1, #16
 8003984:	187b      	adds	r3, r7, r1
 8003986:	2200      	movs	r2, #0
 8003988:	5e9b      	ldrsh	r3, [r3, r2]
 800398a:	b29b      	uxth	r3, r3
 800398c:	3301      	adds	r3, #1
 800398e:	b29a      	uxth	r2, r3
 8003990:	187b      	adds	r3, r7, r1
 8003992:	801a      	strh	r2, [r3, #0]
        ddF_x += 2;
 8003994:	2014      	movs	r0, #20
 8003996:	183b      	adds	r3, r7, r0
 8003998:	881b      	ldrh	r3, [r3, #0]
 800399a:	3302      	adds	r3, #2
 800399c:	b29a      	uxth	r2, r3
 800399e:	183b      	adds	r3, r7, r0
 80039a0:	801a      	strh	r2, [r3, #0]
        f += ddF_x;
 80039a2:	2416      	movs	r4, #22
 80039a4:	193b      	adds	r3, r7, r4
 80039a6:	881a      	ldrh	r2, [r3, #0]
 80039a8:	183b      	adds	r3, r7, r0
 80039aa:	881b      	ldrh	r3, [r3, #0]
 80039ac:	18d3      	adds	r3, r2, r3
 80039ae:	b29a      	uxth	r2, r3
 80039b0:	193b      	adds	r3, r7, r4
 80039b2:	801a      	strh	r2, [r3, #0]

        SSD1306_DrawPixel(x0 + x, y0 + y, c);
 80039b4:	1dbb      	adds	r3, r7, #6
 80039b6:	881a      	ldrh	r2, [r3, #0]
 80039b8:	000c      	movs	r4, r1
 80039ba:	193b      	adds	r3, r7, r4
 80039bc:	881b      	ldrh	r3, [r3, #0]
 80039be:	18d3      	adds	r3, r2, r3
 80039c0:	b298      	uxth	r0, r3
 80039c2:	1d3b      	adds	r3, r7, #4
 80039c4:	881a      	ldrh	r2, [r3, #0]
 80039c6:	250e      	movs	r5, #14
 80039c8:	197b      	adds	r3, r7, r5
 80039ca:	881b      	ldrh	r3, [r3, #0]
 80039cc:	18d3      	adds	r3, r2, r3
 80039ce:	b299      	uxth	r1, r3
 80039d0:	1c7b      	adds	r3, r7, #1
 80039d2:	781b      	ldrb	r3, [r3, #0]
 80039d4:	001a      	movs	r2, r3
 80039d6:	f7ff fb83 	bl	80030e0 <SSD1306_DrawPixel>
        SSD1306_DrawPixel(x0 - x, y0 + y, c);
 80039da:	1dbb      	adds	r3, r7, #6
 80039dc:	881a      	ldrh	r2, [r3, #0]
 80039de:	193b      	adds	r3, r7, r4
 80039e0:	881b      	ldrh	r3, [r3, #0]
 80039e2:	1ad3      	subs	r3, r2, r3
 80039e4:	b298      	uxth	r0, r3
 80039e6:	1d3b      	adds	r3, r7, #4
 80039e8:	881a      	ldrh	r2, [r3, #0]
 80039ea:	197b      	adds	r3, r7, r5
 80039ec:	881b      	ldrh	r3, [r3, #0]
 80039ee:	18d3      	adds	r3, r2, r3
 80039f0:	b299      	uxth	r1, r3
 80039f2:	1c7b      	adds	r3, r7, #1
 80039f4:	781b      	ldrb	r3, [r3, #0]
 80039f6:	001a      	movs	r2, r3
 80039f8:	f7ff fb72 	bl	80030e0 <SSD1306_DrawPixel>
        SSD1306_DrawPixel(x0 + x, y0 - y, c);
 80039fc:	1dbb      	adds	r3, r7, #6
 80039fe:	881a      	ldrh	r2, [r3, #0]
 8003a00:	193b      	adds	r3, r7, r4
 8003a02:	881b      	ldrh	r3, [r3, #0]
 8003a04:	18d3      	adds	r3, r2, r3
 8003a06:	b298      	uxth	r0, r3
 8003a08:	1d3b      	adds	r3, r7, #4
 8003a0a:	881a      	ldrh	r2, [r3, #0]
 8003a0c:	197b      	adds	r3, r7, r5
 8003a0e:	881b      	ldrh	r3, [r3, #0]
 8003a10:	1ad3      	subs	r3, r2, r3
 8003a12:	b299      	uxth	r1, r3
 8003a14:	1c7b      	adds	r3, r7, #1
 8003a16:	781b      	ldrb	r3, [r3, #0]
 8003a18:	001a      	movs	r2, r3
 8003a1a:	f7ff fb61 	bl	80030e0 <SSD1306_DrawPixel>
        SSD1306_DrawPixel(x0 - x, y0 - y, c);
 8003a1e:	1dbb      	adds	r3, r7, #6
 8003a20:	881a      	ldrh	r2, [r3, #0]
 8003a22:	193b      	adds	r3, r7, r4
 8003a24:	881b      	ldrh	r3, [r3, #0]
 8003a26:	1ad3      	subs	r3, r2, r3
 8003a28:	b298      	uxth	r0, r3
 8003a2a:	1d3b      	adds	r3, r7, #4
 8003a2c:	881a      	ldrh	r2, [r3, #0]
 8003a2e:	197b      	adds	r3, r7, r5
 8003a30:	881b      	ldrh	r3, [r3, #0]
 8003a32:	1ad3      	subs	r3, r2, r3
 8003a34:	b299      	uxth	r1, r3
 8003a36:	1c7b      	adds	r3, r7, #1
 8003a38:	781b      	ldrb	r3, [r3, #0]
 8003a3a:	001a      	movs	r2, r3
 8003a3c:	f7ff fb50 	bl	80030e0 <SSD1306_DrawPixel>

        SSD1306_DrawPixel(x0 + y, y0 + x, c);
 8003a40:	1dbb      	adds	r3, r7, #6
 8003a42:	881a      	ldrh	r2, [r3, #0]
 8003a44:	197b      	adds	r3, r7, r5
 8003a46:	881b      	ldrh	r3, [r3, #0]
 8003a48:	18d3      	adds	r3, r2, r3
 8003a4a:	b298      	uxth	r0, r3
 8003a4c:	1d3b      	adds	r3, r7, #4
 8003a4e:	881a      	ldrh	r2, [r3, #0]
 8003a50:	193b      	adds	r3, r7, r4
 8003a52:	881b      	ldrh	r3, [r3, #0]
 8003a54:	18d3      	adds	r3, r2, r3
 8003a56:	b299      	uxth	r1, r3
 8003a58:	1c7b      	adds	r3, r7, #1
 8003a5a:	781b      	ldrb	r3, [r3, #0]
 8003a5c:	001a      	movs	r2, r3
 8003a5e:	f7ff fb3f 	bl	80030e0 <SSD1306_DrawPixel>
        SSD1306_DrawPixel(x0 - y, y0 + x, c);
 8003a62:	1dbb      	adds	r3, r7, #6
 8003a64:	881a      	ldrh	r2, [r3, #0]
 8003a66:	197b      	adds	r3, r7, r5
 8003a68:	881b      	ldrh	r3, [r3, #0]
 8003a6a:	1ad3      	subs	r3, r2, r3
 8003a6c:	b298      	uxth	r0, r3
 8003a6e:	1d3b      	adds	r3, r7, #4
 8003a70:	881a      	ldrh	r2, [r3, #0]
 8003a72:	193b      	adds	r3, r7, r4
 8003a74:	881b      	ldrh	r3, [r3, #0]
 8003a76:	18d3      	adds	r3, r2, r3
 8003a78:	b299      	uxth	r1, r3
 8003a7a:	1c7b      	adds	r3, r7, #1
 8003a7c:	781b      	ldrb	r3, [r3, #0]
 8003a7e:	001a      	movs	r2, r3
 8003a80:	f7ff fb2e 	bl	80030e0 <SSD1306_DrawPixel>
        SSD1306_DrawPixel(x0 + y, y0 - x, c);
 8003a84:	1dbb      	adds	r3, r7, #6
 8003a86:	881a      	ldrh	r2, [r3, #0]
 8003a88:	197b      	adds	r3, r7, r5
 8003a8a:	881b      	ldrh	r3, [r3, #0]
 8003a8c:	18d3      	adds	r3, r2, r3
 8003a8e:	b298      	uxth	r0, r3
 8003a90:	1d3b      	adds	r3, r7, #4
 8003a92:	881a      	ldrh	r2, [r3, #0]
 8003a94:	193b      	adds	r3, r7, r4
 8003a96:	881b      	ldrh	r3, [r3, #0]
 8003a98:	1ad3      	subs	r3, r2, r3
 8003a9a:	b299      	uxth	r1, r3
 8003a9c:	1c7b      	adds	r3, r7, #1
 8003a9e:	781b      	ldrb	r3, [r3, #0]
 8003aa0:	001a      	movs	r2, r3
 8003aa2:	f7ff fb1d 	bl	80030e0 <SSD1306_DrawPixel>
        SSD1306_DrawPixel(x0 - y, y0 - x, c);
 8003aa6:	1dbb      	adds	r3, r7, #6
 8003aa8:	881a      	ldrh	r2, [r3, #0]
 8003aaa:	197b      	adds	r3, r7, r5
 8003aac:	881b      	ldrh	r3, [r3, #0]
 8003aae:	1ad3      	subs	r3, r2, r3
 8003ab0:	b298      	uxth	r0, r3
 8003ab2:	1d3b      	adds	r3, r7, #4
 8003ab4:	881a      	ldrh	r2, [r3, #0]
 8003ab6:	193b      	adds	r3, r7, r4
 8003ab8:	881b      	ldrh	r3, [r3, #0]
 8003aba:	1ad3      	subs	r3, r2, r3
 8003abc:	b299      	uxth	r1, r3
 8003abe:	1c7b      	adds	r3, r7, #1
 8003ac0:	781b      	ldrb	r3, [r3, #0]
 8003ac2:	001a      	movs	r2, r3
 8003ac4:	f7ff fb0c 	bl	80030e0 <SSD1306_DrawPixel>
    while (x < y) {
 8003ac8:	2310      	movs	r3, #16
 8003aca:	18fa      	adds	r2, r7, r3
 8003acc:	230e      	movs	r3, #14
 8003ace:	18fb      	adds	r3, r7, r3
 8003ad0:	2100      	movs	r1, #0
 8003ad2:	5e52      	ldrsh	r2, [r2, r1]
 8003ad4:	2100      	movs	r1, #0
 8003ad6:	5e5b      	ldrsh	r3, [r3, r1]
 8003ad8:	429a      	cmp	r2, r3
 8003ada:	da00      	bge.n	8003ade <SSD1306_DrawCircle+0x266>
 8003adc:	e733      	b.n	8003946 <SSD1306_DrawCircle+0xce>
    }
}
 8003ade:	46c0      	nop			@ (mov r8, r8)
 8003ae0:	46c0      	nop			@ (mov r8, r8)
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	b006      	add	sp, #24
 8003ae6:	bdb0      	pop	{r4, r5, r7, pc}

08003ae8 <SSD1306_Clear>:
}



void SSD1306_Clear (void)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 8003aec:	2000      	movs	r0, #0
 8003aee:	f7ff fadd 	bl	80030ac <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8003af2:	f7ff faa3 	bl	800303c <SSD1306_UpdateScreen>
}
 8003af6:	46c0      	nop			@ (mov r8, r8)
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}

08003afc <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b082      	sub	sp, #8
 8003b00:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8003b02:	4b07      	ldr	r3, [pc, #28]	@ (8003b20 <ssd1306_I2C_Init+0x24>)
 8003b04:	607b      	str	r3, [r7, #4]
	while(p>0)
 8003b06:	e002      	b.n	8003b0e <ssd1306_I2C_Init+0x12>
		p--;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	3b01      	subs	r3, #1
 8003b0c:	607b      	str	r3, [r7, #4]
	while(p>0)
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d1f9      	bne.n	8003b08 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8003b14:	46c0      	nop			@ (mov r8, r8)
 8003b16:	46c0      	nop			@ (mov r8, r8)
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	b002      	add	sp, #8
 8003b1c:	bd80      	pop	{r7, pc}
 8003b1e:	46c0      	nop			@ (mov r8, r8)
 8003b20:	0003d090 	.word	0x0003d090

08003b24 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8003b24:	b5b0      	push	{r4, r5, r7, lr}
 8003b26:	b0c6      	sub	sp, #280	@ 0x118
 8003b28:	af02      	add	r7, sp, #8
 8003b2a:	0004      	movs	r4, r0
 8003b2c:	0008      	movs	r0, r1
 8003b2e:	603a      	str	r2, [r7, #0]
 8003b30:	0019      	movs	r1, r3
 8003b32:	4b2d      	ldr	r3, [pc, #180]	@ (8003be8 <ssd1306_I2C_WriteMulti+0xc4>)
 8003b34:	2588      	movs	r5, #136	@ 0x88
 8003b36:	006d      	lsls	r5, r5, #1
 8003b38:	195b      	adds	r3, r3, r5
 8003b3a:	19db      	adds	r3, r3, r7
 8003b3c:	1c22      	adds	r2, r4, #0
 8003b3e:	701a      	strb	r2, [r3, #0]
 8003b40:	4b2a      	ldr	r3, [pc, #168]	@ (8003bec <ssd1306_I2C_WriteMulti+0xc8>)
 8003b42:	002c      	movs	r4, r5
 8003b44:	191b      	adds	r3, r3, r4
 8003b46:	19db      	adds	r3, r3, r7
 8003b48:	1c02      	adds	r2, r0, #0
 8003b4a:	701a      	strb	r2, [r3, #0]
 8003b4c:	4b28      	ldr	r3, [pc, #160]	@ (8003bf0 <ssd1306_I2C_WriteMulti+0xcc>)
 8003b4e:	0020      	movs	r0, r4
 8003b50:	181b      	adds	r3, r3, r0
 8003b52:	19db      	adds	r3, r3, r7
 8003b54:	1c0a      	adds	r2, r1, #0
 8003b56:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8003b58:	4b26      	ldr	r3, [pc, #152]	@ (8003bf4 <ssd1306_I2C_WriteMulti+0xd0>)
 8003b5a:	181b      	adds	r3, r3, r0
 8003b5c:	19db      	adds	r3, r3, r7
 8003b5e:	4a23      	ldr	r2, [pc, #140]	@ (8003bec <ssd1306_I2C_WriteMulti+0xc8>)
 8003b60:	1812      	adds	r2, r2, r0
 8003b62:	19d2      	adds	r2, r2, r7
 8003b64:	7812      	ldrb	r2, [r2, #0]
 8003b66:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8003b68:	2310      	movs	r3, #16
 8003b6a:	33ff      	adds	r3, #255	@ 0xff
 8003b6c:	18fb      	adds	r3, r7, r3
 8003b6e:	2200      	movs	r2, #0
 8003b70:	701a      	strb	r2, [r3, #0]
 8003b72:	e014      	b.n	8003b9e <ssd1306_I2C_WriteMulti+0x7a>
dt[i+1] = data[i];
 8003b74:	2010      	movs	r0, #16
 8003b76:	30ff      	adds	r0, #255	@ 0xff
 8003b78:	183b      	adds	r3, r7, r0
 8003b7a:	781b      	ldrb	r3, [r3, #0]
 8003b7c:	683a      	ldr	r2, [r7, #0]
 8003b7e:	18d2      	adds	r2, r2, r3
 8003b80:	183b      	adds	r3, r7, r0
 8003b82:	781b      	ldrb	r3, [r3, #0]
 8003b84:	3301      	adds	r3, #1
 8003b86:	7811      	ldrb	r1, [r2, #0]
 8003b88:	4a1a      	ldr	r2, [pc, #104]	@ (8003bf4 <ssd1306_I2C_WriteMulti+0xd0>)
 8003b8a:	2488      	movs	r4, #136	@ 0x88
 8003b8c:	0064      	lsls	r4, r4, #1
 8003b8e:	1912      	adds	r2, r2, r4
 8003b90:	19d2      	adds	r2, r2, r7
 8003b92:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8003b94:	183b      	adds	r3, r7, r0
 8003b96:	781a      	ldrb	r2, [r3, #0]
 8003b98:	183b      	adds	r3, r7, r0
 8003b9a:	3201      	adds	r2, #1
 8003b9c:	701a      	strb	r2, [r3, #0]
 8003b9e:	2310      	movs	r3, #16
 8003ba0:	33ff      	adds	r3, #255	@ 0xff
 8003ba2:	18fb      	adds	r3, r7, r3
 8003ba4:	781b      	ldrb	r3, [r3, #0]
 8003ba6:	b29b      	uxth	r3, r3
 8003ba8:	4a11      	ldr	r2, [pc, #68]	@ (8003bf0 <ssd1306_I2C_WriteMulti+0xcc>)
 8003baa:	2188      	movs	r1, #136	@ 0x88
 8003bac:	0049      	lsls	r1, r1, #1
 8003bae:	1852      	adds	r2, r2, r1
 8003bb0:	19d2      	adds	r2, r2, r7
 8003bb2:	8812      	ldrh	r2, [r2, #0]
 8003bb4:	429a      	cmp	r2, r3
 8003bb6:	d8dd      	bhi.n	8003b74 <ssd1306_I2C_WriteMulti+0x50>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8003bb8:	4b0b      	ldr	r3, [pc, #44]	@ (8003be8 <ssd1306_I2C_WriteMulti+0xc4>)
 8003bba:	000a      	movs	r2, r1
 8003bbc:	189b      	adds	r3, r3, r2
 8003bbe:	19db      	adds	r3, r3, r7
 8003bc0:	781b      	ldrb	r3, [r3, #0]
 8003bc2:	b299      	uxth	r1, r3
 8003bc4:	4b0a      	ldr	r3, [pc, #40]	@ (8003bf0 <ssd1306_I2C_WriteMulti+0xcc>)
 8003bc6:	189b      	adds	r3, r3, r2
 8003bc8:	19db      	adds	r3, r3, r7
 8003bca:	881b      	ldrh	r3, [r3, #0]
 8003bcc:	3301      	adds	r3, #1
 8003bce:	b29b      	uxth	r3, r3
 8003bd0:	220c      	movs	r2, #12
 8003bd2:	18ba      	adds	r2, r7, r2
 8003bd4:	4808      	ldr	r0, [pc, #32]	@ (8003bf8 <ssd1306_I2C_WriteMulti+0xd4>)
 8003bd6:	240a      	movs	r4, #10
 8003bd8:	9400      	str	r4, [sp, #0]
 8003bda:	f000 fded 	bl	80047b8 <HAL_I2C_Master_Transmit>
}
 8003bde:	46c0      	nop			@ (mov r8, r8)
 8003be0:	46bd      	mov	sp, r7
 8003be2:	b044      	add	sp, #272	@ 0x110
 8003be4:	bdb0      	pop	{r4, r5, r7, pc}
 8003be6:	46c0      	nop			@ (mov r8, r8)
 8003be8:	fffffef7 	.word	0xfffffef7
 8003bec:	fffffef6 	.word	0xfffffef6
 8003bf0:	fffffef4 	.word	0xfffffef4
 8003bf4:	fffffefc 	.word	0xfffffefc
 8003bf8:	200000b0 	.word	0x200000b0

08003bfc <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8003bfc:	b590      	push	{r4, r7, lr}
 8003bfe:	b087      	sub	sp, #28
 8003c00:	af02      	add	r7, sp, #8
 8003c02:	0004      	movs	r4, r0
 8003c04:	0008      	movs	r0, r1
 8003c06:	0011      	movs	r1, r2
 8003c08:	1dfb      	adds	r3, r7, #7
 8003c0a:	1c22      	adds	r2, r4, #0
 8003c0c:	701a      	strb	r2, [r3, #0]
 8003c0e:	1dbb      	adds	r3, r7, #6
 8003c10:	1c02      	adds	r2, r0, #0
 8003c12:	701a      	strb	r2, [r3, #0]
 8003c14:	1d7b      	adds	r3, r7, #5
 8003c16:	1c0a      	adds	r2, r1, #0
 8003c18:	701a      	strb	r2, [r3, #0]
	uint8_t dt[2];
	dt[0] = reg;
 8003c1a:	200c      	movs	r0, #12
 8003c1c:	183b      	adds	r3, r7, r0
 8003c1e:	1dba      	adds	r2, r7, #6
 8003c20:	7812      	ldrb	r2, [r2, #0]
 8003c22:	701a      	strb	r2, [r3, #0]
	dt[1] = data;
 8003c24:	183b      	adds	r3, r7, r0
 8003c26:	1d7a      	adds	r2, r7, #5
 8003c28:	7812      	ldrb	r2, [r2, #0]
 8003c2a:	705a      	strb	r2, [r3, #1]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8003c2c:	1dfb      	adds	r3, r7, #7
 8003c2e:	781b      	ldrb	r3, [r3, #0]
 8003c30:	b299      	uxth	r1, r3
 8003c32:	183a      	adds	r2, r7, r0
 8003c34:	4804      	ldr	r0, [pc, #16]	@ (8003c48 <ssd1306_I2C_Write+0x4c>)
 8003c36:	230a      	movs	r3, #10
 8003c38:	9300      	str	r3, [sp, #0]
 8003c3a:	2302      	movs	r3, #2
 8003c3c:	f000 fdbc 	bl	80047b8 <HAL_I2C_Master_Transmit>
}
 8003c40:	46c0      	nop			@ (mov r8, r8)
 8003c42:	46bd      	mov	sp, r7
 8003c44:	b005      	add	sp, #20
 8003c46:	bd90      	pop	{r4, r7, pc}
 8003c48:	200000b0 	.word	0x200000b0

08003c4c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	b082      	sub	sp, #8
 8003c50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c52:	4b12      	ldr	r3, [pc, #72]	@ (8003c9c <HAL_MspInit+0x50>)
 8003c54:	699a      	ldr	r2, [r3, #24]
 8003c56:	4b11      	ldr	r3, [pc, #68]	@ (8003c9c <HAL_MspInit+0x50>)
 8003c58:	2101      	movs	r1, #1
 8003c5a:	430a      	orrs	r2, r1
 8003c5c:	619a      	str	r2, [r3, #24]
 8003c5e:	4b0f      	ldr	r3, [pc, #60]	@ (8003c9c <HAL_MspInit+0x50>)
 8003c60:	699b      	ldr	r3, [r3, #24]
 8003c62:	2201      	movs	r2, #1
 8003c64:	4013      	ands	r3, r2
 8003c66:	607b      	str	r3, [r7, #4]
 8003c68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003c6a:	4b0c      	ldr	r3, [pc, #48]	@ (8003c9c <HAL_MspInit+0x50>)
 8003c6c:	69da      	ldr	r2, [r3, #28]
 8003c6e:	4b0b      	ldr	r3, [pc, #44]	@ (8003c9c <HAL_MspInit+0x50>)
 8003c70:	2180      	movs	r1, #128	@ 0x80
 8003c72:	0549      	lsls	r1, r1, #21
 8003c74:	430a      	orrs	r2, r1
 8003c76:	61da      	str	r2, [r3, #28]
 8003c78:	4b08      	ldr	r3, [pc, #32]	@ (8003c9c <HAL_MspInit+0x50>)
 8003c7a:	69da      	ldr	r2, [r3, #28]
 8003c7c:	2380      	movs	r3, #128	@ 0x80
 8003c7e:	055b      	lsls	r3, r3, #21
 8003c80:	4013      	ands	r3, r2
 8003c82:	603b      	str	r3, [r7, #0]
 8003c84:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8003c86:	2302      	movs	r3, #2
 8003c88:	425b      	negs	r3, r3
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	2103      	movs	r1, #3
 8003c8e:	0018      	movs	r0, r3
 8003c90:	f000 fb14 	bl	80042bc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003c94:	46c0      	nop			@ (mov r8, r8)
 8003c96:	46bd      	mov	sp, r7
 8003c98:	b002      	add	sp, #8
 8003c9a:	bd80      	pop	{r7, pc}
 8003c9c:	40021000 	.word	0x40021000

08003ca0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003ca0:	b590      	push	{r4, r7, lr}
 8003ca2:	b08b      	sub	sp, #44	@ 0x2c
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ca8:	2414      	movs	r4, #20
 8003caa:	193b      	adds	r3, r7, r4
 8003cac:	0018      	movs	r0, r3
 8003cae:	2314      	movs	r3, #20
 8003cb0:	001a      	movs	r2, r3
 8003cb2:	2100      	movs	r1, #0
 8003cb4:	f006 fb34 	bl	800a320 <memset>
  if(hi2c->Instance==I2C1)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	4a1c      	ldr	r2, [pc, #112]	@ (8003d30 <HAL_I2C_MspInit+0x90>)
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d132      	bne.n	8003d28 <HAL_I2C_MspInit+0x88>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003cc2:	4b1c      	ldr	r3, [pc, #112]	@ (8003d34 <HAL_I2C_MspInit+0x94>)
 8003cc4:	695a      	ldr	r2, [r3, #20]
 8003cc6:	4b1b      	ldr	r3, [pc, #108]	@ (8003d34 <HAL_I2C_MspInit+0x94>)
 8003cc8:	2180      	movs	r1, #128	@ 0x80
 8003cca:	02c9      	lsls	r1, r1, #11
 8003ccc:	430a      	orrs	r2, r1
 8003cce:	615a      	str	r2, [r3, #20]
 8003cd0:	4b18      	ldr	r3, [pc, #96]	@ (8003d34 <HAL_I2C_MspInit+0x94>)
 8003cd2:	695a      	ldr	r2, [r3, #20]
 8003cd4:	2380      	movs	r3, #128	@ 0x80
 8003cd6:	02db      	lsls	r3, r3, #11
 8003cd8:	4013      	ands	r3, r2
 8003cda:	613b      	str	r3, [r7, #16]
 8003cdc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = OLED_SCK_D15_Pin|OLED_SDA_D14_Pin;
 8003cde:	193b      	adds	r3, r7, r4
 8003ce0:	22c0      	movs	r2, #192	@ 0xc0
 8003ce2:	0092      	lsls	r2, r2, #2
 8003ce4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003ce6:	0021      	movs	r1, r4
 8003ce8:	187b      	adds	r3, r7, r1
 8003cea:	2212      	movs	r2, #18
 8003cec:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cee:	187b      	adds	r3, r7, r1
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003cf4:	187b      	adds	r3, r7, r1
 8003cf6:	2203      	movs	r2, #3
 8003cf8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8003cfa:	187b      	adds	r3, r7, r1
 8003cfc:	2201      	movs	r2, #1
 8003cfe:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d00:	187b      	adds	r3, r7, r1
 8003d02:	4a0d      	ldr	r2, [pc, #52]	@ (8003d38 <HAL_I2C_MspInit+0x98>)
 8003d04:	0019      	movs	r1, r3
 8003d06:	0010      	movs	r0, r2
 8003d08:	f000 fafe 	bl	8004308 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003d0c:	4b09      	ldr	r3, [pc, #36]	@ (8003d34 <HAL_I2C_MspInit+0x94>)
 8003d0e:	69da      	ldr	r2, [r3, #28]
 8003d10:	4b08      	ldr	r3, [pc, #32]	@ (8003d34 <HAL_I2C_MspInit+0x94>)
 8003d12:	2180      	movs	r1, #128	@ 0x80
 8003d14:	0389      	lsls	r1, r1, #14
 8003d16:	430a      	orrs	r2, r1
 8003d18:	61da      	str	r2, [r3, #28]
 8003d1a:	4b06      	ldr	r3, [pc, #24]	@ (8003d34 <HAL_I2C_MspInit+0x94>)
 8003d1c:	69da      	ldr	r2, [r3, #28]
 8003d1e:	2380      	movs	r3, #128	@ 0x80
 8003d20:	039b      	lsls	r3, r3, #14
 8003d22:	4013      	ands	r3, r2
 8003d24:	60fb      	str	r3, [r7, #12]
 8003d26:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003d28:	46c0      	nop			@ (mov r8, r8)
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	b00b      	add	sp, #44	@ 0x2c
 8003d2e:	bd90      	pop	{r4, r7, pc}
 8003d30:	40005400 	.word	0x40005400
 8003d34:	40021000 	.word	0x40021000
 8003d38:	48000400 	.word	0x48000400

08003d3c <HAL_TIM_IC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_ic: TIM_IC handle pointer
  * @retval None
  */
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8003d3c:	b590      	push	{r4, r7, lr}
 8003d3e:	b08b      	sub	sp, #44	@ 0x2c
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d44:	2414      	movs	r4, #20
 8003d46:	193b      	adds	r3, r7, r4
 8003d48:	0018      	movs	r0, r3
 8003d4a:	2314      	movs	r3, #20
 8003d4c:	001a      	movs	r2, r3
 8003d4e:	2100      	movs	r1, #0
 8003d50:	f006 fae6 	bl	800a320 <memset>
  if(htim_ic->Instance==TIM1)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	4a21      	ldr	r2, [pc, #132]	@ (8003de0 <HAL_TIM_IC_MspInit+0xa4>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d13b      	bne.n	8003dd6 <HAL_TIM_IC_MspInit+0x9a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003d5e:	4b21      	ldr	r3, [pc, #132]	@ (8003de4 <HAL_TIM_IC_MspInit+0xa8>)
 8003d60:	699a      	ldr	r2, [r3, #24]
 8003d62:	4b20      	ldr	r3, [pc, #128]	@ (8003de4 <HAL_TIM_IC_MspInit+0xa8>)
 8003d64:	2180      	movs	r1, #128	@ 0x80
 8003d66:	0109      	lsls	r1, r1, #4
 8003d68:	430a      	orrs	r2, r1
 8003d6a:	619a      	str	r2, [r3, #24]
 8003d6c:	4b1d      	ldr	r3, [pc, #116]	@ (8003de4 <HAL_TIM_IC_MspInit+0xa8>)
 8003d6e:	699a      	ldr	r2, [r3, #24]
 8003d70:	2380      	movs	r3, #128	@ 0x80
 8003d72:	011b      	lsls	r3, r3, #4
 8003d74:	4013      	ands	r3, r2
 8003d76:	613b      	str	r3, [r7, #16]
 8003d78:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d7a:	4b1a      	ldr	r3, [pc, #104]	@ (8003de4 <HAL_TIM_IC_MspInit+0xa8>)
 8003d7c:	695a      	ldr	r2, [r3, #20]
 8003d7e:	4b19      	ldr	r3, [pc, #100]	@ (8003de4 <HAL_TIM_IC_MspInit+0xa8>)
 8003d80:	2180      	movs	r1, #128	@ 0x80
 8003d82:	0289      	lsls	r1, r1, #10
 8003d84:	430a      	orrs	r2, r1
 8003d86:	615a      	str	r2, [r3, #20]
 8003d88:	4b16      	ldr	r3, [pc, #88]	@ (8003de4 <HAL_TIM_IC_MspInit+0xa8>)
 8003d8a:	695a      	ldr	r2, [r3, #20]
 8003d8c:	2380      	movs	r3, #128	@ 0x80
 8003d8e:	029b      	lsls	r3, r3, #10
 8003d90:	4013      	ands	r3, r2
 8003d92:	60fb      	str	r3, [r7, #12]
 8003d94:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = Echo_Pin;
 8003d96:	193b      	adds	r3, r7, r4
 8003d98:	2280      	movs	r2, #128	@ 0x80
 8003d9a:	0052      	lsls	r2, r2, #1
 8003d9c:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d9e:	0021      	movs	r1, r4
 8003da0:	187b      	adds	r3, r7, r1
 8003da2:	2202      	movs	r2, #2
 8003da4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003da6:	187b      	adds	r3, r7, r1
 8003da8:	2200      	movs	r2, #0
 8003daa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003dac:	187b      	adds	r3, r7, r1
 8003dae:	2200      	movs	r2, #0
 8003db0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8003db2:	187b      	adds	r3, r7, r1
 8003db4:	2202      	movs	r2, #2
 8003db6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(Echo_GPIO_Port, &GPIO_InitStruct);
 8003db8:	187a      	adds	r2, r7, r1
 8003dba:	2390      	movs	r3, #144	@ 0x90
 8003dbc:	05db      	lsls	r3, r3, #23
 8003dbe:	0011      	movs	r1, r2
 8003dc0:	0018      	movs	r0, r3
 8003dc2:	f000 faa1 	bl	8004308 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 3, 0);
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	2103      	movs	r1, #3
 8003dca:	200e      	movs	r0, #14
 8003dcc:	f000 fa76 	bl	80042bc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8003dd0:	200e      	movs	r0, #14
 8003dd2:	f000 fa88 	bl	80042e6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8003dd6:	46c0      	nop			@ (mov r8, r8)
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	b00b      	add	sp, #44	@ 0x2c
 8003ddc:	bd90      	pop	{r4, r7, pc}
 8003dde:	46c0      	nop			@ (mov r8, r8)
 8003de0:	40012c00 	.word	0x40012c00
 8003de4:	40021000 	.word	0x40021000

08003de8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b084      	sub	sp, #16
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a09      	ldr	r2, [pc, #36]	@ (8003e1c <HAL_TIM_Base_MspInit+0x34>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d10b      	bne.n	8003e12 <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003dfa:	4b09      	ldr	r3, [pc, #36]	@ (8003e20 <HAL_TIM_Base_MspInit+0x38>)
 8003dfc:	69da      	ldr	r2, [r3, #28]
 8003dfe:	4b08      	ldr	r3, [pc, #32]	@ (8003e20 <HAL_TIM_Base_MspInit+0x38>)
 8003e00:	2102      	movs	r1, #2
 8003e02:	430a      	orrs	r2, r1
 8003e04:	61da      	str	r2, [r3, #28]
 8003e06:	4b06      	ldr	r3, [pc, #24]	@ (8003e20 <HAL_TIM_Base_MspInit+0x38>)
 8003e08:	69db      	ldr	r3, [r3, #28]
 8003e0a:	2202      	movs	r2, #2
 8003e0c:	4013      	ands	r3, r2
 8003e0e:	60fb      	str	r3, [r7, #12]
 8003e10:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8003e12:	46c0      	nop			@ (mov r8, r8)
 8003e14:	46bd      	mov	sp, r7
 8003e16:	b004      	add	sp, #16
 8003e18:	bd80      	pop	{r7, pc}
 8003e1a:	46c0      	nop			@ (mov r8, r8)
 8003e1c:	40000400 	.word	0x40000400
 8003e20:	40021000 	.word	0x40021000

08003e24 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003e24:	b590      	push	{r4, r7, lr}
 8003e26:	b089      	sub	sp, #36	@ 0x24
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e2c:	240c      	movs	r4, #12
 8003e2e:	193b      	adds	r3, r7, r4
 8003e30:	0018      	movs	r0, r3
 8003e32:	2314      	movs	r3, #20
 8003e34:	001a      	movs	r2, r3
 8003e36:	2100      	movs	r1, #0
 8003e38:	f006 fa72 	bl	800a320 <memset>
  if(htim->Instance==TIM3)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	4a15      	ldr	r2, [pc, #84]	@ (8003e98 <HAL_TIM_MspPostInit+0x74>)
 8003e42:	4293      	cmp	r3, r2
 8003e44:	d124      	bne.n	8003e90 <HAL_TIM_MspPostInit+0x6c>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e46:	4b15      	ldr	r3, [pc, #84]	@ (8003e9c <HAL_TIM_MspPostInit+0x78>)
 8003e48:	695a      	ldr	r2, [r3, #20]
 8003e4a:	4b14      	ldr	r3, [pc, #80]	@ (8003e9c <HAL_TIM_MspPostInit+0x78>)
 8003e4c:	2180      	movs	r1, #128	@ 0x80
 8003e4e:	0289      	lsls	r1, r1, #10
 8003e50:	430a      	orrs	r2, r1
 8003e52:	615a      	str	r2, [r3, #20]
 8003e54:	4b11      	ldr	r3, [pc, #68]	@ (8003e9c <HAL_TIM_MspPostInit+0x78>)
 8003e56:	695a      	ldr	r2, [r3, #20]
 8003e58:	2380      	movs	r3, #128	@ 0x80
 8003e5a:	029b      	lsls	r3, r3, #10
 8003e5c:	4013      	ands	r3, r2
 8003e5e:	60bb      	str	r3, [r7, #8]
 8003e60:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003e62:	0021      	movs	r1, r4
 8003e64:	187b      	adds	r3, r7, r1
 8003e66:	22c0      	movs	r2, #192	@ 0xc0
 8003e68:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e6a:	187b      	adds	r3, r7, r1
 8003e6c:	2202      	movs	r2, #2
 8003e6e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e70:	187b      	adds	r3, r7, r1
 8003e72:	2200      	movs	r2, #0
 8003e74:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e76:	187b      	adds	r3, r7, r1
 8003e78:	2200      	movs	r2, #0
 8003e7a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8003e7c:	187b      	adds	r3, r7, r1
 8003e7e:	2201      	movs	r2, #1
 8003e80:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e82:	187a      	adds	r2, r7, r1
 8003e84:	2390      	movs	r3, #144	@ 0x90
 8003e86:	05db      	lsls	r3, r3, #23
 8003e88:	0011      	movs	r1, r2
 8003e8a:	0018      	movs	r0, r3
 8003e8c:	f000 fa3c 	bl	8004308 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003e90:	46c0      	nop			@ (mov r8, r8)
 8003e92:	46bd      	mov	sp, r7
 8003e94:	b009      	add	sp, #36	@ 0x24
 8003e96:	bd90      	pop	{r4, r7, pc}
 8003e98:	40000400 	.word	0x40000400
 8003e9c:	40021000 	.word	0x40021000

08003ea0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003ea0:	b590      	push	{r4, r7, lr}
 8003ea2:	b08b      	sub	sp, #44	@ 0x2c
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ea8:	2414      	movs	r4, #20
 8003eaa:	193b      	adds	r3, r7, r4
 8003eac:	0018      	movs	r0, r3
 8003eae:	2314      	movs	r3, #20
 8003eb0:	001a      	movs	r2, r3
 8003eb2:	2100      	movs	r1, #0
 8003eb4:	f006 fa34 	bl	800a320 <memset>
  if(huart->Instance==USART2)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	4a1c      	ldr	r2, [pc, #112]	@ (8003f30 <HAL_UART_MspInit+0x90>)
 8003ebe:	4293      	cmp	r3, r2
 8003ec0:	d132      	bne.n	8003f28 <HAL_UART_MspInit+0x88>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003ec2:	4b1c      	ldr	r3, [pc, #112]	@ (8003f34 <HAL_UART_MspInit+0x94>)
 8003ec4:	69da      	ldr	r2, [r3, #28]
 8003ec6:	4b1b      	ldr	r3, [pc, #108]	@ (8003f34 <HAL_UART_MspInit+0x94>)
 8003ec8:	2180      	movs	r1, #128	@ 0x80
 8003eca:	0289      	lsls	r1, r1, #10
 8003ecc:	430a      	orrs	r2, r1
 8003ece:	61da      	str	r2, [r3, #28]
 8003ed0:	4b18      	ldr	r3, [pc, #96]	@ (8003f34 <HAL_UART_MspInit+0x94>)
 8003ed2:	69da      	ldr	r2, [r3, #28]
 8003ed4:	2380      	movs	r3, #128	@ 0x80
 8003ed6:	029b      	lsls	r3, r3, #10
 8003ed8:	4013      	ands	r3, r2
 8003eda:	613b      	str	r3, [r7, #16]
 8003edc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ede:	4b15      	ldr	r3, [pc, #84]	@ (8003f34 <HAL_UART_MspInit+0x94>)
 8003ee0:	695a      	ldr	r2, [r3, #20]
 8003ee2:	4b14      	ldr	r3, [pc, #80]	@ (8003f34 <HAL_UART_MspInit+0x94>)
 8003ee4:	2180      	movs	r1, #128	@ 0x80
 8003ee6:	0289      	lsls	r1, r1, #10
 8003ee8:	430a      	orrs	r2, r1
 8003eea:	615a      	str	r2, [r3, #20]
 8003eec:	4b11      	ldr	r3, [pc, #68]	@ (8003f34 <HAL_UART_MspInit+0x94>)
 8003eee:	695a      	ldr	r2, [r3, #20]
 8003ef0:	2380      	movs	r3, #128	@ 0x80
 8003ef2:	029b      	lsls	r3, r3, #10
 8003ef4:	4013      	ands	r3, r2
 8003ef6:	60fb      	str	r3, [r7, #12]
 8003ef8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003efa:	0021      	movs	r1, r4
 8003efc:	187b      	adds	r3, r7, r1
 8003efe:	220c      	movs	r2, #12
 8003f00:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f02:	187b      	adds	r3, r7, r1
 8003f04:	2202      	movs	r2, #2
 8003f06:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f08:	187b      	adds	r3, r7, r1
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f0e:	187b      	adds	r3, r7, r1
 8003f10:	2200      	movs	r2, #0
 8003f12:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8003f14:	187b      	adds	r3, r7, r1
 8003f16:	2201      	movs	r2, #1
 8003f18:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f1a:	187a      	adds	r2, r7, r1
 8003f1c:	2390      	movs	r3, #144	@ 0x90
 8003f1e:	05db      	lsls	r3, r3, #23
 8003f20:	0011      	movs	r1, r2
 8003f22:	0018      	movs	r0, r3
 8003f24:	f000 f9f0 	bl	8004308 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8003f28:	46c0      	nop			@ (mov r8, r8)
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	b00b      	add	sp, #44	@ 0x2c
 8003f2e:	bd90      	pop	{r4, r7, pc}
 8003f30:	40004400 	.word	0x40004400
 8003f34:	40021000 	.word	0x40021000

08003f38 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003f38:	b5b0      	push	{r4, r5, r7, lr}
 8003f3a:	b08c      	sub	sp, #48	@ 0x30
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8003f40:	2300      	movs	r3, #0
 8003f42:	627b      	str	r3, [r7, #36]	@ 0x24

  uint32_t              uwPrescalerValue = 0U;
 8003f44:	2300      	movs	r3, #0
 8003f46:	623b      	str	r3, [r7, #32]
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003f48:	4b37      	ldr	r3, [pc, #220]	@ (8004028 <HAL_InitTick+0xf0>)
 8003f4a:	69da      	ldr	r2, [r3, #28]
 8003f4c:	4b36      	ldr	r3, [pc, #216]	@ (8004028 <HAL_InitTick+0xf0>)
 8003f4e:	2110      	movs	r1, #16
 8003f50:	430a      	orrs	r2, r1
 8003f52:	61da      	str	r2, [r3, #28]
 8003f54:	4b34      	ldr	r3, [pc, #208]	@ (8004028 <HAL_InitTick+0xf0>)
 8003f56:	69db      	ldr	r3, [r3, #28]
 8003f58:	2210      	movs	r2, #16
 8003f5a:	4013      	ands	r3, r2
 8003f5c:	60bb      	str	r3, [r7, #8]
 8003f5e:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003f60:	230c      	movs	r3, #12
 8003f62:	18fa      	adds	r2, r7, r3
 8003f64:	2410      	movs	r4, #16
 8003f66:	193b      	adds	r3, r7, r4
 8003f68:	0011      	movs	r1, r2
 8003f6a:	0018      	movs	r0, r3
 8003f6c:	f001 fe0a 	bl	8005b84 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8003f70:	193b      	adds	r3, r7, r4
 8003f72:	68db      	ldr	r3, [r3, #12]
 8003f74:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d104      	bne.n	8003f86 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8003f7c:	f001 fdec 	bl	8005b58 <HAL_RCC_GetPCLK1Freq>
 8003f80:	0003      	movs	r3, r0
 8003f82:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f84:	e004      	b.n	8003f90 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8003f86:	f001 fde7 	bl	8005b58 <HAL_RCC_GetPCLK1Freq>
 8003f8a:	0003      	movs	r3, r0
 8003f8c:	005b      	lsls	r3, r3, #1
 8003f8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003f90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f92:	4926      	ldr	r1, [pc, #152]	@ (800402c <HAL_InitTick+0xf4>)
 8003f94:	0018      	movs	r0, r3
 8003f96:	f7fc f8c1 	bl	800011c <__udivsi3>
 8003f9a:	0003      	movs	r3, r0
 8003f9c:	3b01      	subs	r3, #1
 8003f9e:	623b      	str	r3, [r7, #32]

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003fa0:	4b23      	ldr	r3, [pc, #140]	@ (8004030 <HAL_InitTick+0xf8>)
 8003fa2:	4a24      	ldr	r2, [pc, #144]	@ (8004034 <HAL_InitTick+0xfc>)
 8003fa4:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8003fa6:	4b22      	ldr	r3, [pc, #136]	@ (8004030 <HAL_InitTick+0xf8>)
 8003fa8:	4a23      	ldr	r2, [pc, #140]	@ (8004038 <HAL_InitTick+0x100>)
 8003faa:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8003fac:	4b20      	ldr	r3, [pc, #128]	@ (8004030 <HAL_InitTick+0xf8>)
 8003fae:	6a3a      	ldr	r2, [r7, #32]
 8003fb0:	605a      	str	r2, [r3, #4]
  htim6.Init.ClockDivision = 0;
 8003fb2:	4b1f      	ldr	r3, [pc, #124]	@ (8004030 <HAL_InitTick+0xf8>)
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003fb8:	4b1d      	ldr	r3, [pc, #116]	@ (8004030 <HAL_InitTick+0xf8>)
 8003fba:	2200      	movs	r2, #0
 8003fbc:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003fbe:	4b1c      	ldr	r3, [pc, #112]	@ (8004030 <HAL_InitTick+0xf8>)
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8003fc4:	252b      	movs	r5, #43	@ 0x2b
 8003fc6:	197c      	adds	r4, r7, r5
 8003fc8:	4b19      	ldr	r3, [pc, #100]	@ (8004030 <HAL_InitTick+0xf8>)
 8003fca:	0018      	movs	r0, r3
 8003fcc:	f001 ff04 	bl	8005dd8 <HAL_TIM_Base_Init>
 8003fd0:	0003      	movs	r3, r0
 8003fd2:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 8003fd4:	197b      	adds	r3, r7, r5
 8003fd6:	781b      	ldrb	r3, [r3, #0]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d11e      	bne.n	800401a <HAL_InitTick+0xe2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8003fdc:	197c      	adds	r4, r7, r5
 8003fde:	4b14      	ldr	r3, [pc, #80]	@ (8004030 <HAL_InitTick+0xf8>)
 8003fe0:	0018      	movs	r0, r3
 8003fe2:	f001 ff93 	bl	8005f0c <HAL_TIM_Base_Start_IT>
 8003fe6:	0003      	movs	r3, r0
 8003fe8:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 8003fea:	197b      	adds	r3, r7, r5
 8003fec:	781b      	ldrb	r3, [r3, #0]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d113      	bne.n	800401a <HAL_InitTick+0xe2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003ff2:	2011      	movs	r0, #17
 8003ff4:	f000 f977 	bl	80042e6 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2b03      	cmp	r3, #3
 8003ffc:	d809      	bhi.n	8004012 <HAL_InitTick+0xda>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2200      	movs	r2, #0
 8004002:	0019      	movs	r1, r3
 8004004:	2011      	movs	r0, #17
 8004006:	f000 f959 	bl	80042bc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800400a:	4b0c      	ldr	r3, [pc, #48]	@ (800403c <HAL_InitTick+0x104>)
 800400c:	687a      	ldr	r2, [r7, #4]
 800400e:	601a      	str	r2, [r3, #0]
 8004010:	e003      	b.n	800401a <HAL_InitTick+0xe2>
      }
      else
      {
        status = HAL_ERROR;
 8004012:	232b      	movs	r3, #43	@ 0x2b
 8004014:	18fb      	adds	r3, r7, r3
 8004016:	2201      	movs	r2, #1
 8004018:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 800401a:	232b      	movs	r3, #43	@ 0x2b
 800401c:	18fb      	adds	r3, r7, r3
 800401e:	781b      	ldrb	r3, [r3, #0]
}
 8004020:	0018      	movs	r0, r3
 8004022:	46bd      	mov	sp, r7
 8004024:	b00c      	add	sp, #48	@ 0x30
 8004026:	bdb0      	pop	{r4, r5, r7, pc}
 8004028:	40021000 	.word	0x40021000
 800402c:	000f4240 	.word	0x000f4240
 8004030:	20000674 	.word	0x20000674
 8004034:	40001000 	.word	0x40001000
 8004038:	000003e7 	.word	0x000003e7
 800403c:	20000024 	.word	0x20000024

08004040 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004044:	46c0      	nop			@ (mov r8, r8)
 8004046:	e7fd      	b.n	8004044 <NMI_Handler+0x4>

08004048 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800404c:	46c0      	nop			@ (mov r8, r8)
 800404e:	e7fd      	b.n	800404c <HardFault_Handler+0x4>

08004050 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004054:	4b03      	ldr	r3, [pc, #12]	@ (8004064 <TIM1_CC_IRQHandler+0x14>)
 8004056:	0018      	movs	r0, r3
 8004058:	f002 fa18 	bl	800648c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800405c:	46c0      	nop			@ (mov r8, r8)
 800405e:	46bd      	mov	sp, r7
 8004060:	bd80      	pop	{r7, pc}
 8004062:	46c0      	nop			@ (mov r8, r8)
 8004064:	20000104 	.word	0x20000104

08004068 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global and DAC channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800406c:	4b03      	ldr	r3, [pc, #12]	@ (800407c <TIM6_DAC_IRQHandler+0x14>)
 800406e:	0018      	movs	r0, r3
 8004070:	f002 fa0c 	bl	800648c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004074:	46c0      	nop			@ (mov r8, r8)
 8004076:	46bd      	mov	sp, r7
 8004078:	bd80      	pop	{r7, pc}
 800407a:	46c0      	nop			@ (mov r8, r8)
 800407c:	20000674 	.word	0x20000674

08004080 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b086      	sub	sp, #24
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004088:	4a14      	ldr	r2, [pc, #80]	@ (80040dc <_sbrk+0x5c>)
 800408a:	4b15      	ldr	r3, [pc, #84]	@ (80040e0 <_sbrk+0x60>)
 800408c:	1ad3      	subs	r3, r2, r3
 800408e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004090:	697b      	ldr	r3, [r7, #20]
 8004092:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004094:	4b13      	ldr	r3, [pc, #76]	@ (80040e4 <_sbrk+0x64>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d102      	bne.n	80040a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800409c:	4b11      	ldr	r3, [pc, #68]	@ (80040e4 <_sbrk+0x64>)
 800409e:	4a12      	ldr	r2, [pc, #72]	@ (80040e8 <_sbrk+0x68>)
 80040a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80040a2:	4b10      	ldr	r3, [pc, #64]	@ (80040e4 <_sbrk+0x64>)
 80040a4:	681a      	ldr	r2, [r3, #0]
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	18d3      	adds	r3, r2, r3
 80040aa:	693a      	ldr	r2, [r7, #16]
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d207      	bcs.n	80040c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80040b0:	f006 f93e 	bl	800a330 <__errno>
 80040b4:	0003      	movs	r3, r0
 80040b6:	220c      	movs	r2, #12
 80040b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80040ba:	2301      	movs	r3, #1
 80040bc:	425b      	negs	r3, r3
 80040be:	e009      	b.n	80040d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80040c0:	4b08      	ldr	r3, [pc, #32]	@ (80040e4 <_sbrk+0x64>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80040c6:	4b07      	ldr	r3, [pc, #28]	@ (80040e4 <_sbrk+0x64>)
 80040c8:	681a      	ldr	r2, [r3, #0]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	18d2      	adds	r2, r2, r3
 80040ce:	4b05      	ldr	r3, [pc, #20]	@ (80040e4 <_sbrk+0x64>)
 80040d0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80040d2:	68fb      	ldr	r3, [r7, #12]
}
 80040d4:	0018      	movs	r0, r3
 80040d6:	46bd      	mov	sp, r7
 80040d8:	b006      	add	sp, #24
 80040da:	bd80      	pop	{r7, pc}
 80040dc:	20008000 	.word	0x20008000
 80040e0:	00000400 	.word	0x00000400
 80040e4:	200006bc 	.word	0x200006bc
 80040e8:	20002150 	.word	0x20002150

080040ec <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80040f0:	46c0      	nop			@ (mov r8, r8)
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}
	...

080040f8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80040f8:	480d      	ldr	r0, [pc, #52]	@ (8004130 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80040fa:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 80040fc:	f7ff fff6 	bl	80040ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004100:	480c      	ldr	r0, [pc, #48]	@ (8004134 <LoopForever+0x6>)
  ldr r1, =_edata
 8004102:	490d      	ldr	r1, [pc, #52]	@ (8004138 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004104:	4a0d      	ldr	r2, [pc, #52]	@ (800413c <LoopForever+0xe>)
  movs r3, #0
 8004106:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004108:	e002      	b.n	8004110 <LoopCopyDataInit>

0800410a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800410a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800410c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800410e:	3304      	adds	r3, #4

08004110 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004110:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004112:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004114:	d3f9      	bcc.n	800410a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004116:	4a0a      	ldr	r2, [pc, #40]	@ (8004140 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004118:	4c0a      	ldr	r4, [pc, #40]	@ (8004144 <LoopForever+0x16>)
  movs r3, #0
 800411a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800411c:	e001      	b.n	8004122 <LoopFillZerobss>

0800411e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800411e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004120:	3204      	adds	r2, #4

08004122 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004122:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004124:	d3fb      	bcc.n	800411e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8004126:	f006 f909 	bl	800a33c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800412a:	f7fd fff5 	bl	8002118 <main>

0800412e <LoopForever>:

LoopForever:
    b LoopForever
 800412e:	e7fe      	b.n	800412e <LoopForever>
  ldr   r0, =_estack
 8004130:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8004134:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004138:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 800413c:	0800c3b0 	.word	0x0800c3b0
  ldr r2, =_sbss
 8004140:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8004144:	2000214c 	.word	0x2000214c

08004148 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004148:	e7fe      	b.n	8004148 <ADC1_COMP_IRQHandler>
	...

0800414c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004150:	4b07      	ldr	r3, [pc, #28]	@ (8004170 <HAL_Init+0x24>)
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	4b06      	ldr	r3, [pc, #24]	@ (8004170 <HAL_Init+0x24>)
 8004156:	2110      	movs	r1, #16
 8004158:	430a      	orrs	r2, r1
 800415a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 800415c:	2003      	movs	r0, #3
 800415e:	f7ff feeb 	bl	8003f38 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004162:	f7ff fd73 	bl	8003c4c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004166:	2300      	movs	r3, #0
}
 8004168:	0018      	movs	r0, r3
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
 800416e:	46c0      	nop			@ (mov r8, r8)
 8004170:	40022000 	.word	0x40022000

08004174 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004178:	4b05      	ldr	r3, [pc, #20]	@ (8004190 <HAL_IncTick+0x1c>)
 800417a:	781b      	ldrb	r3, [r3, #0]
 800417c:	001a      	movs	r2, r3
 800417e:	4b05      	ldr	r3, [pc, #20]	@ (8004194 <HAL_IncTick+0x20>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	18d2      	adds	r2, r2, r3
 8004184:	4b03      	ldr	r3, [pc, #12]	@ (8004194 <HAL_IncTick+0x20>)
 8004186:	601a      	str	r2, [r3, #0]
}
 8004188:	46c0      	nop			@ (mov r8, r8)
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}
 800418e:	46c0      	nop			@ (mov r8, r8)
 8004190:	20000028 	.word	0x20000028
 8004194:	200006c0 	.word	0x200006c0

08004198 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	af00      	add	r7, sp, #0
  return uwTick;
 800419c:	4b02      	ldr	r3, [pc, #8]	@ (80041a8 <HAL_GetTick+0x10>)
 800419e:	681b      	ldr	r3, [r3, #0]
}
 80041a0:	0018      	movs	r0, r3
 80041a2:	46bd      	mov	sp, r7
 80041a4:	bd80      	pop	{r7, pc}
 80041a6:	46c0      	nop			@ (mov r8, r8)
 80041a8:	200006c0 	.word	0x200006c0

080041ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b082      	sub	sp, #8
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	0002      	movs	r2, r0
 80041b4:	1dfb      	adds	r3, r7, #7
 80041b6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80041b8:	1dfb      	adds	r3, r7, #7
 80041ba:	781b      	ldrb	r3, [r3, #0]
 80041bc:	2b7f      	cmp	r3, #127	@ 0x7f
 80041be:	d809      	bhi.n	80041d4 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80041c0:	1dfb      	adds	r3, r7, #7
 80041c2:	781b      	ldrb	r3, [r3, #0]
 80041c4:	001a      	movs	r2, r3
 80041c6:	231f      	movs	r3, #31
 80041c8:	401a      	ands	r2, r3
 80041ca:	4b04      	ldr	r3, [pc, #16]	@ (80041dc <__NVIC_EnableIRQ+0x30>)
 80041cc:	2101      	movs	r1, #1
 80041ce:	4091      	lsls	r1, r2
 80041d0:	000a      	movs	r2, r1
 80041d2:	601a      	str	r2, [r3, #0]
  }
}
 80041d4:	46c0      	nop			@ (mov r8, r8)
 80041d6:	46bd      	mov	sp, r7
 80041d8:	b002      	add	sp, #8
 80041da:	bd80      	pop	{r7, pc}
 80041dc:	e000e100 	.word	0xe000e100

080041e0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80041e0:	b590      	push	{r4, r7, lr}
 80041e2:	b083      	sub	sp, #12
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	0002      	movs	r2, r0
 80041e8:	6039      	str	r1, [r7, #0]
 80041ea:	1dfb      	adds	r3, r7, #7
 80041ec:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80041ee:	1dfb      	adds	r3, r7, #7
 80041f0:	781b      	ldrb	r3, [r3, #0]
 80041f2:	2b7f      	cmp	r3, #127	@ 0x7f
 80041f4:	d828      	bhi.n	8004248 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80041f6:	4a2f      	ldr	r2, [pc, #188]	@ (80042b4 <__NVIC_SetPriority+0xd4>)
 80041f8:	1dfb      	adds	r3, r7, #7
 80041fa:	781b      	ldrb	r3, [r3, #0]
 80041fc:	b25b      	sxtb	r3, r3
 80041fe:	089b      	lsrs	r3, r3, #2
 8004200:	33c0      	adds	r3, #192	@ 0xc0
 8004202:	009b      	lsls	r3, r3, #2
 8004204:	589b      	ldr	r3, [r3, r2]
 8004206:	1dfa      	adds	r2, r7, #7
 8004208:	7812      	ldrb	r2, [r2, #0]
 800420a:	0011      	movs	r1, r2
 800420c:	2203      	movs	r2, #3
 800420e:	400a      	ands	r2, r1
 8004210:	00d2      	lsls	r2, r2, #3
 8004212:	21ff      	movs	r1, #255	@ 0xff
 8004214:	4091      	lsls	r1, r2
 8004216:	000a      	movs	r2, r1
 8004218:	43d2      	mvns	r2, r2
 800421a:	401a      	ands	r2, r3
 800421c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	019b      	lsls	r3, r3, #6
 8004222:	22ff      	movs	r2, #255	@ 0xff
 8004224:	401a      	ands	r2, r3
 8004226:	1dfb      	adds	r3, r7, #7
 8004228:	781b      	ldrb	r3, [r3, #0]
 800422a:	0018      	movs	r0, r3
 800422c:	2303      	movs	r3, #3
 800422e:	4003      	ands	r3, r0
 8004230:	00db      	lsls	r3, r3, #3
 8004232:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004234:	481f      	ldr	r0, [pc, #124]	@ (80042b4 <__NVIC_SetPriority+0xd4>)
 8004236:	1dfb      	adds	r3, r7, #7
 8004238:	781b      	ldrb	r3, [r3, #0]
 800423a:	b25b      	sxtb	r3, r3
 800423c:	089b      	lsrs	r3, r3, #2
 800423e:	430a      	orrs	r2, r1
 8004240:	33c0      	adds	r3, #192	@ 0xc0
 8004242:	009b      	lsls	r3, r3, #2
 8004244:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004246:	e031      	b.n	80042ac <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004248:	4a1b      	ldr	r2, [pc, #108]	@ (80042b8 <__NVIC_SetPriority+0xd8>)
 800424a:	1dfb      	adds	r3, r7, #7
 800424c:	781b      	ldrb	r3, [r3, #0]
 800424e:	0019      	movs	r1, r3
 8004250:	230f      	movs	r3, #15
 8004252:	400b      	ands	r3, r1
 8004254:	3b08      	subs	r3, #8
 8004256:	089b      	lsrs	r3, r3, #2
 8004258:	3306      	adds	r3, #6
 800425a:	009b      	lsls	r3, r3, #2
 800425c:	18d3      	adds	r3, r2, r3
 800425e:	3304      	adds	r3, #4
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	1dfa      	adds	r2, r7, #7
 8004264:	7812      	ldrb	r2, [r2, #0]
 8004266:	0011      	movs	r1, r2
 8004268:	2203      	movs	r2, #3
 800426a:	400a      	ands	r2, r1
 800426c:	00d2      	lsls	r2, r2, #3
 800426e:	21ff      	movs	r1, #255	@ 0xff
 8004270:	4091      	lsls	r1, r2
 8004272:	000a      	movs	r2, r1
 8004274:	43d2      	mvns	r2, r2
 8004276:	401a      	ands	r2, r3
 8004278:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	019b      	lsls	r3, r3, #6
 800427e:	22ff      	movs	r2, #255	@ 0xff
 8004280:	401a      	ands	r2, r3
 8004282:	1dfb      	adds	r3, r7, #7
 8004284:	781b      	ldrb	r3, [r3, #0]
 8004286:	0018      	movs	r0, r3
 8004288:	2303      	movs	r3, #3
 800428a:	4003      	ands	r3, r0
 800428c:	00db      	lsls	r3, r3, #3
 800428e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004290:	4809      	ldr	r0, [pc, #36]	@ (80042b8 <__NVIC_SetPriority+0xd8>)
 8004292:	1dfb      	adds	r3, r7, #7
 8004294:	781b      	ldrb	r3, [r3, #0]
 8004296:	001c      	movs	r4, r3
 8004298:	230f      	movs	r3, #15
 800429a:	4023      	ands	r3, r4
 800429c:	3b08      	subs	r3, #8
 800429e:	089b      	lsrs	r3, r3, #2
 80042a0:	430a      	orrs	r2, r1
 80042a2:	3306      	adds	r3, #6
 80042a4:	009b      	lsls	r3, r3, #2
 80042a6:	18c3      	adds	r3, r0, r3
 80042a8:	3304      	adds	r3, #4
 80042aa:	601a      	str	r2, [r3, #0]
}
 80042ac:	46c0      	nop			@ (mov r8, r8)
 80042ae:	46bd      	mov	sp, r7
 80042b0:	b003      	add	sp, #12
 80042b2:	bd90      	pop	{r4, r7, pc}
 80042b4:	e000e100 	.word	0xe000e100
 80042b8:	e000ed00 	.word	0xe000ed00

080042bc <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b084      	sub	sp, #16
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	60b9      	str	r1, [r7, #8]
 80042c4:	607a      	str	r2, [r7, #4]
 80042c6:	210f      	movs	r1, #15
 80042c8:	187b      	adds	r3, r7, r1
 80042ca:	1c02      	adds	r2, r0, #0
 80042cc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80042ce:	68ba      	ldr	r2, [r7, #8]
 80042d0:	187b      	adds	r3, r7, r1
 80042d2:	781b      	ldrb	r3, [r3, #0]
 80042d4:	b25b      	sxtb	r3, r3
 80042d6:	0011      	movs	r1, r2
 80042d8:	0018      	movs	r0, r3
 80042da:	f7ff ff81 	bl	80041e0 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 80042de:	46c0      	nop			@ (mov r8, r8)
 80042e0:	46bd      	mov	sp, r7
 80042e2:	b004      	add	sp, #16
 80042e4:	bd80      	pop	{r7, pc}

080042e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042e6:	b580      	push	{r7, lr}
 80042e8:	b082      	sub	sp, #8
 80042ea:	af00      	add	r7, sp, #0
 80042ec:	0002      	movs	r2, r0
 80042ee:	1dfb      	adds	r3, r7, #7
 80042f0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80042f2:	1dfb      	adds	r3, r7, #7
 80042f4:	781b      	ldrb	r3, [r3, #0]
 80042f6:	b25b      	sxtb	r3, r3
 80042f8:	0018      	movs	r0, r3
 80042fa:	f7ff ff57 	bl	80041ac <__NVIC_EnableIRQ>
}
 80042fe:	46c0      	nop			@ (mov r8, r8)
 8004300:	46bd      	mov	sp, r7
 8004302:	b002      	add	sp, #8
 8004304:	bd80      	pop	{r7, pc}
	...

08004308 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b086      	sub	sp, #24
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
 8004310:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004312:	2300      	movs	r3, #0
 8004314:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004316:	e155      	b.n	80045c4 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	2101      	movs	r1, #1
 800431e:	697a      	ldr	r2, [r7, #20]
 8004320:	4091      	lsls	r1, r2
 8004322:	000a      	movs	r2, r1
 8004324:	4013      	ands	r3, r2
 8004326:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d100      	bne.n	8004330 <HAL_GPIO_Init+0x28>
 800432e:	e146      	b.n	80045be <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004330:	683b      	ldr	r3, [r7, #0]
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	2203      	movs	r2, #3
 8004336:	4013      	ands	r3, r2
 8004338:	2b01      	cmp	r3, #1
 800433a:	d005      	beq.n	8004348 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	2203      	movs	r2, #3
 8004342:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004344:	2b02      	cmp	r3, #2
 8004346:	d130      	bne.n	80043aa <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	689b      	ldr	r3, [r3, #8]
 800434c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800434e:	697b      	ldr	r3, [r7, #20]
 8004350:	005b      	lsls	r3, r3, #1
 8004352:	2203      	movs	r2, #3
 8004354:	409a      	lsls	r2, r3
 8004356:	0013      	movs	r3, r2
 8004358:	43da      	mvns	r2, r3
 800435a:	693b      	ldr	r3, [r7, #16]
 800435c:	4013      	ands	r3, r2
 800435e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004360:	683b      	ldr	r3, [r7, #0]
 8004362:	68da      	ldr	r2, [r3, #12]
 8004364:	697b      	ldr	r3, [r7, #20]
 8004366:	005b      	lsls	r3, r3, #1
 8004368:	409a      	lsls	r2, r3
 800436a:	0013      	movs	r3, r2
 800436c:	693a      	ldr	r2, [r7, #16]
 800436e:	4313      	orrs	r3, r2
 8004370:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	693a      	ldr	r2, [r7, #16]
 8004376:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800437e:	2201      	movs	r2, #1
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	409a      	lsls	r2, r3
 8004384:	0013      	movs	r3, r2
 8004386:	43da      	mvns	r2, r3
 8004388:	693b      	ldr	r3, [r7, #16]
 800438a:	4013      	ands	r3, r2
 800438c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	685b      	ldr	r3, [r3, #4]
 8004392:	091b      	lsrs	r3, r3, #4
 8004394:	2201      	movs	r2, #1
 8004396:	401a      	ands	r2, r3
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	409a      	lsls	r2, r3
 800439c:	0013      	movs	r3, r2
 800439e:	693a      	ldr	r2, [r7, #16]
 80043a0:	4313      	orrs	r3, r2
 80043a2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	693a      	ldr	r2, [r7, #16]
 80043a8:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	685b      	ldr	r3, [r3, #4]
 80043ae:	2203      	movs	r2, #3
 80043b0:	4013      	ands	r3, r2
 80043b2:	2b03      	cmp	r3, #3
 80043b4:	d017      	beq.n	80043e6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	68db      	ldr	r3, [r3, #12]
 80043ba:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80043bc:	697b      	ldr	r3, [r7, #20]
 80043be:	005b      	lsls	r3, r3, #1
 80043c0:	2203      	movs	r2, #3
 80043c2:	409a      	lsls	r2, r3
 80043c4:	0013      	movs	r3, r2
 80043c6:	43da      	mvns	r2, r3
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	4013      	ands	r3, r2
 80043cc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	689a      	ldr	r2, [r3, #8]
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	005b      	lsls	r3, r3, #1
 80043d6:	409a      	lsls	r2, r3
 80043d8:	0013      	movs	r3, r2
 80043da:	693a      	ldr	r2, [r7, #16]
 80043dc:	4313      	orrs	r3, r2
 80043de:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	693a      	ldr	r2, [r7, #16]
 80043e4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	685b      	ldr	r3, [r3, #4]
 80043ea:	2203      	movs	r2, #3
 80043ec:	4013      	ands	r3, r2
 80043ee:	2b02      	cmp	r3, #2
 80043f0:	d123      	bne.n	800443a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	08da      	lsrs	r2, r3, #3
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	3208      	adds	r2, #8
 80043fa:	0092      	lsls	r2, r2, #2
 80043fc:	58d3      	ldr	r3, [r2, r3]
 80043fe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004400:	697b      	ldr	r3, [r7, #20]
 8004402:	2207      	movs	r2, #7
 8004404:	4013      	ands	r3, r2
 8004406:	009b      	lsls	r3, r3, #2
 8004408:	220f      	movs	r2, #15
 800440a:	409a      	lsls	r2, r3
 800440c:	0013      	movs	r3, r2
 800440e:	43da      	mvns	r2, r3
 8004410:	693b      	ldr	r3, [r7, #16]
 8004412:	4013      	ands	r3, r2
 8004414:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	691a      	ldr	r2, [r3, #16]
 800441a:	697b      	ldr	r3, [r7, #20]
 800441c:	2107      	movs	r1, #7
 800441e:	400b      	ands	r3, r1
 8004420:	009b      	lsls	r3, r3, #2
 8004422:	409a      	lsls	r2, r3
 8004424:	0013      	movs	r3, r2
 8004426:	693a      	ldr	r2, [r7, #16]
 8004428:	4313      	orrs	r3, r2
 800442a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	08da      	lsrs	r2, r3, #3
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	3208      	adds	r2, #8
 8004434:	0092      	lsls	r2, r2, #2
 8004436:	6939      	ldr	r1, [r7, #16]
 8004438:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004440:	697b      	ldr	r3, [r7, #20]
 8004442:	005b      	lsls	r3, r3, #1
 8004444:	2203      	movs	r2, #3
 8004446:	409a      	lsls	r2, r3
 8004448:	0013      	movs	r3, r2
 800444a:	43da      	mvns	r2, r3
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	4013      	ands	r3, r2
 8004450:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	2203      	movs	r2, #3
 8004458:	401a      	ands	r2, r3
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	005b      	lsls	r3, r3, #1
 800445e:	409a      	lsls	r2, r3
 8004460:	0013      	movs	r3, r2
 8004462:	693a      	ldr	r2, [r7, #16]
 8004464:	4313      	orrs	r3, r2
 8004466:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	693a      	ldr	r2, [r7, #16]
 800446c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	685a      	ldr	r2, [r3, #4]
 8004472:	23c0      	movs	r3, #192	@ 0xc0
 8004474:	029b      	lsls	r3, r3, #10
 8004476:	4013      	ands	r3, r2
 8004478:	d100      	bne.n	800447c <HAL_GPIO_Init+0x174>
 800447a:	e0a0      	b.n	80045be <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800447c:	4b57      	ldr	r3, [pc, #348]	@ (80045dc <HAL_GPIO_Init+0x2d4>)
 800447e:	699a      	ldr	r2, [r3, #24]
 8004480:	4b56      	ldr	r3, [pc, #344]	@ (80045dc <HAL_GPIO_Init+0x2d4>)
 8004482:	2101      	movs	r1, #1
 8004484:	430a      	orrs	r2, r1
 8004486:	619a      	str	r2, [r3, #24]
 8004488:	4b54      	ldr	r3, [pc, #336]	@ (80045dc <HAL_GPIO_Init+0x2d4>)
 800448a:	699b      	ldr	r3, [r3, #24]
 800448c:	2201      	movs	r2, #1
 800448e:	4013      	ands	r3, r2
 8004490:	60bb      	str	r3, [r7, #8]
 8004492:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004494:	4a52      	ldr	r2, [pc, #328]	@ (80045e0 <HAL_GPIO_Init+0x2d8>)
 8004496:	697b      	ldr	r3, [r7, #20]
 8004498:	089b      	lsrs	r3, r3, #2
 800449a:	3302      	adds	r3, #2
 800449c:	009b      	lsls	r3, r3, #2
 800449e:	589b      	ldr	r3, [r3, r2]
 80044a0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80044a2:	697b      	ldr	r3, [r7, #20]
 80044a4:	2203      	movs	r2, #3
 80044a6:	4013      	ands	r3, r2
 80044a8:	009b      	lsls	r3, r3, #2
 80044aa:	220f      	movs	r2, #15
 80044ac:	409a      	lsls	r2, r3
 80044ae:	0013      	movs	r3, r2
 80044b0:	43da      	mvns	r2, r3
 80044b2:	693b      	ldr	r3, [r7, #16]
 80044b4:	4013      	ands	r3, r2
 80044b6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80044b8:	687a      	ldr	r2, [r7, #4]
 80044ba:	2390      	movs	r3, #144	@ 0x90
 80044bc:	05db      	lsls	r3, r3, #23
 80044be:	429a      	cmp	r2, r3
 80044c0:	d019      	beq.n	80044f6 <HAL_GPIO_Init+0x1ee>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	4a47      	ldr	r2, [pc, #284]	@ (80045e4 <HAL_GPIO_Init+0x2dc>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d013      	beq.n	80044f2 <HAL_GPIO_Init+0x1ea>
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	4a46      	ldr	r2, [pc, #280]	@ (80045e8 <HAL_GPIO_Init+0x2e0>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d00d      	beq.n	80044ee <HAL_GPIO_Init+0x1e6>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	4a45      	ldr	r2, [pc, #276]	@ (80045ec <HAL_GPIO_Init+0x2e4>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d007      	beq.n	80044ea <HAL_GPIO_Init+0x1e2>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	4a44      	ldr	r2, [pc, #272]	@ (80045f0 <HAL_GPIO_Init+0x2e8>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d101      	bne.n	80044e6 <HAL_GPIO_Init+0x1de>
 80044e2:	2304      	movs	r3, #4
 80044e4:	e008      	b.n	80044f8 <HAL_GPIO_Init+0x1f0>
 80044e6:	2305      	movs	r3, #5
 80044e8:	e006      	b.n	80044f8 <HAL_GPIO_Init+0x1f0>
 80044ea:	2303      	movs	r3, #3
 80044ec:	e004      	b.n	80044f8 <HAL_GPIO_Init+0x1f0>
 80044ee:	2302      	movs	r3, #2
 80044f0:	e002      	b.n	80044f8 <HAL_GPIO_Init+0x1f0>
 80044f2:	2301      	movs	r3, #1
 80044f4:	e000      	b.n	80044f8 <HAL_GPIO_Init+0x1f0>
 80044f6:	2300      	movs	r3, #0
 80044f8:	697a      	ldr	r2, [r7, #20]
 80044fa:	2103      	movs	r1, #3
 80044fc:	400a      	ands	r2, r1
 80044fe:	0092      	lsls	r2, r2, #2
 8004500:	4093      	lsls	r3, r2
 8004502:	693a      	ldr	r2, [r7, #16]
 8004504:	4313      	orrs	r3, r2
 8004506:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004508:	4935      	ldr	r1, [pc, #212]	@ (80045e0 <HAL_GPIO_Init+0x2d8>)
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	089b      	lsrs	r3, r3, #2
 800450e:	3302      	adds	r3, #2
 8004510:	009b      	lsls	r3, r3, #2
 8004512:	693a      	ldr	r2, [r7, #16]
 8004514:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004516:	4b37      	ldr	r3, [pc, #220]	@ (80045f4 <HAL_GPIO_Init+0x2ec>)
 8004518:	689b      	ldr	r3, [r3, #8]
 800451a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	43da      	mvns	r2, r3
 8004520:	693b      	ldr	r3, [r7, #16]
 8004522:	4013      	ands	r3, r2
 8004524:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	685a      	ldr	r2, [r3, #4]
 800452a:	2380      	movs	r3, #128	@ 0x80
 800452c:	035b      	lsls	r3, r3, #13
 800452e:	4013      	ands	r3, r2
 8004530:	d003      	beq.n	800453a <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8004532:	693a      	ldr	r2, [r7, #16]
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	4313      	orrs	r3, r2
 8004538:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800453a:	4b2e      	ldr	r3, [pc, #184]	@ (80045f4 <HAL_GPIO_Init+0x2ec>)
 800453c:	693a      	ldr	r2, [r7, #16]
 800453e:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8004540:	4b2c      	ldr	r3, [pc, #176]	@ (80045f4 <HAL_GPIO_Init+0x2ec>)
 8004542:	68db      	ldr	r3, [r3, #12]
 8004544:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	43da      	mvns	r2, r3
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	4013      	ands	r3, r2
 800454e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	685a      	ldr	r2, [r3, #4]
 8004554:	2380      	movs	r3, #128	@ 0x80
 8004556:	039b      	lsls	r3, r3, #14
 8004558:	4013      	ands	r3, r2
 800455a:	d003      	beq.n	8004564 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 800455c:	693a      	ldr	r2, [r7, #16]
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	4313      	orrs	r3, r2
 8004562:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004564:	4b23      	ldr	r3, [pc, #140]	@ (80045f4 <HAL_GPIO_Init+0x2ec>)
 8004566:	693a      	ldr	r2, [r7, #16]
 8004568:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 800456a:	4b22      	ldr	r3, [pc, #136]	@ (80045f4 <HAL_GPIO_Init+0x2ec>)
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	43da      	mvns	r2, r3
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	4013      	ands	r3, r2
 8004578:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	685a      	ldr	r2, [r3, #4]
 800457e:	2380      	movs	r3, #128	@ 0x80
 8004580:	029b      	lsls	r3, r3, #10
 8004582:	4013      	ands	r3, r2
 8004584:	d003      	beq.n	800458e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004586:	693a      	ldr	r2, [r7, #16]
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	4313      	orrs	r3, r2
 800458c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800458e:	4b19      	ldr	r3, [pc, #100]	@ (80045f4 <HAL_GPIO_Init+0x2ec>)
 8004590:	693a      	ldr	r2, [r7, #16]
 8004592:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8004594:	4b17      	ldr	r3, [pc, #92]	@ (80045f4 <HAL_GPIO_Init+0x2ec>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	43da      	mvns	r2, r3
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	4013      	ands	r3, r2
 80045a2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80045a4:	683b      	ldr	r3, [r7, #0]
 80045a6:	685a      	ldr	r2, [r3, #4]
 80045a8:	2380      	movs	r3, #128	@ 0x80
 80045aa:	025b      	lsls	r3, r3, #9
 80045ac:	4013      	ands	r3, r2
 80045ae:	d003      	beq.n	80045b8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80045b0:	693a      	ldr	r2, [r7, #16]
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	4313      	orrs	r3, r2
 80045b6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80045b8:	4b0e      	ldr	r3, [pc, #56]	@ (80045f4 <HAL_GPIO_Init+0x2ec>)
 80045ba:	693a      	ldr	r2, [r7, #16]
 80045bc:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80045be:	697b      	ldr	r3, [r7, #20]
 80045c0:	3301      	adds	r3, #1
 80045c2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	681a      	ldr	r2, [r3, #0]
 80045c8:	697b      	ldr	r3, [r7, #20]
 80045ca:	40da      	lsrs	r2, r3
 80045cc:	1e13      	subs	r3, r2, #0
 80045ce:	d000      	beq.n	80045d2 <HAL_GPIO_Init+0x2ca>
 80045d0:	e6a2      	b.n	8004318 <HAL_GPIO_Init+0x10>
  } 
}
 80045d2:	46c0      	nop			@ (mov r8, r8)
 80045d4:	46c0      	nop			@ (mov r8, r8)
 80045d6:	46bd      	mov	sp, r7
 80045d8:	b006      	add	sp, #24
 80045da:	bd80      	pop	{r7, pc}
 80045dc:	40021000 	.word	0x40021000
 80045e0:	40010000 	.word	0x40010000
 80045e4:	48000400 	.word	0x48000400
 80045e8:	48000800 	.word	0x48000800
 80045ec:	48000c00 	.word	0x48000c00
 80045f0:	48001000 	.word	0x48001000
 80045f4:	40010400 	.word	0x40010400

080045f8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	b084      	sub	sp, #16
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
 8004600:	000a      	movs	r2, r1
 8004602:	1cbb      	adds	r3, r7, #2
 8004604:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	691b      	ldr	r3, [r3, #16]
 800460a:	1cba      	adds	r2, r7, #2
 800460c:	8812      	ldrh	r2, [r2, #0]
 800460e:	4013      	ands	r3, r2
 8004610:	d004      	beq.n	800461c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8004612:	230f      	movs	r3, #15
 8004614:	18fb      	adds	r3, r7, r3
 8004616:	2201      	movs	r2, #1
 8004618:	701a      	strb	r2, [r3, #0]
 800461a:	e003      	b.n	8004624 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800461c:	230f      	movs	r3, #15
 800461e:	18fb      	adds	r3, r7, r3
 8004620:	2200      	movs	r2, #0
 8004622:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8004624:	230f      	movs	r3, #15
 8004626:	18fb      	adds	r3, r7, r3
 8004628:	781b      	ldrb	r3, [r3, #0]
  }
 800462a:	0018      	movs	r0, r3
 800462c:	46bd      	mov	sp, r7
 800462e:	b004      	add	sp, #16
 8004630:	bd80      	pop	{r7, pc}

08004632 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004632:	b580      	push	{r7, lr}
 8004634:	b082      	sub	sp, #8
 8004636:	af00      	add	r7, sp, #0
 8004638:	6078      	str	r0, [r7, #4]
 800463a:	0008      	movs	r0, r1
 800463c:	0011      	movs	r1, r2
 800463e:	1cbb      	adds	r3, r7, #2
 8004640:	1c02      	adds	r2, r0, #0
 8004642:	801a      	strh	r2, [r3, #0]
 8004644:	1c7b      	adds	r3, r7, #1
 8004646:	1c0a      	adds	r2, r1, #0
 8004648:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800464a:	1c7b      	adds	r3, r7, #1
 800464c:	781b      	ldrb	r3, [r3, #0]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d004      	beq.n	800465c <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004652:	1cbb      	adds	r3, r7, #2
 8004654:	881a      	ldrh	r2, [r3, #0]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800465a:	e003      	b.n	8004664 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800465c:	1cbb      	adds	r3, r7, #2
 800465e:	881a      	ldrh	r2, [r3, #0]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004664:	46c0      	nop			@ (mov r8, r8)
 8004666:	46bd      	mov	sp, r7
 8004668:	b002      	add	sp, #8
 800466a:	bd80      	pop	{r7, pc}

0800466c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b082      	sub	sp, #8
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d101      	bne.n	800467e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800467a:	2301      	movs	r3, #1
 800467c:	e08f      	b.n	800479e <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2241      	movs	r2, #65	@ 0x41
 8004682:	5c9b      	ldrb	r3, [r3, r2]
 8004684:	b2db      	uxtb	r3, r3
 8004686:	2b00      	cmp	r3, #0
 8004688:	d107      	bne.n	800469a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2240      	movs	r2, #64	@ 0x40
 800468e:	2100      	movs	r1, #0
 8004690:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	0018      	movs	r0, r3
 8004696:	f7ff fb03 	bl	8003ca0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2241      	movs	r2, #65	@ 0x41
 800469e:	2124      	movs	r1, #36	@ 0x24
 80046a0:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	681a      	ldr	r2, [r3, #0]
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	2101      	movs	r1, #1
 80046ae:	438a      	bics	r2, r1
 80046b0:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	685a      	ldr	r2, [r3, #4]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	493b      	ldr	r1, [pc, #236]	@ (80047a8 <HAL_I2C_Init+0x13c>)
 80046bc:	400a      	ands	r2, r1
 80046be:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	689a      	ldr	r2, [r3, #8]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	4938      	ldr	r1, [pc, #224]	@ (80047ac <HAL_I2C_Init+0x140>)
 80046cc:	400a      	ands	r2, r1
 80046ce:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	68db      	ldr	r3, [r3, #12]
 80046d4:	2b01      	cmp	r3, #1
 80046d6:	d108      	bne.n	80046ea <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	689a      	ldr	r2, [r3, #8]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	2180      	movs	r1, #128	@ 0x80
 80046e2:	0209      	lsls	r1, r1, #8
 80046e4:	430a      	orrs	r2, r1
 80046e6:	609a      	str	r2, [r3, #8]
 80046e8:	e007      	b.n	80046fa <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	689a      	ldr	r2, [r3, #8]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	2184      	movs	r1, #132	@ 0x84
 80046f4:	0209      	lsls	r1, r1, #8
 80046f6:	430a      	orrs	r2, r1
 80046f8:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	68db      	ldr	r3, [r3, #12]
 80046fe:	2b02      	cmp	r3, #2
 8004700:	d109      	bne.n	8004716 <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	685a      	ldr	r2, [r3, #4]
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	2180      	movs	r1, #128	@ 0x80
 800470e:	0109      	lsls	r1, r1, #4
 8004710:	430a      	orrs	r2, r1
 8004712:	605a      	str	r2, [r3, #4]
 8004714:	e007      	b.n	8004726 <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	685a      	ldr	r2, [r3, #4]
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4923      	ldr	r1, [pc, #140]	@ (80047b0 <HAL_I2C_Init+0x144>)
 8004722:	400a      	ands	r2, r1
 8004724:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	685a      	ldr	r2, [r3, #4]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4920      	ldr	r1, [pc, #128]	@ (80047b4 <HAL_I2C_Init+0x148>)
 8004732:	430a      	orrs	r2, r1
 8004734:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	68da      	ldr	r2, [r3, #12]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	491a      	ldr	r1, [pc, #104]	@ (80047ac <HAL_I2C_Init+0x140>)
 8004742:	400a      	ands	r2, r1
 8004744:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	691a      	ldr	r2, [r3, #16]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	695b      	ldr	r3, [r3, #20]
 800474e:	431a      	orrs	r2, r3
 8004750:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	699b      	ldr	r3, [r3, #24]
 8004756:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	430a      	orrs	r2, r1
 800475e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	69d9      	ldr	r1, [r3, #28]
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6a1a      	ldr	r2, [r3, #32]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	430a      	orrs	r2, r1
 800476e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	681a      	ldr	r2, [r3, #0]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	2101      	movs	r1, #1
 800477c:	430a      	orrs	r2, r1
 800477e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2200      	movs	r2, #0
 8004784:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2241      	movs	r2, #65	@ 0x41
 800478a:	2120      	movs	r1, #32
 800478c:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2200      	movs	r2, #0
 8004792:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2242      	movs	r2, #66	@ 0x42
 8004798:	2100      	movs	r1, #0
 800479a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800479c:	2300      	movs	r3, #0
}
 800479e:	0018      	movs	r0, r3
 80047a0:	46bd      	mov	sp, r7
 80047a2:	b002      	add	sp, #8
 80047a4:	bd80      	pop	{r7, pc}
 80047a6:	46c0      	nop			@ (mov r8, r8)
 80047a8:	f0ffffff 	.word	0xf0ffffff
 80047ac:	ffff7fff 	.word	0xffff7fff
 80047b0:	fffff7ff 	.word	0xfffff7ff
 80047b4:	02008000 	.word	0x02008000

080047b8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80047b8:	b590      	push	{r4, r7, lr}
 80047ba:	b089      	sub	sp, #36	@ 0x24
 80047bc:	af02      	add	r7, sp, #8
 80047be:	60f8      	str	r0, [r7, #12]
 80047c0:	0008      	movs	r0, r1
 80047c2:	607a      	str	r2, [r7, #4]
 80047c4:	0019      	movs	r1, r3
 80047c6:	230a      	movs	r3, #10
 80047c8:	18fb      	adds	r3, r7, r3
 80047ca:	1c02      	adds	r2, r0, #0
 80047cc:	801a      	strh	r2, [r3, #0]
 80047ce:	2308      	movs	r3, #8
 80047d0:	18fb      	adds	r3, r7, r3
 80047d2:	1c0a      	adds	r2, r1, #0
 80047d4:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	2241      	movs	r2, #65	@ 0x41
 80047da:	5c9b      	ldrb	r3, [r3, r2]
 80047dc:	b2db      	uxtb	r3, r3
 80047de:	2b20      	cmp	r3, #32
 80047e0:	d000      	beq.n	80047e4 <HAL_I2C_Master_Transmit+0x2c>
 80047e2:	e10a      	b.n	80049fa <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	2240      	movs	r2, #64	@ 0x40
 80047e8:	5c9b      	ldrb	r3, [r3, r2]
 80047ea:	2b01      	cmp	r3, #1
 80047ec:	d101      	bne.n	80047f2 <HAL_I2C_Master_Transmit+0x3a>
 80047ee:	2302      	movs	r3, #2
 80047f0:	e104      	b.n	80049fc <HAL_I2C_Master_Transmit+0x244>
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	2240      	movs	r2, #64	@ 0x40
 80047f6:	2101      	movs	r1, #1
 80047f8:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80047fa:	f7ff fccd 	bl	8004198 <HAL_GetTick>
 80047fe:	0003      	movs	r3, r0
 8004800:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004802:	2380      	movs	r3, #128	@ 0x80
 8004804:	0219      	lsls	r1, r3, #8
 8004806:	68f8      	ldr	r0, [r7, #12]
 8004808:	693b      	ldr	r3, [r7, #16]
 800480a:	9300      	str	r3, [sp, #0]
 800480c:	2319      	movs	r3, #25
 800480e:	2201      	movs	r2, #1
 8004810:	f000 fa1a 	bl	8004c48 <I2C_WaitOnFlagUntilTimeout>
 8004814:	1e03      	subs	r3, r0, #0
 8004816:	d001      	beq.n	800481c <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8004818:	2301      	movs	r3, #1
 800481a:	e0ef      	b.n	80049fc <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	2241      	movs	r2, #65	@ 0x41
 8004820:	2121      	movs	r1, #33	@ 0x21
 8004822:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2242      	movs	r2, #66	@ 0x42
 8004828:	2110      	movs	r1, #16
 800482a:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	2200      	movs	r2, #0
 8004830:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	687a      	ldr	r2, [r7, #4]
 8004836:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2208      	movs	r2, #8
 800483c:	18ba      	adds	r2, r7, r2
 800483e:	8812      	ldrh	r2, [r2, #0]
 8004840:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	2200      	movs	r2, #0
 8004846:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800484c:	b29b      	uxth	r3, r3
 800484e:	2bff      	cmp	r3, #255	@ 0xff
 8004850:	d906      	bls.n	8004860 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	22ff      	movs	r2, #255	@ 0xff
 8004856:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8004858:	2380      	movs	r3, #128	@ 0x80
 800485a:	045b      	lsls	r3, r3, #17
 800485c:	617b      	str	r3, [r7, #20]
 800485e:	e007      	b.n	8004870 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004864:	b29a      	uxth	r2, r3
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800486a:	2380      	movs	r3, #128	@ 0x80
 800486c:	049b      	lsls	r3, r3, #18
 800486e:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004874:	2b00      	cmp	r3, #0
 8004876:	d027      	beq.n	80048c8 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800487c:	781a      	ldrb	r2, [r3, #0]
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004888:	1c5a      	adds	r2, r3, #1
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004892:	b29b      	uxth	r3, r3
 8004894:	3b01      	subs	r3, #1
 8004896:	b29a      	uxth	r2, r3
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048a0:	3b01      	subs	r3, #1
 80048a2:	b29a      	uxth	r2, r3
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048ac:	b2db      	uxtb	r3, r3
 80048ae:	3301      	adds	r3, #1
 80048b0:	b2da      	uxtb	r2, r3
 80048b2:	697c      	ldr	r4, [r7, #20]
 80048b4:	230a      	movs	r3, #10
 80048b6:	18fb      	adds	r3, r7, r3
 80048b8:	8819      	ldrh	r1, [r3, #0]
 80048ba:	68f8      	ldr	r0, [r7, #12]
 80048bc:	4b51      	ldr	r3, [pc, #324]	@ (8004a04 <HAL_I2C_Master_Transmit+0x24c>)
 80048be:	9300      	str	r3, [sp, #0]
 80048c0:	0023      	movs	r3, r4
 80048c2:	f000 fb9b 	bl	8004ffc <I2C_TransferConfig>
 80048c6:	e06f      	b.n	80049a8 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048cc:	b2da      	uxtb	r2, r3
 80048ce:	697c      	ldr	r4, [r7, #20]
 80048d0:	230a      	movs	r3, #10
 80048d2:	18fb      	adds	r3, r7, r3
 80048d4:	8819      	ldrh	r1, [r3, #0]
 80048d6:	68f8      	ldr	r0, [r7, #12]
 80048d8:	4b4a      	ldr	r3, [pc, #296]	@ (8004a04 <HAL_I2C_Master_Transmit+0x24c>)
 80048da:	9300      	str	r3, [sp, #0]
 80048dc:	0023      	movs	r3, r4
 80048de:	f000 fb8d 	bl	8004ffc <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80048e2:	e061      	b.n	80049a8 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80048e4:	693a      	ldr	r2, [r7, #16]
 80048e6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	0018      	movs	r0, r3
 80048ec:	f000 fa04 	bl	8004cf8 <I2C_WaitOnTXISFlagUntilTimeout>
 80048f0:	1e03      	subs	r3, r0, #0
 80048f2:	d001      	beq.n	80048f8 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 80048f4:	2301      	movs	r3, #1
 80048f6:	e081      	b.n	80049fc <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048fc:	781a      	ldrb	r2, [r3, #0]
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004908:	1c5a      	adds	r2, r3, #1
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004912:	b29b      	uxth	r3, r3
 8004914:	3b01      	subs	r3, #1
 8004916:	b29a      	uxth	r2, r3
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004920:	3b01      	subs	r3, #1
 8004922:	b29a      	uxth	r2, r3
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800492c:	b29b      	uxth	r3, r3
 800492e:	2b00      	cmp	r3, #0
 8004930:	d03a      	beq.n	80049a8 <HAL_I2C_Master_Transmit+0x1f0>
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004936:	2b00      	cmp	r3, #0
 8004938:	d136      	bne.n	80049a8 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800493a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800493c:	68f8      	ldr	r0, [r7, #12]
 800493e:	693b      	ldr	r3, [r7, #16]
 8004940:	9300      	str	r3, [sp, #0]
 8004942:	0013      	movs	r3, r2
 8004944:	2200      	movs	r2, #0
 8004946:	2180      	movs	r1, #128	@ 0x80
 8004948:	f000 f97e 	bl	8004c48 <I2C_WaitOnFlagUntilTimeout>
 800494c:	1e03      	subs	r3, r0, #0
 800494e:	d001      	beq.n	8004954 <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8004950:	2301      	movs	r3, #1
 8004952:	e053      	b.n	80049fc <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004958:	b29b      	uxth	r3, r3
 800495a:	2bff      	cmp	r3, #255	@ 0xff
 800495c:	d911      	bls.n	8004982 <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	22ff      	movs	r2, #255	@ 0xff
 8004962:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004968:	b2da      	uxtb	r2, r3
 800496a:	2380      	movs	r3, #128	@ 0x80
 800496c:	045c      	lsls	r4, r3, #17
 800496e:	230a      	movs	r3, #10
 8004970:	18fb      	adds	r3, r7, r3
 8004972:	8819      	ldrh	r1, [r3, #0]
 8004974:	68f8      	ldr	r0, [r7, #12]
 8004976:	2300      	movs	r3, #0
 8004978:	9300      	str	r3, [sp, #0]
 800497a:	0023      	movs	r3, r4
 800497c:	f000 fb3e 	bl	8004ffc <I2C_TransferConfig>
 8004980:	e012      	b.n	80049a8 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004986:	b29a      	uxth	r2, r3
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004990:	b2da      	uxtb	r2, r3
 8004992:	2380      	movs	r3, #128	@ 0x80
 8004994:	049c      	lsls	r4, r3, #18
 8004996:	230a      	movs	r3, #10
 8004998:	18fb      	adds	r3, r7, r3
 800499a:	8819      	ldrh	r1, [r3, #0]
 800499c:	68f8      	ldr	r0, [r7, #12]
 800499e:	2300      	movs	r3, #0
 80049a0:	9300      	str	r3, [sp, #0]
 80049a2:	0023      	movs	r3, r4
 80049a4:	f000 fb2a 	bl	8004ffc <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049ac:	b29b      	uxth	r3, r3
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d198      	bne.n	80048e4 <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80049b2:	693a      	ldr	r2, [r7, #16]
 80049b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	0018      	movs	r0, r3
 80049ba:	f000 f9e3 	bl	8004d84 <I2C_WaitOnSTOPFlagUntilTimeout>
 80049be:	1e03      	subs	r3, r0, #0
 80049c0:	d001      	beq.n	80049c6 <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	e01a      	b.n	80049fc <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	2220      	movs	r2, #32
 80049cc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	685a      	ldr	r2, [r3, #4]
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	490b      	ldr	r1, [pc, #44]	@ (8004a08 <HAL_I2C_Master_Transmit+0x250>)
 80049da:	400a      	ands	r2, r1
 80049dc:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	2241      	movs	r2, #65	@ 0x41
 80049e2:	2120      	movs	r1, #32
 80049e4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	2242      	movs	r2, #66	@ 0x42
 80049ea:	2100      	movs	r1, #0
 80049ec:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	2240      	movs	r2, #64	@ 0x40
 80049f2:	2100      	movs	r1, #0
 80049f4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80049f6:	2300      	movs	r3, #0
 80049f8:	e000      	b.n	80049fc <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 80049fa:	2302      	movs	r3, #2
  }
}
 80049fc:	0018      	movs	r0, r3
 80049fe:	46bd      	mov	sp, r7
 8004a00:	b007      	add	sp, #28
 8004a02:	bd90      	pop	{r4, r7, pc}
 8004a04:	80002000 	.word	0x80002000
 8004a08:	fe00e800 	.word	0xfe00e800

08004a0c <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b08a      	sub	sp, #40	@ 0x28
 8004a10:	af02      	add	r7, sp, #8
 8004a12:	60f8      	str	r0, [r7, #12]
 8004a14:	607a      	str	r2, [r7, #4]
 8004a16:	603b      	str	r3, [r7, #0]
 8004a18:	230a      	movs	r3, #10
 8004a1a:	18fb      	adds	r3, r7, r3
 8004a1c:	1c0a      	adds	r2, r1, #0
 8004a1e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8004a20:	2300      	movs	r3, #0
 8004a22:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	2241      	movs	r2, #65	@ 0x41
 8004a28:	5c9b      	ldrb	r3, [r3, r2]
 8004a2a:	b2db      	uxtb	r3, r3
 8004a2c:	2b20      	cmp	r3, #32
 8004a2e:	d000      	beq.n	8004a32 <HAL_I2C_IsDeviceReady+0x26>
 8004a30:	e0df      	b.n	8004bf2 <HAL_I2C_IsDeviceReady+0x1e6>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	699a      	ldr	r2, [r3, #24]
 8004a38:	2380      	movs	r3, #128	@ 0x80
 8004a3a:	021b      	lsls	r3, r3, #8
 8004a3c:	401a      	ands	r2, r3
 8004a3e:	2380      	movs	r3, #128	@ 0x80
 8004a40:	021b      	lsls	r3, r3, #8
 8004a42:	429a      	cmp	r2, r3
 8004a44:	d101      	bne.n	8004a4a <HAL_I2C_IsDeviceReady+0x3e>
    {
      return HAL_BUSY;
 8004a46:	2302      	movs	r3, #2
 8004a48:	e0d4      	b.n	8004bf4 <HAL_I2C_IsDeviceReady+0x1e8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	2240      	movs	r2, #64	@ 0x40
 8004a4e:	5c9b      	ldrb	r3, [r3, r2]
 8004a50:	2b01      	cmp	r3, #1
 8004a52:	d101      	bne.n	8004a58 <HAL_I2C_IsDeviceReady+0x4c>
 8004a54:	2302      	movs	r3, #2
 8004a56:	e0cd      	b.n	8004bf4 <HAL_I2C_IsDeviceReady+0x1e8>
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	2240      	movs	r2, #64	@ 0x40
 8004a5c:	2101      	movs	r1, #1
 8004a5e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	2241      	movs	r2, #65	@ 0x41
 8004a64:	2124      	movs	r1, #36	@ 0x24
 8004a66:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	68db      	ldr	r3, [r3, #12]
 8004a72:	2b01      	cmp	r3, #1
 8004a74:	d107      	bne.n	8004a86 <HAL_I2C_IsDeviceReady+0x7a>
 8004a76:	230a      	movs	r3, #10
 8004a78:	18fb      	adds	r3, r7, r3
 8004a7a:	881b      	ldrh	r3, [r3, #0]
 8004a7c:	059b      	lsls	r3, r3, #22
 8004a7e:	0d9b      	lsrs	r3, r3, #22
 8004a80:	4a5e      	ldr	r2, [pc, #376]	@ (8004bfc <HAL_I2C_IsDeviceReady+0x1f0>)
 8004a82:	431a      	orrs	r2, r3
 8004a84:	e006      	b.n	8004a94 <HAL_I2C_IsDeviceReady+0x88>
 8004a86:	230a      	movs	r3, #10
 8004a88:	18fb      	adds	r3, r7, r3
 8004a8a:	881b      	ldrh	r3, [r3, #0]
 8004a8c:	059b      	lsls	r3, r3, #22
 8004a8e:	0d9b      	lsrs	r3, r3, #22
 8004a90:	4a5b      	ldr	r2, [pc, #364]	@ (8004c00 <HAL_I2C_IsDeviceReady+0x1f4>)
 8004a92:	431a      	orrs	r2, r3
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	605a      	str	r2, [r3, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8004a9a:	f7ff fb7d 	bl	8004198 <HAL_GetTick>
 8004a9e:	0003      	movs	r3, r0
 8004aa0:	61bb      	str	r3, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	699b      	ldr	r3, [r3, #24]
 8004aa8:	2220      	movs	r2, #32
 8004aaa:	4013      	ands	r3, r2
 8004aac:	3b20      	subs	r3, #32
 8004aae:	425a      	negs	r2, r3
 8004ab0:	4153      	adcs	r3, r2
 8004ab2:	b2da      	uxtb	r2, r3
 8004ab4:	231f      	movs	r3, #31
 8004ab6:	18fb      	adds	r3, r7, r3
 8004ab8:	701a      	strb	r2, [r3, #0]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	699b      	ldr	r3, [r3, #24]
 8004ac0:	2210      	movs	r2, #16
 8004ac2:	4013      	ands	r3, r2
 8004ac4:	3b10      	subs	r3, #16
 8004ac6:	425a      	negs	r2, r3
 8004ac8:	4153      	adcs	r3, r2
 8004aca:	b2da      	uxtb	r2, r3
 8004acc:	231e      	movs	r3, #30
 8004ace:	18fb      	adds	r3, r7, r3
 8004ad0:	701a      	strb	r2, [r3, #0]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8004ad2:	e035      	b.n	8004b40 <HAL_I2C_IsDeviceReady+0x134>
      {
        if (Timeout != HAL_MAX_DELAY)
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	3301      	adds	r3, #1
 8004ad8:	d01a      	beq.n	8004b10 <HAL_I2C_IsDeviceReady+0x104>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004ada:	f7ff fb5d 	bl	8004198 <HAL_GetTick>
 8004ade:	0002      	movs	r2, r0
 8004ae0:	69bb      	ldr	r3, [r7, #24]
 8004ae2:	1ad3      	subs	r3, r2, r3
 8004ae4:	683a      	ldr	r2, [r7, #0]
 8004ae6:	429a      	cmp	r2, r3
 8004ae8:	d302      	bcc.n	8004af0 <HAL_I2C_IsDeviceReady+0xe4>
 8004aea:	683b      	ldr	r3, [r7, #0]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d10f      	bne.n	8004b10 <HAL_I2C_IsDeviceReady+0x104>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2241      	movs	r2, #65	@ 0x41
 8004af4:	2120      	movs	r1, #32
 8004af6:	5499      	strb	r1, [r3, r2]

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004afc:	2220      	movs	r2, #32
 8004afe:	431a      	orrs	r2, r3
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	2240      	movs	r2, #64	@ 0x40
 8004b08:	2100      	movs	r1, #0
 8004b0a:	5499      	strb	r1, [r3, r2]

            return HAL_ERROR;
 8004b0c:	2301      	movs	r3, #1
 8004b0e:	e071      	b.n	8004bf4 <HAL_I2C_IsDeviceReady+0x1e8>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	699b      	ldr	r3, [r3, #24]
 8004b16:	2220      	movs	r2, #32
 8004b18:	4013      	ands	r3, r2
 8004b1a:	3b20      	subs	r3, #32
 8004b1c:	425a      	negs	r2, r3
 8004b1e:	4153      	adcs	r3, r2
 8004b20:	b2da      	uxtb	r2, r3
 8004b22:	231f      	movs	r3, #31
 8004b24:	18fb      	adds	r3, r7, r3
 8004b26:	701a      	strb	r2, [r3, #0]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	699b      	ldr	r3, [r3, #24]
 8004b2e:	2210      	movs	r2, #16
 8004b30:	4013      	ands	r3, r2
 8004b32:	3b10      	subs	r3, #16
 8004b34:	425a      	negs	r2, r3
 8004b36:	4153      	adcs	r3, r2
 8004b38:	b2da      	uxtb	r2, r3
 8004b3a:	231e      	movs	r3, #30
 8004b3c:	18fb      	adds	r3, r7, r3
 8004b3e:	701a      	strb	r2, [r3, #0]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8004b40:	231f      	movs	r3, #31
 8004b42:	18fb      	adds	r3, r7, r3
 8004b44:	781b      	ldrb	r3, [r3, #0]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d104      	bne.n	8004b54 <HAL_I2C_IsDeviceReady+0x148>
 8004b4a:	231e      	movs	r3, #30
 8004b4c:	18fb      	adds	r3, r7, r3
 8004b4e:	781b      	ldrb	r3, [r3, #0]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d0bf      	beq.n	8004ad4 <HAL_I2C_IsDeviceReady+0xc8>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	699b      	ldr	r3, [r3, #24]
 8004b5a:	2210      	movs	r2, #16
 8004b5c:	4013      	ands	r3, r2
 8004b5e:	2b10      	cmp	r3, #16
 8004b60:	d01a      	beq.n	8004b98 <HAL_I2C_IsDeviceReady+0x18c>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004b62:	683a      	ldr	r2, [r7, #0]
 8004b64:	68f8      	ldr	r0, [r7, #12]
 8004b66:	69bb      	ldr	r3, [r7, #24]
 8004b68:	9300      	str	r3, [sp, #0]
 8004b6a:	0013      	movs	r3, r2
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	2120      	movs	r1, #32
 8004b70:	f000 f86a 	bl	8004c48 <I2C_WaitOnFlagUntilTimeout>
 8004b74:	1e03      	subs	r3, r0, #0
 8004b76:	d001      	beq.n	8004b7c <HAL_I2C_IsDeviceReady+0x170>
        {
          return HAL_ERROR;
 8004b78:	2301      	movs	r3, #1
 8004b7a:	e03b      	b.n	8004bf4 <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	2220      	movs	r2, #32
 8004b82:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2241      	movs	r2, #65	@ 0x41
 8004b88:	2120      	movs	r1, #32
 8004b8a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	2240      	movs	r2, #64	@ 0x40
 8004b90:	2100      	movs	r1, #0
 8004b92:	5499      	strb	r1, [r3, r2]

        return HAL_OK;
 8004b94:	2300      	movs	r3, #0
 8004b96:	e02d      	b.n	8004bf4 <HAL_I2C_IsDeviceReady+0x1e8>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8004b98:	683a      	ldr	r2, [r7, #0]
 8004b9a:	68f8      	ldr	r0, [r7, #12]
 8004b9c:	69bb      	ldr	r3, [r7, #24]
 8004b9e:	9300      	str	r3, [sp, #0]
 8004ba0:	0013      	movs	r3, r2
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	2120      	movs	r1, #32
 8004ba6:	f000 f84f 	bl	8004c48 <I2C_WaitOnFlagUntilTimeout>
 8004baa:	1e03      	subs	r3, r0, #0
 8004bac:	d001      	beq.n	8004bb2 <HAL_I2C_IsDeviceReady+0x1a6>
        {
          return HAL_ERROR;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	e020      	b.n	8004bf4 <HAL_I2C_IsDeviceReady+0x1e8>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	2210      	movs	r2, #16
 8004bb8:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	2220      	movs	r2, #32
 8004bc0:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8004bc2:	697b      	ldr	r3, [r7, #20]
 8004bc4:	3301      	adds	r3, #1
 8004bc6:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	687a      	ldr	r2, [r7, #4]
 8004bcc:	429a      	cmp	r2, r3
 8004bce:	d900      	bls.n	8004bd2 <HAL_I2C_IsDeviceReady+0x1c6>
 8004bd0:	e74d      	b.n	8004a6e <HAL_I2C_IsDeviceReady+0x62>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	2241      	movs	r2, #65	@ 0x41
 8004bd6:	2120      	movs	r1, #32
 8004bd8:	5499      	strb	r1, [r3, r2]

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004bde:	2220      	movs	r2, #32
 8004be0:	431a      	orrs	r2, r3
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	2240      	movs	r2, #64	@ 0x40
 8004bea:	2100      	movs	r1, #0
 8004bec:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e000      	b.n	8004bf4 <HAL_I2C_IsDeviceReady+0x1e8>
  }
  else
  {
    return HAL_BUSY;
 8004bf2:	2302      	movs	r3, #2
  }
}
 8004bf4:	0018      	movs	r0, r3
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	b008      	add	sp, #32
 8004bfa:	bd80      	pop	{r7, pc}
 8004bfc:	02002000 	.word	0x02002000
 8004c00:	02002800 	.word	0x02002800

08004c04 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b082      	sub	sp, #8
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	699b      	ldr	r3, [r3, #24]
 8004c12:	2202      	movs	r2, #2
 8004c14:	4013      	ands	r3, r2
 8004c16:	2b02      	cmp	r3, #2
 8004c18:	d103      	bne.n	8004c22 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	699b      	ldr	r3, [r3, #24]
 8004c28:	2201      	movs	r2, #1
 8004c2a:	4013      	ands	r3, r2
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d007      	beq.n	8004c40 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	699a      	ldr	r2, [r3, #24]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	2101      	movs	r1, #1
 8004c3c:	430a      	orrs	r2, r1
 8004c3e:	619a      	str	r2, [r3, #24]
  }
}
 8004c40:	46c0      	nop			@ (mov r8, r8)
 8004c42:	46bd      	mov	sp, r7
 8004c44:	b002      	add	sp, #8
 8004c46:	bd80      	pop	{r7, pc}

08004c48 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004c48:	b580      	push	{r7, lr}
 8004c4a:	b084      	sub	sp, #16
 8004c4c:	af00      	add	r7, sp, #0
 8004c4e:	60f8      	str	r0, [r7, #12]
 8004c50:	60b9      	str	r1, [r7, #8]
 8004c52:	603b      	str	r3, [r7, #0]
 8004c54:	1dfb      	adds	r3, r7, #7
 8004c56:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004c58:	e03a      	b.n	8004cd0 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c5a:	69ba      	ldr	r2, [r7, #24]
 8004c5c:	6839      	ldr	r1, [r7, #0]
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	0018      	movs	r0, r3
 8004c62:	f000 f8d3 	bl	8004e0c <I2C_IsErrorOccurred>
 8004c66:	1e03      	subs	r3, r0, #0
 8004c68:	d001      	beq.n	8004c6e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	e040      	b.n	8004cf0 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	3301      	adds	r3, #1
 8004c72:	d02d      	beq.n	8004cd0 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c74:	f7ff fa90 	bl	8004198 <HAL_GetTick>
 8004c78:	0002      	movs	r2, r0
 8004c7a:	69bb      	ldr	r3, [r7, #24]
 8004c7c:	1ad3      	subs	r3, r2, r3
 8004c7e:	683a      	ldr	r2, [r7, #0]
 8004c80:	429a      	cmp	r2, r3
 8004c82:	d302      	bcc.n	8004c8a <I2C_WaitOnFlagUntilTimeout+0x42>
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d122      	bne.n	8004cd0 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	699b      	ldr	r3, [r3, #24]
 8004c90:	68ba      	ldr	r2, [r7, #8]
 8004c92:	4013      	ands	r3, r2
 8004c94:	68ba      	ldr	r2, [r7, #8]
 8004c96:	1ad3      	subs	r3, r2, r3
 8004c98:	425a      	negs	r2, r3
 8004c9a:	4153      	adcs	r3, r2
 8004c9c:	b2db      	uxtb	r3, r3
 8004c9e:	001a      	movs	r2, r3
 8004ca0:	1dfb      	adds	r3, r7, #7
 8004ca2:	781b      	ldrb	r3, [r3, #0]
 8004ca4:	429a      	cmp	r2, r3
 8004ca6:	d113      	bne.n	8004cd0 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cac:	2220      	movs	r2, #32
 8004cae:	431a      	orrs	r2, r3
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2241      	movs	r2, #65	@ 0x41
 8004cb8:	2120      	movs	r1, #32
 8004cba:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2242      	movs	r2, #66	@ 0x42
 8004cc0:	2100      	movs	r1, #0
 8004cc2:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2240      	movs	r2, #64	@ 0x40
 8004cc8:	2100      	movs	r1, #0
 8004cca:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8004ccc:	2301      	movs	r3, #1
 8004cce:	e00f      	b.n	8004cf0 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	699b      	ldr	r3, [r3, #24]
 8004cd6:	68ba      	ldr	r2, [r7, #8]
 8004cd8:	4013      	ands	r3, r2
 8004cda:	68ba      	ldr	r2, [r7, #8]
 8004cdc:	1ad3      	subs	r3, r2, r3
 8004cde:	425a      	negs	r2, r3
 8004ce0:	4153      	adcs	r3, r2
 8004ce2:	b2db      	uxtb	r3, r3
 8004ce4:	001a      	movs	r2, r3
 8004ce6:	1dfb      	adds	r3, r7, #7
 8004ce8:	781b      	ldrb	r3, [r3, #0]
 8004cea:	429a      	cmp	r2, r3
 8004cec:	d0b5      	beq.n	8004c5a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004cee:	2300      	movs	r3, #0
}
 8004cf0:	0018      	movs	r0, r3
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	b004      	add	sp, #16
 8004cf6:	bd80      	pop	{r7, pc}

08004cf8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b084      	sub	sp, #16
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	60f8      	str	r0, [r7, #12]
 8004d00:	60b9      	str	r1, [r7, #8]
 8004d02:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004d04:	e032      	b.n	8004d6c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d06:	687a      	ldr	r2, [r7, #4]
 8004d08:	68b9      	ldr	r1, [r7, #8]
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	0018      	movs	r0, r3
 8004d0e:	f000 f87d 	bl	8004e0c <I2C_IsErrorOccurred>
 8004d12:	1e03      	subs	r3, r0, #0
 8004d14:	d001      	beq.n	8004d1a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004d16:	2301      	movs	r3, #1
 8004d18:	e030      	b.n	8004d7c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d1a:	68bb      	ldr	r3, [r7, #8]
 8004d1c:	3301      	adds	r3, #1
 8004d1e:	d025      	beq.n	8004d6c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d20:	f7ff fa3a 	bl	8004198 <HAL_GetTick>
 8004d24:	0002      	movs	r2, r0
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	1ad3      	subs	r3, r2, r3
 8004d2a:	68ba      	ldr	r2, [r7, #8]
 8004d2c:	429a      	cmp	r2, r3
 8004d2e:	d302      	bcc.n	8004d36 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8004d30:	68bb      	ldr	r3, [r7, #8]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d11a      	bne.n	8004d6c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	699b      	ldr	r3, [r3, #24]
 8004d3c:	2202      	movs	r2, #2
 8004d3e:	4013      	ands	r3, r2
 8004d40:	2b02      	cmp	r3, #2
 8004d42:	d013      	beq.n	8004d6c <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d48:	2220      	movs	r2, #32
 8004d4a:	431a      	orrs	r2, r3
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	2241      	movs	r2, #65	@ 0x41
 8004d54:	2120      	movs	r1, #32
 8004d56:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	2242      	movs	r2, #66	@ 0x42
 8004d5c:	2100      	movs	r1, #0
 8004d5e:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	2240      	movs	r2, #64	@ 0x40
 8004d64:	2100      	movs	r1, #0
 8004d66:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	e007      	b.n	8004d7c <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	699b      	ldr	r3, [r3, #24]
 8004d72:	2202      	movs	r2, #2
 8004d74:	4013      	ands	r3, r2
 8004d76:	2b02      	cmp	r3, #2
 8004d78:	d1c5      	bne.n	8004d06 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004d7a:	2300      	movs	r3, #0
}
 8004d7c:	0018      	movs	r0, r3
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	b004      	add	sp, #16
 8004d82:	bd80      	pop	{r7, pc}

08004d84 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b084      	sub	sp, #16
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	60f8      	str	r0, [r7, #12]
 8004d8c:	60b9      	str	r1, [r7, #8]
 8004d8e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004d90:	e02f      	b.n	8004df2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d92:	687a      	ldr	r2, [r7, #4]
 8004d94:	68b9      	ldr	r1, [r7, #8]
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	0018      	movs	r0, r3
 8004d9a:	f000 f837 	bl	8004e0c <I2C_IsErrorOccurred>
 8004d9e:	1e03      	subs	r3, r0, #0
 8004da0:	d001      	beq.n	8004da6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004da2:	2301      	movs	r3, #1
 8004da4:	e02d      	b.n	8004e02 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004da6:	f7ff f9f7 	bl	8004198 <HAL_GetTick>
 8004daa:	0002      	movs	r2, r0
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	1ad3      	subs	r3, r2, r3
 8004db0:	68ba      	ldr	r2, [r7, #8]
 8004db2:	429a      	cmp	r2, r3
 8004db4:	d302      	bcc.n	8004dbc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004db6:	68bb      	ldr	r3, [r7, #8]
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d11a      	bne.n	8004df2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	699b      	ldr	r3, [r3, #24]
 8004dc2:	2220      	movs	r2, #32
 8004dc4:	4013      	ands	r3, r2
 8004dc6:	2b20      	cmp	r3, #32
 8004dc8:	d013      	beq.n	8004df2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dce:	2220      	movs	r2, #32
 8004dd0:	431a      	orrs	r2, r3
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	2241      	movs	r2, #65	@ 0x41
 8004dda:	2120      	movs	r1, #32
 8004ddc:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	2242      	movs	r2, #66	@ 0x42
 8004de2:	2100      	movs	r1, #0
 8004de4:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	2240      	movs	r2, #64	@ 0x40
 8004dea:	2100      	movs	r1, #0
 8004dec:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8004dee:	2301      	movs	r3, #1
 8004df0:	e007      	b.n	8004e02 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	699b      	ldr	r3, [r3, #24]
 8004df8:	2220      	movs	r2, #32
 8004dfa:	4013      	ands	r3, r2
 8004dfc:	2b20      	cmp	r3, #32
 8004dfe:	d1c8      	bne.n	8004d92 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004e00:	2300      	movs	r3, #0
}
 8004e02:	0018      	movs	r0, r3
 8004e04:	46bd      	mov	sp, r7
 8004e06:	b004      	add	sp, #16
 8004e08:	bd80      	pop	{r7, pc}
	...

08004e0c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b08a      	sub	sp, #40	@ 0x28
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	60f8      	str	r0, [r7, #12]
 8004e14:	60b9      	str	r1, [r7, #8]
 8004e16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e18:	2327      	movs	r3, #39	@ 0x27
 8004e1a:	18fb      	adds	r3, r7, r3
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	699b      	ldr	r3, [r3, #24]
 8004e26:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004e28:	2300      	movs	r3, #0
 8004e2a:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004e30:	69bb      	ldr	r3, [r7, #24]
 8004e32:	2210      	movs	r2, #16
 8004e34:	4013      	ands	r3, r2
 8004e36:	d100      	bne.n	8004e3a <I2C_IsErrorOccurred+0x2e>
 8004e38:	e079      	b.n	8004f2e <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	2210      	movs	r2, #16
 8004e40:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004e42:	e057      	b.n	8004ef4 <I2C_IsErrorOccurred+0xe8>
 8004e44:	2227      	movs	r2, #39	@ 0x27
 8004e46:	18bb      	adds	r3, r7, r2
 8004e48:	18ba      	adds	r2, r7, r2
 8004e4a:	7812      	ldrb	r2, [r2, #0]
 8004e4c:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	3301      	adds	r3, #1
 8004e52:	d04f      	beq.n	8004ef4 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004e54:	f7ff f9a0 	bl	8004198 <HAL_GetTick>
 8004e58:	0002      	movs	r2, r0
 8004e5a:	69fb      	ldr	r3, [r7, #28]
 8004e5c:	1ad3      	subs	r3, r2, r3
 8004e5e:	68ba      	ldr	r2, [r7, #8]
 8004e60:	429a      	cmp	r2, r3
 8004e62:	d302      	bcc.n	8004e6a <I2C_IsErrorOccurred+0x5e>
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d144      	bne.n	8004ef4 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	685a      	ldr	r2, [r3, #4]
 8004e70:	2380      	movs	r3, #128	@ 0x80
 8004e72:	01db      	lsls	r3, r3, #7
 8004e74:	4013      	ands	r3, r2
 8004e76:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004e78:	2013      	movs	r0, #19
 8004e7a:	183b      	adds	r3, r7, r0
 8004e7c:	68fa      	ldr	r2, [r7, #12]
 8004e7e:	2142      	movs	r1, #66	@ 0x42
 8004e80:	5c52      	ldrb	r2, [r2, r1]
 8004e82:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	699a      	ldr	r2, [r3, #24]
 8004e8a:	2380      	movs	r3, #128	@ 0x80
 8004e8c:	021b      	lsls	r3, r3, #8
 8004e8e:	401a      	ands	r2, r3
 8004e90:	2380      	movs	r3, #128	@ 0x80
 8004e92:	021b      	lsls	r3, r3, #8
 8004e94:	429a      	cmp	r2, r3
 8004e96:	d126      	bne.n	8004ee6 <I2C_IsErrorOccurred+0xda>
 8004e98:	697a      	ldr	r2, [r7, #20]
 8004e9a:	2380      	movs	r3, #128	@ 0x80
 8004e9c:	01db      	lsls	r3, r3, #7
 8004e9e:	429a      	cmp	r2, r3
 8004ea0:	d021      	beq.n	8004ee6 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8004ea2:	183b      	adds	r3, r7, r0
 8004ea4:	781b      	ldrb	r3, [r3, #0]
 8004ea6:	2b20      	cmp	r3, #32
 8004ea8:	d01d      	beq.n	8004ee6 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	685a      	ldr	r2, [r3, #4]
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	2180      	movs	r1, #128	@ 0x80
 8004eb6:	01c9      	lsls	r1, r1, #7
 8004eb8:	430a      	orrs	r2, r1
 8004eba:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004ebc:	f7ff f96c 	bl	8004198 <HAL_GetTick>
 8004ec0:	0003      	movs	r3, r0
 8004ec2:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004ec4:	e00f      	b.n	8004ee6 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004ec6:	f7ff f967 	bl	8004198 <HAL_GetTick>
 8004eca:	0002      	movs	r2, r0
 8004ecc:	69fb      	ldr	r3, [r7, #28]
 8004ece:	1ad3      	subs	r3, r2, r3
 8004ed0:	2b19      	cmp	r3, #25
 8004ed2:	d908      	bls.n	8004ee6 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004ed4:	6a3b      	ldr	r3, [r7, #32]
 8004ed6:	2220      	movs	r2, #32
 8004ed8:	4313      	orrs	r3, r2
 8004eda:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004edc:	2327      	movs	r3, #39	@ 0x27
 8004ede:	18fb      	adds	r3, r7, r3
 8004ee0:	2201      	movs	r2, #1
 8004ee2:	701a      	strb	r2, [r3, #0]

              break;
 8004ee4:	e006      	b.n	8004ef4 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	699b      	ldr	r3, [r3, #24]
 8004eec:	2220      	movs	r2, #32
 8004eee:	4013      	ands	r3, r2
 8004ef0:	2b20      	cmp	r3, #32
 8004ef2:	d1e8      	bne.n	8004ec6 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	699b      	ldr	r3, [r3, #24]
 8004efa:	2220      	movs	r2, #32
 8004efc:	4013      	ands	r3, r2
 8004efe:	2b20      	cmp	r3, #32
 8004f00:	d004      	beq.n	8004f0c <I2C_IsErrorOccurred+0x100>
 8004f02:	2327      	movs	r3, #39	@ 0x27
 8004f04:	18fb      	adds	r3, r7, r3
 8004f06:	781b      	ldrb	r3, [r3, #0]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d09b      	beq.n	8004e44 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004f0c:	2327      	movs	r3, #39	@ 0x27
 8004f0e:	18fb      	adds	r3, r7, r3
 8004f10:	781b      	ldrb	r3, [r3, #0]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d103      	bne.n	8004f1e <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	2220      	movs	r2, #32
 8004f1c:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004f1e:	6a3b      	ldr	r3, [r7, #32]
 8004f20:	2204      	movs	r2, #4
 8004f22:	4313      	orrs	r3, r2
 8004f24:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004f26:	2327      	movs	r3, #39	@ 0x27
 8004f28:	18fb      	adds	r3, r7, r3
 8004f2a:	2201      	movs	r2, #1
 8004f2c:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	699b      	ldr	r3, [r3, #24]
 8004f34:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004f36:	69ba      	ldr	r2, [r7, #24]
 8004f38:	2380      	movs	r3, #128	@ 0x80
 8004f3a:	005b      	lsls	r3, r3, #1
 8004f3c:	4013      	ands	r3, r2
 8004f3e:	d00c      	beq.n	8004f5a <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004f40:	6a3b      	ldr	r3, [r7, #32]
 8004f42:	2201      	movs	r2, #1
 8004f44:	4313      	orrs	r3, r2
 8004f46:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	2280      	movs	r2, #128	@ 0x80
 8004f4e:	0052      	lsls	r2, r2, #1
 8004f50:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004f52:	2327      	movs	r3, #39	@ 0x27
 8004f54:	18fb      	adds	r3, r7, r3
 8004f56:	2201      	movs	r2, #1
 8004f58:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004f5a:	69ba      	ldr	r2, [r7, #24]
 8004f5c:	2380      	movs	r3, #128	@ 0x80
 8004f5e:	00db      	lsls	r3, r3, #3
 8004f60:	4013      	ands	r3, r2
 8004f62:	d00c      	beq.n	8004f7e <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004f64:	6a3b      	ldr	r3, [r7, #32]
 8004f66:	2208      	movs	r2, #8
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	2280      	movs	r2, #128	@ 0x80
 8004f72:	00d2      	lsls	r2, r2, #3
 8004f74:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004f76:	2327      	movs	r3, #39	@ 0x27
 8004f78:	18fb      	adds	r3, r7, r3
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004f7e:	69ba      	ldr	r2, [r7, #24]
 8004f80:	2380      	movs	r3, #128	@ 0x80
 8004f82:	009b      	lsls	r3, r3, #2
 8004f84:	4013      	ands	r3, r2
 8004f86:	d00c      	beq.n	8004fa2 <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004f88:	6a3b      	ldr	r3, [r7, #32]
 8004f8a:	2202      	movs	r2, #2
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	2280      	movs	r2, #128	@ 0x80
 8004f96:	0092      	lsls	r2, r2, #2
 8004f98:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004f9a:	2327      	movs	r3, #39	@ 0x27
 8004f9c:	18fb      	adds	r3, r7, r3
 8004f9e:	2201      	movs	r2, #1
 8004fa0:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8004fa2:	2327      	movs	r3, #39	@ 0x27
 8004fa4:	18fb      	adds	r3, r7, r3
 8004fa6:	781b      	ldrb	r3, [r3, #0]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d01d      	beq.n	8004fe8 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	0018      	movs	r0, r3
 8004fb0:	f7ff fe28 	bl	8004c04 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	685a      	ldr	r2, [r3, #4]
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	490e      	ldr	r1, [pc, #56]	@ (8004ff8 <I2C_IsErrorOccurred+0x1ec>)
 8004fc0:	400a      	ands	r2, r1
 8004fc2:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004fc8:	6a3b      	ldr	r3, [r7, #32]
 8004fca:	431a      	orrs	r2, r3
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	2241      	movs	r2, #65	@ 0x41
 8004fd4:	2120      	movs	r1, #32
 8004fd6:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	2242      	movs	r2, #66	@ 0x42
 8004fdc:	2100      	movs	r1, #0
 8004fde:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	2240      	movs	r2, #64	@ 0x40
 8004fe4:	2100      	movs	r1, #0
 8004fe6:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8004fe8:	2327      	movs	r3, #39	@ 0x27
 8004fea:	18fb      	adds	r3, r7, r3
 8004fec:	781b      	ldrb	r3, [r3, #0]
}
 8004fee:	0018      	movs	r0, r3
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	b00a      	add	sp, #40	@ 0x28
 8004ff4:	bd80      	pop	{r7, pc}
 8004ff6:	46c0      	nop			@ (mov r8, r8)
 8004ff8:	fe00e800 	.word	0xfe00e800

08004ffc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004ffc:	b590      	push	{r4, r7, lr}
 8004ffe:	b087      	sub	sp, #28
 8005000:	af00      	add	r7, sp, #0
 8005002:	60f8      	str	r0, [r7, #12]
 8005004:	0008      	movs	r0, r1
 8005006:	0011      	movs	r1, r2
 8005008:	607b      	str	r3, [r7, #4]
 800500a:	240a      	movs	r4, #10
 800500c:	193b      	adds	r3, r7, r4
 800500e:	1c02      	adds	r2, r0, #0
 8005010:	801a      	strh	r2, [r3, #0]
 8005012:	2009      	movs	r0, #9
 8005014:	183b      	adds	r3, r7, r0
 8005016:	1c0a      	adds	r2, r1, #0
 8005018:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800501a:	193b      	adds	r3, r7, r4
 800501c:	881b      	ldrh	r3, [r3, #0]
 800501e:	059b      	lsls	r3, r3, #22
 8005020:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005022:	183b      	adds	r3, r7, r0
 8005024:	781b      	ldrb	r3, [r3, #0]
 8005026:	0419      	lsls	r1, r3, #16
 8005028:	23ff      	movs	r3, #255	@ 0xff
 800502a:	041b      	lsls	r3, r3, #16
 800502c:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800502e:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005036:	4313      	orrs	r3, r2
 8005038:	005b      	lsls	r3, r3, #1
 800503a:	085b      	lsrs	r3, r3, #1
 800503c:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	685b      	ldr	r3, [r3, #4]
 8005044:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005046:	0d51      	lsrs	r1, r2, #21
 8005048:	2280      	movs	r2, #128	@ 0x80
 800504a:	00d2      	lsls	r2, r2, #3
 800504c:	400a      	ands	r2, r1
 800504e:	4907      	ldr	r1, [pc, #28]	@ (800506c <I2C_TransferConfig+0x70>)
 8005050:	430a      	orrs	r2, r1
 8005052:	43d2      	mvns	r2, r2
 8005054:	401a      	ands	r2, r3
 8005056:	0011      	movs	r1, r2
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	697a      	ldr	r2, [r7, #20]
 800505e:	430a      	orrs	r2, r1
 8005060:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8005062:	46c0      	nop			@ (mov r8, r8)
 8005064:	46bd      	mov	sp, r7
 8005066:	b007      	add	sp, #28
 8005068:	bd90      	pop	{r4, r7, pc}
 800506a:	46c0      	nop			@ (mov r8, r8)
 800506c:	03ff63ff 	.word	0x03ff63ff

08005070 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005070:	b580      	push	{r7, lr}
 8005072:	b082      	sub	sp, #8
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
 8005078:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	2241      	movs	r2, #65	@ 0x41
 800507e:	5c9b      	ldrb	r3, [r3, r2]
 8005080:	b2db      	uxtb	r3, r3
 8005082:	2b20      	cmp	r3, #32
 8005084:	d138      	bne.n	80050f8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2240      	movs	r2, #64	@ 0x40
 800508a:	5c9b      	ldrb	r3, [r3, r2]
 800508c:	2b01      	cmp	r3, #1
 800508e:	d101      	bne.n	8005094 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005090:	2302      	movs	r3, #2
 8005092:	e032      	b.n	80050fa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2240      	movs	r2, #64	@ 0x40
 8005098:	2101      	movs	r1, #1
 800509a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2241      	movs	r2, #65	@ 0x41
 80050a0:	2124      	movs	r1, #36	@ 0x24
 80050a2:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	681a      	ldr	r2, [r3, #0]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	2101      	movs	r1, #1
 80050b0:	438a      	bics	r2, r1
 80050b2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	681a      	ldr	r2, [r3, #0]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4911      	ldr	r1, [pc, #68]	@ (8005104 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80050c0:	400a      	ands	r2, r1
 80050c2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	6819      	ldr	r1, [r3, #0]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	683a      	ldr	r2, [r7, #0]
 80050d0:	430a      	orrs	r2, r1
 80050d2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	2101      	movs	r1, #1
 80050e0:	430a      	orrs	r2, r1
 80050e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2241      	movs	r2, #65	@ 0x41
 80050e8:	2120      	movs	r1, #32
 80050ea:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2240      	movs	r2, #64	@ 0x40
 80050f0:	2100      	movs	r1, #0
 80050f2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80050f4:	2300      	movs	r3, #0
 80050f6:	e000      	b.n	80050fa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80050f8:	2302      	movs	r3, #2
  }
}
 80050fa:	0018      	movs	r0, r3
 80050fc:	46bd      	mov	sp, r7
 80050fe:	b002      	add	sp, #8
 8005100:	bd80      	pop	{r7, pc}
 8005102:	46c0      	nop			@ (mov r8, r8)
 8005104:	ffffefff 	.word	0xffffefff

08005108 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	b084      	sub	sp, #16
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
 8005110:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2241      	movs	r2, #65	@ 0x41
 8005116:	5c9b      	ldrb	r3, [r3, r2]
 8005118:	b2db      	uxtb	r3, r3
 800511a:	2b20      	cmp	r3, #32
 800511c:	d139      	bne.n	8005192 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2240      	movs	r2, #64	@ 0x40
 8005122:	5c9b      	ldrb	r3, [r3, r2]
 8005124:	2b01      	cmp	r3, #1
 8005126:	d101      	bne.n	800512c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005128:	2302      	movs	r3, #2
 800512a:	e033      	b.n	8005194 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2240      	movs	r2, #64	@ 0x40
 8005130:	2101      	movs	r1, #1
 8005132:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2241      	movs	r2, #65	@ 0x41
 8005138:	2124      	movs	r1, #36	@ 0x24
 800513a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	681a      	ldr	r2, [r3, #0]
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	2101      	movs	r1, #1
 8005148:	438a      	bics	r2, r1
 800514a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	4a11      	ldr	r2, [pc, #68]	@ (800519c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8005158:	4013      	ands	r3, r2
 800515a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800515c:	683b      	ldr	r3, [r7, #0]
 800515e:	021b      	lsls	r3, r3, #8
 8005160:	68fa      	ldr	r2, [r7, #12]
 8005162:	4313      	orrs	r3, r2
 8005164:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	68fa      	ldr	r2, [r7, #12]
 800516c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	681a      	ldr	r2, [r3, #0]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	2101      	movs	r1, #1
 800517a:	430a      	orrs	r2, r1
 800517c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2241      	movs	r2, #65	@ 0x41
 8005182:	2120      	movs	r1, #32
 8005184:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2240      	movs	r2, #64	@ 0x40
 800518a:	2100      	movs	r1, #0
 800518c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800518e:	2300      	movs	r3, #0
 8005190:	e000      	b.n	8005194 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005192:	2302      	movs	r3, #2
  }
}
 8005194:	0018      	movs	r0, r3
 8005196:	46bd      	mov	sp, r7
 8005198:	b004      	add	sp, #16
 800519a:	bd80      	pop	{r7, pc}
 800519c:	fffff0ff 	.word	0xfffff0ff

080051a0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b088      	sub	sp, #32
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d102      	bne.n	80051b4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80051ae:	2301      	movs	r3, #1
 80051b0:	f000 fb76 	bl	80058a0 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	2201      	movs	r2, #1
 80051ba:	4013      	ands	r3, r2
 80051bc:	d100      	bne.n	80051c0 <HAL_RCC_OscConfig+0x20>
 80051be:	e08e      	b.n	80052de <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80051c0:	4bc5      	ldr	r3, [pc, #788]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	220c      	movs	r2, #12
 80051c6:	4013      	ands	r3, r2
 80051c8:	2b04      	cmp	r3, #4
 80051ca:	d00e      	beq.n	80051ea <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80051cc:	4bc2      	ldr	r3, [pc, #776]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	220c      	movs	r2, #12
 80051d2:	4013      	ands	r3, r2
 80051d4:	2b08      	cmp	r3, #8
 80051d6:	d117      	bne.n	8005208 <HAL_RCC_OscConfig+0x68>
 80051d8:	4bbf      	ldr	r3, [pc, #764]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 80051da:	685a      	ldr	r2, [r3, #4]
 80051dc:	23c0      	movs	r3, #192	@ 0xc0
 80051de:	025b      	lsls	r3, r3, #9
 80051e0:	401a      	ands	r2, r3
 80051e2:	2380      	movs	r3, #128	@ 0x80
 80051e4:	025b      	lsls	r3, r3, #9
 80051e6:	429a      	cmp	r2, r3
 80051e8:	d10e      	bne.n	8005208 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051ea:	4bbb      	ldr	r3, [pc, #748]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 80051ec:	681a      	ldr	r2, [r3, #0]
 80051ee:	2380      	movs	r3, #128	@ 0x80
 80051f0:	029b      	lsls	r3, r3, #10
 80051f2:	4013      	ands	r3, r2
 80051f4:	d100      	bne.n	80051f8 <HAL_RCC_OscConfig+0x58>
 80051f6:	e071      	b.n	80052dc <HAL_RCC_OscConfig+0x13c>
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	685b      	ldr	r3, [r3, #4]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d000      	beq.n	8005202 <HAL_RCC_OscConfig+0x62>
 8005200:	e06c      	b.n	80052dc <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8005202:	2301      	movs	r3, #1
 8005204:	f000 fb4c 	bl	80058a0 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	2b01      	cmp	r3, #1
 800520e:	d107      	bne.n	8005220 <HAL_RCC_OscConfig+0x80>
 8005210:	4bb1      	ldr	r3, [pc, #708]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 8005212:	681a      	ldr	r2, [r3, #0]
 8005214:	4bb0      	ldr	r3, [pc, #704]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 8005216:	2180      	movs	r1, #128	@ 0x80
 8005218:	0249      	lsls	r1, r1, #9
 800521a:	430a      	orrs	r2, r1
 800521c:	601a      	str	r2, [r3, #0]
 800521e:	e02f      	b.n	8005280 <HAL_RCC_OscConfig+0xe0>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d10c      	bne.n	8005242 <HAL_RCC_OscConfig+0xa2>
 8005228:	4bab      	ldr	r3, [pc, #684]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 800522a:	681a      	ldr	r2, [r3, #0]
 800522c:	4baa      	ldr	r3, [pc, #680]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 800522e:	49ab      	ldr	r1, [pc, #684]	@ (80054dc <HAL_RCC_OscConfig+0x33c>)
 8005230:	400a      	ands	r2, r1
 8005232:	601a      	str	r2, [r3, #0]
 8005234:	4ba8      	ldr	r3, [pc, #672]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 8005236:	681a      	ldr	r2, [r3, #0]
 8005238:	4ba7      	ldr	r3, [pc, #668]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 800523a:	49a9      	ldr	r1, [pc, #676]	@ (80054e0 <HAL_RCC_OscConfig+0x340>)
 800523c:	400a      	ands	r2, r1
 800523e:	601a      	str	r2, [r3, #0]
 8005240:	e01e      	b.n	8005280 <HAL_RCC_OscConfig+0xe0>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	685b      	ldr	r3, [r3, #4]
 8005246:	2b05      	cmp	r3, #5
 8005248:	d10e      	bne.n	8005268 <HAL_RCC_OscConfig+0xc8>
 800524a:	4ba3      	ldr	r3, [pc, #652]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 800524c:	681a      	ldr	r2, [r3, #0]
 800524e:	4ba2      	ldr	r3, [pc, #648]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 8005250:	2180      	movs	r1, #128	@ 0x80
 8005252:	02c9      	lsls	r1, r1, #11
 8005254:	430a      	orrs	r2, r1
 8005256:	601a      	str	r2, [r3, #0]
 8005258:	4b9f      	ldr	r3, [pc, #636]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 800525a:	681a      	ldr	r2, [r3, #0]
 800525c:	4b9e      	ldr	r3, [pc, #632]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 800525e:	2180      	movs	r1, #128	@ 0x80
 8005260:	0249      	lsls	r1, r1, #9
 8005262:	430a      	orrs	r2, r1
 8005264:	601a      	str	r2, [r3, #0]
 8005266:	e00b      	b.n	8005280 <HAL_RCC_OscConfig+0xe0>
 8005268:	4b9b      	ldr	r3, [pc, #620]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 800526a:	681a      	ldr	r2, [r3, #0]
 800526c:	4b9a      	ldr	r3, [pc, #616]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 800526e:	499b      	ldr	r1, [pc, #620]	@ (80054dc <HAL_RCC_OscConfig+0x33c>)
 8005270:	400a      	ands	r2, r1
 8005272:	601a      	str	r2, [r3, #0]
 8005274:	4b98      	ldr	r3, [pc, #608]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 8005276:	681a      	ldr	r2, [r3, #0]
 8005278:	4b97      	ldr	r3, [pc, #604]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 800527a:	4999      	ldr	r1, [pc, #612]	@ (80054e0 <HAL_RCC_OscConfig+0x340>)
 800527c:	400a      	ands	r2, r1
 800527e:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d014      	beq.n	80052b2 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005288:	f7fe ff86 	bl	8004198 <HAL_GetTick>
 800528c:	0003      	movs	r3, r0
 800528e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005290:	e008      	b.n	80052a4 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005292:	f7fe ff81 	bl	8004198 <HAL_GetTick>
 8005296:	0002      	movs	r2, r0
 8005298:	69bb      	ldr	r3, [r7, #24]
 800529a:	1ad3      	subs	r3, r2, r3
 800529c:	2b64      	cmp	r3, #100	@ 0x64
 800529e:	d901      	bls.n	80052a4 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80052a0:	2303      	movs	r3, #3
 80052a2:	e2fd      	b.n	80058a0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80052a4:	4b8c      	ldr	r3, [pc, #560]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 80052a6:	681a      	ldr	r2, [r3, #0]
 80052a8:	2380      	movs	r3, #128	@ 0x80
 80052aa:	029b      	lsls	r3, r3, #10
 80052ac:	4013      	ands	r3, r2
 80052ae:	d0f0      	beq.n	8005292 <HAL_RCC_OscConfig+0xf2>
 80052b0:	e015      	b.n	80052de <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80052b2:	f7fe ff71 	bl	8004198 <HAL_GetTick>
 80052b6:	0003      	movs	r3, r0
 80052b8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80052ba:	e008      	b.n	80052ce <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80052bc:	f7fe ff6c 	bl	8004198 <HAL_GetTick>
 80052c0:	0002      	movs	r2, r0
 80052c2:	69bb      	ldr	r3, [r7, #24]
 80052c4:	1ad3      	subs	r3, r2, r3
 80052c6:	2b64      	cmp	r3, #100	@ 0x64
 80052c8:	d901      	bls.n	80052ce <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 80052ca:	2303      	movs	r3, #3
 80052cc:	e2e8      	b.n	80058a0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80052ce:	4b82      	ldr	r3, [pc, #520]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 80052d0:	681a      	ldr	r2, [r3, #0]
 80052d2:	2380      	movs	r3, #128	@ 0x80
 80052d4:	029b      	lsls	r3, r3, #10
 80052d6:	4013      	ands	r3, r2
 80052d8:	d1f0      	bne.n	80052bc <HAL_RCC_OscConfig+0x11c>
 80052da:	e000      	b.n	80052de <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052dc:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	2202      	movs	r2, #2
 80052e4:	4013      	ands	r3, r2
 80052e6:	d100      	bne.n	80052ea <HAL_RCC_OscConfig+0x14a>
 80052e8:	e06c      	b.n	80053c4 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80052ea:	4b7b      	ldr	r3, [pc, #492]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	220c      	movs	r2, #12
 80052f0:	4013      	ands	r3, r2
 80052f2:	d00e      	beq.n	8005312 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80052f4:	4b78      	ldr	r3, [pc, #480]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	220c      	movs	r2, #12
 80052fa:	4013      	ands	r3, r2
 80052fc:	2b08      	cmp	r3, #8
 80052fe:	d11f      	bne.n	8005340 <HAL_RCC_OscConfig+0x1a0>
 8005300:	4b75      	ldr	r3, [pc, #468]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 8005302:	685a      	ldr	r2, [r3, #4]
 8005304:	23c0      	movs	r3, #192	@ 0xc0
 8005306:	025b      	lsls	r3, r3, #9
 8005308:	401a      	ands	r2, r3
 800530a:	2380      	movs	r3, #128	@ 0x80
 800530c:	021b      	lsls	r3, r3, #8
 800530e:	429a      	cmp	r2, r3
 8005310:	d116      	bne.n	8005340 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005312:	4b71      	ldr	r3, [pc, #452]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	2202      	movs	r2, #2
 8005318:	4013      	ands	r3, r2
 800531a:	d005      	beq.n	8005328 <HAL_RCC_OscConfig+0x188>
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	68db      	ldr	r3, [r3, #12]
 8005320:	2b01      	cmp	r3, #1
 8005322:	d001      	beq.n	8005328 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8005324:	2301      	movs	r3, #1
 8005326:	e2bb      	b.n	80058a0 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005328:	4b6b      	ldr	r3, [pc, #428]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	22f8      	movs	r2, #248	@ 0xf8
 800532e:	4393      	bics	r3, r2
 8005330:	0019      	movs	r1, r3
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	691b      	ldr	r3, [r3, #16]
 8005336:	00da      	lsls	r2, r3, #3
 8005338:	4b67      	ldr	r3, [pc, #412]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 800533a:	430a      	orrs	r2, r1
 800533c:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800533e:	e041      	b.n	80053c4 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	68db      	ldr	r3, [r3, #12]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d024      	beq.n	8005392 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005348:	4b63      	ldr	r3, [pc, #396]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 800534a:	681a      	ldr	r2, [r3, #0]
 800534c:	4b62      	ldr	r3, [pc, #392]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 800534e:	2101      	movs	r1, #1
 8005350:	430a      	orrs	r2, r1
 8005352:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005354:	f7fe ff20 	bl	8004198 <HAL_GetTick>
 8005358:	0003      	movs	r3, r0
 800535a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800535c:	e008      	b.n	8005370 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800535e:	f7fe ff1b 	bl	8004198 <HAL_GetTick>
 8005362:	0002      	movs	r2, r0
 8005364:	69bb      	ldr	r3, [r7, #24]
 8005366:	1ad3      	subs	r3, r2, r3
 8005368:	2b02      	cmp	r3, #2
 800536a:	d901      	bls.n	8005370 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800536c:	2303      	movs	r3, #3
 800536e:	e297      	b.n	80058a0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005370:	4b59      	ldr	r3, [pc, #356]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	2202      	movs	r2, #2
 8005376:	4013      	ands	r3, r2
 8005378:	d0f1      	beq.n	800535e <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800537a:	4b57      	ldr	r3, [pc, #348]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	22f8      	movs	r2, #248	@ 0xf8
 8005380:	4393      	bics	r3, r2
 8005382:	0019      	movs	r1, r3
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	691b      	ldr	r3, [r3, #16]
 8005388:	00da      	lsls	r2, r3, #3
 800538a:	4b53      	ldr	r3, [pc, #332]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 800538c:	430a      	orrs	r2, r1
 800538e:	601a      	str	r2, [r3, #0]
 8005390:	e018      	b.n	80053c4 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005392:	4b51      	ldr	r3, [pc, #324]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 8005394:	681a      	ldr	r2, [r3, #0]
 8005396:	4b50      	ldr	r3, [pc, #320]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 8005398:	2101      	movs	r1, #1
 800539a:	438a      	bics	r2, r1
 800539c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800539e:	f7fe fefb 	bl	8004198 <HAL_GetTick>
 80053a2:	0003      	movs	r3, r0
 80053a4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80053a6:	e008      	b.n	80053ba <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80053a8:	f7fe fef6 	bl	8004198 <HAL_GetTick>
 80053ac:	0002      	movs	r2, r0
 80053ae:	69bb      	ldr	r3, [r7, #24]
 80053b0:	1ad3      	subs	r3, r2, r3
 80053b2:	2b02      	cmp	r3, #2
 80053b4:	d901      	bls.n	80053ba <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 80053b6:	2303      	movs	r3, #3
 80053b8:	e272      	b.n	80058a0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80053ba:	4b47      	ldr	r3, [pc, #284]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	2202      	movs	r2, #2
 80053c0:	4013      	ands	r3, r2
 80053c2:	d1f1      	bne.n	80053a8 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	2208      	movs	r2, #8
 80053ca:	4013      	ands	r3, r2
 80053cc:	d036      	beq.n	800543c <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	69db      	ldr	r3, [r3, #28]
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d019      	beq.n	800540a <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80053d6:	4b40      	ldr	r3, [pc, #256]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 80053d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80053da:	4b3f      	ldr	r3, [pc, #252]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 80053dc:	2101      	movs	r1, #1
 80053de:	430a      	orrs	r2, r1
 80053e0:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053e2:	f7fe fed9 	bl	8004198 <HAL_GetTick>
 80053e6:	0003      	movs	r3, r0
 80053e8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80053ea:	e008      	b.n	80053fe <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80053ec:	f7fe fed4 	bl	8004198 <HAL_GetTick>
 80053f0:	0002      	movs	r2, r0
 80053f2:	69bb      	ldr	r3, [r7, #24]
 80053f4:	1ad3      	subs	r3, r2, r3
 80053f6:	2b02      	cmp	r3, #2
 80053f8:	d901      	bls.n	80053fe <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 80053fa:	2303      	movs	r3, #3
 80053fc:	e250      	b.n	80058a0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80053fe:	4b36      	ldr	r3, [pc, #216]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 8005400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005402:	2202      	movs	r2, #2
 8005404:	4013      	ands	r3, r2
 8005406:	d0f1      	beq.n	80053ec <HAL_RCC_OscConfig+0x24c>
 8005408:	e018      	b.n	800543c <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800540a:	4b33      	ldr	r3, [pc, #204]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 800540c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800540e:	4b32      	ldr	r3, [pc, #200]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 8005410:	2101      	movs	r1, #1
 8005412:	438a      	bics	r2, r1
 8005414:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005416:	f7fe febf 	bl	8004198 <HAL_GetTick>
 800541a:	0003      	movs	r3, r0
 800541c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800541e:	e008      	b.n	8005432 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005420:	f7fe feba 	bl	8004198 <HAL_GetTick>
 8005424:	0002      	movs	r2, r0
 8005426:	69bb      	ldr	r3, [r7, #24]
 8005428:	1ad3      	subs	r3, r2, r3
 800542a:	2b02      	cmp	r3, #2
 800542c:	d901      	bls.n	8005432 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 800542e:	2303      	movs	r3, #3
 8005430:	e236      	b.n	80058a0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005432:	4b29      	ldr	r3, [pc, #164]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 8005434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005436:	2202      	movs	r2, #2
 8005438:	4013      	ands	r3, r2
 800543a:	d1f1      	bne.n	8005420 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	2204      	movs	r2, #4
 8005442:	4013      	ands	r3, r2
 8005444:	d100      	bne.n	8005448 <HAL_RCC_OscConfig+0x2a8>
 8005446:	e0b5      	b.n	80055b4 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005448:	201f      	movs	r0, #31
 800544a:	183b      	adds	r3, r7, r0
 800544c:	2200      	movs	r2, #0
 800544e:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005450:	4b21      	ldr	r3, [pc, #132]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 8005452:	69da      	ldr	r2, [r3, #28]
 8005454:	2380      	movs	r3, #128	@ 0x80
 8005456:	055b      	lsls	r3, r3, #21
 8005458:	4013      	ands	r3, r2
 800545a:	d110      	bne.n	800547e <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800545c:	4b1e      	ldr	r3, [pc, #120]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 800545e:	69da      	ldr	r2, [r3, #28]
 8005460:	4b1d      	ldr	r3, [pc, #116]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 8005462:	2180      	movs	r1, #128	@ 0x80
 8005464:	0549      	lsls	r1, r1, #21
 8005466:	430a      	orrs	r2, r1
 8005468:	61da      	str	r2, [r3, #28]
 800546a:	4b1b      	ldr	r3, [pc, #108]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 800546c:	69da      	ldr	r2, [r3, #28]
 800546e:	2380      	movs	r3, #128	@ 0x80
 8005470:	055b      	lsls	r3, r3, #21
 8005472:	4013      	ands	r3, r2
 8005474:	60fb      	str	r3, [r7, #12]
 8005476:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005478:	183b      	adds	r3, r7, r0
 800547a:	2201      	movs	r2, #1
 800547c:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800547e:	4b19      	ldr	r3, [pc, #100]	@ (80054e4 <HAL_RCC_OscConfig+0x344>)
 8005480:	681a      	ldr	r2, [r3, #0]
 8005482:	2380      	movs	r3, #128	@ 0x80
 8005484:	005b      	lsls	r3, r3, #1
 8005486:	4013      	ands	r3, r2
 8005488:	d11a      	bne.n	80054c0 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800548a:	4b16      	ldr	r3, [pc, #88]	@ (80054e4 <HAL_RCC_OscConfig+0x344>)
 800548c:	681a      	ldr	r2, [r3, #0]
 800548e:	4b15      	ldr	r3, [pc, #84]	@ (80054e4 <HAL_RCC_OscConfig+0x344>)
 8005490:	2180      	movs	r1, #128	@ 0x80
 8005492:	0049      	lsls	r1, r1, #1
 8005494:	430a      	orrs	r2, r1
 8005496:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005498:	f7fe fe7e 	bl	8004198 <HAL_GetTick>
 800549c:	0003      	movs	r3, r0
 800549e:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054a0:	e008      	b.n	80054b4 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054a2:	f7fe fe79 	bl	8004198 <HAL_GetTick>
 80054a6:	0002      	movs	r2, r0
 80054a8:	69bb      	ldr	r3, [r7, #24]
 80054aa:	1ad3      	subs	r3, r2, r3
 80054ac:	2b64      	cmp	r3, #100	@ 0x64
 80054ae:	d901      	bls.n	80054b4 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 80054b0:	2303      	movs	r3, #3
 80054b2:	e1f5      	b.n	80058a0 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054b4:	4b0b      	ldr	r3, [pc, #44]	@ (80054e4 <HAL_RCC_OscConfig+0x344>)
 80054b6:	681a      	ldr	r2, [r3, #0]
 80054b8:	2380      	movs	r3, #128	@ 0x80
 80054ba:	005b      	lsls	r3, r3, #1
 80054bc:	4013      	ands	r3, r2
 80054be:	d0f0      	beq.n	80054a2 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	2b01      	cmp	r3, #1
 80054c6:	d10f      	bne.n	80054e8 <HAL_RCC_OscConfig+0x348>
 80054c8:	4b03      	ldr	r3, [pc, #12]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 80054ca:	6a1a      	ldr	r2, [r3, #32]
 80054cc:	4b02      	ldr	r3, [pc, #8]	@ (80054d8 <HAL_RCC_OscConfig+0x338>)
 80054ce:	2101      	movs	r1, #1
 80054d0:	430a      	orrs	r2, r1
 80054d2:	621a      	str	r2, [r3, #32]
 80054d4:	e036      	b.n	8005544 <HAL_RCC_OscConfig+0x3a4>
 80054d6:	46c0      	nop			@ (mov r8, r8)
 80054d8:	40021000 	.word	0x40021000
 80054dc:	fffeffff 	.word	0xfffeffff
 80054e0:	fffbffff 	.word	0xfffbffff
 80054e4:	40007000 	.word	0x40007000
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	689b      	ldr	r3, [r3, #8]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d10c      	bne.n	800550a <HAL_RCC_OscConfig+0x36a>
 80054f0:	4bca      	ldr	r3, [pc, #808]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 80054f2:	6a1a      	ldr	r2, [r3, #32]
 80054f4:	4bc9      	ldr	r3, [pc, #804]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 80054f6:	2101      	movs	r1, #1
 80054f8:	438a      	bics	r2, r1
 80054fa:	621a      	str	r2, [r3, #32]
 80054fc:	4bc7      	ldr	r3, [pc, #796]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 80054fe:	6a1a      	ldr	r2, [r3, #32]
 8005500:	4bc6      	ldr	r3, [pc, #792]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 8005502:	2104      	movs	r1, #4
 8005504:	438a      	bics	r2, r1
 8005506:	621a      	str	r2, [r3, #32]
 8005508:	e01c      	b.n	8005544 <HAL_RCC_OscConfig+0x3a4>
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	689b      	ldr	r3, [r3, #8]
 800550e:	2b05      	cmp	r3, #5
 8005510:	d10c      	bne.n	800552c <HAL_RCC_OscConfig+0x38c>
 8005512:	4bc2      	ldr	r3, [pc, #776]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 8005514:	6a1a      	ldr	r2, [r3, #32]
 8005516:	4bc1      	ldr	r3, [pc, #772]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 8005518:	2104      	movs	r1, #4
 800551a:	430a      	orrs	r2, r1
 800551c:	621a      	str	r2, [r3, #32]
 800551e:	4bbf      	ldr	r3, [pc, #764]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 8005520:	6a1a      	ldr	r2, [r3, #32]
 8005522:	4bbe      	ldr	r3, [pc, #760]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 8005524:	2101      	movs	r1, #1
 8005526:	430a      	orrs	r2, r1
 8005528:	621a      	str	r2, [r3, #32]
 800552a:	e00b      	b.n	8005544 <HAL_RCC_OscConfig+0x3a4>
 800552c:	4bbb      	ldr	r3, [pc, #748]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 800552e:	6a1a      	ldr	r2, [r3, #32]
 8005530:	4bba      	ldr	r3, [pc, #744]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 8005532:	2101      	movs	r1, #1
 8005534:	438a      	bics	r2, r1
 8005536:	621a      	str	r2, [r3, #32]
 8005538:	4bb8      	ldr	r3, [pc, #736]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 800553a:	6a1a      	ldr	r2, [r3, #32]
 800553c:	4bb7      	ldr	r3, [pc, #732]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 800553e:	2104      	movs	r1, #4
 8005540:	438a      	bics	r2, r1
 8005542:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	689b      	ldr	r3, [r3, #8]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d014      	beq.n	8005576 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800554c:	f7fe fe24 	bl	8004198 <HAL_GetTick>
 8005550:	0003      	movs	r3, r0
 8005552:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005554:	e009      	b.n	800556a <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005556:	f7fe fe1f 	bl	8004198 <HAL_GetTick>
 800555a:	0002      	movs	r2, r0
 800555c:	69bb      	ldr	r3, [r7, #24]
 800555e:	1ad3      	subs	r3, r2, r3
 8005560:	4aaf      	ldr	r2, [pc, #700]	@ (8005820 <HAL_RCC_OscConfig+0x680>)
 8005562:	4293      	cmp	r3, r2
 8005564:	d901      	bls.n	800556a <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 8005566:	2303      	movs	r3, #3
 8005568:	e19a      	b.n	80058a0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800556a:	4bac      	ldr	r3, [pc, #688]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 800556c:	6a1b      	ldr	r3, [r3, #32]
 800556e:	2202      	movs	r2, #2
 8005570:	4013      	ands	r3, r2
 8005572:	d0f0      	beq.n	8005556 <HAL_RCC_OscConfig+0x3b6>
 8005574:	e013      	b.n	800559e <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005576:	f7fe fe0f 	bl	8004198 <HAL_GetTick>
 800557a:	0003      	movs	r3, r0
 800557c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800557e:	e009      	b.n	8005594 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005580:	f7fe fe0a 	bl	8004198 <HAL_GetTick>
 8005584:	0002      	movs	r2, r0
 8005586:	69bb      	ldr	r3, [r7, #24]
 8005588:	1ad3      	subs	r3, r2, r3
 800558a:	4aa5      	ldr	r2, [pc, #660]	@ (8005820 <HAL_RCC_OscConfig+0x680>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d901      	bls.n	8005594 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8005590:	2303      	movs	r3, #3
 8005592:	e185      	b.n	80058a0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005594:	4ba1      	ldr	r3, [pc, #644]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 8005596:	6a1b      	ldr	r3, [r3, #32]
 8005598:	2202      	movs	r2, #2
 800559a:	4013      	ands	r3, r2
 800559c:	d1f0      	bne.n	8005580 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800559e:	231f      	movs	r3, #31
 80055a0:	18fb      	adds	r3, r7, r3
 80055a2:	781b      	ldrb	r3, [r3, #0]
 80055a4:	2b01      	cmp	r3, #1
 80055a6:	d105      	bne.n	80055b4 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80055a8:	4b9c      	ldr	r3, [pc, #624]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 80055aa:	69da      	ldr	r2, [r3, #28]
 80055ac:	4b9b      	ldr	r3, [pc, #620]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 80055ae:	499d      	ldr	r1, [pc, #628]	@ (8005824 <HAL_RCC_OscConfig+0x684>)
 80055b0:	400a      	ands	r2, r1
 80055b2:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	2210      	movs	r2, #16
 80055ba:	4013      	ands	r3, r2
 80055bc:	d063      	beq.n	8005686 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	695b      	ldr	r3, [r3, #20]
 80055c2:	2b01      	cmp	r3, #1
 80055c4:	d12a      	bne.n	800561c <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80055c6:	4b95      	ldr	r3, [pc, #596]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 80055c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80055ca:	4b94      	ldr	r3, [pc, #592]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 80055cc:	2104      	movs	r1, #4
 80055ce:	430a      	orrs	r2, r1
 80055d0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80055d2:	4b92      	ldr	r3, [pc, #584]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 80055d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80055d6:	4b91      	ldr	r3, [pc, #580]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 80055d8:	2101      	movs	r1, #1
 80055da:	430a      	orrs	r2, r1
 80055dc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055de:	f7fe fddb 	bl	8004198 <HAL_GetTick>
 80055e2:	0003      	movs	r3, r0
 80055e4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80055e6:	e008      	b.n	80055fa <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80055e8:	f7fe fdd6 	bl	8004198 <HAL_GetTick>
 80055ec:	0002      	movs	r2, r0
 80055ee:	69bb      	ldr	r3, [r7, #24]
 80055f0:	1ad3      	subs	r3, r2, r3
 80055f2:	2b02      	cmp	r3, #2
 80055f4:	d901      	bls.n	80055fa <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 80055f6:	2303      	movs	r3, #3
 80055f8:	e152      	b.n	80058a0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80055fa:	4b88      	ldr	r3, [pc, #544]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 80055fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055fe:	2202      	movs	r2, #2
 8005600:	4013      	ands	r3, r2
 8005602:	d0f1      	beq.n	80055e8 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8005604:	4b85      	ldr	r3, [pc, #532]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 8005606:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005608:	22f8      	movs	r2, #248	@ 0xf8
 800560a:	4393      	bics	r3, r2
 800560c:	0019      	movs	r1, r3
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	699b      	ldr	r3, [r3, #24]
 8005612:	00da      	lsls	r2, r3, #3
 8005614:	4b81      	ldr	r3, [pc, #516]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 8005616:	430a      	orrs	r2, r1
 8005618:	635a      	str	r2, [r3, #52]	@ 0x34
 800561a:	e034      	b.n	8005686 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	695b      	ldr	r3, [r3, #20]
 8005620:	3305      	adds	r3, #5
 8005622:	d111      	bne.n	8005648 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8005624:	4b7d      	ldr	r3, [pc, #500]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 8005626:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005628:	4b7c      	ldr	r3, [pc, #496]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 800562a:	2104      	movs	r1, #4
 800562c:	438a      	bics	r2, r1
 800562e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8005630:	4b7a      	ldr	r3, [pc, #488]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 8005632:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005634:	22f8      	movs	r2, #248	@ 0xf8
 8005636:	4393      	bics	r3, r2
 8005638:	0019      	movs	r1, r3
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	699b      	ldr	r3, [r3, #24]
 800563e:	00da      	lsls	r2, r3, #3
 8005640:	4b76      	ldr	r3, [pc, #472]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 8005642:	430a      	orrs	r2, r1
 8005644:	635a      	str	r2, [r3, #52]	@ 0x34
 8005646:	e01e      	b.n	8005686 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8005648:	4b74      	ldr	r3, [pc, #464]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 800564a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800564c:	4b73      	ldr	r3, [pc, #460]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 800564e:	2104      	movs	r1, #4
 8005650:	430a      	orrs	r2, r1
 8005652:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8005654:	4b71      	ldr	r3, [pc, #452]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 8005656:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005658:	4b70      	ldr	r3, [pc, #448]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 800565a:	2101      	movs	r1, #1
 800565c:	438a      	bics	r2, r1
 800565e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005660:	f7fe fd9a 	bl	8004198 <HAL_GetTick>
 8005664:	0003      	movs	r3, r0
 8005666:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8005668:	e008      	b.n	800567c <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800566a:	f7fe fd95 	bl	8004198 <HAL_GetTick>
 800566e:	0002      	movs	r2, r0
 8005670:	69bb      	ldr	r3, [r7, #24]
 8005672:	1ad3      	subs	r3, r2, r3
 8005674:	2b02      	cmp	r3, #2
 8005676:	d901      	bls.n	800567c <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8005678:	2303      	movs	r3, #3
 800567a:	e111      	b.n	80058a0 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800567c:	4b67      	ldr	r3, [pc, #412]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 800567e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005680:	2202      	movs	r2, #2
 8005682:	4013      	ands	r3, r2
 8005684:	d1f1      	bne.n	800566a <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	2220      	movs	r2, #32
 800568c:	4013      	ands	r3, r2
 800568e:	d05c      	beq.n	800574a <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8005690:	4b62      	ldr	r3, [pc, #392]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 8005692:	685b      	ldr	r3, [r3, #4]
 8005694:	220c      	movs	r2, #12
 8005696:	4013      	ands	r3, r2
 8005698:	2b0c      	cmp	r3, #12
 800569a:	d00e      	beq.n	80056ba <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 800569c:	4b5f      	ldr	r3, [pc, #380]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 800569e:	685b      	ldr	r3, [r3, #4]
 80056a0:	220c      	movs	r2, #12
 80056a2:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80056a4:	2b08      	cmp	r3, #8
 80056a6:	d114      	bne.n	80056d2 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80056a8:	4b5c      	ldr	r3, [pc, #368]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 80056aa:	685a      	ldr	r2, [r3, #4]
 80056ac:	23c0      	movs	r3, #192	@ 0xc0
 80056ae:	025b      	lsls	r3, r3, #9
 80056b0:	401a      	ands	r2, r3
 80056b2:	23c0      	movs	r3, #192	@ 0xc0
 80056b4:	025b      	lsls	r3, r3, #9
 80056b6:	429a      	cmp	r2, r3
 80056b8:	d10b      	bne.n	80056d2 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80056ba:	4b58      	ldr	r3, [pc, #352]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 80056bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80056be:	2380      	movs	r3, #128	@ 0x80
 80056c0:	029b      	lsls	r3, r3, #10
 80056c2:	4013      	ands	r3, r2
 80056c4:	d040      	beq.n	8005748 <HAL_RCC_OscConfig+0x5a8>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6a1b      	ldr	r3, [r3, #32]
 80056ca:	2b01      	cmp	r3, #1
 80056cc:	d03c      	beq.n	8005748 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80056ce:	2301      	movs	r3, #1
 80056d0:	e0e6      	b.n	80058a0 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6a1b      	ldr	r3, [r3, #32]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d01b      	beq.n	8005712 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80056da:	4b50      	ldr	r3, [pc, #320]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 80056dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80056de:	4b4f      	ldr	r3, [pc, #316]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 80056e0:	2180      	movs	r1, #128	@ 0x80
 80056e2:	0249      	lsls	r1, r1, #9
 80056e4:	430a      	orrs	r2, r1
 80056e6:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056e8:	f7fe fd56 	bl	8004198 <HAL_GetTick>
 80056ec:	0003      	movs	r3, r0
 80056ee:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80056f0:	e008      	b.n	8005704 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80056f2:	f7fe fd51 	bl	8004198 <HAL_GetTick>
 80056f6:	0002      	movs	r2, r0
 80056f8:	69bb      	ldr	r3, [r7, #24]
 80056fa:	1ad3      	subs	r3, r2, r3
 80056fc:	2b02      	cmp	r3, #2
 80056fe:	d901      	bls.n	8005704 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8005700:	2303      	movs	r3, #3
 8005702:	e0cd      	b.n	80058a0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8005704:	4b45      	ldr	r3, [pc, #276]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 8005706:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005708:	2380      	movs	r3, #128	@ 0x80
 800570a:	029b      	lsls	r3, r3, #10
 800570c:	4013      	ands	r3, r2
 800570e:	d0f0      	beq.n	80056f2 <HAL_RCC_OscConfig+0x552>
 8005710:	e01b      	b.n	800574a <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8005712:	4b42      	ldr	r3, [pc, #264]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 8005714:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005716:	4b41      	ldr	r3, [pc, #260]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 8005718:	4943      	ldr	r1, [pc, #268]	@ (8005828 <HAL_RCC_OscConfig+0x688>)
 800571a:	400a      	ands	r2, r1
 800571c:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800571e:	f7fe fd3b 	bl	8004198 <HAL_GetTick>
 8005722:	0003      	movs	r3, r0
 8005724:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8005726:	e008      	b.n	800573a <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005728:	f7fe fd36 	bl	8004198 <HAL_GetTick>
 800572c:	0002      	movs	r2, r0
 800572e:	69bb      	ldr	r3, [r7, #24]
 8005730:	1ad3      	subs	r3, r2, r3
 8005732:	2b02      	cmp	r3, #2
 8005734:	d901      	bls.n	800573a <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8005736:	2303      	movs	r3, #3
 8005738:	e0b2      	b.n	80058a0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800573a:	4b38      	ldr	r3, [pc, #224]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 800573c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800573e:	2380      	movs	r3, #128	@ 0x80
 8005740:	029b      	lsls	r3, r3, #10
 8005742:	4013      	ands	r3, r2
 8005744:	d1f0      	bne.n	8005728 <HAL_RCC_OscConfig+0x588>
 8005746:	e000      	b.n	800574a <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8005748:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800574e:	2b00      	cmp	r3, #0
 8005750:	d100      	bne.n	8005754 <HAL_RCC_OscConfig+0x5b4>
 8005752:	e0a4      	b.n	800589e <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005754:	4b31      	ldr	r3, [pc, #196]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	220c      	movs	r2, #12
 800575a:	4013      	ands	r3, r2
 800575c:	2b08      	cmp	r3, #8
 800575e:	d100      	bne.n	8005762 <HAL_RCC_OscConfig+0x5c2>
 8005760:	e078      	b.n	8005854 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005766:	2b02      	cmp	r3, #2
 8005768:	d14c      	bne.n	8005804 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800576a:	4b2c      	ldr	r3, [pc, #176]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 800576c:	681a      	ldr	r2, [r3, #0]
 800576e:	4b2b      	ldr	r3, [pc, #172]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 8005770:	492e      	ldr	r1, [pc, #184]	@ (800582c <HAL_RCC_OscConfig+0x68c>)
 8005772:	400a      	ands	r2, r1
 8005774:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005776:	f7fe fd0f 	bl	8004198 <HAL_GetTick>
 800577a:	0003      	movs	r3, r0
 800577c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800577e:	e008      	b.n	8005792 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005780:	f7fe fd0a 	bl	8004198 <HAL_GetTick>
 8005784:	0002      	movs	r2, r0
 8005786:	69bb      	ldr	r3, [r7, #24]
 8005788:	1ad3      	subs	r3, r2, r3
 800578a:	2b02      	cmp	r3, #2
 800578c:	d901      	bls.n	8005792 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 800578e:	2303      	movs	r3, #3
 8005790:	e086      	b.n	80058a0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005792:	4b22      	ldr	r3, [pc, #136]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 8005794:	681a      	ldr	r2, [r3, #0]
 8005796:	2380      	movs	r3, #128	@ 0x80
 8005798:	049b      	lsls	r3, r3, #18
 800579a:	4013      	ands	r3, r2
 800579c:	d1f0      	bne.n	8005780 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800579e:	4b1f      	ldr	r3, [pc, #124]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 80057a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057a2:	220f      	movs	r2, #15
 80057a4:	4393      	bics	r3, r2
 80057a6:	0019      	movs	r1, r3
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80057ac:	4b1b      	ldr	r3, [pc, #108]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 80057ae:	430a      	orrs	r2, r1
 80057b0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80057b2:	4b1a      	ldr	r3, [pc, #104]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 80057b4:	685b      	ldr	r3, [r3, #4]
 80057b6:	4a1e      	ldr	r2, [pc, #120]	@ (8005830 <HAL_RCC_OscConfig+0x690>)
 80057b8:	4013      	ands	r3, r2
 80057ba:	0019      	movs	r1, r3
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057c4:	431a      	orrs	r2, r3
 80057c6:	4b15      	ldr	r3, [pc, #84]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 80057c8:	430a      	orrs	r2, r1
 80057ca:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80057cc:	4b13      	ldr	r3, [pc, #76]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 80057ce:	681a      	ldr	r2, [r3, #0]
 80057d0:	4b12      	ldr	r3, [pc, #72]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 80057d2:	2180      	movs	r1, #128	@ 0x80
 80057d4:	0449      	lsls	r1, r1, #17
 80057d6:	430a      	orrs	r2, r1
 80057d8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057da:	f7fe fcdd 	bl	8004198 <HAL_GetTick>
 80057de:	0003      	movs	r3, r0
 80057e0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80057e2:	e008      	b.n	80057f6 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057e4:	f7fe fcd8 	bl	8004198 <HAL_GetTick>
 80057e8:	0002      	movs	r2, r0
 80057ea:	69bb      	ldr	r3, [r7, #24]
 80057ec:	1ad3      	subs	r3, r2, r3
 80057ee:	2b02      	cmp	r3, #2
 80057f0:	d901      	bls.n	80057f6 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 80057f2:	2303      	movs	r3, #3
 80057f4:	e054      	b.n	80058a0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80057f6:	4b09      	ldr	r3, [pc, #36]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 80057f8:	681a      	ldr	r2, [r3, #0]
 80057fa:	2380      	movs	r3, #128	@ 0x80
 80057fc:	049b      	lsls	r3, r3, #18
 80057fe:	4013      	ands	r3, r2
 8005800:	d0f0      	beq.n	80057e4 <HAL_RCC_OscConfig+0x644>
 8005802:	e04c      	b.n	800589e <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005804:	4b05      	ldr	r3, [pc, #20]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 8005806:	681a      	ldr	r2, [r3, #0]
 8005808:	4b04      	ldr	r3, [pc, #16]	@ (800581c <HAL_RCC_OscConfig+0x67c>)
 800580a:	4908      	ldr	r1, [pc, #32]	@ (800582c <HAL_RCC_OscConfig+0x68c>)
 800580c:	400a      	ands	r2, r1
 800580e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005810:	f7fe fcc2 	bl	8004198 <HAL_GetTick>
 8005814:	0003      	movs	r3, r0
 8005816:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005818:	e015      	b.n	8005846 <HAL_RCC_OscConfig+0x6a6>
 800581a:	46c0      	nop			@ (mov r8, r8)
 800581c:	40021000 	.word	0x40021000
 8005820:	00001388 	.word	0x00001388
 8005824:	efffffff 	.word	0xefffffff
 8005828:	fffeffff 	.word	0xfffeffff
 800582c:	feffffff 	.word	0xfeffffff
 8005830:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005834:	f7fe fcb0 	bl	8004198 <HAL_GetTick>
 8005838:	0002      	movs	r2, r0
 800583a:	69bb      	ldr	r3, [r7, #24]
 800583c:	1ad3      	subs	r3, r2, r3
 800583e:	2b02      	cmp	r3, #2
 8005840:	d901      	bls.n	8005846 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8005842:	2303      	movs	r3, #3
 8005844:	e02c      	b.n	80058a0 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005846:	4b18      	ldr	r3, [pc, #96]	@ (80058a8 <HAL_RCC_OscConfig+0x708>)
 8005848:	681a      	ldr	r2, [r3, #0]
 800584a:	2380      	movs	r3, #128	@ 0x80
 800584c:	049b      	lsls	r3, r3, #18
 800584e:	4013      	ands	r3, r2
 8005850:	d1f0      	bne.n	8005834 <HAL_RCC_OscConfig+0x694>
 8005852:	e024      	b.n	800589e <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005858:	2b01      	cmp	r3, #1
 800585a:	d101      	bne.n	8005860 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 800585c:	2301      	movs	r3, #1
 800585e:	e01f      	b.n	80058a0 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8005860:	4b11      	ldr	r3, [pc, #68]	@ (80058a8 <HAL_RCC_OscConfig+0x708>)
 8005862:	685b      	ldr	r3, [r3, #4]
 8005864:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8005866:	4b10      	ldr	r3, [pc, #64]	@ (80058a8 <HAL_RCC_OscConfig+0x708>)
 8005868:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800586a:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800586c:	697a      	ldr	r2, [r7, #20]
 800586e:	23c0      	movs	r3, #192	@ 0xc0
 8005870:	025b      	lsls	r3, r3, #9
 8005872:	401a      	ands	r2, r3
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005878:	429a      	cmp	r2, r3
 800587a:	d10e      	bne.n	800589a <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800587c:	693b      	ldr	r3, [r7, #16]
 800587e:	220f      	movs	r2, #15
 8005880:	401a      	ands	r2, r3
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005886:	429a      	cmp	r2, r3
 8005888:	d107      	bne.n	800589a <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800588a:	697a      	ldr	r2, [r7, #20]
 800588c:	23f0      	movs	r3, #240	@ 0xf0
 800588e:	039b      	lsls	r3, r3, #14
 8005890:	401a      	ands	r2, r3
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8005896:	429a      	cmp	r2, r3
 8005898:	d001      	beq.n	800589e <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 800589a:	2301      	movs	r3, #1
 800589c:	e000      	b.n	80058a0 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 800589e:	2300      	movs	r3, #0
}
 80058a0:	0018      	movs	r0, r3
 80058a2:	46bd      	mov	sp, r7
 80058a4:	b008      	add	sp, #32
 80058a6:	bd80      	pop	{r7, pc}
 80058a8:	40021000 	.word	0x40021000

080058ac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b084      	sub	sp, #16
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
 80058b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d101      	bne.n	80058c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80058bc:	2301      	movs	r3, #1
 80058be:	e0bf      	b.n	8005a40 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80058c0:	4b61      	ldr	r3, [pc, #388]	@ (8005a48 <HAL_RCC_ClockConfig+0x19c>)
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	2201      	movs	r2, #1
 80058c6:	4013      	ands	r3, r2
 80058c8:	683a      	ldr	r2, [r7, #0]
 80058ca:	429a      	cmp	r2, r3
 80058cc:	d911      	bls.n	80058f2 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058ce:	4b5e      	ldr	r3, [pc, #376]	@ (8005a48 <HAL_RCC_ClockConfig+0x19c>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	2201      	movs	r2, #1
 80058d4:	4393      	bics	r3, r2
 80058d6:	0019      	movs	r1, r3
 80058d8:	4b5b      	ldr	r3, [pc, #364]	@ (8005a48 <HAL_RCC_ClockConfig+0x19c>)
 80058da:	683a      	ldr	r2, [r7, #0]
 80058dc:	430a      	orrs	r2, r1
 80058de:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80058e0:	4b59      	ldr	r3, [pc, #356]	@ (8005a48 <HAL_RCC_ClockConfig+0x19c>)
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	2201      	movs	r2, #1
 80058e6:	4013      	ands	r3, r2
 80058e8:	683a      	ldr	r2, [r7, #0]
 80058ea:	429a      	cmp	r2, r3
 80058ec:	d001      	beq.n	80058f2 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80058ee:	2301      	movs	r3, #1
 80058f0:	e0a6      	b.n	8005a40 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	2202      	movs	r2, #2
 80058f8:	4013      	ands	r3, r2
 80058fa:	d015      	beq.n	8005928 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	2204      	movs	r2, #4
 8005902:	4013      	ands	r3, r2
 8005904:	d006      	beq.n	8005914 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005906:	4b51      	ldr	r3, [pc, #324]	@ (8005a4c <HAL_RCC_ClockConfig+0x1a0>)
 8005908:	685a      	ldr	r2, [r3, #4]
 800590a:	4b50      	ldr	r3, [pc, #320]	@ (8005a4c <HAL_RCC_ClockConfig+0x1a0>)
 800590c:	21e0      	movs	r1, #224	@ 0xe0
 800590e:	00c9      	lsls	r1, r1, #3
 8005910:	430a      	orrs	r2, r1
 8005912:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005914:	4b4d      	ldr	r3, [pc, #308]	@ (8005a4c <HAL_RCC_ClockConfig+0x1a0>)
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	22f0      	movs	r2, #240	@ 0xf0
 800591a:	4393      	bics	r3, r2
 800591c:	0019      	movs	r1, r3
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	689a      	ldr	r2, [r3, #8]
 8005922:	4b4a      	ldr	r3, [pc, #296]	@ (8005a4c <HAL_RCC_ClockConfig+0x1a0>)
 8005924:	430a      	orrs	r2, r1
 8005926:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	2201      	movs	r2, #1
 800592e:	4013      	ands	r3, r2
 8005930:	d04c      	beq.n	80059cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	2b01      	cmp	r3, #1
 8005938:	d107      	bne.n	800594a <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800593a:	4b44      	ldr	r3, [pc, #272]	@ (8005a4c <HAL_RCC_ClockConfig+0x1a0>)
 800593c:	681a      	ldr	r2, [r3, #0]
 800593e:	2380      	movs	r3, #128	@ 0x80
 8005940:	029b      	lsls	r3, r3, #10
 8005942:	4013      	ands	r3, r2
 8005944:	d120      	bne.n	8005988 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8005946:	2301      	movs	r3, #1
 8005948:	e07a      	b.n	8005a40 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	685b      	ldr	r3, [r3, #4]
 800594e:	2b02      	cmp	r3, #2
 8005950:	d107      	bne.n	8005962 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005952:	4b3e      	ldr	r3, [pc, #248]	@ (8005a4c <HAL_RCC_ClockConfig+0x1a0>)
 8005954:	681a      	ldr	r2, [r3, #0]
 8005956:	2380      	movs	r3, #128	@ 0x80
 8005958:	049b      	lsls	r3, r3, #18
 800595a:	4013      	ands	r3, r2
 800595c:	d114      	bne.n	8005988 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800595e:	2301      	movs	r3, #1
 8005960:	e06e      	b.n	8005a40 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	685b      	ldr	r3, [r3, #4]
 8005966:	2b03      	cmp	r3, #3
 8005968:	d107      	bne.n	800597a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800596a:	4b38      	ldr	r3, [pc, #224]	@ (8005a4c <HAL_RCC_ClockConfig+0x1a0>)
 800596c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800596e:	2380      	movs	r3, #128	@ 0x80
 8005970:	029b      	lsls	r3, r3, #10
 8005972:	4013      	ands	r3, r2
 8005974:	d108      	bne.n	8005988 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8005976:	2301      	movs	r3, #1
 8005978:	e062      	b.n	8005a40 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800597a:	4b34      	ldr	r3, [pc, #208]	@ (8005a4c <HAL_RCC_ClockConfig+0x1a0>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	2202      	movs	r2, #2
 8005980:	4013      	ands	r3, r2
 8005982:	d101      	bne.n	8005988 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8005984:	2301      	movs	r3, #1
 8005986:	e05b      	b.n	8005a40 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005988:	4b30      	ldr	r3, [pc, #192]	@ (8005a4c <HAL_RCC_ClockConfig+0x1a0>)
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	2203      	movs	r2, #3
 800598e:	4393      	bics	r3, r2
 8005990:	0019      	movs	r1, r3
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	685a      	ldr	r2, [r3, #4]
 8005996:	4b2d      	ldr	r3, [pc, #180]	@ (8005a4c <HAL_RCC_ClockConfig+0x1a0>)
 8005998:	430a      	orrs	r2, r1
 800599a:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800599c:	f7fe fbfc 	bl	8004198 <HAL_GetTick>
 80059a0:	0003      	movs	r3, r0
 80059a2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059a4:	e009      	b.n	80059ba <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80059a6:	f7fe fbf7 	bl	8004198 <HAL_GetTick>
 80059aa:	0002      	movs	r2, r0
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	1ad3      	subs	r3, r2, r3
 80059b0:	4a27      	ldr	r2, [pc, #156]	@ (8005a50 <HAL_RCC_ClockConfig+0x1a4>)
 80059b2:	4293      	cmp	r3, r2
 80059b4:	d901      	bls.n	80059ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80059b6:	2303      	movs	r3, #3
 80059b8:	e042      	b.n	8005a40 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059ba:	4b24      	ldr	r3, [pc, #144]	@ (8005a4c <HAL_RCC_ClockConfig+0x1a0>)
 80059bc:	685b      	ldr	r3, [r3, #4]
 80059be:	220c      	movs	r2, #12
 80059c0:	401a      	ands	r2, r3
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	685b      	ldr	r3, [r3, #4]
 80059c6:	009b      	lsls	r3, r3, #2
 80059c8:	429a      	cmp	r2, r3
 80059ca:	d1ec      	bne.n	80059a6 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80059cc:	4b1e      	ldr	r3, [pc, #120]	@ (8005a48 <HAL_RCC_ClockConfig+0x19c>)
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	2201      	movs	r2, #1
 80059d2:	4013      	ands	r3, r2
 80059d4:	683a      	ldr	r2, [r7, #0]
 80059d6:	429a      	cmp	r2, r3
 80059d8:	d211      	bcs.n	80059fe <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059da:	4b1b      	ldr	r3, [pc, #108]	@ (8005a48 <HAL_RCC_ClockConfig+0x19c>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	2201      	movs	r2, #1
 80059e0:	4393      	bics	r3, r2
 80059e2:	0019      	movs	r1, r3
 80059e4:	4b18      	ldr	r3, [pc, #96]	@ (8005a48 <HAL_RCC_ClockConfig+0x19c>)
 80059e6:	683a      	ldr	r2, [r7, #0]
 80059e8:	430a      	orrs	r2, r1
 80059ea:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80059ec:	4b16      	ldr	r3, [pc, #88]	@ (8005a48 <HAL_RCC_ClockConfig+0x19c>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	2201      	movs	r2, #1
 80059f2:	4013      	ands	r3, r2
 80059f4:	683a      	ldr	r2, [r7, #0]
 80059f6:	429a      	cmp	r2, r3
 80059f8:	d001      	beq.n	80059fe <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 80059fa:	2301      	movs	r3, #1
 80059fc:	e020      	b.n	8005a40 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	2204      	movs	r2, #4
 8005a04:	4013      	ands	r3, r2
 8005a06:	d009      	beq.n	8005a1c <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005a08:	4b10      	ldr	r3, [pc, #64]	@ (8005a4c <HAL_RCC_ClockConfig+0x1a0>)
 8005a0a:	685b      	ldr	r3, [r3, #4]
 8005a0c:	4a11      	ldr	r2, [pc, #68]	@ (8005a54 <HAL_RCC_ClockConfig+0x1a8>)
 8005a0e:	4013      	ands	r3, r2
 8005a10:	0019      	movs	r1, r3
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	68da      	ldr	r2, [r3, #12]
 8005a16:	4b0d      	ldr	r3, [pc, #52]	@ (8005a4c <HAL_RCC_ClockConfig+0x1a0>)
 8005a18:	430a      	orrs	r2, r1
 8005a1a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005a1c:	f000 f820 	bl	8005a60 <HAL_RCC_GetSysClockFreq>
 8005a20:	0001      	movs	r1, r0
 8005a22:	4b0a      	ldr	r3, [pc, #40]	@ (8005a4c <HAL_RCC_ClockConfig+0x1a0>)
 8005a24:	685b      	ldr	r3, [r3, #4]
 8005a26:	091b      	lsrs	r3, r3, #4
 8005a28:	220f      	movs	r2, #15
 8005a2a:	4013      	ands	r3, r2
 8005a2c:	4a0a      	ldr	r2, [pc, #40]	@ (8005a58 <HAL_RCC_ClockConfig+0x1ac>)
 8005a2e:	5cd3      	ldrb	r3, [r2, r3]
 8005a30:	000a      	movs	r2, r1
 8005a32:	40da      	lsrs	r2, r3
 8005a34:	4b09      	ldr	r3, [pc, #36]	@ (8005a5c <HAL_RCC_ClockConfig+0x1b0>)
 8005a36:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8005a38:	2003      	movs	r0, #3
 8005a3a:	f7fe fa7d 	bl	8003f38 <HAL_InitTick>
  
  return HAL_OK;
 8005a3e:	2300      	movs	r3, #0
}
 8005a40:	0018      	movs	r0, r3
 8005a42:	46bd      	mov	sp, r7
 8005a44:	b004      	add	sp, #16
 8005a46:	bd80      	pop	{r7, pc}
 8005a48:	40022000 	.word	0x40022000
 8005a4c:	40021000 	.word	0x40021000
 8005a50:	00001388 	.word	0x00001388
 8005a54:	fffff8ff 	.word	0xfffff8ff
 8005a58:	0800c314 	.word	0x0800c314
 8005a5c:	20000020 	.word	0x20000020

08005a60 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b086      	sub	sp, #24
 8005a64:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005a66:	2300      	movs	r3, #0
 8005a68:	60fb      	str	r3, [r7, #12]
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	60bb      	str	r3, [r7, #8]
 8005a6e:	2300      	movs	r3, #0
 8005a70:	617b      	str	r3, [r7, #20]
 8005a72:	2300      	movs	r3, #0
 8005a74:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005a76:	2300      	movs	r3, #0
 8005a78:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8005a7a:	4b2d      	ldr	r3, [pc, #180]	@ (8005b30 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005a7c:	685b      	ldr	r3, [r3, #4]
 8005a7e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	220c      	movs	r2, #12
 8005a84:	4013      	ands	r3, r2
 8005a86:	2b0c      	cmp	r3, #12
 8005a88:	d046      	beq.n	8005b18 <HAL_RCC_GetSysClockFreq+0xb8>
 8005a8a:	d848      	bhi.n	8005b1e <HAL_RCC_GetSysClockFreq+0xbe>
 8005a8c:	2b04      	cmp	r3, #4
 8005a8e:	d002      	beq.n	8005a96 <HAL_RCC_GetSysClockFreq+0x36>
 8005a90:	2b08      	cmp	r3, #8
 8005a92:	d003      	beq.n	8005a9c <HAL_RCC_GetSysClockFreq+0x3c>
 8005a94:	e043      	b.n	8005b1e <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005a96:	4b27      	ldr	r3, [pc, #156]	@ (8005b34 <HAL_RCC_GetSysClockFreq+0xd4>)
 8005a98:	613b      	str	r3, [r7, #16]
      break;
 8005a9a:	e043      	b.n	8005b24 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	0c9b      	lsrs	r3, r3, #18
 8005aa0:	220f      	movs	r2, #15
 8005aa2:	4013      	ands	r3, r2
 8005aa4:	4a24      	ldr	r2, [pc, #144]	@ (8005b38 <HAL_RCC_GetSysClockFreq+0xd8>)
 8005aa6:	5cd3      	ldrb	r3, [r2, r3]
 8005aa8:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8005aaa:	4b21      	ldr	r3, [pc, #132]	@ (8005b30 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005aac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005aae:	220f      	movs	r2, #15
 8005ab0:	4013      	ands	r3, r2
 8005ab2:	4a22      	ldr	r2, [pc, #136]	@ (8005b3c <HAL_RCC_GetSysClockFreq+0xdc>)
 8005ab4:	5cd3      	ldrb	r3, [r2, r3]
 8005ab6:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005ab8:	68fa      	ldr	r2, [r7, #12]
 8005aba:	23c0      	movs	r3, #192	@ 0xc0
 8005abc:	025b      	lsls	r3, r3, #9
 8005abe:	401a      	ands	r2, r3
 8005ac0:	2380      	movs	r3, #128	@ 0x80
 8005ac2:	025b      	lsls	r3, r3, #9
 8005ac4:	429a      	cmp	r2, r3
 8005ac6:	d109      	bne.n	8005adc <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005ac8:	68b9      	ldr	r1, [r7, #8]
 8005aca:	481a      	ldr	r0, [pc, #104]	@ (8005b34 <HAL_RCC_GetSysClockFreq+0xd4>)
 8005acc:	f7fa fb26 	bl	800011c <__udivsi3>
 8005ad0:	0003      	movs	r3, r0
 8005ad2:	001a      	movs	r2, r3
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	4353      	muls	r3, r2
 8005ad8:	617b      	str	r3, [r7, #20]
 8005ada:	e01a      	b.n	8005b12 <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8005adc:	68fa      	ldr	r2, [r7, #12]
 8005ade:	23c0      	movs	r3, #192	@ 0xc0
 8005ae0:	025b      	lsls	r3, r3, #9
 8005ae2:	401a      	ands	r2, r3
 8005ae4:	23c0      	movs	r3, #192	@ 0xc0
 8005ae6:	025b      	lsls	r3, r3, #9
 8005ae8:	429a      	cmp	r2, r3
 8005aea:	d109      	bne.n	8005b00 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005aec:	68b9      	ldr	r1, [r7, #8]
 8005aee:	4814      	ldr	r0, [pc, #80]	@ (8005b40 <HAL_RCC_GetSysClockFreq+0xe0>)
 8005af0:	f7fa fb14 	bl	800011c <__udivsi3>
 8005af4:	0003      	movs	r3, r0
 8005af6:	001a      	movs	r2, r3
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	4353      	muls	r3, r2
 8005afc:	617b      	str	r3, [r7, #20]
 8005afe:	e008      	b.n	8005b12 <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005b00:	68b9      	ldr	r1, [r7, #8]
 8005b02:	480c      	ldr	r0, [pc, #48]	@ (8005b34 <HAL_RCC_GetSysClockFreq+0xd4>)
 8005b04:	f7fa fb0a 	bl	800011c <__udivsi3>
 8005b08:	0003      	movs	r3, r0
 8005b0a:	001a      	movs	r2, r3
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	4353      	muls	r3, r2
 8005b10:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8005b12:	697b      	ldr	r3, [r7, #20]
 8005b14:	613b      	str	r3, [r7, #16]
      break;
 8005b16:	e005      	b.n	8005b24 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8005b18:	4b09      	ldr	r3, [pc, #36]	@ (8005b40 <HAL_RCC_GetSysClockFreq+0xe0>)
 8005b1a:	613b      	str	r3, [r7, #16]
      break;
 8005b1c:	e002      	b.n	8005b24 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005b1e:	4b05      	ldr	r3, [pc, #20]	@ (8005b34 <HAL_RCC_GetSysClockFreq+0xd4>)
 8005b20:	613b      	str	r3, [r7, #16]
      break;
 8005b22:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8005b24:	693b      	ldr	r3, [r7, #16]
}
 8005b26:	0018      	movs	r0, r3
 8005b28:	46bd      	mov	sp, r7
 8005b2a:	b006      	add	sp, #24
 8005b2c:	bd80      	pop	{r7, pc}
 8005b2e:	46c0      	nop			@ (mov r8, r8)
 8005b30:	40021000 	.word	0x40021000
 8005b34:	007a1200 	.word	0x007a1200
 8005b38:	0800c32c 	.word	0x0800c32c
 8005b3c:	0800c33c 	.word	0x0800c33c
 8005b40:	02dc6c00 	.word	0x02dc6c00

08005b44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005b48:	4b02      	ldr	r3, [pc, #8]	@ (8005b54 <HAL_RCC_GetHCLKFreq+0x10>)
 8005b4a:	681b      	ldr	r3, [r3, #0]
}
 8005b4c:	0018      	movs	r0, r3
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	bd80      	pop	{r7, pc}
 8005b52:	46c0      	nop			@ (mov r8, r8)
 8005b54:	20000020 	.word	0x20000020

08005b58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8005b5c:	f7ff fff2 	bl	8005b44 <HAL_RCC_GetHCLKFreq>
 8005b60:	0001      	movs	r1, r0
 8005b62:	4b06      	ldr	r3, [pc, #24]	@ (8005b7c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005b64:	685b      	ldr	r3, [r3, #4]
 8005b66:	0a1b      	lsrs	r3, r3, #8
 8005b68:	2207      	movs	r2, #7
 8005b6a:	4013      	ands	r3, r2
 8005b6c:	4a04      	ldr	r2, [pc, #16]	@ (8005b80 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005b6e:	5cd3      	ldrb	r3, [r2, r3]
 8005b70:	40d9      	lsrs	r1, r3
 8005b72:	000b      	movs	r3, r1
}    
 8005b74:	0018      	movs	r0, r3
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}
 8005b7a:	46c0      	nop			@ (mov r8, r8)
 8005b7c:	40021000 	.word	0x40021000
 8005b80:	0800c324 	.word	0x0800c324

08005b84 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b082      	sub	sp, #8
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
 8005b8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2207      	movs	r2, #7
 8005b92:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005b94:	4b0e      	ldr	r3, [pc, #56]	@ (8005bd0 <HAL_RCC_GetClockConfig+0x4c>)
 8005b96:	685b      	ldr	r3, [r3, #4]
 8005b98:	2203      	movs	r2, #3
 8005b9a:	401a      	ands	r2, r3
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8005ba0:	4b0b      	ldr	r3, [pc, #44]	@ (8005bd0 <HAL_RCC_GetClockConfig+0x4c>)
 8005ba2:	685b      	ldr	r3, [r3, #4]
 8005ba4:	22f0      	movs	r2, #240	@ 0xf0
 8005ba6:	401a      	ands	r2, r3
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);   
 8005bac:	4b08      	ldr	r3, [pc, #32]	@ (8005bd0 <HAL_RCC_GetClockConfig+0x4c>)
 8005bae:	685a      	ldr	r2, [r3, #4]
 8005bb0:	23e0      	movs	r3, #224	@ 0xe0
 8005bb2:	00db      	lsls	r3, r3, #3
 8005bb4:	401a      	ands	r2, r3
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	60da      	str	r2, [r3, #12]
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = __HAL_FLASH_GET_LATENCY(); 
 8005bba:	4b06      	ldr	r3, [pc, #24]	@ (8005bd4 <HAL_RCC_GetClockConfig+0x50>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	2201      	movs	r2, #1
 8005bc0:	401a      	ands	r2, r3
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	601a      	str	r2, [r3, #0]
}
 8005bc6:	46c0      	nop			@ (mov r8, r8)
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	b002      	add	sp, #8
 8005bcc:	bd80      	pop	{r7, pc}
 8005bce:	46c0      	nop			@ (mov r8, r8)
 8005bd0:	40021000 	.word	0x40021000
 8005bd4:	40022000 	.word	0x40022000

08005bd8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b086      	sub	sp, #24
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005be0:	2300      	movs	r3, #0
 8005be2:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8005be4:	2300      	movs	r3, #0
 8005be6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681a      	ldr	r2, [r3, #0]
 8005bec:	2380      	movs	r3, #128	@ 0x80
 8005bee:	025b      	lsls	r3, r3, #9
 8005bf0:	4013      	ands	r3, r2
 8005bf2:	d100      	bne.n	8005bf6 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8005bf4:	e08e      	b.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8005bf6:	2017      	movs	r0, #23
 8005bf8:	183b      	adds	r3, r7, r0
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005bfe:	4b6e      	ldr	r3, [pc, #440]	@ (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005c00:	69da      	ldr	r2, [r3, #28]
 8005c02:	2380      	movs	r3, #128	@ 0x80
 8005c04:	055b      	lsls	r3, r3, #21
 8005c06:	4013      	ands	r3, r2
 8005c08:	d110      	bne.n	8005c2c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005c0a:	4b6b      	ldr	r3, [pc, #428]	@ (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005c0c:	69da      	ldr	r2, [r3, #28]
 8005c0e:	4b6a      	ldr	r3, [pc, #424]	@ (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005c10:	2180      	movs	r1, #128	@ 0x80
 8005c12:	0549      	lsls	r1, r1, #21
 8005c14:	430a      	orrs	r2, r1
 8005c16:	61da      	str	r2, [r3, #28]
 8005c18:	4b67      	ldr	r3, [pc, #412]	@ (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005c1a:	69da      	ldr	r2, [r3, #28]
 8005c1c:	2380      	movs	r3, #128	@ 0x80
 8005c1e:	055b      	lsls	r3, r3, #21
 8005c20:	4013      	ands	r3, r2
 8005c22:	60bb      	str	r3, [r7, #8]
 8005c24:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c26:	183b      	adds	r3, r7, r0
 8005c28:	2201      	movs	r2, #1
 8005c2a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c2c:	4b63      	ldr	r3, [pc, #396]	@ (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8005c2e:	681a      	ldr	r2, [r3, #0]
 8005c30:	2380      	movs	r3, #128	@ 0x80
 8005c32:	005b      	lsls	r3, r3, #1
 8005c34:	4013      	ands	r3, r2
 8005c36:	d11a      	bne.n	8005c6e <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005c38:	4b60      	ldr	r3, [pc, #384]	@ (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8005c3a:	681a      	ldr	r2, [r3, #0]
 8005c3c:	4b5f      	ldr	r3, [pc, #380]	@ (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8005c3e:	2180      	movs	r1, #128	@ 0x80
 8005c40:	0049      	lsls	r1, r1, #1
 8005c42:	430a      	orrs	r2, r1
 8005c44:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c46:	f7fe faa7 	bl	8004198 <HAL_GetTick>
 8005c4a:	0003      	movs	r3, r0
 8005c4c:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c4e:	e008      	b.n	8005c62 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c50:	f7fe faa2 	bl	8004198 <HAL_GetTick>
 8005c54:	0002      	movs	r2, r0
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	1ad3      	subs	r3, r2, r3
 8005c5a:	2b64      	cmp	r3, #100	@ 0x64
 8005c5c:	d901      	bls.n	8005c62 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8005c5e:	2303      	movs	r3, #3
 8005c60:	e0a6      	b.n	8005db0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c62:	4b56      	ldr	r3, [pc, #344]	@ (8005dbc <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8005c64:	681a      	ldr	r2, [r3, #0]
 8005c66:	2380      	movs	r3, #128	@ 0x80
 8005c68:	005b      	lsls	r3, r3, #1
 8005c6a:	4013      	ands	r3, r2
 8005c6c:	d0f0      	beq.n	8005c50 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005c6e:	4b52      	ldr	r3, [pc, #328]	@ (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005c70:	6a1a      	ldr	r2, [r3, #32]
 8005c72:	23c0      	movs	r3, #192	@ 0xc0
 8005c74:	009b      	lsls	r3, r3, #2
 8005c76:	4013      	ands	r3, r2
 8005c78:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d034      	beq.n	8005cea <HAL_RCCEx_PeriphCLKConfig+0x112>
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	685a      	ldr	r2, [r3, #4]
 8005c84:	23c0      	movs	r3, #192	@ 0xc0
 8005c86:	009b      	lsls	r3, r3, #2
 8005c88:	4013      	ands	r3, r2
 8005c8a:	68fa      	ldr	r2, [r7, #12]
 8005c8c:	429a      	cmp	r2, r3
 8005c8e:	d02c      	beq.n	8005cea <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005c90:	4b49      	ldr	r3, [pc, #292]	@ (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005c92:	6a1b      	ldr	r3, [r3, #32]
 8005c94:	4a4a      	ldr	r2, [pc, #296]	@ (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8005c96:	4013      	ands	r3, r2
 8005c98:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005c9a:	4b47      	ldr	r3, [pc, #284]	@ (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005c9c:	6a1a      	ldr	r2, [r3, #32]
 8005c9e:	4b46      	ldr	r3, [pc, #280]	@ (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005ca0:	2180      	movs	r1, #128	@ 0x80
 8005ca2:	0249      	lsls	r1, r1, #9
 8005ca4:	430a      	orrs	r2, r1
 8005ca6:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005ca8:	4b43      	ldr	r3, [pc, #268]	@ (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005caa:	6a1a      	ldr	r2, [r3, #32]
 8005cac:	4b42      	ldr	r3, [pc, #264]	@ (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005cae:	4945      	ldr	r1, [pc, #276]	@ (8005dc4 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8005cb0:	400a      	ands	r2, r1
 8005cb2:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005cb4:	4b40      	ldr	r3, [pc, #256]	@ (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005cb6:	68fa      	ldr	r2, [r7, #12]
 8005cb8:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	2201      	movs	r2, #1
 8005cbe:	4013      	ands	r3, r2
 8005cc0:	d013      	beq.n	8005cea <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005cc2:	f7fe fa69 	bl	8004198 <HAL_GetTick>
 8005cc6:	0003      	movs	r3, r0
 8005cc8:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cca:	e009      	b.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ccc:	f7fe fa64 	bl	8004198 <HAL_GetTick>
 8005cd0:	0002      	movs	r2, r0
 8005cd2:	693b      	ldr	r3, [r7, #16]
 8005cd4:	1ad3      	subs	r3, r2, r3
 8005cd6:	4a3c      	ldr	r2, [pc, #240]	@ (8005dc8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d901      	bls.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8005cdc:	2303      	movs	r3, #3
 8005cde:	e067      	b.n	8005db0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ce0:	4b35      	ldr	r3, [pc, #212]	@ (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005ce2:	6a1b      	ldr	r3, [r3, #32]
 8005ce4:	2202      	movs	r2, #2
 8005ce6:	4013      	ands	r3, r2
 8005ce8:	d0f0      	beq.n	8005ccc <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005cea:	4b33      	ldr	r3, [pc, #204]	@ (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005cec:	6a1b      	ldr	r3, [r3, #32]
 8005cee:	4a34      	ldr	r2, [pc, #208]	@ (8005dc0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8005cf0:	4013      	ands	r3, r2
 8005cf2:	0019      	movs	r1, r3
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	685a      	ldr	r2, [r3, #4]
 8005cf8:	4b2f      	ldr	r3, [pc, #188]	@ (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005cfa:	430a      	orrs	r2, r1
 8005cfc:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005cfe:	2317      	movs	r3, #23
 8005d00:	18fb      	adds	r3, r7, r3
 8005d02:	781b      	ldrb	r3, [r3, #0]
 8005d04:	2b01      	cmp	r3, #1
 8005d06:	d105      	bne.n	8005d14 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d08:	4b2b      	ldr	r3, [pc, #172]	@ (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005d0a:	69da      	ldr	r2, [r3, #28]
 8005d0c:	4b2a      	ldr	r3, [pc, #168]	@ (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005d0e:	492f      	ldr	r1, [pc, #188]	@ (8005dcc <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8005d10:	400a      	ands	r2, r1
 8005d12:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	2201      	movs	r2, #1
 8005d1a:	4013      	ands	r3, r2
 8005d1c:	d009      	beq.n	8005d32 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005d1e:	4b26      	ldr	r3, [pc, #152]	@ (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d22:	2203      	movs	r2, #3
 8005d24:	4393      	bics	r3, r2
 8005d26:	0019      	movs	r1, r3
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	689a      	ldr	r2, [r3, #8]
 8005d2c:	4b22      	ldr	r3, [pc, #136]	@ (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005d2e:	430a      	orrs	r2, r1
 8005d30:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	2202      	movs	r2, #2
 8005d38:	4013      	ands	r3, r2
 8005d3a:	d009      	beq.n	8005d50 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005d3c:	4b1e      	ldr	r3, [pc, #120]	@ (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005d3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d40:	4a23      	ldr	r2, [pc, #140]	@ (8005dd0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8005d42:	4013      	ands	r3, r2
 8005d44:	0019      	movs	r1, r3
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	68da      	ldr	r2, [r3, #12]
 8005d4a:	4b1b      	ldr	r3, [pc, #108]	@ (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005d4c:	430a      	orrs	r2, r1
 8005d4e:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */

#if defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART3 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681a      	ldr	r2, [r3, #0]
 8005d54:	2380      	movs	r3, #128	@ 0x80
 8005d56:	02db      	lsls	r3, r3, #11
 8005d58:	4013      	ands	r3, r2
 8005d5a:	d009      	beq.n	8005d70 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005d5c:	4b16      	ldr	r3, [pc, #88]	@ (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005d5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d60:	4a1c      	ldr	r2, [pc, #112]	@ (8005dd4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8005d62:	4013      	ands	r3, r2
 8005d64:	0019      	movs	r1, r3
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	691a      	ldr	r2, [r3, #16]
 8005d6a:	4b13      	ldr	r3, [pc, #76]	@ (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005d6c:	430a      	orrs	r2, r1
 8005d6e:	631a      	str	r2, [r3, #48]	@ 0x30
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	2220      	movs	r2, #32
 8005d76:	4013      	ands	r3, r2
 8005d78:	d009      	beq.n	8005d8e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005d7a:	4b0f      	ldr	r3, [pc, #60]	@ (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d7e:	2210      	movs	r2, #16
 8005d80:	4393      	bics	r3, r2
 8005d82:	0019      	movs	r1, r3
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	695a      	ldr	r2, [r3, #20]
 8005d88:	4b0b      	ldr	r3, [pc, #44]	@ (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005d8a:	430a      	orrs	r2, r1
 8005d8c:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681a      	ldr	r2, [r3, #0]
 8005d92:	2380      	movs	r3, #128	@ 0x80
 8005d94:	00db      	lsls	r3, r3, #3
 8005d96:	4013      	ands	r3, r2
 8005d98:	d009      	beq.n	8005dae <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005d9a:	4b07      	ldr	r3, [pc, #28]	@ (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d9e:	2240      	movs	r2, #64	@ 0x40
 8005da0:	4393      	bics	r3, r2
 8005da2:	0019      	movs	r1, r3
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	699a      	ldr	r2, [r3, #24]
 8005da8:	4b03      	ldr	r3, [pc, #12]	@ (8005db8 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8005daa:	430a      	orrs	r2, r1
 8005dac:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8005dae:	2300      	movs	r3, #0
}
 8005db0:	0018      	movs	r0, r3
 8005db2:	46bd      	mov	sp, r7
 8005db4:	b006      	add	sp, #24
 8005db6:	bd80      	pop	{r7, pc}
 8005db8:	40021000 	.word	0x40021000
 8005dbc:	40007000 	.word	0x40007000
 8005dc0:	fffffcff 	.word	0xfffffcff
 8005dc4:	fffeffff 	.word	0xfffeffff
 8005dc8:	00001388 	.word	0x00001388
 8005dcc:	efffffff 	.word	0xefffffff
 8005dd0:	fffcffff 	.word	0xfffcffff
 8005dd4:	fff3ffff 	.word	0xfff3ffff

08005dd8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b082      	sub	sp, #8
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d101      	bne.n	8005dea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005de6:	2301      	movs	r3, #1
 8005de8:	e042      	b.n	8005e70 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	223d      	movs	r2, #61	@ 0x3d
 8005dee:	5c9b      	ldrb	r3, [r3, r2]
 8005df0:	b2db      	uxtb	r3, r3
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d107      	bne.n	8005e06 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	223c      	movs	r2, #60	@ 0x3c
 8005dfa:	2100      	movs	r1, #0
 8005dfc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	0018      	movs	r0, r3
 8005e02:	f7fd fff1 	bl	8003de8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	223d      	movs	r2, #61	@ 0x3d
 8005e0a:	2102      	movs	r1, #2
 8005e0c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681a      	ldr	r2, [r3, #0]
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	3304      	adds	r3, #4
 8005e16:	0019      	movs	r1, r3
 8005e18:	0010      	movs	r0, r2
 8005e1a:	f000 feaf 	bl	8006b7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2246      	movs	r2, #70	@ 0x46
 8005e22:	2101      	movs	r1, #1
 8005e24:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	223e      	movs	r2, #62	@ 0x3e
 8005e2a:	2101      	movs	r1, #1
 8005e2c:	5499      	strb	r1, [r3, r2]
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	223f      	movs	r2, #63	@ 0x3f
 8005e32:	2101      	movs	r1, #1
 8005e34:	5499      	strb	r1, [r3, r2]
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2240      	movs	r2, #64	@ 0x40
 8005e3a:	2101      	movs	r1, #1
 8005e3c:	5499      	strb	r1, [r3, r2]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2241      	movs	r2, #65	@ 0x41
 8005e42:	2101      	movs	r1, #1
 8005e44:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2242      	movs	r2, #66	@ 0x42
 8005e4a:	2101      	movs	r1, #1
 8005e4c:	5499      	strb	r1, [r3, r2]
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2243      	movs	r2, #67	@ 0x43
 8005e52:	2101      	movs	r1, #1
 8005e54:	5499      	strb	r1, [r3, r2]
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	2244      	movs	r2, #68	@ 0x44
 8005e5a:	2101      	movs	r1, #1
 8005e5c:	5499      	strb	r1, [r3, r2]
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2245      	movs	r2, #69	@ 0x45
 8005e62:	2101      	movs	r1, #1
 8005e64:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	223d      	movs	r2, #61	@ 0x3d
 8005e6a:	2101      	movs	r1, #1
 8005e6c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005e6e:	2300      	movs	r3, #0
}
 8005e70:	0018      	movs	r0, r3
 8005e72:	46bd      	mov	sp, r7
 8005e74:	b002      	add	sp, #8
 8005e76:	bd80      	pop	{r7, pc}

08005e78 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b084      	sub	sp, #16
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	223d      	movs	r2, #61	@ 0x3d
 8005e84:	5c9b      	ldrb	r3, [r3, r2]
 8005e86:	b2db      	uxtb	r3, r3
 8005e88:	2b01      	cmp	r3, #1
 8005e8a:	d001      	beq.n	8005e90 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	e033      	b.n	8005ef8 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	223d      	movs	r2, #61	@ 0x3d
 8005e94:	2102      	movs	r1, #2
 8005e96:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a18      	ldr	r2, [pc, #96]	@ (8005f00 <HAL_TIM_Base_Start+0x88>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d00f      	beq.n	8005ec2 <HAL_TIM_Base_Start+0x4a>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681a      	ldr	r2, [r3, #0]
 8005ea6:	2380      	movs	r3, #128	@ 0x80
 8005ea8:	05db      	lsls	r3, r3, #23
 8005eaa:	429a      	cmp	r2, r3
 8005eac:	d009      	beq.n	8005ec2 <HAL_TIM_Base_Start+0x4a>
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	4a14      	ldr	r2, [pc, #80]	@ (8005f04 <HAL_TIM_Base_Start+0x8c>)
 8005eb4:	4293      	cmp	r3, r2
 8005eb6:	d004      	beq.n	8005ec2 <HAL_TIM_Base_Start+0x4a>
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	4a12      	ldr	r2, [pc, #72]	@ (8005f08 <HAL_TIM_Base_Start+0x90>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d111      	bne.n	8005ee6 <HAL_TIM_Base_Start+0x6e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	689b      	ldr	r3, [r3, #8]
 8005ec8:	2207      	movs	r2, #7
 8005eca:	4013      	ands	r3, r2
 8005ecc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	2b06      	cmp	r3, #6
 8005ed2:	d010      	beq.n	8005ef6 <HAL_TIM_Base_Start+0x7e>
    {
      __HAL_TIM_ENABLE(htim);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	681a      	ldr	r2, [r3, #0]
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	2101      	movs	r1, #1
 8005ee0:	430a      	orrs	r2, r1
 8005ee2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ee4:	e007      	b.n	8005ef6 <HAL_TIM_Base_Start+0x7e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	681a      	ldr	r2, [r3, #0]
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	2101      	movs	r1, #1
 8005ef2:	430a      	orrs	r2, r1
 8005ef4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ef6:	2300      	movs	r3, #0
}
 8005ef8:	0018      	movs	r0, r3
 8005efa:	46bd      	mov	sp, r7
 8005efc:	b004      	add	sp, #16
 8005efe:	bd80      	pop	{r7, pc}
 8005f00:	40012c00 	.word	0x40012c00
 8005f04:	40000400 	.word	0x40000400
 8005f08:	40014000 	.word	0x40014000

08005f0c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b084      	sub	sp, #16
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	223d      	movs	r2, #61	@ 0x3d
 8005f18:	5c9b      	ldrb	r3, [r3, r2]
 8005f1a:	b2db      	uxtb	r3, r3
 8005f1c:	2b01      	cmp	r3, #1
 8005f1e:	d001      	beq.n	8005f24 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005f20:	2301      	movs	r3, #1
 8005f22:	e03b      	b.n	8005f9c <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	223d      	movs	r2, #61	@ 0x3d
 8005f28:	2102      	movs	r1, #2
 8005f2a:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	68da      	ldr	r2, [r3, #12]
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	2101      	movs	r1, #1
 8005f38:	430a      	orrs	r2, r1
 8005f3a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	4a18      	ldr	r2, [pc, #96]	@ (8005fa4 <HAL_TIM_Base_Start_IT+0x98>)
 8005f42:	4293      	cmp	r3, r2
 8005f44:	d00f      	beq.n	8005f66 <HAL_TIM_Base_Start_IT+0x5a>
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681a      	ldr	r2, [r3, #0]
 8005f4a:	2380      	movs	r3, #128	@ 0x80
 8005f4c:	05db      	lsls	r3, r3, #23
 8005f4e:	429a      	cmp	r2, r3
 8005f50:	d009      	beq.n	8005f66 <HAL_TIM_Base_Start_IT+0x5a>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4a14      	ldr	r2, [pc, #80]	@ (8005fa8 <HAL_TIM_Base_Start_IT+0x9c>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d004      	beq.n	8005f66 <HAL_TIM_Base_Start_IT+0x5a>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	4a12      	ldr	r2, [pc, #72]	@ (8005fac <HAL_TIM_Base_Start_IT+0xa0>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d111      	bne.n	8005f8a <HAL_TIM_Base_Start_IT+0x7e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	689b      	ldr	r3, [r3, #8]
 8005f6c:	2207      	movs	r2, #7
 8005f6e:	4013      	ands	r3, r2
 8005f70:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	2b06      	cmp	r3, #6
 8005f76:	d010      	beq.n	8005f9a <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	681a      	ldr	r2, [r3, #0]
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	2101      	movs	r1, #1
 8005f84:	430a      	orrs	r2, r1
 8005f86:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f88:	e007      	b.n	8005f9a <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	681a      	ldr	r2, [r3, #0]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	2101      	movs	r1, #1
 8005f96:	430a      	orrs	r2, r1
 8005f98:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005f9a:	2300      	movs	r3, #0
}
 8005f9c:	0018      	movs	r0, r3
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	b004      	add	sp, #16
 8005fa2:	bd80      	pop	{r7, pc}
 8005fa4:	40012c00 	.word	0x40012c00
 8005fa8:	40000400 	.word	0x40000400
 8005fac:	40014000 	.word	0x40014000

08005fb0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b082      	sub	sp, #8
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d101      	bne.n	8005fc2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	e042      	b.n	8006048 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	223d      	movs	r2, #61	@ 0x3d
 8005fc6:	5c9b      	ldrb	r3, [r3, r2]
 8005fc8:	b2db      	uxtb	r3, r3
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d107      	bne.n	8005fde <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	223c      	movs	r2, #60	@ 0x3c
 8005fd2:	2100      	movs	r1, #0
 8005fd4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	0018      	movs	r0, r3
 8005fda:	f000 f839 	bl	8006050 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	223d      	movs	r2, #61	@ 0x3d
 8005fe2:	2102      	movs	r1, #2
 8005fe4:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681a      	ldr	r2, [r3, #0]
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	3304      	adds	r3, #4
 8005fee:	0019      	movs	r1, r3
 8005ff0:	0010      	movs	r0, r2
 8005ff2:	f000 fdc3 	bl	8006b7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2246      	movs	r2, #70	@ 0x46
 8005ffa:	2101      	movs	r1, #1
 8005ffc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	223e      	movs	r2, #62	@ 0x3e
 8006002:	2101      	movs	r1, #1
 8006004:	5499      	strb	r1, [r3, r2]
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	223f      	movs	r2, #63	@ 0x3f
 800600a:	2101      	movs	r1, #1
 800600c:	5499      	strb	r1, [r3, r2]
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	2240      	movs	r2, #64	@ 0x40
 8006012:	2101      	movs	r1, #1
 8006014:	5499      	strb	r1, [r3, r2]
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2241      	movs	r2, #65	@ 0x41
 800601a:	2101      	movs	r1, #1
 800601c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2242      	movs	r2, #66	@ 0x42
 8006022:	2101      	movs	r1, #1
 8006024:	5499      	strb	r1, [r3, r2]
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2243      	movs	r2, #67	@ 0x43
 800602a:	2101      	movs	r1, #1
 800602c:	5499      	strb	r1, [r3, r2]
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2244      	movs	r2, #68	@ 0x44
 8006032:	2101      	movs	r1, #1
 8006034:	5499      	strb	r1, [r3, r2]
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2245      	movs	r2, #69	@ 0x45
 800603a:	2101      	movs	r1, #1
 800603c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	223d      	movs	r2, #61	@ 0x3d
 8006042:	2101      	movs	r1, #1
 8006044:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006046:	2300      	movs	r3, #0
}
 8006048:	0018      	movs	r0, r3
 800604a:	46bd      	mov	sp, r7
 800604c:	b002      	add	sp, #8
 800604e:	bd80      	pop	{r7, pc}

08006050 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b082      	sub	sp, #8
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006058:	46c0      	nop			@ (mov r8, r8)
 800605a:	46bd      	mov	sp, r7
 800605c:	b002      	add	sp, #8
 800605e:	bd80      	pop	{r7, pc}

08006060 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b084      	sub	sp, #16
 8006064:	af00      	add	r7, sp, #0
 8006066:	6078      	str	r0, [r7, #4]
 8006068:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d108      	bne.n	8006082 <HAL_TIM_PWM_Start+0x22>
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	223e      	movs	r2, #62	@ 0x3e
 8006074:	5c9b      	ldrb	r3, [r3, r2]
 8006076:	b2db      	uxtb	r3, r3
 8006078:	3b01      	subs	r3, #1
 800607a:	1e5a      	subs	r2, r3, #1
 800607c:	4193      	sbcs	r3, r2
 800607e:	b2db      	uxtb	r3, r3
 8006080:	e01f      	b.n	80060c2 <HAL_TIM_PWM_Start+0x62>
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	2b04      	cmp	r3, #4
 8006086:	d108      	bne.n	800609a <HAL_TIM_PWM_Start+0x3a>
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	223f      	movs	r2, #63	@ 0x3f
 800608c:	5c9b      	ldrb	r3, [r3, r2]
 800608e:	b2db      	uxtb	r3, r3
 8006090:	3b01      	subs	r3, #1
 8006092:	1e5a      	subs	r2, r3, #1
 8006094:	4193      	sbcs	r3, r2
 8006096:	b2db      	uxtb	r3, r3
 8006098:	e013      	b.n	80060c2 <HAL_TIM_PWM_Start+0x62>
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	2b08      	cmp	r3, #8
 800609e:	d108      	bne.n	80060b2 <HAL_TIM_PWM_Start+0x52>
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2240      	movs	r2, #64	@ 0x40
 80060a4:	5c9b      	ldrb	r3, [r3, r2]
 80060a6:	b2db      	uxtb	r3, r3
 80060a8:	3b01      	subs	r3, #1
 80060aa:	1e5a      	subs	r2, r3, #1
 80060ac:	4193      	sbcs	r3, r2
 80060ae:	b2db      	uxtb	r3, r3
 80060b0:	e007      	b.n	80060c2 <HAL_TIM_PWM_Start+0x62>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2241      	movs	r2, #65	@ 0x41
 80060b6:	5c9b      	ldrb	r3, [r3, r2]
 80060b8:	b2db      	uxtb	r3, r3
 80060ba:	3b01      	subs	r3, #1
 80060bc:	1e5a      	subs	r2, r3, #1
 80060be:	4193      	sbcs	r3, r2
 80060c0:	b2db      	uxtb	r3, r3
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d001      	beq.n	80060ca <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 80060c6:	2301      	movs	r3, #1
 80060c8:	e074      	b.n	80061b4 <HAL_TIM_PWM_Start+0x154>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d104      	bne.n	80060da <HAL_TIM_PWM_Start+0x7a>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	223e      	movs	r2, #62	@ 0x3e
 80060d4:	2102      	movs	r1, #2
 80060d6:	5499      	strb	r1, [r3, r2]
 80060d8:	e013      	b.n	8006102 <HAL_TIM_PWM_Start+0xa2>
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	2b04      	cmp	r3, #4
 80060de:	d104      	bne.n	80060ea <HAL_TIM_PWM_Start+0x8a>
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	223f      	movs	r2, #63	@ 0x3f
 80060e4:	2102      	movs	r1, #2
 80060e6:	5499      	strb	r1, [r3, r2]
 80060e8:	e00b      	b.n	8006102 <HAL_TIM_PWM_Start+0xa2>
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	2b08      	cmp	r3, #8
 80060ee:	d104      	bne.n	80060fa <HAL_TIM_PWM_Start+0x9a>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2240      	movs	r2, #64	@ 0x40
 80060f4:	2102      	movs	r1, #2
 80060f6:	5499      	strb	r1, [r3, r2]
 80060f8:	e003      	b.n	8006102 <HAL_TIM_PWM_Start+0xa2>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	2241      	movs	r2, #65	@ 0x41
 80060fe:	2102      	movs	r1, #2
 8006100:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	6839      	ldr	r1, [r7, #0]
 8006108:	2201      	movs	r2, #1
 800610a:	0018      	movs	r0, r3
 800610c:	f001 f97e 	bl	800740c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	4a29      	ldr	r2, [pc, #164]	@ (80061bc <HAL_TIM_PWM_Start+0x15c>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d00e      	beq.n	8006138 <HAL_TIM_PWM_Start+0xd8>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	4a28      	ldr	r2, [pc, #160]	@ (80061c0 <HAL_TIM_PWM_Start+0x160>)
 8006120:	4293      	cmp	r3, r2
 8006122:	d009      	beq.n	8006138 <HAL_TIM_PWM_Start+0xd8>
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	4a26      	ldr	r2, [pc, #152]	@ (80061c4 <HAL_TIM_PWM_Start+0x164>)
 800612a:	4293      	cmp	r3, r2
 800612c:	d004      	beq.n	8006138 <HAL_TIM_PWM_Start+0xd8>
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	4a25      	ldr	r2, [pc, #148]	@ (80061c8 <HAL_TIM_PWM_Start+0x168>)
 8006134:	4293      	cmp	r3, r2
 8006136:	d101      	bne.n	800613c <HAL_TIM_PWM_Start+0xdc>
 8006138:	2301      	movs	r3, #1
 800613a:	e000      	b.n	800613e <HAL_TIM_PWM_Start+0xde>
 800613c:	2300      	movs	r3, #0
 800613e:	2b00      	cmp	r3, #0
 8006140:	d008      	beq.n	8006154 <HAL_TIM_PWM_Start+0xf4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	2180      	movs	r1, #128	@ 0x80
 800614e:	0209      	lsls	r1, r1, #8
 8006150:	430a      	orrs	r2, r1
 8006152:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	4a18      	ldr	r2, [pc, #96]	@ (80061bc <HAL_TIM_PWM_Start+0x15c>)
 800615a:	4293      	cmp	r3, r2
 800615c:	d00f      	beq.n	800617e <HAL_TIM_PWM_Start+0x11e>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	2380      	movs	r3, #128	@ 0x80
 8006164:	05db      	lsls	r3, r3, #23
 8006166:	429a      	cmp	r2, r3
 8006168:	d009      	beq.n	800617e <HAL_TIM_PWM_Start+0x11e>
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	4a17      	ldr	r2, [pc, #92]	@ (80061cc <HAL_TIM_PWM_Start+0x16c>)
 8006170:	4293      	cmp	r3, r2
 8006172:	d004      	beq.n	800617e <HAL_TIM_PWM_Start+0x11e>
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	4a11      	ldr	r2, [pc, #68]	@ (80061c0 <HAL_TIM_PWM_Start+0x160>)
 800617a:	4293      	cmp	r3, r2
 800617c:	d111      	bne.n	80061a2 <HAL_TIM_PWM_Start+0x142>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	689b      	ldr	r3, [r3, #8]
 8006184:	2207      	movs	r2, #7
 8006186:	4013      	ands	r3, r2
 8006188:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	2b06      	cmp	r3, #6
 800618e:	d010      	beq.n	80061b2 <HAL_TIM_PWM_Start+0x152>
    {
      __HAL_TIM_ENABLE(htim);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	681a      	ldr	r2, [r3, #0]
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	2101      	movs	r1, #1
 800619c:	430a      	orrs	r2, r1
 800619e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80061a0:	e007      	b.n	80061b2 <HAL_TIM_PWM_Start+0x152>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	681a      	ldr	r2, [r3, #0]
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	2101      	movs	r1, #1
 80061ae:	430a      	orrs	r2, r1
 80061b0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80061b2:	2300      	movs	r3, #0
}
 80061b4:	0018      	movs	r0, r3
 80061b6:	46bd      	mov	sp, r7
 80061b8:	b004      	add	sp, #16
 80061ba:	bd80      	pop	{r7, pc}
 80061bc:	40012c00 	.word	0x40012c00
 80061c0:	40014000 	.word	0x40014000
 80061c4:	40014400 	.word	0x40014400
 80061c8:	40014800 	.word	0x40014800
 80061cc:	40000400 	.word	0x40000400

080061d0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b082      	sub	sp, #8
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d101      	bne.n	80061e2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80061de:	2301      	movs	r3, #1
 80061e0:	e042      	b.n	8006268 <HAL_TIM_IC_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	223d      	movs	r2, #61	@ 0x3d
 80061e6:	5c9b      	ldrb	r3, [r3, r2]
 80061e8:	b2db      	uxtb	r3, r3
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d107      	bne.n	80061fe <HAL_TIM_IC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	223c      	movs	r2, #60	@ 0x3c
 80061f2:	2100      	movs	r1, #0
 80061f4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	0018      	movs	r0, r3
 80061fa:	f7fd fd9f 	bl	8003d3c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	223d      	movs	r2, #61	@ 0x3d
 8006202:	2102      	movs	r1, #2
 8006204:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681a      	ldr	r2, [r3, #0]
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	3304      	adds	r3, #4
 800620e:	0019      	movs	r1, r3
 8006210:	0010      	movs	r0, r2
 8006212:	f000 fcb3 	bl	8006b7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2246      	movs	r2, #70	@ 0x46
 800621a:	2101      	movs	r1, #1
 800621c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	223e      	movs	r2, #62	@ 0x3e
 8006222:	2101      	movs	r1, #1
 8006224:	5499      	strb	r1, [r3, r2]
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	223f      	movs	r2, #63	@ 0x3f
 800622a:	2101      	movs	r1, #1
 800622c:	5499      	strb	r1, [r3, r2]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2240      	movs	r2, #64	@ 0x40
 8006232:	2101      	movs	r1, #1
 8006234:	5499      	strb	r1, [r3, r2]
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2241      	movs	r2, #65	@ 0x41
 800623a:	2101      	movs	r1, #1
 800623c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2242      	movs	r2, #66	@ 0x42
 8006242:	2101      	movs	r1, #1
 8006244:	5499      	strb	r1, [r3, r2]
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	2243      	movs	r2, #67	@ 0x43
 800624a:	2101      	movs	r1, #1
 800624c:	5499      	strb	r1, [r3, r2]
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2244      	movs	r2, #68	@ 0x44
 8006252:	2101      	movs	r1, #1
 8006254:	5499      	strb	r1, [r3, r2]
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	2245      	movs	r2, #69	@ 0x45
 800625a:	2101      	movs	r1, #1
 800625c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	223d      	movs	r2, #61	@ 0x3d
 8006262:	2101      	movs	r1, #1
 8006264:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006266:	2300      	movs	r3, #0
}
 8006268:	0018      	movs	r0, r3
 800626a:	46bd      	mov	sp, r7
 800626c:	b002      	add	sp, #8
 800626e:	bd80      	pop	{r7, pc}

08006270 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006270:	b580      	push	{r7, lr}
 8006272:	b084      	sub	sp, #16
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
 8006278:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800627a:	230f      	movs	r3, #15
 800627c:	18fb      	adds	r3, r7, r3
 800627e:	2200      	movs	r2, #0
 8006280:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d104      	bne.n	8006292 <HAL_TIM_IC_Start_IT+0x22>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	223e      	movs	r2, #62	@ 0x3e
 800628c:	5c9b      	ldrb	r3, [r3, r2]
 800628e:	b2db      	uxtb	r3, r3
 8006290:	e013      	b.n	80062ba <HAL_TIM_IC_Start_IT+0x4a>
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	2b04      	cmp	r3, #4
 8006296:	d104      	bne.n	80062a2 <HAL_TIM_IC_Start_IT+0x32>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	223f      	movs	r2, #63	@ 0x3f
 800629c:	5c9b      	ldrb	r3, [r3, r2]
 800629e:	b2db      	uxtb	r3, r3
 80062a0:	e00b      	b.n	80062ba <HAL_TIM_IC_Start_IT+0x4a>
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	2b08      	cmp	r3, #8
 80062a6:	d104      	bne.n	80062b2 <HAL_TIM_IC_Start_IT+0x42>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2240      	movs	r2, #64	@ 0x40
 80062ac:	5c9b      	ldrb	r3, [r3, r2]
 80062ae:	b2db      	uxtb	r3, r3
 80062b0:	e003      	b.n	80062ba <HAL_TIM_IC_Start_IT+0x4a>
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2241      	movs	r2, #65	@ 0x41
 80062b6:	5c9b      	ldrb	r3, [r3, r2]
 80062b8:	b2db      	uxtb	r3, r3
 80062ba:	220e      	movs	r2, #14
 80062bc:	18ba      	adds	r2, r7, r2
 80062be:	7013      	strb	r3, [r2, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d104      	bne.n	80062d0 <HAL_TIM_IC_Start_IT+0x60>
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2242      	movs	r2, #66	@ 0x42
 80062ca:	5c9b      	ldrb	r3, [r3, r2]
 80062cc:	b2db      	uxtb	r3, r3
 80062ce:	e013      	b.n	80062f8 <HAL_TIM_IC_Start_IT+0x88>
 80062d0:	683b      	ldr	r3, [r7, #0]
 80062d2:	2b04      	cmp	r3, #4
 80062d4:	d104      	bne.n	80062e0 <HAL_TIM_IC_Start_IT+0x70>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2243      	movs	r2, #67	@ 0x43
 80062da:	5c9b      	ldrb	r3, [r3, r2]
 80062dc:	b2db      	uxtb	r3, r3
 80062de:	e00b      	b.n	80062f8 <HAL_TIM_IC_Start_IT+0x88>
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	2b08      	cmp	r3, #8
 80062e4:	d104      	bne.n	80062f0 <HAL_TIM_IC_Start_IT+0x80>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2244      	movs	r2, #68	@ 0x44
 80062ea:	5c9b      	ldrb	r3, [r3, r2]
 80062ec:	b2db      	uxtb	r3, r3
 80062ee:	e003      	b.n	80062f8 <HAL_TIM_IC_Start_IT+0x88>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2245      	movs	r2, #69	@ 0x45
 80062f4:	5c9b      	ldrb	r3, [r3, r2]
 80062f6:	b2db      	uxtb	r3, r3
 80062f8:	210d      	movs	r1, #13
 80062fa:	187a      	adds	r2, r7, r1
 80062fc:	7013      	strb	r3, [r2, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80062fe:	230e      	movs	r3, #14
 8006300:	18fb      	adds	r3, r7, r3
 8006302:	781b      	ldrb	r3, [r3, #0]
 8006304:	2b01      	cmp	r3, #1
 8006306:	d103      	bne.n	8006310 <HAL_TIM_IC_Start_IT+0xa0>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8006308:	187b      	adds	r3, r7, r1
 800630a:	781b      	ldrb	r3, [r3, #0]
 800630c:	2b01      	cmp	r3, #1
 800630e:	d001      	beq.n	8006314 <HAL_TIM_IC_Start_IT+0xa4>
  {
    return HAL_ERROR;
 8006310:	2301      	movs	r3, #1
 8006312:	e0b1      	b.n	8006478 <HAL_TIM_IC_Start_IT+0x208>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d104      	bne.n	8006324 <HAL_TIM_IC_Start_IT+0xb4>
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	223e      	movs	r2, #62	@ 0x3e
 800631e:	2102      	movs	r1, #2
 8006320:	5499      	strb	r1, [r3, r2]
 8006322:	e013      	b.n	800634c <HAL_TIM_IC_Start_IT+0xdc>
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	2b04      	cmp	r3, #4
 8006328:	d104      	bne.n	8006334 <HAL_TIM_IC_Start_IT+0xc4>
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	223f      	movs	r2, #63	@ 0x3f
 800632e:	2102      	movs	r1, #2
 8006330:	5499      	strb	r1, [r3, r2]
 8006332:	e00b      	b.n	800634c <HAL_TIM_IC_Start_IT+0xdc>
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	2b08      	cmp	r3, #8
 8006338:	d104      	bne.n	8006344 <HAL_TIM_IC_Start_IT+0xd4>
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	2240      	movs	r2, #64	@ 0x40
 800633e:	2102      	movs	r1, #2
 8006340:	5499      	strb	r1, [r3, r2]
 8006342:	e003      	b.n	800634c <HAL_TIM_IC_Start_IT+0xdc>
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2241      	movs	r2, #65	@ 0x41
 8006348:	2102      	movs	r1, #2
 800634a:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800634c:	683b      	ldr	r3, [r7, #0]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d104      	bne.n	800635c <HAL_TIM_IC_Start_IT+0xec>
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2242      	movs	r2, #66	@ 0x42
 8006356:	2102      	movs	r1, #2
 8006358:	5499      	strb	r1, [r3, r2]
 800635a:	e013      	b.n	8006384 <HAL_TIM_IC_Start_IT+0x114>
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	2b04      	cmp	r3, #4
 8006360:	d104      	bne.n	800636c <HAL_TIM_IC_Start_IT+0xfc>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2243      	movs	r2, #67	@ 0x43
 8006366:	2102      	movs	r1, #2
 8006368:	5499      	strb	r1, [r3, r2]
 800636a:	e00b      	b.n	8006384 <HAL_TIM_IC_Start_IT+0x114>
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	2b08      	cmp	r3, #8
 8006370:	d104      	bne.n	800637c <HAL_TIM_IC_Start_IT+0x10c>
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2244      	movs	r2, #68	@ 0x44
 8006376:	2102      	movs	r1, #2
 8006378:	5499      	strb	r1, [r3, r2]
 800637a:	e003      	b.n	8006384 <HAL_TIM_IC_Start_IT+0x114>
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2245      	movs	r2, #69	@ 0x45
 8006380:	2102      	movs	r1, #2
 8006382:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	2b0c      	cmp	r3, #12
 8006388:	d02a      	beq.n	80063e0 <HAL_TIM_IC_Start_IT+0x170>
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	2b0c      	cmp	r3, #12
 800638e:	d830      	bhi.n	80063f2 <HAL_TIM_IC_Start_IT+0x182>
 8006390:	683b      	ldr	r3, [r7, #0]
 8006392:	2b08      	cmp	r3, #8
 8006394:	d01b      	beq.n	80063ce <HAL_TIM_IC_Start_IT+0x15e>
 8006396:	683b      	ldr	r3, [r7, #0]
 8006398:	2b08      	cmp	r3, #8
 800639a:	d82a      	bhi.n	80063f2 <HAL_TIM_IC_Start_IT+0x182>
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d003      	beq.n	80063aa <HAL_TIM_IC_Start_IT+0x13a>
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	2b04      	cmp	r3, #4
 80063a6:	d009      	beq.n	80063bc <HAL_TIM_IC_Start_IT+0x14c>
 80063a8:	e023      	b.n	80063f2 <HAL_TIM_IC_Start_IT+0x182>
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	68da      	ldr	r2, [r3, #12]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	2102      	movs	r1, #2
 80063b6:	430a      	orrs	r2, r1
 80063b8:	60da      	str	r2, [r3, #12]
      break;
 80063ba:	e01f      	b.n	80063fc <HAL_TIM_IC_Start_IT+0x18c>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	68da      	ldr	r2, [r3, #12]
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	2104      	movs	r1, #4
 80063c8:	430a      	orrs	r2, r1
 80063ca:	60da      	str	r2, [r3, #12]
      break;
 80063cc:	e016      	b.n	80063fc <HAL_TIM_IC_Start_IT+0x18c>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	68da      	ldr	r2, [r3, #12]
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	2108      	movs	r1, #8
 80063da:	430a      	orrs	r2, r1
 80063dc:	60da      	str	r2, [r3, #12]
      break;
 80063de:	e00d      	b.n	80063fc <HAL_TIM_IC_Start_IT+0x18c>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	68da      	ldr	r2, [r3, #12]
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	2110      	movs	r1, #16
 80063ec:	430a      	orrs	r2, r1
 80063ee:	60da      	str	r2, [r3, #12]
      break;
 80063f0:	e004      	b.n	80063fc <HAL_TIM_IC_Start_IT+0x18c>
    }

    default:
      status = HAL_ERROR;
 80063f2:	230f      	movs	r3, #15
 80063f4:	18fb      	adds	r3, r7, r3
 80063f6:	2201      	movs	r2, #1
 80063f8:	701a      	strb	r2, [r3, #0]
      break;
 80063fa:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 80063fc:	230f      	movs	r3, #15
 80063fe:	18fb      	adds	r3, r7, r3
 8006400:	781b      	ldrb	r3, [r3, #0]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d135      	bne.n	8006472 <HAL_TIM_IC_Start_IT+0x202>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	6839      	ldr	r1, [r7, #0]
 800640c:	2201      	movs	r2, #1
 800640e:	0018      	movs	r0, r3
 8006410:	f000 fffc 	bl	800740c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	4a19      	ldr	r2, [pc, #100]	@ (8006480 <HAL_TIM_IC_Start_IT+0x210>)
 800641a:	4293      	cmp	r3, r2
 800641c:	d00f      	beq.n	800643e <HAL_TIM_IC_Start_IT+0x1ce>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681a      	ldr	r2, [r3, #0]
 8006422:	2380      	movs	r3, #128	@ 0x80
 8006424:	05db      	lsls	r3, r3, #23
 8006426:	429a      	cmp	r2, r3
 8006428:	d009      	beq.n	800643e <HAL_TIM_IC_Start_IT+0x1ce>
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	4a15      	ldr	r2, [pc, #84]	@ (8006484 <HAL_TIM_IC_Start_IT+0x214>)
 8006430:	4293      	cmp	r3, r2
 8006432:	d004      	beq.n	800643e <HAL_TIM_IC_Start_IT+0x1ce>
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	4a13      	ldr	r2, [pc, #76]	@ (8006488 <HAL_TIM_IC_Start_IT+0x218>)
 800643a:	4293      	cmp	r3, r2
 800643c:	d111      	bne.n	8006462 <HAL_TIM_IC_Start_IT+0x1f2>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	689b      	ldr	r3, [r3, #8]
 8006444:	2207      	movs	r2, #7
 8006446:	4013      	ands	r3, r2
 8006448:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800644a:	68bb      	ldr	r3, [r7, #8]
 800644c:	2b06      	cmp	r3, #6
 800644e:	d010      	beq.n	8006472 <HAL_TIM_IC_Start_IT+0x202>
      {
        __HAL_TIM_ENABLE(htim);
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	681a      	ldr	r2, [r3, #0]
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	2101      	movs	r1, #1
 800645c:	430a      	orrs	r2, r1
 800645e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006460:	e007      	b.n	8006472 <HAL_TIM_IC_Start_IT+0x202>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	681a      	ldr	r2, [r3, #0]
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	2101      	movs	r1, #1
 800646e:	430a      	orrs	r2, r1
 8006470:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006472:	230f      	movs	r3, #15
 8006474:	18fb      	adds	r3, r7, r3
 8006476:	781b      	ldrb	r3, [r3, #0]
}
 8006478:	0018      	movs	r0, r3
 800647a:	46bd      	mov	sp, r7
 800647c:	b004      	add	sp, #16
 800647e:	bd80      	pop	{r7, pc}
 8006480:	40012c00 	.word	0x40012c00
 8006484:	40000400 	.word	0x40000400
 8006488:	40014000 	.word	0x40014000

0800648c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800648c:	b580      	push	{r7, lr}
 800648e:	b084      	sub	sp, #16
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	68db      	ldr	r3, [r3, #12]
 800649a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	691b      	ldr	r3, [r3, #16]
 80064a2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80064a4:	68bb      	ldr	r3, [r7, #8]
 80064a6:	2202      	movs	r2, #2
 80064a8:	4013      	ands	r3, r2
 80064aa:	d021      	beq.n	80064f0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	2202      	movs	r2, #2
 80064b0:	4013      	ands	r3, r2
 80064b2:	d01d      	beq.n	80064f0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	2203      	movs	r2, #3
 80064ba:	4252      	negs	r2, r2
 80064bc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	2201      	movs	r2, #1
 80064c2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	699b      	ldr	r3, [r3, #24]
 80064ca:	2203      	movs	r2, #3
 80064cc:	4013      	ands	r3, r2
 80064ce:	d004      	beq.n	80064da <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	0018      	movs	r0, r3
 80064d4:	f7fb fd58 	bl	8001f88 <HAL_TIM_IC_CaptureCallback>
 80064d8:	e007      	b.n	80064ea <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	0018      	movs	r0, r3
 80064de:	f000 fb35 	bl	8006b4c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	0018      	movs	r0, r3
 80064e6:	f000 fb39 	bl	8006b5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2200      	movs	r2, #0
 80064ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80064f0:	68bb      	ldr	r3, [r7, #8]
 80064f2:	2204      	movs	r2, #4
 80064f4:	4013      	ands	r3, r2
 80064f6:	d022      	beq.n	800653e <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	2204      	movs	r2, #4
 80064fc:	4013      	ands	r3, r2
 80064fe:	d01e      	beq.n	800653e <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	2205      	movs	r2, #5
 8006506:	4252      	negs	r2, r2
 8006508:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	2202      	movs	r2, #2
 800650e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	699a      	ldr	r2, [r3, #24]
 8006516:	23c0      	movs	r3, #192	@ 0xc0
 8006518:	009b      	lsls	r3, r3, #2
 800651a:	4013      	ands	r3, r2
 800651c:	d004      	beq.n	8006528 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	0018      	movs	r0, r3
 8006522:	f7fb fd31 	bl	8001f88 <HAL_TIM_IC_CaptureCallback>
 8006526:	e007      	b.n	8006538 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	0018      	movs	r0, r3
 800652c:	f000 fb0e 	bl	8006b4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	0018      	movs	r0, r3
 8006534:	f000 fb12 	bl	8006b5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2200      	movs	r2, #0
 800653c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800653e:	68bb      	ldr	r3, [r7, #8]
 8006540:	2208      	movs	r2, #8
 8006542:	4013      	ands	r3, r2
 8006544:	d021      	beq.n	800658a <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	2208      	movs	r2, #8
 800654a:	4013      	ands	r3, r2
 800654c:	d01d      	beq.n	800658a <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	2209      	movs	r2, #9
 8006554:	4252      	negs	r2, r2
 8006556:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	2204      	movs	r2, #4
 800655c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	69db      	ldr	r3, [r3, #28]
 8006564:	2203      	movs	r2, #3
 8006566:	4013      	ands	r3, r2
 8006568:	d004      	beq.n	8006574 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	0018      	movs	r0, r3
 800656e:	f7fb fd0b 	bl	8001f88 <HAL_TIM_IC_CaptureCallback>
 8006572:	e007      	b.n	8006584 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	0018      	movs	r0, r3
 8006578:	f000 fae8 	bl	8006b4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	0018      	movs	r0, r3
 8006580:	f000 faec 	bl	8006b5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2200      	movs	r2, #0
 8006588:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800658a:	68bb      	ldr	r3, [r7, #8]
 800658c:	2210      	movs	r2, #16
 800658e:	4013      	ands	r3, r2
 8006590:	d022      	beq.n	80065d8 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	2210      	movs	r2, #16
 8006596:	4013      	ands	r3, r2
 8006598:	d01e      	beq.n	80065d8 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	2211      	movs	r2, #17
 80065a0:	4252      	negs	r2, r2
 80065a2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2208      	movs	r2, #8
 80065a8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	69da      	ldr	r2, [r3, #28]
 80065b0:	23c0      	movs	r3, #192	@ 0xc0
 80065b2:	009b      	lsls	r3, r3, #2
 80065b4:	4013      	ands	r3, r2
 80065b6:	d004      	beq.n	80065c2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	0018      	movs	r0, r3
 80065bc:	f7fb fce4 	bl	8001f88 <HAL_TIM_IC_CaptureCallback>
 80065c0:	e007      	b.n	80065d2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	0018      	movs	r0, r3
 80065c6:	f000 fac1 	bl	8006b4c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	0018      	movs	r0, r3
 80065ce:	f000 fac5 	bl	8006b5c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2200      	movs	r2, #0
 80065d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80065d8:	68bb      	ldr	r3, [r7, #8]
 80065da:	2201      	movs	r2, #1
 80065dc:	4013      	ands	r3, r2
 80065de:	d00c      	beq.n	80065fa <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	2201      	movs	r2, #1
 80065e4:	4013      	ands	r3, r2
 80065e6:	d008      	beq.n	80065fa <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	2202      	movs	r2, #2
 80065ee:	4252      	negs	r2, r2
 80065f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	0018      	movs	r0, r3
 80065f6:	f7fc fbb5 	bl	8002d64 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80065fa:	68bb      	ldr	r3, [r7, #8]
 80065fc:	2280      	movs	r2, #128	@ 0x80
 80065fe:	4013      	ands	r3, r2
 8006600:	d00c      	beq.n	800661c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	2280      	movs	r2, #128	@ 0x80
 8006606:	4013      	ands	r3, r2
 8006608:	d008      	beq.n	800661c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	2281      	movs	r2, #129	@ 0x81
 8006610:	4252      	negs	r2, r2
 8006612:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	0018      	movs	r0, r3
 8006618:	f000 ff82 	bl	8007520 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	2240      	movs	r2, #64	@ 0x40
 8006620:	4013      	ands	r3, r2
 8006622:	d00c      	beq.n	800663e <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	2240      	movs	r2, #64	@ 0x40
 8006628:	4013      	ands	r3, r2
 800662a:	d008      	beq.n	800663e <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	2241      	movs	r2, #65	@ 0x41
 8006632:	4252      	negs	r2, r2
 8006634:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	0018      	movs	r0, r3
 800663a:	f000 fa97 	bl	8006b6c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800663e:	68bb      	ldr	r3, [r7, #8]
 8006640:	2220      	movs	r2, #32
 8006642:	4013      	ands	r3, r2
 8006644:	d00c      	beq.n	8006660 <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	2220      	movs	r2, #32
 800664a:	4013      	ands	r3, r2
 800664c:	d008      	beq.n	8006660 <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	2221      	movs	r2, #33	@ 0x21
 8006654:	4252      	negs	r2, r2
 8006656:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	0018      	movs	r0, r3
 800665c:	f000 ff58 	bl	8007510 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006660:	46c0      	nop			@ (mov r8, r8)
 8006662:	46bd      	mov	sp, r7
 8006664:	b004      	add	sp, #16
 8006666:	bd80      	pop	{r7, pc}

08006668 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006668:	b580      	push	{r7, lr}
 800666a:	b086      	sub	sp, #24
 800666c:	af00      	add	r7, sp, #0
 800666e:	60f8      	str	r0, [r7, #12]
 8006670:	60b9      	str	r1, [r7, #8]
 8006672:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006674:	2317      	movs	r3, #23
 8006676:	18fb      	adds	r3, r7, r3
 8006678:	2200      	movs	r2, #0
 800667a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	223c      	movs	r2, #60	@ 0x3c
 8006680:	5c9b      	ldrb	r3, [r3, r2]
 8006682:	2b01      	cmp	r3, #1
 8006684:	d101      	bne.n	800668a <HAL_TIM_IC_ConfigChannel+0x22>
 8006686:	2302      	movs	r3, #2
 8006688:	e08c      	b.n	80067a4 <HAL_TIM_IC_ConfigChannel+0x13c>
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	223c      	movs	r2, #60	@ 0x3c
 800668e:	2101      	movs	r1, #1
 8006690:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	2b00      	cmp	r3, #0
 8006696:	d11b      	bne.n	80066d0 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800669c:	68bb      	ldr	r3, [r7, #8]
 800669e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80066a0:	68bb      	ldr	r3, [r7, #8]
 80066a2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80066a4:	68bb      	ldr	r3, [r7, #8]
 80066a6:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 80066a8:	f000 fcf2 	bl	8007090 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	699a      	ldr	r2, [r3, #24]
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	210c      	movs	r1, #12
 80066b8:	438a      	bics	r2, r1
 80066ba:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	6999      	ldr	r1, [r3, #24]
 80066c2:	68bb      	ldr	r3, [r7, #8]
 80066c4:	689a      	ldr	r2, [r3, #8]
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	430a      	orrs	r2, r1
 80066cc:	619a      	str	r2, [r3, #24]
 80066ce:	e062      	b.n	8006796 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_2)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2b04      	cmp	r3, #4
 80066d4:	d11c      	bne.n	8006710 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80066da:	68bb      	ldr	r3, [r7, #8]
 80066dc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80066de:	68bb      	ldr	r3, [r7, #8]
 80066e0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80066e2:	68bb      	ldr	r3, [r7, #8]
 80066e4:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80066e6:	f000 fd5d 	bl	80071a4 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	699a      	ldr	r2, [r3, #24]
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	492d      	ldr	r1, [pc, #180]	@ (80067ac <HAL_TIM_IC_ConfigChannel+0x144>)
 80066f6:	400a      	ands	r2, r1
 80066f8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	6999      	ldr	r1, [r3, #24]
 8006700:	68bb      	ldr	r3, [r7, #8]
 8006702:	689b      	ldr	r3, [r3, #8]
 8006704:	021a      	lsls	r2, r3, #8
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	430a      	orrs	r2, r1
 800670c:	619a      	str	r2, [r3, #24]
 800670e:	e042      	b.n	8006796 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2b08      	cmp	r3, #8
 8006714:	d11b      	bne.n	800674e <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800671a:	68bb      	ldr	r3, [r7, #8]
 800671c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006722:	68bb      	ldr	r3, [r7, #8]
 8006724:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8006726:	f000 fdb1 	bl	800728c <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800672a:	68fb      	ldr	r3, [r7, #12]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	69da      	ldr	r2, [r3, #28]
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	210c      	movs	r1, #12
 8006736:	438a      	bics	r2, r1
 8006738:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	69d9      	ldr	r1, [r3, #28]
 8006740:	68bb      	ldr	r3, [r7, #8]
 8006742:	689a      	ldr	r2, [r3, #8]
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	430a      	orrs	r2, r1
 800674a:	61da      	str	r2, [r3, #28]
 800674c:	e023      	b.n	8006796 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else if (Channel == TIM_CHANNEL_4)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2b0c      	cmp	r3, #12
 8006752:	d11c      	bne.n	800678e <HAL_TIM_IC_ConfigChannel+0x126>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800675c:	68bb      	ldr	r3, [r7, #8]
 800675e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8006760:	68bb      	ldr	r3, [r7, #8]
 8006762:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8006764:	f000 fdd2 	bl	800730c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	69da      	ldr	r2, [r3, #28]
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	490e      	ldr	r1, [pc, #56]	@ (80067ac <HAL_TIM_IC_ConfigChannel+0x144>)
 8006774:	400a      	ands	r2, r1
 8006776:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	69d9      	ldr	r1, [r3, #28]
 800677e:	68bb      	ldr	r3, [r7, #8]
 8006780:	689b      	ldr	r3, [r3, #8]
 8006782:	021a      	lsls	r2, r3, #8
 8006784:	68fb      	ldr	r3, [r7, #12]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	430a      	orrs	r2, r1
 800678a:	61da      	str	r2, [r3, #28]
 800678c:	e003      	b.n	8006796 <HAL_TIM_IC_ConfigChannel+0x12e>
  }
  else
  {
    status = HAL_ERROR;
 800678e:	2317      	movs	r3, #23
 8006790:	18fb      	adds	r3, r7, r3
 8006792:	2201      	movs	r2, #1
 8006794:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(htim);
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	223c      	movs	r2, #60	@ 0x3c
 800679a:	2100      	movs	r1, #0
 800679c:	5499      	strb	r1, [r3, r2]

  return status;
 800679e:	2317      	movs	r3, #23
 80067a0:	18fb      	adds	r3, r7, r3
 80067a2:	781b      	ldrb	r3, [r3, #0]
}
 80067a4:	0018      	movs	r0, r3
 80067a6:	46bd      	mov	sp, r7
 80067a8:	b006      	add	sp, #24
 80067aa:	bd80      	pop	{r7, pc}
 80067ac:	fffff3ff 	.word	0xfffff3ff

080067b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b086      	sub	sp, #24
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	60f8      	str	r0, [r7, #12]
 80067b8:	60b9      	str	r1, [r7, #8]
 80067ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80067bc:	2317      	movs	r3, #23
 80067be:	18fb      	adds	r3, r7, r3
 80067c0:	2200      	movs	r2, #0
 80067c2:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	223c      	movs	r2, #60	@ 0x3c
 80067c8:	5c9b      	ldrb	r3, [r3, r2]
 80067ca:	2b01      	cmp	r3, #1
 80067cc:	d101      	bne.n	80067d2 <HAL_TIM_PWM_ConfigChannel+0x22>
 80067ce:	2302      	movs	r3, #2
 80067d0:	e0ad      	b.n	800692e <HAL_TIM_PWM_ConfigChannel+0x17e>
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	223c      	movs	r2, #60	@ 0x3c
 80067d6:	2101      	movs	r1, #1
 80067d8:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2b0c      	cmp	r3, #12
 80067de:	d100      	bne.n	80067e2 <HAL_TIM_PWM_ConfigChannel+0x32>
 80067e0:	e076      	b.n	80068d0 <HAL_TIM_PWM_ConfigChannel+0x120>
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2b0c      	cmp	r3, #12
 80067e6:	d900      	bls.n	80067ea <HAL_TIM_PWM_ConfigChannel+0x3a>
 80067e8:	e095      	b.n	8006916 <HAL_TIM_PWM_ConfigChannel+0x166>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2b08      	cmp	r3, #8
 80067ee:	d04e      	beq.n	800688e <HAL_TIM_PWM_ConfigChannel+0xde>
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2b08      	cmp	r3, #8
 80067f4:	d900      	bls.n	80067f8 <HAL_TIM_PWM_ConfigChannel+0x48>
 80067f6:	e08e      	b.n	8006916 <HAL_TIM_PWM_ConfigChannel+0x166>
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d003      	beq.n	8006806 <HAL_TIM_PWM_ConfigChannel+0x56>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2b04      	cmp	r3, #4
 8006802:	d021      	beq.n	8006848 <HAL_TIM_PWM_ConfigChannel+0x98>
 8006804:	e087      	b.n	8006916 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	68ba      	ldr	r2, [r7, #8]
 800680c:	0011      	movs	r1, r2
 800680e:	0018      	movs	r0, r3
 8006810:	f000 fa42 	bl	8006c98 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	699a      	ldr	r2, [r3, #24]
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	2108      	movs	r1, #8
 8006820:	430a      	orrs	r2, r1
 8006822:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	699a      	ldr	r2, [r3, #24]
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	2104      	movs	r1, #4
 8006830:	438a      	bics	r2, r1
 8006832:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	6999      	ldr	r1, [r3, #24]
 800683a:	68bb      	ldr	r3, [r7, #8]
 800683c:	691a      	ldr	r2, [r3, #16]
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	430a      	orrs	r2, r1
 8006844:	619a      	str	r2, [r3, #24]
      break;
 8006846:	e06b      	b.n	8006920 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	68ba      	ldr	r2, [r7, #8]
 800684e:	0011      	movs	r1, r2
 8006850:	0018      	movs	r0, r3
 8006852:	f000 faa9 	bl	8006da8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	699a      	ldr	r2, [r3, #24]
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	2180      	movs	r1, #128	@ 0x80
 8006862:	0109      	lsls	r1, r1, #4
 8006864:	430a      	orrs	r2, r1
 8006866:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	699a      	ldr	r2, [r3, #24]
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	4931      	ldr	r1, [pc, #196]	@ (8006938 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8006874:	400a      	ands	r2, r1
 8006876:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	6999      	ldr	r1, [r3, #24]
 800687e:	68bb      	ldr	r3, [r7, #8]
 8006880:	691b      	ldr	r3, [r3, #16]
 8006882:	021a      	lsls	r2, r3, #8
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	430a      	orrs	r2, r1
 800688a:	619a      	str	r2, [r3, #24]
      break;
 800688c:	e048      	b.n	8006920 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	68ba      	ldr	r2, [r7, #8]
 8006894:	0011      	movs	r1, r2
 8006896:	0018      	movs	r0, r3
 8006898:	f000 fb0a 	bl	8006eb0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	69da      	ldr	r2, [r3, #28]
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	2108      	movs	r1, #8
 80068a8:	430a      	orrs	r2, r1
 80068aa:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	69da      	ldr	r2, [r3, #28]
 80068b2:	68fb      	ldr	r3, [r7, #12]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	2104      	movs	r1, #4
 80068b8:	438a      	bics	r2, r1
 80068ba:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	69d9      	ldr	r1, [r3, #28]
 80068c2:	68bb      	ldr	r3, [r7, #8]
 80068c4:	691a      	ldr	r2, [r3, #16]
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	430a      	orrs	r2, r1
 80068cc:	61da      	str	r2, [r3, #28]
      break;
 80068ce:	e027      	b.n	8006920 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	68ba      	ldr	r2, [r7, #8]
 80068d6:	0011      	movs	r1, r2
 80068d8:	0018      	movs	r0, r3
 80068da:	f000 fb6f 	bl	8006fbc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	69da      	ldr	r2, [r3, #28]
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	2180      	movs	r1, #128	@ 0x80
 80068ea:	0109      	lsls	r1, r1, #4
 80068ec:	430a      	orrs	r2, r1
 80068ee:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	69da      	ldr	r2, [r3, #28]
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	490f      	ldr	r1, [pc, #60]	@ (8006938 <HAL_TIM_PWM_ConfigChannel+0x188>)
 80068fc:	400a      	ands	r2, r1
 80068fe:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	69d9      	ldr	r1, [r3, #28]
 8006906:	68bb      	ldr	r3, [r7, #8]
 8006908:	691b      	ldr	r3, [r3, #16]
 800690a:	021a      	lsls	r2, r3, #8
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	430a      	orrs	r2, r1
 8006912:	61da      	str	r2, [r3, #28]
      break;
 8006914:	e004      	b.n	8006920 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8006916:	2317      	movs	r3, #23
 8006918:	18fb      	adds	r3, r7, r3
 800691a:	2201      	movs	r2, #1
 800691c:	701a      	strb	r2, [r3, #0]
      break;
 800691e:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8006920:	68fb      	ldr	r3, [r7, #12]
 8006922:	223c      	movs	r2, #60	@ 0x3c
 8006924:	2100      	movs	r1, #0
 8006926:	5499      	strb	r1, [r3, r2]

  return status;
 8006928:	2317      	movs	r3, #23
 800692a:	18fb      	adds	r3, r7, r3
 800692c:	781b      	ldrb	r3, [r3, #0]
}
 800692e:	0018      	movs	r0, r3
 8006930:	46bd      	mov	sp, r7
 8006932:	b006      	add	sp, #24
 8006934:	bd80      	pop	{r7, pc}
 8006936:	46c0      	nop			@ (mov r8, r8)
 8006938:	fffffbff 	.word	0xfffffbff

0800693c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800693c:	b580      	push	{r7, lr}
 800693e:	b084      	sub	sp, #16
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
 8006944:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006946:	230f      	movs	r3, #15
 8006948:	18fb      	adds	r3, r7, r3
 800694a:	2200      	movs	r2, #0
 800694c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	223c      	movs	r2, #60	@ 0x3c
 8006952:	5c9b      	ldrb	r3, [r3, r2]
 8006954:	2b01      	cmp	r3, #1
 8006956:	d101      	bne.n	800695c <HAL_TIM_ConfigClockSource+0x20>
 8006958:	2302      	movs	r3, #2
 800695a:	e0bc      	b.n	8006ad6 <HAL_TIM_ConfigClockSource+0x19a>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	223c      	movs	r2, #60	@ 0x3c
 8006960:	2101      	movs	r1, #1
 8006962:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	223d      	movs	r2, #61	@ 0x3d
 8006968:	2102      	movs	r1, #2
 800696a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	689b      	ldr	r3, [r3, #8]
 8006972:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	2277      	movs	r2, #119	@ 0x77
 8006978:	4393      	bics	r3, r2
 800697a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800697c:	68bb      	ldr	r3, [r7, #8]
 800697e:	4a58      	ldr	r2, [pc, #352]	@ (8006ae0 <HAL_TIM_ConfigClockSource+0x1a4>)
 8006980:	4013      	ands	r3, r2
 8006982:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	68ba      	ldr	r2, [r7, #8]
 800698a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	2280      	movs	r2, #128	@ 0x80
 8006992:	0192      	lsls	r2, r2, #6
 8006994:	4293      	cmp	r3, r2
 8006996:	d040      	beq.n	8006a1a <HAL_TIM_ConfigClockSource+0xde>
 8006998:	2280      	movs	r2, #128	@ 0x80
 800699a:	0192      	lsls	r2, r2, #6
 800699c:	4293      	cmp	r3, r2
 800699e:	d900      	bls.n	80069a2 <HAL_TIM_ConfigClockSource+0x66>
 80069a0:	e088      	b.n	8006ab4 <HAL_TIM_ConfigClockSource+0x178>
 80069a2:	2280      	movs	r2, #128	@ 0x80
 80069a4:	0152      	lsls	r2, r2, #5
 80069a6:	4293      	cmp	r3, r2
 80069a8:	d100      	bne.n	80069ac <HAL_TIM_ConfigClockSource+0x70>
 80069aa:	e088      	b.n	8006abe <HAL_TIM_ConfigClockSource+0x182>
 80069ac:	2280      	movs	r2, #128	@ 0x80
 80069ae:	0152      	lsls	r2, r2, #5
 80069b0:	4293      	cmp	r3, r2
 80069b2:	d900      	bls.n	80069b6 <HAL_TIM_ConfigClockSource+0x7a>
 80069b4:	e07e      	b.n	8006ab4 <HAL_TIM_ConfigClockSource+0x178>
 80069b6:	2b70      	cmp	r3, #112	@ 0x70
 80069b8:	d018      	beq.n	80069ec <HAL_TIM_ConfigClockSource+0xb0>
 80069ba:	d900      	bls.n	80069be <HAL_TIM_ConfigClockSource+0x82>
 80069bc:	e07a      	b.n	8006ab4 <HAL_TIM_ConfigClockSource+0x178>
 80069be:	2b60      	cmp	r3, #96	@ 0x60
 80069c0:	d04f      	beq.n	8006a62 <HAL_TIM_ConfigClockSource+0x126>
 80069c2:	d900      	bls.n	80069c6 <HAL_TIM_ConfigClockSource+0x8a>
 80069c4:	e076      	b.n	8006ab4 <HAL_TIM_ConfigClockSource+0x178>
 80069c6:	2b50      	cmp	r3, #80	@ 0x50
 80069c8:	d03b      	beq.n	8006a42 <HAL_TIM_ConfigClockSource+0x106>
 80069ca:	d900      	bls.n	80069ce <HAL_TIM_ConfigClockSource+0x92>
 80069cc:	e072      	b.n	8006ab4 <HAL_TIM_ConfigClockSource+0x178>
 80069ce:	2b40      	cmp	r3, #64	@ 0x40
 80069d0:	d057      	beq.n	8006a82 <HAL_TIM_ConfigClockSource+0x146>
 80069d2:	d900      	bls.n	80069d6 <HAL_TIM_ConfigClockSource+0x9a>
 80069d4:	e06e      	b.n	8006ab4 <HAL_TIM_ConfigClockSource+0x178>
 80069d6:	2b30      	cmp	r3, #48	@ 0x30
 80069d8:	d063      	beq.n	8006aa2 <HAL_TIM_ConfigClockSource+0x166>
 80069da:	d86b      	bhi.n	8006ab4 <HAL_TIM_ConfigClockSource+0x178>
 80069dc:	2b20      	cmp	r3, #32
 80069de:	d060      	beq.n	8006aa2 <HAL_TIM_ConfigClockSource+0x166>
 80069e0:	d868      	bhi.n	8006ab4 <HAL_TIM_ConfigClockSource+0x178>
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d05d      	beq.n	8006aa2 <HAL_TIM_ConfigClockSource+0x166>
 80069e6:	2b10      	cmp	r3, #16
 80069e8:	d05b      	beq.n	8006aa2 <HAL_TIM_ConfigClockSource+0x166>
 80069ea:	e063      	b.n	8006ab4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80069f8:	683b      	ldr	r3, [r7, #0]
 80069fa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80069fc:	f000 fce6 	bl	80073cc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	689b      	ldr	r3, [r3, #8]
 8006a06:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	2277      	movs	r2, #119	@ 0x77
 8006a0c:	4313      	orrs	r3, r2
 8006a0e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	68ba      	ldr	r2, [r7, #8]
 8006a16:	609a      	str	r2, [r3, #8]
      break;
 8006a18:	e052      	b.n	8006ac0 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006a1e:	683b      	ldr	r3, [r7, #0]
 8006a20:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006a2a:	f000 fccf 	bl	80073cc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	689a      	ldr	r2, [r3, #8]
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	2180      	movs	r1, #128	@ 0x80
 8006a3a:	01c9      	lsls	r1, r1, #7
 8006a3c:	430a      	orrs	r2, r1
 8006a3e:	609a      	str	r2, [r3, #8]
      break;
 8006a40:	e03e      	b.n	8006ac0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006a4a:	683b      	ldr	r3, [r7, #0]
 8006a4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a4e:	001a      	movs	r2, r3
 8006a50:	f000 fb7a 	bl	8007148 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	2150      	movs	r1, #80	@ 0x50
 8006a5a:	0018      	movs	r0, r3
 8006a5c:	f000 fc9c 	bl	8007398 <TIM_ITRx_SetConfig>
      break;
 8006a60:	e02e      	b.n	8006ac0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006a6a:	683b      	ldr	r3, [r7, #0]
 8006a6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006a6e:	001a      	movs	r2, r3
 8006a70:	f000 fbda 	bl	8007228 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	2160      	movs	r1, #96	@ 0x60
 8006a7a:	0018      	movs	r0, r3
 8006a7c:	f000 fc8c 	bl	8007398 <TIM_ITRx_SetConfig>
      break;
 8006a80:	e01e      	b.n	8006ac0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a8e:	001a      	movs	r2, r3
 8006a90:	f000 fb5a 	bl	8007148 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	2140      	movs	r1, #64	@ 0x40
 8006a9a:	0018      	movs	r0, r3
 8006a9c:	f000 fc7c 	bl	8007398 <TIM_ITRx_SetConfig>
      break;
 8006aa0:	e00e      	b.n	8006ac0 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681a      	ldr	r2, [r3, #0]
 8006aa6:	683b      	ldr	r3, [r7, #0]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	0019      	movs	r1, r3
 8006aac:	0010      	movs	r0, r2
 8006aae:	f000 fc73 	bl	8007398 <TIM_ITRx_SetConfig>
      break;
 8006ab2:	e005      	b.n	8006ac0 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8006ab4:	230f      	movs	r3, #15
 8006ab6:	18fb      	adds	r3, r7, r3
 8006ab8:	2201      	movs	r2, #1
 8006aba:	701a      	strb	r2, [r3, #0]
      break;
 8006abc:	e000      	b.n	8006ac0 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8006abe:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	223d      	movs	r2, #61	@ 0x3d
 8006ac4:	2101      	movs	r1, #1
 8006ac6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	223c      	movs	r2, #60	@ 0x3c
 8006acc:	2100      	movs	r1, #0
 8006ace:	5499      	strb	r1, [r3, r2]

  return status;
 8006ad0:	230f      	movs	r3, #15
 8006ad2:	18fb      	adds	r3, r7, r3
 8006ad4:	781b      	ldrb	r3, [r3, #0]
}
 8006ad6:	0018      	movs	r0, r3
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	b004      	add	sp, #16
 8006adc:	bd80      	pop	{r7, pc}
 8006ade:	46c0      	nop			@ (mov r8, r8)
 8006ae0:	ffff00ff 	.word	0xffff00ff

08006ae4 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006ae4:	b580      	push	{r7, lr}
 8006ae6:	b084      	sub	sp, #16
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
 8006aec:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006aee:	2300      	movs	r3, #0
 8006af0:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8006af2:	683b      	ldr	r3, [r7, #0]
 8006af4:	2b0c      	cmp	r3, #12
 8006af6:	d01e      	beq.n	8006b36 <HAL_TIM_ReadCapturedValue+0x52>
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	2b0c      	cmp	r3, #12
 8006afc:	d820      	bhi.n	8006b40 <HAL_TIM_ReadCapturedValue+0x5c>
 8006afe:	683b      	ldr	r3, [r7, #0]
 8006b00:	2b08      	cmp	r3, #8
 8006b02:	d013      	beq.n	8006b2c <HAL_TIM_ReadCapturedValue+0x48>
 8006b04:	683b      	ldr	r3, [r7, #0]
 8006b06:	2b08      	cmp	r3, #8
 8006b08:	d81a      	bhi.n	8006b40 <HAL_TIM_ReadCapturedValue+0x5c>
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d003      	beq.n	8006b18 <HAL_TIM_ReadCapturedValue+0x34>
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	2b04      	cmp	r3, #4
 8006b14:	d005      	beq.n	8006b22 <HAL_TIM_ReadCapturedValue+0x3e>

      break;
    }

    default:
      break;
 8006b16:	e013      	b.n	8006b40 <HAL_TIM_ReadCapturedValue+0x5c>
      tmpreg =  htim->Instance->CCR1;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b1e:	60fb      	str	r3, [r7, #12]
      break;
 8006b20:	e00f      	b.n	8006b42 <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR2;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b28:	60fb      	str	r3, [r7, #12]
      break;
 8006b2a:	e00a      	b.n	8006b42 <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR3;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b32:	60fb      	str	r3, [r7, #12]
      break;
 8006b34:	e005      	b.n	8006b42 <HAL_TIM_ReadCapturedValue+0x5e>
      tmpreg =   htim->Instance->CCR4;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b3c:	60fb      	str	r3, [r7, #12]
      break;
 8006b3e:	e000      	b.n	8006b42 <HAL_TIM_ReadCapturedValue+0x5e>
      break;
 8006b40:	46c0      	nop			@ (mov r8, r8)
  }

  return tmpreg;
 8006b42:	68fb      	ldr	r3, [r7, #12]
}
 8006b44:	0018      	movs	r0, r3
 8006b46:	46bd      	mov	sp, r7
 8006b48:	b004      	add	sp, #16
 8006b4a:	bd80      	pop	{r7, pc}

08006b4c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b082      	sub	sp, #8
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006b54:	46c0      	nop			@ (mov r8, r8)
 8006b56:	46bd      	mov	sp, r7
 8006b58:	b002      	add	sp, #8
 8006b5a:	bd80      	pop	{r7, pc}

08006b5c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006b5c:	b580      	push	{r7, lr}
 8006b5e:	b082      	sub	sp, #8
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006b64:	46c0      	nop			@ (mov r8, r8)
 8006b66:	46bd      	mov	sp, r7
 8006b68:	b002      	add	sp, #8
 8006b6a:	bd80      	pop	{r7, pc}

08006b6c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b082      	sub	sp, #8
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006b74:	46c0      	nop			@ (mov r8, r8)
 8006b76:	46bd      	mov	sp, r7
 8006b78:	b002      	add	sp, #8
 8006b7a:	bd80      	pop	{r7, pc}

08006b7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b084      	sub	sp, #16
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
 8006b84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	4a3b      	ldr	r2, [pc, #236]	@ (8006c7c <TIM_Base_SetConfig+0x100>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d008      	beq.n	8006ba6 <TIM_Base_SetConfig+0x2a>
 8006b94:	687a      	ldr	r2, [r7, #4]
 8006b96:	2380      	movs	r3, #128	@ 0x80
 8006b98:	05db      	lsls	r3, r3, #23
 8006b9a:	429a      	cmp	r2, r3
 8006b9c:	d003      	beq.n	8006ba6 <TIM_Base_SetConfig+0x2a>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	4a37      	ldr	r2, [pc, #220]	@ (8006c80 <TIM_Base_SetConfig+0x104>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d108      	bne.n	8006bb8 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	2270      	movs	r2, #112	@ 0x70
 8006baa:	4393      	bics	r3, r2
 8006bac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	685b      	ldr	r3, [r3, #4]
 8006bb2:	68fa      	ldr	r2, [r7, #12]
 8006bb4:	4313      	orrs	r3, r2
 8006bb6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	4a30      	ldr	r2, [pc, #192]	@ (8006c7c <TIM_Base_SetConfig+0x100>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d018      	beq.n	8006bf2 <TIM_Base_SetConfig+0x76>
 8006bc0:	687a      	ldr	r2, [r7, #4]
 8006bc2:	2380      	movs	r3, #128	@ 0x80
 8006bc4:	05db      	lsls	r3, r3, #23
 8006bc6:	429a      	cmp	r2, r3
 8006bc8:	d013      	beq.n	8006bf2 <TIM_Base_SetConfig+0x76>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	4a2c      	ldr	r2, [pc, #176]	@ (8006c80 <TIM_Base_SetConfig+0x104>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d00f      	beq.n	8006bf2 <TIM_Base_SetConfig+0x76>
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	4a2b      	ldr	r2, [pc, #172]	@ (8006c84 <TIM_Base_SetConfig+0x108>)
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	d00b      	beq.n	8006bf2 <TIM_Base_SetConfig+0x76>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	4a2a      	ldr	r2, [pc, #168]	@ (8006c88 <TIM_Base_SetConfig+0x10c>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d007      	beq.n	8006bf2 <TIM_Base_SetConfig+0x76>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	4a29      	ldr	r2, [pc, #164]	@ (8006c8c <TIM_Base_SetConfig+0x110>)
 8006be6:	4293      	cmp	r3, r2
 8006be8:	d003      	beq.n	8006bf2 <TIM_Base_SetConfig+0x76>
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	4a28      	ldr	r2, [pc, #160]	@ (8006c90 <TIM_Base_SetConfig+0x114>)
 8006bee:	4293      	cmp	r3, r2
 8006bf0:	d108      	bne.n	8006c04 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	4a27      	ldr	r2, [pc, #156]	@ (8006c94 <TIM_Base_SetConfig+0x118>)
 8006bf6:	4013      	ands	r3, r2
 8006bf8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	68db      	ldr	r3, [r3, #12]
 8006bfe:	68fa      	ldr	r2, [r7, #12]
 8006c00:	4313      	orrs	r3, r2
 8006c02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	2280      	movs	r2, #128	@ 0x80
 8006c08:	4393      	bics	r3, r2
 8006c0a:	001a      	movs	r2, r3
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	695b      	ldr	r3, [r3, #20]
 8006c10:	4313      	orrs	r3, r2
 8006c12:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	68fa      	ldr	r2, [r7, #12]
 8006c18:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c1a:	683b      	ldr	r3, [r7, #0]
 8006c1c:	689a      	ldr	r2, [r3, #8]
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006c22:	683b      	ldr	r3, [r7, #0]
 8006c24:	681a      	ldr	r2, [r3, #0]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	4a13      	ldr	r2, [pc, #76]	@ (8006c7c <TIM_Base_SetConfig+0x100>)
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	d00b      	beq.n	8006c4a <TIM_Base_SetConfig+0xce>
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	4a14      	ldr	r2, [pc, #80]	@ (8006c88 <TIM_Base_SetConfig+0x10c>)
 8006c36:	4293      	cmp	r3, r2
 8006c38:	d007      	beq.n	8006c4a <TIM_Base_SetConfig+0xce>
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	4a13      	ldr	r2, [pc, #76]	@ (8006c8c <TIM_Base_SetConfig+0x110>)
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d003      	beq.n	8006c4a <TIM_Base_SetConfig+0xce>
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	4a12      	ldr	r2, [pc, #72]	@ (8006c90 <TIM_Base_SetConfig+0x114>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d103      	bne.n	8006c52 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006c4a:	683b      	ldr	r3, [r7, #0]
 8006c4c:	691a      	ldr	r2, [r3, #16]
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	2201      	movs	r2, #1
 8006c56:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	691b      	ldr	r3, [r3, #16]
 8006c5c:	2201      	movs	r2, #1
 8006c5e:	4013      	ands	r3, r2
 8006c60:	2b01      	cmp	r3, #1
 8006c62:	d106      	bne.n	8006c72 <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	691b      	ldr	r3, [r3, #16]
 8006c68:	2201      	movs	r2, #1
 8006c6a:	4393      	bics	r3, r2
 8006c6c:	001a      	movs	r2, r3
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	611a      	str	r2, [r3, #16]
  }
}
 8006c72:	46c0      	nop			@ (mov r8, r8)
 8006c74:	46bd      	mov	sp, r7
 8006c76:	b004      	add	sp, #16
 8006c78:	bd80      	pop	{r7, pc}
 8006c7a:	46c0      	nop			@ (mov r8, r8)
 8006c7c:	40012c00 	.word	0x40012c00
 8006c80:	40000400 	.word	0x40000400
 8006c84:	40002000 	.word	0x40002000
 8006c88:	40014000 	.word	0x40014000
 8006c8c:	40014400 	.word	0x40014400
 8006c90:	40014800 	.word	0x40014800
 8006c94:	fffffcff 	.word	0xfffffcff

08006c98 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b086      	sub	sp, #24
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
 8006ca0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6a1b      	ldr	r3, [r3, #32]
 8006ca6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	6a1b      	ldr	r3, [r3, #32]
 8006cac:	2201      	movs	r2, #1
 8006cae:	4393      	bics	r3, r2
 8006cb0:	001a      	movs	r2, r3
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	685b      	ldr	r3, [r3, #4]
 8006cba:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	699b      	ldr	r3, [r3, #24]
 8006cc0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	2270      	movs	r2, #112	@ 0x70
 8006cc6:	4393      	bics	r3, r2
 8006cc8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	2203      	movs	r2, #3
 8006cce:	4393      	bics	r3, r2
 8006cd0:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	68fa      	ldr	r2, [r7, #12]
 8006cd8:	4313      	orrs	r3, r2
 8006cda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006cdc:	697b      	ldr	r3, [r7, #20]
 8006cde:	2202      	movs	r2, #2
 8006ce0:	4393      	bics	r3, r2
 8006ce2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	689b      	ldr	r3, [r3, #8]
 8006ce8:	697a      	ldr	r2, [r7, #20]
 8006cea:	4313      	orrs	r3, r2
 8006cec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	4a27      	ldr	r2, [pc, #156]	@ (8006d90 <TIM_OC1_SetConfig+0xf8>)
 8006cf2:	4293      	cmp	r3, r2
 8006cf4:	d00b      	beq.n	8006d0e <TIM_OC1_SetConfig+0x76>
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	4a26      	ldr	r2, [pc, #152]	@ (8006d94 <TIM_OC1_SetConfig+0xfc>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d007      	beq.n	8006d0e <TIM_OC1_SetConfig+0x76>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	4a25      	ldr	r2, [pc, #148]	@ (8006d98 <TIM_OC1_SetConfig+0x100>)
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d003      	beq.n	8006d0e <TIM_OC1_SetConfig+0x76>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	4a24      	ldr	r2, [pc, #144]	@ (8006d9c <TIM_OC1_SetConfig+0x104>)
 8006d0a:	4293      	cmp	r3, r2
 8006d0c:	d10c      	bne.n	8006d28 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006d0e:	697b      	ldr	r3, [r7, #20]
 8006d10:	2208      	movs	r2, #8
 8006d12:	4393      	bics	r3, r2
 8006d14:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006d16:	683b      	ldr	r3, [r7, #0]
 8006d18:	68db      	ldr	r3, [r3, #12]
 8006d1a:	697a      	ldr	r2, [r7, #20]
 8006d1c:	4313      	orrs	r3, r2
 8006d1e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006d20:	697b      	ldr	r3, [r7, #20]
 8006d22:	2204      	movs	r2, #4
 8006d24:	4393      	bics	r3, r2
 8006d26:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	4a19      	ldr	r2, [pc, #100]	@ (8006d90 <TIM_OC1_SetConfig+0xf8>)
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	d00b      	beq.n	8006d48 <TIM_OC1_SetConfig+0xb0>
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	4a18      	ldr	r2, [pc, #96]	@ (8006d94 <TIM_OC1_SetConfig+0xfc>)
 8006d34:	4293      	cmp	r3, r2
 8006d36:	d007      	beq.n	8006d48 <TIM_OC1_SetConfig+0xb0>
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	4a17      	ldr	r2, [pc, #92]	@ (8006d98 <TIM_OC1_SetConfig+0x100>)
 8006d3c:	4293      	cmp	r3, r2
 8006d3e:	d003      	beq.n	8006d48 <TIM_OC1_SetConfig+0xb0>
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	4a16      	ldr	r2, [pc, #88]	@ (8006d9c <TIM_OC1_SetConfig+0x104>)
 8006d44:	4293      	cmp	r3, r2
 8006d46:	d111      	bne.n	8006d6c <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006d48:	693b      	ldr	r3, [r7, #16]
 8006d4a:	4a15      	ldr	r2, [pc, #84]	@ (8006da0 <TIM_OC1_SetConfig+0x108>)
 8006d4c:	4013      	ands	r3, r2
 8006d4e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006d50:	693b      	ldr	r3, [r7, #16]
 8006d52:	4a14      	ldr	r2, [pc, #80]	@ (8006da4 <TIM_OC1_SetConfig+0x10c>)
 8006d54:	4013      	ands	r3, r2
 8006d56:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006d58:	683b      	ldr	r3, [r7, #0]
 8006d5a:	695b      	ldr	r3, [r3, #20]
 8006d5c:	693a      	ldr	r2, [r7, #16]
 8006d5e:	4313      	orrs	r3, r2
 8006d60:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	699b      	ldr	r3, [r3, #24]
 8006d66:	693a      	ldr	r2, [r7, #16]
 8006d68:	4313      	orrs	r3, r2
 8006d6a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	693a      	ldr	r2, [r7, #16]
 8006d70:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	68fa      	ldr	r2, [r7, #12]
 8006d76:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	685a      	ldr	r2, [r3, #4]
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	697a      	ldr	r2, [r7, #20]
 8006d84:	621a      	str	r2, [r3, #32]
}
 8006d86:	46c0      	nop			@ (mov r8, r8)
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	b006      	add	sp, #24
 8006d8c:	bd80      	pop	{r7, pc}
 8006d8e:	46c0      	nop			@ (mov r8, r8)
 8006d90:	40012c00 	.word	0x40012c00
 8006d94:	40014000 	.word	0x40014000
 8006d98:	40014400 	.word	0x40014400
 8006d9c:	40014800 	.word	0x40014800
 8006da0:	fffffeff 	.word	0xfffffeff
 8006da4:	fffffdff 	.word	0xfffffdff

08006da8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b086      	sub	sp, #24
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
 8006db0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	6a1b      	ldr	r3, [r3, #32]
 8006db6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	6a1b      	ldr	r3, [r3, #32]
 8006dbc:	2210      	movs	r2, #16
 8006dbe:	4393      	bics	r3, r2
 8006dc0:	001a      	movs	r2, r3
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	685b      	ldr	r3, [r3, #4]
 8006dca:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	699b      	ldr	r3, [r3, #24]
 8006dd0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	4a2e      	ldr	r2, [pc, #184]	@ (8006e90 <TIM_OC2_SetConfig+0xe8>)
 8006dd6:	4013      	ands	r3, r2
 8006dd8:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	4a2d      	ldr	r2, [pc, #180]	@ (8006e94 <TIM_OC2_SetConfig+0xec>)
 8006dde:	4013      	ands	r3, r2
 8006de0:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006de2:	683b      	ldr	r3, [r7, #0]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	021b      	lsls	r3, r3, #8
 8006de8:	68fa      	ldr	r2, [r7, #12]
 8006dea:	4313      	orrs	r3, r2
 8006dec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006dee:	697b      	ldr	r3, [r7, #20]
 8006df0:	2220      	movs	r2, #32
 8006df2:	4393      	bics	r3, r2
 8006df4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	689b      	ldr	r3, [r3, #8]
 8006dfa:	011b      	lsls	r3, r3, #4
 8006dfc:	697a      	ldr	r2, [r7, #20]
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	4a24      	ldr	r2, [pc, #144]	@ (8006e98 <TIM_OC2_SetConfig+0xf0>)
 8006e06:	4293      	cmp	r3, r2
 8006e08:	d10d      	bne.n	8006e26 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006e0a:	697b      	ldr	r3, [r7, #20]
 8006e0c:	2280      	movs	r2, #128	@ 0x80
 8006e0e:	4393      	bics	r3, r2
 8006e10:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	68db      	ldr	r3, [r3, #12]
 8006e16:	011b      	lsls	r3, r3, #4
 8006e18:	697a      	ldr	r2, [r7, #20]
 8006e1a:	4313      	orrs	r3, r2
 8006e1c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006e1e:	697b      	ldr	r3, [r7, #20]
 8006e20:	2240      	movs	r2, #64	@ 0x40
 8006e22:	4393      	bics	r3, r2
 8006e24:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	4a1b      	ldr	r2, [pc, #108]	@ (8006e98 <TIM_OC2_SetConfig+0xf0>)
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	d00b      	beq.n	8006e46 <TIM_OC2_SetConfig+0x9e>
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	4a1a      	ldr	r2, [pc, #104]	@ (8006e9c <TIM_OC2_SetConfig+0xf4>)
 8006e32:	4293      	cmp	r3, r2
 8006e34:	d007      	beq.n	8006e46 <TIM_OC2_SetConfig+0x9e>
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	4a19      	ldr	r2, [pc, #100]	@ (8006ea0 <TIM_OC2_SetConfig+0xf8>)
 8006e3a:	4293      	cmp	r3, r2
 8006e3c:	d003      	beq.n	8006e46 <TIM_OC2_SetConfig+0x9e>
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	4a18      	ldr	r2, [pc, #96]	@ (8006ea4 <TIM_OC2_SetConfig+0xfc>)
 8006e42:	4293      	cmp	r3, r2
 8006e44:	d113      	bne.n	8006e6e <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006e46:	693b      	ldr	r3, [r7, #16]
 8006e48:	4a17      	ldr	r2, [pc, #92]	@ (8006ea8 <TIM_OC2_SetConfig+0x100>)
 8006e4a:	4013      	ands	r3, r2
 8006e4c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006e4e:	693b      	ldr	r3, [r7, #16]
 8006e50:	4a16      	ldr	r2, [pc, #88]	@ (8006eac <TIM_OC2_SetConfig+0x104>)
 8006e52:	4013      	ands	r3, r2
 8006e54:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	695b      	ldr	r3, [r3, #20]
 8006e5a:	009b      	lsls	r3, r3, #2
 8006e5c:	693a      	ldr	r2, [r7, #16]
 8006e5e:	4313      	orrs	r3, r2
 8006e60:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	699b      	ldr	r3, [r3, #24]
 8006e66:	009b      	lsls	r3, r3, #2
 8006e68:	693a      	ldr	r2, [r7, #16]
 8006e6a:	4313      	orrs	r3, r2
 8006e6c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	693a      	ldr	r2, [r7, #16]
 8006e72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	68fa      	ldr	r2, [r7, #12]
 8006e78:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006e7a:	683b      	ldr	r3, [r7, #0]
 8006e7c:	685a      	ldr	r2, [r3, #4]
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	697a      	ldr	r2, [r7, #20]
 8006e86:	621a      	str	r2, [r3, #32]
}
 8006e88:	46c0      	nop			@ (mov r8, r8)
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	b006      	add	sp, #24
 8006e8e:	bd80      	pop	{r7, pc}
 8006e90:	ffff8fff 	.word	0xffff8fff
 8006e94:	fffffcff 	.word	0xfffffcff
 8006e98:	40012c00 	.word	0x40012c00
 8006e9c:	40014000 	.word	0x40014000
 8006ea0:	40014400 	.word	0x40014400
 8006ea4:	40014800 	.word	0x40014800
 8006ea8:	fffffbff 	.word	0xfffffbff
 8006eac:	fffff7ff 	.word	0xfffff7ff

08006eb0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b086      	sub	sp, #24
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
 8006eb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6a1b      	ldr	r3, [r3, #32]
 8006ebe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6a1b      	ldr	r3, [r3, #32]
 8006ec4:	4a33      	ldr	r2, [pc, #204]	@ (8006f94 <TIM_OC3_SetConfig+0xe4>)
 8006ec6:	401a      	ands	r2, r3
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	685b      	ldr	r3, [r3, #4]
 8006ed0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	69db      	ldr	r3, [r3, #28]
 8006ed6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	2270      	movs	r2, #112	@ 0x70
 8006edc:	4393      	bics	r3, r2
 8006ede:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	2203      	movs	r2, #3
 8006ee4:	4393      	bics	r3, r2
 8006ee6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	68fa      	ldr	r2, [r7, #12]
 8006eee:	4313      	orrs	r3, r2
 8006ef0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006ef2:	697b      	ldr	r3, [r7, #20]
 8006ef4:	4a28      	ldr	r2, [pc, #160]	@ (8006f98 <TIM_OC3_SetConfig+0xe8>)
 8006ef6:	4013      	ands	r3, r2
 8006ef8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	689b      	ldr	r3, [r3, #8]
 8006efe:	021b      	lsls	r3, r3, #8
 8006f00:	697a      	ldr	r2, [r7, #20]
 8006f02:	4313      	orrs	r3, r2
 8006f04:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	4a24      	ldr	r2, [pc, #144]	@ (8006f9c <TIM_OC3_SetConfig+0xec>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d10d      	bne.n	8006f2a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006f0e:	697b      	ldr	r3, [r7, #20]
 8006f10:	4a23      	ldr	r2, [pc, #140]	@ (8006fa0 <TIM_OC3_SetConfig+0xf0>)
 8006f12:	4013      	ands	r3, r2
 8006f14:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006f16:	683b      	ldr	r3, [r7, #0]
 8006f18:	68db      	ldr	r3, [r3, #12]
 8006f1a:	021b      	lsls	r3, r3, #8
 8006f1c:	697a      	ldr	r2, [r7, #20]
 8006f1e:	4313      	orrs	r3, r2
 8006f20:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006f22:	697b      	ldr	r3, [r7, #20]
 8006f24:	4a1f      	ldr	r2, [pc, #124]	@ (8006fa4 <TIM_OC3_SetConfig+0xf4>)
 8006f26:	4013      	ands	r3, r2
 8006f28:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	4a1b      	ldr	r2, [pc, #108]	@ (8006f9c <TIM_OC3_SetConfig+0xec>)
 8006f2e:	4293      	cmp	r3, r2
 8006f30:	d00b      	beq.n	8006f4a <TIM_OC3_SetConfig+0x9a>
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	4a1c      	ldr	r2, [pc, #112]	@ (8006fa8 <TIM_OC3_SetConfig+0xf8>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d007      	beq.n	8006f4a <TIM_OC3_SetConfig+0x9a>
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	4a1b      	ldr	r2, [pc, #108]	@ (8006fac <TIM_OC3_SetConfig+0xfc>)
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	d003      	beq.n	8006f4a <TIM_OC3_SetConfig+0x9a>
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	4a1a      	ldr	r2, [pc, #104]	@ (8006fb0 <TIM_OC3_SetConfig+0x100>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d113      	bne.n	8006f72 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006f4a:	693b      	ldr	r3, [r7, #16]
 8006f4c:	4a19      	ldr	r2, [pc, #100]	@ (8006fb4 <TIM_OC3_SetConfig+0x104>)
 8006f4e:	4013      	ands	r3, r2
 8006f50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006f52:	693b      	ldr	r3, [r7, #16]
 8006f54:	4a18      	ldr	r2, [pc, #96]	@ (8006fb8 <TIM_OC3_SetConfig+0x108>)
 8006f56:	4013      	ands	r3, r2
 8006f58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	695b      	ldr	r3, [r3, #20]
 8006f5e:	011b      	lsls	r3, r3, #4
 8006f60:	693a      	ldr	r2, [r7, #16]
 8006f62:	4313      	orrs	r3, r2
 8006f64:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	699b      	ldr	r3, [r3, #24]
 8006f6a:	011b      	lsls	r3, r3, #4
 8006f6c:	693a      	ldr	r2, [r7, #16]
 8006f6e:	4313      	orrs	r3, r2
 8006f70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	693a      	ldr	r2, [r7, #16]
 8006f76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	68fa      	ldr	r2, [r7, #12]
 8006f7c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006f7e:	683b      	ldr	r3, [r7, #0]
 8006f80:	685a      	ldr	r2, [r3, #4]
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	697a      	ldr	r2, [r7, #20]
 8006f8a:	621a      	str	r2, [r3, #32]
}
 8006f8c:	46c0      	nop			@ (mov r8, r8)
 8006f8e:	46bd      	mov	sp, r7
 8006f90:	b006      	add	sp, #24
 8006f92:	bd80      	pop	{r7, pc}
 8006f94:	fffffeff 	.word	0xfffffeff
 8006f98:	fffffdff 	.word	0xfffffdff
 8006f9c:	40012c00 	.word	0x40012c00
 8006fa0:	fffff7ff 	.word	0xfffff7ff
 8006fa4:	fffffbff 	.word	0xfffffbff
 8006fa8:	40014000 	.word	0x40014000
 8006fac:	40014400 	.word	0x40014400
 8006fb0:	40014800 	.word	0x40014800
 8006fb4:	ffffefff 	.word	0xffffefff
 8006fb8:	ffffdfff 	.word	0xffffdfff

08006fbc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b086      	sub	sp, #24
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
 8006fc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	6a1b      	ldr	r3, [r3, #32]
 8006fca:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	6a1b      	ldr	r3, [r3, #32]
 8006fd0:	4a26      	ldr	r2, [pc, #152]	@ (800706c <TIM_OC4_SetConfig+0xb0>)
 8006fd2:	401a      	ands	r2, r3
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	685b      	ldr	r3, [r3, #4]
 8006fdc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	69db      	ldr	r3, [r3, #28]
 8006fe2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	4a22      	ldr	r2, [pc, #136]	@ (8007070 <TIM_OC4_SetConfig+0xb4>)
 8006fe8:	4013      	ands	r3, r2
 8006fea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	4a21      	ldr	r2, [pc, #132]	@ (8007074 <TIM_OC4_SetConfig+0xb8>)
 8006ff0:	4013      	ands	r3, r2
 8006ff2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ff4:	683b      	ldr	r3, [r7, #0]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	021b      	lsls	r3, r3, #8
 8006ffa:	68fa      	ldr	r2, [r7, #12]
 8006ffc:	4313      	orrs	r3, r2
 8006ffe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007000:	693b      	ldr	r3, [r7, #16]
 8007002:	4a1d      	ldr	r2, [pc, #116]	@ (8007078 <TIM_OC4_SetConfig+0xbc>)
 8007004:	4013      	ands	r3, r2
 8007006:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	689b      	ldr	r3, [r3, #8]
 800700c:	031b      	lsls	r3, r3, #12
 800700e:	693a      	ldr	r2, [r7, #16]
 8007010:	4313      	orrs	r3, r2
 8007012:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	4a19      	ldr	r2, [pc, #100]	@ (800707c <TIM_OC4_SetConfig+0xc0>)
 8007018:	4293      	cmp	r3, r2
 800701a:	d00b      	beq.n	8007034 <TIM_OC4_SetConfig+0x78>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	4a18      	ldr	r2, [pc, #96]	@ (8007080 <TIM_OC4_SetConfig+0xc4>)
 8007020:	4293      	cmp	r3, r2
 8007022:	d007      	beq.n	8007034 <TIM_OC4_SetConfig+0x78>
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	4a17      	ldr	r2, [pc, #92]	@ (8007084 <TIM_OC4_SetConfig+0xc8>)
 8007028:	4293      	cmp	r3, r2
 800702a:	d003      	beq.n	8007034 <TIM_OC4_SetConfig+0x78>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	4a16      	ldr	r2, [pc, #88]	@ (8007088 <TIM_OC4_SetConfig+0xcc>)
 8007030:	4293      	cmp	r3, r2
 8007032:	d109      	bne.n	8007048 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007034:	697b      	ldr	r3, [r7, #20]
 8007036:	4a15      	ldr	r2, [pc, #84]	@ (800708c <TIM_OC4_SetConfig+0xd0>)
 8007038:	4013      	ands	r3, r2
 800703a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800703c:	683b      	ldr	r3, [r7, #0]
 800703e:	695b      	ldr	r3, [r3, #20]
 8007040:	019b      	lsls	r3, r3, #6
 8007042:	697a      	ldr	r2, [r7, #20]
 8007044:	4313      	orrs	r3, r2
 8007046:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	697a      	ldr	r2, [r7, #20]
 800704c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	68fa      	ldr	r2, [r7, #12]
 8007052:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007054:	683b      	ldr	r3, [r7, #0]
 8007056:	685a      	ldr	r2, [r3, #4]
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	693a      	ldr	r2, [r7, #16]
 8007060:	621a      	str	r2, [r3, #32]
}
 8007062:	46c0      	nop			@ (mov r8, r8)
 8007064:	46bd      	mov	sp, r7
 8007066:	b006      	add	sp, #24
 8007068:	bd80      	pop	{r7, pc}
 800706a:	46c0      	nop			@ (mov r8, r8)
 800706c:	ffffefff 	.word	0xffffefff
 8007070:	ffff8fff 	.word	0xffff8fff
 8007074:	fffffcff 	.word	0xfffffcff
 8007078:	ffffdfff 	.word	0xffffdfff
 800707c:	40012c00 	.word	0x40012c00
 8007080:	40014000 	.word	0x40014000
 8007084:	40014400 	.word	0x40014400
 8007088:	40014800 	.word	0x40014800
 800708c:	ffffbfff 	.word	0xffffbfff

08007090 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007090:	b580      	push	{r7, lr}
 8007092:	b086      	sub	sp, #24
 8007094:	af00      	add	r7, sp, #0
 8007096:	60f8      	str	r0, [r7, #12]
 8007098:	60b9      	str	r1, [r7, #8]
 800709a:	607a      	str	r2, [r7, #4]
 800709c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	6a1b      	ldr	r3, [r3, #32]
 80070a2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	6a1b      	ldr	r3, [r3, #32]
 80070a8:	2201      	movs	r2, #1
 80070aa:	4393      	bics	r3, r2
 80070ac:	001a      	movs	r2, r3
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	699b      	ldr	r3, [r3, #24]
 80070b6:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	4a20      	ldr	r2, [pc, #128]	@ (800713c <TIM_TI1_SetConfig+0xac>)
 80070bc:	4293      	cmp	r3, r2
 80070be:	d00c      	beq.n	80070da <TIM_TI1_SetConfig+0x4a>
 80070c0:	68fa      	ldr	r2, [r7, #12]
 80070c2:	2380      	movs	r3, #128	@ 0x80
 80070c4:	05db      	lsls	r3, r3, #23
 80070c6:	429a      	cmp	r2, r3
 80070c8:	d007      	beq.n	80070da <TIM_TI1_SetConfig+0x4a>
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	4a1c      	ldr	r2, [pc, #112]	@ (8007140 <TIM_TI1_SetConfig+0xb0>)
 80070ce:	4293      	cmp	r3, r2
 80070d0:	d003      	beq.n	80070da <TIM_TI1_SetConfig+0x4a>
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	4a1b      	ldr	r2, [pc, #108]	@ (8007144 <TIM_TI1_SetConfig+0xb4>)
 80070d6:	4293      	cmp	r3, r2
 80070d8:	d101      	bne.n	80070de <TIM_TI1_SetConfig+0x4e>
 80070da:	2301      	movs	r3, #1
 80070dc:	e000      	b.n	80070e0 <TIM_TI1_SetConfig+0x50>
 80070de:	2300      	movs	r3, #0
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d008      	beq.n	80070f6 <TIM_TI1_SetConfig+0x66>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80070e4:	697b      	ldr	r3, [r7, #20]
 80070e6:	2203      	movs	r2, #3
 80070e8:	4393      	bics	r3, r2
 80070ea:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80070ec:	697a      	ldr	r2, [r7, #20]
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	4313      	orrs	r3, r2
 80070f2:	617b      	str	r3, [r7, #20]
 80070f4:	e003      	b.n	80070fe <TIM_TI1_SetConfig+0x6e>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80070f6:	697b      	ldr	r3, [r7, #20]
 80070f8:	2201      	movs	r2, #1
 80070fa:	4313      	orrs	r3, r2
 80070fc:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80070fe:	697b      	ldr	r3, [r7, #20]
 8007100:	22f0      	movs	r2, #240	@ 0xf0
 8007102:	4393      	bics	r3, r2
 8007104:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007106:	683b      	ldr	r3, [r7, #0]
 8007108:	011b      	lsls	r3, r3, #4
 800710a:	22ff      	movs	r2, #255	@ 0xff
 800710c:	4013      	ands	r3, r2
 800710e:	697a      	ldr	r2, [r7, #20]
 8007110:	4313      	orrs	r3, r2
 8007112:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007114:	693b      	ldr	r3, [r7, #16]
 8007116:	220a      	movs	r2, #10
 8007118:	4393      	bics	r3, r2
 800711a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800711c:	68bb      	ldr	r3, [r7, #8]
 800711e:	220a      	movs	r2, #10
 8007120:	4013      	ands	r3, r2
 8007122:	693a      	ldr	r2, [r7, #16]
 8007124:	4313      	orrs	r3, r2
 8007126:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	697a      	ldr	r2, [r7, #20]
 800712c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	693a      	ldr	r2, [r7, #16]
 8007132:	621a      	str	r2, [r3, #32]
}
 8007134:	46c0      	nop			@ (mov r8, r8)
 8007136:	46bd      	mov	sp, r7
 8007138:	b006      	add	sp, #24
 800713a:	bd80      	pop	{r7, pc}
 800713c:	40012c00 	.word	0x40012c00
 8007140:	40000400 	.word	0x40000400
 8007144:	40014000 	.word	0x40014000

08007148 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007148:	b580      	push	{r7, lr}
 800714a:	b086      	sub	sp, #24
 800714c:	af00      	add	r7, sp, #0
 800714e:	60f8      	str	r0, [r7, #12]
 8007150:	60b9      	str	r1, [r7, #8]
 8007152:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	6a1b      	ldr	r3, [r3, #32]
 8007158:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	6a1b      	ldr	r3, [r3, #32]
 800715e:	2201      	movs	r2, #1
 8007160:	4393      	bics	r3, r2
 8007162:	001a      	movs	r2, r3
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	699b      	ldr	r3, [r3, #24]
 800716c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800716e:	693b      	ldr	r3, [r7, #16]
 8007170:	22f0      	movs	r2, #240	@ 0xf0
 8007172:	4393      	bics	r3, r2
 8007174:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	011b      	lsls	r3, r3, #4
 800717a:	693a      	ldr	r2, [r7, #16]
 800717c:	4313      	orrs	r3, r2
 800717e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007180:	697b      	ldr	r3, [r7, #20]
 8007182:	220a      	movs	r2, #10
 8007184:	4393      	bics	r3, r2
 8007186:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007188:	697a      	ldr	r2, [r7, #20]
 800718a:	68bb      	ldr	r3, [r7, #8]
 800718c:	4313      	orrs	r3, r2
 800718e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	693a      	ldr	r2, [r7, #16]
 8007194:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	697a      	ldr	r2, [r7, #20]
 800719a:	621a      	str	r2, [r3, #32]
}
 800719c:	46c0      	nop			@ (mov r8, r8)
 800719e:	46bd      	mov	sp, r7
 80071a0:	b006      	add	sp, #24
 80071a2:	bd80      	pop	{r7, pc}

080071a4 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80071a4:	b580      	push	{r7, lr}
 80071a6:	b086      	sub	sp, #24
 80071a8:	af00      	add	r7, sp, #0
 80071aa:	60f8      	str	r0, [r7, #12]
 80071ac:	60b9      	str	r1, [r7, #8]
 80071ae:	607a      	str	r2, [r7, #4]
 80071b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	6a1b      	ldr	r3, [r3, #32]
 80071b6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	6a1b      	ldr	r3, [r3, #32]
 80071bc:	2210      	movs	r2, #16
 80071be:	4393      	bics	r3, r2
 80071c0:	001a      	movs	r2, r3
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	699b      	ldr	r3, [r3, #24]
 80071ca:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80071cc:	693b      	ldr	r3, [r7, #16]
 80071ce:	4a14      	ldr	r2, [pc, #80]	@ (8007220 <TIM_TI2_SetConfig+0x7c>)
 80071d0:	4013      	ands	r3, r2
 80071d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	021b      	lsls	r3, r3, #8
 80071d8:	693a      	ldr	r2, [r7, #16]
 80071da:	4313      	orrs	r3, r2
 80071dc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80071de:	693b      	ldr	r3, [r7, #16]
 80071e0:	4a10      	ldr	r2, [pc, #64]	@ (8007224 <TIM_TI2_SetConfig+0x80>)
 80071e2:	4013      	ands	r3, r2
 80071e4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80071e6:	683b      	ldr	r3, [r7, #0]
 80071e8:	031b      	lsls	r3, r3, #12
 80071ea:	041b      	lsls	r3, r3, #16
 80071ec:	0c1b      	lsrs	r3, r3, #16
 80071ee:	693a      	ldr	r2, [r7, #16]
 80071f0:	4313      	orrs	r3, r2
 80071f2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80071f4:	697b      	ldr	r3, [r7, #20]
 80071f6:	22a0      	movs	r2, #160	@ 0xa0
 80071f8:	4393      	bics	r3, r2
 80071fa:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80071fc:	68bb      	ldr	r3, [r7, #8]
 80071fe:	011b      	lsls	r3, r3, #4
 8007200:	22a0      	movs	r2, #160	@ 0xa0
 8007202:	4013      	ands	r3, r2
 8007204:	697a      	ldr	r2, [r7, #20]
 8007206:	4313      	orrs	r3, r2
 8007208:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	693a      	ldr	r2, [r7, #16]
 800720e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	697a      	ldr	r2, [r7, #20]
 8007214:	621a      	str	r2, [r3, #32]
}
 8007216:	46c0      	nop			@ (mov r8, r8)
 8007218:	46bd      	mov	sp, r7
 800721a:	b006      	add	sp, #24
 800721c:	bd80      	pop	{r7, pc}
 800721e:	46c0      	nop			@ (mov r8, r8)
 8007220:	fffffcff 	.word	0xfffffcff
 8007224:	ffff0fff 	.word	0xffff0fff

08007228 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007228:	b580      	push	{r7, lr}
 800722a:	b086      	sub	sp, #24
 800722c:	af00      	add	r7, sp, #0
 800722e:	60f8      	str	r0, [r7, #12]
 8007230:	60b9      	str	r1, [r7, #8]
 8007232:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	6a1b      	ldr	r3, [r3, #32]
 8007238:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	6a1b      	ldr	r3, [r3, #32]
 800723e:	2210      	movs	r2, #16
 8007240:	4393      	bics	r3, r2
 8007242:	001a      	movs	r2, r3
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	699b      	ldr	r3, [r3, #24]
 800724c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800724e:	693b      	ldr	r3, [r7, #16]
 8007250:	4a0d      	ldr	r2, [pc, #52]	@ (8007288 <TIM_TI2_ConfigInputStage+0x60>)
 8007252:	4013      	ands	r3, r2
 8007254:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	031b      	lsls	r3, r3, #12
 800725a:	693a      	ldr	r2, [r7, #16]
 800725c:	4313      	orrs	r3, r2
 800725e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007260:	697b      	ldr	r3, [r7, #20]
 8007262:	22a0      	movs	r2, #160	@ 0xa0
 8007264:	4393      	bics	r3, r2
 8007266:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007268:	68bb      	ldr	r3, [r7, #8]
 800726a:	011b      	lsls	r3, r3, #4
 800726c:	697a      	ldr	r2, [r7, #20]
 800726e:	4313      	orrs	r3, r2
 8007270:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	693a      	ldr	r2, [r7, #16]
 8007276:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	697a      	ldr	r2, [r7, #20]
 800727c:	621a      	str	r2, [r3, #32]
}
 800727e:	46c0      	nop			@ (mov r8, r8)
 8007280:	46bd      	mov	sp, r7
 8007282:	b006      	add	sp, #24
 8007284:	bd80      	pop	{r7, pc}
 8007286:	46c0      	nop			@ (mov r8, r8)
 8007288:	ffff0fff 	.word	0xffff0fff

0800728c <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800728c:	b580      	push	{r7, lr}
 800728e:	b086      	sub	sp, #24
 8007290:	af00      	add	r7, sp, #0
 8007292:	60f8      	str	r0, [r7, #12]
 8007294:	60b9      	str	r1, [r7, #8]
 8007296:	607a      	str	r2, [r7, #4]
 8007298:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	6a1b      	ldr	r3, [r3, #32]
 800729e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	6a1b      	ldr	r3, [r3, #32]
 80072a4:	4a17      	ldr	r2, [pc, #92]	@ (8007304 <TIM_TI3_SetConfig+0x78>)
 80072a6:	401a      	ands	r2, r3
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	69db      	ldr	r3, [r3, #28]
 80072b0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80072b2:	693b      	ldr	r3, [r7, #16]
 80072b4:	2203      	movs	r2, #3
 80072b6:	4393      	bics	r3, r2
 80072b8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 80072ba:	693a      	ldr	r2, [r7, #16]
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	4313      	orrs	r3, r2
 80072c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80072c2:	693b      	ldr	r3, [r7, #16]
 80072c4:	22f0      	movs	r2, #240	@ 0xf0
 80072c6:	4393      	bics	r3, r2
 80072c8:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	011b      	lsls	r3, r3, #4
 80072ce:	22ff      	movs	r2, #255	@ 0xff
 80072d0:	4013      	ands	r3, r2
 80072d2:	693a      	ldr	r2, [r7, #16]
 80072d4:	4313      	orrs	r3, r2
 80072d6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80072d8:	697b      	ldr	r3, [r7, #20]
 80072da:	4a0b      	ldr	r2, [pc, #44]	@ (8007308 <TIM_TI3_SetConfig+0x7c>)
 80072dc:	4013      	ands	r3, r2
 80072de:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80072e0:	68bb      	ldr	r3, [r7, #8]
 80072e2:	021a      	lsls	r2, r3, #8
 80072e4:	23a0      	movs	r3, #160	@ 0xa0
 80072e6:	011b      	lsls	r3, r3, #4
 80072e8:	4013      	ands	r3, r2
 80072ea:	697a      	ldr	r2, [r7, #20]
 80072ec:	4313      	orrs	r3, r2
 80072ee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80072f0:	68fb      	ldr	r3, [r7, #12]
 80072f2:	693a      	ldr	r2, [r7, #16]
 80072f4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	697a      	ldr	r2, [r7, #20]
 80072fa:	621a      	str	r2, [r3, #32]
}
 80072fc:	46c0      	nop			@ (mov r8, r8)
 80072fe:	46bd      	mov	sp, r7
 8007300:	b006      	add	sp, #24
 8007302:	bd80      	pop	{r7, pc}
 8007304:	fffffeff 	.word	0xfffffeff
 8007308:	fffff5ff 	.word	0xfffff5ff

0800730c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800730c:	b580      	push	{r7, lr}
 800730e:	b086      	sub	sp, #24
 8007310:	af00      	add	r7, sp, #0
 8007312:	60f8      	str	r0, [r7, #12]
 8007314:	60b9      	str	r1, [r7, #8]
 8007316:	607a      	str	r2, [r7, #4]
 8007318:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	6a1b      	ldr	r3, [r3, #32]
 800731e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	6a1b      	ldr	r3, [r3, #32]
 8007324:	4a18      	ldr	r2, [pc, #96]	@ (8007388 <TIM_TI4_SetConfig+0x7c>)
 8007326:	401a      	ands	r2, r3
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	69db      	ldr	r3, [r3, #28]
 8007330:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007332:	693b      	ldr	r3, [r7, #16]
 8007334:	4a15      	ldr	r2, [pc, #84]	@ (800738c <TIM_TI4_SetConfig+0x80>)
 8007336:	4013      	ands	r3, r2
 8007338:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	021b      	lsls	r3, r3, #8
 800733e:	693a      	ldr	r2, [r7, #16]
 8007340:	4313      	orrs	r3, r2
 8007342:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007344:	693b      	ldr	r3, [r7, #16]
 8007346:	4a12      	ldr	r2, [pc, #72]	@ (8007390 <TIM_TI4_SetConfig+0x84>)
 8007348:	4013      	ands	r3, r2
 800734a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	031b      	lsls	r3, r3, #12
 8007350:	041b      	lsls	r3, r3, #16
 8007352:	0c1b      	lsrs	r3, r3, #16
 8007354:	693a      	ldr	r2, [r7, #16]
 8007356:	4313      	orrs	r3, r2
 8007358:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800735a:	697b      	ldr	r3, [r7, #20]
 800735c:	4a0d      	ldr	r2, [pc, #52]	@ (8007394 <TIM_TI4_SetConfig+0x88>)
 800735e:	4013      	ands	r3, r2
 8007360:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007362:	68bb      	ldr	r3, [r7, #8]
 8007364:	031a      	lsls	r2, r3, #12
 8007366:	23a0      	movs	r3, #160	@ 0xa0
 8007368:	021b      	lsls	r3, r3, #8
 800736a:	4013      	ands	r3, r2
 800736c:	697a      	ldr	r2, [r7, #20]
 800736e:	4313      	orrs	r3, r2
 8007370:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	693a      	ldr	r2, [r7, #16]
 8007376:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	697a      	ldr	r2, [r7, #20]
 800737c:	621a      	str	r2, [r3, #32]
}
 800737e:	46c0      	nop			@ (mov r8, r8)
 8007380:	46bd      	mov	sp, r7
 8007382:	b006      	add	sp, #24
 8007384:	bd80      	pop	{r7, pc}
 8007386:	46c0      	nop			@ (mov r8, r8)
 8007388:	ffffefff 	.word	0xffffefff
 800738c:	fffffcff 	.word	0xfffffcff
 8007390:	ffff0fff 	.word	0xffff0fff
 8007394:	ffff5fff 	.word	0xffff5fff

08007398 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b084      	sub	sp, #16
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
 80073a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	689b      	ldr	r3, [r3, #8]
 80073a6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	2270      	movs	r2, #112	@ 0x70
 80073ac:	4393      	bics	r3, r2
 80073ae:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80073b0:	683a      	ldr	r2, [r7, #0]
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	4313      	orrs	r3, r2
 80073b6:	2207      	movs	r2, #7
 80073b8:	4313      	orrs	r3, r2
 80073ba:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	68fa      	ldr	r2, [r7, #12]
 80073c0:	609a      	str	r2, [r3, #8]
}
 80073c2:	46c0      	nop			@ (mov r8, r8)
 80073c4:	46bd      	mov	sp, r7
 80073c6:	b004      	add	sp, #16
 80073c8:	bd80      	pop	{r7, pc}
	...

080073cc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80073cc:	b580      	push	{r7, lr}
 80073ce:	b086      	sub	sp, #24
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	60f8      	str	r0, [r7, #12]
 80073d4:	60b9      	str	r1, [r7, #8]
 80073d6:	607a      	str	r2, [r7, #4]
 80073d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	689b      	ldr	r3, [r3, #8]
 80073de:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80073e0:	697b      	ldr	r3, [r7, #20]
 80073e2:	4a09      	ldr	r2, [pc, #36]	@ (8007408 <TIM_ETR_SetConfig+0x3c>)
 80073e4:	4013      	ands	r3, r2
 80073e6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80073e8:	683b      	ldr	r3, [r7, #0]
 80073ea:	021a      	lsls	r2, r3, #8
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	431a      	orrs	r2, r3
 80073f0:	68bb      	ldr	r3, [r7, #8]
 80073f2:	4313      	orrs	r3, r2
 80073f4:	697a      	ldr	r2, [r7, #20]
 80073f6:	4313      	orrs	r3, r2
 80073f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	697a      	ldr	r2, [r7, #20]
 80073fe:	609a      	str	r2, [r3, #8]
}
 8007400:	46c0      	nop			@ (mov r8, r8)
 8007402:	46bd      	mov	sp, r7
 8007404:	b006      	add	sp, #24
 8007406:	bd80      	pop	{r7, pc}
 8007408:	ffff00ff 	.word	0xffff00ff

0800740c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b086      	sub	sp, #24
 8007410:	af00      	add	r7, sp, #0
 8007412:	60f8      	str	r0, [r7, #12]
 8007414:	60b9      	str	r1, [r7, #8]
 8007416:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007418:	68bb      	ldr	r3, [r7, #8]
 800741a:	221f      	movs	r2, #31
 800741c:	4013      	ands	r3, r2
 800741e:	2201      	movs	r2, #1
 8007420:	409a      	lsls	r2, r3
 8007422:	0013      	movs	r3, r2
 8007424:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	6a1b      	ldr	r3, [r3, #32]
 800742a:	697a      	ldr	r2, [r7, #20]
 800742c:	43d2      	mvns	r2, r2
 800742e:	401a      	ands	r2, r3
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	6a1a      	ldr	r2, [r3, #32]
 8007438:	68bb      	ldr	r3, [r7, #8]
 800743a:	211f      	movs	r1, #31
 800743c:	400b      	ands	r3, r1
 800743e:	6879      	ldr	r1, [r7, #4]
 8007440:	4099      	lsls	r1, r3
 8007442:	000b      	movs	r3, r1
 8007444:	431a      	orrs	r2, r3
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	621a      	str	r2, [r3, #32]
}
 800744a:	46c0      	nop			@ (mov r8, r8)
 800744c:	46bd      	mov	sp, r7
 800744e:	b006      	add	sp, #24
 8007450:	bd80      	pop	{r7, pc}
	...

08007454 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007454:	b580      	push	{r7, lr}
 8007456:	b084      	sub	sp, #16
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
 800745c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	223c      	movs	r2, #60	@ 0x3c
 8007462:	5c9b      	ldrb	r3, [r3, r2]
 8007464:	2b01      	cmp	r3, #1
 8007466:	d101      	bne.n	800746c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007468:	2302      	movs	r3, #2
 800746a:	e047      	b.n	80074fc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	223c      	movs	r2, #60	@ 0x3c
 8007470:	2101      	movs	r1, #1
 8007472:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	223d      	movs	r2, #61	@ 0x3d
 8007478:	2102      	movs	r1, #2
 800747a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	685b      	ldr	r3, [r3, #4]
 8007482:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	689b      	ldr	r3, [r3, #8]
 800748a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	2270      	movs	r2, #112	@ 0x70
 8007490:	4393      	bics	r3, r2
 8007492:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007494:	683b      	ldr	r3, [r7, #0]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	68fa      	ldr	r2, [r7, #12]
 800749a:	4313      	orrs	r3, r2
 800749c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	68fa      	ldr	r2, [r7, #12]
 80074a4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	4a16      	ldr	r2, [pc, #88]	@ (8007504 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80074ac:	4293      	cmp	r3, r2
 80074ae:	d00f      	beq.n	80074d0 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681a      	ldr	r2, [r3, #0]
 80074b4:	2380      	movs	r3, #128	@ 0x80
 80074b6:	05db      	lsls	r3, r3, #23
 80074b8:	429a      	cmp	r2, r3
 80074ba:	d009      	beq.n	80074d0 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	4a11      	ldr	r2, [pc, #68]	@ (8007508 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d004      	beq.n	80074d0 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	4a10      	ldr	r2, [pc, #64]	@ (800750c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80074cc:	4293      	cmp	r3, r2
 80074ce:	d10c      	bne.n	80074ea <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80074d0:	68bb      	ldr	r3, [r7, #8]
 80074d2:	2280      	movs	r2, #128	@ 0x80
 80074d4:	4393      	bics	r3, r2
 80074d6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	685b      	ldr	r3, [r3, #4]
 80074dc:	68ba      	ldr	r2, [r7, #8]
 80074de:	4313      	orrs	r3, r2
 80074e0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	68ba      	ldr	r2, [r7, #8]
 80074e8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	223d      	movs	r2, #61	@ 0x3d
 80074ee:	2101      	movs	r1, #1
 80074f0:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	223c      	movs	r2, #60	@ 0x3c
 80074f6:	2100      	movs	r1, #0
 80074f8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80074fa:	2300      	movs	r3, #0
}
 80074fc:	0018      	movs	r0, r3
 80074fe:	46bd      	mov	sp, r7
 8007500:	b004      	add	sp, #16
 8007502:	bd80      	pop	{r7, pc}
 8007504:	40012c00 	.word	0x40012c00
 8007508:	40000400 	.word	0x40000400
 800750c:	40014000 	.word	0x40014000

08007510 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007510:	b580      	push	{r7, lr}
 8007512:	b082      	sub	sp, #8
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007518:	46c0      	nop			@ (mov r8, r8)
 800751a:	46bd      	mov	sp, r7
 800751c:	b002      	add	sp, #8
 800751e:	bd80      	pop	{r7, pc}

08007520 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007520:	b580      	push	{r7, lr}
 8007522:	b082      	sub	sp, #8
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007528:	46c0      	nop			@ (mov r8, r8)
 800752a:	46bd      	mov	sp, r7
 800752c:	b002      	add	sp, #8
 800752e:	bd80      	pop	{r7, pc}

08007530 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007530:	b580      	push	{r7, lr}
 8007532:	b082      	sub	sp, #8
 8007534:	af00      	add	r7, sp, #0
 8007536:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2b00      	cmp	r3, #0
 800753c:	d101      	bne.n	8007542 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800753e:	2301      	movs	r3, #1
 8007540:	e044      	b.n	80075cc <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007546:	2b00      	cmp	r3, #0
 8007548:	d107      	bne.n	800755a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	2278      	movs	r2, #120	@ 0x78
 800754e:	2100      	movs	r1, #0
 8007550:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	0018      	movs	r0, r3
 8007556:	f7fc fca3 	bl	8003ea0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2224      	movs	r2, #36	@ 0x24
 800755e:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	681a      	ldr	r2, [r3, #0]
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	2101      	movs	r1, #1
 800756c:	438a      	bics	r2, r1
 800756e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007574:	2b00      	cmp	r3, #0
 8007576:	d003      	beq.n	8007580 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	0018      	movs	r0, r3
 800757c:	f000 fa14 	bl	80079a8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	0018      	movs	r0, r3
 8007584:	f000 f828 	bl	80075d8 <UART_SetConfig>
 8007588:	0003      	movs	r3, r0
 800758a:	2b01      	cmp	r3, #1
 800758c:	d101      	bne.n	8007592 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 800758e:	2301      	movs	r3, #1
 8007590:	e01c      	b.n	80075cc <HAL_UART_Init+0x9c>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	685a      	ldr	r2, [r3, #4]
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	490d      	ldr	r1, [pc, #52]	@ (80075d4 <HAL_UART_Init+0xa4>)
 800759e:	400a      	ands	r2, r1
 80075a0:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	689a      	ldr	r2, [r3, #8]
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	212a      	movs	r1, #42	@ 0x2a
 80075ae:	438a      	bics	r2, r1
 80075b0:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	681a      	ldr	r2, [r3, #0]
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	2101      	movs	r1, #1
 80075be:	430a      	orrs	r2, r1
 80075c0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	0018      	movs	r0, r3
 80075c6:	f000 faa3 	bl	8007b10 <UART_CheckIdleState>
 80075ca:	0003      	movs	r3, r0
}
 80075cc:	0018      	movs	r0, r3
 80075ce:	46bd      	mov	sp, r7
 80075d0:	b002      	add	sp, #8
 80075d2:	bd80      	pop	{r7, pc}
 80075d4:	ffffb7ff 	.word	0xffffb7ff

080075d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b088      	sub	sp, #32
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80075e0:	231e      	movs	r3, #30
 80075e2:	18fb      	adds	r3, r7, r3
 80075e4:	2200      	movs	r2, #0
 80075e6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	689a      	ldr	r2, [r3, #8]
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	691b      	ldr	r3, [r3, #16]
 80075f0:	431a      	orrs	r2, r3
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	695b      	ldr	r3, [r3, #20]
 80075f6:	431a      	orrs	r2, r3
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	69db      	ldr	r3, [r3, #28]
 80075fc:	4313      	orrs	r3, r2
 80075fe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	4abe      	ldr	r2, [pc, #760]	@ (8007900 <UART_SetConfig+0x328>)
 8007608:	4013      	ands	r3, r2
 800760a:	0019      	movs	r1, r3
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	697a      	ldr	r2, [r7, #20]
 8007612:	430a      	orrs	r2, r1
 8007614:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	685b      	ldr	r3, [r3, #4]
 800761c:	4ab9      	ldr	r2, [pc, #740]	@ (8007904 <UART_SetConfig+0x32c>)
 800761e:	4013      	ands	r3, r2
 8007620:	0019      	movs	r1, r3
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	68da      	ldr	r2, [r3, #12]
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	430a      	orrs	r2, r1
 800762c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	699b      	ldr	r3, [r3, #24]
 8007632:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	6a1b      	ldr	r3, [r3, #32]
 8007638:	697a      	ldr	r2, [r7, #20]
 800763a:	4313      	orrs	r3, r2
 800763c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	689b      	ldr	r3, [r3, #8]
 8007644:	4ab0      	ldr	r2, [pc, #704]	@ (8007908 <UART_SetConfig+0x330>)
 8007646:	4013      	ands	r3, r2
 8007648:	0019      	movs	r1, r3
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	697a      	ldr	r2, [r7, #20]
 8007650:	430a      	orrs	r2, r1
 8007652:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	4aac      	ldr	r2, [pc, #688]	@ (800790c <UART_SetConfig+0x334>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d127      	bne.n	80076ae <UART_SetConfig+0xd6>
 800765e:	4bac      	ldr	r3, [pc, #688]	@ (8007910 <UART_SetConfig+0x338>)
 8007660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007662:	2203      	movs	r2, #3
 8007664:	4013      	ands	r3, r2
 8007666:	2b03      	cmp	r3, #3
 8007668:	d00d      	beq.n	8007686 <UART_SetConfig+0xae>
 800766a:	d81b      	bhi.n	80076a4 <UART_SetConfig+0xcc>
 800766c:	2b02      	cmp	r3, #2
 800766e:	d014      	beq.n	800769a <UART_SetConfig+0xc2>
 8007670:	d818      	bhi.n	80076a4 <UART_SetConfig+0xcc>
 8007672:	2b00      	cmp	r3, #0
 8007674:	d002      	beq.n	800767c <UART_SetConfig+0xa4>
 8007676:	2b01      	cmp	r3, #1
 8007678:	d00a      	beq.n	8007690 <UART_SetConfig+0xb8>
 800767a:	e013      	b.n	80076a4 <UART_SetConfig+0xcc>
 800767c:	231f      	movs	r3, #31
 800767e:	18fb      	adds	r3, r7, r3
 8007680:	2200      	movs	r2, #0
 8007682:	701a      	strb	r2, [r3, #0]
 8007684:	e0bd      	b.n	8007802 <UART_SetConfig+0x22a>
 8007686:	231f      	movs	r3, #31
 8007688:	18fb      	adds	r3, r7, r3
 800768a:	2202      	movs	r2, #2
 800768c:	701a      	strb	r2, [r3, #0]
 800768e:	e0b8      	b.n	8007802 <UART_SetConfig+0x22a>
 8007690:	231f      	movs	r3, #31
 8007692:	18fb      	adds	r3, r7, r3
 8007694:	2204      	movs	r2, #4
 8007696:	701a      	strb	r2, [r3, #0]
 8007698:	e0b3      	b.n	8007802 <UART_SetConfig+0x22a>
 800769a:	231f      	movs	r3, #31
 800769c:	18fb      	adds	r3, r7, r3
 800769e:	2208      	movs	r2, #8
 80076a0:	701a      	strb	r2, [r3, #0]
 80076a2:	e0ae      	b.n	8007802 <UART_SetConfig+0x22a>
 80076a4:	231f      	movs	r3, #31
 80076a6:	18fb      	adds	r3, r7, r3
 80076a8:	2210      	movs	r2, #16
 80076aa:	701a      	strb	r2, [r3, #0]
 80076ac:	e0a9      	b.n	8007802 <UART_SetConfig+0x22a>
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	4a98      	ldr	r2, [pc, #608]	@ (8007914 <UART_SetConfig+0x33c>)
 80076b4:	4293      	cmp	r3, r2
 80076b6:	d134      	bne.n	8007722 <UART_SetConfig+0x14a>
 80076b8:	4b95      	ldr	r3, [pc, #596]	@ (8007910 <UART_SetConfig+0x338>)
 80076ba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80076bc:	23c0      	movs	r3, #192	@ 0xc0
 80076be:	029b      	lsls	r3, r3, #10
 80076c0:	4013      	ands	r3, r2
 80076c2:	22c0      	movs	r2, #192	@ 0xc0
 80076c4:	0292      	lsls	r2, r2, #10
 80076c6:	4293      	cmp	r3, r2
 80076c8:	d017      	beq.n	80076fa <UART_SetConfig+0x122>
 80076ca:	22c0      	movs	r2, #192	@ 0xc0
 80076cc:	0292      	lsls	r2, r2, #10
 80076ce:	4293      	cmp	r3, r2
 80076d0:	d822      	bhi.n	8007718 <UART_SetConfig+0x140>
 80076d2:	2280      	movs	r2, #128	@ 0x80
 80076d4:	0292      	lsls	r2, r2, #10
 80076d6:	4293      	cmp	r3, r2
 80076d8:	d019      	beq.n	800770e <UART_SetConfig+0x136>
 80076da:	2280      	movs	r2, #128	@ 0x80
 80076dc:	0292      	lsls	r2, r2, #10
 80076de:	4293      	cmp	r3, r2
 80076e0:	d81a      	bhi.n	8007718 <UART_SetConfig+0x140>
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d004      	beq.n	80076f0 <UART_SetConfig+0x118>
 80076e6:	2280      	movs	r2, #128	@ 0x80
 80076e8:	0252      	lsls	r2, r2, #9
 80076ea:	4293      	cmp	r3, r2
 80076ec:	d00a      	beq.n	8007704 <UART_SetConfig+0x12c>
 80076ee:	e013      	b.n	8007718 <UART_SetConfig+0x140>
 80076f0:	231f      	movs	r3, #31
 80076f2:	18fb      	adds	r3, r7, r3
 80076f4:	2200      	movs	r2, #0
 80076f6:	701a      	strb	r2, [r3, #0]
 80076f8:	e083      	b.n	8007802 <UART_SetConfig+0x22a>
 80076fa:	231f      	movs	r3, #31
 80076fc:	18fb      	adds	r3, r7, r3
 80076fe:	2202      	movs	r2, #2
 8007700:	701a      	strb	r2, [r3, #0]
 8007702:	e07e      	b.n	8007802 <UART_SetConfig+0x22a>
 8007704:	231f      	movs	r3, #31
 8007706:	18fb      	adds	r3, r7, r3
 8007708:	2204      	movs	r2, #4
 800770a:	701a      	strb	r2, [r3, #0]
 800770c:	e079      	b.n	8007802 <UART_SetConfig+0x22a>
 800770e:	231f      	movs	r3, #31
 8007710:	18fb      	adds	r3, r7, r3
 8007712:	2208      	movs	r2, #8
 8007714:	701a      	strb	r2, [r3, #0]
 8007716:	e074      	b.n	8007802 <UART_SetConfig+0x22a>
 8007718:	231f      	movs	r3, #31
 800771a:	18fb      	adds	r3, r7, r3
 800771c:	2210      	movs	r2, #16
 800771e:	701a      	strb	r2, [r3, #0]
 8007720:	e06f      	b.n	8007802 <UART_SetConfig+0x22a>
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	4a7c      	ldr	r2, [pc, #496]	@ (8007918 <UART_SetConfig+0x340>)
 8007728:	4293      	cmp	r3, r2
 800772a:	d134      	bne.n	8007796 <UART_SetConfig+0x1be>
 800772c:	4b78      	ldr	r3, [pc, #480]	@ (8007910 <UART_SetConfig+0x338>)
 800772e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007730:	23c0      	movs	r3, #192	@ 0xc0
 8007732:	031b      	lsls	r3, r3, #12
 8007734:	4013      	ands	r3, r2
 8007736:	22c0      	movs	r2, #192	@ 0xc0
 8007738:	0312      	lsls	r2, r2, #12
 800773a:	4293      	cmp	r3, r2
 800773c:	d017      	beq.n	800776e <UART_SetConfig+0x196>
 800773e:	22c0      	movs	r2, #192	@ 0xc0
 8007740:	0312      	lsls	r2, r2, #12
 8007742:	4293      	cmp	r3, r2
 8007744:	d822      	bhi.n	800778c <UART_SetConfig+0x1b4>
 8007746:	2280      	movs	r2, #128	@ 0x80
 8007748:	0312      	lsls	r2, r2, #12
 800774a:	4293      	cmp	r3, r2
 800774c:	d019      	beq.n	8007782 <UART_SetConfig+0x1aa>
 800774e:	2280      	movs	r2, #128	@ 0x80
 8007750:	0312      	lsls	r2, r2, #12
 8007752:	4293      	cmp	r3, r2
 8007754:	d81a      	bhi.n	800778c <UART_SetConfig+0x1b4>
 8007756:	2b00      	cmp	r3, #0
 8007758:	d004      	beq.n	8007764 <UART_SetConfig+0x18c>
 800775a:	2280      	movs	r2, #128	@ 0x80
 800775c:	02d2      	lsls	r2, r2, #11
 800775e:	4293      	cmp	r3, r2
 8007760:	d00a      	beq.n	8007778 <UART_SetConfig+0x1a0>
 8007762:	e013      	b.n	800778c <UART_SetConfig+0x1b4>
 8007764:	231f      	movs	r3, #31
 8007766:	18fb      	adds	r3, r7, r3
 8007768:	2200      	movs	r2, #0
 800776a:	701a      	strb	r2, [r3, #0]
 800776c:	e049      	b.n	8007802 <UART_SetConfig+0x22a>
 800776e:	231f      	movs	r3, #31
 8007770:	18fb      	adds	r3, r7, r3
 8007772:	2202      	movs	r2, #2
 8007774:	701a      	strb	r2, [r3, #0]
 8007776:	e044      	b.n	8007802 <UART_SetConfig+0x22a>
 8007778:	231f      	movs	r3, #31
 800777a:	18fb      	adds	r3, r7, r3
 800777c:	2204      	movs	r2, #4
 800777e:	701a      	strb	r2, [r3, #0]
 8007780:	e03f      	b.n	8007802 <UART_SetConfig+0x22a>
 8007782:	231f      	movs	r3, #31
 8007784:	18fb      	adds	r3, r7, r3
 8007786:	2208      	movs	r2, #8
 8007788:	701a      	strb	r2, [r3, #0]
 800778a:	e03a      	b.n	8007802 <UART_SetConfig+0x22a>
 800778c:	231f      	movs	r3, #31
 800778e:	18fb      	adds	r3, r7, r3
 8007790:	2210      	movs	r2, #16
 8007792:	701a      	strb	r2, [r3, #0]
 8007794:	e035      	b.n	8007802 <UART_SetConfig+0x22a>
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	4a60      	ldr	r2, [pc, #384]	@ (800791c <UART_SetConfig+0x344>)
 800779c:	4293      	cmp	r3, r2
 800779e:	d104      	bne.n	80077aa <UART_SetConfig+0x1d2>
 80077a0:	231f      	movs	r3, #31
 80077a2:	18fb      	adds	r3, r7, r3
 80077a4:	2200      	movs	r2, #0
 80077a6:	701a      	strb	r2, [r3, #0]
 80077a8:	e02b      	b.n	8007802 <UART_SetConfig+0x22a>
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	4a5c      	ldr	r2, [pc, #368]	@ (8007920 <UART_SetConfig+0x348>)
 80077b0:	4293      	cmp	r3, r2
 80077b2:	d104      	bne.n	80077be <UART_SetConfig+0x1e6>
 80077b4:	231f      	movs	r3, #31
 80077b6:	18fb      	adds	r3, r7, r3
 80077b8:	2200      	movs	r2, #0
 80077ba:	701a      	strb	r2, [r3, #0]
 80077bc:	e021      	b.n	8007802 <UART_SetConfig+0x22a>
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	4a58      	ldr	r2, [pc, #352]	@ (8007924 <UART_SetConfig+0x34c>)
 80077c4:	4293      	cmp	r3, r2
 80077c6:	d104      	bne.n	80077d2 <UART_SetConfig+0x1fa>
 80077c8:	231f      	movs	r3, #31
 80077ca:	18fb      	adds	r3, r7, r3
 80077cc:	2200      	movs	r2, #0
 80077ce:	701a      	strb	r2, [r3, #0]
 80077d0:	e017      	b.n	8007802 <UART_SetConfig+0x22a>
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	4a54      	ldr	r2, [pc, #336]	@ (8007928 <UART_SetConfig+0x350>)
 80077d8:	4293      	cmp	r3, r2
 80077da:	d104      	bne.n	80077e6 <UART_SetConfig+0x20e>
 80077dc:	231f      	movs	r3, #31
 80077de:	18fb      	adds	r3, r7, r3
 80077e0:	2200      	movs	r2, #0
 80077e2:	701a      	strb	r2, [r3, #0]
 80077e4:	e00d      	b.n	8007802 <UART_SetConfig+0x22a>
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	4a50      	ldr	r2, [pc, #320]	@ (800792c <UART_SetConfig+0x354>)
 80077ec:	4293      	cmp	r3, r2
 80077ee:	d104      	bne.n	80077fa <UART_SetConfig+0x222>
 80077f0:	231f      	movs	r3, #31
 80077f2:	18fb      	adds	r3, r7, r3
 80077f4:	2200      	movs	r2, #0
 80077f6:	701a      	strb	r2, [r3, #0]
 80077f8:	e003      	b.n	8007802 <UART_SetConfig+0x22a>
 80077fa:	231f      	movs	r3, #31
 80077fc:	18fb      	adds	r3, r7, r3
 80077fe:	2210      	movs	r2, #16
 8007800:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	69da      	ldr	r2, [r3, #28]
 8007806:	2380      	movs	r3, #128	@ 0x80
 8007808:	021b      	lsls	r3, r3, #8
 800780a:	429a      	cmp	r2, r3
 800780c:	d15c      	bne.n	80078c8 <UART_SetConfig+0x2f0>
  {
    switch (clocksource)
 800780e:	231f      	movs	r3, #31
 8007810:	18fb      	adds	r3, r7, r3
 8007812:	781b      	ldrb	r3, [r3, #0]
 8007814:	2b08      	cmp	r3, #8
 8007816:	d015      	beq.n	8007844 <UART_SetConfig+0x26c>
 8007818:	dc18      	bgt.n	800784c <UART_SetConfig+0x274>
 800781a:	2b04      	cmp	r3, #4
 800781c:	d00d      	beq.n	800783a <UART_SetConfig+0x262>
 800781e:	dc15      	bgt.n	800784c <UART_SetConfig+0x274>
 8007820:	2b00      	cmp	r3, #0
 8007822:	d002      	beq.n	800782a <UART_SetConfig+0x252>
 8007824:	2b02      	cmp	r3, #2
 8007826:	d005      	beq.n	8007834 <UART_SetConfig+0x25c>
 8007828:	e010      	b.n	800784c <UART_SetConfig+0x274>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800782a:	f7fe f995 	bl	8005b58 <HAL_RCC_GetPCLK1Freq>
 800782e:	0003      	movs	r3, r0
 8007830:	61bb      	str	r3, [r7, #24]
        break;
 8007832:	e012      	b.n	800785a <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007834:	4b3e      	ldr	r3, [pc, #248]	@ (8007930 <UART_SetConfig+0x358>)
 8007836:	61bb      	str	r3, [r7, #24]
        break;
 8007838:	e00f      	b.n	800785a <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800783a:	f7fe f911 	bl	8005a60 <HAL_RCC_GetSysClockFreq>
 800783e:	0003      	movs	r3, r0
 8007840:	61bb      	str	r3, [r7, #24]
        break;
 8007842:	e00a      	b.n	800785a <UART_SetConfig+0x282>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007844:	2380      	movs	r3, #128	@ 0x80
 8007846:	021b      	lsls	r3, r3, #8
 8007848:	61bb      	str	r3, [r7, #24]
        break;
 800784a:	e006      	b.n	800785a <UART_SetConfig+0x282>
      default:
        pclk = 0U;
 800784c:	2300      	movs	r3, #0
 800784e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007850:	231e      	movs	r3, #30
 8007852:	18fb      	adds	r3, r7, r3
 8007854:	2201      	movs	r2, #1
 8007856:	701a      	strb	r2, [r3, #0]
        break;
 8007858:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800785a:	69bb      	ldr	r3, [r7, #24]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d100      	bne.n	8007862 <UART_SetConfig+0x28a>
 8007860:	e095      	b.n	800798e <UART_SetConfig+0x3b6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007862:	69bb      	ldr	r3, [r7, #24]
 8007864:	005a      	lsls	r2, r3, #1
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	685b      	ldr	r3, [r3, #4]
 800786a:	085b      	lsrs	r3, r3, #1
 800786c:	18d2      	adds	r2, r2, r3
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	685b      	ldr	r3, [r3, #4]
 8007872:	0019      	movs	r1, r3
 8007874:	0010      	movs	r0, r2
 8007876:	f7f8 fc51 	bl	800011c <__udivsi3>
 800787a:	0003      	movs	r3, r0
 800787c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800787e:	693b      	ldr	r3, [r7, #16]
 8007880:	2b0f      	cmp	r3, #15
 8007882:	d91c      	bls.n	80078be <UART_SetConfig+0x2e6>
 8007884:	693a      	ldr	r2, [r7, #16]
 8007886:	2380      	movs	r3, #128	@ 0x80
 8007888:	025b      	lsls	r3, r3, #9
 800788a:	429a      	cmp	r2, r3
 800788c:	d217      	bcs.n	80078be <UART_SetConfig+0x2e6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800788e:	693b      	ldr	r3, [r7, #16]
 8007890:	b29a      	uxth	r2, r3
 8007892:	200e      	movs	r0, #14
 8007894:	183b      	adds	r3, r7, r0
 8007896:	210f      	movs	r1, #15
 8007898:	438a      	bics	r2, r1
 800789a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800789c:	693b      	ldr	r3, [r7, #16]
 800789e:	085b      	lsrs	r3, r3, #1
 80078a0:	b29b      	uxth	r3, r3
 80078a2:	2207      	movs	r2, #7
 80078a4:	4013      	ands	r3, r2
 80078a6:	b299      	uxth	r1, r3
 80078a8:	183b      	adds	r3, r7, r0
 80078aa:	183a      	adds	r2, r7, r0
 80078ac:	8812      	ldrh	r2, [r2, #0]
 80078ae:	430a      	orrs	r2, r1
 80078b0:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	183a      	adds	r2, r7, r0
 80078b8:	8812      	ldrh	r2, [r2, #0]
 80078ba:	60da      	str	r2, [r3, #12]
 80078bc:	e067      	b.n	800798e <UART_SetConfig+0x3b6>
      }
      else
      {
        ret = HAL_ERROR;
 80078be:	231e      	movs	r3, #30
 80078c0:	18fb      	adds	r3, r7, r3
 80078c2:	2201      	movs	r2, #1
 80078c4:	701a      	strb	r2, [r3, #0]
 80078c6:	e062      	b.n	800798e <UART_SetConfig+0x3b6>
      }
    }
  }
  else
  {
    switch (clocksource)
 80078c8:	231f      	movs	r3, #31
 80078ca:	18fb      	adds	r3, r7, r3
 80078cc:	781b      	ldrb	r3, [r3, #0]
 80078ce:	2b08      	cmp	r3, #8
 80078d0:	d030      	beq.n	8007934 <UART_SetConfig+0x35c>
 80078d2:	dc33      	bgt.n	800793c <UART_SetConfig+0x364>
 80078d4:	2b04      	cmp	r3, #4
 80078d6:	d00d      	beq.n	80078f4 <UART_SetConfig+0x31c>
 80078d8:	dc30      	bgt.n	800793c <UART_SetConfig+0x364>
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d002      	beq.n	80078e4 <UART_SetConfig+0x30c>
 80078de:	2b02      	cmp	r3, #2
 80078e0:	d005      	beq.n	80078ee <UART_SetConfig+0x316>
 80078e2:	e02b      	b.n	800793c <UART_SetConfig+0x364>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80078e4:	f7fe f938 	bl	8005b58 <HAL_RCC_GetPCLK1Freq>
 80078e8:	0003      	movs	r3, r0
 80078ea:	61bb      	str	r3, [r7, #24]
        break;
 80078ec:	e02d      	b.n	800794a <UART_SetConfig+0x372>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80078ee:	4b10      	ldr	r3, [pc, #64]	@ (8007930 <UART_SetConfig+0x358>)
 80078f0:	61bb      	str	r3, [r7, #24]
        break;
 80078f2:	e02a      	b.n	800794a <UART_SetConfig+0x372>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80078f4:	f7fe f8b4 	bl	8005a60 <HAL_RCC_GetSysClockFreq>
 80078f8:	0003      	movs	r3, r0
 80078fa:	61bb      	str	r3, [r7, #24]
        break;
 80078fc:	e025      	b.n	800794a <UART_SetConfig+0x372>
 80078fe:	46c0      	nop			@ (mov r8, r8)
 8007900:	efff69f3 	.word	0xefff69f3
 8007904:	ffffcfff 	.word	0xffffcfff
 8007908:	fffff4ff 	.word	0xfffff4ff
 800790c:	40013800 	.word	0x40013800
 8007910:	40021000 	.word	0x40021000
 8007914:	40004400 	.word	0x40004400
 8007918:	40004800 	.word	0x40004800
 800791c:	40004c00 	.word	0x40004c00
 8007920:	40005000 	.word	0x40005000
 8007924:	40011400 	.word	0x40011400
 8007928:	40011800 	.word	0x40011800
 800792c:	40011c00 	.word	0x40011c00
 8007930:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007934:	2380      	movs	r3, #128	@ 0x80
 8007936:	021b      	lsls	r3, r3, #8
 8007938:	61bb      	str	r3, [r7, #24]
        break;
 800793a:	e006      	b.n	800794a <UART_SetConfig+0x372>
      default:
        pclk = 0U;
 800793c:	2300      	movs	r3, #0
 800793e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007940:	231e      	movs	r3, #30
 8007942:	18fb      	adds	r3, r7, r3
 8007944:	2201      	movs	r2, #1
 8007946:	701a      	strb	r2, [r3, #0]
        break;
 8007948:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800794a:	69bb      	ldr	r3, [r7, #24]
 800794c:	2b00      	cmp	r3, #0
 800794e:	d01e      	beq.n	800798e <UART_SetConfig+0x3b6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	685b      	ldr	r3, [r3, #4]
 8007954:	085a      	lsrs	r2, r3, #1
 8007956:	69bb      	ldr	r3, [r7, #24]
 8007958:	18d2      	adds	r2, r2, r3
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	685b      	ldr	r3, [r3, #4]
 800795e:	0019      	movs	r1, r3
 8007960:	0010      	movs	r0, r2
 8007962:	f7f8 fbdb 	bl	800011c <__udivsi3>
 8007966:	0003      	movs	r3, r0
 8007968:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800796a:	693b      	ldr	r3, [r7, #16]
 800796c:	2b0f      	cmp	r3, #15
 800796e:	d90a      	bls.n	8007986 <UART_SetConfig+0x3ae>
 8007970:	693a      	ldr	r2, [r7, #16]
 8007972:	2380      	movs	r3, #128	@ 0x80
 8007974:	025b      	lsls	r3, r3, #9
 8007976:	429a      	cmp	r2, r3
 8007978:	d205      	bcs.n	8007986 <UART_SetConfig+0x3ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800797a:	693b      	ldr	r3, [r7, #16]
 800797c:	b29a      	uxth	r2, r3
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	60da      	str	r2, [r3, #12]
 8007984:	e003      	b.n	800798e <UART_SetConfig+0x3b6>
      }
      else
      {
        ret = HAL_ERROR;
 8007986:	231e      	movs	r3, #30
 8007988:	18fb      	adds	r3, r7, r3
 800798a:	2201      	movs	r2, #1
 800798c:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2200      	movs	r2, #0
 8007992:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2200      	movs	r2, #0
 8007998:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800799a:	231e      	movs	r3, #30
 800799c:	18fb      	adds	r3, r7, r3
 800799e:	781b      	ldrb	r3, [r3, #0]
}
 80079a0:	0018      	movs	r0, r3
 80079a2:	46bd      	mov	sp, r7
 80079a4:	b008      	add	sp, #32
 80079a6:	bd80      	pop	{r7, pc}

080079a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b082      	sub	sp, #8
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079b4:	2208      	movs	r2, #8
 80079b6:	4013      	ands	r3, r2
 80079b8:	d00b      	beq.n	80079d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	685b      	ldr	r3, [r3, #4]
 80079c0:	4a4a      	ldr	r2, [pc, #296]	@ (8007aec <UART_AdvFeatureConfig+0x144>)
 80079c2:	4013      	ands	r3, r2
 80079c4:	0019      	movs	r1, r3
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	430a      	orrs	r2, r1
 80079d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079d6:	2201      	movs	r2, #1
 80079d8:	4013      	ands	r3, r2
 80079da:	d00b      	beq.n	80079f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	685b      	ldr	r3, [r3, #4]
 80079e2:	4a43      	ldr	r2, [pc, #268]	@ (8007af0 <UART_AdvFeatureConfig+0x148>)
 80079e4:	4013      	ands	r3, r2
 80079e6:	0019      	movs	r1, r3
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	430a      	orrs	r2, r1
 80079f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079f8:	2202      	movs	r2, #2
 80079fa:	4013      	ands	r3, r2
 80079fc:	d00b      	beq.n	8007a16 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	685b      	ldr	r3, [r3, #4]
 8007a04:	4a3b      	ldr	r2, [pc, #236]	@ (8007af4 <UART_AdvFeatureConfig+0x14c>)
 8007a06:	4013      	ands	r3, r2
 8007a08:	0019      	movs	r1, r3
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	430a      	orrs	r2, r1
 8007a14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a1a:	2204      	movs	r2, #4
 8007a1c:	4013      	ands	r3, r2
 8007a1e:	d00b      	beq.n	8007a38 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	685b      	ldr	r3, [r3, #4]
 8007a26:	4a34      	ldr	r2, [pc, #208]	@ (8007af8 <UART_AdvFeatureConfig+0x150>)
 8007a28:	4013      	ands	r3, r2
 8007a2a:	0019      	movs	r1, r3
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	430a      	orrs	r2, r1
 8007a36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a3c:	2210      	movs	r2, #16
 8007a3e:	4013      	ands	r3, r2
 8007a40:	d00b      	beq.n	8007a5a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	689b      	ldr	r3, [r3, #8]
 8007a48:	4a2c      	ldr	r2, [pc, #176]	@ (8007afc <UART_AdvFeatureConfig+0x154>)
 8007a4a:	4013      	ands	r3, r2
 8007a4c:	0019      	movs	r1, r3
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	430a      	orrs	r2, r1
 8007a58:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a5e:	2220      	movs	r2, #32
 8007a60:	4013      	ands	r3, r2
 8007a62:	d00b      	beq.n	8007a7c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	689b      	ldr	r3, [r3, #8]
 8007a6a:	4a25      	ldr	r2, [pc, #148]	@ (8007b00 <UART_AdvFeatureConfig+0x158>)
 8007a6c:	4013      	ands	r3, r2
 8007a6e:	0019      	movs	r1, r3
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	430a      	orrs	r2, r1
 8007a7a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a80:	2240      	movs	r2, #64	@ 0x40
 8007a82:	4013      	ands	r3, r2
 8007a84:	d01d      	beq.n	8007ac2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	685b      	ldr	r3, [r3, #4]
 8007a8c:	4a1d      	ldr	r2, [pc, #116]	@ (8007b04 <UART_AdvFeatureConfig+0x15c>)
 8007a8e:	4013      	ands	r3, r2
 8007a90:	0019      	movs	r1, r3
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	430a      	orrs	r2, r1
 8007a9c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007aa2:	2380      	movs	r3, #128	@ 0x80
 8007aa4:	035b      	lsls	r3, r3, #13
 8007aa6:	429a      	cmp	r2, r3
 8007aa8:	d10b      	bne.n	8007ac2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	685b      	ldr	r3, [r3, #4]
 8007ab0:	4a15      	ldr	r2, [pc, #84]	@ (8007b08 <UART_AdvFeatureConfig+0x160>)
 8007ab2:	4013      	ands	r3, r2
 8007ab4:	0019      	movs	r1, r3
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	430a      	orrs	r2, r1
 8007ac0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ac6:	2280      	movs	r2, #128	@ 0x80
 8007ac8:	4013      	ands	r3, r2
 8007aca:	d00b      	beq.n	8007ae4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	685b      	ldr	r3, [r3, #4]
 8007ad2:	4a0e      	ldr	r2, [pc, #56]	@ (8007b0c <UART_AdvFeatureConfig+0x164>)
 8007ad4:	4013      	ands	r3, r2
 8007ad6:	0019      	movs	r1, r3
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	430a      	orrs	r2, r1
 8007ae2:	605a      	str	r2, [r3, #4]
  }
}
 8007ae4:	46c0      	nop			@ (mov r8, r8)
 8007ae6:	46bd      	mov	sp, r7
 8007ae8:	b002      	add	sp, #8
 8007aea:	bd80      	pop	{r7, pc}
 8007aec:	ffff7fff 	.word	0xffff7fff
 8007af0:	fffdffff 	.word	0xfffdffff
 8007af4:	fffeffff 	.word	0xfffeffff
 8007af8:	fffbffff 	.word	0xfffbffff
 8007afc:	ffffefff 	.word	0xffffefff
 8007b00:	ffffdfff 	.word	0xffffdfff
 8007b04:	ffefffff 	.word	0xffefffff
 8007b08:	ff9fffff 	.word	0xff9fffff
 8007b0c:	fff7ffff 	.word	0xfff7ffff

08007b10 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007b10:	b580      	push	{r7, lr}
 8007b12:	b092      	sub	sp, #72	@ 0x48
 8007b14:	af02      	add	r7, sp, #8
 8007b16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2284      	movs	r2, #132	@ 0x84
 8007b1c:	2100      	movs	r1, #0
 8007b1e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007b20:	f7fc fb3a 	bl	8004198 <HAL_GetTick>
 8007b24:	0003      	movs	r3, r0
 8007b26:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	2208      	movs	r2, #8
 8007b30:	4013      	ands	r3, r2
 8007b32:	2b08      	cmp	r3, #8
 8007b34:	d12c      	bne.n	8007b90 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007b36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b38:	2280      	movs	r2, #128	@ 0x80
 8007b3a:	0391      	lsls	r1, r2, #14
 8007b3c:	6878      	ldr	r0, [r7, #4]
 8007b3e:	4a46      	ldr	r2, [pc, #280]	@ (8007c58 <UART_CheckIdleState+0x148>)
 8007b40:	9200      	str	r2, [sp, #0]
 8007b42:	2200      	movs	r2, #0
 8007b44:	f000 f88c 	bl	8007c60 <UART_WaitOnFlagUntilTimeout>
 8007b48:	1e03      	subs	r3, r0, #0
 8007b4a:	d021      	beq.n	8007b90 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007b4c:	f3ef 8310 	mrs	r3, PRIMASK
 8007b50:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8007b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007b54:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007b56:	2301      	movs	r3, #1
 8007b58:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b5c:	f383 8810 	msr	PRIMASK, r3
}
 8007b60:	46c0      	nop			@ (mov r8, r8)
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	681a      	ldr	r2, [r3, #0]
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	2180      	movs	r1, #128	@ 0x80
 8007b6e:	438a      	bics	r2, r1
 8007b70:	601a      	str	r2, [r3, #0]
 8007b72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007b74:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007b76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007b78:	f383 8810 	msr	PRIMASK, r3
}
 8007b7c:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	2220      	movs	r2, #32
 8007b82:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2278      	movs	r2, #120	@ 0x78
 8007b88:	2100      	movs	r1, #0
 8007b8a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007b8c:	2303      	movs	r3, #3
 8007b8e:	e05f      	b.n	8007c50 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	2204      	movs	r2, #4
 8007b98:	4013      	ands	r3, r2
 8007b9a:	2b04      	cmp	r3, #4
 8007b9c:	d146      	bne.n	8007c2c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007b9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ba0:	2280      	movs	r2, #128	@ 0x80
 8007ba2:	03d1      	lsls	r1, r2, #15
 8007ba4:	6878      	ldr	r0, [r7, #4]
 8007ba6:	4a2c      	ldr	r2, [pc, #176]	@ (8007c58 <UART_CheckIdleState+0x148>)
 8007ba8:	9200      	str	r2, [sp, #0]
 8007baa:	2200      	movs	r2, #0
 8007bac:	f000 f858 	bl	8007c60 <UART_WaitOnFlagUntilTimeout>
 8007bb0:	1e03      	subs	r3, r0, #0
 8007bb2:	d03b      	beq.n	8007c2c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007bb4:	f3ef 8310 	mrs	r3, PRIMASK
 8007bb8:	60fb      	str	r3, [r7, #12]
  return(result);
 8007bba:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007bbc:	637b      	str	r3, [r7, #52]	@ 0x34
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007bc2:	693b      	ldr	r3, [r7, #16]
 8007bc4:	f383 8810 	msr	PRIMASK, r3
}
 8007bc8:	46c0      	nop			@ (mov r8, r8)
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	681a      	ldr	r2, [r3, #0]
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	4921      	ldr	r1, [pc, #132]	@ (8007c5c <UART_CheckIdleState+0x14c>)
 8007bd6:	400a      	ands	r2, r1
 8007bd8:	601a      	str	r2, [r3, #0]
 8007bda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bdc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007bde:	697b      	ldr	r3, [r7, #20]
 8007be0:	f383 8810 	msr	PRIMASK, r3
}
 8007be4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007be6:	f3ef 8310 	mrs	r3, PRIMASK
 8007bea:	61bb      	str	r3, [r7, #24]
  return(result);
 8007bec:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bee:	633b      	str	r3, [r7, #48]	@ 0x30
 8007bf0:	2301      	movs	r3, #1
 8007bf2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007bf4:	69fb      	ldr	r3, [r7, #28]
 8007bf6:	f383 8810 	msr	PRIMASK, r3
}
 8007bfa:	46c0      	nop			@ (mov r8, r8)
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	689a      	ldr	r2, [r3, #8]
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	2101      	movs	r1, #1
 8007c08:	438a      	bics	r2, r1
 8007c0a:	609a      	str	r2, [r3, #8]
 8007c0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c0e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007c10:	6a3b      	ldr	r3, [r7, #32]
 8007c12:	f383 8810 	msr	PRIMASK, r3
}
 8007c16:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	2280      	movs	r2, #128	@ 0x80
 8007c1c:	2120      	movs	r1, #32
 8007c1e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	2278      	movs	r2, #120	@ 0x78
 8007c24:	2100      	movs	r1, #0
 8007c26:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007c28:	2303      	movs	r3, #3
 8007c2a:	e011      	b.n	8007c50 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	2220      	movs	r2, #32
 8007c30:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2280      	movs	r2, #128	@ 0x80
 8007c36:	2120      	movs	r1, #32
 8007c38:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2200      	movs	r2, #0
 8007c44:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	2278      	movs	r2, #120	@ 0x78
 8007c4a:	2100      	movs	r1, #0
 8007c4c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007c4e:	2300      	movs	r3, #0
}
 8007c50:	0018      	movs	r0, r3
 8007c52:	46bd      	mov	sp, r7
 8007c54:	b010      	add	sp, #64	@ 0x40
 8007c56:	bd80      	pop	{r7, pc}
 8007c58:	01ffffff 	.word	0x01ffffff
 8007c5c:	fffffedf 	.word	0xfffffedf

08007c60 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007c60:	b580      	push	{r7, lr}
 8007c62:	b084      	sub	sp, #16
 8007c64:	af00      	add	r7, sp, #0
 8007c66:	60f8      	str	r0, [r7, #12]
 8007c68:	60b9      	str	r1, [r7, #8]
 8007c6a:	603b      	str	r3, [r7, #0]
 8007c6c:	1dfb      	adds	r3, r7, #7
 8007c6e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c70:	e051      	b.n	8007d16 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c72:	69bb      	ldr	r3, [r7, #24]
 8007c74:	3301      	adds	r3, #1
 8007c76:	d04e      	beq.n	8007d16 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c78:	f7fc fa8e 	bl	8004198 <HAL_GetTick>
 8007c7c:	0002      	movs	r2, r0
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	1ad3      	subs	r3, r2, r3
 8007c82:	69ba      	ldr	r2, [r7, #24]
 8007c84:	429a      	cmp	r2, r3
 8007c86:	d302      	bcc.n	8007c8e <UART_WaitOnFlagUntilTimeout+0x2e>
 8007c88:	69bb      	ldr	r3, [r7, #24]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d101      	bne.n	8007c92 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8007c8e:	2303      	movs	r3, #3
 8007c90:	e051      	b.n	8007d36 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	681b      	ldr	r3, [r3, #0]
 8007c98:	2204      	movs	r2, #4
 8007c9a:	4013      	ands	r3, r2
 8007c9c:	d03b      	beq.n	8007d16 <UART_WaitOnFlagUntilTimeout+0xb6>
 8007c9e:	68bb      	ldr	r3, [r7, #8]
 8007ca0:	2b80      	cmp	r3, #128	@ 0x80
 8007ca2:	d038      	beq.n	8007d16 <UART_WaitOnFlagUntilTimeout+0xb6>
 8007ca4:	68bb      	ldr	r3, [r7, #8]
 8007ca6:	2b40      	cmp	r3, #64	@ 0x40
 8007ca8:	d035      	beq.n	8007d16 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	69db      	ldr	r3, [r3, #28]
 8007cb0:	2208      	movs	r2, #8
 8007cb2:	4013      	ands	r3, r2
 8007cb4:	2b08      	cmp	r3, #8
 8007cb6:	d111      	bne.n	8007cdc <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	2208      	movs	r2, #8
 8007cbe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	0018      	movs	r0, r3
 8007cc4:	f000 f83c 	bl	8007d40 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	2284      	movs	r2, #132	@ 0x84
 8007ccc:	2108      	movs	r1, #8
 8007cce:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	2278      	movs	r2, #120	@ 0x78
 8007cd4:	2100      	movs	r1, #0
 8007cd6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8007cd8:	2301      	movs	r3, #1
 8007cda:	e02c      	b.n	8007d36 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	69da      	ldr	r2, [r3, #28]
 8007ce2:	2380      	movs	r3, #128	@ 0x80
 8007ce4:	011b      	lsls	r3, r3, #4
 8007ce6:	401a      	ands	r2, r3
 8007ce8:	2380      	movs	r3, #128	@ 0x80
 8007cea:	011b      	lsls	r3, r3, #4
 8007cec:	429a      	cmp	r2, r3
 8007cee:	d112      	bne.n	8007d16 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	2280      	movs	r2, #128	@ 0x80
 8007cf6:	0112      	lsls	r2, r2, #4
 8007cf8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	0018      	movs	r0, r3
 8007cfe:	f000 f81f 	bl	8007d40 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	2284      	movs	r2, #132	@ 0x84
 8007d06:	2120      	movs	r1, #32
 8007d08:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	2278      	movs	r2, #120	@ 0x78
 8007d0e:	2100      	movs	r1, #0
 8007d10:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8007d12:	2303      	movs	r3, #3
 8007d14:	e00f      	b.n	8007d36 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	69db      	ldr	r3, [r3, #28]
 8007d1c:	68ba      	ldr	r2, [r7, #8]
 8007d1e:	4013      	ands	r3, r2
 8007d20:	68ba      	ldr	r2, [r7, #8]
 8007d22:	1ad3      	subs	r3, r2, r3
 8007d24:	425a      	negs	r2, r3
 8007d26:	4153      	adcs	r3, r2
 8007d28:	b2db      	uxtb	r3, r3
 8007d2a:	001a      	movs	r2, r3
 8007d2c:	1dfb      	adds	r3, r7, #7
 8007d2e:	781b      	ldrb	r3, [r3, #0]
 8007d30:	429a      	cmp	r2, r3
 8007d32:	d09e      	beq.n	8007c72 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007d34:	2300      	movs	r3, #0
}
 8007d36:	0018      	movs	r0, r3
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	b004      	add	sp, #16
 8007d3c:	bd80      	pop	{r7, pc}
	...

08007d40 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b08e      	sub	sp, #56	@ 0x38
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007d48:	f3ef 8310 	mrs	r3, PRIMASK
 8007d4c:	617b      	str	r3, [r7, #20]
  return(result);
 8007d4e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007d50:	637b      	str	r3, [r7, #52]	@ 0x34
 8007d52:	2301      	movs	r3, #1
 8007d54:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007d56:	69bb      	ldr	r3, [r7, #24]
 8007d58:	f383 8810 	msr	PRIMASK, r3
}
 8007d5c:	46c0      	nop			@ (mov r8, r8)
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	681a      	ldr	r2, [r3, #0]
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	4926      	ldr	r1, [pc, #152]	@ (8007e04 <UART_EndRxTransfer+0xc4>)
 8007d6a:	400a      	ands	r2, r1
 8007d6c:	601a      	str	r2, [r3, #0]
 8007d6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d70:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007d72:	69fb      	ldr	r3, [r7, #28]
 8007d74:	f383 8810 	msr	PRIMASK, r3
}
 8007d78:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007d7a:	f3ef 8310 	mrs	r3, PRIMASK
 8007d7e:	623b      	str	r3, [r7, #32]
  return(result);
 8007d80:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d82:	633b      	str	r3, [r7, #48]	@ 0x30
 8007d84:	2301      	movs	r3, #1
 8007d86:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d8a:	f383 8810 	msr	PRIMASK, r3
}
 8007d8e:	46c0      	nop			@ (mov r8, r8)
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	689a      	ldr	r2, [r3, #8]
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	2101      	movs	r1, #1
 8007d9c:	438a      	bics	r2, r1
 8007d9e:	609a      	str	r2, [r3, #8]
 8007da0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007da2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007da4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007da6:	f383 8810 	msr	PRIMASK, r3
}
 8007daa:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007db0:	2b01      	cmp	r3, #1
 8007db2:	d118      	bne.n	8007de6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007db4:	f3ef 8310 	mrs	r3, PRIMASK
 8007db8:	60bb      	str	r3, [r7, #8]
  return(result);
 8007dba:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007dbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007dbe:	2301      	movs	r3, #1
 8007dc0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	f383 8810 	msr	PRIMASK, r3
}
 8007dc8:	46c0      	nop			@ (mov r8, r8)
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	681a      	ldr	r2, [r3, #0]
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	2110      	movs	r1, #16
 8007dd6:	438a      	bics	r2, r1
 8007dd8:	601a      	str	r2, [r3, #0]
 8007dda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ddc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007dde:	693b      	ldr	r3, [r7, #16]
 8007de0:	f383 8810 	msr	PRIMASK, r3
}
 8007de4:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2280      	movs	r2, #128	@ 0x80
 8007dea:	2120      	movs	r1, #32
 8007dec:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	2200      	movs	r2, #0
 8007df2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2200      	movs	r2, #0
 8007df8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007dfa:	46c0      	nop			@ (mov r8, r8)
 8007dfc:	46bd      	mov	sp, r7
 8007dfe:	b00e      	add	sp, #56	@ 0x38
 8007e00:	bd80      	pop	{r7, pc}
 8007e02:	46c0      	nop			@ (mov r8, r8)
 8007e04:	fffffedf 	.word	0xfffffedf

08007e08 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b084      	sub	sp, #16
 8007e0c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007e0e:	f3ef 8305 	mrs	r3, IPSR
 8007e12:	60bb      	str	r3, [r7, #8]
  return(result);
 8007e14:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d109      	bne.n	8007e2e <osKernelInitialize+0x26>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e1a:	f3ef 8310 	mrs	r3, PRIMASK
 8007e1e:	607b      	str	r3, [r7, #4]
  return(result);
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d007      	beq.n	8007e36 <osKernelInitialize+0x2e>
 8007e26:	4b0d      	ldr	r3, [pc, #52]	@ (8007e5c <osKernelInitialize+0x54>)
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	2b02      	cmp	r3, #2
 8007e2c:	d103      	bne.n	8007e36 <osKernelInitialize+0x2e>
    stat = osErrorISR;
 8007e2e:	2306      	movs	r3, #6
 8007e30:	425b      	negs	r3, r3
 8007e32:	60fb      	str	r3, [r7, #12]
 8007e34:	e00c      	b.n	8007e50 <osKernelInitialize+0x48>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007e36:	4b09      	ldr	r3, [pc, #36]	@ (8007e5c <osKernelInitialize+0x54>)
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d105      	bne.n	8007e4a <osKernelInitialize+0x42>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8007e3e:	4b07      	ldr	r3, [pc, #28]	@ (8007e5c <osKernelInitialize+0x54>)
 8007e40:	2201      	movs	r2, #1
 8007e42:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007e44:	2300      	movs	r3, #0
 8007e46:	60fb      	str	r3, [r7, #12]
 8007e48:	e002      	b.n	8007e50 <osKernelInitialize+0x48>
    } else {
      stat = osError;
 8007e4a:	2301      	movs	r3, #1
 8007e4c:	425b      	negs	r3, r3
 8007e4e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8007e50:	68fb      	ldr	r3, [r7, #12]
}
 8007e52:	0018      	movs	r0, r3
 8007e54:	46bd      	mov	sp, r7
 8007e56:	b004      	add	sp, #16
 8007e58:	bd80      	pop	{r7, pc}
 8007e5a:	46c0      	nop			@ (mov r8, r8)
 8007e5c:	200006c4 	.word	0x200006c4

08007e60 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b084      	sub	sp, #16
 8007e64:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007e66:	f3ef 8305 	mrs	r3, IPSR
 8007e6a:	60bb      	str	r3, [r7, #8]
  return(result);
 8007e6c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d109      	bne.n	8007e86 <osKernelStart+0x26>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007e72:	f3ef 8310 	mrs	r3, PRIMASK
 8007e76:	607b      	str	r3, [r7, #4]
  return(result);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d007      	beq.n	8007e8e <osKernelStart+0x2e>
 8007e7e:	4b0e      	ldr	r3, [pc, #56]	@ (8007eb8 <osKernelStart+0x58>)
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	2b02      	cmp	r3, #2
 8007e84:	d103      	bne.n	8007e8e <osKernelStart+0x2e>
    stat = osErrorISR;
 8007e86:	2306      	movs	r3, #6
 8007e88:	425b      	negs	r3, r3
 8007e8a:	60fb      	str	r3, [r7, #12]
 8007e8c:	e00e      	b.n	8007eac <osKernelStart+0x4c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007e8e:	4b0a      	ldr	r3, [pc, #40]	@ (8007eb8 <osKernelStart+0x58>)
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	2b01      	cmp	r3, #1
 8007e94:	d107      	bne.n	8007ea6 <osKernelStart+0x46>
      KernelState = osKernelRunning;
 8007e96:	4b08      	ldr	r3, [pc, #32]	@ (8007eb8 <osKernelStart+0x58>)
 8007e98:	2202      	movs	r2, #2
 8007e9a:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8007e9c:	f000 ff92 	bl	8008dc4 <vTaskStartScheduler>
      stat = osOK;
 8007ea0:	2300      	movs	r3, #0
 8007ea2:	60fb      	str	r3, [r7, #12]
 8007ea4:	e002      	b.n	8007eac <osKernelStart+0x4c>
    } else {
      stat = osError;
 8007ea6:	2301      	movs	r3, #1
 8007ea8:	425b      	negs	r3, r3
 8007eaa:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8007eac:	68fb      	ldr	r3, [r7, #12]
}
 8007eae:	0018      	movs	r0, r3
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	b004      	add	sp, #16
 8007eb4:	bd80      	pop	{r7, pc}
 8007eb6:	46c0      	nop			@ (mov r8, r8)
 8007eb8:	200006c4 	.word	0x200006c4

08007ebc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007ebc:	b5b0      	push	{r4, r5, r7, lr}
 8007ebe:	b090      	sub	sp, #64	@ 0x40
 8007ec0:	af04      	add	r7, sp, #16
 8007ec2:	60f8      	str	r0, [r7, #12]
 8007ec4:	60b9      	str	r1, [r7, #8]
 8007ec6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007ec8:	2300      	movs	r3, #0
 8007eca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007ecc:	f3ef 8305 	mrs	r3, IPSR
 8007ed0:	61fb      	str	r3, [r7, #28]
  return(result);
 8007ed2:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d000      	beq.n	8007eda <osThreadNew+0x1e>
 8007ed8:	e090      	b.n	8007ffc <osThreadNew+0x140>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007eda:	f3ef 8310 	mrs	r3, PRIMASK
 8007ede:	61bb      	str	r3, [r7, #24]
  return(result);
 8007ee0:	69bb      	ldr	r3, [r7, #24]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d004      	beq.n	8007ef0 <osThreadNew+0x34>
 8007ee6:	4b48      	ldr	r3, [pc, #288]	@ (8008008 <osThreadNew+0x14c>)
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	2b02      	cmp	r3, #2
 8007eec:	d100      	bne.n	8007ef0 <osThreadNew+0x34>
 8007eee:	e085      	b.n	8007ffc <osThreadNew+0x140>
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d100      	bne.n	8007ef8 <osThreadNew+0x3c>
 8007ef6:	e081      	b.n	8007ffc <osThreadNew+0x140>
    stack = configMINIMAL_STACK_SIZE;
 8007ef8:	2380      	movs	r3, #128	@ 0x80
 8007efa:	62bb      	str	r3, [r7, #40]	@ 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8007efc:	2318      	movs	r3, #24
 8007efe:	627b      	str	r3, [r7, #36]	@ 0x24

    empty = '\0';
 8007f00:	2117      	movs	r1, #23
 8007f02:	187b      	adds	r3, r7, r1
 8007f04:	2200      	movs	r2, #0
 8007f06:	701a      	strb	r2, [r3, #0]
    name  = &empty;
 8007f08:	187b      	adds	r3, r7, r1
 8007f0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    mem   = -1;
 8007f0c:	2301      	movs	r3, #1
 8007f0e:	425b      	negs	r3, r3
 8007f10:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d044      	beq.n	8007fa2 <osThreadNew+0xe6>
      if (attr->name != NULL) {
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	2b00      	cmp	r3, #0
 8007f1e:	d002      	beq.n	8007f26 <osThreadNew+0x6a>
        name = attr->name;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	699b      	ldr	r3, [r3, #24]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d002      	beq.n	8007f34 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	699b      	ldr	r3, [r3, #24]
 8007f32:	627b      	str	r3, [r7, #36]	@ 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	d007      	beq.n	8007f4a <osThreadNew+0x8e>
 8007f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f3c:	2b38      	cmp	r3, #56	@ 0x38
 8007f3e:	d804      	bhi.n	8007f4a <osThreadNew+0x8e>
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	685b      	ldr	r3, [r3, #4]
 8007f44:	2201      	movs	r2, #1
 8007f46:	4013      	ands	r3, r2
 8007f48:	d001      	beq.n	8007f4e <osThreadNew+0x92>
        return (NULL);
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	e057      	b.n	8007ffe <osThreadNew+0x142>
      }

      if (attr->stack_size > 0U) {
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	695b      	ldr	r3, [r3, #20]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d003      	beq.n	8007f5e <osThreadNew+0xa2>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	695b      	ldr	r3, [r3, #20]
 8007f5a:	089b      	lsrs	r3, r3, #2
 8007f5c:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	689b      	ldr	r3, [r3, #8]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d00e      	beq.n	8007f84 <osThreadNew+0xc8>
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	68db      	ldr	r3, [r3, #12]
 8007f6a:	2b5b      	cmp	r3, #91	@ 0x5b
 8007f6c:	d90a      	bls.n	8007f84 <osThreadNew+0xc8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d006      	beq.n	8007f84 <osThreadNew+0xc8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	695b      	ldr	r3, [r3, #20]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d002      	beq.n	8007f84 <osThreadNew+0xc8>
        mem = 1;
 8007f7e:	2301      	movs	r3, #1
 8007f80:	623b      	str	r3, [r7, #32]
 8007f82:	e010      	b.n	8007fa6 <osThreadNew+0xea>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	689b      	ldr	r3, [r3, #8]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d10c      	bne.n	8007fa6 <osThreadNew+0xea>
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	68db      	ldr	r3, [r3, #12]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d108      	bne.n	8007fa6 <osThreadNew+0xea>
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	691b      	ldr	r3, [r3, #16]
 8007f98:	2b00      	cmp	r3, #0
 8007f9a:	d104      	bne.n	8007fa6 <osThreadNew+0xea>
          mem = 0;
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	623b      	str	r3, [r7, #32]
 8007fa0:	e001      	b.n	8007fa6 <osThreadNew+0xea>
        }
      }
    }
    else {
      mem = 0;
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8007fa6:	6a3b      	ldr	r3, [r7, #32]
 8007fa8:	2b01      	cmp	r3, #1
 8007faa:	d112      	bne.n	8007fd2 <osThreadNew+0x116>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	691a      	ldr	r2, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	689b      	ldr	r3, [r3, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007fb4:	68bd      	ldr	r5, [r7, #8]
 8007fb6:	6abc      	ldr	r4, [r7, #40]	@ 0x28
 8007fb8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007fba:	68f8      	ldr	r0, [r7, #12]
 8007fbc:	9302      	str	r3, [sp, #8]
 8007fbe:	9201      	str	r2, [sp, #4]
 8007fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fc2:	9300      	str	r3, [sp, #0]
 8007fc4:	002b      	movs	r3, r5
 8007fc6:	0022      	movs	r2, r4
 8007fc8:	f000 fd59 	bl	8008a7e <xTaskCreateStatic>
 8007fcc:	0003      	movs	r3, r0
 8007fce:	613b      	str	r3, [r7, #16]
 8007fd0:	e014      	b.n	8007ffc <osThreadNew+0x140>
    }
    else {
      if (mem == 0) {
 8007fd2:	6a3b      	ldr	r3, [r7, #32]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d111      	bne.n	8007ffc <osThreadNew+0x140>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007fd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fda:	b29a      	uxth	r2, r3
 8007fdc:	68bc      	ldr	r4, [r7, #8]
 8007fde:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007fe0:	68f8      	ldr	r0, [r7, #12]
 8007fe2:	2310      	movs	r3, #16
 8007fe4:	18fb      	adds	r3, r7, r3
 8007fe6:	9301      	str	r3, [sp, #4]
 8007fe8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fea:	9300      	str	r3, [sp, #0]
 8007fec:	0023      	movs	r3, r4
 8007fee:	f000 fd8c 	bl	8008b0a <xTaskCreate>
 8007ff2:	0003      	movs	r3, r0
 8007ff4:	2b01      	cmp	r3, #1
 8007ff6:	d001      	beq.n	8007ffc <osThreadNew+0x140>
          hTask = NULL;
 8007ff8:	2300      	movs	r3, #0
 8007ffa:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007ffc:	693b      	ldr	r3, [r7, #16]
}
 8007ffe:	0018      	movs	r0, r3
 8008000:	46bd      	mov	sp, r7
 8008002:	b00c      	add	sp, #48	@ 0x30
 8008004:	bdb0      	pop	{r4, r5, r7, pc}
 8008006:	46c0      	nop			@ (mov r8, r8)
 8008008:	200006c4 	.word	0x200006c4

0800800c <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800800c:	b580      	push	{r7, lr}
 800800e:	b086      	sub	sp, #24
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008014:	f3ef 8305 	mrs	r3, IPSR
 8008018:	613b      	str	r3, [r7, #16]
  return(result);
 800801a:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800801c:	2b00      	cmp	r3, #0
 800801e:	d109      	bne.n	8008034 <osDelay+0x28>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008020:	f3ef 8310 	mrs	r3, PRIMASK
 8008024:	60fb      	str	r3, [r7, #12]
  return(result);
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	2b00      	cmp	r3, #0
 800802a:	d007      	beq.n	800803c <osDelay+0x30>
 800802c:	4b0a      	ldr	r3, [pc, #40]	@ (8008058 <osDelay+0x4c>)
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	2b02      	cmp	r3, #2
 8008032:	d103      	bne.n	800803c <osDelay+0x30>
    stat = osErrorISR;
 8008034:	2306      	movs	r3, #6
 8008036:	425b      	negs	r3, r3
 8008038:	617b      	str	r3, [r7, #20]
 800803a:	e008      	b.n	800804e <osDelay+0x42>
  }
  else {
    stat = osOK;
 800803c:	2300      	movs	r3, #0
 800803e:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	2b00      	cmp	r3, #0
 8008044:	d003      	beq.n	800804e <osDelay+0x42>
      vTaskDelay(ticks);
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	0018      	movs	r0, r3
 800804a:	f000 fe95 	bl	8008d78 <vTaskDelay>
    }
  }

  return (stat);
 800804e:	697b      	ldr	r3, [r7, #20]
}
 8008050:	0018      	movs	r0, r3
 8008052:	46bd      	mov	sp, r7
 8008054:	b006      	add	sp, #24
 8008056:	bd80      	pop	{r7, pc}
 8008058:	200006c4 	.word	0x200006c4

0800805c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800805c:	b580      	push	{r7, lr}
 800805e:	b084      	sub	sp, #16
 8008060:	af00      	add	r7, sp, #0
 8008062:	60f8      	str	r0, [r7, #12]
 8008064:	60b9      	str	r1, [r7, #8]
 8008066:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	4a06      	ldr	r2, [pc, #24]	@ (8008084 <vApplicationGetIdleTaskMemory+0x28>)
 800806c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800806e:	68bb      	ldr	r3, [r7, #8]
 8008070:	4a05      	ldr	r2, [pc, #20]	@ (8008088 <vApplicationGetIdleTaskMemory+0x2c>)
 8008072:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2280      	movs	r2, #128	@ 0x80
 8008078:	601a      	str	r2, [r3, #0]
}
 800807a:	46c0      	nop			@ (mov r8, r8)
 800807c:	46bd      	mov	sp, r7
 800807e:	b004      	add	sp, #16
 8008080:	bd80      	pop	{r7, pc}
 8008082:	46c0      	nop			@ (mov r8, r8)
 8008084:	200006c8 	.word	0x200006c8
 8008088:	20000724 	.word	0x20000724

0800808c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800808c:	b580      	push	{r7, lr}
 800808e:	b084      	sub	sp, #16
 8008090:	af00      	add	r7, sp, #0
 8008092:	60f8      	str	r0, [r7, #12]
 8008094:	60b9      	str	r1, [r7, #8]
 8008096:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	4a06      	ldr	r2, [pc, #24]	@ (80080b4 <vApplicationGetTimerTaskMemory+0x28>)
 800809c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800809e:	68bb      	ldr	r3, [r7, #8]
 80080a0:	4a05      	ldr	r2, [pc, #20]	@ (80080b8 <vApplicationGetTimerTaskMemory+0x2c>)
 80080a2:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2280      	movs	r2, #128	@ 0x80
 80080a8:	0052      	lsls	r2, r2, #1
 80080aa:	601a      	str	r2, [r3, #0]
}
 80080ac:	46c0      	nop			@ (mov r8, r8)
 80080ae:	46bd      	mov	sp, r7
 80080b0:	b004      	add	sp, #16
 80080b2:	bd80      	pop	{r7, pc}
 80080b4:	20000924 	.word	0x20000924
 80080b8:	20000980 	.word	0x20000980

080080bc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80080bc:	b580      	push	{r7, lr}
 80080be:	b082      	sub	sp, #8
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	3308      	adds	r3, #8
 80080c8:	001a      	movs	r2, r3
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	2201      	movs	r2, #1
 80080d2:	4252      	negs	r2, r2
 80080d4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	3308      	adds	r3, #8
 80080da:	001a      	movs	r2, r3
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	3308      	adds	r3, #8
 80080e4:	001a      	movs	r2, r3
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	2200      	movs	r2, #0
 80080ee:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80080f0:	46c0      	nop			@ (mov r8, r8)
 80080f2:	46bd      	mov	sp, r7
 80080f4:	b002      	add	sp, #8
 80080f6:	bd80      	pop	{r7, pc}

080080f8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80080f8:	b580      	push	{r7, lr}
 80080fa:	b082      	sub	sp, #8
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2200      	movs	r2, #0
 8008104:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008106:	46c0      	nop			@ (mov r8, r8)
 8008108:	46bd      	mov	sp, r7
 800810a:	b002      	add	sp, #8
 800810c:	bd80      	pop	{r7, pc}

0800810e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800810e:	b580      	push	{r7, lr}
 8008110:	b084      	sub	sp, #16
 8008112:	af00      	add	r7, sp, #0
 8008114:	6078      	str	r0, [r7, #4]
 8008116:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	685b      	ldr	r3, [r3, #4]
 800811c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800811e:	683b      	ldr	r3, [r7, #0]
 8008120:	68fa      	ldr	r2, [r7, #12]
 8008122:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	689a      	ldr	r2, [r3, #8]
 8008128:	683b      	ldr	r3, [r7, #0]
 800812a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	689b      	ldr	r3, [r3, #8]
 8008130:	683a      	ldr	r2, [r7, #0]
 8008132:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	683a      	ldr	r2, [r7, #0]
 8008138:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800813a:	683b      	ldr	r3, [r7, #0]
 800813c:	687a      	ldr	r2, [r7, #4]
 800813e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	1c5a      	adds	r2, r3, #1
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	601a      	str	r2, [r3, #0]
}
 800814a:	46c0      	nop			@ (mov r8, r8)
 800814c:	46bd      	mov	sp, r7
 800814e:	b004      	add	sp, #16
 8008150:	bd80      	pop	{r7, pc}

08008152 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008152:	b580      	push	{r7, lr}
 8008154:	b084      	sub	sp, #16
 8008156:	af00      	add	r7, sp, #0
 8008158:	6078      	str	r0, [r7, #4]
 800815a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800815c:	683b      	ldr	r3, [r7, #0]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008162:	68bb      	ldr	r3, [r7, #8]
 8008164:	3301      	adds	r3, #1
 8008166:	d103      	bne.n	8008170 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	691b      	ldr	r3, [r3, #16]
 800816c:	60fb      	str	r3, [r7, #12]
 800816e:	e00c      	b.n	800818a <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	3308      	adds	r3, #8
 8008174:	60fb      	str	r3, [r7, #12]
 8008176:	e002      	b.n	800817e <vListInsert+0x2c>
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	685b      	ldr	r3, [r3, #4]
 800817c:	60fb      	str	r3, [r7, #12]
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	685b      	ldr	r3, [r3, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	68ba      	ldr	r2, [r7, #8]
 8008186:	429a      	cmp	r2, r3
 8008188:	d2f6      	bcs.n	8008178 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800818a:	68fb      	ldr	r3, [r7, #12]
 800818c:	685a      	ldr	r2, [r3, #4]
 800818e:	683b      	ldr	r3, [r7, #0]
 8008190:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008192:	683b      	ldr	r3, [r7, #0]
 8008194:	685b      	ldr	r3, [r3, #4]
 8008196:	683a      	ldr	r2, [r7, #0]
 8008198:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800819a:	683b      	ldr	r3, [r7, #0]
 800819c:	68fa      	ldr	r2, [r7, #12]
 800819e:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	683a      	ldr	r2, [r7, #0]
 80081a4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 80081a6:	683b      	ldr	r3, [r7, #0]
 80081a8:	687a      	ldr	r2, [r7, #4]
 80081aa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	1c5a      	adds	r2, r3, #1
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	601a      	str	r2, [r3, #0]
}
 80081b6:	46c0      	nop			@ (mov r8, r8)
 80081b8:	46bd      	mov	sp, r7
 80081ba:	b004      	add	sp, #16
 80081bc:	bd80      	pop	{r7, pc}

080081be <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80081be:	b580      	push	{r7, lr}
 80081c0:	b084      	sub	sp, #16
 80081c2:	af00      	add	r7, sp, #0
 80081c4:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	691b      	ldr	r3, [r3, #16]
 80081ca:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	685b      	ldr	r3, [r3, #4]
 80081d0:	687a      	ldr	r2, [r7, #4]
 80081d2:	6892      	ldr	r2, [r2, #8]
 80081d4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	689b      	ldr	r3, [r3, #8]
 80081da:	687a      	ldr	r2, [r7, #4]
 80081dc:	6852      	ldr	r2, [r2, #4]
 80081de:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	685b      	ldr	r3, [r3, #4]
 80081e4:	687a      	ldr	r2, [r7, #4]
 80081e6:	429a      	cmp	r2, r3
 80081e8:	d103      	bne.n	80081f2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	689a      	ldr	r2, [r3, #8]
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2200      	movs	r2, #0
 80081f6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	1e5a      	subs	r2, r3, #1
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	681b      	ldr	r3, [r3, #0]
}
 8008206:	0018      	movs	r0, r3
 8008208:	46bd      	mov	sp, r7
 800820a:	b004      	add	sp, #16
 800820c:	bd80      	pop	{r7, pc}

0800820e <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800820e:	b580      	push	{r7, lr}
 8008210:	b084      	sub	sp, #16
 8008212:	af00      	add	r7, sp, #0
 8008214:	6078      	str	r0, [r7, #4]
 8008216:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	2b00      	cmp	r3, #0
 8008220:	d102      	bne.n	8008228 <xQueueGenericReset+0x1a>
 8008222:	b672      	cpsid	i
 8008224:	46c0      	nop			@ (mov r8, r8)
 8008226:	e7fd      	b.n	8008224 <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 8008228:	f001 fe02 	bl	8009e30 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	681a      	ldr	r2, [r3, #0]
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008238:	434b      	muls	r3, r1
 800823a:	18d2      	adds	r2, r2, r3
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	2200      	movs	r2, #0
 8008244:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	681a      	ldr	r2, [r3, #0]
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	681a      	ldr	r2, [r3, #0]
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008256:	1e59      	subs	r1, r3, #1
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800825c:	434b      	muls	r3, r1
 800825e:	18d2      	adds	r2, r2, r3
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	2244      	movs	r2, #68	@ 0x44
 8008268:	21ff      	movs	r1, #255	@ 0xff
 800826a:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	2245      	movs	r2, #69	@ 0x45
 8008270:	21ff      	movs	r1, #255	@ 0xff
 8008272:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 8008274:	683b      	ldr	r3, [r7, #0]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d10d      	bne.n	8008296 <xQueueGenericReset+0x88>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	691b      	ldr	r3, [r3, #16]
 800827e:	2b00      	cmp	r3, #0
 8008280:	d013      	beq.n	80082aa <xQueueGenericReset+0x9c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	3310      	adds	r3, #16
 8008286:	0018      	movs	r0, r3
 8008288:	f000 ffe8 	bl	800925c <xTaskRemoveFromEventList>
 800828c:	1e03      	subs	r3, r0, #0
 800828e:	d00c      	beq.n	80082aa <xQueueGenericReset+0x9c>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008290:	f001 fdbe 	bl	8009e10 <vPortYield>
 8008294:	e009      	b.n	80082aa <xQueueGenericReset+0x9c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	3310      	adds	r3, #16
 800829a:	0018      	movs	r0, r3
 800829c:	f7ff ff0e 	bl	80080bc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	3324      	adds	r3, #36	@ 0x24
 80082a4:	0018      	movs	r0, r3
 80082a6:	f7ff ff09 	bl	80080bc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80082aa:	f001 fdd3 	bl	8009e54 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80082ae:	2301      	movs	r3, #1
}
 80082b0:	0018      	movs	r0, r3
 80082b2:	46bd      	mov	sp, r7
 80082b4:	b004      	add	sp, #16
 80082b6:	bd80      	pop	{r7, pc}

080082b8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80082b8:	b590      	push	{r4, r7, lr}
 80082ba:	b089      	sub	sp, #36	@ 0x24
 80082bc:	af02      	add	r7, sp, #8
 80082be:	60f8      	str	r0, [r7, #12]
 80082c0:	60b9      	str	r1, [r7, #8]
 80082c2:	607a      	str	r2, [r7, #4]
 80082c4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d102      	bne.n	80082d2 <xQueueGenericCreateStatic+0x1a>
 80082cc:	b672      	cpsid	i
 80082ce:	46c0      	nop			@ (mov r8, r8)
 80082d0:	e7fd      	b.n	80082ce <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80082d2:	683b      	ldr	r3, [r7, #0]
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d102      	bne.n	80082de <xQueueGenericCreateStatic+0x26>
 80082d8:	b672      	cpsid	i
 80082da:	46c0      	nop			@ (mov r8, r8)
 80082dc:	e7fd      	b.n	80082da <xQueueGenericCreateStatic+0x22>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d002      	beq.n	80082ea <xQueueGenericCreateStatic+0x32>
 80082e4:	68bb      	ldr	r3, [r7, #8]
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d001      	beq.n	80082ee <xQueueGenericCreateStatic+0x36>
 80082ea:	2301      	movs	r3, #1
 80082ec:	e000      	b.n	80082f0 <xQueueGenericCreateStatic+0x38>
 80082ee:	2300      	movs	r3, #0
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d102      	bne.n	80082fa <xQueueGenericCreateStatic+0x42>
 80082f4:	b672      	cpsid	i
 80082f6:	46c0      	nop			@ (mov r8, r8)
 80082f8:	e7fd      	b.n	80082f6 <xQueueGenericCreateStatic+0x3e>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d102      	bne.n	8008306 <xQueueGenericCreateStatic+0x4e>
 8008300:	68bb      	ldr	r3, [r7, #8]
 8008302:	2b00      	cmp	r3, #0
 8008304:	d101      	bne.n	800830a <xQueueGenericCreateStatic+0x52>
 8008306:	2301      	movs	r3, #1
 8008308:	e000      	b.n	800830c <xQueueGenericCreateStatic+0x54>
 800830a:	2300      	movs	r3, #0
 800830c:	2b00      	cmp	r3, #0
 800830e:	d102      	bne.n	8008316 <xQueueGenericCreateStatic+0x5e>
 8008310:	b672      	cpsid	i
 8008312:	46c0      	nop			@ (mov r8, r8)
 8008314:	e7fd      	b.n	8008312 <xQueueGenericCreateStatic+0x5a>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008316:	2350      	movs	r3, #80	@ 0x50
 8008318:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 800831a:	693b      	ldr	r3, [r7, #16]
 800831c:	2b50      	cmp	r3, #80	@ 0x50
 800831e:	d002      	beq.n	8008326 <xQueueGenericCreateStatic+0x6e>
 8008320:	b672      	cpsid	i
 8008322:	46c0      	nop			@ (mov r8, r8)
 8008324:	e7fd      	b.n	8008322 <xQueueGenericCreateStatic+0x6a>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 800832a:	697b      	ldr	r3, [r7, #20]
 800832c:	2b00      	cmp	r3, #0
 800832e:	d00e      	beq.n	800834e <xQueueGenericCreateStatic+0x96>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008330:	697b      	ldr	r3, [r7, #20]
 8008332:	2246      	movs	r2, #70	@ 0x46
 8008334:	2101      	movs	r1, #1
 8008336:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008338:	2328      	movs	r3, #40	@ 0x28
 800833a:	18fb      	adds	r3, r7, r3
 800833c:	781c      	ldrb	r4, [r3, #0]
 800833e:	687a      	ldr	r2, [r7, #4]
 8008340:	68b9      	ldr	r1, [r7, #8]
 8008342:	68f8      	ldr	r0, [r7, #12]
 8008344:	697b      	ldr	r3, [r7, #20]
 8008346:	9300      	str	r3, [sp, #0]
 8008348:	0023      	movs	r3, r4
 800834a:	f000 f805 	bl	8008358 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800834e:	697b      	ldr	r3, [r7, #20]
	}
 8008350:	0018      	movs	r0, r3
 8008352:	46bd      	mov	sp, r7
 8008354:	b007      	add	sp, #28
 8008356:	bd90      	pop	{r4, r7, pc}

08008358 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008358:	b580      	push	{r7, lr}
 800835a:	b084      	sub	sp, #16
 800835c:	af00      	add	r7, sp, #0
 800835e:	60f8      	str	r0, [r7, #12]
 8008360:	60b9      	str	r1, [r7, #8]
 8008362:	607a      	str	r2, [r7, #4]
 8008364:	001a      	movs	r2, r3
 8008366:	1cfb      	adds	r3, r7, #3
 8008368:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800836a:	68bb      	ldr	r3, [r7, #8]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d103      	bne.n	8008378 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008370:	69bb      	ldr	r3, [r7, #24]
 8008372:	69ba      	ldr	r2, [r7, #24]
 8008374:	601a      	str	r2, [r3, #0]
 8008376:	e002      	b.n	800837e <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008378:	69bb      	ldr	r3, [r7, #24]
 800837a:	687a      	ldr	r2, [r7, #4]
 800837c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800837e:	69bb      	ldr	r3, [r7, #24]
 8008380:	68fa      	ldr	r2, [r7, #12]
 8008382:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008384:	69bb      	ldr	r3, [r7, #24]
 8008386:	68ba      	ldr	r2, [r7, #8]
 8008388:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800838a:	69bb      	ldr	r3, [r7, #24]
 800838c:	2101      	movs	r1, #1
 800838e:	0018      	movs	r0, r3
 8008390:	f7ff ff3d 	bl	800820e <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008394:	69bb      	ldr	r3, [r7, #24]
 8008396:	1cfa      	adds	r2, r7, #3
 8008398:	214c      	movs	r1, #76	@ 0x4c
 800839a:	7812      	ldrb	r2, [r2, #0]
 800839c:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800839e:	46c0      	nop			@ (mov r8, r8)
 80083a0:	46bd      	mov	sp, r7
 80083a2:	b004      	add	sp, #16
 80083a4:	bd80      	pop	{r7, pc}

080083a6 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80083a6:	b580      	push	{r7, lr}
 80083a8:	b08a      	sub	sp, #40	@ 0x28
 80083aa:	af00      	add	r7, sp, #0
 80083ac:	60f8      	str	r0, [r7, #12]
 80083ae:	60b9      	str	r1, [r7, #8]
 80083b0:	607a      	str	r2, [r7, #4]
 80083b2:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80083b4:	2300      	movs	r3, #0
 80083b6:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80083bc:	6a3b      	ldr	r3, [r7, #32]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d102      	bne.n	80083c8 <xQueueGenericSend+0x22>
 80083c2:	b672      	cpsid	i
 80083c4:	46c0      	nop			@ (mov r8, r8)
 80083c6:	e7fd      	b.n	80083c4 <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80083c8:	68bb      	ldr	r3, [r7, #8]
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d103      	bne.n	80083d6 <xQueueGenericSend+0x30>
 80083ce:	6a3b      	ldr	r3, [r7, #32]
 80083d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d101      	bne.n	80083da <xQueueGenericSend+0x34>
 80083d6:	2301      	movs	r3, #1
 80083d8:	e000      	b.n	80083dc <xQueueGenericSend+0x36>
 80083da:	2300      	movs	r3, #0
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d102      	bne.n	80083e6 <xQueueGenericSend+0x40>
 80083e0:	b672      	cpsid	i
 80083e2:	46c0      	nop			@ (mov r8, r8)
 80083e4:	e7fd      	b.n	80083e2 <xQueueGenericSend+0x3c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	2b02      	cmp	r3, #2
 80083ea:	d103      	bne.n	80083f4 <xQueueGenericSend+0x4e>
 80083ec:	6a3b      	ldr	r3, [r7, #32]
 80083ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083f0:	2b01      	cmp	r3, #1
 80083f2:	d101      	bne.n	80083f8 <xQueueGenericSend+0x52>
 80083f4:	2301      	movs	r3, #1
 80083f6:	e000      	b.n	80083fa <xQueueGenericSend+0x54>
 80083f8:	2300      	movs	r3, #0
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d102      	bne.n	8008404 <xQueueGenericSend+0x5e>
 80083fe:	b672      	cpsid	i
 8008400:	46c0      	nop			@ (mov r8, r8)
 8008402:	e7fd      	b.n	8008400 <xQueueGenericSend+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008404:	f001 f8c8 	bl	8009598 <xTaskGetSchedulerState>
 8008408:	1e03      	subs	r3, r0, #0
 800840a:	d102      	bne.n	8008412 <xQueueGenericSend+0x6c>
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d101      	bne.n	8008416 <xQueueGenericSend+0x70>
 8008412:	2301      	movs	r3, #1
 8008414:	e000      	b.n	8008418 <xQueueGenericSend+0x72>
 8008416:	2300      	movs	r3, #0
 8008418:	2b00      	cmp	r3, #0
 800841a:	d102      	bne.n	8008422 <xQueueGenericSend+0x7c>
 800841c:	b672      	cpsid	i
 800841e:	46c0      	nop			@ (mov r8, r8)
 8008420:	e7fd      	b.n	800841e <xQueueGenericSend+0x78>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008422:	f001 fd05 	bl	8009e30 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008426:	6a3b      	ldr	r3, [r7, #32]
 8008428:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800842a:	6a3b      	ldr	r3, [r7, #32]
 800842c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800842e:	429a      	cmp	r2, r3
 8008430:	d302      	bcc.n	8008438 <xQueueGenericSend+0x92>
 8008432:	683b      	ldr	r3, [r7, #0]
 8008434:	2b02      	cmp	r3, #2
 8008436:	d11e      	bne.n	8008476 <xQueueGenericSend+0xd0>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008438:	683a      	ldr	r2, [r7, #0]
 800843a:	68b9      	ldr	r1, [r7, #8]
 800843c:	6a3b      	ldr	r3, [r7, #32]
 800843e:	0018      	movs	r0, r3
 8008440:	f000 f9a5 	bl	800878e <prvCopyDataToQueue>
 8008444:	0003      	movs	r3, r0
 8008446:	61fb      	str	r3, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008448:	6a3b      	ldr	r3, [r7, #32]
 800844a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800844c:	2b00      	cmp	r3, #0
 800844e:	d009      	beq.n	8008464 <xQueueGenericSend+0xbe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008450:	6a3b      	ldr	r3, [r7, #32]
 8008452:	3324      	adds	r3, #36	@ 0x24
 8008454:	0018      	movs	r0, r3
 8008456:	f000 ff01 	bl	800925c <xTaskRemoveFromEventList>
 800845a:	1e03      	subs	r3, r0, #0
 800845c:	d007      	beq.n	800846e <xQueueGenericSend+0xc8>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800845e:	f001 fcd7 	bl	8009e10 <vPortYield>
 8008462:	e004      	b.n	800846e <xQueueGenericSend+0xc8>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008464:	69fb      	ldr	r3, [r7, #28]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d001      	beq.n	800846e <xQueueGenericSend+0xc8>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800846a:	f001 fcd1 	bl	8009e10 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800846e:	f001 fcf1 	bl	8009e54 <vPortExitCritical>
				return pdPASS;
 8008472:	2301      	movs	r3, #1
 8008474:	e05b      	b.n	800852e <xQueueGenericSend+0x188>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	2b00      	cmp	r3, #0
 800847a:	d103      	bne.n	8008484 <xQueueGenericSend+0xde>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800847c:	f001 fcea 	bl	8009e54 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008480:	2300      	movs	r3, #0
 8008482:	e054      	b.n	800852e <xQueueGenericSend+0x188>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008486:	2b00      	cmp	r3, #0
 8008488:	d106      	bne.n	8008498 <xQueueGenericSend+0xf2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800848a:	2314      	movs	r3, #20
 800848c:	18fb      	adds	r3, r7, r3
 800848e:	0018      	movs	r0, r3
 8008490:	f000 ff42 	bl	8009318 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008494:	2301      	movs	r3, #1
 8008496:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008498:	f001 fcdc 	bl	8009e54 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800849c:	f000 fce8 	bl	8008e70 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80084a0:	f001 fcc6 	bl	8009e30 <vPortEnterCritical>
 80084a4:	6a3b      	ldr	r3, [r7, #32]
 80084a6:	2244      	movs	r2, #68	@ 0x44
 80084a8:	5c9b      	ldrb	r3, [r3, r2]
 80084aa:	b25b      	sxtb	r3, r3
 80084ac:	3301      	adds	r3, #1
 80084ae:	d103      	bne.n	80084b8 <xQueueGenericSend+0x112>
 80084b0:	6a3b      	ldr	r3, [r7, #32]
 80084b2:	2244      	movs	r2, #68	@ 0x44
 80084b4:	2100      	movs	r1, #0
 80084b6:	5499      	strb	r1, [r3, r2]
 80084b8:	6a3b      	ldr	r3, [r7, #32]
 80084ba:	2245      	movs	r2, #69	@ 0x45
 80084bc:	5c9b      	ldrb	r3, [r3, r2]
 80084be:	b25b      	sxtb	r3, r3
 80084c0:	3301      	adds	r3, #1
 80084c2:	d103      	bne.n	80084cc <xQueueGenericSend+0x126>
 80084c4:	6a3b      	ldr	r3, [r7, #32]
 80084c6:	2245      	movs	r2, #69	@ 0x45
 80084c8:	2100      	movs	r1, #0
 80084ca:	5499      	strb	r1, [r3, r2]
 80084cc:	f001 fcc2 	bl	8009e54 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80084d0:	1d3a      	adds	r2, r7, #4
 80084d2:	2314      	movs	r3, #20
 80084d4:	18fb      	adds	r3, r7, r3
 80084d6:	0011      	movs	r1, r2
 80084d8:	0018      	movs	r0, r3
 80084da:	f000 ff31 	bl	8009340 <xTaskCheckForTimeOut>
 80084de:	1e03      	subs	r3, r0, #0
 80084e0:	d11e      	bne.n	8008520 <xQueueGenericSend+0x17a>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80084e2:	6a3b      	ldr	r3, [r7, #32]
 80084e4:	0018      	movs	r0, r3
 80084e6:	f000 fa57 	bl	8008998 <prvIsQueueFull>
 80084ea:	1e03      	subs	r3, r0, #0
 80084ec:	d011      	beq.n	8008512 <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80084ee:	6a3b      	ldr	r3, [r7, #32]
 80084f0:	3310      	adds	r3, #16
 80084f2:	687a      	ldr	r2, [r7, #4]
 80084f4:	0011      	movs	r1, r2
 80084f6:	0018      	movs	r0, r3
 80084f8:	f000 fe68 	bl	80091cc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80084fc:	6a3b      	ldr	r3, [r7, #32]
 80084fe:	0018      	movs	r0, r3
 8008500:	f000 f9d6 	bl	80088b0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008504:	f000 fcc0 	bl	8008e88 <xTaskResumeAll>
 8008508:	1e03      	subs	r3, r0, #0
 800850a:	d18a      	bne.n	8008422 <xQueueGenericSend+0x7c>
				{
					portYIELD_WITHIN_API();
 800850c:	f001 fc80 	bl	8009e10 <vPortYield>
 8008510:	e787      	b.n	8008422 <xQueueGenericSend+0x7c>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008512:	6a3b      	ldr	r3, [r7, #32]
 8008514:	0018      	movs	r0, r3
 8008516:	f000 f9cb 	bl	80088b0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800851a:	f000 fcb5 	bl	8008e88 <xTaskResumeAll>
 800851e:	e780      	b.n	8008422 <xQueueGenericSend+0x7c>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008520:	6a3b      	ldr	r3, [r7, #32]
 8008522:	0018      	movs	r0, r3
 8008524:	f000 f9c4 	bl	80088b0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008528:	f000 fcae 	bl	8008e88 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800852c:	2300      	movs	r3, #0
		}
	}
}
 800852e:	0018      	movs	r0, r3
 8008530:	46bd      	mov	sp, r7
 8008532:	b00a      	add	sp, #40	@ 0x28
 8008534:	bd80      	pop	{r7, pc}

08008536 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008536:	b590      	push	{r4, r7, lr}
 8008538:	b089      	sub	sp, #36	@ 0x24
 800853a:	af00      	add	r7, sp, #0
 800853c:	60f8      	str	r0, [r7, #12]
 800853e:	60b9      	str	r1, [r7, #8]
 8008540:	607a      	str	r2, [r7, #4]
 8008542:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
 8008548:	69bb      	ldr	r3, [r7, #24]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d102      	bne.n	8008554 <xQueueGenericSendFromISR+0x1e>
 800854e:	b672      	cpsid	i
 8008550:	46c0      	nop			@ (mov r8, r8)
 8008552:	e7fd      	b.n	8008550 <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008554:	68bb      	ldr	r3, [r7, #8]
 8008556:	2b00      	cmp	r3, #0
 8008558:	d103      	bne.n	8008562 <xQueueGenericSendFromISR+0x2c>
 800855a:	69bb      	ldr	r3, [r7, #24]
 800855c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800855e:	2b00      	cmp	r3, #0
 8008560:	d101      	bne.n	8008566 <xQueueGenericSendFromISR+0x30>
 8008562:	2301      	movs	r3, #1
 8008564:	e000      	b.n	8008568 <xQueueGenericSendFromISR+0x32>
 8008566:	2300      	movs	r3, #0
 8008568:	2b00      	cmp	r3, #0
 800856a:	d102      	bne.n	8008572 <xQueueGenericSendFromISR+0x3c>
 800856c:	b672      	cpsid	i
 800856e:	46c0      	nop			@ (mov r8, r8)
 8008570:	e7fd      	b.n	800856e <xQueueGenericSendFromISR+0x38>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008572:	683b      	ldr	r3, [r7, #0]
 8008574:	2b02      	cmp	r3, #2
 8008576:	d103      	bne.n	8008580 <xQueueGenericSendFromISR+0x4a>
 8008578:	69bb      	ldr	r3, [r7, #24]
 800857a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800857c:	2b01      	cmp	r3, #1
 800857e:	d101      	bne.n	8008584 <xQueueGenericSendFromISR+0x4e>
 8008580:	2301      	movs	r3, #1
 8008582:	e000      	b.n	8008586 <xQueueGenericSendFromISR+0x50>
 8008584:	2300      	movs	r3, #0
 8008586:	2b00      	cmp	r3, #0
 8008588:	d102      	bne.n	8008590 <xQueueGenericSendFromISR+0x5a>
 800858a:	b672      	cpsid	i
 800858c:	46c0      	nop			@ (mov r8, r8)
 800858e:	e7fd      	b.n	800858c <xQueueGenericSendFromISR+0x56>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008590:	f001 fc78 	bl	8009e84 <ulSetInterruptMaskFromISR>
 8008594:	0003      	movs	r3, r0
 8008596:	617b      	str	r3, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008598:	69bb      	ldr	r3, [r7, #24]
 800859a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800859c:	69bb      	ldr	r3, [r7, #24]
 800859e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085a0:	429a      	cmp	r2, r3
 80085a2:	d302      	bcc.n	80085aa <xQueueGenericSendFromISR+0x74>
 80085a4:	683b      	ldr	r3, [r7, #0]
 80085a6:	2b02      	cmp	r3, #2
 80085a8:	d12e      	bne.n	8008608 <xQueueGenericSendFromISR+0xd2>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80085aa:	2413      	movs	r4, #19
 80085ac:	193b      	adds	r3, r7, r4
 80085ae:	69ba      	ldr	r2, [r7, #24]
 80085b0:	2145      	movs	r1, #69	@ 0x45
 80085b2:	5c52      	ldrb	r2, [r2, r1]
 80085b4:	701a      	strb	r2, [r3, #0]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80085b6:	683a      	ldr	r2, [r7, #0]
 80085b8:	68b9      	ldr	r1, [r7, #8]
 80085ba:	69bb      	ldr	r3, [r7, #24]
 80085bc:	0018      	movs	r0, r3
 80085be:	f000 f8e6 	bl	800878e <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80085c2:	193b      	adds	r3, r7, r4
 80085c4:	781b      	ldrb	r3, [r3, #0]
 80085c6:	b25b      	sxtb	r3, r3
 80085c8:	3301      	adds	r3, #1
 80085ca:	d111      	bne.n	80085f0 <xQueueGenericSendFromISR+0xba>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80085cc:	69bb      	ldr	r3, [r7, #24]
 80085ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d016      	beq.n	8008602 <xQueueGenericSendFromISR+0xcc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80085d4:	69bb      	ldr	r3, [r7, #24]
 80085d6:	3324      	adds	r3, #36	@ 0x24
 80085d8:	0018      	movs	r0, r3
 80085da:	f000 fe3f 	bl	800925c <xTaskRemoveFromEventList>
 80085de:	1e03      	subs	r3, r0, #0
 80085e0:	d00f      	beq.n	8008602 <xQueueGenericSendFromISR+0xcc>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d00c      	beq.n	8008602 <xQueueGenericSendFromISR+0xcc>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	2201      	movs	r2, #1
 80085ec:	601a      	str	r2, [r3, #0]
 80085ee:	e008      	b.n	8008602 <xQueueGenericSendFromISR+0xcc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80085f0:	2313      	movs	r3, #19
 80085f2:	18fb      	adds	r3, r7, r3
 80085f4:	781b      	ldrb	r3, [r3, #0]
 80085f6:	3301      	adds	r3, #1
 80085f8:	b2db      	uxtb	r3, r3
 80085fa:	b259      	sxtb	r1, r3
 80085fc:	69bb      	ldr	r3, [r7, #24]
 80085fe:	2245      	movs	r2, #69	@ 0x45
 8008600:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 8008602:	2301      	movs	r3, #1
 8008604:	61fb      	str	r3, [r7, #28]
		{
 8008606:	e001      	b.n	800860c <xQueueGenericSendFromISR+0xd6>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008608:	2300      	movs	r3, #0
 800860a:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 800860c:	697b      	ldr	r3, [r7, #20]
 800860e:	0018      	movs	r0, r3
 8008610:	f001 fc3e 	bl	8009e90 <vClearInterruptMaskFromISR>

	return xReturn;
 8008614:	69fb      	ldr	r3, [r7, #28]
}
 8008616:	0018      	movs	r0, r3
 8008618:	46bd      	mov	sp, r7
 800861a:	b009      	add	sp, #36	@ 0x24
 800861c:	bd90      	pop	{r4, r7, pc}

0800861e <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800861e:	b580      	push	{r7, lr}
 8008620:	b08a      	sub	sp, #40	@ 0x28
 8008622:	af00      	add	r7, sp, #0
 8008624:	60f8      	str	r0, [r7, #12]
 8008626:	60b9      	str	r1, [r7, #8]
 8008628:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800862a:	2300      	movs	r3, #0
 800862c:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008632:	6a3b      	ldr	r3, [r7, #32]
 8008634:	2b00      	cmp	r3, #0
 8008636:	d102      	bne.n	800863e <xQueueReceive+0x20>
 8008638:	b672      	cpsid	i
 800863a:	46c0      	nop			@ (mov r8, r8)
 800863c:	e7fd      	b.n	800863a <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800863e:	68bb      	ldr	r3, [r7, #8]
 8008640:	2b00      	cmp	r3, #0
 8008642:	d103      	bne.n	800864c <xQueueReceive+0x2e>
 8008644:	6a3b      	ldr	r3, [r7, #32]
 8008646:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008648:	2b00      	cmp	r3, #0
 800864a:	d101      	bne.n	8008650 <xQueueReceive+0x32>
 800864c:	2301      	movs	r3, #1
 800864e:	e000      	b.n	8008652 <xQueueReceive+0x34>
 8008650:	2300      	movs	r3, #0
 8008652:	2b00      	cmp	r3, #0
 8008654:	d102      	bne.n	800865c <xQueueReceive+0x3e>
 8008656:	b672      	cpsid	i
 8008658:	46c0      	nop			@ (mov r8, r8)
 800865a:	e7fd      	b.n	8008658 <xQueueReceive+0x3a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800865c:	f000 ff9c 	bl	8009598 <xTaskGetSchedulerState>
 8008660:	1e03      	subs	r3, r0, #0
 8008662:	d102      	bne.n	800866a <xQueueReceive+0x4c>
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	2b00      	cmp	r3, #0
 8008668:	d101      	bne.n	800866e <xQueueReceive+0x50>
 800866a:	2301      	movs	r3, #1
 800866c:	e000      	b.n	8008670 <xQueueReceive+0x52>
 800866e:	2300      	movs	r3, #0
 8008670:	2b00      	cmp	r3, #0
 8008672:	d102      	bne.n	800867a <xQueueReceive+0x5c>
 8008674:	b672      	cpsid	i
 8008676:	46c0      	nop			@ (mov r8, r8)
 8008678:	e7fd      	b.n	8008676 <xQueueReceive+0x58>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800867a:	f001 fbd9 	bl	8009e30 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800867e:	6a3b      	ldr	r3, [r7, #32]
 8008680:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008682:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008684:	69fb      	ldr	r3, [r7, #28]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d01a      	beq.n	80086c0 <xQueueReceive+0xa2>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800868a:	68ba      	ldr	r2, [r7, #8]
 800868c:	6a3b      	ldr	r3, [r7, #32]
 800868e:	0011      	movs	r1, r2
 8008690:	0018      	movs	r0, r3
 8008692:	f000 f8e7 	bl	8008864 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008696:	69fb      	ldr	r3, [r7, #28]
 8008698:	1e5a      	subs	r2, r3, #1
 800869a:	6a3b      	ldr	r3, [r7, #32]
 800869c:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800869e:	6a3b      	ldr	r3, [r7, #32]
 80086a0:	691b      	ldr	r3, [r3, #16]
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d008      	beq.n	80086b8 <xQueueReceive+0x9a>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80086a6:	6a3b      	ldr	r3, [r7, #32]
 80086a8:	3310      	adds	r3, #16
 80086aa:	0018      	movs	r0, r3
 80086ac:	f000 fdd6 	bl	800925c <xTaskRemoveFromEventList>
 80086b0:	1e03      	subs	r3, r0, #0
 80086b2:	d001      	beq.n	80086b8 <xQueueReceive+0x9a>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80086b4:	f001 fbac 	bl	8009e10 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80086b8:	f001 fbcc 	bl	8009e54 <vPortExitCritical>
				return pdPASS;
 80086bc:	2301      	movs	r3, #1
 80086be:	e062      	b.n	8008786 <xQueueReceive+0x168>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d103      	bne.n	80086ce <xQueueReceive+0xb0>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80086c6:	f001 fbc5 	bl	8009e54 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80086ca:	2300      	movs	r3, #0
 80086cc:	e05b      	b.n	8008786 <xQueueReceive+0x168>
				}
				else if( xEntryTimeSet == pdFALSE )
 80086ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d106      	bne.n	80086e2 <xQueueReceive+0xc4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80086d4:	2314      	movs	r3, #20
 80086d6:	18fb      	adds	r3, r7, r3
 80086d8:	0018      	movs	r0, r3
 80086da:	f000 fe1d 	bl	8009318 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80086de:	2301      	movs	r3, #1
 80086e0:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80086e2:	f001 fbb7 	bl	8009e54 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80086e6:	f000 fbc3 	bl	8008e70 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80086ea:	f001 fba1 	bl	8009e30 <vPortEnterCritical>
 80086ee:	6a3b      	ldr	r3, [r7, #32]
 80086f0:	2244      	movs	r2, #68	@ 0x44
 80086f2:	5c9b      	ldrb	r3, [r3, r2]
 80086f4:	b25b      	sxtb	r3, r3
 80086f6:	3301      	adds	r3, #1
 80086f8:	d103      	bne.n	8008702 <xQueueReceive+0xe4>
 80086fa:	6a3b      	ldr	r3, [r7, #32]
 80086fc:	2244      	movs	r2, #68	@ 0x44
 80086fe:	2100      	movs	r1, #0
 8008700:	5499      	strb	r1, [r3, r2]
 8008702:	6a3b      	ldr	r3, [r7, #32]
 8008704:	2245      	movs	r2, #69	@ 0x45
 8008706:	5c9b      	ldrb	r3, [r3, r2]
 8008708:	b25b      	sxtb	r3, r3
 800870a:	3301      	adds	r3, #1
 800870c:	d103      	bne.n	8008716 <xQueueReceive+0xf8>
 800870e:	6a3b      	ldr	r3, [r7, #32]
 8008710:	2245      	movs	r2, #69	@ 0x45
 8008712:	2100      	movs	r1, #0
 8008714:	5499      	strb	r1, [r3, r2]
 8008716:	f001 fb9d 	bl	8009e54 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800871a:	1d3a      	adds	r2, r7, #4
 800871c:	2314      	movs	r3, #20
 800871e:	18fb      	adds	r3, r7, r3
 8008720:	0011      	movs	r1, r2
 8008722:	0018      	movs	r0, r3
 8008724:	f000 fe0c 	bl	8009340 <xTaskCheckForTimeOut>
 8008728:	1e03      	subs	r3, r0, #0
 800872a:	d11e      	bne.n	800876a <xQueueReceive+0x14c>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800872c:	6a3b      	ldr	r3, [r7, #32]
 800872e:	0018      	movs	r0, r3
 8008730:	f000 f91c 	bl	800896c <prvIsQueueEmpty>
 8008734:	1e03      	subs	r3, r0, #0
 8008736:	d011      	beq.n	800875c <xQueueReceive+0x13e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008738:	6a3b      	ldr	r3, [r7, #32]
 800873a:	3324      	adds	r3, #36	@ 0x24
 800873c:	687a      	ldr	r2, [r7, #4]
 800873e:	0011      	movs	r1, r2
 8008740:	0018      	movs	r0, r3
 8008742:	f000 fd43 	bl	80091cc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008746:	6a3b      	ldr	r3, [r7, #32]
 8008748:	0018      	movs	r0, r3
 800874a:	f000 f8b1 	bl	80088b0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800874e:	f000 fb9b 	bl	8008e88 <xTaskResumeAll>
 8008752:	1e03      	subs	r3, r0, #0
 8008754:	d191      	bne.n	800867a <xQueueReceive+0x5c>
				{
					portYIELD_WITHIN_API();
 8008756:	f001 fb5b 	bl	8009e10 <vPortYield>
 800875a:	e78e      	b.n	800867a <xQueueReceive+0x5c>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800875c:	6a3b      	ldr	r3, [r7, #32]
 800875e:	0018      	movs	r0, r3
 8008760:	f000 f8a6 	bl	80088b0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008764:	f000 fb90 	bl	8008e88 <xTaskResumeAll>
 8008768:	e787      	b.n	800867a <xQueueReceive+0x5c>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800876a:	6a3b      	ldr	r3, [r7, #32]
 800876c:	0018      	movs	r0, r3
 800876e:	f000 f89f 	bl	80088b0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008772:	f000 fb89 	bl	8008e88 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008776:	6a3b      	ldr	r3, [r7, #32]
 8008778:	0018      	movs	r0, r3
 800877a:	f000 f8f7 	bl	800896c <prvIsQueueEmpty>
 800877e:	1e03      	subs	r3, r0, #0
 8008780:	d100      	bne.n	8008784 <xQueueReceive+0x166>
 8008782:	e77a      	b.n	800867a <xQueueReceive+0x5c>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008784:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8008786:	0018      	movs	r0, r3
 8008788:	46bd      	mov	sp, r7
 800878a:	b00a      	add	sp, #40	@ 0x28
 800878c:	bd80      	pop	{r7, pc}

0800878e <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800878e:	b580      	push	{r7, lr}
 8008790:	b086      	sub	sp, #24
 8008792:	af00      	add	r7, sp, #0
 8008794:	60f8      	str	r0, [r7, #12]
 8008796:	60b9      	str	r1, [r7, #8]
 8008798:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800879a:	2300      	movs	r3, #0
 800879c:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087a2:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d10e      	bne.n	80087ca <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d14e      	bne.n	8008852 <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	685b      	ldr	r3, [r3, #4]
 80087b8:	0018      	movs	r0, r3
 80087ba:	f000 ff09 	bl	80095d0 <xTaskPriorityDisinherit>
 80087be:	0003      	movs	r3, r0
 80087c0:	617b      	str	r3, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	2200      	movs	r2, #0
 80087c6:	605a      	str	r2, [r3, #4]
 80087c8:	e043      	b.n	8008852 <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d119      	bne.n	8008804 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	6898      	ldr	r0, [r3, #8]
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80087d8:	68bb      	ldr	r3, [r7, #8]
 80087da:	0019      	movs	r1, r3
 80087dc:	f001 fdd4 	bl	800a388 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	689a      	ldr	r2, [r3, #8]
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087e8:	18d2      	adds	r2, r2, r3
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	689a      	ldr	r2, [r3, #8]
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	685b      	ldr	r3, [r3, #4]
 80087f6:	429a      	cmp	r2, r3
 80087f8:	d32b      	bcc.n	8008852 <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	681a      	ldr	r2, [r3, #0]
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	609a      	str	r2, [r3, #8]
 8008802:	e026      	b.n	8008852 <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	68d8      	ldr	r0, [r3, #12]
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800880c:	68bb      	ldr	r3, [r7, #8]
 800880e:	0019      	movs	r1, r3
 8008810:	f001 fdba 	bl	800a388 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	68da      	ldr	r2, [r3, #12]
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800881c:	425b      	negs	r3, r3
 800881e:	18d2      	adds	r2, r2, r3
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	68da      	ldr	r2, [r3, #12]
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	429a      	cmp	r2, r3
 800882e:	d207      	bcs.n	8008840 <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	685a      	ldr	r2, [r3, #4]
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008838:	425b      	negs	r3, r3
 800883a:	18d2      	adds	r2, r2, r3
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	2b02      	cmp	r3, #2
 8008844:	d105      	bne.n	8008852 <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008846:	693b      	ldr	r3, [r7, #16]
 8008848:	2b00      	cmp	r3, #0
 800884a:	d002      	beq.n	8008852 <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800884c:	693b      	ldr	r3, [r7, #16]
 800884e:	3b01      	subs	r3, #1
 8008850:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008852:	693b      	ldr	r3, [r7, #16]
 8008854:	1c5a      	adds	r2, r3, #1
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800885a:	697b      	ldr	r3, [r7, #20]
}
 800885c:	0018      	movs	r0, r3
 800885e:	46bd      	mov	sp, r7
 8008860:	b006      	add	sp, #24
 8008862:	bd80      	pop	{r7, pc}

08008864 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008864:	b580      	push	{r7, lr}
 8008866:	b082      	sub	sp, #8
 8008868:	af00      	add	r7, sp, #0
 800886a:	6078      	str	r0, [r7, #4]
 800886c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008872:	2b00      	cmp	r3, #0
 8008874:	d018      	beq.n	80088a8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	68da      	ldr	r2, [r3, #12]
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800887e:	18d2      	adds	r2, r2, r3
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	68da      	ldr	r2, [r3, #12]
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	685b      	ldr	r3, [r3, #4]
 800888c:	429a      	cmp	r2, r3
 800888e:	d303      	bcc.n	8008898 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681a      	ldr	r2, [r3, #0]
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	68d9      	ldr	r1, [r3, #12]
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80088a0:	683b      	ldr	r3, [r7, #0]
 80088a2:	0018      	movs	r0, r3
 80088a4:	f001 fd70 	bl	800a388 <memcpy>
	}
}
 80088a8:	46c0      	nop			@ (mov r8, r8)
 80088aa:	46bd      	mov	sp, r7
 80088ac:	b002      	add	sp, #8
 80088ae:	bd80      	pop	{r7, pc}

080088b0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80088b0:	b580      	push	{r7, lr}
 80088b2:	b084      	sub	sp, #16
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80088b8:	f001 faba 	bl	8009e30 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80088bc:	230f      	movs	r3, #15
 80088be:	18fb      	adds	r3, r7, r3
 80088c0:	687a      	ldr	r2, [r7, #4]
 80088c2:	2145      	movs	r1, #69	@ 0x45
 80088c4:	5c52      	ldrb	r2, [r2, r1]
 80088c6:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80088c8:	e013      	b.n	80088f2 <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d016      	beq.n	8008900 <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	3324      	adds	r3, #36	@ 0x24
 80088d6:	0018      	movs	r0, r3
 80088d8:	f000 fcc0 	bl	800925c <xTaskRemoveFromEventList>
 80088dc:	1e03      	subs	r3, r0, #0
 80088de:	d001      	beq.n	80088e4 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80088e0:	f000 fd80 	bl	80093e4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80088e4:	210f      	movs	r1, #15
 80088e6:	187b      	adds	r3, r7, r1
 80088e8:	781b      	ldrb	r3, [r3, #0]
 80088ea:	3b01      	subs	r3, #1
 80088ec:	b2da      	uxtb	r2, r3
 80088ee:	187b      	adds	r3, r7, r1
 80088f0:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80088f2:	230f      	movs	r3, #15
 80088f4:	18fb      	adds	r3, r7, r3
 80088f6:	781b      	ldrb	r3, [r3, #0]
 80088f8:	b25b      	sxtb	r3, r3
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	dce5      	bgt.n	80088ca <prvUnlockQueue+0x1a>
 80088fe:	e000      	b.n	8008902 <prvUnlockQueue+0x52>
					break;
 8008900:	46c0      	nop			@ (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	2245      	movs	r2, #69	@ 0x45
 8008906:	21ff      	movs	r1, #255	@ 0xff
 8008908:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 800890a:	f001 faa3 	bl	8009e54 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800890e:	f001 fa8f 	bl	8009e30 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008912:	230e      	movs	r3, #14
 8008914:	18fb      	adds	r3, r7, r3
 8008916:	687a      	ldr	r2, [r7, #4]
 8008918:	2144      	movs	r1, #68	@ 0x44
 800891a:	5c52      	ldrb	r2, [r2, r1]
 800891c:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800891e:	e013      	b.n	8008948 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	691b      	ldr	r3, [r3, #16]
 8008924:	2b00      	cmp	r3, #0
 8008926:	d016      	beq.n	8008956 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	3310      	adds	r3, #16
 800892c:	0018      	movs	r0, r3
 800892e:	f000 fc95 	bl	800925c <xTaskRemoveFromEventList>
 8008932:	1e03      	subs	r3, r0, #0
 8008934:	d001      	beq.n	800893a <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 8008936:	f000 fd55 	bl	80093e4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800893a:	210e      	movs	r1, #14
 800893c:	187b      	adds	r3, r7, r1
 800893e:	781b      	ldrb	r3, [r3, #0]
 8008940:	3b01      	subs	r3, #1
 8008942:	b2da      	uxtb	r2, r3
 8008944:	187b      	adds	r3, r7, r1
 8008946:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008948:	230e      	movs	r3, #14
 800894a:	18fb      	adds	r3, r7, r3
 800894c:	781b      	ldrb	r3, [r3, #0]
 800894e:	b25b      	sxtb	r3, r3
 8008950:	2b00      	cmp	r3, #0
 8008952:	dce5      	bgt.n	8008920 <prvUnlockQueue+0x70>
 8008954:	e000      	b.n	8008958 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 8008956:	46c0      	nop			@ (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	2244      	movs	r2, #68	@ 0x44
 800895c:	21ff      	movs	r1, #255	@ 0xff
 800895e:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8008960:	f001 fa78 	bl	8009e54 <vPortExitCritical>
}
 8008964:	46c0      	nop			@ (mov r8, r8)
 8008966:	46bd      	mov	sp, r7
 8008968:	b004      	add	sp, #16
 800896a:	bd80      	pop	{r7, pc}

0800896c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800896c:	b580      	push	{r7, lr}
 800896e:	b084      	sub	sp, #16
 8008970:	af00      	add	r7, sp, #0
 8008972:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008974:	f001 fa5c 	bl	8009e30 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800897c:	2b00      	cmp	r3, #0
 800897e:	d102      	bne.n	8008986 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008980:	2301      	movs	r3, #1
 8008982:	60fb      	str	r3, [r7, #12]
 8008984:	e001      	b.n	800898a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008986:	2300      	movs	r3, #0
 8008988:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800898a:	f001 fa63 	bl	8009e54 <vPortExitCritical>

	return xReturn;
 800898e:	68fb      	ldr	r3, [r7, #12]
}
 8008990:	0018      	movs	r0, r3
 8008992:	46bd      	mov	sp, r7
 8008994:	b004      	add	sp, #16
 8008996:	bd80      	pop	{r7, pc}

08008998 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008998:	b580      	push	{r7, lr}
 800899a:	b084      	sub	sp, #16
 800899c:	af00      	add	r7, sp, #0
 800899e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80089a0:	f001 fa46 	bl	8009e30 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80089ac:	429a      	cmp	r2, r3
 80089ae:	d102      	bne.n	80089b6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80089b0:	2301      	movs	r3, #1
 80089b2:	60fb      	str	r3, [r7, #12]
 80089b4:	e001      	b.n	80089ba <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80089b6:	2300      	movs	r3, #0
 80089b8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80089ba:	f001 fa4b 	bl	8009e54 <vPortExitCritical>

	return xReturn;
 80089be:	68fb      	ldr	r3, [r7, #12]
}
 80089c0:	0018      	movs	r0, r3
 80089c2:	46bd      	mov	sp, r7
 80089c4:	b004      	add	sp, #16
 80089c6:	bd80      	pop	{r7, pc}

080089c8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80089c8:	b580      	push	{r7, lr}
 80089ca:	b084      	sub	sp, #16
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	6078      	str	r0, [r7, #4]
 80089d0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80089d2:	2300      	movs	r3, #0
 80089d4:	60fb      	str	r3, [r7, #12]
 80089d6:	e015      	b.n	8008a04 <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80089d8:	4b0e      	ldr	r3, [pc, #56]	@ (8008a14 <vQueueAddToRegistry+0x4c>)
 80089da:	68fa      	ldr	r2, [r7, #12]
 80089dc:	00d2      	lsls	r2, r2, #3
 80089de:	58d3      	ldr	r3, [r2, r3]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d10c      	bne.n	80089fe <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80089e4:	4b0b      	ldr	r3, [pc, #44]	@ (8008a14 <vQueueAddToRegistry+0x4c>)
 80089e6:	68fa      	ldr	r2, [r7, #12]
 80089e8:	00d2      	lsls	r2, r2, #3
 80089ea:	6839      	ldr	r1, [r7, #0]
 80089ec:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80089ee:	4a09      	ldr	r2, [pc, #36]	@ (8008a14 <vQueueAddToRegistry+0x4c>)
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	00db      	lsls	r3, r3, #3
 80089f4:	18d3      	adds	r3, r2, r3
 80089f6:	3304      	adds	r3, #4
 80089f8:	687a      	ldr	r2, [r7, #4]
 80089fa:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80089fc:	e006      	b.n	8008a0c <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	3301      	adds	r3, #1
 8008a02:	60fb      	str	r3, [r7, #12]
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	2b07      	cmp	r3, #7
 8008a08:	d9e6      	bls.n	80089d8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008a0a:	46c0      	nop			@ (mov r8, r8)
 8008a0c:	46c0      	nop			@ (mov r8, r8)
 8008a0e:	46bd      	mov	sp, r7
 8008a10:	b004      	add	sp, #16
 8008a12:	bd80      	pop	{r7, pc}
 8008a14:	20000d80 	.word	0x20000d80

08008a18 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008a18:	b580      	push	{r7, lr}
 8008a1a:	b086      	sub	sp, #24
 8008a1c:	af00      	add	r7, sp, #0
 8008a1e:	60f8      	str	r0, [r7, #12]
 8008a20:	60b9      	str	r1, [r7, #8]
 8008a22:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008a28:	f001 fa02 	bl	8009e30 <vPortEnterCritical>
 8008a2c:	697b      	ldr	r3, [r7, #20]
 8008a2e:	2244      	movs	r2, #68	@ 0x44
 8008a30:	5c9b      	ldrb	r3, [r3, r2]
 8008a32:	b25b      	sxtb	r3, r3
 8008a34:	3301      	adds	r3, #1
 8008a36:	d103      	bne.n	8008a40 <vQueueWaitForMessageRestricted+0x28>
 8008a38:	697b      	ldr	r3, [r7, #20]
 8008a3a:	2244      	movs	r2, #68	@ 0x44
 8008a3c:	2100      	movs	r1, #0
 8008a3e:	5499      	strb	r1, [r3, r2]
 8008a40:	697b      	ldr	r3, [r7, #20]
 8008a42:	2245      	movs	r2, #69	@ 0x45
 8008a44:	5c9b      	ldrb	r3, [r3, r2]
 8008a46:	b25b      	sxtb	r3, r3
 8008a48:	3301      	adds	r3, #1
 8008a4a:	d103      	bne.n	8008a54 <vQueueWaitForMessageRestricted+0x3c>
 8008a4c:	697b      	ldr	r3, [r7, #20]
 8008a4e:	2245      	movs	r2, #69	@ 0x45
 8008a50:	2100      	movs	r1, #0
 8008a52:	5499      	strb	r1, [r3, r2]
 8008a54:	f001 f9fe 	bl	8009e54 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008a58:	697b      	ldr	r3, [r7, #20]
 8008a5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d106      	bne.n	8008a6e <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008a60:	697b      	ldr	r3, [r7, #20]
 8008a62:	3324      	adds	r3, #36	@ 0x24
 8008a64:	687a      	ldr	r2, [r7, #4]
 8008a66:	68b9      	ldr	r1, [r7, #8]
 8008a68:	0018      	movs	r0, r3
 8008a6a:	f000 fbcf 	bl	800920c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008a6e:	697b      	ldr	r3, [r7, #20]
 8008a70:	0018      	movs	r0, r3
 8008a72:	f7ff ff1d 	bl	80088b0 <prvUnlockQueue>
	}
 8008a76:	46c0      	nop			@ (mov r8, r8)
 8008a78:	46bd      	mov	sp, r7
 8008a7a:	b006      	add	sp, #24
 8008a7c:	bd80      	pop	{r7, pc}

08008a7e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008a7e:	b590      	push	{r4, r7, lr}
 8008a80:	b08d      	sub	sp, #52	@ 0x34
 8008a82:	af04      	add	r7, sp, #16
 8008a84:	60f8      	str	r0, [r7, #12]
 8008a86:	60b9      	str	r1, [r7, #8]
 8008a88:	607a      	str	r2, [r7, #4]
 8008a8a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008a8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d102      	bne.n	8008a98 <xTaskCreateStatic+0x1a>
 8008a92:	b672      	cpsid	i
 8008a94:	46c0      	nop			@ (mov r8, r8)
 8008a96:	e7fd      	b.n	8008a94 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 8008a98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d102      	bne.n	8008aa4 <xTaskCreateStatic+0x26>
 8008a9e:	b672      	cpsid	i
 8008aa0:	46c0      	nop			@ (mov r8, r8)
 8008aa2:	e7fd      	b.n	8008aa0 <xTaskCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008aa4:	235c      	movs	r3, #92	@ 0x5c
 8008aa6:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008aa8:	697b      	ldr	r3, [r7, #20]
 8008aaa:	2b5c      	cmp	r3, #92	@ 0x5c
 8008aac:	d002      	beq.n	8008ab4 <xTaskCreateStatic+0x36>
 8008aae:	b672      	cpsid	i
 8008ab0:	46c0      	nop			@ (mov r8, r8)
 8008ab2:	e7fd      	b.n	8008ab0 <xTaskCreateStatic+0x32>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008ab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d020      	beq.n	8008afc <xTaskCreateStatic+0x7e>
 8008aba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d01d      	beq.n	8008afc <xTaskCreateStatic+0x7e>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008ac0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ac2:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008ac4:	69fb      	ldr	r3, [r7, #28]
 8008ac6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008ac8:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008aca:	69fb      	ldr	r3, [r7, #28]
 8008acc:	2259      	movs	r2, #89	@ 0x59
 8008ace:	2102      	movs	r1, #2
 8008ad0:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008ad2:	683c      	ldr	r4, [r7, #0]
 8008ad4:	687a      	ldr	r2, [r7, #4]
 8008ad6:	68b9      	ldr	r1, [r7, #8]
 8008ad8:	68f8      	ldr	r0, [r7, #12]
 8008ada:	2300      	movs	r3, #0
 8008adc:	9303      	str	r3, [sp, #12]
 8008ade:	69fb      	ldr	r3, [r7, #28]
 8008ae0:	9302      	str	r3, [sp, #8]
 8008ae2:	2318      	movs	r3, #24
 8008ae4:	18fb      	adds	r3, r7, r3
 8008ae6:	9301      	str	r3, [sp, #4]
 8008ae8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aea:	9300      	str	r3, [sp, #0]
 8008aec:	0023      	movs	r3, r4
 8008aee:	f000 f859 	bl	8008ba4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008af2:	69fb      	ldr	r3, [r7, #28]
 8008af4:	0018      	movs	r0, r3
 8008af6:	f000 f8d7 	bl	8008ca8 <prvAddNewTaskToReadyList>
 8008afa:	e001      	b.n	8008b00 <xTaskCreateStatic+0x82>
		}
		else
		{
			xReturn = NULL;
 8008afc:	2300      	movs	r3, #0
 8008afe:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008b00:	69bb      	ldr	r3, [r7, #24]
	}
 8008b02:	0018      	movs	r0, r3
 8008b04:	46bd      	mov	sp, r7
 8008b06:	b009      	add	sp, #36	@ 0x24
 8008b08:	bd90      	pop	{r4, r7, pc}

08008b0a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008b0a:	b590      	push	{r4, r7, lr}
 8008b0c:	b08d      	sub	sp, #52	@ 0x34
 8008b0e:	af04      	add	r7, sp, #16
 8008b10:	60f8      	str	r0, [r7, #12]
 8008b12:	60b9      	str	r1, [r7, #8]
 8008b14:	603b      	str	r3, [r7, #0]
 8008b16:	1dbb      	adds	r3, r7, #6
 8008b18:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008b1a:	1dbb      	adds	r3, r7, #6
 8008b1c:	881b      	ldrh	r3, [r3, #0]
 8008b1e:	009b      	lsls	r3, r3, #2
 8008b20:	0018      	movs	r0, r3
 8008b22:	f001 fa1d 	bl	8009f60 <pvPortMalloc>
 8008b26:	0003      	movs	r3, r0
 8008b28:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 8008b2a:	697b      	ldr	r3, [r7, #20]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d010      	beq.n	8008b52 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8008b30:	205c      	movs	r0, #92	@ 0x5c
 8008b32:	f001 fa15 	bl	8009f60 <pvPortMalloc>
 8008b36:	0003      	movs	r3, r0
 8008b38:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 8008b3a:	69fb      	ldr	r3, [r7, #28]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d003      	beq.n	8008b48 <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008b40:	69fb      	ldr	r3, [r7, #28]
 8008b42:	697a      	ldr	r2, [r7, #20]
 8008b44:	631a      	str	r2, [r3, #48]	@ 0x30
 8008b46:	e006      	b.n	8008b56 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008b48:	697b      	ldr	r3, [r7, #20]
 8008b4a:	0018      	movs	r0, r3
 8008b4c:	f001 fab0 	bl	800a0b0 <vPortFree>
 8008b50:	e001      	b.n	8008b56 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008b52:	2300      	movs	r3, #0
 8008b54:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008b56:	69fb      	ldr	r3, [r7, #28]
 8008b58:	2b00      	cmp	r3, #0
 8008b5a:	d01a      	beq.n	8008b92 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008b5c:	69fb      	ldr	r3, [r7, #28]
 8008b5e:	2259      	movs	r2, #89	@ 0x59
 8008b60:	2100      	movs	r1, #0
 8008b62:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008b64:	1dbb      	adds	r3, r7, #6
 8008b66:	881a      	ldrh	r2, [r3, #0]
 8008b68:	683c      	ldr	r4, [r7, #0]
 8008b6a:	68b9      	ldr	r1, [r7, #8]
 8008b6c:	68f8      	ldr	r0, [r7, #12]
 8008b6e:	2300      	movs	r3, #0
 8008b70:	9303      	str	r3, [sp, #12]
 8008b72:	69fb      	ldr	r3, [r7, #28]
 8008b74:	9302      	str	r3, [sp, #8]
 8008b76:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b78:	9301      	str	r3, [sp, #4]
 8008b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b7c:	9300      	str	r3, [sp, #0]
 8008b7e:	0023      	movs	r3, r4
 8008b80:	f000 f810 	bl	8008ba4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008b84:	69fb      	ldr	r3, [r7, #28]
 8008b86:	0018      	movs	r0, r3
 8008b88:	f000 f88e 	bl	8008ca8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008b8c:	2301      	movs	r3, #1
 8008b8e:	61bb      	str	r3, [r7, #24]
 8008b90:	e002      	b.n	8008b98 <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008b92:	2301      	movs	r3, #1
 8008b94:	425b      	negs	r3, r3
 8008b96:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008b98:	69bb      	ldr	r3, [r7, #24]
	}
 8008b9a:	0018      	movs	r0, r3
 8008b9c:	46bd      	mov	sp, r7
 8008b9e:	b009      	add	sp, #36	@ 0x24
 8008ba0:	bd90      	pop	{r4, r7, pc}
	...

08008ba4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008ba4:	b580      	push	{r7, lr}
 8008ba6:	b086      	sub	sp, #24
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	60f8      	str	r0, [r7, #12]
 8008bac:	60b9      	str	r1, [r7, #8]
 8008bae:	607a      	str	r2, [r7, #4]
 8008bb0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008bb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bb4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	009b      	lsls	r3, r3, #2
 8008bba:	001a      	movs	r2, r3
 8008bbc:	21a5      	movs	r1, #165	@ 0xa5
 8008bbe:	f001 fbaf 	bl	800a320 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8008bc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bc4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	4936      	ldr	r1, [pc, #216]	@ (8008ca4 <prvInitialiseNewTask+0x100>)
 8008bca:	468c      	mov	ip, r1
 8008bcc:	4463      	add	r3, ip
 8008bce:	009b      	lsls	r3, r3, #2
 8008bd0:	18d3      	adds	r3, r2, r3
 8008bd2:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8008bd4:	693b      	ldr	r3, [r7, #16]
 8008bd6:	2207      	movs	r2, #7
 8008bd8:	4393      	bics	r3, r2
 8008bda:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008bdc:	693b      	ldr	r3, [r7, #16]
 8008bde:	2207      	movs	r2, #7
 8008be0:	4013      	ands	r3, r2
 8008be2:	d002      	beq.n	8008bea <prvInitialiseNewTask+0x46>
 8008be4:	b672      	cpsid	i
 8008be6:	46c0      	nop			@ (mov r8, r8)
 8008be8:	e7fd      	b.n	8008be6 <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008bea:	2300      	movs	r3, #0
 8008bec:	617b      	str	r3, [r7, #20]
 8008bee:	e013      	b.n	8008c18 <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008bf0:	68ba      	ldr	r2, [r7, #8]
 8008bf2:	697b      	ldr	r3, [r7, #20]
 8008bf4:	18d3      	adds	r3, r2, r3
 8008bf6:	7818      	ldrb	r0, [r3, #0]
 8008bf8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008bfa:	2134      	movs	r1, #52	@ 0x34
 8008bfc:	697b      	ldr	r3, [r7, #20]
 8008bfe:	18d3      	adds	r3, r2, r3
 8008c00:	185b      	adds	r3, r3, r1
 8008c02:	1c02      	adds	r2, r0, #0
 8008c04:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8008c06:	68ba      	ldr	r2, [r7, #8]
 8008c08:	697b      	ldr	r3, [r7, #20]
 8008c0a:	18d3      	adds	r3, r2, r3
 8008c0c:	781b      	ldrb	r3, [r3, #0]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d006      	beq.n	8008c20 <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008c12:	697b      	ldr	r3, [r7, #20]
 8008c14:	3301      	adds	r3, #1
 8008c16:	617b      	str	r3, [r7, #20]
 8008c18:	697b      	ldr	r3, [r7, #20]
 8008c1a:	2b0f      	cmp	r3, #15
 8008c1c:	d9e8      	bls.n	8008bf0 <prvInitialiseNewTask+0x4c>
 8008c1e:	e000      	b.n	8008c22 <prvInitialiseNewTask+0x7e>
		{
			break;
 8008c20:	46c0      	nop			@ (mov r8, r8)
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008c22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c24:	2243      	movs	r2, #67	@ 0x43
 8008c26:	2100      	movs	r1, #0
 8008c28:	5499      	strb	r1, [r3, r2]

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008c2a:	6a3b      	ldr	r3, [r7, #32]
 8008c2c:	2b37      	cmp	r3, #55	@ 0x37
 8008c2e:	d901      	bls.n	8008c34 <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008c30:	2337      	movs	r3, #55	@ 0x37
 8008c32:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008c34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c36:	6a3a      	ldr	r2, [r7, #32]
 8008c38:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008c3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c3c:	6a3a      	ldr	r2, [r7, #32]
 8008c3e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008c40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c42:	2200      	movs	r2, #0
 8008c44:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008c46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c48:	3304      	adds	r3, #4
 8008c4a:	0018      	movs	r0, r3
 8008c4c:	f7ff fa54 	bl	80080f8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008c50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c52:	3318      	adds	r3, #24
 8008c54:	0018      	movs	r0, r3
 8008c56:	f7ff fa4f 	bl	80080f8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008c5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c5c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008c5e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c60:	6a3b      	ldr	r3, [r7, #32]
 8008c62:	2238      	movs	r2, #56	@ 0x38
 8008c64:	1ad2      	subs	r2, r2, r3
 8008c66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c68:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008c6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008c6e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008c70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c72:	2200      	movs	r2, #0
 8008c74:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008c76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c78:	2258      	movs	r2, #88	@ 0x58
 8008c7a:	2100      	movs	r1, #0
 8008c7c:	5499      	strb	r1, [r3, r2]
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008c7e:	683a      	ldr	r2, [r7, #0]
 8008c80:	68f9      	ldr	r1, [r7, #12]
 8008c82:	693b      	ldr	r3, [r7, #16]
 8008c84:	0018      	movs	r0, r3
 8008c86:	f001 f839 	bl	8009cfc <pxPortInitialiseStack>
 8008c8a:	0002      	movs	r2, r0
 8008c8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c8e:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8008c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d002      	beq.n	8008c9c <prvInitialiseNewTask+0xf8>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008c96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c98:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008c9a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008c9c:	46c0      	nop			@ (mov r8, r8)
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	b006      	add	sp, #24
 8008ca2:	bd80      	pop	{r7, pc}
 8008ca4:	3fffffff 	.word	0x3fffffff

08008ca8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b082      	sub	sp, #8
 8008cac:	af00      	add	r7, sp, #0
 8008cae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008cb0:	f001 f8be 	bl	8009e30 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008cb4:	4b2a      	ldr	r3, [pc, #168]	@ (8008d60 <prvAddNewTaskToReadyList+0xb8>)
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	1c5a      	adds	r2, r3, #1
 8008cba:	4b29      	ldr	r3, [pc, #164]	@ (8008d60 <prvAddNewTaskToReadyList+0xb8>)
 8008cbc:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 8008cbe:	4b29      	ldr	r3, [pc, #164]	@ (8008d64 <prvAddNewTaskToReadyList+0xbc>)
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d109      	bne.n	8008cda <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008cc6:	4b27      	ldr	r3, [pc, #156]	@ (8008d64 <prvAddNewTaskToReadyList+0xbc>)
 8008cc8:	687a      	ldr	r2, [r7, #4]
 8008cca:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008ccc:	4b24      	ldr	r3, [pc, #144]	@ (8008d60 <prvAddNewTaskToReadyList+0xb8>)
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	2b01      	cmp	r3, #1
 8008cd2:	d110      	bne.n	8008cf6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008cd4:	f000 fba0 	bl	8009418 <prvInitialiseTaskLists>
 8008cd8:	e00d      	b.n	8008cf6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008cda:	4b23      	ldr	r3, [pc, #140]	@ (8008d68 <prvAddNewTaskToReadyList+0xc0>)
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d109      	bne.n	8008cf6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008ce2:	4b20      	ldr	r3, [pc, #128]	@ (8008d64 <prvAddNewTaskToReadyList+0xbc>)
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cec:	429a      	cmp	r2, r3
 8008cee:	d802      	bhi.n	8008cf6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008cf0:	4b1c      	ldr	r3, [pc, #112]	@ (8008d64 <prvAddNewTaskToReadyList+0xbc>)
 8008cf2:	687a      	ldr	r2, [r7, #4]
 8008cf4:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008cf6:	4b1d      	ldr	r3, [pc, #116]	@ (8008d6c <prvAddNewTaskToReadyList+0xc4>)
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	1c5a      	adds	r2, r3, #1
 8008cfc:	4b1b      	ldr	r3, [pc, #108]	@ (8008d6c <prvAddNewTaskToReadyList+0xc4>)
 8008cfe:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008d00:	4b1a      	ldr	r3, [pc, #104]	@ (8008d6c <prvAddNewTaskToReadyList+0xc4>)
 8008d02:	681a      	ldr	r2, [r3, #0]
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d0c:	4b18      	ldr	r3, [pc, #96]	@ (8008d70 <prvAddNewTaskToReadyList+0xc8>)
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	429a      	cmp	r2, r3
 8008d12:	d903      	bls.n	8008d1c <prvAddNewTaskToReadyList+0x74>
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d18:	4b15      	ldr	r3, [pc, #84]	@ (8008d70 <prvAddNewTaskToReadyList+0xc8>)
 8008d1a:	601a      	str	r2, [r3, #0]
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d20:	0013      	movs	r3, r2
 8008d22:	009b      	lsls	r3, r3, #2
 8008d24:	189b      	adds	r3, r3, r2
 8008d26:	009b      	lsls	r3, r3, #2
 8008d28:	4a12      	ldr	r2, [pc, #72]	@ (8008d74 <prvAddNewTaskToReadyList+0xcc>)
 8008d2a:	189a      	adds	r2, r3, r2
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	3304      	adds	r3, #4
 8008d30:	0019      	movs	r1, r3
 8008d32:	0010      	movs	r0, r2
 8008d34:	f7ff f9eb 	bl	800810e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008d38:	f001 f88c 	bl	8009e54 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008d3c:	4b0a      	ldr	r3, [pc, #40]	@ (8008d68 <prvAddNewTaskToReadyList+0xc0>)
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d008      	beq.n	8008d56 <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008d44:	4b07      	ldr	r3, [pc, #28]	@ (8008d64 <prvAddNewTaskToReadyList+0xbc>)
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d4e:	429a      	cmp	r2, r3
 8008d50:	d201      	bcs.n	8008d56 <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008d52:	f001 f85d 	bl	8009e10 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008d56:	46c0      	nop			@ (mov r8, r8)
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	b002      	add	sp, #8
 8008d5c:	bd80      	pop	{r7, pc}
 8008d5e:	46c0      	nop			@ (mov r8, r8)
 8008d60:	20001294 	.word	0x20001294
 8008d64:	20000dc0 	.word	0x20000dc0
 8008d68:	200012a0 	.word	0x200012a0
 8008d6c:	200012b0 	.word	0x200012b0
 8008d70:	2000129c 	.word	0x2000129c
 8008d74:	20000dc4 	.word	0x20000dc4

08008d78 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	b084      	sub	sp, #16
 8008d7c:	af00      	add	r7, sp, #0
 8008d7e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008d80:	2300      	movs	r3, #0
 8008d82:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d011      	beq.n	8008dae <vTaskDelay+0x36>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008d8a:	4b0d      	ldr	r3, [pc, #52]	@ (8008dc0 <vTaskDelay+0x48>)
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	2b00      	cmp	r3, #0
 8008d90:	d002      	beq.n	8008d98 <vTaskDelay+0x20>
 8008d92:	b672      	cpsid	i
 8008d94:	46c0      	nop			@ (mov r8, r8)
 8008d96:	e7fd      	b.n	8008d94 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8008d98:	f000 f86a 	bl	8008e70 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	2100      	movs	r1, #0
 8008da0:	0018      	movs	r0, r3
 8008da2:	f000 fc73 	bl	800968c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008da6:	f000 f86f 	bl	8008e88 <xTaskResumeAll>
 8008daa:	0003      	movs	r3, r0
 8008dac:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d101      	bne.n	8008db8 <vTaskDelay+0x40>
		{
			portYIELD_WITHIN_API();
 8008db4:	f001 f82c 	bl	8009e10 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008db8:	46c0      	nop			@ (mov r8, r8)
 8008dba:	46bd      	mov	sp, r7
 8008dbc:	b004      	add	sp, #16
 8008dbe:	bd80      	pop	{r7, pc}
 8008dc0:	200012bc 	.word	0x200012bc

08008dc4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008dc4:	b590      	push	{r4, r7, lr}
 8008dc6:	b089      	sub	sp, #36	@ 0x24
 8008dc8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008dca:	2300      	movs	r3, #0
 8008dcc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008dce:	2300      	movs	r3, #0
 8008dd0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008dd2:	003a      	movs	r2, r7
 8008dd4:	1d39      	adds	r1, r7, #4
 8008dd6:	2308      	movs	r3, #8
 8008dd8:	18fb      	adds	r3, r7, r3
 8008dda:	0018      	movs	r0, r3
 8008ddc:	f7ff f93e 	bl	800805c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008de0:	683c      	ldr	r4, [r7, #0]
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	68ba      	ldr	r2, [r7, #8]
 8008de6:	491c      	ldr	r1, [pc, #112]	@ (8008e58 <vTaskStartScheduler+0x94>)
 8008de8:	481c      	ldr	r0, [pc, #112]	@ (8008e5c <vTaskStartScheduler+0x98>)
 8008dea:	9202      	str	r2, [sp, #8]
 8008dec:	9301      	str	r3, [sp, #4]
 8008dee:	2300      	movs	r3, #0
 8008df0:	9300      	str	r3, [sp, #0]
 8008df2:	2300      	movs	r3, #0
 8008df4:	0022      	movs	r2, r4
 8008df6:	f7ff fe42 	bl	8008a7e <xTaskCreateStatic>
 8008dfa:	0002      	movs	r2, r0
 8008dfc:	4b18      	ldr	r3, [pc, #96]	@ (8008e60 <vTaskStartScheduler+0x9c>)
 8008dfe:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008e00:	4b17      	ldr	r3, [pc, #92]	@ (8008e60 <vTaskStartScheduler+0x9c>)
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d002      	beq.n	8008e0e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008e08:	2301      	movs	r3, #1
 8008e0a:	60fb      	str	r3, [r7, #12]
 8008e0c:	e001      	b.n	8008e12 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008e0e:	2300      	movs	r3, #0
 8008e10:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	2b01      	cmp	r3, #1
 8008e16:	d103      	bne.n	8008e20 <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 8008e18:	f000 fc8c 	bl	8009734 <xTimerCreateTimerTask>
 8008e1c:	0003      	movs	r3, r0
 8008e1e:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	2b01      	cmp	r3, #1
 8008e24:	d10d      	bne.n	8008e42 <vTaskStartScheduler+0x7e>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8008e26:	b672      	cpsid	i
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008e28:	4b0e      	ldr	r3, [pc, #56]	@ (8008e64 <vTaskStartScheduler+0xa0>)
 8008e2a:	2201      	movs	r2, #1
 8008e2c:	4252      	negs	r2, r2
 8008e2e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008e30:	4b0d      	ldr	r3, [pc, #52]	@ (8008e68 <vTaskStartScheduler+0xa4>)
 8008e32:	2201      	movs	r2, #1
 8008e34:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8008e36:	4b0d      	ldr	r3, [pc, #52]	@ (8008e6c <vTaskStartScheduler+0xa8>)
 8008e38:	2200      	movs	r2, #0
 8008e3a:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008e3c:	f000 ffc4 	bl	8009dc8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008e40:	e005      	b.n	8008e4e <vTaskStartScheduler+0x8a>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	3301      	adds	r3, #1
 8008e46:	d102      	bne.n	8008e4e <vTaskStartScheduler+0x8a>
 8008e48:	b672      	cpsid	i
 8008e4a:	46c0      	nop			@ (mov r8, r8)
 8008e4c:	e7fd      	b.n	8008e4a <vTaskStartScheduler+0x86>
}
 8008e4e:	46c0      	nop			@ (mov r8, r8)
 8008e50:	46bd      	mov	sp, r7
 8008e52:	b005      	add	sp, #20
 8008e54:	bd90      	pop	{r4, r7, pc}
 8008e56:	46c0      	nop			@ (mov r8, r8)
 8008e58:	0800ad64 	.word	0x0800ad64
 8008e5c:	080093f9 	.word	0x080093f9
 8008e60:	200012b8 	.word	0x200012b8
 8008e64:	200012b4 	.word	0x200012b4
 8008e68:	200012a0 	.word	0x200012a0
 8008e6c:	20001298 	.word	0x20001298

08008e70 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8008e74:	4b03      	ldr	r3, [pc, #12]	@ (8008e84 <vTaskSuspendAll+0x14>)
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	1c5a      	adds	r2, r3, #1
 8008e7a:	4b02      	ldr	r3, [pc, #8]	@ (8008e84 <vTaskSuspendAll+0x14>)
 8008e7c:	601a      	str	r2, [r3, #0]
}
 8008e7e:	46c0      	nop			@ (mov r8, r8)
 8008e80:	46bd      	mov	sp, r7
 8008e82:	bd80      	pop	{r7, pc}
 8008e84:	200012bc 	.word	0x200012bc

08008e88 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008e88:	b580      	push	{r7, lr}
 8008e8a:	b084      	sub	sp, #16
 8008e8c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008e8e:	2300      	movs	r3, #0
 8008e90:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008e92:	2300      	movs	r3, #0
 8008e94:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008e96:	4b3a      	ldr	r3, [pc, #232]	@ (8008f80 <xTaskResumeAll+0xf8>)
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d102      	bne.n	8008ea4 <xTaskResumeAll+0x1c>
 8008e9e:	b672      	cpsid	i
 8008ea0:	46c0      	nop			@ (mov r8, r8)
 8008ea2:	e7fd      	b.n	8008ea0 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008ea4:	f000 ffc4 	bl	8009e30 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008ea8:	4b35      	ldr	r3, [pc, #212]	@ (8008f80 <xTaskResumeAll+0xf8>)
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	1e5a      	subs	r2, r3, #1
 8008eae:	4b34      	ldr	r3, [pc, #208]	@ (8008f80 <xTaskResumeAll+0xf8>)
 8008eb0:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008eb2:	4b33      	ldr	r3, [pc, #204]	@ (8008f80 <xTaskResumeAll+0xf8>)
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d15b      	bne.n	8008f72 <xTaskResumeAll+0xea>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008eba:	4b32      	ldr	r3, [pc, #200]	@ (8008f84 <xTaskResumeAll+0xfc>)
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d057      	beq.n	8008f72 <xTaskResumeAll+0xea>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008ec2:	e02f      	b.n	8008f24 <xTaskResumeAll+0x9c>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8008ec4:	4b30      	ldr	r3, [pc, #192]	@ (8008f88 <xTaskResumeAll+0x100>)
 8008ec6:	68db      	ldr	r3, [r3, #12]
 8008ec8:	68db      	ldr	r3, [r3, #12]
 8008eca:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	3318      	adds	r3, #24
 8008ed0:	0018      	movs	r0, r3
 8008ed2:	f7ff f974 	bl	80081be <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	3304      	adds	r3, #4
 8008eda:	0018      	movs	r0, r3
 8008edc:	f7ff f96f 	bl	80081be <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ee4:	4b29      	ldr	r3, [pc, #164]	@ (8008f8c <xTaskResumeAll+0x104>)
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	429a      	cmp	r2, r3
 8008eea:	d903      	bls.n	8008ef4 <xTaskResumeAll+0x6c>
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ef0:	4b26      	ldr	r3, [pc, #152]	@ (8008f8c <xTaskResumeAll+0x104>)
 8008ef2:	601a      	str	r2, [r3, #0]
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008ef8:	0013      	movs	r3, r2
 8008efa:	009b      	lsls	r3, r3, #2
 8008efc:	189b      	adds	r3, r3, r2
 8008efe:	009b      	lsls	r3, r3, #2
 8008f00:	4a23      	ldr	r2, [pc, #140]	@ (8008f90 <xTaskResumeAll+0x108>)
 8008f02:	189a      	adds	r2, r3, r2
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	3304      	adds	r3, #4
 8008f08:	0019      	movs	r1, r3
 8008f0a:	0010      	movs	r0, r2
 8008f0c:	f7ff f8ff 	bl	800810e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f14:	4b1f      	ldr	r3, [pc, #124]	@ (8008f94 <xTaskResumeAll+0x10c>)
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f1a:	429a      	cmp	r2, r3
 8008f1c:	d302      	bcc.n	8008f24 <xTaskResumeAll+0x9c>
					{
						xYieldPending = pdTRUE;
 8008f1e:	4b1e      	ldr	r3, [pc, #120]	@ (8008f98 <xTaskResumeAll+0x110>)
 8008f20:	2201      	movs	r2, #1
 8008f22:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008f24:	4b18      	ldr	r3, [pc, #96]	@ (8008f88 <xTaskResumeAll+0x100>)
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d1cb      	bne.n	8008ec4 <xTaskResumeAll+0x3c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	d001      	beq.n	8008f36 <xTaskResumeAll+0xae>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008f32:	f000 fb0d 	bl	8009550 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8008f36:	4b19      	ldr	r3, [pc, #100]	@ (8008f9c <xTaskResumeAll+0x114>)
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d00f      	beq.n	8008f62 <xTaskResumeAll+0xda>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008f42:	f000 f83b 	bl	8008fbc <xTaskIncrementTick>
 8008f46:	1e03      	subs	r3, r0, #0
 8008f48:	d002      	beq.n	8008f50 <xTaskResumeAll+0xc8>
							{
								xYieldPending = pdTRUE;
 8008f4a:	4b13      	ldr	r3, [pc, #76]	@ (8008f98 <xTaskResumeAll+0x110>)
 8008f4c:	2201      	movs	r2, #1
 8008f4e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	3b01      	subs	r3, #1
 8008f54:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d1f2      	bne.n	8008f42 <xTaskResumeAll+0xba>

						uxPendedTicks = 0;
 8008f5c:	4b0f      	ldr	r3, [pc, #60]	@ (8008f9c <xTaskResumeAll+0x114>)
 8008f5e:	2200      	movs	r2, #0
 8008f60:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008f62:	4b0d      	ldr	r3, [pc, #52]	@ (8008f98 <xTaskResumeAll+0x110>)
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d003      	beq.n	8008f72 <xTaskResumeAll+0xea>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008f6a:	2301      	movs	r3, #1
 8008f6c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008f6e:	f000 ff4f 	bl	8009e10 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008f72:	f000 ff6f 	bl	8009e54 <vPortExitCritical>

	return xAlreadyYielded;
 8008f76:	68bb      	ldr	r3, [r7, #8]
}
 8008f78:	0018      	movs	r0, r3
 8008f7a:	46bd      	mov	sp, r7
 8008f7c:	b004      	add	sp, #16
 8008f7e:	bd80      	pop	{r7, pc}
 8008f80:	200012bc 	.word	0x200012bc
 8008f84:	20001294 	.word	0x20001294
 8008f88:	20001254 	.word	0x20001254
 8008f8c:	2000129c 	.word	0x2000129c
 8008f90:	20000dc4 	.word	0x20000dc4
 8008f94:	20000dc0 	.word	0x20000dc0
 8008f98:	200012a8 	.word	0x200012a8
 8008f9c:	200012a4 	.word	0x200012a4

08008fa0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8008fa0:	b580      	push	{r7, lr}
 8008fa2:	b082      	sub	sp, #8
 8008fa4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8008fa6:	4b04      	ldr	r3, [pc, #16]	@ (8008fb8 <xTaskGetTickCount+0x18>)
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8008fac:	687b      	ldr	r3, [r7, #4]
}
 8008fae:	0018      	movs	r0, r3
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	b002      	add	sp, #8
 8008fb4:	bd80      	pop	{r7, pc}
 8008fb6:	46c0      	nop			@ (mov r8, r8)
 8008fb8:	20001298 	.word	0x20001298

08008fbc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008fbc:	b580      	push	{r7, lr}
 8008fbe:	b086      	sub	sp, #24
 8008fc0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8008fc2:	2300      	movs	r3, #0
 8008fc4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008fc6:	4b4d      	ldr	r3, [pc, #308]	@ (80090fc <xTaskIncrementTick+0x140>)
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d000      	beq.n	8008fd0 <xTaskIncrementTick+0x14>
 8008fce:	e084      	b.n	80090da <xTaskIncrementTick+0x11e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8008fd0:	4b4b      	ldr	r3, [pc, #300]	@ (8009100 <xTaskIncrementTick+0x144>)
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	3301      	adds	r3, #1
 8008fd6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008fd8:	4b49      	ldr	r3, [pc, #292]	@ (8009100 <xTaskIncrementTick+0x144>)
 8008fda:	693a      	ldr	r2, [r7, #16]
 8008fdc:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8008fde:	693b      	ldr	r3, [r7, #16]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d118      	bne.n	8009016 <xTaskIncrementTick+0x5a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008fe4:	4b47      	ldr	r3, [pc, #284]	@ (8009104 <xTaskIncrementTick+0x148>)
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d002      	beq.n	8008ff4 <xTaskIncrementTick+0x38>
 8008fee:	b672      	cpsid	i
 8008ff0:	46c0      	nop			@ (mov r8, r8)
 8008ff2:	e7fd      	b.n	8008ff0 <xTaskIncrementTick+0x34>
 8008ff4:	4b43      	ldr	r3, [pc, #268]	@ (8009104 <xTaskIncrementTick+0x148>)
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	60fb      	str	r3, [r7, #12]
 8008ffa:	4b43      	ldr	r3, [pc, #268]	@ (8009108 <xTaskIncrementTick+0x14c>)
 8008ffc:	681a      	ldr	r2, [r3, #0]
 8008ffe:	4b41      	ldr	r3, [pc, #260]	@ (8009104 <xTaskIncrementTick+0x148>)
 8009000:	601a      	str	r2, [r3, #0]
 8009002:	4b41      	ldr	r3, [pc, #260]	@ (8009108 <xTaskIncrementTick+0x14c>)
 8009004:	68fa      	ldr	r2, [r7, #12]
 8009006:	601a      	str	r2, [r3, #0]
 8009008:	4b40      	ldr	r3, [pc, #256]	@ (800910c <xTaskIncrementTick+0x150>)
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	1c5a      	adds	r2, r3, #1
 800900e:	4b3f      	ldr	r3, [pc, #252]	@ (800910c <xTaskIncrementTick+0x150>)
 8009010:	601a      	str	r2, [r3, #0]
 8009012:	f000 fa9d 	bl	8009550 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009016:	4b3e      	ldr	r3, [pc, #248]	@ (8009110 <xTaskIncrementTick+0x154>)
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	693a      	ldr	r2, [r7, #16]
 800901c:	429a      	cmp	r2, r3
 800901e:	d34e      	bcc.n	80090be <xTaskIncrementTick+0x102>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009020:	4b38      	ldr	r3, [pc, #224]	@ (8009104 <xTaskIncrementTick+0x148>)
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d101      	bne.n	800902e <xTaskIncrementTick+0x72>
 800902a:	2301      	movs	r3, #1
 800902c:	e000      	b.n	8009030 <xTaskIncrementTick+0x74>
 800902e:	2300      	movs	r3, #0
 8009030:	2b00      	cmp	r3, #0
 8009032:	d004      	beq.n	800903e <xTaskIncrementTick+0x82>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009034:	4b36      	ldr	r3, [pc, #216]	@ (8009110 <xTaskIncrementTick+0x154>)
 8009036:	2201      	movs	r2, #1
 8009038:	4252      	negs	r2, r2
 800903a:	601a      	str	r2, [r3, #0]
					break;
 800903c:	e03f      	b.n	80090be <xTaskIncrementTick+0x102>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800903e:	4b31      	ldr	r3, [pc, #196]	@ (8009104 <xTaskIncrementTick+0x148>)
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	68db      	ldr	r3, [r3, #12]
 8009044:	68db      	ldr	r3, [r3, #12]
 8009046:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009048:	68bb      	ldr	r3, [r7, #8]
 800904a:	685b      	ldr	r3, [r3, #4]
 800904c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800904e:	693a      	ldr	r2, [r7, #16]
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	429a      	cmp	r2, r3
 8009054:	d203      	bcs.n	800905e <xTaskIncrementTick+0xa2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009056:	4b2e      	ldr	r3, [pc, #184]	@ (8009110 <xTaskIncrementTick+0x154>)
 8009058:	687a      	ldr	r2, [r7, #4]
 800905a:	601a      	str	r2, [r3, #0]
						break;
 800905c:	e02f      	b.n	80090be <xTaskIncrementTick+0x102>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800905e:	68bb      	ldr	r3, [r7, #8]
 8009060:	3304      	adds	r3, #4
 8009062:	0018      	movs	r0, r3
 8009064:	f7ff f8ab 	bl	80081be <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009068:	68bb      	ldr	r3, [r7, #8]
 800906a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800906c:	2b00      	cmp	r3, #0
 800906e:	d004      	beq.n	800907a <xTaskIncrementTick+0xbe>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	3318      	adds	r3, #24
 8009074:	0018      	movs	r0, r3
 8009076:	f7ff f8a2 	bl	80081be <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800907a:	68bb      	ldr	r3, [r7, #8]
 800907c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800907e:	4b25      	ldr	r3, [pc, #148]	@ (8009114 <xTaskIncrementTick+0x158>)
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	429a      	cmp	r2, r3
 8009084:	d903      	bls.n	800908e <xTaskIncrementTick+0xd2>
 8009086:	68bb      	ldr	r3, [r7, #8]
 8009088:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800908a:	4b22      	ldr	r3, [pc, #136]	@ (8009114 <xTaskIncrementTick+0x158>)
 800908c:	601a      	str	r2, [r3, #0]
 800908e:	68bb      	ldr	r3, [r7, #8]
 8009090:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009092:	0013      	movs	r3, r2
 8009094:	009b      	lsls	r3, r3, #2
 8009096:	189b      	adds	r3, r3, r2
 8009098:	009b      	lsls	r3, r3, #2
 800909a:	4a1f      	ldr	r2, [pc, #124]	@ (8009118 <xTaskIncrementTick+0x15c>)
 800909c:	189a      	adds	r2, r3, r2
 800909e:	68bb      	ldr	r3, [r7, #8]
 80090a0:	3304      	adds	r3, #4
 80090a2:	0019      	movs	r1, r3
 80090a4:	0010      	movs	r0, r2
 80090a6:	f7ff f832 	bl	800810e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80090aa:	68bb      	ldr	r3, [r7, #8]
 80090ac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090ae:	4b1b      	ldr	r3, [pc, #108]	@ (800911c <xTaskIncrementTick+0x160>)
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090b4:	429a      	cmp	r2, r3
 80090b6:	d3b3      	bcc.n	8009020 <xTaskIncrementTick+0x64>
						{
							xSwitchRequired = pdTRUE;
 80090b8:	2301      	movs	r3, #1
 80090ba:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80090bc:	e7b0      	b.n	8009020 <xTaskIncrementTick+0x64>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80090be:	4b17      	ldr	r3, [pc, #92]	@ (800911c <xTaskIncrementTick+0x160>)
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80090c4:	4914      	ldr	r1, [pc, #80]	@ (8009118 <xTaskIncrementTick+0x15c>)
 80090c6:	0013      	movs	r3, r2
 80090c8:	009b      	lsls	r3, r3, #2
 80090ca:	189b      	adds	r3, r3, r2
 80090cc:	009b      	lsls	r3, r3, #2
 80090ce:	585b      	ldr	r3, [r3, r1]
 80090d0:	2b01      	cmp	r3, #1
 80090d2:	d907      	bls.n	80090e4 <xTaskIncrementTick+0x128>
			{
				xSwitchRequired = pdTRUE;
 80090d4:	2301      	movs	r3, #1
 80090d6:	617b      	str	r3, [r7, #20]
 80090d8:	e004      	b.n	80090e4 <xTaskIncrementTick+0x128>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80090da:	4b11      	ldr	r3, [pc, #68]	@ (8009120 <xTaskIncrementTick+0x164>)
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	1c5a      	adds	r2, r3, #1
 80090e0:	4b0f      	ldr	r3, [pc, #60]	@ (8009120 <xTaskIncrementTick+0x164>)
 80090e2:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80090e4:	4b0f      	ldr	r3, [pc, #60]	@ (8009124 <xTaskIncrementTick+0x168>)
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d001      	beq.n	80090f0 <xTaskIncrementTick+0x134>
		{
			xSwitchRequired = pdTRUE;
 80090ec:	2301      	movs	r3, #1
 80090ee:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80090f0:	697b      	ldr	r3, [r7, #20]
}
 80090f2:	0018      	movs	r0, r3
 80090f4:	46bd      	mov	sp, r7
 80090f6:	b006      	add	sp, #24
 80090f8:	bd80      	pop	{r7, pc}
 80090fa:	46c0      	nop			@ (mov r8, r8)
 80090fc:	200012bc 	.word	0x200012bc
 8009100:	20001298 	.word	0x20001298
 8009104:	2000124c 	.word	0x2000124c
 8009108:	20001250 	.word	0x20001250
 800910c:	200012ac 	.word	0x200012ac
 8009110:	200012b4 	.word	0x200012b4
 8009114:	2000129c 	.word	0x2000129c
 8009118:	20000dc4 	.word	0x20000dc4
 800911c:	20000dc0 	.word	0x20000dc0
 8009120:	200012a4 	.word	0x200012a4
 8009124:	200012a8 	.word	0x200012a8

08009128 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009128:	b580      	push	{r7, lr}
 800912a:	b082      	sub	sp, #8
 800912c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800912e:	4b22      	ldr	r3, [pc, #136]	@ (80091b8 <vTaskSwitchContext+0x90>)
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	2b00      	cmp	r3, #0
 8009134:	d003      	beq.n	800913e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009136:	4b21      	ldr	r3, [pc, #132]	@ (80091bc <vTaskSwitchContext+0x94>)
 8009138:	2201      	movs	r2, #1
 800913a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800913c:	e038      	b.n	80091b0 <vTaskSwitchContext+0x88>
		xYieldPending = pdFALSE;
 800913e:	4b1f      	ldr	r3, [pc, #124]	@ (80091bc <vTaskSwitchContext+0x94>)
 8009140:	2200      	movs	r2, #0
 8009142:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8009144:	4b1e      	ldr	r3, [pc, #120]	@ (80091c0 <vTaskSwitchContext+0x98>)
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	607b      	str	r3, [r7, #4]
 800914a:	e008      	b.n	800915e <vTaskSwitchContext+0x36>
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	2b00      	cmp	r3, #0
 8009150:	d102      	bne.n	8009158 <vTaskSwitchContext+0x30>
 8009152:	b672      	cpsid	i
 8009154:	46c0      	nop			@ (mov r8, r8)
 8009156:	e7fd      	b.n	8009154 <vTaskSwitchContext+0x2c>
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	3b01      	subs	r3, #1
 800915c:	607b      	str	r3, [r7, #4]
 800915e:	4919      	ldr	r1, [pc, #100]	@ (80091c4 <vTaskSwitchContext+0x9c>)
 8009160:	687a      	ldr	r2, [r7, #4]
 8009162:	0013      	movs	r3, r2
 8009164:	009b      	lsls	r3, r3, #2
 8009166:	189b      	adds	r3, r3, r2
 8009168:	009b      	lsls	r3, r3, #2
 800916a:	585b      	ldr	r3, [r3, r1]
 800916c:	2b00      	cmp	r3, #0
 800916e:	d0ed      	beq.n	800914c <vTaskSwitchContext+0x24>
 8009170:	687a      	ldr	r2, [r7, #4]
 8009172:	0013      	movs	r3, r2
 8009174:	009b      	lsls	r3, r3, #2
 8009176:	189b      	adds	r3, r3, r2
 8009178:	009b      	lsls	r3, r3, #2
 800917a:	4a12      	ldr	r2, [pc, #72]	@ (80091c4 <vTaskSwitchContext+0x9c>)
 800917c:	189b      	adds	r3, r3, r2
 800917e:	603b      	str	r3, [r7, #0]
 8009180:	683b      	ldr	r3, [r7, #0]
 8009182:	685b      	ldr	r3, [r3, #4]
 8009184:	685a      	ldr	r2, [r3, #4]
 8009186:	683b      	ldr	r3, [r7, #0]
 8009188:	605a      	str	r2, [r3, #4]
 800918a:	683b      	ldr	r3, [r7, #0]
 800918c:	685a      	ldr	r2, [r3, #4]
 800918e:	683b      	ldr	r3, [r7, #0]
 8009190:	3308      	adds	r3, #8
 8009192:	429a      	cmp	r2, r3
 8009194:	d104      	bne.n	80091a0 <vTaskSwitchContext+0x78>
 8009196:	683b      	ldr	r3, [r7, #0]
 8009198:	685b      	ldr	r3, [r3, #4]
 800919a:	685a      	ldr	r2, [r3, #4]
 800919c:	683b      	ldr	r3, [r7, #0]
 800919e:	605a      	str	r2, [r3, #4]
 80091a0:	683b      	ldr	r3, [r7, #0]
 80091a2:	685b      	ldr	r3, [r3, #4]
 80091a4:	68da      	ldr	r2, [r3, #12]
 80091a6:	4b08      	ldr	r3, [pc, #32]	@ (80091c8 <vTaskSwitchContext+0xa0>)
 80091a8:	601a      	str	r2, [r3, #0]
 80091aa:	4b05      	ldr	r3, [pc, #20]	@ (80091c0 <vTaskSwitchContext+0x98>)
 80091ac:	687a      	ldr	r2, [r7, #4]
 80091ae:	601a      	str	r2, [r3, #0]
}
 80091b0:	46c0      	nop			@ (mov r8, r8)
 80091b2:	46bd      	mov	sp, r7
 80091b4:	b002      	add	sp, #8
 80091b6:	bd80      	pop	{r7, pc}
 80091b8:	200012bc 	.word	0x200012bc
 80091bc:	200012a8 	.word	0x200012a8
 80091c0:	2000129c 	.word	0x2000129c
 80091c4:	20000dc4 	.word	0x20000dc4
 80091c8:	20000dc0 	.word	0x20000dc0

080091cc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80091cc:	b580      	push	{r7, lr}
 80091ce:	b082      	sub	sp, #8
 80091d0:	af00      	add	r7, sp, #0
 80091d2:	6078      	str	r0, [r7, #4]
 80091d4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d102      	bne.n	80091e2 <vTaskPlaceOnEventList+0x16>
 80091dc:	b672      	cpsid	i
 80091de:	46c0      	nop			@ (mov r8, r8)
 80091e0:	e7fd      	b.n	80091de <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80091e2:	4b09      	ldr	r3, [pc, #36]	@ (8009208 <vTaskPlaceOnEventList+0x3c>)
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	3318      	adds	r3, #24
 80091e8:	001a      	movs	r2, r3
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	0011      	movs	r1, r2
 80091ee:	0018      	movs	r0, r3
 80091f0:	f7fe ffaf 	bl	8008152 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	2101      	movs	r1, #1
 80091f8:	0018      	movs	r0, r3
 80091fa:	f000 fa47 	bl	800968c <prvAddCurrentTaskToDelayedList>
}
 80091fe:	46c0      	nop			@ (mov r8, r8)
 8009200:	46bd      	mov	sp, r7
 8009202:	b002      	add	sp, #8
 8009204:	bd80      	pop	{r7, pc}
 8009206:	46c0      	nop			@ (mov r8, r8)
 8009208:	20000dc0 	.word	0x20000dc0

0800920c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800920c:	b580      	push	{r7, lr}
 800920e:	b084      	sub	sp, #16
 8009210:	af00      	add	r7, sp, #0
 8009212:	60f8      	str	r0, [r7, #12]
 8009214:	60b9      	str	r1, [r7, #8]
 8009216:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	2b00      	cmp	r3, #0
 800921c:	d102      	bne.n	8009224 <vTaskPlaceOnEventListRestricted+0x18>
 800921e:	b672      	cpsid	i
 8009220:	46c0      	nop			@ (mov r8, r8)
 8009222:	e7fd      	b.n	8009220 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009224:	4b0c      	ldr	r3, [pc, #48]	@ (8009258 <vTaskPlaceOnEventListRestricted+0x4c>)
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	3318      	adds	r3, #24
 800922a:	001a      	movs	r2, r3
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	0011      	movs	r1, r2
 8009230:	0018      	movs	r0, r3
 8009232:	f7fe ff6c 	bl	800810e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	2b00      	cmp	r3, #0
 800923a:	d002      	beq.n	8009242 <vTaskPlaceOnEventListRestricted+0x36>
		{
			xTicksToWait = portMAX_DELAY;
 800923c:	2301      	movs	r3, #1
 800923e:	425b      	negs	r3, r3
 8009240:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009242:	687a      	ldr	r2, [r7, #4]
 8009244:	68bb      	ldr	r3, [r7, #8]
 8009246:	0011      	movs	r1, r2
 8009248:	0018      	movs	r0, r3
 800924a:	f000 fa1f 	bl	800968c <prvAddCurrentTaskToDelayedList>
	}
 800924e:	46c0      	nop			@ (mov r8, r8)
 8009250:	46bd      	mov	sp, r7
 8009252:	b004      	add	sp, #16
 8009254:	bd80      	pop	{r7, pc}
 8009256:	46c0      	nop			@ (mov r8, r8)
 8009258:	20000dc0 	.word	0x20000dc0

0800925c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800925c:	b580      	push	{r7, lr}
 800925e:	b084      	sub	sp, #16
 8009260:	af00      	add	r7, sp, #0
 8009262:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	68db      	ldr	r3, [r3, #12]
 8009268:	68db      	ldr	r3, [r3, #12]
 800926a:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 800926c:	68bb      	ldr	r3, [r7, #8]
 800926e:	2b00      	cmp	r3, #0
 8009270:	d102      	bne.n	8009278 <xTaskRemoveFromEventList+0x1c>
 8009272:	b672      	cpsid	i
 8009274:	46c0      	nop			@ (mov r8, r8)
 8009276:	e7fd      	b.n	8009274 <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009278:	68bb      	ldr	r3, [r7, #8]
 800927a:	3318      	adds	r3, #24
 800927c:	0018      	movs	r0, r3
 800927e:	f7fe ff9e 	bl	80081be <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009282:	4b1f      	ldr	r3, [pc, #124]	@ (8009300 <xTaskRemoveFromEventList+0xa4>)
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	2b00      	cmp	r3, #0
 8009288:	d11d      	bne.n	80092c6 <xTaskRemoveFromEventList+0x6a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800928a:	68bb      	ldr	r3, [r7, #8]
 800928c:	3304      	adds	r3, #4
 800928e:	0018      	movs	r0, r3
 8009290:	f7fe ff95 	bl	80081be <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009294:	68bb      	ldr	r3, [r7, #8]
 8009296:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009298:	4b1a      	ldr	r3, [pc, #104]	@ (8009304 <xTaskRemoveFromEventList+0xa8>)
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	429a      	cmp	r2, r3
 800929e:	d903      	bls.n	80092a8 <xTaskRemoveFromEventList+0x4c>
 80092a0:	68bb      	ldr	r3, [r7, #8]
 80092a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092a4:	4b17      	ldr	r3, [pc, #92]	@ (8009304 <xTaskRemoveFromEventList+0xa8>)
 80092a6:	601a      	str	r2, [r3, #0]
 80092a8:	68bb      	ldr	r3, [r7, #8]
 80092aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092ac:	0013      	movs	r3, r2
 80092ae:	009b      	lsls	r3, r3, #2
 80092b0:	189b      	adds	r3, r3, r2
 80092b2:	009b      	lsls	r3, r3, #2
 80092b4:	4a14      	ldr	r2, [pc, #80]	@ (8009308 <xTaskRemoveFromEventList+0xac>)
 80092b6:	189a      	adds	r2, r3, r2
 80092b8:	68bb      	ldr	r3, [r7, #8]
 80092ba:	3304      	adds	r3, #4
 80092bc:	0019      	movs	r1, r3
 80092be:	0010      	movs	r0, r2
 80092c0:	f7fe ff25 	bl	800810e <vListInsertEnd>
 80092c4:	e007      	b.n	80092d6 <xTaskRemoveFromEventList+0x7a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80092c6:	68bb      	ldr	r3, [r7, #8]
 80092c8:	3318      	adds	r3, #24
 80092ca:	001a      	movs	r2, r3
 80092cc:	4b0f      	ldr	r3, [pc, #60]	@ (800930c <xTaskRemoveFromEventList+0xb0>)
 80092ce:	0011      	movs	r1, r2
 80092d0:	0018      	movs	r0, r3
 80092d2:	f7fe ff1c 	bl	800810e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80092d6:	68bb      	ldr	r3, [r7, #8]
 80092d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80092da:	4b0d      	ldr	r3, [pc, #52]	@ (8009310 <xTaskRemoveFromEventList+0xb4>)
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092e0:	429a      	cmp	r2, r3
 80092e2:	d905      	bls.n	80092f0 <xTaskRemoveFromEventList+0x94>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80092e4:	2301      	movs	r3, #1
 80092e6:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80092e8:	4b0a      	ldr	r3, [pc, #40]	@ (8009314 <xTaskRemoveFromEventList+0xb8>)
 80092ea:	2201      	movs	r2, #1
 80092ec:	601a      	str	r2, [r3, #0]
 80092ee:	e001      	b.n	80092f4 <xTaskRemoveFromEventList+0x98>
	}
	else
	{
		xReturn = pdFALSE;
 80092f0:	2300      	movs	r3, #0
 80092f2:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80092f4:	68fb      	ldr	r3, [r7, #12]
}
 80092f6:	0018      	movs	r0, r3
 80092f8:	46bd      	mov	sp, r7
 80092fa:	b004      	add	sp, #16
 80092fc:	bd80      	pop	{r7, pc}
 80092fe:	46c0      	nop			@ (mov r8, r8)
 8009300:	200012bc 	.word	0x200012bc
 8009304:	2000129c 	.word	0x2000129c
 8009308:	20000dc4 	.word	0x20000dc4
 800930c:	20001254 	.word	0x20001254
 8009310:	20000dc0 	.word	0x20000dc0
 8009314:	200012a8 	.word	0x200012a8

08009318 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009318:	b580      	push	{r7, lr}
 800931a:	b082      	sub	sp, #8
 800931c:	af00      	add	r7, sp, #0
 800931e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009320:	4b05      	ldr	r3, [pc, #20]	@ (8009338 <vTaskInternalSetTimeOutState+0x20>)
 8009322:	681a      	ldr	r2, [r3, #0]
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009328:	4b04      	ldr	r3, [pc, #16]	@ (800933c <vTaskInternalSetTimeOutState+0x24>)
 800932a:	681a      	ldr	r2, [r3, #0]
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	605a      	str	r2, [r3, #4]
}
 8009330:	46c0      	nop			@ (mov r8, r8)
 8009332:	46bd      	mov	sp, r7
 8009334:	b002      	add	sp, #8
 8009336:	bd80      	pop	{r7, pc}
 8009338:	200012ac 	.word	0x200012ac
 800933c:	20001298 	.word	0x20001298

08009340 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009340:	b580      	push	{r7, lr}
 8009342:	b086      	sub	sp, #24
 8009344:	af00      	add	r7, sp, #0
 8009346:	6078      	str	r0, [r7, #4]
 8009348:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	2b00      	cmp	r3, #0
 800934e:	d102      	bne.n	8009356 <xTaskCheckForTimeOut+0x16>
 8009350:	b672      	cpsid	i
 8009352:	46c0      	nop			@ (mov r8, r8)
 8009354:	e7fd      	b.n	8009352 <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 8009356:	683b      	ldr	r3, [r7, #0]
 8009358:	2b00      	cmp	r3, #0
 800935a:	d102      	bne.n	8009362 <xTaskCheckForTimeOut+0x22>
 800935c:	b672      	cpsid	i
 800935e:	46c0      	nop			@ (mov r8, r8)
 8009360:	e7fd      	b.n	800935e <xTaskCheckForTimeOut+0x1e>

	taskENTER_CRITICAL();
 8009362:	f000 fd65 	bl	8009e30 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009366:	4b1d      	ldr	r3, [pc, #116]	@ (80093dc <xTaskCheckForTimeOut+0x9c>)
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800936c:	687b      	ldr	r3, [r7, #4]
 800936e:	685b      	ldr	r3, [r3, #4]
 8009370:	693a      	ldr	r2, [r7, #16]
 8009372:	1ad3      	subs	r3, r2, r3
 8009374:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009376:	683b      	ldr	r3, [r7, #0]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	3301      	adds	r3, #1
 800937c:	d102      	bne.n	8009384 <xTaskCheckForTimeOut+0x44>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800937e:	2300      	movs	r3, #0
 8009380:	617b      	str	r3, [r7, #20]
 8009382:	e024      	b.n	80093ce <xTaskCheckForTimeOut+0x8e>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681a      	ldr	r2, [r3, #0]
 8009388:	4b15      	ldr	r3, [pc, #84]	@ (80093e0 <xTaskCheckForTimeOut+0xa0>)
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	429a      	cmp	r2, r3
 800938e:	d007      	beq.n	80093a0 <xTaskCheckForTimeOut+0x60>
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	685b      	ldr	r3, [r3, #4]
 8009394:	693a      	ldr	r2, [r7, #16]
 8009396:	429a      	cmp	r2, r3
 8009398:	d302      	bcc.n	80093a0 <xTaskCheckForTimeOut+0x60>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800939a:	2301      	movs	r3, #1
 800939c:	617b      	str	r3, [r7, #20]
 800939e:	e016      	b.n	80093ce <xTaskCheckForTimeOut+0x8e>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80093a0:	683b      	ldr	r3, [r7, #0]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	68fa      	ldr	r2, [r7, #12]
 80093a6:	429a      	cmp	r2, r3
 80093a8:	d20c      	bcs.n	80093c4 <xTaskCheckForTimeOut+0x84>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80093aa:	683b      	ldr	r3, [r7, #0]
 80093ac:	681a      	ldr	r2, [r3, #0]
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	1ad2      	subs	r2, r2, r3
 80093b2:	683b      	ldr	r3, [r7, #0]
 80093b4:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	0018      	movs	r0, r3
 80093ba:	f7ff ffad 	bl	8009318 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80093be:	2300      	movs	r3, #0
 80093c0:	617b      	str	r3, [r7, #20]
 80093c2:	e004      	b.n	80093ce <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			*pxTicksToWait = 0;
 80093c4:	683b      	ldr	r3, [r7, #0]
 80093c6:	2200      	movs	r2, #0
 80093c8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80093ca:	2301      	movs	r3, #1
 80093cc:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 80093ce:	f000 fd41 	bl	8009e54 <vPortExitCritical>

	return xReturn;
 80093d2:	697b      	ldr	r3, [r7, #20]
}
 80093d4:	0018      	movs	r0, r3
 80093d6:	46bd      	mov	sp, r7
 80093d8:	b006      	add	sp, #24
 80093da:	bd80      	pop	{r7, pc}
 80093dc:	20001298 	.word	0x20001298
 80093e0:	200012ac 	.word	0x200012ac

080093e4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80093e4:	b580      	push	{r7, lr}
 80093e6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80093e8:	4b02      	ldr	r3, [pc, #8]	@ (80093f4 <vTaskMissedYield+0x10>)
 80093ea:	2201      	movs	r2, #1
 80093ec:	601a      	str	r2, [r3, #0]
}
 80093ee:	46c0      	nop			@ (mov r8, r8)
 80093f0:	46bd      	mov	sp, r7
 80093f2:	bd80      	pop	{r7, pc}
 80093f4:	200012a8 	.word	0x200012a8

080093f8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b082      	sub	sp, #8
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009400:	f000 f84e 	bl	80094a0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009404:	4b03      	ldr	r3, [pc, #12]	@ (8009414 <prvIdleTask+0x1c>)
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	2b01      	cmp	r3, #1
 800940a:	d9f9      	bls.n	8009400 <prvIdleTask+0x8>
			{
				taskYIELD();
 800940c:	f000 fd00 	bl	8009e10 <vPortYield>
		prvCheckTasksWaitingTermination();
 8009410:	e7f6      	b.n	8009400 <prvIdleTask+0x8>
 8009412:	46c0      	nop			@ (mov r8, r8)
 8009414:	20000dc4 	.word	0x20000dc4

08009418 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009418:	b580      	push	{r7, lr}
 800941a:	b082      	sub	sp, #8
 800941c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800941e:	2300      	movs	r3, #0
 8009420:	607b      	str	r3, [r7, #4]
 8009422:	e00c      	b.n	800943e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009424:	687a      	ldr	r2, [r7, #4]
 8009426:	0013      	movs	r3, r2
 8009428:	009b      	lsls	r3, r3, #2
 800942a:	189b      	adds	r3, r3, r2
 800942c:	009b      	lsls	r3, r3, #2
 800942e:	4a14      	ldr	r2, [pc, #80]	@ (8009480 <prvInitialiseTaskLists+0x68>)
 8009430:	189b      	adds	r3, r3, r2
 8009432:	0018      	movs	r0, r3
 8009434:	f7fe fe42 	bl	80080bc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	3301      	adds	r3, #1
 800943c:	607b      	str	r3, [r7, #4]
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	2b37      	cmp	r3, #55	@ 0x37
 8009442:	d9ef      	bls.n	8009424 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009444:	4b0f      	ldr	r3, [pc, #60]	@ (8009484 <prvInitialiseTaskLists+0x6c>)
 8009446:	0018      	movs	r0, r3
 8009448:	f7fe fe38 	bl	80080bc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800944c:	4b0e      	ldr	r3, [pc, #56]	@ (8009488 <prvInitialiseTaskLists+0x70>)
 800944e:	0018      	movs	r0, r3
 8009450:	f7fe fe34 	bl	80080bc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009454:	4b0d      	ldr	r3, [pc, #52]	@ (800948c <prvInitialiseTaskLists+0x74>)
 8009456:	0018      	movs	r0, r3
 8009458:	f7fe fe30 	bl	80080bc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800945c:	4b0c      	ldr	r3, [pc, #48]	@ (8009490 <prvInitialiseTaskLists+0x78>)
 800945e:	0018      	movs	r0, r3
 8009460:	f7fe fe2c 	bl	80080bc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009464:	4b0b      	ldr	r3, [pc, #44]	@ (8009494 <prvInitialiseTaskLists+0x7c>)
 8009466:	0018      	movs	r0, r3
 8009468:	f7fe fe28 	bl	80080bc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800946c:	4b0a      	ldr	r3, [pc, #40]	@ (8009498 <prvInitialiseTaskLists+0x80>)
 800946e:	4a05      	ldr	r2, [pc, #20]	@ (8009484 <prvInitialiseTaskLists+0x6c>)
 8009470:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009472:	4b0a      	ldr	r3, [pc, #40]	@ (800949c <prvInitialiseTaskLists+0x84>)
 8009474:	4a04      	ldr	r2, [pc, #16]	@ (8009488 <prvInitialiseTaskLists+0x70>)
 8009476:	601a      	str	r2, [r3, #0]
}
 8009478:	46c0      	nop			@ (mov r8, r8)
 800947a:	46bd      	mov	sp, r7
 800947c:	b002      	add	sp, #8
 800947e:	bd80      	pop	{r7, pc}
 8009480:	20000dc4 	.word	0x20000dc4
 8009484:	20001224 	.word	0x20001224
 8009488:	20001238 	.word	0x20001238
 800948c:	20001254 	.word	0x20001254
 8009490:	20001268 	.word	0x20001268
 8009494:	20001280 	.word	0x20001280
 8009498:	2000124c 	.word	0x2000124c
 800949c:	20001250 	.word	0x20001250

080094a0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80094a0:	b580      	push	{r7, lr}
 80094a2:	b082      	sub	sp, #8
 80094a4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80094a6:	e01a      	b.n	80094de <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 80094a8:	f000 fcc2 	bl	8009e30 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80094ac:	4b10      	ldr	r3, [pc, #64]	@ (80094f0 <prvCheckTasksWaitingTermination+0x50>)
 80094ae:	68db      	ldr	r3, [r3, #12]
 80094b0:	68db      	ldr	r3, [r3, #12]
 80094b2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	3304      	adds	r3, #4
 80094b8:	0018      	movs	r0, r3
 80094ba:	f7fe fe80 	bl	80081be <uxListRemove>
				--uxCurrentNumberOfTasks;
 80094be:	4b0d      	ldr	r3, [pc, #52]	@ (80094f4 <prvCheckTasksWaitingTermination+0x54>)
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	1e5a      	subs	r2, r3, #1
 80094c4:	4b0b      	ldr	r3, [pc, #44]	@ (80094f4 <prvCheckTasksWaitingTermination+0x54>)
 80094c6:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 80094c8:	4b0b      	ldr	r3, [pc, #44]	@ (80094f8 <prvCheckTasksWaitingTermination+0x58>)
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	1e5a      	subs	r2, r3, #1
 80094ce:	4b0a      	ldr	r3, [pc, #40]	@ (80094f8 <prvCheckTasksWaitingTermination+0x58>)
 80094d0:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 80094d2:	f000 fcbf 	bl	8009e54 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	0018      	movs	r0, r3
 80094da:	f000 f80f 	bl	80094fc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80094de:	4b06      	ldr	r3, [pc, #24]	@ (80094f8 <prvCheckTasksWaitingTermination+0x58>)
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d1e0      	bne.n	80094a8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80094e6:	46c0      	nop			@ (mov r8, r8)
 80094e8:	46c0      	nop			@ (mov r8, r8)
 80094ea:	46bd      	mov	sp, r7
 80094ec:	b002      	add	sp, #8
 80094ee:	bd80      	pop	{r7, pc}
 80094f0:	20001268 	.word	0x20001268
 80094f4:	20001294 	.word	0x20001294
 80094f8:	2000127c 	.word	0x2000127c

080094fc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80094fc:	b580      	push	{r7, lr}
 80094fe:	b082      	sub	sp, #8
 8009500:	af00      	add	r7, sp, #0
 8009502:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	2259      	movs	r2, #89	@ 0x59
 8009508:	5c9b      	ldrb	r3, [r3, r2]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d109      	bne.n	8009522 <prvDeleteTCB+0x26>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009512:	0018      	movs	r0, r3
 8009514:	f000 fdcc 	bl	800a0b0 <vPortFree>
				vPortFree( pxTCB );
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	0018      	movs	r0, r3
 800951c:	f000 fdc8 	bl	800a0b0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009520:	e011      	b.n	8009546 <prvDeleteTCB+0x4a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	2259      	movs	r2, #89	@ 0x59
 8009526:	5c9b      	ldrb	r3, [r3, r2]
 8009528:	2b01      	cmp	r3, #1
 800952a:	d104      	bne.n	8009536 <prvDeleteTCB+0x3a>
				vPortFree( pxTCB );
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	0018      	movs	r0, r3
 8009530:	f000 fdbe 	bl	800a0b0 <vPortFree>
	}
 8009534:	e007      	b.n	8009546 <prvDeleteTCB+0x4a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	2259      	movs	r2, #89	@ 0x59
 800953a:	5c9b      	ldrb	r3, [r3, r2]
 800953c:	2b02      	cmp	r3, #2
 800953e:	d002      	beq.n	8009546 <prvDeleteTCB+0x4a>
 8009540:	b672      	cpsid	i
 8009542:	46c0      	nop			@ (mov r8, r8)
 8009544:	e7fd      	b.n	8009542 <prvDeleteTCB+0x46>
	}
 8009546:	46c0      	nop			@ (mov r8, r8)
 8009548:	46bd      	mov	sp, r7
 800954a:	b002      	add	sp, #8
 800954c:	bd80      	pop	{r7, pc}
	...

08009550 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009550:	b580      	push	{r7, lr}
 8009552:	b082      	sub	sp, #8
 8009554:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009556:	4b0e      	ldr	r3, [pc, #56]	@ (8009590 <prvResetNextTaskUnblockTime+0x40>)
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	2b00      	cmp	r3, #0
 800955e:	d101      	bne.n	8009564 <prvResetNextTaskUnblockTime+0x14>
 8009560:	2301      	movs	r3, #1
 8009562:	e000      	b.n	8009566 <prvResetNextTaskUnblockTime+0x16>
 8009564:	2300      	movs	r3, #0
 8009566:	2b00      	cmp	r3, #0
 8009568:	d004      	beq.n	8009574 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800956a:	4b0a      	ldr	r3, [pc, #40]	@ (8009594 <prvResetNextTaskUnblockTime+0x44>)
 800956c:	2201      	movs	r2, #1
 800956e:	4252      	negs	r2, r2
 8009570:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009572:	e008      	b.n	8009586 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8009574:	4b06      	ldr	r3, [pc, #24]	@ (8009590 <prvResetNextTaskUnblockTime+0x40>)
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	68db      	ldr	r3, [r3, #12]
 800957a:	68db      	ldr	r3, [r3, #12]
 800957c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	685a      	ldr	r2, [r3, #4]
 8009582:	4b04      	ldr	r3, [pc, #16]	@ (8009594 <prvResetNextTaskUnblockTime+0x44>)
 8009584:	601a      	str	r2, [r3, #0]
}
 8009586:	46c0      	nop			@ (mov r8, r8)
 8009588:	46bd      	mov	sp, r7
 800958a:	b002      	add	sp, #8
 800958c:	bd80      	pop	{r7, pc}
 800958e:	46c0      	nop			@ (mov r8, r8)
 8009590:	2000124c 	.word	0x2000124c
 8009594:	200012b4 	.word	0x200012b4

08009598 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009598:	b580      	push	{r7, lr}
 800959a:	b082      	sub	sp, #8
 800959c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800959e:	4b0a      	ldr	r3, [pc, #40]	@ (80095c8 <xTaskGetSchedulerState+0x30>)
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d102      	bne.n	80095ac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80095a6:	2301      	movs	r3, #1
 80095a8:	607b      	str	r3, [r7, #4]
 80095aa:	e008      	b.n	80095be <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80095ac:	4b07      	ldr	r3, [pc, #28]	@ (80095cc <xTaskGetSchedulerState+0x34>)
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	2b00      	cmp	r3, #0
 80095b2:	d102      	bne.n	80095ba <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80095b4:	2302      	movs	r3, #2
 80095b6:	607b      	str	r3, [r7, #4]
 80095b8:	e001      	b.n	80095be <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80095ba:	2300      	movs	r3, #0
 80095bc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80095be:	687b      	ldr	r3, [r7, #4]
	}
 80095c0:	0018      	movs	r0, r3
 80095c2:	46bd      	mov	sp, r7
 80095c4:	b002      	add	sp, #8
 80095c6:	bd80      	pop	{r7, pc}
 80095c8:	200012a0 	.word	0x200012a0
 80095cc:	200012bc 	.word	0x200012bc

080095d0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80095d0:	b580      	push	{r7, lr}
 80095d2:	b084      	sub	sp, #16
 80095d4:	af00      	add	r7, sp, #0
 80095d6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80095dc:	2300      	movs	r3, #0
 80095de:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d046      	beq.n	8009674 <xTaskPriorityDisinherit+0xa4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80095e6:	4b26      	ldr	r3, [pc, #152]	@ (8009680 <xTaskPriorityDisinherit+0xb0>)
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	68ba      	ldr	r2, [r7, #8]
 80095ec:	429a      	cmp	r2, r3
 80095ee:	d002      	beq.n	80095f6 <xTaskPriorityDisinherit+0x26>
 80095f0:	b672      	cpsid	i
 80095f2:	46c0      	nop			@ (mov r8, r8)
 80095f4:	e7fd      	b.n	80095f2 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 80095f6:	68bb      	ldr	r3, [r7, #8]
 80095f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80095fa:	2b00      	cmp	r3, #0
 80095fc:	d102      	bne.n	8009604 <xTaskPriorityDisinherit+0x34>
 80095fe:	b672      	cpsid	i
 8009600:	46c0      	nop			@ (mov r8, r8)
 8009602:	e7fd      	b.n	8009600 <xTaskPriorityDisinherit+0x30>
			( pxTCB->uxMutexesHeld )--;
 8009604:	68bb      	ldr	r3, [r7, #8]
 8009606:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009608:	1e5a      	subs	r2, r3, #1
 800960a:	68bb      	ldr	r3, [r7, #8]
 800960c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800960e:	68bb      	ldr	r3, [r7, #8]
 8009610:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009612:	68bb      	ldr	r3, [r7, #8]
 8009614:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009616:	429a      	cmp	r2, r3
 8009618:	d02c      	beq.n	8009674 <xTaskPriorityDisinherit+0xa4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800961a:	68bb      	ldr	r3, [r7, #8]
 800961c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800961e:	2b00      	cmp	r3, #0
 8009620:	d128      	bne.n	8009674 <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009622:	68bb      	ldr	r3, [r7, #8]
 8009624:	3304      	adds	r3, #4
 8009626:	0018      	movs	r0, r3
 8009628:	f7fe fdc9 	bl	80081be <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800962c:	68bb      	ldr	r3, [r7, #8]
 800962e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009630:	68bb      	ldr	r3, [r7, #8]
 8009632:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009634:	68bb      	ldr	r3, [r7, #8]
 8009636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009638:	2238      	movs	r2, #56	@ 0x38
 800963a:	1ad2      	subs	r2, r2, r3
 800963c:	68bb      	ldr	r3, [r7, #8]
 800963e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009640:	68bb      	ldr	r3, [r7, #8]
 8009642:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009644:	4b0f      	ldr	r3, [pc, #60]	@ (8009684 <xTaskPriorityDisinherit+0xb4>)
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	429a      	cmp	r2, r3
 800964a:	d903      	bls.n	8009654 <xTaskPriorityDisinherit+0x84>
 800964c:	68bb      	ldr	r3, [r7, #8]
 800964e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009650:	4b0c      	ldr	r3, [pc, #48]	@ (8009684 <xTaskPriorityDisinherit+0xb4>)
 8009652:	601a      	str	r2, [r3, #0]
 8009654:	68bb      	ldr	r3, [r7, #8]
 8009656:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009658:	0013      	movs	r3, r2
 800965a:	009b      	lsls	r3, r3, #2
 800965c:	189b      	adds	r3, r3, r2
 800965e:	009b      	lsls	r3, r3, #2
 8009660:	4a09      	ldr	r2, [pc, #36]	@ (8009688 <xTaskPriorityDisinherit+0xb8>)
 8009662:	189a      	adds	r2, r3, r2
 8009664:	68bb      	ldr	r3, [r7, #8]
 8009666:	3304      	adds	r3, #4
 8009668:	0019      	movs	r1, r3
 800966a:	0010      	movs	r0, r2
 800966c:	f7fe fd4f 	bl	800810e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009670:	2301      	movs	r3, #1
 8009672:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009674:	68fb      	ldr	r3, [r7, #12]
	}
 8009676:	0018      	movs	r0, r3
 8009678:	46bd      	mov	sp, r7
 800967a:	b004      	add	sp, #16
 800967c:	bd80      	pop	{r7, pc}
 800967e:	46c0      	nop			@ (mov r8, r8)
 8009680:	20000dc0 	.word	0x20000dc0
 8009684:	2000129c 	.word	0x2000129c
 8009688:	20000dc4 	.word	0x20000dc4

0800968c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800968c:	b580      	push	{r7, lr}
 800968e:	b084      	sub	sp, #16
 8009690:	af00      	add	r7, sp, #0
 8009692:	6078      	str	r0, [r7, #4]
 8009694:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009696:	4b21      	ldr	r3, [pc, #132]	@ (800971c <prvAddCurrentTaskToDelayedList+0x90>)
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800969c:	4b20      	ldr	r3, [pc, #128]	@ (8009720 <prvAddCurrentTaskToDelayedList+0x94>)
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	3304      	adds	r3, #4
 80096a2:	0018      	movs	r0, r3
 80096a4:	f7fe fd8b 	bl	80081be <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	3301      	adds	r3, #1
 80096ac:	d10b      	bne.n	80096c6 <prvAddCurrentTaskToDelayedList+0x3a>
 80096ae:	683b      	ldr	r3, [r7, #0]
 80096b0:	2b00      	cmp	r3, #0
 80096b2:	d008      	beq.n	80096c6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80096b4:	4b1a      	ldr	r3, [pc, #104]	@ (8009720 <prvAddCurrentTaskToDelayedList+0x94>)
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	1d1a      	adds	r2, r3, #4
 80096ba:	4b1a      	ldr	r3, [pc, #104]	@ (8009724 <prvAddCurrentTaskToDelayedList+0x98>)
 80096bc:	0011      	movs	r1, r2
 80096be:	0018      	movs	r0, r3
 80096c0:	f7fe fd25 	bl	800810e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80096c4:	e026      	b.n	8009714 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80096c6:	68fa      	ldr	r2, [r7, #12]
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	18d3      	adds	r3, r2, r3
 80096cc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80096ce:	4b14      	ldr	r3, [pc, #80]	@ (8009720 <prvAddCurrentTaskToDelayedList+0x94>)
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	68ba      	ldr	r2, [r7, #8]
 80096d4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80096d6:	68ba      	ldr	r2, [r7, #8]
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	429a      	cmp	r2, r3
 80096dc:	d209      	bcs.n	80096f2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80096de:	4b12      	ldr	r3, [pc, #72]	@ (8009728 <prvAddCurrentTaskToDelayedList+0x9c>)
 80096e0:	681a      	ldr	r2, [r3, #0]
 80096e2:	4b0f      	ldr	r3, [pc, #60]	@ (8009720 <prvAddCurrentTaskToDelayedList+0x94>)
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	3304      	adds	r3, #4
 80096e8:	0019      	movs	r1, r3
 80096ea:	0010      	movs	r0, r2
 80096ec:	f7fe fd31 	bl	8008152 <vListInsert>
}
 80096f0:	e010      	b.n	8009714 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80096f2:	4b0e      	ldr	r3, [pc, #56]	@ (800972c <prvAddCurrentTaskToDelayedList+0xa0>)
 80096f4:	681a      	ldr	r2, [r3, #0]
 80096f6:	4b0a      	ldr	r3, [pc, #40]	@ (8009720 <prvAddCurrentTaskToDelayedList+0x94>)
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	3304      	adds	r3, #4
 80096fc:	0019      	movs	r1, r3
 80096fe:	0010      	movs	r0, r2
 8009700:	f7fe fd27 	bl	8008152 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009704:	4b0a      	ldr	r3, [pc, #40]	@ (8009730 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	68ba      	ldr	r2, [r7, #8]
 800970a:	429a      	cmp	r2, r3
 800970c:	d202      	bcs.n	8009714 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800970e:	4b08      	ldr	r3, [pc, #32]	@ (8009730 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009710:	68ba      	ldr	r2, [r7, #8]
 8009712:	601a      	str	r2, [r3, #0]
}
 8009714:	46c0      	nop			@ (mov r8, r8)
 8009716:	46bd      	mov	sp, r7
 8009718:	b004      	add	sp, #16
 800971a:	bd80      	pop	{r7, pc}
 800971c:	20001298 	.word	0x20001298
 8009720:	20000dc0 	.word	0x20000dc0
 8009724:	20001280 	.word	0x20001280
 8009728:	20001250 	.word	0x20001250
 800972c:	2000124c 	.word	0x2000124c
 8009730:	200012b4 	.word	0x200012b4

08009734 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009734:	b590      	push	{r4, r7, lr}
 8009736:	b089      	sub	sp, #36	@ 0x24
 8009738:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800973a:	2300      	movs	r3, #0
 800973c:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800973e:	f000 fa9b 	bl	8009c78 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009742:	4b18      	ldr	r3, [pc, #96]	@ (80097a4 <xTimerCreateTimerTask+0x70>)
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	2b00      	cmp	r3, #0
 8009748:	d020      	beq.n	800978c <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800974a:	2300      	movs	r3, #0
 800974c:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800974e:	2300      	movs	r3, #0
 8009750:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009752:	003a      	movs	r2, r7
 8009754:	1d39      	adds	r1, r7, #4
 8009756:	2308      	movs	r3, #8
 8009758:	18fb      	adds	r3, r7, r3
 800975a:	0018      	movs	r0, r3
 800975c:	f7fe fc96 	bl	800808c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009760:	683c      	ldr	r4, [r7, #0]
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	68ba      	ldr	r2, [r7, #8]
 8009766:	4910      	ldr	r1, [pc, #64]	@ (80097a8 <xTimerCreateTimerTask+0x74>)
 8009768:	4810      	ldr	r0, [pc, #64]	@ (80097ac <xTimerCreateTimerTask+0x78>)
 800976a:	9202      	str	r2, [sp, #8]
 800976c:	9301      	str	r3, [sp, #4]
 800976e:	2302      	movs	r3, #2
 8009770:	9300      	str	r3, [sp, #0]
 8009772:	2300      	movs	r3, #0
 8009774:	0022      	movs	r2, r4
 8009776:	f7ff f982 	bl	8008a7e <xTaskCreateStatic>
 800977a:	0002      	movs	r2, r0
 800977c:	4b0c      	ldr	r3, [pc, #48]	@ (80097b0 <xTimerCreateTimerTask+0x7c>)
 800977e:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009780:	4b0b      	ldr	r3, [pc, #44]	@ (80097b0 <xTimerCreateTimerTask+0x7c>)
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	2b00      	cmp	r3, #0
 8009786:	d001      	beq.n	800978c <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 8009788:	2301      	movs	r3, #1
 800978a:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	2b00      	cmp	r3, #0
 8009790:	d102      	bne.n	8009798 <xTimerCreateTimerTask+0x64>
 8009792:	b672      	cpsid	i
 8009794:	46c0      	nop			@ (mov r8, r8)
 8009796:	e7fd      	b.n	8009794 <xTimerCreateTimerTask+0x60>
	return xReturn;
 8009798:	68fb      	ldr	r3, [r7, #12]
}
 800979a:	0018      	movs	r0, r3
 800979c:	46bd      	mov	sp, r7
 800979e:	b005      	add	sp, #20
 80097a0:	bd90      	pop	{r4, r7, pc}
 80097a2:	46c0      	nop			@ (mov r8, r8)
 80097a4:	200012f0 	.word	0x200012f0
 80097a8:	0800ad6c 	.word	0x0800ad6c
 80097ac:	080098c1 	.word	0x080098c1
 80097b0:	200012f4 	.word	0x200012f4

080097b4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80097b4:	b590      	push	{r4, r7, lr}
 80097b6:	b08b      	sub	sp, #44	@ 0x2c
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	60f8      	str	r0, [r7, #12]
 80097bc:	60b9      	str	r1, [r7, #8]
 80097be:	607a      	str	r2, [r7, #4]
 80097c0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80097c2:	2300      	movs	r3, #0
 80097c4:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d102      	bne.n	80097d2 <xTimerGenericCommand+0x1e>
 80097cc:	b672      	cpsid	i
 80097ce:	46c0      	nop			@ (mov r8, r8)
 80097d0:	e7fd      	b.n	80097ce <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80097d2:	4b1d      	ldr	r3, [pc, #116]	@ (8009848 <xTimerGenericCommand+0x94>)
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d030      	beq.n	800983c <xTimerGenericCommand+0x88>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80097da:	2414      	movs	r4, #20
 80097dc:	193b      	adds	r3, r7, r4
 80097de:	68ba      	ldr	r2, [r7, #8]
 80097e0:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80097e2:	193b      	adds	r3, r7, r4
 80097e4:	687a      	ldr	r2, [r7, #4]
 80097e6:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 80097e8:	193b      	adds	r3, r7, r4
 80097ea:	68fa      	ldr	r2, [r7, #12]
 80097ec:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80097ee:	68bb      	ldr	r3, [r7, #8]
 80097f0:	2b05      	cmp	r3, #5
 80097f2:	dc19      	bgt.n	8009828 <xTimerGenericCommand+0x74>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80097f4:	f7ff fed0 	bl	8009598 <xTaskGetSchedulerState>
 80097f8:	0003      	movs	r3, r0
 80097fa:	2b02      	cmp	r3, #2
 80097fc:	d109      	bne.n	8009812 <xTimerGenericCommand+0x5e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80097fe:	4b12      	ldr	r3, [pc, #72]	@ (8009848 <xTimerGenericCommand+0x94>)
 8009800:	6818      	ldr	r0, [r3, #0]
 8009802:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009804:	1939      	adds	r1, r7, r4
 8009806:	2300      	movs	r3, #0
 8009808:	f7fe fdcd 	bl	80083a6 <xQueueGenericSend>
 800980c:	0003      	movs	r3, r0
 800980e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009810:	e014      	b.n	800983c <xTimerGenericCommand+0x88>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009812:	4b0d      	ldr	r3, [pc, #52]	@ (8009848 <xTimerGenericCommand+0x94>)
 8009814:	6818      	ldr	r0, [r3, #0]
 8009816:	2314      	movs	r3, #20
 8009818:	18f9      	adds	r1, r7, r3
 800981a:	2300      	movs	r3, #0
 800981c:	2200      	movs	r2, #0
 800981e:	f7fe fdc2 	bl	80083a6 <xQueueGenericSend>
 8009822:	0003      	movs	r3, r0
 8009824:	627b      	str	r3, [r7, #36]	@ 0x24
 8009826:	e009      	b.n	800983c <xTimerGenericCommand+0x88>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009828:	4b07      	ldr	r3, [pc, #28]	@ (8009848 <xTimerGenericCommand+0x94>)
 800982a:	6818      	ldr	r0, [r3, #0]
 800982c:	683a      	ldr	r2, [r7, #0]
 800982e:	2314      	movs	r3, #20
 8009830:	18f9      	adds	r1, r7, r3
 8009832:	2300      	movs	r3, #0
 8009834:	f7fe fe7f 	bl	8008536 <xQueueGenericSendFromISR>
 8009838:	0003      	movs	r3, r0
 800983a:	627b      	str	r3, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800983c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800983e:	0018      	movs	r0, r3
 8009840:	46bd      	mov	sp, r7
 8009842:	b00b      	add	sp, #44	@ 0x2c
 8009844:	bd90      	pop	{r4, r7, pc}
 8009846:	46c0      	nop			@ (mov r8, r8)
 8009848:	200012f0 	.word	0x200012f0

0800984c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800984c:	b580      	push	{r7, lr}
 800984e:	b086      	sub	sp, #24
 8009850:	af02      	add	r7, sp, #8
 8009852:	6078      	str	r0, [r7, #4]
 8009854:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009856:	4b19      	ldr	r3, [pc, #100]	@ (80098bc <prvProcessExpiredTimer+0x70>)
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	68db      	ldr	r3, [r3, #12]
 800985c:	68db      	ldr	r3, [r3, #12]
 800985e:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	3304      	adds	r3, #4
 8009864:	0018      	movs	r0, r3
 8009866:	f7fe fcaa 	bl	80081be <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	69db      	ldr	r3, [r3, #28]
 800986e:	2b01      	cmp	r3, #1
 8009870:	d11a      	bne.n	80098a8 <prvProcessExpiredTimer+0x5c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	699a      	ldr	r2, [r3, #24]
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	18d1      	adds	r1, r2, r3
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	683a      	ldr	r2, [r7, #0]
 800987e:	68f8      	ldr	r0, [r7, #12]
 8009880:	f000 f8ba 	bl	80099f8 <prvInsertTimerInActiveList>
 8009884:	1e03      	subs	r3, r0, #0
 8009886:	d00f      	beq.n	80098a8 <prvProcessExpiredTimer+0x5c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009888:	687a      	ldr	r2, [r7, #4]
 800988a:	68f8      	ldr	r0, [r7, #12]
 800988c:	2300      	movs	r3, #0
 800988e:	9300      	str	r3, [sp, #0]
 8009890:	2300      	movs	r3, #0
 8009892:	2100      	movs	r1, #0
 8009894:	f7ff ff8e 	bl	80097b4 <xTimerGenericCommand>
 8009898:	0003      	movs	r3, r0
 800989a:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 800989c:	68bb      	ldr	r3, [r7, #8]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d102      	bne.n	80098a8 <prvProcessExpiredTimer+0x5c>
 80098a2:	b672      	cpsid	i
 80098a4:	46c0      	nop			@ (mov r8, r8)
 80098a6:	e7fd      	b.n	80098a4 <prvProcessExpiredTimer+0x58>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098ac:	68fa      	ldr	r2, [r7, #12]
 80098ae:	0010      	movs	r0, r2
 80098b0:	4798      	blx	r3
}
 80098b2:	46c0      	nop			@ (mov r8, r8)
 80098b4:	46bd      	mov	sp, r7
 80098b6:	b004      	add	sp, #16
 80098b8:	bd80      	pop	{r7, pc}
 80098ba:	46c0      	nop			@ (mov r8, r8)
 80098bc:	200012e8 	.word	0x200012e8

080098c0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 80098c0:	b580      	push	{r7, lr}
 80098c2:	b084      	sub	sp, #16
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80098c8:	2308      	movs	r3, #8
 80098ca:	18fb      	adds	r3, r7, r3
 80098cc:	0018      	movs	r0, r3
 80098ce:	f000 f853 	bl	8009978 <prvGetNextExpireTime>
 80098d2:	0003      	movs	r3, r0
 80098d4:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80098d6:	68ba      	ldr	r2, [r7, #8]
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	0011      	movs	r1, r2
 80098dc:	0018      	movs	r0, r3
 80098de:	f000 f805 	bl	80098ec <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80098e2:	f000 f8cb 	bl	8009a7c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80098e6:	46c0      	nop			@ (mov r8, r8)
 80098e8:	e7ee      	b.n	80098c8 <prvTimerTask+0x8>
	...

080098ec <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80098ec:	b580      	push	{r7, lr}
 80098ee:	b084      	sub	sp, #16
 80098f0:	af00      	add	r7, sp, #0
 80098f2:	6078      	str	r0, [r7, #4]
 80098f4:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80098f6:	f7ff fabb 	bl	8008e70 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80098fa:	2308      	movs	r3, #8
 80098fc:	18fb      	adds	r3, r7, r3
 80098fe:	0018      	movs	r0, r3
 8009900:	f000 f85a 	bl	80099b8 <prvSampleTimeNow>
 8009904:	0003      	movs	r3, r0
 8009906:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009908:	68bb      	ldr	r3, [r7, #8]
 800990a:	2b00      	cmp	r3, #0
 800990c:	d129      	bne.n	8009962 <prvProcessTimerOrBlockTask+0x76>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800990e:	683b      	ldr	r3, [r7, #0]
 8009910:	2b00      	cmp	r3, #0
 8009912:	d10c      	bne.n	800992e <prvProcessTimerOrBlockTask+0x42>
 8009914:	687a      	ldr	r2, [r7, #4]
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	429a      	cmp	r2, r3
 800991a:	d808      	bhi.n	800992e <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 800991c:	f7ff fab4 	bl	8008e88 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009920:	68fa      	ldr	r2, [r7, #12]
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	0011      	movs	r1, r2
 8009926:	0018      	movs	r0, r3
 8009928:	f7ff ff90 	bl	800984c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800992c:	e01b      	b.n	8009966 <prvProcessTimerOrBlockTask+0x7a>
				if( xListWasEmpty != pdFALSE )
 800992e:	683b      	ldr	r3, [r7, #0]
 8009930:	2b00      	cmp	r3, #0
 8009932:	d006      	beq.n	8009942 <prvProcessTimerOrBlockTask+0x56>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009934:	4b0e      	ldr	r3, [pc, #56]	@ (8009970 <prvProcessTimerOrBlockTask+0x84>)
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	425a      	negs	r2, r3
 800993c:	4153      	adcs	r3, r2
 800993e:	b2db      	uxtb	r3, r3
 8009940:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009942:	4b0c      	ldr	r3, [pc, #48]	@ (8009974 <prvProcessTimerOrBlockTask+0x88>)
 8009944:	6818      	ldr	r0, [r3, #0]
 8009946:	687a      	ldr	r2, [r7, #4]
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	1ad3      	subs	r3, r2, r3
 800994c:	683a      	ldr	r2, [r7, #0]
 800994e:	0019      	movs	r1, r3
 8009950:	f7ff f862 	bl	8008a18 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009954:	f7ff fa98 	bl	8008e88 <xTaskResumeAll>
 8009958:	1e03      	subs	r3, r0, #0
 800995a:	d104      	bne.n	8009966 <prvProcessTimerOrBlockTask+0x7a>
					portYIELD_WITHIN_API();
 800995c:	f000 fa58 	bl	8009e10 <vPortYield>
}
 8009960:	e001      	b.n	8009966 <prvProcessTimerOrBlockTask+0x7a>
			( void ) xTaskResumeAll();
 8009962:	f7ff fa91 	bl	8008e88 <xTaskResumeAll>
}
 8009966:	46c0      	nop			@ (mov r8, r8)
 8009968:	46bd      	mov	sp, r7
 800996a:	b004      	add	sp, #16
 800996c:	bd80      	pop	{r7, pc}
 800996e:	46c0      	nop			@ (mov r8, r8)
 8009970:	200012ec 	.word	0x200012ec
 8009974:	200012f0 	.word	0x200012f0

08009978 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009978:	b580      	push	{r7, lr}
 800997a:	b084      	sub	sp, #16
 800997c:	af00      	add	r7, sp, #0
 800997e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009980:	4b0c      	ldr	r3, [pc, #48]	@ (80099b4 <prvGetNextExpireTime+0x3c>)
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	425a      	negs	r2, r3
 8009988:	4153      	adcs	r3, r2
 800998a:	b2db      	uxtb	r3, r3
 800998c:	001a      	movs	r2, r3
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	2b00      	cmp	r3, #0
 8009998:	d105      	bne.n	80099a6 <prvGetNextExpireTime+0x2e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800999a:	4b06      	ldr	r3, [pc, #24]	@ (80099b4 <prvGetNextExpireTime+0x3c>)
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	68db      	ldr	r3, [r3, #12]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	60fb      	str	r3, [r7, #12]
 80099a4:	e001      	b.n	80099aa <prvGetNextExpireTime+0x32>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80099a6:	2300      	movs	r3, #0
 80099a8:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80099aa:	68fb      	ldr	r3, [r7, #12]
}
 80099ac:	0018      	movs	r0, r3
 80099ae:	46bd      	mov	sp, r7
 80099b0:	b004      	add	sp, #16
 80099b2:	bd80      	pop	{r7, pc}
 80099b4:	200012e8 	.word	0x200012e8

080099b8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80099b8:	b580      	push	{r7, lr}
 80099ba:	b084      	sub	sp, #16
 80099bc:	af00      	add	r7, sp, #0
 80099be:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80099c0:	f7ff faee 	bl	8008fa0 <xTaskGetTickCount>
 80099c4:	0003      	movs	r3, r0
 80099c6:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 80099c8:	4b0a      	ldr	r3, [pc, #40]	@ (80099f4 <prvSampleTimeNow+0x3c>)
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	68fa      	ldr	r2, [r7, #12]
 80099ce:	429a      	cmp	r2, r3
 80099d0:	d205      	bcs.n	80099de <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 80099d2:	f000 f8f5 	bl	8009bc0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	2201      	movs	r2, #1
 80099da:	601a      	str	r2, [r3, #0]
 80099dc:	e002      	b.n	80099e4 <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	2200      	movs	r2, #0
 80099e2:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80099e4:	4b03      	ldr	r3, [pc, #12]	@ (80099f4 <prvSampleTimeNow+0x3c>)
 80099e6:	68fa      	ldr	r2, [r7, #12]
 80099e8:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 80099ea:	68fb      	ldr	r3, [r7, #12]
}
 80099ec:	0018      	movs	r0, r3
 80099ee:	46bd      	mov	sp, r7
 80099f0:	b004      	add	sp, #16
 80099f2:	bd80      	pop	{r7, pc}
 80099f4:	200012f8 	.word	0x200012f8

080099f8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80099f8:	b580      	push	{r7, lr}
 80099fa:	b086      	sub	sp, #24
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	60f8      	str	r0, [r7, #12]
 8009a00:	60b9      	str	r1, [r7, #8]
 8009a02:	607a      	str	r2, [r7, #4]
 8009a04:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009a06:	2300      	movs	r3, #0
 8009a08:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	68ba      	ldr	r2, [r7, #8]
 8009a0e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	68fa      	ldr	r2, [r7, #12]
 8009a14:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009a16:	68ba      	ldr	r2, [r7, #8]
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	429a      	cmp	r2, r3
 8009a1c:	d812      	bhi.n	8009a44 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a1e:	687a      	ldr	r2, [r7, #4]
 8009a20:	683b      	ldr	r3, [r7, #0]
 8009a22:	1ad2      	subs	r2, r2, r3
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	699b      	ldr	r3, [r3, #24]
 8009a28:	429a      	cmp	r2, r3
 8009a2a:	d302      	bcc.n	8009a32 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009a2c:	2301      	movs	r3, #1
 8009a2e:	617b      	str	r3, [r7, #20]
 8009a30:	e01b      	b.n	8009a6a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009a32:	4b10      	ldr	r3, [pc, #64]	@ (8009a74 <prvInsertTimerInActiveList+0x7c>)
 8009a34:	681a      	ldr	r2, [r3, #0]
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	3304      	adds	r3, #4
 8009a3a:	0019      	movs	r1, r3
 8009a3c:	0010      	movs	r0, r2
 8009a3e:	f7fe fb88 	bl	8008152 <vListInsert>
 8009a42:	e012      	b.n	8009a6a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009a44:	687a      	ldr	r2, [r7, #4]
 8009a46:	683b      	ldr	r3, [r7, #0]
 8009a48:	429a      	cmp	r2, r3
 8009a4a:	d206      	bcs.n	8009a5a <prvInsertTimerInActiveList+0x62>
 8009a4c:	68ba      	ldr	r2, [r7, #8]
 8009a4e:	683b      	ldr	r3, [r7, #0]
 8009a50:	429a      	cmp	r2, r3
 8009a52:	d302      	bcc.n	8009a5a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009a54:	2301      	movs	r3, #1
 8009a56:	617b      	str	r3, [r7, #20]
 8009a58:	e007      	b.n	8009a6a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009a5a:	4b07      	ldr	r3, [pc, #28]	@ (8009a78 <prvInsertTimerInActiveList+0x80>)
 8009a5c:	681a      	ldr	r2, [r3, #0]
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	3304      	adds	r3, #4
 8009a62:	0019      	movs	r1, r3
 8009a64:	0010      	movs	r0, r2
 8009a66:	f7fe fb74 	bl	8008152 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009a6a:	697b      	ldr	r3, [r7, #20]
}
 8009a6c:	0018      	movs	r0, r3
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	b006      	add	sp, #24
 8009a72:	bd80      	pop	{r7, pc}
 8009a74:	200012ec 	.word	0x200012ec
 8009a78:	200012e8 	.word	0x200012e8

08009a7c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009a7c:	b590      	push	{r4, r7, lr}
 8009a7e:	b08d      	sub	sp, #52	@ 0x34
 8009a80:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009a82:	e089      	b.n	8009b98 <prvProcessReceivedCommands+0x11c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009a84:	2208      	movs	r2, #8
 8009a86:	18bb      	adds	r3, r7, r2
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	2b00      	cmp	r3, #0
 8009a8c:	da10      	bge.n	8009ab0 <prvProcessReceivedCommands+0x34>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009a8e:	18bb      	adds	r3, r7, r2
 8009a90:	3304      	adds	r3, #4
 8009a92:	627b      	str	r3, [r7, #36]	@ 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d102      	bne.n	8009aa0 <prvProcessReceivedCommands+0x24>
 8009a9a:	b672      	cpsid	i
 8009a9c:	46c0      	nop			@ (mov r8, r8)
 8009a9e:	e7fd      	b.n	8009a9c <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aa2:	681a      	ldr	r2, [r3, #0]
 8009aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aa6:	6858      	ldr	r0, [r3, #4]
 8009aa8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009aaa:	689b      	ldr	r3, [r3, #8]
 8009aac:	0019      	movs	r1, r3
 8009aae:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009ab0:	2208      	movs	r2, #8
 8009ab2:	18bb      	adds	r3, r7, r2
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	da00      	bge.n	8009abc <prvProcessReceivedCommands+0x40>
 8009aba:	e06d      	b.n	8009b98 <prvProcessReceivedCommands+0x11c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009abc:	18bb      	adds	r3, r7, r2
 8009abe:	689b      	ldr	r3, [r3, #8]
 8009ac0:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009ac2:	6a3b      	ldr	r3, [r7, #32]
 8009ac4:	695b      	ldr	r3, [r3, #20]
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d004      	beq.n	8009ad4 <prvProcessReceivedCommands+0x58>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009aca:	6a3b      	ldr	r3, [r7, #32]
 8009acc:	3304      	adds	r3, #4
 8009ace:	0018      	movs	r0, r3
 8009ad0:	f7fe fb75 	bl	80081be <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009ad4:	1d3b      	adds	r3, r7, #4
 8009ad6:	0018      	movs	r0, r3
 8009ad8:	f7ff ff6e 	bl	80099b8 <prvSampleTimeNow>
 8009adc:	0003      	movs	r3, r0
 8009ade:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 8009ae0:	2308      	movs	r3, #8
 8009ae2:	18fb      	adds	r3, r7, r3
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	2b09      	cmp	r3, #9
 8009ae8:	d84f      	bhi.n	8009b8a <prvProcessReceivedCommands+0x10e>
 8009aea:	009a      	lsls	r2, r3, #2
 8009aec:	4b32      	ldr	r3, [pc, #200]	@ (8009bb8 <prvProcessReceivedCommands+0x13c>)
 8009aee:	18d3      	adds	r3, r2, r3
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	469f      	mov	pc, r3
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009af4:	2408      	movs	r4, #8
 8009af6:	193b      	adds	r3, r7, r4
 8009af8:	685a      	ldr	r2, [r3, #4]
 8009afa:	6a3b      	ldr	r3, [r7, #32]
 8009afc:	699b      	ldr	r3, [r3, #24]
 8009afe:	18d1      	adds	r1, r2, r3
 8009b00:	193b      	adds	r3, r7, r4
 8009b02:	685b      	ldr	r3, [r3, #4]
 8009b04:	69fa      	ldr	r2, [r7, #28]
 8009b06:	6a38      	ldr	r0, [r7, #32]
 8009b08:	f7ff ff76 	bl	80099f8 <prvInsertTimerInActiveList>
 8009b0c:	1e03      	subs	r3, r0, #0
 8009b0e:	d040      	beq.n	8009b92 <prvProcessReceivedCommands+0x116>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009b10:	6a3b      	ldr	r3, [r7, #32]
 8009b12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009b14:	6a3a      	ldr	r2, [r7, #32]
 8009b16:	0010      	movs	r0, r2
 8009b18:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8009b1a:	6a3b      	ldr	r3, [r7, #32]
 8009b1c:	69db      	ldr	r3, [r3, #28]
 8009b1e:	2b01      	cmp	r3, #1
 8009b20:	d137      	bne.n	8009b92 <prvProcessReceivedCommands+0x116>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009b22:	193b      	adds	r3, r7, r4
 8009b24:	685a      	ldr	r2, [r3, #4]
 8009b26:	6a3b      	ldr	r3, [r7, #32]
 8009b28:	699b      	ldr	r3, [r3, #24]
 8009b2a:	18d2      	adds	r2, r2, r3
 8009b2c:	6a38      	ldr	r0, [r7, #32]
 8009b2e:	2300      	movs	r3, #0
 8009b30:	9300      	str	r3, [sp, #0]
 8009b32:	2300      	movs	r3, #0
 8009b34:	2100      	movs	r1, #0
 8009b36:	f7ff fe3d 	bl	80097b4 <xTimerGenericCommand>
 8009b3a:	0003      	movs	r3, r0
 8009b3c:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 8009b3e:	69bb      	ldr	r3, [r7, #24]
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d126      	bne.n	8009b92 <prvProcessReceivedCommands+0x116>
 8009b44:	b672      	cpsid	i
 8009b46:	46c0      	nop			@ (mov r8, r8)
 8009b48:	e7fd      	b.n	8009b46 <prvProcessReceivedCommands+0xca>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009b4a:	2308      	movs	r3, #8
 8009b4c:	18fb      	adds	r3, r7, r3
 8009b4e:	685a      	ldr	r2, [r3, #4]
 8009b50:	6a3b      	ldr	r3, [r7, #32]
 8009b52:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009b54:	6a3b      	ldr	r3, [r7, #32]
 8009b56:	699b      	ldr	r3, [r3, #24]
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d102      	bne.n	8009b62 <prvProcessReceivedCommands+0xe6>
 8009b5c:	b672      	cpsid	i
 8009b5e:	46c0      	nop			@ (mov r8, r8)
 8009b60:	e7fd      	b.n	8009b5e <prvProcessReceivedCommands+0xe2>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009b62:	6a3b      	ldr	r3, [r7, #32]
 8009b64:	699a      	ldr	r2, [r3, #24]
 8009b66:	69fb      	ldr	r3, [r7, #28]
 8009b68:	18d1      	adds	r1, r2, r3
 8009b6a:	69fb      	ldr	r3, [r7, #28]
 8009b6c:	69fa      	ldr	r2, [r7, #28]
 8009b6e:	6a38      	ldr	r0, [r7, #32]
 8009b70:	f7ff ff42 	bl	80099f8 <prvInsertTimerInActiveList>
					break;
 8009b74:	e010      	b.n	8009b98 <prvProcessReceivedCommands+0x11c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8009b76:	6a3b      	ldr	r3, [r7, #32]
 8009b78:	222c      	movs	r2, #44	@ 0x2c
 8009b7a:	5c9b      	ldrb	r3, [r3, r2]
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d10a      	bne.n	8009b96 <prvProcessReceivedCommands+0x11a>
						{
							vPortFree( pxTimer );
 8009b80:	6a3b      	ldr	r3, [r7, #32]
 8009b82:	0018      	movs	r0, r3
 8009b84:	f000 fa94 	bl	800a0b0 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009b88:	e005      	b.n	8009b96 <prvProcessReceivedCommands+0x11a>

				default	:
					/* Don't expect to get here. */
					break;
 8009b8a:	46c0      	nop			@ (mov r8, r8)
 8009b8c:	e004      	b.n	8009b98 <prvProcessReceivedCommands+0x11c>
					break;
 8009b8e:	46c0      	nop			@ (mov r8, r8)
 8009b90:	e002      	b.n	8009b98 <prvProcessReceivedCommands+0x11c>
					break;
 8009b92:	46c0      	nop			@ (mov r8, r8)
 8009b94:	e000      	b.n	8009b98 <prvProcessReceivedCommands+0x11c>
					break;
 8009b96:	46c0      	nop			@ (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009b98:	4b08      	ldr	r3, [pc, #32]	@ (8009bbc <prvProcessReceivedCommands+0x140>)
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	2208      	movs	r2, #8
 8009b9e:	18b9      	adds	r1, r7, r2
 8009ba0:	2200      	movs	r2, #0
 8009ba2:	0018      	movs	r0, r3
 8009ba4:	f7fe fd3b 	bl	800861e <xQueueReceive>
 8009ba8:	1e03      	subs	r3, r0, #0
 8009baa:	d000      	beq.n	8009bae <prvProcessReceivedCommands+0x132>
 8009bac:	e76a      	b.n	8009a84 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009bae:	46c0      	nop			@ (mov r8, r8)
 8009bb0:	46c0      	nop			@ (mov r8, r8)
 8009bb2:	46bd      	mov	sp, r7
 8009bb4:	b00b      	add	sp, #44	@ 0x2c
 8009bb6:	bd90      	pop	{r4, r7, pc}
 8009bb8:	0800c34c 	.word	0x0800c34c
 8009bbc:	200012f0 	.word	0x200012f0

08009bc0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b088      	sub	sp, #32
 8009bc4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009bc6:	e03f      	b.n	8009c48 <prvSwitchTimerLists+0x88>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009bc8:	4b29      	ldr	r3, [pc, #164]	@ (8009c70 <prvSwitchTimerLists+0xb0>)
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	68db      	ldr	r3, [r3, #12]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009bd2:	4b27      	ldr	r3, [pc, #156]	@ (8009c70 <prvSwitchTimerLists+0xb0>)
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	68db      	ldr	r3, [r3, #12]
 8009bd8:	68db      	ldr	r3, [r3, #12]
 8009bda:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	3304      	adds	r3, #4
 8009be0:	0018      	movs	r0, r3
 8009be2:	f7fe faec 	bl	80081be <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bea:	68fa      	ldr	r2, [r7, #12]
 8009bec:	0010      	movs	r0, r2
 8009bee:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8009bf0:	68fb      	ldr	r3, [r7, #12]
 8009bf2:	69db      	ldr	r3, [r3, #28]
 8009bf4:	2b01      	cmp	r3, #1
 8009bf6:	d127      	bne.n	8009c48 <prvSwitchTimerLists+0x88>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	699b      	ldr	r3, [r3, #24]
 8009bfc:	693a      	ldr	r2, [r7, #16]
 8009bfe:	18d3      	adds	r3, r2, r3
 8009c00:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8009c02:	68ba      	ldr	r2, [r7, #8]
 8009c04:	693b      	ldr	r3, [r7, #16]
 8009c06:	429a      	cmp	r2, r3
 8009c08:	d90e      	bls.n	8009c28 <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8009c0a:	68fb      	ldr	r3, [r7, #12]
 8009c0c:	68ba      	ldr	r2, [r7, #8]
 8009c0e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	68fa      	ldr	r2, [r7, #12]
 8009c14:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009c16:	4b16      	ldr	r3, [pc, #88]	@ (8009c70 <prvSwitchTimerLists+0xb0>)
 8009c18:	681a      	ldr	r2, [r3, #0]
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	3304      	adds	r3, #4
 8009c1e:	0019      	movs	r1, r3
 8009c20:	0010      	movs	r0, r2
 8009c22:	f7fe fa96 	bl	8008152 <vListInsert>
 8009c26:	e00f      	b.n	8009c48 <prvSwitchTimerLists+0x88>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009c28:	693a      	ldr	r2, [r7, #16]
 8009c2a:	68f8      	ldr	r0, [r7, #12]
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	9300      	str	r3, [sp, #0]
 8009c30:	2300      	movs	r3, #0
 8009c32:	2100      	movs	r1, #0
 8009c34:	f7ff fdbe 	bl	80097b4 <xTimerGenericCommand>
 8009c38:	0003      	movs	r3, r0
 8009c3a:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d102      	bne.n	8009c48 <prvSwitchTimerLists+0x88>
 8009c42:	b672      	cpsid	i
 8009c44:	46c0      	nop			@ (mov r8, r8)
 8009c46:	e7fd      	b.n	8009c44 <prvSwitchTimerLists+0x84>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8009c48:	4b09      	ldr	r3, [pc, #36]	@ (8009c70 <prvSwitchTimerLists+0xb0>)
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d1ba      	bne.n	8009bc8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8009c52:	4b07      	ldr	r3, [pc, #28]	@ (8009c70 <prvSwitchTimerLists+0xb0>)
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8009c58:	4b06      	ldr	r3, [pc, #24]	@ (8009c74 <prvSwitchTimerLists+0xb4>)
 8009c5a:	681a      	ldr	r2, [r3, #0]
 8009c5c:	4b04      	ldr	r3, [pc, #16]	@ (8009c70 <prvSwitchTimerLists+0xb0>)
 8009c5e:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 8009c60:	4b04      	ldr	r3, [pc, #16]	@ (8009c74 <prvSwitchTimerLists+0xb4>)
 8009c62:	697a      	ldr	r2, [r7, #20]
 8009c64:	601a      	str	r2, [r3, #0]
}
 8009c66:	46c0      	nop			@ (mov r8, r8)
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	b006      	add	sp, #24
 8009c6c:	bd80      	pop	{r7, pc}
 8009c6e:	46c0      	nop			@ (mov r8, r8)
 8009c70:	200012e8 	.word	0x200012e8
 8009c74:	200012ec 	.word	0x200012ec

08009c78 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8009c78:	b580      	push	{r7, lr}
 8009c7a:	b082      	sub	sp, #8
 8009c7c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8009c7e:	f000 f8d7 	bl	8009e30 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8009c82:	4b16      	ldr	r3, [pc, #88]	@ (8009cdc <prvCheckForValidListAndQueue+0x64>)
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d123      	bne.n	8009cd2 <prvCheckForValidListAndQueue+0x5a>
		{
			vListInitialise( &xActiveTimerList1 );
 8009c8a:	4b15      	ldr	r3, [pc, #84]	@ (8009ce0 <prvCheckForValidListAndQueue+0x68>)
 8009c8c:	0018      	movs	r0, r3
 8009c8e:	f7fe fa15 	bl	80080bc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8009c92:	4b14      	ldr	r3, [pc, #80]	@ (8009ce4 <prvCheckForValidListAndQueue+0x6c>)
 8009c94:	0018      	movs	r0, r3
 8009c96:	f7fe fa11 	bl	80080bc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8009c9a:	4b13      	ldr	r3, [pc, #76]	@ (8009ce8 <prvCheckForValidListAndQueue+0x70>)
 8009c9c:	4a10      	ldr	r2, [pc, #64]	@ (8009ce0 <prvCheckForValidListAndQueue+0x68>)
 8009c9e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8009ca0:	4b12      	ldr	r3, [pc, #72]	@ (8009cec <prvCheckForValidListAndQueue+0x74>)
 8009ca2:	4a10      	ldr	r2, [pc, #64]	@ (8009ce4 <prvCheckForValidListAndQueue+0x6c>)
 8009ca4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8009ca6:	4b12      	ldr	r3, [pc, #72]	@ (8009cf0 <prvCheckForValidListAndQueue+0x78>)
 8009ca8:	4a12      	ldr	r2, [pc, #72]	@ (8009cf4 <prvCheckForValidListAndQueue+0x7c>)
 8009caa:	2100      	movs	r1, #0
 8009cac:	9100      	str	r1, [sp, #0]
 8009cae:	2110      	movs	r1, #16
 8009cb0:	200a      	movs	r0, #10
 8009cb2:	f7fe fb01 	bl	80082b8 <xQueueGenericCreateStatic>
 8009cb6:	0002      	movs	r2, r0
 8009cb8:	4b08      	ldr	r3, [pc, #32]	@ (8009cdc <prvCheckForValidListAndQueue+0x64>)
 8009cba:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8009cbc:	4b07      	ldr	r3, [pc, #28]	@ (8009cdc <prvCheckForValidListAndQueue+0x64>)
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d006      	beq.n	8009cd2 <prvCheckForValidListAndQueue+0x5a>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8009cc4:	4b05      	ldr	r3, [pc, #20]	@ (8009cdc <prvCheckForValidListAndQueue+0x64>)
 8009cc6:	681b      	ldr	r3, [r3, #0]
 8009cc8:	4a0b      	ldr	r2, [pc, #44]	@ (8009cf8 <prvCheckForValidListAndQueue+0x80>)
 8009cca:	0011      	movs	r1, r2
 8009ccc:	0018      	movs	r0, r3
 8009cce:	f7fe fe7b 	bl	80089c8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009cd2:	f000 f8bf 	bl	8009e54 <vPortExitCritical>
}
 8009cd6:	46c0      	nop			@ (mov r8, r8)
 8009cd8:	46bd      	mov	sp, r7
 8009cda:	bd80      	pop	{r7, pc}
 8009cdc:	200012f0 	.word	0x200012f0
 8009ce0:	200012c0 	.word	0x200012c0
 8009ce4:	200012d4 	.word	0x200012d4
 8009ce8:	200012e8 	.word	0x200012e8
 8009cec:	200012ec 	.word	0x200012ec
 8009cf0:	2000139c 	.word	0x2000139c
 8009cf4:	200012fc 	.word	0x200012fc
 8009cf8:	0800ad74 	.word	0x0800ad74

08009cfc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8009cfc:	b580      	push	{r7, lr}
 8009cfe:	b084      	sub	sp, #16
 8009d00:	af00      	add	r7, sp, #0
 8009d02:	60f8      	str	r0, [r7, #12]
 8009d04:	60b9      	str	r1, [r7, #8]
 8009d06:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	3b04      	subs	r3, #4
 8009d0c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	2280      	movs	r2, #128	@ 0x80
 8009d12:	0452      	lsls	r2, r2, #17
 8009d14:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	3b04      	subs	r3, #4
 8009d1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8009d1c:	68ba      	ldr	r2, [r7, #8]
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	3b04      	subs	r3, #4
 8009d26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8009d28:	4a08      	ldr	r2, [pc, #32]	@ (8009d4c <pxPortInitialiseStack+0x50>)
 8009d2a:	68fb      	ldr	r3, [r7, #12]
 8009d2c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	3b14      	subs	r3, #20
 8009d32:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8009d34:	687a      	ldr	r2, [r7, #4]
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 8009d3a:	68fb      	ldr	r3, [r7, #12]
 8009d3c:	3b20      	subs	r3, #32
 8009d3e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8009d40:	68fb      	ldr	r3, [r7, #12]
}
 8009d42:	0018      	movs	r0, r3
 8009d44:	46bd      	mov	sp, r7
 8009d46:	b004      	add	sp, #16
 8009d48:	bd80      	pop	{r7, pc}
 8009d4a:	46c0      	nop			@ (mov r8, r8)
 8009d4c:	08009d51 	.word	0x08009d51

08009d50 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8009d50:	b580      	push	{r7, lr}
 8009d52:	b082      	sub	sp, #8
 8009d54:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8009d56:	2300      	movs	r3, #0
 8009d58:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8009d5a:	4b08      	ldr	r3, [pc, #32]	@ (8009d7c <prvTaskExitError+0x2c>)
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	3301      	adds	r3, #1
 8009d60:	d002      	beq.n	8009d68 <prvTaskExitError+0x18>
 8009d62:	b672      	cpsid	i
 8009d64:	46c0      	nop			@ (mov r8, r8)
 8009d66:	e7fd      	b.n	8009d64 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 8009d68:	b672      	cpsid	i
	while( ulDummy == 0 )
 8009d6a:	46c0      	nop			@ (mov r8, r8)
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d0fc      	beq.n	8009d6c <prvTaskExitError+0x1c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8009d72:	46c0      	nop			@ (mov r8, r8)
 8009d74:	46c0      	nop			@ (mov r8, r8)
 8009d76:	46bd      	mov	sp, r7
 8009d78:	b002      	add	sp, #8
 8009d7a:	bd80      	pop	{r7, pc}
 8009d7c:	2000002c 	.word	0x2000002c

08009d80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 8009d80:	b580      	push	{r7, lr}
 8009d82:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 8009d84:	46c0      	nop			@ (mov r8, r8)
 8009d86:	46bd      	mov	sp, r7
 8009d88:	bd80      	pop	{r7, pc}
 8009d8a:	0000      	movs	r0, r0
 8009d8c:	0000      	movs	r0, r0
	...

08009d90 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 8009d90:	4a0b      	ldr	r2, [pc, #44]	@ (8009dc0 <pxCurrentTCBConst2>)
 8009d92:	6813      	ldr	r3, [r2, #0]
 8009d94:	6818      	ldr	r0, [r3, #0]
 8009d96:	3020      	adds	r0, #32
 8009d98:	f380 8809 	msr	PSP, r0
 8009d9c:	2002      	movs	r0, #2
 8009d9e:	f380 8814 	msr	CONTROL, r0
 8009da2:	f3bf 8f6f 	isb	sy
 8009da6:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 8009da8:	46ae      	mov	lr, r5
 8009daa:	bc08      	pop	{r3}
 8009dac:	bc04      	pop	{r2}
 8009dae:	b662      	cpsie	i
 8009db0:	4718      	bx	r3
 8009db2:	46c0      	nop			@ (mov r8, r8)
 8009db4:	46c0      	nop			@ (mov r8, r8)
 8009db6:	46c0      	nop			@ (mov r8, r8)
 8009db8:	46c0      	nop			@ (mov r8, r8)
 8009dba:	46c0      	nop			@ (mov r8, r8)
 8009dbc:	46c0      	nop			@ (mov r8, r8)
 8009dbe:	46c0      	nop			@ (mov r8, r8)

08009dc0 <pxCurrentTCBConst2>:
 8009dc0:	20000dc0 	.word	0x20000dc0
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 8009dc4:	46c0      	nop			@ (mov r8, r8)
 8009dc6:	46c0      	nop			@ (mov r8, r8)

08009dc8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8009dc8:	b580      	push	{r7, lr}
 8009dca:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	*(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
 8009dcc:	4b0e      	ldr	r3, [pc, #56]	@ (8009e08 <xPortStartScheduler+0x40>)
 8009dce:	681a      	ldr	r2, [r3, #0]
 8009dd0:	4b0d      	ldr	r3, [pc, #52]	@ (8009e08 <xPortStartScheduler+0x40>)
 8009dd2:	21ff      	movs	r1, #255	@ 0xff
 8009dd4:	0409      	lsls	r1, r1, #16
 8009dd6:	430a      	orrs	r2, r1
 8009dd8:	601a      	str	r2, [r3, #0]
	*(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
 8009dda:	4b0b      	ldr	r3, [pc, #44]	@ (8009e08 <xPortStartScheduler+0x40>)
 8009ddc:	681a      	ldr	r2, [r3, #0]
 8009dde:	4b0a      	ldr	r3, [pc, #40]	@ (8009e08 <xPortStartScheduler+0x40>)
 8009de0:	21ff      	movs	r1, #255	@ 0xff
 8009de2:	0609      	lsls	r1, r1, #24
 8009de4:	430a      	orrs	r2, r1
 8009de6:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
 8009de8:	f000 f898 	bl	8009f1c <prvSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8009dec:	4b07      	ldr	r3, [pc, #28]	@ (8009e0c <xPortStartScheduler+0x44>)
 8009dee:	2200      	movs	r2, #0
 8009df0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 8009df2:	f7ff ffcd 	bl	8009d90 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8009df6:	f7ff f997 	bl	8009128 <vTaskSwitchContext>
	prvTaskExitError();
 8009dfa:	f7ff ffa9 	bl	8009d50 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8009dfe:	2300      	movs	r3, #0
}
 8009e00:	0018      	movs	r0, r3
 8009e02:	46bd      	mov	sp, r7
 8009e04:	bd80      	pop	{r7, pc}
 8009e06:	46c0      	nop			@ (mov r8, r8)
 8009e08:	e000ed20 	.word	0xe000ed20
 8009e0c:	2000002c 	.word	0x2000002c

08009e10 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8009e10:	b580      	push	{r7, lr}
 8009e12:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	*( portNVIC_INT_CTRL ) = portNVIC_PENDSVSET;
 8009e14:	4b05      	ldr	r3, [pc, #20]	@ (8009e2c <vPortYield+0x1c>)
 8009e16:	2280      	movs	r2, #128	@ 0x80
 8009e18:	0552      	lsls	r2, r2, #21
 8009e1a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 8009e1c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8009e20:	f3bf 8f6f 	isb	sy
}
 8009e24:	46c0      	nop			@ (mov r8, r8)
 8009e26:	46bd      	mov	sp, r7
 8009e28:	bd80      	pop	{r7, pc}
 8009e2a:	46c0      	nop			@ (mov r8, r8)
 8009e2c:	e000ed04 	.word	0xe000ed04

08009e30 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8009e30:	b580      	push	{r7, lr}
 8009e32:	af00      	add	r7, sp, #0
    portDISABLE_INTERRUPTS();
 8009e34:	b672      	cpsid	i
    uxCriticalNesting++;
 8009e36:	4b06      	ldr	r3, [pc, #24]	@ (8009e50 <vPortEnterCritical+0x20>)
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	1c5a      	adds	r2, r3, #1
 8009e3c:	4b04      	ldr	r3, [pc, #16]	@ (8009e50 <vPortEnterCritical+0x20>)
 8009e3e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 8009e40:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8009e44:	f3bf 8f6f 	isb	sy
}
 8009e48:	46c0      	nop			@ (mov r8, r8)
 8009e4a:	46bd      	mov	sp, r7
 8009e4c:	bd80      	pop	{r7, pc}
 8009e4e:	46c0      	nop			@ (mov r8, r8)
 8009e50:	2000002c 	.word	0x2000002c

08009e54 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8009e54:	b580      	push	{r7, lr}
 8009e56:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8009e58:	4b09      	ldr	r3, [pc, #36]	@ (8009e80 <vPortExitCritical+0x2c>)
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	2b00      	cmp	r3, #0
 8009e5e:	d102      	bne.n	8009e66 <vPortExitCritical+0x12>
 8009e60:	b672      	cpsid	i
 8009e62:	46c0      	nop			@ (mov r8, r8)
 8009e64:	e7fd      	b.n	8009e62 <vPortExitCritical+0xe>
    uxCriticalNesting--;
 8009e66:	4b06      	ldr	r3, [pc, #24]	@ (8009e80 <vPortExitCritical+0x2c>)
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	1e5a      	subs	r2, r3, #1
 8009e6c:	4b04      	ldr	r3, [pc, #16]	@ (8009e80 <vPortExitCritical+0x2c>)
 8009e6e:	601a      	str	r2, [r3, #0]
    if( uxCriticalNesting == 0 )
 8009e70:	4b03      	ldr	r3, [pc, #12]	@ (8009e80 <vPortExitCritical+0x2c>)
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d100      	bne.n	8009e7a <vPortExitCritical+0x26>
    {
        portENABLE_INTERRUPTS();
 8009e78:	b662      	cpsie	i
    }
}
 8009e7a:	46c0      	nop			@ (mov r8, r8)
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	bd80      	pop	{r7, pc}
 8009e80:	2000002c 	.word	0x2000002c

08009e84 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 8009e84:	f3ef 8010 	mrs	r0, PRIMASK
 8009e88:	b672      	cpsid	i
 8009e8a:	4770      	bx	lr
	/* To avoid compiler warnings.  The return statement will nevere be reached,
	but some compilers warn if it is not included, while others won't compile if
	it is. */
	return 0;
#endif
}
 8009e8c:	46c0      	nop			@ (mov r8, r8)
 8009e8e:	0018      	movs	r0, r3

08009e90 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 8009e90:	f380 8810 	msr	PRIMASK, r0
 8009e94:	4770      	bx	lr
	/* Just to avoid compiler warning.  ulMask is used from the asm code but
	the compiler can't see that.  Some compilers generate warnings without the
	following line, while others generate warnings if the line is included. */
	( void ) ulMask;
#endif
}
 8009e96:	46c0      	nop			@ (mov r8, r8)
	...

08009ea0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8009ea0:	f3ef 8009 	mrs	r0, PSP
 8009ea4:	4b0e      	ldr	r3, [pc, #56]	@ (8009ee0 <pxCurrentTCBConst>)
 8009ea6:	681a      	ldr	r2, [r3, #0]
 8009ea8:	3820      	subs	r0, #32
 8009eaa:	6010      	str	r0, [r2, #0]
 8009eac:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8009eae:	4644      	mov	r4, r8
 8009eb0:	464d      	mov	r5, r9
 8009eb2:	4656      	mov	r6, sl
 8009eb4:	465f      	mov	r7, fp
 8009eb6:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 8009eb8:	b508      	push	{r3, lr}
 8009eba:	b672      	cpsid	i
 8009ebc:	f7ff f934 	bl	8009128 <vTaskSwitchContext>
 8009ec0:	b662      	cpsie	i
 8009ec2:	bc0c      	pop	{r2, r3}
 8009ec4:	6811      	ldr	r1, [r2, #0]
 8009ec6:	6808      	ldr	r0, [r1, #0]
 8009ec8:	3010      	adds	r0, #16
 8009eca:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8009ecc:	46a0      	mov	r8, r4
 8009ece:	46a9      	mov	r9, r5
 8009ed0:	46b2      	mov	sl, r6
 8009ed2:	46bb      	mov	fp, r7
 8009ed4:	f380 8809 	msr	PSP, r0
 8009ed8:	3820      	subs	r0, #32
 8009eda:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 8009edc:	4718      	bx	r3
 8009ede:	46c0      	nop			@ (mov r8, r8)

08009ee0 <pxCurrentTCBConst>:
 8009ee0:	20000dc0 	.word	0x20000dc0
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 8009ee4:	46c0      	nop			@ (mov r8, r8)
 8009ee6:	46c0      	nop			@ (mov r8, r8)

08009ee8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8009ee8:	b580      	push	{r7, lr}
 8009eea:	b082      	sub	sp, #8
 8009eec:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 8009eee:	f7ff ffc9 	bl	8009e84 <ulSetInterruptMaskFromISR>
 8009ef2:	0003      	movs	r3, r0
 8009ef4:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8009ef6:	f7ff f861 	bl	8008fbc <xTaskIncrementTick>
 8009efa:	1e03      	subs	r3, r0, #0
 8009efc:	d003      	beq.n	8009f06 <SysTick_Handler+0x1e>
		{
			/* Pend a context switch. */
			*(portNVIC_INT_CTRL) = portNVIC_PENDSVSET;
 8009efe:	4b06      	ldr	r3, [pc, #24]	@ (8009f18 <SysTick_Handler+0x30>)
 8009f00:	2280      	movs	r2, #128	@ 0x80
 8009f02:	0552      	lsls	r2, r2, #21
 8009f04:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	0018      	movs	r0, r3
 8009f0a:	f7ff ffc1 	bl	8009e90 <vClearInterruptMaskFromISR>
}
 8009f0e:	46c0      	nop			@ (mov r8, r8)
 8009f10:	46bd      	mov	sp, r7
 8009f12:	b002      	add	sp, #8
 8009f14:	bd80      	pop	{r7, pc}
 8009f16:	46c0      	nop			@ (mov r8, r8)
 8009f18:	e000ed04 	.word	0xe000ed04

08009f1c <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
 8009f1c:	b580      	push	{r7, lr}
 8009f1e:	af00      	add	r7, sp, #0
   ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 }
 #endif /* configUSE_TICKLESS_IDLE */

/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL = 0UL;
 8009f20:	4b0b      	ldr	r3, [pc, #44]	@ (8009f50 <prvSetupTimerInterrupt+0x34>)
 8009f22:	2200      	movs	r2, #0
 8009f24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE = 0UL;
 8009f26:	4b0b      	ldr	r3, [pc, #44]	@ (8009f54 <prvSetupTimerInterrupt+0x38>)
 8009f28:	2200      	movs	r2, #0
 8009f2a:	601a      	str	r2, [r3, #0]

 /* Configure SysTick to interrupt at the requested rate. */
 portNVIC_SYSTICK_LOAD = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8009f2c:	4b0a      	ldr	r3, [pc, #40]	@ (8009f58 <prvSetupTimerInterrupt+0x3c>)
 8009f2e:	681b      	ldr	r3, [r3, #0]
 8009f30:	22fa      	movs	r2, #250	@ 0xfa
 8009f32:	0091      	lsls	r1, r2, #2
 8009f34:	0018      	movs	r0, r3
 8009f36:	f7f6 f8f1 	bl	800011c <__udivsi3>
 8009f3a:	0003      	movs	r3, r0
 8009f3c:	001a      	movs	r2, r3
 8009f3e:	4b07      	ldr	r3, [pc, #28]	@ (8009f5c <prvSetupTimerInterrupt+0x40>)
 8009f40:	3a01      	subs	r2, #1
 8009f42:	601a      	str	r2, [r3, #0]
 portNVIC_SYSTICK_CTRL = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
 8009f44:	4b02      	ldr	r3, [pc, #8]	@ (8009f50 <prvSetupTimerInterrupt+0x34>)
 8009f46:	2207      	movs	r2, #7
 8009f48:	601a      	str	r2, [r3, #0]
}
 8009f4a:	46c0      	nop			@ (mov r8, r8)
 8009f4c:	46bd      	mov	sp, r7
 8009f4e:	bd80      	pop	{r7, pc}
 8009f50:	e000e010 	.word	0xe000e010
 8009f54:	e000e018 	.word	0xe000e018
 8009f58:	20000020 	.word	0x20000020
 8009f5c:	e000e014 	.word	0xe000e014

08009f60 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8009f60:	b580      	push	{r7, lr}
 8009f62:	b086      	sub	sp, #24
 8009f64:	af00      	add	r7, sp, #0
 8009f66:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8009f68:	2300      	movs	r3, #0
 8009f6a:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 8009f6c:	f7fe ff80 	bl	8008e70 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8009f70:	4b4a      	ldr	r3, [pc, #296]	@ (800a09c <pvPortMalloc+0x13c>)
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d101      	bne.n	8009f7c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8009f78:	f000 f8e4 	bl	800a144 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8009f7c:	4b48      	ldr	r3, [pc, #288]	@ (800a0a0 <pvPortMalloc+0x140>)
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	687a      	ldr	r2, [r7, #4]
 8009f82:	4013      	ands	r3, r2
 8009f84:	d000      	beq.n	8009f88 <pvPortMalloc+0x28>
 8009f86:	e07b      	b.n	800a080 <pvPortMalloc+0x120>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d013      	beq.n	8009fb6 <pvPortMalloc+0x56>
			{
				xWantedSize += xHeapStructSize;
 8009f8e:	2208      	movs	r2, #8
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	189b      	adds	r3, r3, r2
 8009f94:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	2207      	movs	r2, #7
 8009f9a:	4013      	ands	r3, r2
 8009f9c:	d00b      	beq.n	8009fb6 <pvPortMalloc+0x56>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	2207      	movs	r2, #7
 8009fa2:	4393      	bics	r3, r2
 8009fa4:	3308      	adds	r3, #8
 8009fa6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	2207      	movs	r2, #7
 8009fac:	4013      	ands	r3, r2
 8009fae:	d002      	beq.n	8009fb6 <pvPortMalloc+0x56>
 8009fb0:	b672      	cpsid	i
 8009fb2:	46c0      	nop			@ (mov r8, r8)
 8009fb4:	e7fd      	b.n	8009fb2 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d061      	beq.n	800a080 <pvPortMalloc+0x120>
 8009fbc:	4b39      	ldr	r3, [pc, #228]	@ (800a0a4 <pvPortMalloc+0x144>)
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	687a      	ldr	r2, [r7, #4]
 8009fc2:	429a      	cmp	r2, r3
 8009fc4:	d85c      	bhi.n	800a080 <pvPortMalloc+0x120>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8009fc6:	4b38      	ldr	r3, [pc, #224]	@ (800a0a8 <pvPortMalloc+0x148>)
 8009fc8:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8009fca:	4b37      	ldr	r3, [pc, #220]	@ (800a0a8 <pvPortMalloc+0x148>)
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009fd0:	e004      	b.n	8009fdc <pvPortMalloc+0x7c>
				{
					pxPreviousBlock = pxBlock;
 8009fd2:	697b      	ldr	r3, [r7, #20]
 8009fd4:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8009fd6:	697b      	ldr	r3, [r7, #20]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009fdc:	697b      	ldr	r3, [r7, #20]
 8009fde:	685b      	ldr	r3, [r3, #4]
 8009fe0:	687a      	ldr	r2, [r7, #4]
 8009fe2:	429a      	cmp	r2, r3
 8009fe4:	d903      	bls.n	8009fee <pvPortMalloc+0x8e>
 8009fe6:	697b      	ldr	r3, [r7, #20]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d1f1      	bne.n	8009fd2 <pvPortMalloc+0x72>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009fee:	4b2b      	ldr	r3, [pc, #172]	@ (800a09c <pvPortMalloc+0x13c>)
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	697a      	ldr	r2, [r7, #20]
 8009ff4:	429a      	cmp	r2, r3
 8009ff6:	d043      	beq.n	800a080 <pvPortMalloc+0x120>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8009ff8:	693b      	ldr	r3, [r7, #16]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	2208      	movs	r2, #8
 8009ffe:	189b      	adds	r3, r3, r2
 800a000:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a002:	697b      	ldr	r3, [r7, #20]
 800a004:	681a      	ldr	r2, [r3, #0]
 800a006:	693b      	ldr	r3, [r7, #16]
 800a008:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a00a:	697b      	ldr	r3, [r7, #20]
 800a00c:	685a      	ldr	r2, [r3, #4]
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	1ad2      	subs	r2, r2, r3
 800a012:	2308      	movs	r3, #8
 800a014:	005b      	lsls	r3, r3, #1
 800a016:	429a      	cmp	r2, r3
 800a018:	d917      	bls.n	800a04a <pvPortMalloc+0xea>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a01a:	697a      	ldr	r2, [r7, #20]
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	18d3      	adds	r3, r2, r3
 800a020:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a022:	68bb      	ldr	r3, [r7, #8]
 800a024:	2207      	movs	r2, #7
 800a026:	4013      	ands	r3, r2
 800a028:	d002      	beq.n	800a030 <pvPortMalloc+0xd0>
 800a02a:	b672      	cpsid	i
 800a02c:	46c0      	nop			@ (mov r8, r8)
 800a02e:	e7fd      	b.n	800a02c <pvPortMalloc+0xcc>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a030:	697b      	ldr	r3, [r7, #20]
 800a032:	685a      	ldr	r2, [r3, #4]
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	1ad2      	subs	r2, r2, r3
 800a038:	68bb      	ldr	r3, [r7, #8]
 800a03a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a03c:	697b      	ldr	r3, [r7, #20]
 800a03e:	687a      	ldr	r2, [r7, #4]
 800a040:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a042:	68bb      	ldr	r3, [r7, #8]
 800a044:	0018      	movs	r0, r3
 800a046:	f000 f8dd 	bl	800a204 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a04a:	4b16      	ldr	r3, [pc, #88]	@ (800a0a4 <pvPortMalloc+0x144>)
 800a04c:	681a      	ldr	r2, [r3, #0]
 800a04e:	697b      	ldr	r3, [r7, #20]
 800a050:	685b      	ldr	r3, [r3, #4]
 800a052:	1ad2      	subs	r2, r2, r3
 800a054:	4b13      	ldr	r3, [pc, #76]	@ (800a0a4 <pvPortMalloc+0x144>)
 800a056:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a058:	4b12      	ldr	r3, [pc, #72]	@ (800a0a4 <pvPortMalloc+0x144>)
 800a05a:	681a      	ldr	r2, [r3, #0]
 800a05c:	4b13      	ldr	r3, [pc, #76]	@ (800a0ac <pvPortMalloc+0x14c>)
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	429a      	cmp	r2, r3
 800a062:	d203      	bcs.n	800a06c <pvPortMalloc+0x10c>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a064:	4b0f      	ldr	r3, [pc, #60]	@ (800a0a4 <pvPortMalloc+0x144>)
 800a066:	681a      	ldr	r2, [r3, #0]
 800a068:	4b10      	ldr	r3, [pc, #64]	@ (800a0ac <pvPortMalloc+0x14c>)
 800a06a:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a06c:	697b      	ldr	r3, [r7, #20]
 800a06e:	685a      	ldr	r2, [r3, #4]
 800a070:	4b0b      	ldr	r3, [pc, #44]	@ (800a0a0 <pvPortMalloc+0x140>)
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	431a      	orrs	r2, r3
 800a076:	697b      	ldr	r3, [r7, #20]
 800a078:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a07a:	697b      	ldr	r3, [r7, #20]
 800a07c:	2200      	movs	r2, #0
 800a07e:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a080:	f7fe ff02 	bl	8008e88 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	2207      	movs	r2, #7
 800a088:	4013      	ands	r3, r2
 800a08a:	d002      	beq.n	800a092 <pvPortMalloc+0x132>
 800a08c:	b672      	cpsid	i
 800a08e:	46c0      	nop			@ (mov r8, r8)
 800a090:	e7fd      	b.n	800a08e <pvPortMalloc+0x12e>
	return pvReturn;
 800a092:	68fb      	ldr	r3, [r7, #12]
}
 800a094:	0018      	movs	r0, r3
 800a096:	46bd      	mov	sp, r7
 800a098:	b006      	add	sp, #24
 800a09a:	bd80      	pop	{r7, pc}
 800a09c:	20001ff4 	.word	0x20001ff4
 800a0a0:	20002000 	.word	0x20002000
 800a0a4:	20001ff8 	.word	0x20001ff8
 800a0a8:	20001fec 	.word	0x20001fec
 800a0ac:	20001ffc 	.word	0x20001ffc

0800a0b0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a0b0:	b580      	push	{r7, lr}
 800a0b2:	b084      	sub	sp, #16
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d037      	beq.n	800a132 <vPortFree+0x82>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a0c2:	2308      	movs	r3, #8
 800a0c4:	425b      	negs	r3, r3
 800a0c6:	68fa      	ldr	r2, [r7, #12]
 800a0c8:	18d3      	adds	r3, r2, r3
 800a0ca:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
 800a0ce:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a0d0:	68bb      	ldr	r3, [r7, #8]
 800a0d2:	685a      	ldr	r2, [r3, #4]
 800a0d4:	4b19      	ldr	r3, [pc, #100]	@ (800a13c <vPortFree+0x8c>)
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	4013      	ands	r3, r2
 800a0da:	d102      	bne.n	800a0e2 <vPortFree+0x32>
 800a0dc:	b672      	cpsid	i
 800a0de:	46c0      	nop			@ (mov r8, r8)
 800a0e0:	e7fd      	b.n	800a0de <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a0e2:	68bb      	ldr	r3, [r7, #8]
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d002      	beq.n	800a0f0 <vPortFree+0x40>
 800a0ea:	b672      	cpsid	i
 800a0ec:	46c0      	nop			@ (mov r8, r8)
 800a0ee:	e7fd      	b.n	800a0ec <vPortFree+0x3c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a0f0:	68bb      	ldr	r3, [r7, #8]
 800a0f2:	685a      	ldr	r2, [r3, #4]
 800a0f4:	4b11      	ldr	r3, [pc, #68]	@ (800a13c <vPortFree+0x8c>)
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	4013      	ands	r3, r2
 800a0fa:	d01a      	beq.n	800a132 <vPortFree+0x82>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a0fc:	68bb      	ldr	r3, [r7, #8]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	2b00      	cmp	r3, #0
 800a102:	d116      	bne.n	800a132 <vPortFree+0x82>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a104:	68bb      	ldr	r3, [r7, #8]
 800a106:	685a      	ldr	r2, [r3, #4]
 800a108:	4b0c      	ldr	r3, [pc, #48]	@ (800a13c <vPortFree+0x8c>)
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	43db      	mvns	r3, r3
 800a10e:	401a      	ands	r2, r3
 800a110:	68bb      	ldr	r3, [r7, #8]
 800a112:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a114:	f7fe feac 	bl	8008e70 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a118:	68bb      	ldr	r3, [r7, #8]
 800a11a:	685a      	ldr	r2, [r3, #4]
 800a11c:	4b08      	ldr	r3, [pc, #32]	@ (800a140 <vPortFree+0x90>)
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	18d2      	adds	r2, r2, r3
 800a122:	4b07      	ldr	r3, [pc, #28]	@ (800a140 <vPortFree+0x90>)
 800a124:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a126:	68bb      	ldr	r3, [r7, #8]
 800a128:	0018      	movs	r0, r3
 800a12a:	f000 f86b 	bl	800a204 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800a12e:	f7fe feab 	bl	8008e88 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a132:	46c0      	nop			@ (mov r8, r8)
 800a134:	46bd      	mov	sp, r7
 800a136:	b004      	add	sp, #16
 800a138:	bd80      	pop	{r7, pc}
 800a13a:	46c0      	nop			@ (mov r8, r8)
 800a13c:	20002000 	.word	0x20002000
 800a140:	20001ff8 	.word	0x20001ff8

0800a144 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a144:	b580      	push	{r7, lr}
 800a146:	b084      	sub	sp, #16
 800a148:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a14a:	23c0      	movs	r3, #192	@ 0xc0
 800a14c:	011b      	lsls	r3, r3, #4
 800a14e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a150:	4b26      	ldr	r3, [pc, #152]	@ (800a1ec <prvHeapInit+0xa8>)
 800a152:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	2207      	movs	r2, #7
 800a158:	4013      	ands	r3, r2
 800a15a:	d00c      	beq.n	800a176 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	3307      	adds	r3, #7
 800a160:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	2207      	movs	r2, #7
 800a166:	4393      	bics	r3, r2
 800a168:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a16a:	68ba      	ldr	r2, [r7, #8]
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	1ad2      	subs	r2, r2, r3
 800a170:	4b1e      	ldr	r3, [pc, #120]	@ (800a1ec <prvHeapInit+0xa8>)
 800a172:	18d3      	adds	r3, r2, r3
 800a174:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a176:	68fb      	ldr	r3, [r7, #12]
 800a178:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a17a:	4b1d      	ldr	r3, [pc, #116]	@ (800a1f0 <prvHeapInit+0xac>)
 800a17c:	687a      	ldr	r2, [r7, #4]
 800a17e:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a180:	4b1b      	ldr	r3, [pc, #108]	@ (800a1f0 <prvHeapInit+0xac>)
 800a182:	2200      	movs	r2, #0
 800a184:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	68ba      	ldr	r2, [r7, #8]
 800a18a:	18d3      	adds	r3, r2, r3
 800a18c:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a18e:	2208      	movs	r2, #8
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	1a9b      	subs	r3, r3, r2
 800a194:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	2207      	movs	r2, #7
 800a19a:	4393      	bics	r3, r2
 800a19c:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a19e:	68fa      	ldr	r2, [r7, #12]
 800a1a0:	4b14      	ldr	r3, [pc, #80]	@ (800a1f4 <prvHeapInit+0xb0>)
 800a1a2:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 800a1a4:	4b13      	ldr	r3, [pc, #76]	@ (800a1f4 <prvHeapInit+0xb0>)
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	2200      	movs	r2, #0
 800a1aa:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a1ac:	4b11      	ldr	r3, [pc, #68]	@ (800a1f4 <prvHeapInit+0xb0>)
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	2200      	movs	r2, #0
 800a1b2:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a1b8:	683b      	ldr	r3, [r7, #0]
 800a1ba:	68fa      	ldr	r2, [r7, #12]
 800a1bc:	1ad2      	subs	r2, r2, r3
 800a1be:	683b      	ldr	r3, [r7, #0]
 800a1c0:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a1c2:	4b0c      	ldr	r3, [pc, #48]	@ (800a1f4 <prvHeapInit+0xb0>)
 800a1c4:	681a      	ldr	r2, [r3, #0]
 800a1c6:	683b      	ldr	r3, [r7, #0]
 800a1c8:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a1ca:	683b      	ldr	r3, [r7, #0]
 800a1cc:	685a      	ldr	r2, [r3, #4]
 800a1ce:	4b0a      	ldr	r3, [pc, #40]	@ (800a1f8 <prvHeapInit+0xb4>)
 800a1d0:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a1d2:	683b      	ldr	r3, [r7, #0]
 800a1d4:	685a      	ldr	r2, [r3, #4]
 800a1d6:	4b09      	ldr	r3, [pc, #36]	@ (800a1fc <prvHeapInit+0xb8>)
 800a1d8:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a1da:	4b09      	ldr	r3, [pc, #36]	@ (800a200 <prvHeapInit+0xbc>)
 800a1dc:	2280      	movs	r2, #128	@ 0x80
 800a1de:	0612      	lsls	r2, r2, #24
 800a1e0:	601a      	str	r2, [r3, #0]
}
 800a1e2:	46c0      	nop			@ (mov r8, r8)
 800a1e4:	46bd      	mov	sp, r7
 800a1e6:	b004      	add	sp, #16
 800a1e8:	bd80      	pop	{r7, pc}
 800a1ea:	46c0      	nop			@ (mov r8, r8)
 800a1ec:	200013ec 	.word	0x200013ec
 800a1f0:	20001fec 	.word	0x20001fec
 800a1f4:	20001ff4 	.word	0x20001ff4
 800a1f8:	20001ffc 	.word	0x20001ffc
 800a1fc:	20001ff8 	.word	0x20001ff8
 800a200:	20002000 	.word	0x20002000

0800a204 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a204:	b580      	push	{r7, lr}
 800a206:	b084      	sub	sp, #16
 800a208:	af00      	add	r7, sp, #0
 800a20a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a20c:	4b27      	ldr	r3, [pc, #156]	@ (800a2ac <prvInsertBlockIntoFreeList+0xa8>)
 800a20e:	60fb      	str	r3, [r7, #12]
 800a210:	e002      	b.n	800a218 <prvInsertBlockIntoFreeList+0x14>
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	60fb      	str	r3, [r7, #12]
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	687a      	ldr	r2, [r7, #4]
 800a21e:	429a      	cmp	r2, r3
 800a220:	d8f7      	bhi.n	800a212 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	685b      	ldr	r3, [r3, #4]
 800a22a:	68ba      	ldr	r2, [r7, #8]
 800a22c:	18d3      	adds	r3, r2, r3
 800a22e:	687a      	ldr	r2, [r7, #4]
 800a230:	429a      	cmp	r2, r3
 800a232:	d108      	bne.n	800a246 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	685a      	ldr	r2, [r3, #4]
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	685b      	ldr	r3, [r3, #4]
 800a23c:	18d2      	adds	r2, r2, r3
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	685b      	ldr	r3, [r3, #4]
 800a24e:	68ba      	ldr	r2, [r7, #8]
 800a250:	18d2      	adds	r2, r2, r3
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	429a      	cmp	r2, r3
 800a258:	d118      	bne.n	800a28c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	681a      	ldr	r2, [r3, #0]
 800a25e:	4b14      	ldr	r3, [pc, #80]	@ (800a2b0 <prvInsertBlockIntoFreeList+0xac>)
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	429a      	cmp	r2, r3
 800a264:	d00d      	beq.n	800a282 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	685a      	ldr	r2, [r3, #4]
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	685b      	ldr	r3, [r3, #4]
 800a270:	18d2      	adds	r2, r2, r3
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	681a      	ldr	r2, [r3, #0]
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	601a      	str	r2, [r3, #0]
 800a280:	e008      	b.n	800a294 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a282:	4b0b      	ldr	r3, [pc, #44]	@ (800a2b0 <prvInsertBlockIntoFreeList+0xac>)
 800a284:	681a      	ldr	r2, [r3, #0]
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	601a      	str	r2, [r3, #0]
 800a28a:	e003      	b.n	800a294 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	681a      	ldr	r2, [r3, #0]
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a294:	68fa      	ldr	r2, [r7, #12]
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	429a      	cmp	r2, r3
 800a29a:	d002      	beq.n	800a2a2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	687a      	ldr	r2, [r7, #4]
 800a2a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a2a2:	46c0      	nop			@ (mov r8, r8)
 800a2a4:	46bd      	mov	sp, r7
 800a2a6:	b004      	add	sp, #16
 800a2a8:	bd80      	pop	{r7, pc}
 800a2aa:	46c0      	nop			@ (mov r8, r8)
 800a2ac:	20001fec 	.word	0x20001fec
 800a2b0:	20001ff4 	.word	0x20001ff4

0800a2b4 <sniprintf>:
 800a2b4:	b40c      	push	{r2, r3}
 800a2b6:	b530      	push	{r4, r5, lr}
 800a2b8:	4b18      	ldr	r3, [pc, #96]	@ (800a31c <sniprintf+0x68>)
 800a2ba:	000c      	movs	r4, r1
 800a2bc:	681d      	ldr	r5, [r3, #0]
 800a2be:	b09d      	sub	sp, #116	@ 0x74
 800a2c0:	2900      	cmp	r1, #0
 800a2c2:	da08      	bge.n	800a2d6 <sniprintf+0x22>
 800a2c4:	238b      	movs	r3, #139	@ 0x8b
 800a2c6:	2001      	movs	r0, #1
 800a2c8:	602b      	str	r3, [r5, #0]
 800a2ca:	4240      	negs	r0, r0
 800a2cc:	b01d      	add	sp, #116	@ 0x74
 800a2ce:	bc30      	pop	{r4, r5}
 800a2d0:	bc08      	pop	{r3}
 800a2d2:	b002      	add	sp, #8
 800a2d4:	4718      	bx	r3
 800a2d6:	2382      	movs	r3, #130	@ 0x82
 800a2d8:	466a      	mov	r2, sp
 800a2da:	009b      	lsls	r3, r3, #2
 800a2dc:	8293      	strh	r3, [r2, #20]
 800a2de:	2300      	movs	r3, #0
 800a2e0:	9002      	str	r0, [sp, #8]
 800a2e2:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a2e4:	9006      	str	r0, [sp, #24]
 800a2e6:	4299      	cmp	r1, r3
 800a2e8:	d000      	beq.n	800a2ec <sniprintf+0x38>
 800a2ea:	1e4b      	subs	r3, r1, #1
 800a2ec:	9304      	str	r3, [sp, #16]
 800a2ee:	9307      	str	r3, [sp, #28]
 800a2f0:	2301      	movs	r3, #1
 800a2f2:	466a      	mov	r2, sp
 800a2f4:	425b      	negs	r3, r3
 800a2f6:	82d3      	strh	r3, [r2, #22]
 800a2f8:	0028      	movs	r0, r5
 800a2fa:	ab21      	add	r3, sp, #132	@ 0x84
 800a2fc:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a2fe:	a902      	add	r1, sp, #8
 800a300:	9301      	str	r3, [sp, #4]
 800a302:	f000 f9a7 	bl	800a654 <_svfiprintf_r>
 800a306:	1c43      	adds	r3, r0, #1
 800a308:	da01      	bge.n	800a30e <sniprintf+0x5a>
 800a30a:	238b      	movs	r3, #139	@ 0x8b
 800a30c:	602b      	str	r3, [r5, #0]
 800a30e:	2c00      	cmp	r4, #0
 800a310:	d0dc      	beq.n	800a2cc <sniprintf+0x18>
 800a312:	2200      	movs	r2, #0
 800a314:	9b02      	ldr	r3, [sp, #8]
 800a316:	701a      	strb	r2, [r3, #0]
 800a318:	e7d8      	b.n	800a2cc <sniprintf+0x18>
 800a31a:	46c0      	nop			@ (mov r8, r8)
 800a31c:	20000030 	.word	0x20000030

0800a320 <memset>:
 800a320:	0003      	movs	r3, r0
 800a322:	1882      	adds	r2, r0, r2
 800a324:	4293      	cmp	r3, r2
 800a326:	d100      	bne.n	800a32a <memset+0xa>
 800a328:	4770      	bx	lr
 800a32a:	7019      	strb	r1, [r3, #0]
 800a32c:	3301      	adds	r3, #1
 800a32e:	e7f9      	b.n	800a324 <memset+0x4>

0800a330 <__errno>:
 800a330:	4b01      	ldr	r3, [pc, #4]	@ (800a338 <__errno+0x8>)
 800a332:	6818      	ldr	r0, [r3, #0]
 800a334:	4770      	bx	lr
 800a336:	46c0      	nop			@ (mov r8, r8)
 800a338:	20000030 	.word	0x20000030

0800a33c <__libc_init_array>:
 800a33c:	b570      	push	{r4, r5, r6, lr}
 800a33e:	2600      	movs	r6, #0
 800a340:	4c0c      	ldr	r4, [pc, #48]	@ (800a374 <__libc_init_array+0x38>)
 800a342:	4d0d      	ldr	r5, [pc, #52]	@ (800a378 <__libc_init_array+0x3c>)
 800a344:	1b64      	subs	r4, r4, r5
 800a346:	10a4      	asrs	r4, r4, #2
 800a348:	42a6      	cmp	r6, r4
 800a34a:	d109      	bne.n	800a360 <__libc_init_array+0x24>
 800a34c:	2600      	movs	r6, #0
 800a34e:	f000 fc63 	bl	800ac18 <_init>
 800a352:	4c0a      	ldr	r4, [pc, #40]	@ (800a37c <__libc_init_array+0x40>)
 800a354:	4d0a      	ldr	r5, [pc, #40]	@ (800a380 <__libc_init_array+0x44>)
 800a356:	1b64      	subs	r4, r4, r5
 800a358:	10a4      	asrs	r4, r4, #2
 800a35a:	42a6      	cmp	r6, r4
 800a35c:	d105      	bne.n	800a36a <__libc_init_array+0x2e>
 800a35e:	bd70      	pop	{r4, r5, r6, pc}
 800a360:	00b3      	lsls	r3, r6, #2
 800a362:	58eb      	ldr	r3, [r5, r3]
 800a364:	4798      	blx	r3
 800a366:	3601      	adds	r6, #1
 800a368:	e7ee      	b.n	800a348 <__libc_init_array+0xc>
 800a36a:	00b3      	lsls	r3, r6, #2
 800a36c:	58eb      	ldr	r3, [r5, r3]
 800a36e:	4798      	blx	r3
 800a370:	3601      	adds	r6, #1
 800a372:	e7f2      	b.n	800a35a <__libc_init_array+0x1e>
 800a374:	0800c3a8 	.word	0x0800c3a8
 800a378:	0800c3a8 	.word	0x0800c3a8
 800a37c:	0800c3ac 	.word	0x0800c3ac
 800a380:	0800c3a8 	.word	0x0800c3a8

0800a384 <__retarget_lock_acquire_recursive>:
 800a384:	4770      	bx	lr

0800a386 <__retarget_lock_release_recursive>:
 800a386:	4770      	bx	lr

0800a388 <memcpy>:
 800a388:	2300      	movs	r3, #0
 800a38a:	b510      	push	{r4, lr}
 800a38c:	429a      	cmp	r2, r3
 800a38e:	d100      	bne.n	800a392 <memcpy+0xa>
 800a390:	bd10      	pop	{r4, pc}
 800a392:	5ccc      	ldrb	r4, [r1, r3]
 800a394:	54c4      	strb	r4, [r0, r3]
 800a396:	3301      	adds	r3, #1
 800a398:	e7f8      	b.n	800a38c <memcpy+0x4>
	...

0800a39c <_free_r>:
 800a39c:	b570      	push	{r4, r5, r6, lr}
 800a39e:	0005      	movs	r5, r0
 800a3a0:	1e0c      	subs	r4, r1, #0
 800a3a2:	d010      	beq.n	800a3c6 <_free_r+0x2a>
 800a3a4:	3c04      	subs	r4, #4
 800a3a6:	6823      	ldr	r3, [r4, #0]
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	da00      	bge.n	800a3ae <_free_r+0x12>
 800a3ac:	18e4      	adds	r4, r4, r3
 800a3ae:	0028      	movs	r0, r5
 800a3b0:	f000 f8e0 	bl	800a574 <__malloc_lock>
 800a3b4:	4a1d      	ldr	r2, [pc, #116]	@ (800a42c <_free_r+0x90>)
 800a3b6:	6813      	ldr	r3, [r2, #0]
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d105      	bne.n	800a3c8 <_free_r+0x2c>
 800a3bc:	6063      	str	r3, [r4, #4]
 800a3be:	6014      	str	r4, [r2, #0]
 800a3c0:	0028      	movs	r0, r5
 800a3c2:	f000 f8df 	bl	800a584 <__malloc_unlock>
 800a3c6:	bd70      	pop	{r4, r5, r6, pc}
 800a3c8:	42a3      	cmp	r3, r4
 800a3ca:	d908      	bls.n	800a3de <_free_r+0x42>
 800a3cc:	6820      	ldr	r0, [r4, #0]
 800a3ce:	1821      	adds	r1, r4, r0
 800a3d0:	428b      	cmp	r3, r1
 800a3d2:	d1f3      	bne.n	800a3bc <_free_r+0x20>
 800a3d4:	6819      	ldr	r1, [r3, #0]
 800a3d6:	685b      	ldr	r3, [r3, #4]
 800a3d8:	1809      	adds	r1, r1, r0
 800a3da:	6021      	str	r1, [r4, #0]
 800a3dc:	e7ee      	b.n	800a3bc <_free_r+0x20>
 800a3de:	001a      	movs	r2, r3
 800a3e0:	685b      	ldr	r3, [r3, #4]
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d001      	beq.n	800a3ea <_free_r+0x4e>
 800a3e6:	42a3      	cmp	r3, r4
 800a3e8:	d9f9      	bls.n	800a3de <_free_r+0x42>
 800a3ea:	6811      	ldr	r1, [r2, #0]
 800a3ec:	1850      	adds	r0, r2, r1
 800a3ee:	42a0      	cmp	r0, r4
 800a3f0:	d10b      	bne.n	800a40a <_free_r+0x6e>
 800a3f2:	6820      	ldr	r0, [r4, #0]
 800a3f4:	1809      	adds	r1, r1, r0
 800a3f6:	1850      	adds	r0, r2, r1
 800a3f8:	6011      	str	r1, [r2, #0]
 800a3fa:	4283      	cmp	r3, r0
 800a3fc:	d1e0      	bne.n	800a3c0 <_free_r+0x24>
 800a3fe:	6818      	ldr	r0, [r3, #0]
 800a400:	685b      	ldr	r3, [r3, #4]
 800a402:	1841      	adds	r1, r0, r1
 800a404:	6011      	str	r1, [r2, #0]
 800a406:	6053      	str	r3, [r2, #4]
 800a408:	e7da      	b.n	800a3c0 <_free_r+0x24>
 800a40a:	42a0      	cmp	r0, r4
 800a40c:	d902      	bls.n	800a414 <_free_r+0x78>
 800a40e:	230c      	movs	r3, #12
 800a410:	602b      	str	r3, [r5, #0]
 800a412:	e7d5      	b.n	800a3c0 <_free_r+0x24>
 800a414:	6820      	ldr	r0, [r4, #0]
 800a416:	1821      	adds	r1, r4, r0
 800a418:	428b      	cmp	r3, r1
 800a41a:	d103      	bne.n	800a424 <_free_r+0x88>
 800a41c:	6819      	ldr	r1, [r3, #0]
 800a41e:	685b      	ldr	r3, [r3, #4]
 800a420:	1809      	adds	r1, r1, r0
 800a422:	6021      	str	r1, [r4, #0]
 800a424:	6063      	str	r3, [r4, #4]
 800a426:	6054      	str	r4, [r2, #4]
 800a428:	e7ca      	b.n	800a3c0 <_free_r+0x24>
 800a42a:	46c0      	nop			@ (mov r8, r8)
 800a42c:	20002148 	.word	0x20002148

0800a430 <sbrk_aligned>:
 800a430:	b570      	push	{r4, r5, r6, lr}
 800a432:	4e0f      	ldr	r6, [pc, #60]	@ (800a470 <sbrk_aligned+0x40>)
 800a434:	000d      	movs	r5, r1
 800a436:	6831      	ldr	r1, [r6, #0]
 800a438:	0004      	movs	r4, r0
 800a43a:	2900      	cmp	r1, #0
 800a43c:	d102      	bne.n	800a444 <sbrk_aligned+0x14>
 800a43e:	f000 fb95 	bl	800ab6c <_sbrk_r>
 800a442:	6030      	str	r0, [r6, #0]
 800a444:	0029      	movs	r1, r5
 800a446:	0020      	movs	r0, r4
 800a448:	f000 fb90 	bl	800ab6c <_sbrk_r>
 800a44c:	1c43      	adds	r3, r0, #1
 800a44e:	d103      	bne.n	800a458 <sbrk_aligned+0x28>
 800a450:	2501      	movs	r5, #1
 800a452:	426d      	negs	r5, r5
 800a454:	0028      	movs	r0, r5
 800a456:	bd70      	pop	{r4, r5, r6, pc}
 800a458:	2303      	movs	r3, #3
 800a45a:	1cc5      	adds	r5, r0, #3
 800a45c:	439d      	bics	r5, r3
 800a45e:	42a8      	cmp	r0, r5
 800a460:	d0f8      	beq.n	800a454 <sbrk_aligned+0x24>
 800a462:	1a29      	subs	r1, r5, r0
 800a464:	0020      	movs	r0, r4
 800a466:	f000 fb81 	bl	800ab6c <_sbrk_r>
 800a46a:	3001      	adds	r0, #1
 800a46c:	d1f2      	bne.n	800a454 <sbrk_aligned+0x24>
 800a46e:	e7ef      	b.n	800a450 <sbrk_aligned+0x20>
 800a470:	20002144 	.word	0x20002144

0800a474 <_malloc_r>:
 800a474:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a476:	2203      	movs	r2, #3
 800a478:	1ccb      	adds	r3, r1, #3
 800a47a:	4393      	bics	r3, r2
 800a47c:	3308      	adds	r3, #8
 800a47e:	0005      	movs	r5, r0
 800a480:	001f      	movs	r7, r3
 800a482:	2b0c      	cmp	r3, #12
 800a484:	d234      	bcs.n	800a4f0 <_malloc_r+0x7c>
 800a486:	270c      	movs	r7, #12
 800a488:	42b9      	cmp	r1, r7
 800a48a:	d833      	bhi.n	800a4f4 <_malloc_r+0x80>
 800a48c:	0028      	movs	r0, r5
 800a48e:	f000 f871 	bl	800a574 <__malloc_lock>
 800a492:	4e37      	ldr	r6, [pc, #220]	@ (800a570 <_malloc_r+0xfc>)
 800a494:	6833      	ldr	r3, [r6, #0]
 800a496:	001c      	movs	r4, r3
 800a498:	2c00      	cmp	r4, #0
 800a49a:	d12f      	bne.n	800a4fc <_malloc_r+0x88>
 800a49c:	0039      	movs	r1, r7
 800a49e:	0028      	movs	r0, r5
 800a4a0:	f7ff ffc6 	bl	800a430 <sbrk_aligned>
 800a4a4:	0004      	movs	r4, r0
 800a4a6:	1c43      	adds	r3, r0, #1
 800a4a8:	d15f      	bne.n	800a56a <_malloc_r+0xf6>
 800a4aa:	6834      	ldr	r4, [r6, #0]
 800a4ac:	9400      	str	r4, [sp, #0]
 800a4ae:	9b00      	ldr	r3, [sp, #0]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d14a      	bne.n	800a54a <_malloc_r+0xd6>
 800a4b4:	2c00      	cmp	r4, #0
 800a4b6:	d052      	beq.n	800a55e <_malloc_r+0xea>
 800a4b8:	6823      	ldr	r3, [r4, #0]
 800a4ba:	0028      	movs	r0, r5
 800a4bc:	18e3      	adds	r3, r4, r3
 800a4be:	9900      	ldr	r1, [sp, #0]
 800a4c0:	9301      	str	r3, [sp, #4]
 800a4c2:	f000 fb53 	bl	800ab6c <_sbrk_r>
 800a4c6:	9b01      	ldr	r3, [sp, #4]
 800a4c8:	4283      	cmp	r3, r0
 800a4ca:	d148      	bne.n	800a55e <_malloc_r+0xea>
 800a4cc:	6823      	ldr	r3, [r4, #0]
 800a4ce:	0028      	movs	r0, r5
 800a4d0:	1aff      	subs	r7, r7, r3
 800a4d2:	0039      	movs	r1, r7
 800a4d4:	f7ff ffac 	bl	800a430 <sbrk_aligned>
 800a4d8:	3001      	adds	r0, #1
 800a4da:	d040      	beq.n	800a55e <_malloc_r+0xea>
 800a4dc:	6823      	ldr	r3, [r4, #0]
 800a4de:	19db      	adds	r3, r3, r7
 800a4e0:	6023      	str	r3, [r4, #0]
 800a4e2:	6833      	ldr	r3, [r6, #0]
 800a4e4:	685a      	ldr	r2, [r3, #4]
 800a4e6:	2a00      	cmp	r2, #0
 800a4e8:	d133      	bne.n	800a552 <_malloc_r+0xde>
 800a4ea:	9b00      	ldr	r3, [sp, #0]
 800a4ec:	6033      	str	r3, [r6, #0]
 800a4ee:	e019      	b.n	800a524 <_malloc_r+0xb0>
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	dac9      	bge.n	800a488 <_malloc_r+0x14>
 800a4f4:	230c      	movs	r3, #12
 800a4f6:	602b      	str	r3, [r5, #0]
 800a4f8:	2000      	movs	r0, #0
 800a4fa:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a4fc:	6821      	ldr	r1, [r4, #0]
 800a4fe:	1bc9      	subs	r1, r1, r7
 800a500:	d420      	bmi.n	800a544 <_malloc_r+0xd0>
 800a502:	290b      	cmp	r1, #11
 800a504:	d90a      	bls.n	800a51c <_malloc_r+0xa8>
 800a506:	19e2      	adds	r2, r4, r7
 800a508:	6027      	str	r7, [r4, #0]
 800a50a:	42a3      	cmp	r3, r4
 800a50c:	d104      	bne.n	800a518 <_malloc_r+0xa4>
 800a50e:	6032      	str	r2, [r6, #0]
 800a510:	6863      	ldr	r3, [r4, #4]
 800a512:	6011      	str	r1, [r2, #0]
 800a514:	6053      	str	r3, [r2, #4]
 800a516:	e005      	b.n	800a524 <_malloc_r+0xb0>
 800a518:	605a      	str	r2, [r3, #4]
 800a51a:	e7f9      	b.n	800a510 <_malloc_r+0x9c>
 800a51c:	6862      	ldr	r2, [r4, #4]
 800a51e:	42a3      	cmp	r3, r4
 800a520:	d10e      	bne.n	800a540 <_malloc_r+0xcc>
 800a522:	6032      	str	r2, [r6, #0]
 800a524:	0028      	movs	r0, r5
 800a526:	f000 f82d 	bl	800a584 <__malloc_unlock>
 800a52a:	0020      	movs	r0, r4
 800a52c:	2207      	movs	r2, #7
 800a52e:	300b      	adds	r0, #11
 800a530:	1d23      	adds	r3, r4, #4
 800a532:	4390      	bics	r0, r2
 800a534:	1ac2      	subs	r2, r0, r3
 800a536:	4298      	cmp	r0, r3
 800a538:	d0df      	beq.n	800a4fa <_malloc_r+0x86>
 800a53a:	1a1b      	subs	r3, r3, r0
 800a53c:	50a3      	str	r3, [r4, r2]
 800a53e:	e7dc      	b.n	800a4fa <_malloc_r+0x86>
 800a540:	605a      	str	r2, [r3, #4]
 800a542:	e7ef      	b.n	800a524 <_malloc_r+0xb0>
 800a544:	0023      	movs	r3, r4
 800a546:	6864      	ldr	r4, [r4, #4]
 800a548:	e7a6      	b.n	800a498 <_malloc_r+0x24>
 800a54a:	9c00      	ldr	r4, [sp, #0]
 800a54c:	6863      	ldr	r3, [r4, #4]
 800a54e:	9300      	str	r3, [sp, #0]
 800a550:	e7ad      	b.n	800a4ae <_malloc_r+0x3a>
 800a552:	001a      	movs	r2, r3
 800a554:	685b      	ldr	r3, [r3, #4]
 800a556:	42a3      	cmp	r3, r4
 800a558:	d1fb      	bne.n	800a552 <_malloc_r+0xde>
 800a55a:	2300      	movs	r3, #0
 800a55c:	e7da      	b.n	800a514 <_malloc_r+0xa0>
 800a55e:	230c      	movs	r3, #12
 800a560:	0028      	movs	r0, r5
 800a562:	602b      	str	r3, [r5, #0]
 800a564:	f000 f80e 	bl	800a584 <__malloc_unlock>
 800a568:	e7c6      	b.n	800a4f8 <_malloc_r+0x84>
 800a56a:	6007      	str	r7, [r0, #0]
 800a56c:	e7da      	b.n	800a524 <_malloc_r+0xb0>
 800a56e:	46c0      	nop			@ (mov r8, r8)
 800a570:	20002148 	.word	0x20002148

0800a574 <__malloc_lock>:
 800a574:	b510      	push	{r4, lr}
 800a576:	4802      	ldr	r0, [pc, #8]	@ (800a580 <__malloc_lock+0xc>)
 800a578:	f7ff ff04 	bl	800a384 <__retarget_lock_acquire_recursive>
 800a57c:	bd10      	pop	{r4, pc}
 800a57e:	46c0      	nop			@ (mov r8, r8)
 800a580:	20002140 	.word	0x20002140

0800a584 <__malloc_unlock>:
 800a584:	b510      	push	{r4, lr}
 800a586:	4802      	ldr	r0, [pc, #8]	@ (800a590 <__malloc_unlock+0xc>)
 800a588:	f7ff fefd 	bl	800a386 <__retarget_lock_release_recursive>
 800a58c:	bd10      	pop	{r4, pc}
 800a58e:	46c0      	nop			@ (mov r8, r8)
 800a590:	20002140 	.word	0x20002140

0800a594 <__ssputs_r>:
 800a594:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a596:	688e      	ldr	r6, [r1, #8]
 800a598:	b085      	sub	sp, #20
 800a59a:	001f      	movs	r7, r3
 800a59c:	000c      	movs	r4, r1
 800a59e:	680b      	ldr	r3, [r1, #0]
 800a5a0:	9002      	str	r0, [sp, #8]
 800a5a2:	9203      	str	r2, [sp, #12]
 800a5a4:	42be      	cmp	r6, r7
 800a5a6:	d830      	bhi.n	800a60a <__ssputs_r+0x76>
 800a5a8:	210c      	movs	r1, #12
 800a5aa:	5e62      	ldrsh	r2, [r4, r1]
 800a5ac:	2190      	movs	r1, #144	@ 0x90
 800a5ae:	00c9      	lsls	r1, r1, #3
 800a5b0:	420a      	tst	r2, r1
 800a5b2:	d028      	beq.n	800a606 <__ssputs_r+0x72>
 800a5b4:	2003      	movs	r0, #3
 800a5b6:	6921      	ldr	r1, [r4, #16]
 800a5b8:	1a5b      	subs	r3, r3, r1
 800a5ba:	9301      	str	r3, [sp, #4]
 800a5bc:	6963      	ldr	r3, [r4, #20]
 800a5be:	4343      	muls	r3, r0
 800a5c0:	9801      	ldr	r0, [sp, #4]
 800a5c2:	0fdd      	lsrs	r5, r3, #31
 800a5c4:	18ed      	adds	r5, r5, r3
 800a5c6:	1c7b      	adds	r3, r7, #1
 800a5c8:	181b      	adds	r3, r3, r0
 800a5ca:	106d      	asrs	r5, r5, #1
 800a5cc:	42ab      	cmp	r3, r5
 800a5ce:	d900      	bls.n	800a5d2 <__ssputs_r+0x3e>
 800a5d0:	001d      	movs	r5, r3
 800a5d2:	0552      	lsls	r2, r2, #21
 800a5d4:	d528      	bpl.n	800a628 <__ssputs_r+0x94>
 800a5d6:	0029      	movs	r1, r5
 800a5d8:	9802      	ldr	r0, [sp, #8]
 800a5da:	f7ff ff4b 	bl	800a474 <_malloc_r>
 800a5de:	1e06      	subs	r6, r0, #0
 800a5e0:	d02c      	beq.n	800a63c <__ssputs_r+0xa8>
 800a5e2:	9a01      	ldr	r2, [sp, #4]
 800a5e4:	6921      	ldr	r1, [r4, #16]
 800a5e6:	f7ff fecf 	bl	800a388 <memcpy>
 800a5ea:	89a2      	ldrh	r2, [r4, #12]
 800a5ec:	4b18      	ldr	r3, [pc, #96]	@ (800a650 <__ssputs_r+0xbc>)
 800a5ee:	401a      	ands	r2, r3
 800a5f0:	2380      	movs	r3, #128	@ 0x80
 800a5f2:	4313      	orrs	r3, r2
 800a5f4:	81a3      	strh	r3, [r4, #12]
 800a5f6:	9b01      	ldr	r3, [sp, #4]
 800a5f8:	6126      	str	r6, [r4, #16]
 800a5fa:	18f6      	adds	r6, r6, r3
 800a5fc:	6026      	str	r6, [r4, #0]
 800a5fe:	003e      	movs	r6, r7
 800a600:	6165      	str	r5, [r4, #20]
 800a602:	1aed      	subs	r5, r5, r3
 800a604:	60a5      	str	r5, [r4, #8]
 800a606:	42be      	cmp	r6, r7
 800a608:	d900      	bls.n	800a60c <__ssputs_r+0x78>
 800a60a:	003e      	movs	r6, r7
 800a60c:	0032      	movs	r2, r6
 800a60e:	9903      	ldr	r1, [sp, #12]
 800a610:	6820      	ldr	r0, [r4, #0]
 800a612:	f000 fa99 	bl	800ab48 <memmove>
 800a616:	2000      	movs	r0, #0
 800a618:	68a3      	ldr	r3, [r4, #8]
 800a61a:	1b9b      	subs	r3, r3, r6
 800a61c:	60a3      	str	r3, [r4, #8]
 800a61e:	6823      	ldr	r3, [r4, #0]
 800a620:	199b      	adds	r3, r3, r6
 800a622:	6023      	str	r3, [r4, #0]
 800a624:	b005      	add	sp, #20
 800a626:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a628:	002a      	movs	r2, r5
 800a62a:	9802      	ldr	r0, [sp, #8]
 800a62c:	f000 fabb 	bl	800aba6 <_realloc_r>
 800a630:	1e06      	subs	r6, r0, #0
 800a632:	d1e0      	bne.n	800a5f6 <__ssputs_r+0x62>
 800a634:	6921      	ldr	r1, [r4, #16]
 800a636:	9802      	ldr	r0, [sp, #8]
 800a638:	f7ff feb0 	bl	800a39c <_free_r>
 800a63c:	230c      	movs	r3, #12
 800a63e:	2001      	movs	r0, #1
 800a640:	9a02      	ldr	r2, [sp, #8]
 800a642:	4240      	negs	r0, r0
 800a644:	6013      	str	r3, [r2, #0]
 800a646:	89a2      	ldrh	r2, [r4, #12]
 800a648:	3334      	adds	r3, #52	@ 0x34
 800a64a:	4313      	orrs	r3, r2
 800a64c:	81a3      	strh	r3, [r4, #12]
 800a64e:	e7e9      	b.n	800a624 <__ssputs_r+0x90>
 800a650:	fffffb7f 	.word	0xfffffb7f

0800a654 <_svfiprintf_r>:
 800a654:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a656:	b0a1      	sub	sp, #132	@ 0x84
 800a658:	9003      	str	r0, [sp, #12]
 800a65a:	001d      	movs	r5, r3
 800a65c:	898b      	ldrh	r3, [r1, #12]
 800a65e:	000f      	movs	r7, r1
 800a660:	0016      	movs	r6, r2
 800a662:	061b      	lsls	r3, r3, #24
 800a664:	d511      	bpl.n	800a68a <_svfiprintf_r+0x36>
 800a666:	690b      	ldr	r3, [r1, #16]
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d10e      	bne.n	800a68a <_svfiprintf_r+0x36>
 800a66c:	2140      	movs	r1, #64	@ 0x40
 800a66e:	f7ff ff01 	bl	800a474 <_malloc_r>
 800a672:	6038      	str	r0, [r7, #0]
 800a674:	6138      	str	r0, [r7, #16]
 800a676:	2800      	cmp	r0, #0
 800a678:	d105      	bne.n	800a686 <_svfiprintf_r+0x32>
 800a67a:	230c      	movs	r3, #12
 800a67c:	9a03      	ldr	r2, [sp, #12]
 800a67e:	6013      	str	r3, [r2, #0]
 800a680:	2001      	movs	r0, #1
 800a682:	4240      	negs	r0, r0
 800a684:	e0cf      	b.n	800a826 <_svfiprintf_r+0x1d2>
 800a686:	2340      	movs	r3, #64	@ 0x40
 800a688:	617b      	str	r3, [r7, #20]
 800a68a:	2300      	movs	r3, #0
 800a68c:	ac08      	add	r4, sp, #32
 800a68e:	6163      	str	r3, [r4, #20]
 800a690:	3320      	adds	r3, #32
 800a692:	7663      	strb	r3, [r4, #25]
 800a694:	3310      	adds	r3, #16
 800a696:	76a3      	strb	r3, [r4, #26]
 800a698:	9507      	str	r5, [sp, #28]
 800a69a:	0035      	movs	r5, r6
 800a69c:	782b      	ldrb	r3, [r5, #0]
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d001      	beq.n	800a6a6 <_svfiprintf_r+0x52>
 800a6a2:	2b25      	cmp	r3, #37	@ 0x25
 800a6a4:	d148      	bne.n	800a738 <_svfiprintf_r+0xe4>
 800a6a6:	1bab      	subs	r3, r5, r6
 800a6a8:	9305      	str	r3, [sp, #20]
 800a6aa:	42b5      	cmp	r5, r6
 800a6ac:	d00b      	beq.n	800a6c6 <_svfiprintf_r+0x72>
 800a6ae:	0032      	movs	r2, r6
 800a6b0:	0039      	movs	r1, r7
 800a6b2:	9803      	ldr	r0, [sp, #12]
 800a6b4:	f7ff ff6e 	bl	800a594 <__ssputs_r>
 800a6b8:	3001      	adds	r0, #1
 800a6ba:	d100      	bne.n	800a6be <_svfiprintf_r+0x6a>
 800a6bc:	e0ae      	b.n	800a81c <_svfiprintf_r+0x1c8>
 800a6be:	6963      	ldr	r3, [r4, #20]
 800a6c0:	9a05      	ldr	r2, [sp, #20]
 800a6c2:	189b      	adds	r3, r3, r2
 800a6c4:	6163      	str	r3, [r4, #20]
 800a6c6:	782b      	ldrb	r3, [r5, #0]
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d100      	bne.n	800a6ce <_svfiprintf_r+0x7a>
 800a6cc:	e0a6      	b.n	800a81c <_svfiprintf_r+0x1c8>
 800a6ce:	2201      	movs	r2, #1
 800a6d0:	2300      	movs	r3, #0
 800a6d2:	4252      	negs	r2, r2
 800a6d4:	6062      	str	r2, [r4, #4]
 800a6d6:	a904      	add	r1, sp, #16
 800a6d8:	3254      	adds	r2, #84	@ 0x54
 800a6da:	1852      	adds	r2, r2, r1
 800a6dc:	1c6e      	adds	r6, r5, #1
 800a6de:	6023      	str	r3, [r4, #0]
 800a6e0:	60e3      	str	r3, [r4, #12]
 800a6e2:	60a3      	str	r3, [r4, #8]
 800a6e4:	7013      	strb	r3, [r2, #0]
 800a6e6:	65a3      	str	r3, [r4, #88]	@ 0x58
 800a6e8:	4b54      	ldr	r3, [pc, #336]	@ (800a83c <_svfiprintf_r+0x1e8>)
 800a6ea:	2205      	movs	r2, #5
 800a6ec:	0018      	movs	r0, r3
 800a6ee:	7831      	ldrb	r1, [r6, #0]
 800a6f0:	9305      	str	r3, [sp, #20]
 800a6f2:	f000 fa4d 	bl	800ab90 <memchr>
 800a6f6:	1c75      	adds	r5, r6, #1
 800a6f8:	2800      	cmp	r0, #0
 800a6fa:	d11f      	bne.n	800a73c <_svfiprintf_r+0xe8>
 800a6fc:	6822      	ldr	r2, [r4, #0]
 800a6fe:	06d3      	lsls	r3, r2, #27
 800a700:	d504      	bpl.n	800a70c <_svfiprintf_r+0xb8>
 800a702:	2353      	movs	r3, #83	@ 0x53
 800a704:	a904      	add	r1, sp, #16
 800a706:	185b      	adds	r3, r3, r1
 800a708:	2120      	movs	r1, #32
 800a70a:	7019      	strb	r1, [r3, #0]
 800a70c:	0713      	lsls	r3, r2, #28
 800a70e:	d504      	bpl.n	800a71a <_svfiprintf_r+0xc6>
 800a710:	2353      	movs	r3, #83	@ 0x53
 800a712:	a904      	add	r1, sp, #16
 800a714:	185b      	adds	r3, r3, r1
 800a716:	212b      	movs	r1, #43	@ 0x2b
 800a718:	7019      	strb	r1, [r3, #0]
 800a71a:	7833      	ldrb	r3, [r6, #0]
 800a71c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a71e:	d016      	beq.n	800a74e <_svfiprintf_r+0xfa>
 800a720:	0035      	movs	r5, r6
 800a722:	2100      	movs	r1, #0
 800a724:	200a      	movs	r0, #10
 800a726:	68e3      	ldr	r3, [r4, #12]
 800a728:	782a      	ldrb	r2, [r5, #0]
 800a72a:	1c6e      	adds	r6, r5, #1
 800a72c:	3a30      	subs	r2, #48	@ 0x30
 800a72e:	2a09      	cmp	r2, #9
 800a730:	d950      	bls.n	800a7d4 <_svfiprintf_r+0x180>
 800a732:	2900      	cmp	r1, #0
 800a734:	d111      	bne.n	800a75a <_svfiprintf_r+0x106>
 800a736:	e017      	b.n	800a768 <_svfiprintf_r+0x114>
 800a738:	3501      	adds	r5, #1
 800a73a:	e7af      	b.n	800a69c <_svfiprintf_r+0x48>
 800a73c:	9b05      	ldr	r3, [sp, #20]
 800a73e:	6822      	ldr	r2, [r4, #0]
 800a740:	1ac0      	subs	r0, r0, r3
 800a742:	2301      	movs	r3, #1
 800a744:	4083      	lsls	r3, r0
 800a746:	4313      	orrs	r3, r2
 800a748:	002e      	movs	r6, r5
 800a74a:	6023      	str	r3, [r4, #0]
 800a74c:	e7cc      	b.n	800a6e8 <_svfiprintf_r+0x94>
 800a74e:	9b07      	ldr	r3, [sp, #28]
 800a750:	1d19      	adds	r1, r3, #4
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	9107      	str	r1, [sp, #28]
 800a756:	2b00      	cmp	r3, #0
 800a758:	db01      	blt.n	800a75e <_svfiprintf_r+0x10a>
 800a75a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a75c:	e004      	b.n	800a768 <_svfiprintf_r+0x114>
 800a75e:	425b      	negs	r3, r3
 800a760:	60e3      	str	r3, [r4, #12]
 800a762:	2302      	movs	r3, #2
 800a764:	4313      	orrs	r3, r2
 800a766:	6023      	str	r3, [r4, #0]
 800a768:	782b      	ldrb	r3, [r5, #0]
 800a76a:	2b2e      	cmp	r3, #46	@ 0x2e
 800a76c:	d10c      	bne.n	800a788 <_svfiprintf_r+0x134>
 800a76e:	786b      	ldrb	r3, [r5, #1]
 800a770:	2b2a      	cmp	r3, #42	@ 0x2a
 800a772:	d134      	bne.n	800a7de <_svfiprintf_r+0x18a>
 800a774:	9b07      	ldr	r3, [sp, #28]
 800a776:	3502      	adds	r5, #2
 800a778:	1d1a      	adds	r2, r3, #4
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	9207      	str	r2, [sp, #28]
 800a77e:	2b00      	cmp	r3, #0
 800a780:	da01      	bge.n	800a786 <_svfiprintf_r+0x132>
 800a782:	2301      	movs	r3, #1
 800a784:	425b      	negs	r3, r3
 800a786:	9309      	str	r3, [sp, #36]	@ 0x24
 800a788:	4e2d      	ldr	r6, [pc, #180]	@ (800a840 <_svfiprintf_r+0x1ec>)
 800a78a:	2203      	movs	r2, #3
 800a78c:	0030      	movs	r0, r6
 800a78e:	7829      	ldrb	r1, [r5, #0]
 800a790:	f000 f9fe 	bl	800ab90 <memchr>
 800a794:	2800      	cmp	r0, #0
 800a796:	d006      	beq.n	800a7a6 <_svfiprintf_r+0x152>
 800a798:	2340      	movs	r3, #64	@ 0x40
 800a79a:	1b80      	subs	r0, r0, r6
 800a79c:	4083      	lsls	r3, r0
 800a79e:	6822      	ldr	r2, [r4, #0]
 800a7a0:	3501      	adds	r5, #1
 800a7a2:	4313      	orrs	r3, r2
 800a7a4:	6023      	str	r3, [r4, #0]
 800a7a6:	7829      	ldrb	r1, [r5, #0]
 800a7a8:	2206      	movs	r2, #6
 800a7aa:	4826      	ldr	r0, [pc, #152]	@ (800a844 <_svfiprintf_r+0x1f0>)
 800a7ac:	1c6e      	adds	r6, r5, #1
 800a7ae:	7621      	strb	r1, [r4, #24]
 800a7b0:	f000 f9ee 	bl	800ab90 <memchr>
 800a7b4:	2800      	cmp	r0, #0
 800a7b6:	d038      	beq.n	800a82a <_svfiprintf_r+0x1d6>
 800a7b8:	4b23      	ldr	r3, [pc, #140]	@ (800a848 <_svfiprintf_r+0x1f4>)
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d122      	bne.n	800a804 <_svfiprintf_r+0x1b0>
 800a7be:	2207      	movs	r2, #7
 800a7c0:	9b07      	ldr	r3, [sp, #28]
 800a7c2:	3307      	adds	r3, #7
 800a7c4:	4393      	bics	r3, r2
 800a7c6:	3308      	adds	r3, #8
 800a7c8:	9307      	str	r3, [sp, #28]
 800a7ca:	6963      	ldr	r3, [r4, #20]
 800a7cc:	9a04      	ldr	r2, [sp, #16]
 800a7ce:	189b      	adds	r3, r3, r2
 800a7d0:	6163      	str	r3, [r4, #20]
 800a7d2:	e762      	b.n	800a69a <_svfiprintf_r+0x46>
 800a7d4:	4343      	muls	r3, r0
 800a7d6:	0035      	movs	r5, r6
 800a7d8:	2101      	movs	r1, #1
 800a7da:	189b      	adds	r3, r3, r2
 800a7dc:	e7a4      	b.n	800a728 <_svfiprintf_r+0xd4>
 800a7de:	2300      	movs	r3, #0
 800a7e0:	200a      	movs	r0, #10
 800a7e2:	0019      	movs	r1, r3
 800a7e4:	3501      	adds	r5, #1
 800a7e6:	6063      	str	r3, [r4, #4]
 800a7e8:	782a      	ldrb	r2, [r5, #0]
 800a7ea:	1c6e      	adds	r6, r5, #1
 800a7ec:	3a30      	subs	r2, #48	@ 0x30
 800a7ee:	2a09      	cmp	r2, #9
 800a7f0:	d903      	bls.n	800a7fa <_svfiprintf_r+0x1a6>
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d0c8      	beq.n	800a788 <_svfiprintf_r+0x134>
 800a7f6:	9109      	str	r1, [sp, #36]	@ 0x24
 800a7f8:	e7c6      	b.n	800a788 <_svfiprintf_r+0x134>
 800a7fa:	4341      	muls	r1, r0
 800a7fc:	0035      	movs	r5, r6
 800a7fe:	2301      	movs	r3, #1
 800a800:	1889      	adds	r1, r1, r2
 800a802:	e7f1      	b.n	800a7e8 <_svfiprintf_r+0x194>
 800a804:	aa07      	add	r2, sp, #28
 800a806:	9200      	str	r2, [sp, #0]
 800a808:	0021      	movs	r1, r4
 800a80a:	003a      	movs	r2, r7
 800a80c:	4b0f      	ldr	r3, [pc, #60]	@ (800a84c <_svfiprintf_r+0x1f8>)
 800a80e:	9803      	ldr	r0, [sp, #12]
 800a810:	e000      	b.n	800a814 <_svfiprintf_r+0x1c0>
 800a812:	bf00      	nop
 800a814:	9004      	str	r0, [sp, #16]
 800a816:	9b04      	ldr	r3, [sp, #16]
 800a818:	3301      	adds	r3, #1
 800a81a:	d1d6      	bne.n	800a7ca <_svfiprintf_r+0x176>
 800a81c:	89bb      	ldrh	r3, [r7, #12]
 800a81e:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800a820:	065b      	lsls	r3, r3, #25
 800a822:	d500      	bpl.n	800a826 <_svfiprintf_r+0x1d2>
 800a824:	e72c      	b.n	800a680 <_svfiprintf_r+0x2c>
 800a826:	b021      	add	sp, #132	@ 0x84
 800a828:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a82a:	aa07      	add	r2, sp, #28
 800a82c:	9200      	str	r2, [sp, #0]
 800a82e:	0021      	movs	r1, r4
 800a830:	003a      	movs	r2, r7
 800a832:	4b06      	ldr	r3, [pc, #24]	@ (800a84c <_svfiprintf_r+0x1f8>)
 800a834:	9803      	ldr	r0, [sp, #12]
 800a836:	f000 f87b 	bl	800a930 <_printf_i>
 800a83a:	e7eb      	b.n	800a814 <_svfiprintf_r+0x1c0>
 800a83c:	0800c374 	.word	0x0800c374
 800a840:	0800c37a 	.word	0x0800c37a
 800a844:	0800c37e 	.word	0x0800c37e
 800a848:	00000000 	.word	0x00000000
 800a84c:	0800a595 	.word	0x0800a595

0800a850 <_printf_common>:
 800a850:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a852:	0016      	movs	r6, r2
 800a854:	9301      	str	r3, [sp, #4]
 800a856:	688a      	ldr	r2, [r1, #8]
 800a858:	690b      	ldr	r3, [r1, #16]
 800a85a:	000c      	movs	r4, r1
 800a85c:	9000      	str	r0, [sp, #0]
 800a85e:	4293      	cmp	r3, r2
 800a860:	da00      	bge.n	800a864 <_printf_common+0x14>
 800a862:	0013      	movs	r3, r2
 800a864:	0022      	movs	r2, r4
 800a866:	6033      	str	r3, [r6, #0]
 800a868:	3243      	adds	r2, #67	@ 0x43
 800a86a:	7812      	ldrb	r2, [r2, #0]
 800a86c:	2a00      	cmp	r2, #0
 800a86e:	d001      	beq.n	800a874 <_printf_common+0x24>
 800a870:	3301      	adds	r3, #1
 800a872:	6033      	str	r3, [r6, #0]
 800a874:	6823      	ldr	r3, [r4, #0]
 800a876:	069b      	lsls	r3, r3, #26
 800a878:	d502      	bpl.n	800a880 <_printf_common+0x30>
 800a87a:	6833      	ldr	r3, [r6, #0]
 800a87c:	3302      	adds	r3, #2
 800a87e:	6033      	str	r3, [r6, #0]
 800a880:	6822      	ldr	r2, [r4, #0]
 800a882:	2306      	movs	r3, #6
 800a884:	0015      	movs	r5, r2
 800a886:	401d      	ands	r5, r3
 800a888:	421a      	tst	r2, r3
 800a88a:	d027      	beq.n	800a8dc <_printf_common+0x8c>
 800a88c:	0023      	movs	r3, r4
 800a88e:	3343      	adds	r3, #67	@ 0x43
 800a890:	781b      	ldrb	r3, [r3, #0]
 800a892:	1e5a      	subs	r2, r3, #1
 800a894:	4193      	sbcs	r3, r2
 800a896:	6822      	ldr	r2, [r4, #0]
 800a898:	0692      	lsls	r2, r2, #26
 800a89a:	d430      	bmi.n	800a8fe <_printf_common+0xae>
 800a89c:	0022      	movs	r2, r4
 800a89e:	9901      	ldr	r1, [sp, #4]
 800a8a0:	9800      	ldr	r0, [sp, #0]
 800a8a2:	9d08      	ldr	r5, [sp, #32]
 800a8a4:	3243      	adds	r2, #67	@ 0x43
 800a8a6:	47a8      	blx	r5
 800a8a8:	3001      	adds	r0, #1
 800a8aa:	d025      	beq.n	800a8f8 <_printf_common+0xa8>
 800a8ac:	2206      	movs	r2, #6
 800a8ae:	6823      	ldr	r3, [r4, #0]
 800a8b0:	2500      	movs	r5, #0
 800a8b2:	4013      	ands	r3, r2
 800a8b4:	2b04      	cmp	r3, #4
 800a8b6:	d105      	bne.n	800a8c4 <_printf_common+0x74>
 800a8b8:	6833      	ldr	r3, [r6, #0]
 800a8ba:	68e5      	ldr	r5, [r4, #12]
 800a8bc:	1aed      	subs	r5, r5, r3
 800a8be:	43eb      	mvns	r3, r5
 800a8c0:	17db      	asrs	r3, r3, #31
 800a8c2:	401d      	ands	r5, r3
 800a8c4:	68a3      	ldr	r3, [r4, #8]
 800a8c6:	6922      	ldr	r2, [r4, #16]
 800a8c8:	4293      	cmp	r3, r2
 800a8ca:	dd01      	ble.n	800a8d0 <_printf_common+0x80>
 800a8cc:	1a9b      	subs	r3, r3, r2
 800a8ce:	18ed      	adds	r5, r5, r3
 800a8d0:	2600      	movs	r6, #0
 800a8d2:	42b5      	cmp	r5, r6
 800a8d4:	d120      	bne.n	800a918 <_printf_common+0xc8>
 800a8d6:	2000      	movs	r0, #0
 800a8d8:	e010      	b.n	800a8fc <_printf_common+0xac>
 800a8da:	3501      	adds	r5, #1
 800a8dc:	68e3      	ldr	r3, [r4, #12]
 800a8de:	6832      	ldr	r2, [r6, #0]
 800a8e0:	1a9b      	subs	r3, r3, r2
 800a8e2:	42ab      	cmp	r3, r5
 800a8e4:	ddd2      	ble.n	800a88c <_printf_common+0x3c>
 800a8e6:	0022      	movs	r2, r4
 800a8e8:	2301      	movs	r3, #1
 800a8ea:	9901      	ldr	r1, [sp, #4]
 800a8ec:	9800      	ldr	r0, [sp, #0]
 800a8ee:	9f08      	ldr	r7, [sp, #32]
 800a8f0:	3219      	adds	r2, #25
 800a8f2:	47b8      	blx	r7
 800a8f4:	3001      	adds	r0, #1
 800a8f6:	d1f0      	bne.n	800a8da <_printf_common+0x8a>
 800a8f8:	2001      	movs	r0, #1
 800a8fa:	4240      	negs	r0, r0
 800a8fc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a8fe:	2030      	movs	r0, #48	@ 0x30
 800a900:	18e1      	adds	r1, r4, r3
 800a902:	3143      	adds	r1, #67	@ 0x43
 800a904:	7008      	strb	r0, [r1, #0]
 800a906:	0021      	movs	r1, r4
 800a908:	1c5a      	adds	r2, r3, #1
 800a90a:	3145      	adds	r1, #69	@ 0x45
 800a90c:	7809      	ldrb	r1, [r1, #0]
 800a90e:	18a2      	adds	r2, r4, r2
 800a910:	3243      	adds	r2, #67	@ 0x43
 800a912:	3302      	adds	r3, #2
 800a914:	7011      	strb	r1, [r2, #0]
 800a916:	e7c1      	b.n	800a89c <_printf_common+0x4c>
 800a918:	0022      	movs	r2, r4
 800a91a:	2301      	movs	r3, #1
 800a91c:	9901      	ldr	r1, [sp, #4]
 800a91e:	9800      	ldr	r0, [sp, #0]
 800a920:	9f08      	ldr	r7, [sp, #32]
 800a922:	321a      	adds	r2, #26
 800a924:	47b8      	blx	r7
 800a926:	3001      	adds	r0, #1
 800a928:	d0e6      	beq.n	800a8f8 <_printf_common+0xa8>
 800a92a:	3601      	adds	r6, #1
 800a92c:	e7d1      	b.n	800a8d2 <_printf_common+0x82>
	...

0800a930 <_printf_i>:
 800a930:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a932:	b08b      	sub	sp, #44	@ 0x2c
 800a934:	9206      	str	r2, [sp, #24]
 800a936:	000a      	movs	r2, r1
 800a938:	3243      	adds	r2, #67	@ 0x43
 800a93a:	9307      	str	r3, [sp, #28]
 800a93c:	9005      	str	r0, [sp, #20]
 800a93e:	9203      	str	r2, [sp, #12]
 800a940:	7e0a      	ldrb	r2, [r1, #24]
 800a942:	000c      	movs	r4, r1
 800a944:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a946:	2a78      	cmp	r2, #120	@ 0x78
 800a948:	d809      	bhi.n	800a95e <_printf_i+0x2e>
 800a94a:	2a62      	cmp	r2, #98	@ 0x62
 800a94c:	d80b      	bhi.n	800a966 <_printf_i+0x36>
 800a94e:	2a00      	cmp	r2, #0
 800a950:	d100      	bne.n	800a954 <_printf_i+0x24>
 800a952:	e0ba      	b.n	800aaca <_printf_i+0x19a>
 800a954:	497a      	ldr	r1, [pc, #488]	@ (800ab40 <_printf_i+0x210>)
 800a956:	9104      	str	r1, [sp, #16]
 800a958:	2a58      	cmp	r2, #88	@ 0x58
 800a95a:	d100      	bne.n	800a95e <_printf_i+0x2e>
 800a95c:	e08e      	b.n	800aa7c <_printf_i+0x14c>
 800a95e:	0025      	movs	r5, r4
 800a960:	3542      	adds	r5, #66	@ 0x42
 800a962:	702a      	strb	r2, [r5, #0]
 800a964:	e022      	b.n	800a9ac <_printf_i+0x7c>
 800a966:	0010      	movs	r0, r2
 800a968:	3863      	subs	r0, #99	@ 0x63
 800a96a:	2815      	cmp	r0, #21
 800a96c:	d8f7      	bhi.n	800a95e <_printf_i+0x2e>
 800a96e:	f7f5 fbcb 	bl	8000108 <__gnu_thumb1_case_shi>
 800a972:	0016      	.short	0x0016
 800a974:	fff6001f 	.word	0xfff6001f
 800a978:	fff6fff6 	.word	0xfff6fff6
 800a97c:	001ffff6 	.word	0x001ffff6
 800a980:	fff6fff6 	.word	0xfff6fff6
 800a984:	fff6fff6 	.word	0xfff6fff6
 800a988:	0036009f 	.word	0x0036009f
 800a98c:	fff6007e 	.word	0xfff6007e
 800a990:	00b0fff6 	.word	0x00b0fff6
 800a994:	0036fff6 	.word	0x0036fff6
 800a998:	fff6fff6 	.word	0xfff6fff6
 800a99c:	0082      	.short	0x0082
 800a99e:	0025      	movs	r5, r4
 800a9a0:	681a      	ldr	r2, [r3, #0]
 800a9a2:	3542      	adds	r5, #66	@ 0x42
 800a9a4:	1d11      	adds	r1, r2, #4
 800a9a6:	6019      	str	r1, [r3, #0]
 800a9a8:	6813      	ldr	r3, [r2, #0]
 800a9aa:	702b      	strb	r3, [r5, #0]
 800a9ac:	2301      	movs	r3, #1
 800a9ae:	e09e      	b.n	800aaee <_printf_i+0x1be>
 800a9b0:	6818      	ldr	r0, [r3, #0]
 800a9b2:	6809      	ldr	r1, [r1, #0]
 800a9b4:	1d02      	adds	r2, r0, #4
 800a9b6:	060d      	lsls	r5, r1, #24
 800a9b8:	d50b      	bpl.n	800a9d2 <_printf_i+0xa2>
 800a9ba:	6806      	ldr	r6, [r0, #0]
 800a9bc:	601a      	str	r2, [r3, #0]
 800a9be:	2e00      	cmp	r6, #0
 800a9c0:	da03      	bge.n	800a9ca <_printf_i+0x9a>
 800a9c2:	232d      	movs	r3, #45	@ 0x2d
 800a9c4:	9a03      	ldr	r2, [sp, #12]
 800a9c6:	4276      	negs	r6, r6
 800a9c8:	7013      	strb	r3, [r2, #0]
 800a9ca:	4b5d      	ldr	r3, [pc, #372]	@ (800ab40 <_printf_i+0x210>)
 800a9cc:	270a      	movs	r7, #10
 800a9ce:	9304      	str	r3, [sp, #16]
 800a9d0:	e018      	b.n	800aa04 <_printf_i+0xd4>
 800a9d2:	6806      	ldr	r6, [r0, #0]
 800a9d4:	601a      	str	r2, [r3, #0]
 800a9d6:	0649      	lsls	r1, r1, #25
 800a9d8:	d5f1      	bpl.n	800a9be <_printf_i+0x8e>
 800a9da:	b236      	sxth	r6, r6
 800a9dc:	e7ef      	b.n	800a9be <_printf_i+0x8e>
 800a9de:	6808      	ldr	r0, [r1, #0]
 800a9e0:	6819      	ldr	r1, [r3, #0]
 800a9e2:	c940      	ldmia	r1!, {r6}
 800a9e4:	0605      	lsls	r5, r0, #24
 800a9e6:	d402      	bmi.n	800a9ee <_printf_i+0xbe>
 800a9e8:	0640      	lsls	r0, r0, #25
 800a9ea:	d500      	bpl.n	800a9ee <_printf_i+0xbe>
 800a9ec:	b2b6      	uxth	r6, r6
 800a9ee:	6019      	str	r1, [r3, #0]
 800a9f0:	4b53      	ldr	r3, [pc, #332]	@ (800ab40 <_printf_i+0x210>)
 800a9f2:	270a      	movs	r7, #10
 800a9f4:	9304      	str	r3, [sp, #16]
 800a9f6:	2a6f      	cmp	r2, #111	@ 0x6f
 800a9f8:	d100      	bne.n	800a9fc <_printf_i+0xcc>
 800a9fa:	3f02      	subs	r7, #2
 800a9fc:	0023      	movs	r3, r4
 800a9fe:	2200      	movs	r2, #0
 800aa00:	3343      	adds	r3, #67	@ 0x43
 800aa02:	701a      	strb	r2, [r3, #0]
 800aa04:	6863      	ldr	r3, [r4, #4]
 800aa06:	60a3      	str	r3, [r4, #8]
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	db06      	blt.n	800aa1a <_printf_i+0xea>
 800aa0c:	2104      	movs	r1, #4
 800aa0e:	6822      	ldr	r2, [r4, #0]
 800aa10:	9d03      	ldr	r5, [sp, #12]
 800aa12:	438a      	bics	r2, r1
 800aa14:	6022      	str	r2, [r4, #0]
 800aa16:	4333      	orrs	r3, r6
 800aa18:	d00c      	beq.n	800aa34 <_printf_i+0x104>
 800aa1a:	9d03      	ldr	r5, [sp, #12]
 800aa1c:	0030      	movs	r0, r6
 800aa1e:	0039      	movs	r1, r7
 800aa20:	f7f5 fc02 	bl	8000228 <__aeabi_uidivmod>
 800aa24:	9b04      	ldr	r3, [sp, #16]
 800aa26:	3d01      	subs	r5, #1
 800aa28:	5c5b      	ldrb	r3, [r3, r1]
 800aa2a:	702b      	strb	r3, [r5, #0]
 800aa2c:	0033      	movs	r3, r6
 800aa2e:	0006      	movs	r6, r0
 800aa30:	429f      	cmp	r7, r3
 800aa32:	d9f3      	bls.n	800aa1c <_printf_i+0xec>
 800aa34:	2f08      	cmp	r7, #8
 800aa36:	d109      	bne.n	800aa4c <_printf_i+0x11c>
 800aa38:	6823      	ldr	r3, [r4, #0]
 800aa3a:	07db      	lsls	r3, r3, #31
 800aa3c:	d506      	bpl.n	800aa4c <_printf_i+0x11c>
 800aa3e:	6862      	ldr	r2, [r4, #4]
 800aa40:	6923      	ldr	r3, [r4, #16]
 800aa42:	429a      	cmp	r2, r3
 800aa44:	dc02      	bgt.n	800aa4c <_printf_i+0x11c>
 800aa46:	2330      	movs	r3, #48	@ 0x30
 800aa48:	3d01      	subs	r5, #1
 800aa4a:	702b      	strb	r3, [r5, #0]
 800aa4c:	9b03      	ldr	r3, [sp, #12]
 800aa4e:	1b5b      	subs	r3, r3, r5
 800aa50:	6123      	str	r3, [r4, #16]
 800aa52:	9b07      	ldr	r3, [sp, #28]
 800aa54:	0021      	movs	r1, r4
 800aa56:	9300      	str	r3, [sp, #0]
 800aa58:	9805      	ldr	r0, [sp, #20]
 800aa5a:	9b06      	ldr	r3, [sp, #24]
 800aa5c:	aa09      	add	r2, sp, #36	@ 0x24
 800aa5e:	f7ff fef7 	bl	800a850 <_printf_common>
 800aa62:	3001      	adds	r0, #1
 800aa64:	d148      	bne.n	800aaf8 <_printf_i+0x1c8>
 800aa66:	2001      	movs	r0, #1
 800aa68:	4240      	negs	r0, r0
 800aa6a:	b00b      	add	sp, #44	@ 0x2c
 800aa6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa6e:	2220      	movs	r2, #32
 800aa70:	6809      	ldr	r1, [r1, #0]
 800aa72:	430a      	orrs	r2, r1
 800aa74:	6022      	str	r2, [r4, #0]
 800aa76:	2278      	movs	r2, #120	@ 0x78
 800aa78:	4932      	ldr	r1, [pc, #200]	@ (800ab44 <_printf_i+0x214>)
 800aa7a:	9104      	str	r1, [sp, #16]
 800aa7c:	0021      	movs	r1, r4
 800aa7e:	3145      	adds	r1, #69	@ 0x45
 800aa80:	700a      	strb	r2, [r1, #0]
 800aa82:	6819      	ldr	r1, [r3, #0]
 800aa84:	6822      	ldr	r2, [r4, #0]
 800aa86:	c940      	ldmia	r1!, {r6}
 800aa88:	0610      	lsls	r0, r2, #24
 800aa8a:	d402      	bmi.n	800aa92 <_printf_i+0x162>
 800aa8c:	0650      	lsls	r0, r2, #25
 800aa8e:	d500      	bpl.n	800aa92 <_printf_i+0x162>
 800aa90:	b2b6      	uxth	r6, r6
 800aa92:	6019      	str	r1, [r3, #0]
 800aa94:	07d3      	lsls	r3, r2, #31
 800aa96:	d502      	bpl.n	800aa9e <_printf_i+0x16e>
 800aa98:	2320      	movs	r3, #32
 800aa9a:	4313      	orrs	r3, r2
 800aa9c:	6023      	str	r3, [r4, #0]
 800aa9e:	2e00      	cmp	r6, #0
 800aaa0:	d001      	beq.n	800aaa6 <_printf_i+0x176>
 800aaa2:	2710      	movs	r7, #16
 800aaa4:	e7aa      	b.n	800a9fc <_printf_i+0xcc>
 800aaa6:	2220      	movs	r2, #32
 800aaa8:	6823      	ldr	r3, [r4, #0]
 800aaaa:	4393      	bics	r3, r2
 800aaac:	6023      	str	r3, [r4, #0]
 800aaae:	e7f8      	b.n	800aaa2 <_printf_i+0x172>
 800aab0:	681a      	ldr	r2, [r3, #0]
 800aab2:	680d      	ldr	r5, [r1, #0]
 800aab4:	1d10      	adds	r0, r2, #4
 800aab6:	6949      	ldr	r1, [r1, #20]
 800aab8:	6018      	str	r0, [r3, #0]
 800aaba:	6813      	ldr	r3, [r2, #0]
 800aabc:	062e      	lsls	r6, r5, #24
 800aabe:	d501      	bpl.n	800aac4 <_printf_i+0x194>
 800aac0:	6019      	str	r1, [r3, #0]
 800aac2:	e002      	b.n	800aaca <_printf_i+0x19a>
 800aac4:	066d      	lsls	r5, r5, #25
 800aac6:	d5fb      	bpl.n	800aac0 <_printf_i+0x190>
 800aac8:	8019      	strh	r1, [r3, #0]
 800aaca:	2300      	movs	r3, #0
 800aacc:	9d03      	ldr	r5, [sp, #12]
 800aace:	6123      	str	r3, [r4, #16]
 800aad0:	e7bf      	b.n	800aa52 <_printf_i+0x122>
 800aad2:	681a      	ldr	r2, [r3, #0]
 800aad4:	1d11      	adds	r1, r2, #4
 800aad6:	6019      	str	r1, [r3, #0]
 800aad8:	6815      	ldr	r5, [r2, #0]
 800aada:	2100      	movs	r1, #0
 800aadc:	0028      	movs	r0, r5
 800aade:	6862      	ldr	r2, [r4, #4]
 800aae0:	f000 f856 	bl	800ab90 <memchr>
 800aae4:	2800      	cmp	r0, #0
 800aae6:	d001      	beq.n	800aaec <_printf_i+0x1bc>
 800aae8:	1b40      	subs	r0, r0, r5
 800aaea:	6060      	str	r0, [r4, #4]
 800aaec:	6863      	ldr	r3, [r4, #4]
 800aaee:	6123      	str	r3, [r4, #16]
 800aaf0:	2300      	movs	r3, #0
 800aaf2:	9a03      	ldr	r2, [sp, #12]
 800aaf4:	7013      	strb	r3, [r2, #0]
 800aaf6:	e7ac      	b.n	800aa52 <_printf_i+0x122>
 800aaf8:	002a      	movs	r2, r5
 800aafa:	6923      	ldr	r3, [r4, #16]
 800aafc:	9906      	ldr	r1, [sp, #24]
 800aafe:	9805      	ldr	r0, [sp, #20]
 800ab00:	9d07      	ldr	r5, [sp, #28]
 800ab02:	47a8      	blx	r5
 800ab04:	3001      	adds	r0, #1
 800ab06:	d0ae      	beq.n	800aa66 <_printf_i+0x136>
 800ab08:	6823      	ldr	r3, [r4, #0]
 800ab0a:	079b      	lsls	r3, r3, #30
 800ab0c:	d415      	bmi.n	800ab3a <_printf_i+0x20a>
 800ab0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab10:	68e0      	ldr	r0, [r4, #12]
 800ab12:	4298      	cmp	r0, r3
 800ab14:	daa9      	bge.n	800aa6a <_printf_i+0x13a>
 800ab16:	0018      	movs	r0, r3
 800ab18:	e7a7      	b.n	800aa6a <_printf_i+0x13a>
 800ab1a:	0022      	movs	r2, r4
 800ab1c:	2301      	movs	r3, #1
 800ab1e:	9906      	ldr	r1, [sp, #24]
 800ab20:	9805      	ldr	r0, [sp, #20]
 800ab22:	9e07      	ldr	r6, [sp, #28]
 800ab24:	3219      	adds	r2, #25
 800ab26:	47b0      	blx	r6
 800ab28:	3001      	adds	r0, #1
 800ab2a:	d09c      	beq.n	800aa66 <_printf_i+0x136>
 800ab2c:	3501      	adds	r5, #1
 800ab2e:	68e3      	ldr	r3, [r4, #12]
 800ab30:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ab32:	1a9b      	subs	r3, r3, r2
 800ab34:	42ab      	cmp	r3, r5
 800ab36:	dcf0      	bgt.n	800ab1a <_printf_i+0x1ea>
 800ab38:	e7e9      	b.n	800ab0e <_printf_i+0x1de>
 800ab3a:	2500      	movs	r5, #0
 800ab3c:	e7f7      	b.n	800ab2e <_printf_i+0x1fe>
 800ab3e:	46c0      	nop			@ (mov r8, r8)
 800ab40:	0800c385 	.word	0x0800c385
 800ab44:	0800c396 	.word	0x0800c396

0800ab48 <memmove>:
 800ab48:	b510      	push	{r4, lr}
 800ab4a:	4288      	cmp	r0, r1
 800ab4c:	d902      	bls.n	800ab54 <memmove+0xc>
 800ab4e:	188b      	adds	r3, r1, r2
 800ab50:	4298      	cmp	r0, r3
 800ab52:	d308      	bcc.n	800ab66 <memmove+0x1e>
 800ab54:	2300      	movs	r3, #0
 800ab56:	429a      	cmp	r2, r3
 800ab58:	d007      	beq.n	800ab6a <memmove+0x22>
 800ab5a:	5ccc      	ldrb	r4, [r1, r3]
 800ab5c:	54c4      	strb	r4, [r0, r3]
 800ab5e:	3301      	adds	r3, #1
 800ab60:	e7f9      	b.n	800ab56 <memmove+0xe>
 800ab62:	5c8b      	ldrb	r3, [r1, r2]
 800ab64:	5483      	strb	r3, [r0, r2]
 800ab66:	3a01      	subs	r2, #1
 800ab68:	d2fb      	bcs.n	800ab62 <memmove+0x1a>
 800ab6a:	bd10      	pop	{r4, pc}

0800ab6c <_sbrk_r>:
 800ab6c:	2300      	movs	r3, #0
 800ab6e:	b570      	push	{r4, r5, r6, lr}
 800ab70:	4d06      	ldr	r5, [pc, #24]	@ (800ab8c <_sbrk_r+0x20>)
 800ab72:	0004      	movs	r4, r0
 800ab74:	0008      	movs	r0, r1
 800ab76:	602b      	str	r3, [r5, #0]
 800ab78:	f7f9 fa82 	bl	8004080 <_sbrk>
 800ab7c:	1c43      	adds	r3, r0, #1
 800ab7e:	d103      	bne.n	800ab88 <_sbrk_r+0x1c>
 800ab80:	682b      	ldr	r3, [r5, #0]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d000      	beq.n	800ab88 <_sbrk_r+0x1c>
 800ab86:	6023      	str	r3, [r4, #0]
 800ab88:	bd70      	pop	{r4, r5, r6, pc}
 800ab8a:	46c0      	nop			@ (mov r8, r8)
 800ab8c:	2000213c 	.word	0x2000213c

0800ab90 <memchr>:
 800ab90:	b2c9      	uxtb	r1, r1
 800ab92:	1882      	adds	r2, r0, r2
 800ab94:	4290      	cmp	r0, r2
 800ab96:	d101      	bne.n	800ab9c <memchr+0xc>
 800ab98:	2000      	movs	r0, #0
 800ab9a:	4770      	bx	lr
 800ab9c:	7803      	ldrb	r3, [r0, #0]
 800ab9e:	428b      	cmp	r3, r1
 800aba0:	d0fb      	beq.n	800ab9a <memchr+0xa>
 800aba2:	3001      	adds	r0, #1
 800aba4:	e7f6      	b.n	800ab94 <memchr+0x4>

0800aba6 <_realloc_r>:
 800aba6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aba8:	0006      	movs	r6, r0
 800abaa:	000c      	movs	r4, r1
 800abac:	0015      	movs	r5, r2
 800abae:	2900      	cmp	r1, #0
 800abb0:	d105      	bne.n	800abbe <_realloc_r+0x18>
 800abb2:	0011      	movs	r1, r2
 800abb4:	f7ff fc5e 	bl	800a474 <_malloc_r>
 800abb8:	0004      	movs	r4, r0
 800abba:	0020      	movs	r0, r4
 800abbc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800abbe:	2a00      	cmp	r2, #0
 800abc0:	d103      	bne.n	800abca <_realloc_r+0x24>
 800abc2:	f7ff fbeb 	bl	800a39c <_free_r>
 800abc6:	002c      	movs	r4, r5
 800abc8:	e7f7      	b.n	800abba <_realloc_r+0x14>
 800abca:	f000 f81c 	bl	800ac06 <_malloc_usable_size_r>
 800abce:	0007      	movs	r7, r0
 800abd0:	4285      	cmp	r5, r0
 800abd2:	d802      	bhi.n	800abda <_realloc_r+0x34>
 800abd4:	0843      	lsrs	r3, r0, #1
 800abd6:	42ab      	cmp	r3, r5
 800abd8:	d3ef      	bcc.n	800abba <_realloc_r+0x14>
 800abda:	0029      	movs	r1, r5
 800abdc:	0030      	movs	r0, r6
 800abde:	f7ff fc49 	bl	800a474 <_malloc_r>
 800abe2:	9001      	str	r0, [sp, #4]
 800abe4:	2800      	cmp	r0, #0
 800abe6:	d101      	bne.n	800abec <_realloc_r+0x46>
 800abe8:	9c01      	ldr	r4, [sp, #4]
 800abea:	e7e6      	b.n	800abba <_realloc_r+0x14>
 800abec:	002a      	movs	r2, r5
 800abee:	42bd      	cmp	r5, r7
 800abf0:	d900      	bls.n	800abf4 <_realloc_r+0x4e>
 800abf2:	003a      	movs	r2, r7
 800abf4:	0021      	movs	r1, r4
 800abf6:	9801      	ldr	r0, [sp, #4]
 800abf8:	f7ff fbc6 	bl	800a388 <memcpy>
 800abfc:	0021      	movs	r1, r4
 800abfe:	0030      	movs	r0, r6
 800ac00:	f7ff fbcc 	bl	800a39c <_free_r>
 800ac04:	e7f0      	b.n	800abe8 <_realloc_r+0x42>

0800ac06 <_malloc_usable_size_r>:
 800ac06:	1f0b      	subs	r3, r1, #4
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	1f18      	subs	r0, r3, #4
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	da01      	bge.n	800ac14 <_malloc_usable_size_r+0xe>
 800ac10:	580b      	ldr	r3, [r1, r0]
 800ac12:	18c0      	adds	r0, r0, r3
 800ac14:	4770      	bx	lr
	...

0800ac18 <_init>:
 800ac18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac1a:	46c0      	nop			@ (mov r8, r8)
 800ac1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac1e:	bc08      	pop	{r3}
 800ac20:	469e      	mov	lr, r3
 800ac22:	4770      	bx	lr

0800ac24 <_fini>:
 800ac24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac26:	46c0      	nop			@ (mov r8, r8)
 800ac28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac2a:	bc08      	pop	{r3}
 800ac2c:	469e      	mov	lr, r3
 800ac2e:	4770      	bx	lr
