##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for UART_1_IntClock
		4.4::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (timer_clock:R vs. timer_clock:R)
		5.2::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
		5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 15
Clock: ADC_DelSig_1_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_DelSig_1_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: ADC_DelSig_1_theACLK                  | N/A                   | Target: 0.63 MHz    | 
Clock: ADC_DelSig_1_theACLK(fixed-function)  | N/A                   | Target: 0.63 MHz    | 
Clock: Clock_1                               | Frequency: 44.85 MHz  | Target: 0.10 MHz    | 
Clock: Clock_2                               | Frequency: 42.89 MHz  | Target: 0.10 MHz    | 
Clock: CyBUS_CLK                             | N/A                   | Target: 24.00 MHz   | 
Clock: CyILO                                 | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                                 | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                          | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                             | N/A                   | Target: 24.00 MHz   | 
Clock: UART_1_IntClock                       | Frequency: 60.32 MHz  | Target: 0.92 MHz    | 
Clock: \ADC_DelSig_1:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 
Clock: timer_clock                           | Frequency: 63.75 MHz  | Target: 1.00 MHz    | 
Clock: timer_clock(fixed-function)           | N/A                   | Target: 1.00 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1          Clock_1          1e+007           9977704     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2          Clock_2          1e+007           9976687     N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock  UART_1_IntClock  1.08333e+006     1066756     N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock      timer_clock      1e+006           984313      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase  
---------------  ------------  ----------------  
Pin_A_M(0)_PAD   16075         Clock_2:R         
Pin_A_S2(0)_PAD  16646         Clock_1:R         
Pin_B_M(0)_PAD   16396         Clock_2:R         
Pin_B_S2(0)_PAD  15289         Clock_1:R         


                       3.2::Clock to Out
                       -----------------

Port Name        Clock to Out  Clock Name:Phase   
---------------  ------------  -----------------  
H_Enable(0)_PAD  23823         timer_clock:R      
Tx_1(0)_PAD      31041         UART_1_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 44.85 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1260\/q
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9977704p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18066
-------------------------------------   ----- 
End-of-path arrival time (ps)           18066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1260\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1260\/q                                    macrocell62     1250   1250  9977704  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:reload\/main_0                macrocell12     5524   6774  9977704  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:reload\/q                     macrocell12     3350  10124  9977704  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   2812  12936  9977704  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell5   5130  18066  9977704  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell6      0  18066  9977704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell6       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 42.89 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9976687p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22813
-------------------------------------   ----- 
End-of-path arrival time (ps)           22813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell3       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT    slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  9976687  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  9976687  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  9976687  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:status_3\/main_0            macrocell8      9684  13184  9976687  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:status_3\/q                 macrocell8      3350  16534  9976687  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell2    6279  22813  9976687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell2        0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 60.32 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066756p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10387
-------------------------------------   ----- 
End-of-path arrival time (ps)           10387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                      macrocell34     1250   1250  1066756  RISE       1
\UART_1:BUART:counter_load_not\/main_0           macrocell2      3494   4744  1066756  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell2      3350   8094  1066756  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2293  10387  1066756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 63.75 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984313p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -4230
----------------------------------------------------   ------- 
End-of-path required time (ps)                          995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11457
-------------------------------------   ----- 
End-of-path arrival time (ps)           11457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  984313  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  984313  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  984313  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2827   6327  984313  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11457  984313  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11457  984313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell8       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984313p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -4230
----------------------------------------------------   ------- 
End-of-path required time (ps)                          995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11457
-------------------------------------   ----- 
End-of-path arrival time (ps)           11457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  984313  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  984313  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  984313  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2827   6327  984313  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11457  984313  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11457  984313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell8       0      0  RISE       1


5.2::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066756p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10387
-------------------------------------   ----- 
End-of-path arrival time (ps)           10387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                      macrocell34     1250   1250  1066756  RISE       1
\UART_1:BUART:counter_load_not\/main_0           macrocell2      3494   4744  1066756  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell2      3350   8094  1066756  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2293  10387  1066756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1


5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1260\/q
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9977704p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18066
-------------------------------------   ----- 
End-of-path arrival time (ps)           18066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1260\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1260\/q                                    macrocell62     1250   1250  9977704  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:reload\/main_0                macrocell12     5524   6774  9977704  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:reload\/q                     macrocell12     3350  10124  9977704  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   2812  12936  9977704  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell5   5130  18066  9977704  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell6      0  18066  9977704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell6       0      0  RISE       1


5.4::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9976687p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22813
-------------------------------------   ----- 
End-of-path arrival time (ps)           22813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell3       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT    slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  9976687  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  9976687  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  9976687  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:status_3\/main_0            macrocell8      9684  13184  9976687  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:status_3\/q                 macrocell8      3350  16534  9976687  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell2    6279  22813  9976687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell2        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984313p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -4230
----------------------------------------------------   ------- 
End-of-path required time (ps)                          995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11457
-------------------------------------   ----- 
End-of-path arrival time (ps)           11457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  984313  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  984313  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  984313  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2827   6327  984313  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell7   5130  11457  984313  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell8      0  11457  984313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell8       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 987556p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                          999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11944
-------------------------------------   ----- 
End-of-path arrival time (ps)           11944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  984313  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  984313  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  984313  RISE       1
\PWM:PWMUDB:status_2\/main_1          macrocell19     2839   6339  987556  RISE       1
\PWM:PWMUDB:status_2\/q               macrocell19     3350   9689  987556  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell6    2255  11944  987556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell6        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987613p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6327
-------------------------------------   ---- 
End-of-path arrival time (ps)           6327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  984313  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  984313  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  984313  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell7   2827   6327  987613  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell7       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987616p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6324
-------------------------------------   ---- 
End-of-path arrival time (ps)           6324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell7    760    760  984313  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell8      0    760  984313  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell8   2740   3500  984313  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell8   2824   6324  987616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell8       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 989857p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4083
-------------------------------------   ---- 
End-of-path arrival time (ps)           4083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell66         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell66     1250   1250  986557  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell7   2833   4083  989857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell7       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 989859p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -6060
----------------------------------------------------   ------- 
End-of-path required time (ps)                          993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4081
-------------------------------------   ---- 
End-of-path arrival time (ps)           4081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell66         0      0  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q         macrocell66     1250   1250  986557  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell8   2831   4081  989859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/clock                           datapathcell8       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 990201p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6289
-------------------------------------   ---- 
End-of-path arrival time (ps)           6289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  990201  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  990201  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  990201  RISE       1
\PWM:PWMUDB:prevCompare1\/main_0     macrocell67     2539   6289  990201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_542/main_1
Capture Clock  : Net_542/clock_0
Path slack     : 990201p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6289
-------------------------------------   ---- 
End-of-path arrival time (ps)           6289
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  990201  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  990201  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  990201  RISE       1
Net_542/main_1                       macrocell69     2539   6289  990201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_542/clock_0                                            macrocell69         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM:PWMUDB:status_0\/main_1
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 990213p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6277
-------------------------------------   ---- 
End-of-path arrival time (ps)           6277
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u0\/clock                           datapathcell7       0      0  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell7   1520   1520  990201  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell8      0   1520  990201  RISE       1
\PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell8   2230   3750  990201  RISE       1
\PWM:PWMUDB:status_0\/main_1         macrocell68     2527   6277  990213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell68         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : Net_542/main_0
Capture Clock  : Net_542/clock_0
Path slack     : 992421p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4069
-------------------------------------   ---- 
End-of-path arrival time (ps)           4069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell66         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:runmode_enable\/q  macrocell66   1250   1250  986557  RISE       1
Net_542/main_0                 macrocell69   2819   4069  992421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_542/clock_0                                            macrocell69         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:prevCompare1\/q
Path End       : \PWM:PWMUDB:status_0\/main_0
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 993015p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3475
-------------------------------------   ---- 
End-of-path arrival time (ps)           3475
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\PWM:PWMUDB:prevCompare1\/q   macrocell67   1250   1250  993015  RISE       1
\PWM:PWMUDB:status_0\/main_0  macrocell68   2225   3475  993015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell68         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 993035p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                             -3510
----------------------------------------------------   ------- 
End-of-path required time (ps)                          996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3455
-------------------------------------   ---- 
End-of-path arrival time (ps)           3455
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell3        0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  993035  RISE       1
\PWM:PWMUDB:runmode_enable\/main_0      macrocell66    2245   3455  993035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell66         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:status_0\/q
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 996014p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000
- Setup time                                              -500
----------------------------------------------------   ------- 
End-of-path required time (ps)                          999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3486
-------------------------------------   ---- 
End-of-path arrival time (ps)           3486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell68         0      0  RISE       1

Data path
pin name                              model name    delay     AT   slack  edge  Fanout
------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM:PWMUDB:status_0\/q               macrocell68    1250   1250  996014  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell6   2236   3486  996014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell6        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1066756p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6190
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10387
-------------------------------------   ----- 
End-of-path arrival time (ps)           10387
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                      macrocell34     1250   1250  1066756  RISE       1
\UART_1:BUART:counter_load_not\/main_0           macrocell2      3494   4744  1066756  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell2      3350   8094  1066756  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2293  10387  1066756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 1069696p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                      -500
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13138
-------------------------------------   ----- 
End-of-path arrival time (ps)           13138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069696  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell3      3896   7476  1069696  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell3      3350  10826  1069696  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell1    2311  13138  1069696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell1        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071420p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5903
-------------------------------------   ---- 
End-of-path arrival time (ps)           5903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell34     1250   1250  1066756  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   4653   5903  1071420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1071850p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7974
-------------------------------------   ---- 
End-of-path arrival time (ps)           7974
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  1069696  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell35     4394   7974  1071850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071955p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5369
-------------------------------------   ---- 
End-of-path arrival time (ps)           5369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell35     1250   1250  1067960  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   4119   5369  1071955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1072521p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7302
-------------------------------------   ---- 
End-of-path arrival time (ps)           7302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  1072521  RISE       1
\UART_1:BUART:txn\/main_3                macrocell33     2932   7302  1072521  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell33         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072823p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -6010
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068683  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4310   4500  1072823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1073728p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6095
-------------------------------------   ---- 
End-of-path arrival time (ps)           6095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell34   1250   1250  1066756  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell36   4845   6095  1073728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1073728p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6095
-------------------------------------   ---- 
End-of-path arrival time (ps)           6095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell34   1250   1250  1066756  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell37   4845   6095  1073728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1074303p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5521
-------------------------------------   ---- 
End-of-path arrival time (ps)           5521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell36   1250   1250  1066865  RISE       1
\UART_1:BUART:txn\/main_4    macrocell33   4271   5521  1074303  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell33         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1074463p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5360
-------------------------------------   ---- 
End-of-path arrival time (ps)           5360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell37   1250   1250  1074463  RISE       1
\UART_1:BUART:txn\/main_6   macrocell33   4110   5360  1074463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell33         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1074856p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4968
-------------------------------------   ---- 
End-of-path arrival time (ps)           4968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell34   1250   1250  1066756  RISE       1
\UART_1:BUART:txn\/main_1    macrocell33   3718   4968  1074856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell33         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1075079p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell34   1250   1250  1066756  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell34   3494   4744  1075079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1075079p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4744
-------------------------------------   ---- 
End-of-path arrival time (ps)           4744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell34         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell34   1250   1250  1066756  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell35   3494   4744  1075079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1075188p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell36   1250   1250  1066865  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell34   3385   4635  1075188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1075188p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4635
-------------------------------------   ---- 
End-of-path arrival time (ps)           4635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell36   1250   1250  1066865  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell35   3385   4635  1075188  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1075360p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell35   1250   1250  1067960  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell36   3213   4463  1075360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1075360p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4463
-------------------------------------   ---- 
End-of-path arrival time (ps)           4463
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell35   1250   1250  1067960  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell37   3213   4463  1075360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1075362p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell37   1250   1250  1074463  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell34   3211   4461  1075362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1075362p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell37   1250   1250  1074463  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell35   3211   4461  1075362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1075388p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell35   1250   1250  1067960  RISE       1
\UART_1:BUART:txn\/main_2    macrocell33   3186   4436  1075388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell33         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1075784p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell33         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:txn\/q       macrocell33   1250   1250  1075784  RISE       1
\UART_1:BUART:txn\/main_0  macrocell33   2789   4039  1075784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell33         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1075950p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell36   1250   1250  1066865  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell36   2623   3873  1075950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1075950p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell36   1250   1250  1066865  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell37   2623   3873  1075950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1076069p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3754
-------------------------------------   ---- 
End-of-path arrival time (ps)           3754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076069  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell36     3564   3754  1076069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1076076p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3747
-------------------------------------   ---- 
End-of-path arrival time (ps)           3747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068683  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell36     3557   3747  1076076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 1076076p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3747
-------------------------------------   ---- 
End-of-path arrival time (ps)           3747
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068683  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell37     3557   3747  1076076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 1076241p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3583
-------------------------------------   ---- 
End-of-path arrival time (ps)           3583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076069  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell33     3393   3583  1076241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell33         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 1076279p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell37   1250   1250  1074463  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell36   2295   3545  1076279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1076283p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell35   1250   1250  1067960  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell34   2290   3540  1076283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1076283p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell35   1250   1250  1067960  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell35   2290   3540  1076283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1077003p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2821
-------------------------------------   ---- 
End-of-path arrival time (ps)           2821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  1076069  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell34     2631   2821  1077003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 1077006p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2817
-------------------------------------   ---- 
End-of-path arrival time (ps)           2817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068683  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell34     2627   2817  1077006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell34         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 1077006p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   1083333
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2817
-------------------------------------   ---- 
End-of-path arrival time (ps)           2817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  1068683  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell35     2627   2817  1077006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell35         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9976687p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22813
-------------------------------------   ----- 
End-of-path arrival time (ps)           22813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell3       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT    slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  9976687  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  9976687  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  9976687  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:status_3\/main_0            macrocell8      9684  13184  9976687  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:status_3\/q                 macrocell8      3350  16534  9976687  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell2    6279  22813  9976687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell2        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9976770p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19000
-------------------------------------   ----- 
End-of-path arrival time (ps)           19000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  9976687  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  9976687  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  9976687  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:reload\/main_1                macrocell5      4410   7910  9976770  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:reload\/q                     macrocell5      3350  11260  9976770  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   2610  13870  9976770  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  19000  9976770  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  19000  9976770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell4       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1260\/q
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9977704p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -4230
--------------------------------------------   -------- 
End-of-path required time (ps)                  9995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18066
-------------------------------------   ----- 
End-of-path arrival time (ps)           18066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1260\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1260\/q                                    macrocell62     1250   1250  9977704  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:reload\/main_0                macrocell12     5524   6774  9977704  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:reload\/q                     macrocell12     3350  10124  9977704  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   2812  12936  9977704  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell5   5130  18066  9977704  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell6      0  18066  9977704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1260\/q
Path End       : \QuadDec_Motor:Net_1251\/main_7
Capture Clock  : \QuadDec_Motor:Net_1251\/clock_0
Path slack     : 9979849p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16641
-------------------------------------   ----- 
End-of-path arrival time (ps)           16641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1260\/q             macrocell48   1250   1250  9978974  RISE       1
\QuadDec_Motor:Net_1251_split\/main_1  macrocell43   8394   9644  9979849  RISE       1
\QuadDec_Motor:Net_1251_split\/q       macrocell43   3350  12994  9979849  RISE       1
\QuadDec_Motor:Net_1251\/main_7        macrocell38   3646  16641  9979849  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1251\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9979914p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19586
-------------------------------------   ----- 
End-of-path arrival time (ps)           19586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  9979914  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  9979914  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  9979914  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:status_0\/main_0             macrocell6      6306   9936  9979914  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:status_0\/q                  macrocell6      3350  13286  9979914  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell2    6300  19586  9979914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell2        0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9980069p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13871
-------------------------------------   ----- 
End-of-path arrival time (ps)           13871
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  9976687  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  9976687  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  9976687  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:reload\/main_1                macrocell5      4410   7910  9976770  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:reload\/q                     macrocell5      3350  11260  9976770  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   2610  13871  9980069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell4       0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 9980070p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13870
-------------------------------------   ----- 
End-of-path arrival time (ps)           13870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell3       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  9976687  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  9976687  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  9976687  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:reload\/main_1                macrocell5      4410   7910  9976770  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:reload\/q                     macrocell5      3350  11260  9976770  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   2610  13870  9980070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell3       0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1260\/q
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 9981004p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12936
-------------------------------------   ----- 
End-of-path arrival time (ps)           12936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1260\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1260\/q                                    macrocell62     1250   1250  9977704  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:reload\/main_0                macrocell12     5524   6774  9977704  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:reload\/q                     macrocell12     3350  10124  9977704  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell5   2812  12936  9981004  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1260\/q
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9981009p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12931
-------------------------------------   ----- 
End-of-path arrival time (ps)           12931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1260\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1260\/q                                    macrocell62     1250   1250  9977704  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:reload\/main_0                macrocell12     5524   6774  9977704  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:reload\/q                     macrocell12     3350  10124  9977704  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell6   2807  12931  9981009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Motor:Net_1275\/main_0
Capture Clock  : \QuadDec_Motor:Net_1275\/clock_0
Path slack     : 9981155p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15335
-------------------------------------   ----- 
End-of-path arrival time (ps)           15335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell3       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT    slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  9976687  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  9976687  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  9976687  RISE       1
\QuadDec_Motor:Net_1275\/main_0                             macrocell41    11835  15335  9981155  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1275\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 9981983p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14507
-------------------------------------   ----- 
End-of-path arrival time (ps)           14507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell3       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT    slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  9976687  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  9976687  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  9976687  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell40    11007  14507  9981983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:underflow_reg_i\/clock_0   macrocell40         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9982039p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17461
-------------------------------------   ----- 
End-of-path arrival time (ps)           17461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  9978688  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  9978688  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  9978688  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:status_3\/main_0            macrocell15     5043   8543  9982039  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:status_3\/q                 macrocell15     3350  11893  9982039  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell4    5569  17461  9982039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:error\/q
Path End       : \QuadDec_Sensor:Net_1251\/main_7
Capture Clock  : \QuadDec_Sensor:Net_1251\/clock_0
Path slack     : 9982464p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14026
-------------------------------------   ----- 
End-of-path arrival time (ps)           14026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:error\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:error\/q       macrocell63   1250   1250  9982464  RISE       1
\QuadDec_Sensor:Net_1251_split\/main_4  macrocell57   7140   8390  9982464  RISE       1
\QuadDec_Sensor:Net_1251_split\/q       macrocell57   3350  11740  9982464  RISE       1
\QuadDec_Sensor:Net_1251\/main_7        macrocell52   2285  14026  9982464  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1251\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:prevCompare\/q
Path End       : \QuadDec_Motor:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_Motor:bQuadDec:Stsreg\/clock
Path slack     : 9982728p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16772
-------------------------------------   ----- 
End-of-path arrival time (ps)           16772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:prevCompare\/clock_0       macrocell42         0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:prevCompare\/q  macrocell42    1250   1250  9982728  RISE       1
\QuadDec_Motor:Net_530\/main_2                  macrocell10    6915   8165  9982728  RISE       1
\QuadDec_Motor:Net_530\/q                       macrocell10    3350  11515  9982728  RISE       1
\QuadDec_Motor:bQuadDec:Stsreg\/status_0        statusicell3   5258  16772  9982728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:Stsreg\/clock                      statusicell3        0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1203\/q
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 9982844p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11096
-------------------------------------   ----- 
End-of-path arrival time (ps)           11096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1203\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1203\/q                                    macrocell59     1250   1250  9979544  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:count_enable\/main_2          macrocell16     3693   4943  9979544  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:count_enable\/q               macrocell16     3350   8293  9979544  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell5   2802  11096  9982844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1203\/q
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9982874p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11066
-------------------------------------   ----- 
End-of-path arrival time (ps)           11066
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1203\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1203\/q                                    macrocell59     1250   1250  9979544  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:count_enable\/main_2          macrocell16     3693   4943  9979544  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:count_enable\/q               macrocell16     3350   8293  9979544  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell6   2773  11066  9982874  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1260\/q
Path End       : \QuadDec_Motor:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_Motor:bQuadDec:error\/clock_0
Path slack     : 9983328p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13162
-------------------------------------   ----- 
End-of-path arrival time (ps)           13162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1260\/q             macrocell48   1250   1250  9978974  RISE       1
\QuadDec_Motor:bQuadDec:error\/main_0  macrocell49  11912  13162  9983328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1260\/q
Path End       : \QuadDec_Motor:Net_1251\/main_1
Capture Clock  : \QuadDec_Motor:Net_1251\/clock_0
Path slack     : 9983335p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13155
-------------------------------------   ----- 
End-of-path arrival time (ps)           13155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1260\/q       macrocell48   1250   1250  9978974  RISE       1
\QuadDec_Motor:Net_1251\/main_1  macrocell38  11905  13155  9983335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1251\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1203\/q
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9983771p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10169
-------------------------------------   ----- 
End-of-path arrival time (ps)           10169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1203\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1203\/q                                    macrocell45     1250   1250  9980485  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:count_enable\/main_2          macrocell9      2785   4035  9980485  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:count_enable\/q               macrocell9      3350   7385  9980485  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell4   2785  10169  9983771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell4       0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1203\/q
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 9983785p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10155
-------------------------------------   ----- 
End-of-path arrival time (ps)           10155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1203\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1203\/q                                    macrocell45     1250   1250  9980485  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:count_enable\/main_2          macrocell9      2785   4035  9980485  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:count_enable\/q               macrocell9      3350   7385  9980485  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   2770  10155  9983785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell3       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:prevCompare\/q
Path End       : \QuadDec_Motor:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_Motor:bQuadDec:Stsreg\/clock
Path slack     : 9984329p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15171
-------------------------------------   ----- 
End-of-path arrival time (ps)           15171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:prevCompare\/clock_0       macrocell42         0      0  RISE       1

Data path
pin name                                        model name    delay     AT    slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:prevCompare\/q  macrocell42    1250   1250  9982728  RISE       1
\QuadDec_Motor:Net_611\/main_2                  macrocell11    8243   9493  9984329  RISE       1
\QuadDec_Motor:Net_611\/q                       macrocell11    3350  12843  9984329  RISE       1
\QuadDec_Motor:bQuadDec:Stsreg\/status_1        statusicell3   2328  15171  9984329  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:Stsreg\/clock                      statusicell3        0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_1\/q
Path End       : \QuadDec_Motor:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_Motor:bQuadDec:state_0\/clock_0
Path slack     : 9984350p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12140
-------------------------------------   ----- 
End-of-path arrival time (ps)           12140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:state_1\/q       macrocell50   1250   1250  9981381  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/main_4  macrocell51  10890  12140  9984350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Cnt16:CounterUDB:prevCompare\/q
Path End       : \QuadDec_Sensor:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_Sensor:bQuadDec:Stsreg\/clock
Path slack     : 9984408p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15092
-------------------------------------   ----- 
End-of-path arrival time (ps)           15092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:prevCompare\/clock_0      macrocell56         0      0  RISE       1

Data path
pin name                                         model name    delay     AT    slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Cnt16:CounterUDB:prevCompare\/q  macrocell56    1250   1250  9984408  RISE       1
\QuadDec_Sensor:Net_530\/main_2                  macrocell17    4900   6150  9984408  RISE       1
\QuadDec_Sensor:Net_530\/q                       macrocell17    3350   9500  9984408  RISE       1
\QuadDec_Sensor:bQuadDec:Stsreg\/status_0        statusicell5   5592  15092  9984408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:Stsreg\/clock                     statusicell5        0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1251\/q
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9984429p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9511
-------------------------------------   ---- 
End-of-path arrival time (ps)           9511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1251\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1251\/q                                    macrocell38     1250   1250  9981131  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell4   8261   9511  9984429  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock   datapathcell4       0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1251\/q
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 9984431p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9509
-------------------------------------   ---- 
End-of-path arrival time (ps)           9509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1251\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1251\/q                                    macrocell38     1250   1250  9981131  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3   8259   9509  9984431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell3       0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Motor:Net_1275\/main_1
Capture Clock  : \QuadDec_Motor:Net_1275\/clock_0
Path slack     : 9984503p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11987
-------------------------------------   ----- 
End-of-path arrival time (ps)           11987
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell3       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT    slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  9976845  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  9976845  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  9976845  RISE       1
\QuadDec_Motor:Net_1275\/main_1                             macrocell41     8597  11987  9984503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1275\/clock_0                           macrocell41         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Motor:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_Motor:bQuadDec:state_1\/clock_0
Path slack     : 9984584p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11906
-------------------------------------   ----- 
End-of-path arrival time (ps)           11906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_filt\/clock_0               macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_A_filt\/q   macrocell46   1250   1250  9980839  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/main_1  macrocell50  10656  11906  9984584  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Motor:Net_1203\/main_2
Capture Clock  : \QuadDec_Motor:Net_1203\/clock_0
Path slack     : 9984603p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11887
-------------------------------------   ----- 
End-of-path arrival time (ps)           11887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_filt\/clock_0               macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_A_filt\/q  macrocell46   1250   1250  9980839  RISE       1
\QuadDec_Motor:Net_1203\/main_2         macrocell45  10637  11887  9984603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1203\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Motor:Net_1203\/main_3
Capture Clock  : \QuadDec_Motor:Net_1203\/clock_0
Path slack     : 9984673p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11817
-------------------------------------   ----- 
End-of-path arrival time (ps)           11817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_filt\/clock_0               macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_B_filt\/q  macrocell47   1250   1250  9980895  RISE       1
\QuadDec_Motor:Net_1203\/main_3         macrocell45  10567  11817  9984673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1203\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Motor:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_Motor:bQuadDec:state_1\/clock_0
Path slack     : 9984695p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11795
-------------------------------------   ----- 
End-of-path arrival time (ps)           11795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_filt\/clock_0               macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_B_filt\/q   macrocell47   1250   1250  9980895  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/main_2  macrocell50  10545  11795  9984695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:error\/q
Path End       : \QuadDec_Motor:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_Motor:bQuadDec:state_1\/clock_0
Path slack     : 9984773p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11717
-------------------------------------   ----- 
End-of-path arrival time (ps)           11717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:error\/q         macrocell49   1250   1250  9980849  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/main_3  macrocell50  10467  11717  9984773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:error\/q
Path End       : \QuadDec_Motor:Net_1203\/main_4
Capture Clock  : \QuadDec_Motor:Net_1203\/clock_0
Path slack     : 9984789p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11701
-------------------------------------   ----- 
End-of-path arrival time (ps)           11701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:error\/q  macrocell49   1250   1250  9980849  RISE       1
\QuadDec_Motor:Net_1203\/main_4   macrocell45  10451  11701  9984789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1203\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:error\/q
Path End       : \QuadDec_Motor:Net_1260\/main_1
Capture Clock  : \QuadDec_Motor:Net_1260\/clock_0
Path slack     : 9984789p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11701
-------------------------------------   ----- 
End-of-path arrival time (ps)           11701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:error\/q  macrocell49   1250   1250  9980849  RISE       1
\QuadDec_Motor:Net_1260\/main_1   macrocell48  10451  11701  9984789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Cnt16:CounterUDB:prevCompare\/q
Path End       : \QuadDec_Sensor:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_Sensor:bQuadDec:Stsreg\/clock
Path slack     : 9984956p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14544
-------------------------------------   ----- 
End-of-path arrival time (ps)           14544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:prevCompare\/clock_0      macrocell56         0      0  RISE       1

Data path
pin name                                         model name    delay     AT    slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Cnt16:CounterUDB:prevCompare\/q  macrocell56    1250   1250  9984408  RISE       1
\QuadDec_Sensor:Net_611\/main_2                  macrocell18    4329   5579  9984956  RISE       1
\QuadDec_Sensor:Net_611\/q                       macrocell18    3350   8929  9984956  RISE       1
\QuadDec_Sensor:bQuadDec:Stsreg\/status_1        statusicell5   5615  14544  9984956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:Stsreg\/clock                     statusicell5        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1260\/q
Path End       : \QuadDec_Motor:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_Motor:bQuadDec:Stsreg\/clock
Path slack     : 9984963p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14537
-------------------------------------   ----- 
End-of-path arrival time (ps)           14537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1260\/q                macrocell48    1250   1250  9978974  RISE       1
\QuadDec_Motor:bQuadDec:Stsreg\/status_2  statusicell3  13287  14537  9984963  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:Stsreg\/clock                      statusicell3        0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_1\/q
Path End       : \QuadDec_Motor:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_Motor:bQuadDec:error\/clock_0
Path slack     : 9985261p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11229
-------------------------------------   ----- 
End-of-path arrival time (ps)           11229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:state_1\/q     macrocell50   1250   1250  9981381  RISE       1
\QuadDec_Motor:bQuadDec:error\/main_4  macrocell49   9979  11229  9985261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1260\/q
Path End       : \QuadDec_Motor:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_Motor:bQuadDec:state_0\/clock_0
Path slack     : 9985533p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10957
-------------------------------------   ----- 
End-of-path arrival time (ps)           10957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1260\/q               macrocell48   1250   1250  9978974  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/main_0  macrocell51   9707  10957  9985533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 9985696p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10794
-------------------------------------   ----- 
End-of-path arrival time (ps)           10794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell3       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  9979914  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  9979914  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  9979914  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:prevCompare\/main_0          macrocell42     7164  10794  9985696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:prevCompare\/clock_0       macrocell42         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_1\/q
Path End       : \QuadDec_Motor:Net_1251\/main_5
Capture Clock  : \QuadDec_Motor:Net_1251\/clock_0
Path slack     : 9985819p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10671
-------------------------------------   ----- 
End-of-path arrival time (ps)           10671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:state_1\/q  macrocell50   1250   1250  9981381  RISE       1
\QuadDec_Motor:Net_1251\/main_5     macrocell38   9421  10671  9985819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1251\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9985999p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13501
-------------------------------------   ----- 
End-of-path arrival time (ps)           13501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell3       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT    slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  9976845  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  9976845  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  9976845  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:status_2\/main_0            macrocell7      4455   7845  9985999  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:status_2\/q                 macrocell7      3350  11195  9985999  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell2    2307  13501  9985999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell2        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:state_1\/q
Path End       : \QuadDec_Sensor:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_Sensor:bQuadDec:error\/clock_0
Path slack     : 9986312p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10178
-------------------------------------   ----- 
End-of-path arrival time (ps)           10178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:state_1\/q     macrocell64   1250   1250  9984046  RISE       1
\QuadDec_Sensor:bQuadDec:error\/main_4  macrocell63   8928  10178  9986312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:error\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 9986534p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9956
-------------------------------------   ---- 
End-of-path arrival time (ps)           9956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  9978688  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  9978688  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  9978688  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell54     6456   9956  9986534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:underflow_reg_i\/clock_0  macrocell54         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9986773p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12727
-------------------------------------   ----- 
End-of-path arrival time (ps)           12727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  9978311  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  9978311  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  9978311  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:status_2\/main_0            macrocell14     3665   7055  9986773  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:status_2\/q                 macrocell14     3350  10405  9986773  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell4    2322  12727  9986773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:error\/q
Path End       : \QuadDec_Sensor:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_Sensor:bQuadDec:state_1\/clock_0
Path slack     : 9986800p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9690
-------------------------------------   ---- 
End-of-path arrival time (ps)           9690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:error\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:error\/q         macrocell63   1250   1250  9982464  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/main_3  macrocell64   8440   9690  9986800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9986954p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12546
-------------------------------------   ----- 
End-of-path arrival time (ps)           12546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell5   1370   1370  9986954  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell6      0   1370  9986954  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell6   2260   3630  9986954  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:status_0\/main_0             macrocell13     2628   6258  9986954  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:status_0\/q                  macrocell13     3350   9608  9986954  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell4    2939  12546  9986954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:error\/q
Path End       : \QuadDec_Sensor:Net_1251\/main_4
Capture Clock  : \QuadDec_Sensor:Net_1251\/clock_0
Path slack     : 9987549p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8941
-------------------------------------   ---- 
End-of-path arrival time (ps)           8941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:error\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:error\/q  macrocell63   1250   1250  9982464  RISE       1
\QuadDec_Sensor:Net_1251\/main_4   macrocell52   7691   8941  9987549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1251\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Sensor:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_Sensor:bQuadDec:error\/clock_0
Path slack     : 9987563p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8927
-------------------------------------   ---- 
End-of-path arrival time (ps)           8927
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_filt\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_B_filt\/q  macrocell61   1250   1250  9984912  RISE       1
\QuadDec_Sensor:bQuadDec:error\/main_2   macrocell63   7677   8927  9987563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:error\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:error\/q
Path End       : \QuadDec_Sensor:Net_1260\/main_1
Capture Clock  : \QuadDec_Sensor:Net_1260\/clock_0
Path slack     : 9987880p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8610
-------------------------------------   ---- 
End-of-path arrival time (ps)           8610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:error\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:error\/q  macrocell63   1250   1250  9982464  RISE       1
\QuadDec_Sensor:Net_1260\/main_1   macrocell62   7360   8610  9987880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1260\/clock_0                          macrocell62         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Sensor:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_Sensor:bQuadDec:state_1\/clock_0
Path slack     : 9987937p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8553
-------------------------------------   ---- 
End-of-path arrival time (ps)           8553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_filt\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_A_filt\/q   macrocell60   1250   1250  9983602  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/main_1  macrocell64   7303   8553  9987937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:state_1\/q
Path End       : \QuadDec_Sensor:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_Sensor:bQuadDec:state_0\/clock_0
Path slack     : 9987975p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8515
-------------------------------------   ---- 
End-of-path arrival time (ps)           8515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:state_1\/q       macrocell64   1250   1250  9984046  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/main_4  macrocell65   7265   8515  9987975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1251\/q
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 9988014p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5926
-------------------------------------   ---- 
End-of-path arrival time (ps)           5926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1251\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1251\/q                                    macrocell52     1250   1250  9984714  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell5   4676   5926  9988014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1251\/q
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 9988015p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5925
-------------------------------------   ---- 
End-of-path arrival time (ps)           5925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1251\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                                                       model name     delay     AT    slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1251\/q                                    macrocell52     1250   1250  9984714  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell6   4675   5925  9988015  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/clock  datapathcell6       0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1260\/q
Path End       : \QuadDec_Sensor:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_Sensor:bQuadDec:error\/clock_0
Path slack     : 9988054p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8436
-------------------------------------   ---- 
End-of-path arrival time (ps)           8436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1260\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1260\/q             macrocell62   1250   1250  9977704  RISE       1
\QuadDec_Sensor:bQuadDec:error\/main_0  macrocell63   7186   8436  9988054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:error\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_0\/q
Path End       : \QuadDec_Motor:Net_1203\/main_6
Capture Clock  : \QuadDec_Motor:Net_1203\/clock_0
Path slack     : 9988181p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8309
-------------------------------------   ---- 
End-of-path arrival time (ps)           8309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:state_0\/q  macrocell51   1250   1250  9984216  RISE       1
\QuadDec_Motor:Net_1203\/main_6     macrocell45   7059   8309  9988181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1203\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_0\/q
Path End       : \QuadDec_Motor:Net_1260\/main_3
Capture Clock  : \QuadDec_Motor:Net_1260\/clock_0
Path slack     : 9988181p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8309
-------------------------------------   ---- 
End-of-path arrival time (ps)           8309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:state_0\/q  macrocell51   1250   1250  9984216  RISE       1
\QuadDec_Motor:Net_1260\/main_3     macrocell48   7059   8309  9988181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_0\/q
Path End       : \QuadDec_Motor:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_Motor:bQuadDec:state_1\/clock_0
Path slack     : 9988196p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8294
-------------------------------------   ---- 
End-of-path arrival time (ps)           8294
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:state_0\/q       macrocell51   1250   1250  9984216  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/main_5  macrocell50   7044   8294  9988196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:error\/q
Path End       : \QuadDec_Sensor:Net_1203\/main_4
Capture Clock  : \QuadDec_Sensor:Net_1203\/clock_0
Path slack     : 9988350p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8140
-------------------------------------   ---- 
End-of-path arrival time (ps)           8140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:error\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:error\/q  macrocell63   1250   1250  9982464  RISE       1
\QuadDec_Sensor:Net_1203\/main_4   macrocell59   6890   8140  9988350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1203\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 9988610p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7880
-------------------------------------   ---- 
End-of-path arrival time (ps)           7880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell3       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT    slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  9976845  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  9976845  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  9976845  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell39     4490   7880  9988610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:overflow_reg_i\/clock_0    macrocell39         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Motor:Net_1251\/main_2
Capture Clock  : \QuadDec_Motor:Net_1251\/clock_0
Path slack     : 9988740p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7750
-------------------------------------   ---- 
End-of-path arrival time (ps)           7750
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_filt\/clock_0               macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_A_filt\/q  macrocell46   1250   1250  9980839  RISE       1
\QuadDec_Motor:Net_1251\/main_2         macrocell38   6500   7750  9988740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1251\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Motor:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_Motor:bQuadDec:error\/clock_0
Path slack     : 9988749p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7741
-------------------------------------   ---- 
End-of-path arrival time (ps)           7741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_filt\/clock_0               macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_A_filt\/q  macrocell46   1250   1250  9980839  RISE       1
\QuadDec_Motor:bQuadDec:error\/main_1   macrocell49   6491   7741  9988749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Sensor:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_Sensor:bQuadDec:quad_B_filt\/clock_0
Path slack     : 9988923p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7567
-------------------------------------   ---- 
End-of-path arrival time (ps)           7567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_filt\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_B_filt\/q       macrocell61   1250   1250  9984912  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_filt\/main_3  macrocell61   6317   7567  9988923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_filt\/clock_0              macrocell61         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Sensor:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_Sensor:bQuadDec:state_1\/clock_0
Path slack     : 9988937p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7553
-------------------------------------   ---- 
End-of-path arrival time (ps)           7553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_filt\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_B_filt\/q   macrocell61   1250   1250  9984912  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/main_2  macrocell64   6303   7553  9988937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9988975p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10525
-------------------------------------   ----- 
End-of-path arrival time (ps)           10525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  9978688  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  9978688  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  9978688  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell4    7025  10525  9988975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Motor:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_Motor:bQuadDec:error\/clock_0
Path slack     : 9988979p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7511
-------------------------------------   ---- 
End-of-path arrival time (ps)           7511
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_filt\/clock_0               macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_B_filt\/q  macrocell47   1250   1250  9980895  RISE       1
\QuadDec_Motor:bQuadDec:error\/main_2   macrocell49   6261   7511  9988979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:state_1\/q
Path End       : \QuadDec_Sensor:Net_1251\/main_5
Capture Clock  : \QuadDec_Sensor:Net_1251\/clock_0
Path slack     : 9989126p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7364
-------------------------------------   ---- 
End-of-path arrival time (ps)           7364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:state_1\/q  macrocell64   1250   1250  9984046  RISE       1
\QuadDec_Sensor:Net_1251\/main_5     macrocell52   6114   7364  9989126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1251\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Sensor:Net_1275\/main_1
Capture Clock  : \QuadDec_Sensor:Net_1275\/clock_0
Path slack     : 9989404p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7086
-------------------------------------   ---- 
End-of-path arrival time (ps)           7086
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  9978311  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  9978311  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  9978311  RISE       1
\QuadDec_Sensor:Net_1275\/main_1                             macrocell55     3696   7086  9989404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1275\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Sensor:Net_1203\/main_2
Capture Clock  : \QuadDec_Sensor:Net_1203\/clock_0
Path slack     : 9989487p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7003
-------------------------------------   ---- 
End-of-path arrival time (ps)           7003
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_filt\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_A_filt\/q  macrocell60   1250   1250  9983602  RISE       1
\QuadDec_Sensor:Net_1203\/main_2         macrocell59   5753   7003  9989487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1203\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Sensor:Net_1251\/main_2
Capture Clock  : \QuadDec_Sensor:Net_1251\/clock_0
Path slack     : 9989489p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7001
-------------------------------------   ---- 
End-of-path arrival time (ps)           7001
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_filt\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_A_filt\/q  macrocell60   1250   1250  9983602  RISE       1
\QuadDec_Sensor:Net_1251\/main_2         macrocell52   5751   7001  9989489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1251\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1260\/q
Path End       : \QuadDec_Sensor:Net_1203\/main_0
Capture Clock  : \QuadDec_Sensor:Net_1203\/clock_0
Path slack     : 9989553p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6937
-------------------------------------   ---- 
End-of-path arrival time (ps)           6937
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1260\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1260\/q       macrocell62   1250   1250  9977704  RISE       1
\QuadDec_Sensor:Net_1203\/main_0  macrocell59   5687   6937  9989553  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1203\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:error\/q
Path End       : \QuadDec_Motor:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_Motor:bQuadDec:state_0\/clock_0
Path slack     : 9989660p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6830
-------------------------------------   ---- 
End-of-path arrival time (ps)           6830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:error\/q         macrocell49   1250   1250  9980849  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/main_3  macrocell51   5580   6830  9989660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Motor:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_Motor:bQuadDec:state_0\/clock_0
Path slack     : 9989673p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6817
-------------------------------------   ---- 
End-of-path arrival time (ps)           6817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_filt\/clock_0               macrocell46         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_A_filt\/q   macrocell46   1250   1250  9980839  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/main_1  macrocell51   5567   6817  9989673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1260\/q
Path End       : \QuadDec_Sensor:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_Sensor:bQuadDec:state_0\/clock_0
Path slack     : 9989715p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6775
-------------------------------------   ---- 
End-of-path arrival time (ps)           6775
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1260\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1260\/q               macrocell62   1250   1250  9977704  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/main_0  macrocell65   5525   6775  9989715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Sensor:Net_1275\/main_0
Capture Clock  : \QuadDec_Sensor:Net_1275\/clock_0
Path slack     : 9989782p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6708
-------------------------------------   ---- 
End-of-path arrival time (ps)           6708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell5    760    760  9978688  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell6      0    760  9978688  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell6   2740   3500  9978688  RISE       1
\QuadDec_Sensor:Net_1275\/main_0                             macrocell55     3208   6708  9989782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1275\/clock_0                          macrocell55         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Sensor:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_Sensor:bQuadDec:state_0\/clock_0
Path slack     : 9989941p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6549
-------------------------------------   ---- 
End-of-path arrival time (ps)           6549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_filt\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_B_filt\/q   macrocell61   1250   1250  9984912  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/main_2  macrocell65   5299   6549  9989941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Sensor:Net_1203\/main_3
Capture Clock  : \QuadDec_Sensor:Net_1203\/clock_0
Path slack     : 9989985p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6505
-------------------------------------   ---- 
End-of-path arrival time (ps)           6505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_filt\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_B_filt\/q  macrocell61   1250   1250  9984912  RISE       1
\QuadDec_Sensor:Net_1203\/main_3         macrocell59   5255   6505  9989985  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1203\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Sensor:Net_1251\/main_3
Capture Clock  : \QuadDec_Sensor:Net_1251\/clock_0
Path slack     : 9989993p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6497
-------------------------------------   ---- 
End-of-path arrival time (ps)           6497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_filt\/clock_0              macrocell61         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_B_filt\/q  macrocell61   1250   1250  9984912  RISE       1
\QuadDec_Sensor:Net_1251\/main_3         macrocell52   5247   6497  9989993  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1251\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9990109p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9391
-------------------------------------   ---- 
End-of-path arrival time (ps)           9391
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock   datapathcell3       0      0  RISE       1

Data path
pin name                                                    model name     delay     AT    slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  9976687  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  9976687  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  9976687  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell2    5891   9391  9990109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell2        0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:state_1\/q
Path End       : \QuadDec_Sensor:Net_1203\/main_5
Capture Clock  : \QuadDec_Sensor:Net_1203\/clock_0
Path slack     : 9990151p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6339
-------------------------------------   ---- 
End-of-path arrival time (ps)           6339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:state_1\/q  macrocell64   1250   1250  9984046  RISE       1
\QuadDec_Sensor:Net_1203\/main_5     macrocell59   5089   6339  9990151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1203\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 9990246p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6244
-------------------------------------   ---- 
End-of-path arrival time (ps)           6244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT    slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell5   1370   1370  9986954  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell6      0   1370  9986954  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell6   2260   3630  9986954  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:prevCompare\/main_0          macrocell56     2614   6244  9990246  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:prevCompare\/clock_0      macrocell56         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:state_0\/q
Path End       : \QuadDec_Sensor:Net_1260\/main_3
Capture Clock  : \QuadDec_Sensor:Net_1260\/clock_0
Path slack     : 9990259p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6231
-------------------------------------   ---- 
End-of-path arrival time (ps)           6231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:state_0\/q  macrocell65   1250   1250  9985292  RISE       1
\QuadDec_Sensor:Net_1260\/main_3     macrocell62   4981   6231  9990259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1260\/clock_0                          macrocell62         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:state_0\/q
Path End       : \QuadDec_Sensor:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_Sensor:bQuadDec:state_1\/clock_0
Path slack     : 9990267p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6223
-------------------------------------   ---- 
End-of-path arrival time (ps)           6223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:state_0\/q       macrocell65   1250   1250  9985292  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/main_5  macrocell64   4973   6223  9990267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 9990311p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6179
-------------------------------------   ---- 
End-of-path arrival time (ps)           6179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT    slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell5    670    670  9978311  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell6      0    670  9978311  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell6   2720   3390  9978311  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell53     2789   6179  9990311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:overflow_reg_i\/clock_0   macrocell53         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:state_0\/q
Path End       : \QuadDec_Sensor:Net_1251\/main_6
Capture Clock  : \QuadDec_Sensor:Net_1251\/clock_0
Path slack     : 9990356p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6134
-------------------------------------   ---- 
End-of-path arrival time (ps)           6134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:state_0\/q  macrocell65   1250   1250  9985292  RISE       1
\QuadDec_Sensor:Net_1251\/main_6     macrocell52   4884   6134  9990356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1251\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Motor:Net_1251\/main_3
Capture Clock  : \QuadDec_Motor:Net_1251\/clock_0
Path slack     : 9990376p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6114
-------------------------------------   ---- 
End-of-path arrival time (ps)           6114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_filt\/clock_0               macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_B_filt\/q  macrocell47   1250   1250  9980895  RISE       1
\QuadDec_Motor:Net_1251\/main_3         macrocell38   4864   6114  9990376  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1251\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Sensor:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_Sensor:bQuadDec:error\/clock_0
Path slack     : 9990380p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6110
-------------------------------------   ---- 
End-of-path arrival time (ps)           6110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_filt\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_A_filt\/q  macrocell60   1250   1250  9983602  RISE       1
\QuadDec_Sensor:bQuadDec:error\/main_1   macrocell63   4860   6110  9990380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:error\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Motor:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_Motor:bQuadDec:state_0\/clock_0
Path slack     : 9990415p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6075
-------------------------------------   ---- 
End-of-path arrival time (ps)           6075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_filt\/clock_0               macrocell47         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_B_filt\/q   macrocell47   1250   1250  9980895  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/main_2  macrocell51   4825   6075  9990415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:error\/q
Path End       : \QuadDec_Motor:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_Motor:bQuadDec:error\/clock_0
Path slack     : 9990567p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5923
-------------------------------------   ---- 
End-of-path arrival time (ps)           5923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:error\/q       macrocell49   1250   1250  9980849  RISE       1
\QuadDec_Motor:bQuadDec:error\/main_3  macrocell49   4673   5923  9990567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:error\/q
Path End       : \QuadDec_Motor:Net_1251\/main_4
Capture Clock  : \QuadDec_Motor:Net_1251\/clock_0
Path slack     : 9990591p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5899
-------------------------------------   ---- 
End-of-path arrival time (ps)           5899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:error\/q  macrocell49   1250   1250  9980849  RISE       1
\QuadDec_Motor:Net_1251\/main_4   macrocell38   4649   5899  9990591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1251\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Motor:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_Motor:bQuadDec:quad_A_filt\/clock_0
Path slack     : 9990602p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5888
-------------------------------------   ---- 
End-of-path arrival time (ps)           5888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_filt\/clock_0               macrocell46         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_A_filt\/q       macrocell46   1250   1250  9980839  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_filt\/main_3  macrocell46   4638   5888  9990602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_filt\/clock_0               macrocell46         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1260\/q
Path End       : \QuadDec_Motor:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_Motor:bQuadDec:state_1\/clock_0
Path slack     : 9990784p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5706
-------------------------------------   ---- 
End-of-path arrival time (ps)           5706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1260\/q               macrocell48   1250   1250  9978974  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/main_0  macrocell50   4456   5706  9990784  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:error\/q
Path End       : \QuadDec_Sensor:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_Sensor:bQuadDec:Stsreg\/clock
Path slack     : 9990791p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8709
-------------------------------------   ---- 
End-of-path arrival time (ps)           8709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:error\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:error\/q          macrocell63    1250   1250  9982464  RISE       1
\QuadDec_Sensor:bQuadDec:Stsreg\/status_3  statusicell5   7459   8709  9990791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:Stsreg\/clock                     statusicell5        0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1260\/q
Path End       : \QuadDec_Sensor:Net_1251\/main_1
Capture Clock  : \QuadDec_Sensor:Net_1251\/clock_0
Path slack     : 9990838p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5652
-------------------------------------   ---- 
End-of-path arrival time (ps)           5652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1260\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1260\/q       macrocell62   1250   1250  9977704  RISE       1
\QuadDec_Sensor:Net_1251\/main_1  macrocell52   4402   5652  9990838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1251\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_Sensor:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_Sensor:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 9990907p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5583
-------------------------------------   ---- 
End-of-path arrival time (ps)           5583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_delayed_0\/clock_0         macrocell30         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_B_delayed_0\/q       macrocell30   1250   1250  9990907  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_delayed_1\/main_0  macrocell31   4333   5583  9990907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_delayed_1\/clock_0         macrocell31         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Sensor:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_Sensor:bQuadDec:state_0\/clock_0
Path slack     : 9991118p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5372
-------------------------------------   ---- 
End-of-path arrival time (ps)           5372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_filt\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_A_filt\/q   macrocell60   1250   1250  9983602  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/main_1  macrocell65   4122   5372  9991118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_1\/q
Path End       : \QuadDec_Motor:Net_1203\/main_5
Capture Clock  : \QuadDec_Motor:Net_1203\/clock_0
Path slack     : 9991133p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5357
-------------------------------------   ---- 
End-of-path arrival time (ps)           5357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:state_1\/q  macrocell50   1250   1250  9981381  RISE       1
\QuadDec_Motor:Net_1203\/main_5     macrocell45   4107   5357  9991133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1203\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_1\/q
Path End       : \QuadDec_Motor:Net_1260\/main_2
Capture Clock  : \QuadDec_Motor:Net_1260\/clock_0
Path slack     : 9991133p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5357
-------------------------------------   ---- 
End-of-path arrival time (ps)           5357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:state_1\/q  macrocell50   1250   1250  9981381  RISE       1
\QuadDec_Motor:Net_1260\/main_2     macrocell48   4107   5357  9991133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_1\/q
Path End       : \QuadDec_Motor:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_Motor:bQuadDec:state_1\/clock_0
Path slack     : 9991153p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5337
-------------------------------------   ---- 
End-of-path arrival time (ps)           5337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell50         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:state_1\/q       macrocell50   1250   1250  9981381  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/main_4  macrocell50   4087   5337  9991153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_1\/clock_0                   macrocell50         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:error\/q
Path End       : \QuadDec_Sensor:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_Sensor:bQuadDec:state_0\/clock_0
Path slack     : 9991280p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:error\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:error\/q         macrocell63   1250   1250  9982464  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/main_3  macrocell65   3960   5210  9991280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:state_0\/q
Path End       : \QuadDec_Sensor:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_Sensor:bQuadDec:error\/clock_0
Path slack     : 9991282p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5208
-------------------------------------   ---- 
End-of-path arrival time (ps)           5208
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:state_0\/q     macrocell65   1250   1250  9985292  RISE       1
\QuadDec_Sensor:bQuadDec:error\/main_5  macrocell63   3958   5208  9991282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:error\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:state_0\/q
Path End       : \QuadDec_Sensor:Net_1203\/main_6
Capture Clock  : \QuadDec_Sensor:Net_1203\/clock_0
Path slack     : 9991321p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5169
-------------------------------------   ---- 
End-of-path arrival time (ps)           5169
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:state_0\/q  macrocell65   1250   1250  9985292  RISE       1
\QuadDec_Sensor:Net_1203\/main_6     macrocell59   3919   5169  9991321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1203\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_Motor:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_Motor:bQuadDec:quad_B_filt\/clock_0
Path slack     : 9991343p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5147
-------------------------------------   ---- 
End-of-path arrival time (ps)           5147
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_filt\/clock_0               macrocell47         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_B_filt\/q       macrocell47   1250   1250  9980895  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_filt\/main_3  macrocell47   3897   5147  9991343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_filt\/clock_0               macrocell47         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1260\/q
Path End       : \QuadDec_Motor:Net_1203\/main_0
Capture Clock  : \QuadDec_Motor:Net_1203\/clock_0
Path slack     : 9991351p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1260\/q       macrocell48   1250   1250  9978974  RISE       1
\QuadDec_Motor:Net_1203\/main_0  macrocell45   3889   5139  9991351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1203\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1260\/q
Path End       : \QuadDec_Motor:Net_1260\/main_0
Capture Clock  : \QuadDec_Motor:Net_1260\/clock_0
Path slack     : 9991351p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5139
-------------------------------------   ---- 
End-of-path arrival time (ps)           5139
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1260\/q       macrocell48   1250   1250  9978974  RISE       1
\QuadDec_Motor:Net_1260\/main_0  macrocell48   3889   5139  9991351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell48         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1260\/q
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9991379p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Recovery time                                       0
--------------------------------------------   -------- 
End-of-path required time (ps)                 10000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8621
-------------------------------------   ---- 
End-of-path arrival time (ps)           8621
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1260\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                                                model name    delay     AT    slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1260\/q                             macrocell62    1250   1250  9977704  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell4   7371   8621  9991379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock     statusicell4        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_Sensor:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_Sensor:bQuadDec:quad_B_filt\/clock_0
Path slack     : 9991441p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_delayed_0\/clock_0         macrocell30         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_B_delayed_0\/q  macrocell30   1250   1250  9990907  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_filt\/main_0  macrocell61   3799   5049  9991441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_filt\/clock_0              macrocell61         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1251\/q
Path End       : \QuadDec_Sensor:Net_1251\/main_0
Capture Clock  : \QuadDec_Sensor:Net_1251\/clock_0
Path slack     : 9991663p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1251\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1251\/q       macrocell52   1250   1250  9984714  RISE       1
\QuadDec_Sensor:Net_1251\/main_0  macrocell52   3577   4827  9991663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1251\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1251\/q
Path End       : \QuadDec_Motor:Net_1251\/main_0
Capture Clock  : \QuadDec_Motor:Net_1251\/clock_0
Path slack     : 9991691p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4799
-------------------------------------   ---- 
End-of-path arrival time (ps)           4799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1251\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1251\/q       macrocell38   1250   1250  9981131  RISE       1
\QuadDec_Motor:Net_1251\/main_0  macrocell38   3549   4799  9991691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1251\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_0\/q
Path End       : \QuadDec_Motor:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_Motor:bQuadDec:error\/clock_0
Path slack     : 9991862p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4628
-------------------------------------   ---- 
End-of-path arrival time (ps)           4628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:state_0\/q     macrocell51   1250   1250  9984216  RISE       1
\QuadDec_Motor:bQuadDec:error\/main_5  macrocell49   3378   4628  9991862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_0\/q
Path End       : \QuadDec_Motor:Net_1251\/main_6
Capture Clock  : \QuadDec_Motor:Net_1251\/clock_0
Path slack     : 9991875p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4615
-------------------------------------   ---- 
End-of-path arrival time (ps)           4615
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:state_0\/q  macrocell51   1250   1250  9984216  RISE       1
\QuadDec_Motor:Net_1251\/main_6     macrocell38   3365   4615  9991875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1251\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_Sensor:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_Sensor:bQuadDec:quad_A_filt\/clock_0
Path slack     : 9992003p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_filt\/clock_0              macrocell60         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_A_filt\/q       macrocell60   1250   1250  9983602  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_filt\/main_3  macrocell60   3237   4487  9992003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_filt\/clock_0              macrocell60         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_Sensor:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_Sensor:bQuadDec:quad_A_filt\/clock_0
Path slack     : 9992008p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4482
-------------------------------------   ---- 
End-of-path arrival time (ps)           4482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_delayed_0\/clock_0         macrocell27         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_A_delayed_0\/q  macrocell27   1250   1250  9992008  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_filt\/main_0  macrocell60   3232   4482  9992008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_filt\/clock_0              macrocell60         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:error\/q
Path End       : \QuadDec_Motor:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_Motor:bQuadDec:Stsreg\/clock
Path slack     : 9992030p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7470
-------------------------------------   ---- 
End-of-path arrival time (ps)           7470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:error\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:error\/q          macrocell49    1250   1250  9980849  RISE       1
\QuadDec_Motor:bQuadDec:Stsreg\/status_3  statusicell3   6220   7470  9992030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:Stsreg\/clock                      statusicell3        0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_Motor:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_Motor:bQuadDec:quad_A_filt\/clock_0
Path slack     : 9992037p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4453
-------------------------------------   ---- 
End-of-path arrival time (ps)           4453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_delayed_0\/clock_0          macrocell21         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_A_delayed_0\/q  macrocell21   1250   1250  9992037  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_filt\/main_0  macrocell46   3203   4453  9992037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_filt\/clock_0               macrocell46         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_Motor:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_Motor:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 9992147p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4343
-------------------------------------   ---- 
End-of-path arrival time (ps)           4343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_delayed_1\/clock_0          macrocell22         0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_A_delayed_1\/q       macrocell22   1250   1250  9992147  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_delayed_2\/main_0  macrocell23   3093   4343  9992147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_delayed_2\/clock_0          macrocell23         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_Motor:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_Motor:bQuadDec:quad_A_filt\/clock_0
Path slack     : 9992164p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4326
-------------------------------------   ---- 
End-of-path arrival time (ps)           4326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_delayed_1\/clock_0          macrocell22         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_A_delayed_1\/q  macrocell22   1250   1250  9992147  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_filt\/main_1  macrocell46   3076   4326  9992164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_filt\/clock_0               macrocell46         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_Motor:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_Motor:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 9992164p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4326
-------------------------------------   ---- 
End-of-path arrival time (ps)           4326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_delayed_0\/clock_0          macrocell24         0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_B_delayed_0\/q       macrocell24   1250   1250  9992164  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_delayed_1\/main_0  macrocell25   3076   4326  9992164  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_delayed_1\/clock_0          macrocell25         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_Motor:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_Motor:bQuadDec:quad_B_filt\/clock_0
Path slack     : 9992181p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4309
-------------------------------------   ---- 
End-of-path arrival time (ps)           4309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_delayed_0\/clock_0          macrocell24         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_B_delayed_0\/q  macrocell24   1250   1250  9992164  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_filt\/main_0  macrocell47   3059   4309  9992181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_filt\/clock_0               macrocell47         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_Sensor:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_Sensor:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 9992327p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_delayed_1\/clock_0         macrocell28         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_A_delayed_1\/q       macrocell28   1250   1250  9992327  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_delayed_2\/main_0  macrocell29   2913   4163  9992327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_delayed_2\/clock_0         macrocell29         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_Sensor:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_Sensor:bQuadDec:quad_A_filt\/clock_0
Path slack     : 9992327p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_delayed_1\/clock_0         macrocell28         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_A_delayed_1\/q  macrocell28   1250   1250  9992327  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_filt\/main_1  macrocell60   2913   4163  9992327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_filt\/clock_0              macrocell60         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1203\/q
Path End       : \QuadDec_Sensor:Net_1203\/main_1
Capture Clock  : \QuadDec_Sensor:Net_1203\/clock_0
Path slack     : 9992445p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1203\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1203\/q       macrocell59   1250   1250  9979544  RISE       1
\QuadDec_Sensor:Net_1203\/main_1  macrocell59   2795   4045  9992445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1203\/clock_0                          macrocell59         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1203\/q
Path End       : \QuadDec_Motor:Net_1203\/main_1
Capture Clock  : \QuadDec_Motor:Net_1203\/clock_0
Path slack     : 9992451p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4039
-------------------------------------   ---- 
End-of-path arrival time (ps)           4039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1203\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1203\/q       macrocell45   1250   1250  9980485  RISE       1
\QuadDec_Motor:Net_1203\/main_1  macrocell45   2789   4039  9992451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1203\/clock_0                           macrocell45         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1203\/q
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 9992455p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1203\/clock_0                           macrocell45         0      0  RISE       1

Data path
pin name                                                model name   delay     AT    slack  edge  Fanout
------------------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1203\/q                              macrocell45   1250   1250  9980485  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell44   2785   4035  9992455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:count_stored_i\/clock_0    macrocell44         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1203\/q
Path End       : \QuadDec_Sensor:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_Sensor:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 9992460p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1203\/clock_0                          macrocell59         0      0  RISE       1

Data path
pin name                                                 model name   delay     AT    slack  edge  Fanout
-------------------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1203\/q                              macrocell59   1250   1250  9979544  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell58   2780   4030  9992460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Cnt16:CounterUDB:count_stored_i\/clock_0   macrocell58         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_Sensor:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_Sensor:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 9992523p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3967
-------------------------------------   ---- 
End-of-path arrival time (ps)           3967
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_delayed_1\/clock_0         macrocell31         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_B_delayed_1\/q       macrocell31   1250   1250  9992523  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_delayed_2\/main_0  macrocell32   2717   3967  9992523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_delayed_2\/clock_0         macrocell32         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1260\/q
Path End       : \QuadDec_Sensor:Net_1260\/main_0
Capture Clock  : \QuadDec_Sensor:Net_1260\/clock_0
Path slack     : 9992529p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3961
-------------------------------------   ---- 
End-of-path arrival time (ps)           3961
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1260\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1260\/q       macrocell62   1250   1250  9977704  RISE       1
\QuadDec_Sensor:Net_1260\/main_0  macrocell62   2711   3961  9992529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1260\/clock_0                          macrocell62         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_Sensor:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_Sensor:bQuadDec:quad_B_filt\/clock_0
Path slack     : 9992536p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3954
-------------------------------------   ---- 
End-of-path arrival time (ps)           3954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_delayed_1\/clock_0         macrocell31         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_B_delayed_1\/q  macrocell31   1250   1250  9992523  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_filt\/main_1  macrocell61   2704   3954  9992536  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_filt\/clock_0              macrocell61         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1260\/q
Path End       : \QuadDec_Sensor:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_Sensor:bQuadDec:state_1\/clock_0
Path slack     : 9992546p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3944
-------------------------------------   ---- 
End-of-path arrival time (ps)           3944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1260\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1260\/q               macrocell62   1250   1250  9977704  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/main_0  macrocell64   2694   3944  9992546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:Net_1260\/q
Path End       : \QuadDec_Sensor:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_Sensor:bQuadDec:Stsreg\/clock
Path slack     : 9992556p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6944
-------------------------------------   ---- 
End-of-path arrival time (ps)           6944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1260\/clock_0                          macrocell62         0      0  RISE       1

Data path
pin name                                   model name    delay     AT    slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -------  ----  ------
\QuadDec_Sensor:Net_1260\/q                macrocell62    1250   1250  9977704  RISE       1
\QuadDec_Sensor:bQuadDec:Stsreg\/status_2  statusicell5   5694   6944  9992556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:Stsreg\/clock                     statusicell5        0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_Motor:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_Motor:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 9992639p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3851
-------------------------------------   ---- 
End-of-path arrival time (ps)           3851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_delayed_1\/clock_0          macrocell25         0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_B_delayed_1\/q       macrocell25   1250   1250  9992639  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_delayed_2\/main_0  macrocell26   2601   3851  9992639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_delayed_2\/clock_0          macrocell26         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_Motor:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_Motor:bQuadDec:quad_B_filt\/clock_0
Path slack     : 9992640p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3850
-------------------------------------   ---- 
End-of-path arrival time (ps)           3850
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_delayed_1\/clock_0          macrocell25         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_B_delayed_1\/q  macrocell25   1250   1250  9992639  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_filt\/main_1  macrocell47   2600   3850  9992640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_filt\/clock_0               macrocell47         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:state_1\/q
Path End       : \QuadDec_Sensor:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_Sensor:bQuadDec:state_1\/clock_0
Path slack     : 9992691p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3799
-------------------------------------   ---- 
End-of-path arrival time (ps)           3799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:state_1\/q       macrocell64   1250   1250  9984046  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/main_4  macrocell64   2549   3799  9992691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/clock_0                  macrocell64         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:state_1\/q
Path End       : \QuadDec_Sensor:Net_1260\/main_2
Capture Clock  : \QuadDec_Sensor:Net_1260\/clock_0
Path slack     : 9992693p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3797
-------------------------------------   ---- 
End-of-path arrival time (ps)           3797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_1\/clock_0                  macrocell64         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:state_1\/q  macrocell64   1250   1250  9984046  RISE       1
\QuadDec_Sensor:Net_1260\/main_2     macrocell62   2547   3797  9992693  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:Net_1260\/clock_0                          macrocell62         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_Sensor:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_Sensor:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 9992924p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3566
-------------------------------------   ---- 
End-of-path arrival time (ps)           3566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_delayed_0\/clock_0         macrocell27         0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_A_delayed_0\/q       macrocell27   1250   1250  9992008  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_delayed_1\/main_0  macrocell28   2316   3566  9992924  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_delayed_1\/clock_0         macrocell28         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_Motor:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_Motor:bQuadDec:quad_A_filt\/clock_0
Path slack     : 9992931p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3559
-------------------------------------   ---- 
End-of-path arrival time (ps)           3559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_delayed_2\/clock_0          macrocell23         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_A_delayed_2\/q  macrocell23   1250   1250  9992931  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_filt\/main_2  macrocell46   2309   3559  9992931  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_filt\/clock_0               macrocell46         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_Sensor:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_Sensor:bQuadDec:quad_A_filt\/clock_0
Path slack     : 9992932p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_delayed_2\/clock_0         macrocell29         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_A_delayed_2\/q  macrocell29   1250   1250  9992932  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_filt\/main_2  macrocell60   2308   3558  9992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_A_filt\/clock_0              macrocell60         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:error\/q
Path End       : \QuadDec_Sensor:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_Sensor:bQuadDec:error\/clock_0
Path slack     : 9992933p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:error\/clock_0                    macrocell63         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:error\/q       macrocell63   1250   1250  9982464  RISE       1
\QuadDec_Sensor:bQuadDec:error\/main_3  macrocell63   2307   3557  9992933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:error\/clock_0                    macrocell63         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_Motor:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_Motor:bQuadDec:quad_B_filt\/clock_0
Path slack     : 9992935p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_delayed_2\/clock_0          macrocell26         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_B_delayed_2\/q  macrocell26   1250   1250  9992935  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_filt\/main_2  macrocell47   2305   3555  9992935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_B_filt\/clock_0               macrocell47         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_Motor:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_Motor:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 9992937p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_delayed_0\/clock_0          macrocell21         0      0  RISE       1

Data path
pin name                                          model name   delay     AT    slack  edge  Fanout
------------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:quad_A_delayed_0\/q       macrocell21   1250   1250  9992037  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_delayed_1\/main_0  macrocell22   2303   3553  9992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:quad_A_delayed_1\/clock_0          macrocell22         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:bQuadDec:state_0\/q
Path End       : \QuadDec_Motor:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_Motor:bQuadDec:state_0\/clock_0
Path slack     : 9992938p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell51         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Motor:bQuadDec:state_0\/q       macrocell51   1250   1250  9984216  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/main_5  macrocell51   2302   3552  9992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:bQuadDec:state_0\/clock_0                   macrocell51         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:state_0\/q
Path End       : \QuadDec_Sensor:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_Sensor:bQuadDec:state_0\/clock_0
Path slack     : 9992944p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/clock_0                  macrocell65         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:state_0\/q       macrocell65   1250   1250  9985292  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/main_5  macrocell65   2296   3546  9992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:state_0\/clock_0                  macrocell65         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Sensor:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_Sensor:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_Sensor:bQuadDec:quad_B_filt\/clock_0
Path slack     : 9993007p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3483
-------------------------------------   ---- 
End-of-path arrival time (ps)           3483
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_delayed_2\/clock_0         macrocell32         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\QuadDec_Sensor:bQuadDec:quad_B_delayed_2\/q  macrocell32   1250   1250  9993007  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_filt\/main_2  macrocell61   2233   3483  9993007  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\QuadDec_Sensor:bQuadDec:quad_B_filt\/clock_0              macrocell61         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_Motor:Net_1260\/q
Path End       : \QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 9994808p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   10000000
- Recovery time                                       0
--------------------------------------------   -------- 
End-of-path required time (ps)                 10000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5192
-------------------------------------   ---- 
End-of-path arrival time (ps)           5192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Net_1260\/clock_0                           macrocell48         0      0  RISE       1

Data path
pin name                                               model name    delay     AT    slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -------  ----  ------
\QuadDec_Motor:Net_1260\/q                             macrocell48    1250   1250  9978974  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell2   3942   5192  9994808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\QuadDec_Motor:Cnt16:CounterUDB:sSTSReg:stsreg\/clock      statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

