#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Mar 29 17:17:23 2022
# Process ID: 15580
# Current directory: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13452 D:\ComputerScience\cs_COD_Spring_2021\Lab2\lab2\lab2.xpr
# Log file: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/vivado.log
# Journal file: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 821.887 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B604A
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/data_sort.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/data_sort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Mar 29 17:29:45 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/synth_1/runme.log
[Tue Mar 29 17:29:45 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/runme.log
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2155.473 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B604A
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/data_sort.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/data_sort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Mar 29 17:54:08 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/synth_1/runme.log
[Tue Mar 29 17:54:08 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Mar 29 17:54:34 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/synth_1/runme.log
[Tue Mar 29 17:54:34 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/data_sort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Mar 29 18:00:03 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/synth_1/runme.log
[Tue Mar 29 18:00:03 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/data_sort.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_project D:/ComputerScience/cs_COD_Spring_2021/Lab1/FLS/FLS.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
current_project lab2
close [ open D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/test_dep.v w ]
add_files D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/test_dep.v
update_compile_order -fileset sources_1
close_hw_manager
set_property top test_dep [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Mar 29 18:17:23 2022] Launched synth_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/synth_1/runme.log
[Tue Mar 29 18:17:23 2022] Launched impl_1...
Run output will be captured here: D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2250.359 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B604A
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/test_dep.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/test_dep.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/test_dep.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.runs/impl_1/test_dep.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testDEP' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/block_ip.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/distributed_ip.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/sort_DRAM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testDEP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/DEP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sim_1/new/testDEP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testDEP
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto ef222bb52e1c4603954a647cd183d32e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testDEP_behav xil_defaultlib.testDEP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ef222bb52e1c4603954a647cd183d32e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testDEP_behav xil_defaultlib.testDEP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'clk' [D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sim_1/new/testDEP.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DEP
Compiling module xil_defaultlib.testDEP
Compiling module xil_defaultlib.glbl
Built simulation snapshot testDEP_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/xsim.dir/testDEP_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 29 18:36:46 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testDEP_behav -key {Behavioral:sim_1:Functional:testDEP} -tclbatch {testDEP.tcl} -view {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/regfile_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/regfile_sim_behav.wcfg
source testDEP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testDEP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2324.535 ; gain = 70.695
save_wave_config {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/regfile_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testDEP' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/block_ip.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/distributed_ip.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/sort_DRAM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testDEP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/DEP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sim_1/new/testDEP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testDEP
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto ef222bb52e1c4603954a647cd183d32e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testDEP_behav xil_defaultlib.testDEP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ef222bb52e1c4603954a647cd183d32e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testDEP_behav xil_defaultlib.testDEP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'clk' [D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sim_1/new/testDEP.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DEP
Compiling module xil_defaultlib.testDEP
Compiling module xil_defaultlib.glbl
Built simulation snapshot testDEP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testDEP_behav -key {Behavioral:sim_1:Functional:testDEP} -tclbatch {testDEP.tcl} -view {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/regfile_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/regfile_sim_behav.wcfg
source testDEP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testDEP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2393.402 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testDEP' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/block_ip.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/distributed_ip.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/sort_DRAM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testDEP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/DEP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sim_1/new/testDEP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testDEP
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto ef222bb52e1c4603954a647cd183d32e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testDEP_behav xil_defaultlib.testDEP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ef222bb52e1c4603954a647cd183d32e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testDEP_behav xil_defaultlib.testDEP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'clk' [D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sim_1/new/testDEP.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DEP
Compiling module xil_defaultlib.testDEP
Compiling module xil_defaultlib.glbl
Built simulation snapshot testDEP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testDEP_behav -key {Behavioral:sim_1:Functional:testDEP} -tclbatch {testDEP.tcl} -view {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/regfile_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/regfile_sim_behav.wcfg
source testDEP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testDEP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2451.254 ; gain = 57.852
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testDEP' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/block_ip.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/distributed_ip.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/sort_DRAM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testDEP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/DEP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sim_1/new/testDEP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testDEP
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto ef222bb52e1c4603954a647cd183d32e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testDEP_behav xil_defaultlib.testDEP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ef222bb52e1c4603954a647cd183d32e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testDEP_behav xil_defaultlib.testDEP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'clk' [D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sim_1/new/testDEP.v:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DEP
Compiling module xil_defaultlib.testDEP
Compiling module xil_defaultlib.glbl
Built simulation snapshot testDEP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testDEP_behav -key {Behavioral:sim_1:Functional:testDEP} -tclbatch {testDEP.tcl} -view {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/regfile_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/regfile_sim_behav.wcfg
source testDEP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testDEP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2597.539 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testDEP' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/block_ip.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/distributed_ip.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/sort_DRAM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testDEP_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto ef222bb52e1c4603954a647cd183d32e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testDEP_behav xil_defaultlib.testDEP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ef222bb52e1c4603954a647cd183d32e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testDEP_behav xil_defaultlib.testDEP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'clk' [D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sim_1/new/testDEP.v:37]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2866.547 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testDEP' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/block_ip.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/distributed_ip.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/sort_DRAM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testDEP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sources_1/new/DEP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DEP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sim_1/new/testDEP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testDEP
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto ef222bb52e1c4603954a647cd183d32e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testDEP_behav xil_defaultlib.testDEP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ef222bb52e1c4603954a647cd183d32e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testDEP_behav xil_defaultlib.testDEP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'clk' [D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sim_1/new/testDEP.v:33]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DEP
Compiling module xil_defaultlib.testDEP
Compiling module xil_defaultlib.glbl
Built simulation snapshot testDEP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testDEP_behav -key {Behavioral:sim_1:Functional:testDEP} -tclbatch {testDEP.tcl} -view {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/regfile_sim_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/regfile_sim_behav.wcfg
source testDEP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testDEP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2866.547 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/ComputerScience/CodeApp/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testDEP' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/block_ip.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/distributed_ip.coe'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/dist_mem_gen_1.mif'
INFO: [SIM-utils-43] Exported 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim/sort_DRAM.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testDEP_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.sim/sim_1/behav/xsim'
"xelab -wto ef222bb52e1c4603954a647cd183d32e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testDEP_behav xil_defaultlib.testDEP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/ComputerScience/CodeApp/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto ef222bb52e1c4603954a647cd183d32e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testDEP_behav xil_defaultlib.testDEP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'clk' [D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/lab2.srcs/sim_1/new/testDEP.v:33]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2866.547 ; gain = 0.000
save_wave_config {D:/ComputerScience/cs_COD_Spring_2021/Lab2/lab2/regfile_sim_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 29 18:52:09 2022...
