1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file "tests/build/slpp_all/surelog.log".
[INF:CP0300] Compilation...
[INF:CP0301] tests/simple_tests/ParameterSizeOfInstance/top.sv:1:1: Compile package "aes_pkg".
[INF:CP0303] tests/simple_tests/ParameterSizeOfInstance/top.sv:6:1: Compile module "work@aes_cipher_core".
[INF:CP0303] tests/simple_tests/ParameterSizeOfInstance/top.sv:11:1: Compile module "work@top".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] tests/simple_tests/ParameterSizeOfInstance/top.sv:11:1: Top level module "work@top".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 2.
[NTE:EL0510] Nb instances: 2.
[NTE:EL0511] Nb leaf instances: 1.
[INF:UH0706] Creating UHDM Model...
[INF:UH0707] Elaborating UHDM...
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 5
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object 'aes_pkg' of type 'package'
    Object 'P_PKG' of type 'parameter'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'P_PKG' of type 'parameter'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'constant'
  Object '' of type 'module_inst'
    Object 'aes_pkg' of type 'import_typespec'
    Object 'P_PKG' of type 'parameter'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'P_INSTANCE' of type 'parameter'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'P_PKG' of type 'parameter'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'P_INSTANCE' of type 'parameter'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'constant'
    Object 'x' of type 'logic_net'
  Object '' of type 'module_inst'
    Object 'aes_pkg' of type 'import_typespec'
    Object 'P_PKG' of type 'parameter'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'P_PKG' of type 'parameter'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'constant'
    Object 'o' of type 'logic_net'
  Object 'work@top' of type 'module_inst'
    Object 'u_aes_cipher_core' of type 'module_inst'
      Object 'P_PKG' of type 'parameter'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object 'P_INSTANCE' of type 'parameter'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'param_assign'
        Object 'P_PKG' of type 'parameter'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object '' of type 'constant'
      Object '' of type 'param_assign'
        Object 'P_INSTANCE' of type 'parameter'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object '' of type 'constant'
      Object '' of type 'param_assign'
        Object 'P_PKG' of type 'parameter'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object '' of type 'constant'
      Object '' of type 'param_assign'
        Object 'P_INSTANCE' of type 'parameter'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
        Object '' of type 'constant'
      Object 'x' of type 'int_var'
      Object 'x' of type 'port'
        Object '' of type 'int_typespec'
      Object '' of type 'cont_assign'
        Object 'x' of type 'ref_obj'
        Object '' of type 'constant'
      Object 'o' of type 'ref_obj'
    Object 'P_PKG' of type 'parameter'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object '' of type 'param_assign'
      Object 'P_PKG' of type 'parameter'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
      Object '' of type 'constant'
    Object 'o' of type 'port'
      Object '' of type 'int_typespec'
    Object 'o' of type 'int_var'
Warning: Removing unelaborated module: \aes_cipher_core from the design.
Generating RTLIL representation for module `\top'.
Dumping AST before simplification:
    AST_MODULE <tests/simple_tests/ParameterSizeOfInstance/top.sv:11.1-15.10> str='\top'
      AST_PARAMETER <tests/simple_tests/ParameterSizeOfInstance/top.sv:2.28-3.51> str='\P_PKG' dimensions=[159:0] in_param
        AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='0000110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010'(160) range=[159:0] int=1961980218 in_param
        AST_RANGE <tests/simple_tests/ParameterSizeOfInstance/top.sv:2.20-2.27> basic_prep range=[159:0] in_param
          AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000010011111'(32) signed basic_prep range=[31:0] int=159 in_param
          AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_WIRE <tests/simple_tests/ParameterSizeOfInstance/top.sv:11.42-11.43> str='\o' output signed port=2 range=[0:0]
        AST_RANGE <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> in_param
          AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31 in_param
          AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0] in_param
      AST_CELL <tests/simple_tests/ParameterSizeOfInstance/top.sv:12.4-14.32> str='\u_aes_cipher_core'
        AST_CELLTYPE <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> str='$paramod$1aa61d22b39305f2b956a5290b20157037396e24\aes_cipher_core'
        AST_ARGUMENT <tests/simple_tests/ParameterSizeOfInstance/top.sv:12.4-14.32> str='\x'
          AST_IDENTIFIER <tests/simple_tests/ParameterSizeOfInstance/top.sv:14.28-14.29> str='\o'
      AST_PARAMETER <tests/simple_tests/ParameterSizeOfInstance/top.sv:2.28-3.51> str='\aes_pkg::P_PKG' basic_prep range=[159:0] dimensions=[159:0] in_param
        AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='0000110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010'(160) basic_prep range=[159:0] int=1961980218 in_param
        AST_RANGE <tests/simple_tests/ParameterSizeOfInstance/top.sv:2.20-2.27> basic_prep range=[159:0] in_param
          AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000010011111'(32) signed basic_prep range=[31:0] int=159 in_param
          AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top(o);
      /** AST_PARAMETER **/
      /** AST_PARAMETER **/
      output signed [31:0] o;
      /** AST_CELL **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <tests/simple_tests/ParameterSizeOfInstance/top.sv:11.1-15.10> str='\top' basic_prep
      AST_PARAMETER <tests/simple_tests/ParameterSizeOfInstance/top.sv:2.28-3.51> str='\P_PKG' basic_prep range=[159:0] dimensions=[159:0] in_param
        AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='0000110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010'(160) basic_prep range=[159:0] int=1961980218 in_param
        AST_RANGE <tests/simple_tests/ParameterSizeOfInstance/top.sv:2.20-2.27> basic_prep range=[159:0] in_param
          AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000010011111'(32) signed basic_prep range=[31:0] int=159 in_param
          AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_WIRE <tests/simple_tests/ParameterSizeOfInstance/top.sv:11.42-11.43> str='\o' output signed basic_prep port=2 range=[31:0] dimensions=[31:0]
        AST_RANGE <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> basic_prep range=[31:0] in_param
          AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31 in_param
          AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_CELL <tests/simple_tests/ParameterSizeOfInstance/top.sv:12.4-14.32> str='\u_aes_cipher_core' basic_prep
        AST_CELLTYPE <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> str='$paramod$1aa61d22b39305f2b956a5290b20157037396e24\aes_cipher_core' basic_prep
        AST_ARGUMENT <tests/simple_tests/ParameterSizeOfInstance/top.sv:12.4-14.32> str='\x' basic_prep
          AST_IDENTIFIER <tests/simple_tests/ParameterSizeOfInstance/top.sv:14.28-14.29> str='\o' basic_prep
      AST_PARAMETER <tests/simple_tests/ParameterSizeOfInstance/top.sv:2.28-3.51> str='\aes_pkg::P_PKG' basic_prep range=[159:0] dimensions=[159:0] in_param
        AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='0000110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010'(160) basic_prep range=[159:0] int=1961980218 in_param
        AST_RANGE <tests/simple_tests/ParameterSizeOfInstance/top.sv:2.20-2.27> basic_prep range=[159:0] in_param
          AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000010011111'(32) signed basic_prep range=[31:0] int=159 in_param
          AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top(o);
      /** AST_PARAMETER **/
      /** AST_PARAMETER **/
      output signed [31:0] o;
      /** AST_CELL **/
    endmodule
--- END OF AST DUMP ---
Generating RTLIL representation for module `$paramod$1aa61d22b39305f2b956a5290b20157037396e24\aes_cipher_core'.
Dumping AST before simplification:
    AST_MODULE <tests/simple_tests/ParameterSizeOfInstance/top.sv:6.1-9.10> str='$paramod$1aa61d22b39305f2b956a5290b20157037396e24\aes_cipher_core'
      AST_PARAMETER <tests/simple_tests/ParameterSizeOfInstance/top.sv:2.28-3.51> str='\P_PKG' dimensions=[159:0] in_param
        AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='0000110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010'(160) range=[159:0] int=1961980218 in_param
        AST_RANGE <tests/simple_tests/ParameterSizeOfInstance/top.sv:2.20-2.27> basic_prep range=[159:0] in_param
          AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000010011111'(32) signed basic_prep range=[31:0] int=159 in_param
          AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_PARAMETER <tests/simple_tests/ParameterSizeOfInstance/top.sv:7.28-7.46> str='\P_INSTANCE' dimensions=[159:0] in_param
        AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='0000110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010'(160) range=[159:0] int=1961980218 in_param
        AST_RANGE <tests/simple_tests/ParameterSizeOfInstance/top.sv:7.20-7.27> basic_prep range=[159:0] in_param
          AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000010011111'(32) signed basic_prep range=[31:0] int=159 in_param
          AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_WIRE <tests/simple_tests/ParameterSizeOfInstance/top.sv:6.54-6.55> str='\x' output signed port=1 range=[0:0]
        AST_RANGE <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> in_param
          AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed range=[31:0] int=31 in_param
          AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed range=[31:0] in_param
      AST_ASSIGN <tests/simple_tests/ParameterSizeOfInstance/top.sv:8.11-8.31>
        AST_IDENTIFIER <tests/simple_tests/ParameterSizeOfInstance/top.sv:8.11-8.12> str='\x' in_lvalue
        AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='01110100111100010111000100111010'(32) range=[31:0] int=1961980218
      AST_PARAMETER <tests/simple_tests/ParameterSizeOfInstance/top.sv:2.28-3.51> str='\aes_pkg::P_PKG' basic_prep range=[159:0] dimensions=[159:0] in_param
        AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='0000110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010'(160) basic_prep range=[159:0] int=1961980218 in_param
        AST_RANGE <tests/simple_tests/ParameterSizeOfInstance/top.sv:2.20-2.27> basic_prep range=[159:0] in_param
          AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000010011111'(32) signed basic_prep range=[31:0] int=159 in_param
          AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module \$paramod$1aa61d22b39305f2b956a5290b20157037396e24\aes_cipher_core (x);
      /** AST_PARAMETER **/
      /** AST_PARAMETER **/
      /** AST_PARAMETER **/
      output signed [31:0] x;
      assign x = 1961980218;
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <tests/simple_tests/ParameterSizeOfInstance/top.sv:6.1-9.10> str='$paramod$1aa61d22b39305f2b956a5290b20157037396e24\aes_cipher_core' basic_prep
      AST_PARAMETER <tests/simple_tests/ParameterSizeOfInstance/top.sv:2.28-3.51> str='\P_PKG' basic_prep range=[159:0] dimensions=[159:0] in_param
        AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='0000110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010'(160) basic_prep range=[159:0] int=1961980218 in_param
        AST_RANGE <tests/simple_tests/ParameterSizeOfInstance/top.sv:2.20-2.27> basic_prep range=[159:0] in_param
          AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000010011111'(32) signed basic_prep range=[31:0] int=159 in_param
          AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_PARAMETER <tests/simple_tests/ParameterSizeOfInstance/top.sv:7.28-7.46> str='\P_INSTANCE' basic_prep range=[159:0] dimensions=[159:0] in_param
        AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='0000110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010'(160) basic_prep range=[159:0] int=1961980218 in_param
        AST_RANGE <tests/simple_tests/ParameterSizeOfInstance/top.sv:7.20-7.27> basic_prep range=[159:0] in_param
          AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000010011111'(32) signed basic_prep range=[31:0] int=159 in_param
          AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_WIRE <tests/simple_tests/ParameterSizeOfInstance/top.sv:6.54-6.55> str='\x' output signed basic_prep port=1 range=[31:0] dimensions=[31:0]
        AST_RANGE <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> basic_prep range=[31:0] in_param
          AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000000011111'(32) signed basic_prep range=[31:0] int=31 in_param
          AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_ASSIGN <tests/simple_tests/ParameterSizeOfInstance/top.sv:8.11-8.31> basic_prep
        AST_IDENTIFIER <tests/simple_tests/ParameterSizeOfInstance/top.sv:8.11-8.12> str='\x' basic_prep in_lvalue
        AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='01110100111100010111000100111010'(32) basic_prep range=[31:0] int=1961980218
      AST_PARAMETER <tests/simple_tests/ParameterSizeOfInstance/top.sv:2.28-3.51> str='\aes_pkg::P_PKG' basic_prep range=[159:0] dimensions=[159:0] in_param
        AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='0000110000010011001010110101011100100011110001011010010011001111010001110100001110110011110001111100001100101101010110000000111101110100111100010111000100111010'(160) basic_prep range=[159:0] int=1961980218 in_param
        AST_RANGE <tests/simple_tests/ParameterSizeOfInstance/top.sv:2.20-2.27> basic_prep range=[159:0] in_param
          AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000010011111'(32) signed basic_prep range=[31:0] int=159 in_param
          AST_CONSTANT <tests/simple_tests/ParameterSizeOfInstance/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module \$paramod$1aa61d22b39305f2b956a5290b20157037396e24\aes_cipher_core (x);
      /** AST_PARAMETER **/
      /** AST_PARAMETER **/
      /** AST_PARAMETER **/
      output signed [31:0] x;
      assign x = 1961980218;
    endmodule
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

3.9. Executing PROC_DFF pass (convert process syncs to FFs).

3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1aa61d22b39305f2b956a5290b20157037396e24\aes_cipher_core.
Optimizing module top.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1aa61d22b39305f2b956a5290b20157037396e24\aes_cipher_core.
Optimizing module top.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1aa61d22b39305f2b956a5290b20157037396e24\aes_cipher_core'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$1aa61d22b39305f2b956a5290b20157037396e24\aes_cipher_core..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$1aa61d22b39305f2b956a5290b20157037396e24\aes_cipher_core.
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1aa61d22b39305f2b956a5290b20157037396e24\aes_cipher_core'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1aa61d22b39305f2b956a5290b20157037396e24\aes_cipher_core..
Finding unused cells or wires in module \top..

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1aa61d22b39305f2b956a5290b20157037396e24\aes_cipher_core.
Optimizing module top.

4.9. Finished OPT passes. (There is nothing left to do.)

Warnings: 1 unique messages, 1 total
Yosys 0.44+9 (git sha1 4b9f45273, clang++-15 15.0.6 -Og -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address)
