

================================================================
== Vitis HLS Report for 'fft'
================================================================
* Date:           Fri Oct 21 22:25:56 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_FFT_hardware
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%Stage0_R = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:47]   --->   Operation 23 'alloca' 'Stage0_R' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%Stage0_R_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:47]   --->   Operation 24 'alloca' 'Stage0_R_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%Stage0_R_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:47]   --->   Operation 25 'alloca' 'Stage0_R_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%Stage0_R_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:47]   --->   Operation 26 'alloca' 'Stage0_R_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%Stage0_I = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:47]   --->   Operation 27 'alloca' 'Stage0_I' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%Stage0_I_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:47]   --->   Operation 28 'alloca' 'Stage0_I_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%Stage0_I_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:47]   --->   Operation 29 'alloca' 'Stage0_I_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%Stage0_I_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:47]   --->   Operation 30 'alloca' 'Stage0_I_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%Stage1_R = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:52]   --->   Operation 31 'alloca' 'Stage1_R' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%Stage1_R_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:52]   --->   Operation 32 'alloca' 'Stage1_R_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%Stage1_R_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:52]   --->   Operation 33 'alloca' 'Stage1_R_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%Stage1_R_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:52]   --->   Operation 34 'alloca' 'Stage1_R_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%Stage1_I = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:52]   --->   Operation 35 'alloca' 'Stage1_I' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%Stage1_I_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:52]   --->   Operation 36 'alloca' 'Stage1_I_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%Stage1_I_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:52]   --->   Operation 37 'alloca' 'Stage1_I_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%Stage1_I_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:52]   --->   Operation 38 'alloca' 'Stage1_I_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%Stage2_R = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:54]   --->   Operation 39 'alloca' 'Stage2_R' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%Stage2_R_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:54]   --->   Operation 40 'alloca' 'Stage2_R_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%Stage2_R_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:54]   --->   Operation 41 'alloca' 'Stage2_R_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%Stage2_R_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:54]   --->   Operation 42 'alloca' 'Stage2_R_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%Stage2_I = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:54]   --->   Operation 43 'alloca' 'Stage2_I' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%Stage2_I_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:54]   --->   Operation 44 'alloca' 'Stage2_I_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%Stage2_I_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:54]   --->   Operation 45 'alloca' 'Stage2_I_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%Stage2_I_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:54]   --->   Operation 46 'alloca' 'Stage2_I_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%Stage3_R = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:55]   --->   Operation 47 'alloca' 'Stage3_R' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%Stage3_R_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:55]   --->   Operation 48 'alloca' 'Stage3_R_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%Stage3_R_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:55]   --->   Operation 49 'alloca' 'Stage3_R_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%Stage3_R_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:55]   --->   Operation 50 'alloca' 'Stage3_R_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%Stage3_I = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:55]   --->   Operation 51 'alloca' 'Stage3_I' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%Stage3_I_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:55]   --->   Operation 52 'alloca' 'Stage3_I_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%Stage3_I_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:55]   --->   Operation 53 'alloca' 'Stage3_I_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%Stage3_I_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:55]   --->   Operation 54 'alloca' 'Stage3_I_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%Stage4_R = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:56]   --->   Operation 55 'alloca' 'Stage4_R' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%Stage4_R_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:56]   --->   Operation 56 'alloca' 'Stage4_R_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%Stage4_R_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:56]   --->   Operation 57 'alloca' 'Stage4_R_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%Stage4_R_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:56]   --->   Operation 58 'alloca' 'Stage4_R_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%Stage4_I = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:56]   --->   Operation 59 'alloca' 'Stage4_I' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%Stage4_I_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:56]   --->   Operation 60 'alloca' 'Stage4_I_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%Stage4_I_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:56]   --->   Operation 61 'alloca' 'Stage4_I_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%Stage4_I_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:56]   --->   Operation 62 'alloca' 'Stage4_I_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%Stage5_R = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:57]   --->   Operation 63 'alloca' 'Stage5_R' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%Stage5_R_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:57]   --->   Operation 64 'alloca' 'Stage5_R_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%Stage5_R_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:57]   --->   Operation 65 'alloca' 'Stage5_R_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%Stage5_R_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:57]   --->   Operation 66 'alloca' 'Stage5_R_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%Stage5_I = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:57]   --->   Operation 67 'alloca' 'Stage5_I' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%Stage5_I_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:57]   --->   Operation 68 'alloca' 'Stage5_I_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%Stage5_I_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:57]   --->   Operation 69 'alloca' 'Stage5_I_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%Stage5_I_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:57]   --->   Operation 70 'alloca' 'Stage5_I_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%Stage6_R = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:58]   --->   Operation 71 'alloca' 'Stage6_R' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%Stage6_R_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:58]   --->   Operation 72 'alloca' 'Stage6_R_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%Stage6_R_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:58]   --->   Operation 73 'alloca' 'Stage6_R_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%Stage6_R_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:58]   --->   Operation 74 'alloca' 'Stage6_R_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%Stage6_I = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:58]   --->   Operation 75 'alloca' 'Stage6_I' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%Stage6_I_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:58]   --->   Operation 76 'alloca' 'Stage6_I_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%Stage6_I_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:58]   --->   Operation 77 'alloca' 'Stage6_I_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%Stage6_I_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:58]   --->   Operation 78 'alloca' 'Stage6_I_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%Stage7_R = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:59]   --->   Operation 79 'alloca' 'Stage7_R' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%Stage7_R_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:59]   --->   Operation 80 'alloca' 'Stage7_R_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%Stage7_R_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:59]   --->   Operation 81 'alloca' 'Stage7_R_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%Stage7_R_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:59]   --->   Operation 82 'alloca' 'Stage7_R_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%Stage7_I = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:59]   --->   Operation 83 'alloca' 'Stage7_I' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%Stage7_I_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:59]   --->   Operation 84 'alloca' 'Stage7_I_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%Stage7_I_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:59]   --->   Operation 85 'alloca' 'Stage7_I_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%Stage7_I_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:59]   --->   Operation 86 'alloca' 'Stage7_I_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%Stage8_R = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:60]   --->   Operation 87 'alloca' 'Stage8_R' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%Stage8_R_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:60]   --->   Operation 88 'alloca' 'Stage8_R_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%Stage8_R_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:60]   --->   Operation 89 'alloca' 'Stage8_R_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%Stage8_R_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:60]   --->   Operation 90 'alloca' 'Stage8_R_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%Stage8_I = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:60]   --->   Operation 91 'alloca' 'Stage8_I' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%Stage8_I_1 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:60]   --->   Operation 92 'alloca' 'Stage8_I_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%Stage8_I_2 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:60]   --->   Operation 93 'alloca' 'Stage8_I_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%Stage8_I_3 = alloca i64 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:60]   --->   Operation 94 'alloca' 'Stage8_I_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%Stage9_R_0 = alloca i64 1"   --->   Operation 95 'alloca' 'Stage9_R_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%Stage9_R_1 = alloca i64 1"   --->   Operation 96 'alloca' 'Stage9_R_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%Stage9_R_2 = alloca i64 1"   --->   Operation 97 'alloca' 'Stage9_R_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%Stage9_R_3 = alloca i64 1"   --->   Operation 98 'alloca' 'Stage9_R_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%Stage9_I_0 = alloca i64 1"   --->   Operation 99 'alloca' 'Stage9_I_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%Stage9_I_1 = alloca i64 1"   --->   Operation 100 'alloca' 'Stage9_I_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%Stage9_I_2 = alloca i64 1"   --->   Operation 101 'alloca' 'Stage9_I_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%Stage9_I_3 = alloca i64 1"   --->   Operation 102 'alloca' 'Stage9_I_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_Pipeline_Reverse, i32 %X_R_0, i32 %X_R_1, i32 %X_R_2, i32 %X_R_3, i32 %Stage0_R_1, i32 %Stage0_R_3, i32 %Stage0_I_1, i32 %X_I_0, i32 %X_I_1, i32 %X_I_2, i32 %X_I_3, i32 %Stage0_R, i32 %Stage0_R_2, i32 %Stage0_I, i32 %Stage0_I_2, i32 %Stage0_I_3"   --->   Operation 103 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 104 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_Pipeline_Reverse, i32 %X_R_0, i32 %X_R_1, i32 %X_R_2, i32 %X_R_3, i32 %Stage0_R_1, i32 %Stage0_R_3, i32 %Stage0_I_1, i32 %X_I_0, i32 %X_I_1, i32 %X_I_2, i32 %X_I_3, i32 %Stage0_R, i32 %Stage0_R_2, i32 %Stage0_I, i32 %Stage0_I_2, i32 %Stage0_I_3"   --->   Operation 104 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 105 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_Pipeline_DFTpts, i32 %Stage0_R_1, i32 %Stage0_I_1, i32 %Stage0_R, i32 %Stage1_R_1, i32 %Stage0_I, i32 %Stage1_I_1, i32 %Stage1_R, i32 %Stage1_I, i32 %Stage0_R_3, i32 %Stage0_I_3, i32 %Stage0_R_2, i32 %Stage1_R_3, i32 %Stage0_I_2, i32 %Stage1_I_3, i32 %Stage1_R_2, i32 %Stage1_I_2"   --->   Operation 105 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 106 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_Pipeline_DFTpts, i32 %Stage0_R_1, i32 %Stage0_I_1, i32 %Stage0_R, i32 %Stage1_R_1, i32 %Stage0_I, i32 %Stage1_I_1, i32 %Stage1_R, i32 %Stage1_I, i32 %Stage0_R_3, i32 %Stage0_I_3, i32 %Stage0_R_2, i32 %Stage1_R_3, i32 %Stage0_I_2, i32 %Stage1_I_3, i32 %Stage1_R_2, i32 %Stage1_I_2"   --->   Operation 106 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.46>
ST_5 : Operation 107 [2/2] (3.46ns)   --->   "%call_ln89 = call void @fft_stages, i32 %Stage1_R, i32 %Stage1_R_1, i32 %Stage1_R_2, i32 %Stage1_R_3, i32 %Stage1_I, i32 %Stage1_I_1, i32 %Stage1_I_2, i32 %Stage1_I_3, i4 2, i32 %Stage2_R, i32 %Stage2_R_1, i32 %Stage2_R_2, i32 %Stage2_R_3, i32 %Stage2_I, i32 %Stage2_I_1, i32 %Stage2_I_2, i32 %Stage2_I_3, i32 %W_real, i32 %W_imag" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:89]   --->   Operation 107 'call' 'call_ln89' <Predicate = true> <Delay = 3.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 108 [1/2] (0.00ns)   --->   "%call_ln89 = call void @fft_stages, i32 %Stage1_R, i32 %Stage1_R_1, i32 %Stage1_R_2, i32 %Stage1_R_3, i32 %Stage1_I, i32 %Stage1_I_1, i32 %Stage1_I_2, i32 %Stage1_I_3, i4 2, i32 %Stage2_R, i32 %Stage2_R_1, i32 %Stage2_R_2, i32 %Stage2_R_3, i32 %Stage2_I, i32 %Stage2_I_1, i32 %Stage2_I_2, i32 %Stage2_I_3, i32 %W_real, i32 %W_imag" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:89]   --->   Operation 108 'call' 'call_ln89' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.46>
ST_7 : Operation 109 [2/2] (3.46ns)   --->   "%call_ln90 = call void @fft_stages, i32 %Stage2_R, i32 %Stage2_R_1, i32 %Stage2_R_2, i32 %Stage2_R_3, i32 %Stage2_I, i32 %Stage2_I_1, i32 %Stage2_I_2, i32 %Stage2_I_3, i4 3, i32 %Stage3_R, i32 %Stage3_R_1, i32 %Stage3_R_2, i32 %Stage3_R_3, i32 %Stage3_I, i32 %Stage3_I_1, i32 %Stage3_I_2, i32 %Stage3_I_3, i32 %W_real, i32 %W_imag" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:90]   --->   Operation 109 'call' 'call_ln90' <Predicate = true> <Delay = 3.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 110 [1/2] (0.00ns)   --->   "%call_ln90 = call void @fft_stages, i32 %Stage2_R, i32 %Stage2_R_1, i32 %Stage2_R_2, i32 %Stage2_R_3, i32 %Stage2_I, i32 %Stage2_I_1, i32 %Stage2_I_2, i32 %Stage2_I_3, i4 3, i32 %Stage3_R, i32 %Stage3_R_1, i32 %Stage3_R_2, i32 %Stage3_R_3, i32 %Stage3_I, i32 %Stage3_I_1, i32 %Stage3_I_2, i32 %Stage3_I_3, i32 %W_real, i32 %W_imag" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:90]   --->   Operation 110 'call' 'call_ln90' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.46>
ST_9 : Operation 111 [2/2] (3.46ns)   --->   "%call_ln91 = call void @fft_stages, i32 %Stage3_R, i32 %Stage3_R_1, i32 %Stage3_R_2, i32 %Stage3_R_3, i32 %Stage3_I, i32 %Stage3_I_1, i32 %Stage3_I_2, i32 %Stage3_I_3, i4 4, i32 %Stage4_R, i32 %Stage4_R_1, i32 %Stage4_R_2, i32 %Stage4_R_3, i32 %Stage4_I, i32 %Stage4_I_1, i32 %Stage4_I_2, i32 %Stage4_I_3, i32 %W_real, i32 %W_imag" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:91]   --->   Operation 111 'call' 'call_ln91' <Predicate = true> <Delay = 3.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 112 [1/2] (0.00ns)   --->   "%call_ln91 = call void @fft_stages, i32 %Stage3_R, i32 %Stage3_R_1, i32 %Stage3_R_2, i32 %Stage3_R_3, i32 %Stage3_I, i32 %Stage3_I_1, i32 %Stage3_I_2, i32 %Stage3_I_3, i4 4, i32 %Stage4_R, i32 %Stage4_R_1, i32 %Stage4_R_2, i32 %Stage4_R_3, i32 %Stage4_I, i32 %Stage4_I_1, i32 %Stage4_I_2, i32 %Stage4_I_3, i32 %W_real, i32 %W_imag" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:91]   --->   Operation 112 'call' 'call_ln91' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.46>
ST_11 : Operation 113 [2/2] (3.46ns)   --->   "%call_ln92 = call void @fft_stages, i32 %Stage4_R, i32 %Stage4_R_1, i32 %Stage4_R_2, i32 %Stage4_R_3, i32 %Stage4_I, i32 %Stage4_I_1, i32 %Stage4_I_2, i32 %Stage4_I_3, i4 5, i32 %Stage5_R, i32 %Stage5_R_1, i32 %Stage5_R_2, i32 %Stage5_R_3, i32 %Stage5_I, i32 %Stage5_I_1, i32 %Stage5_I_2, i32 %Stage5_I_3, i32 %W_real, i32 %W_imag" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:92]   --->   Operation 113 'call' 'call_ln92' <Predicate = true> <Delay = 3.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 114 [1/2] (0.00ns)   --->   "%call_ln92 = call void @fft_stages, i32 %Stage4_R, i32 %Stage4_R_1, i32 %Stage4_R_2, i32 %Stage4_R_3, i32 %Stage4_I, i32 %Stage4_I_1, i32 %Stage4_I_2, i32 %Stage4_I_3, i4 5, i32 %Stage5_R, i32 %Stage5_R_1, i32 %Stage5_R_2, i32 %Stage5_R_3, i32 %Stage5_I, i32 %Stage5_I_1, i32 %Stage5_I_2, i32 %Stage5_I_3, i32 %W_real, i32 %W_imag" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:92]   --->   Operation 114 'call' 'call_ln92' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 3.46>
ST_13 : Operation 115 [2/2] (3.46ns)   --->   "%call_ln93 = call void @fft_stages, i32 %Stage5_R, i32 %Stage5_R_1, i32 %Stage5_R_2, i32 %Stage5_R_3, i32 %Stage5_I, i32 %Stage5_I_1, i32 %Stage5_I_2, i32 %Stage5_I_3, i4 6, i32 %Stage6_R, i32 %Stage6_R_1, i32 %Stage6_R_2, i32 %Stage6_R_3, i32 %Stage6_I, i32 %Stage6_I_1, i32 %Stage6_I_2, i32 %Stage6_I_3, i32 %W_real, i32 %W_imag" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:93]   --->   Operation 115 'call' 'call_ln93' <Predicate = true> <Delay = 3.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 116 [1/2] (0.00ns)   --->   "%call_ln93 = call void @fft_stages, i32 %Stage5_R, i32 %Stage5_R_1, i32 %Stage5_R_2, i32 %Stage5_R_3, i32 %Stage5_I, i32 %Stage5_I_1, i32 %Stage5_I_2, i32 %Stage5_I_3, i4 6, i32 %Stage6_R, i32 %Stage6_R_1, i32 %Stage6_R_2, i32 %Stage6_R_3, i32 %Stage6_I, i32 %Stage6_I_1, i32 %Stage6_I_2, i32 %Stage6_I_3, i32 %W_real, i32 %W_imag" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:93]   --->   Operation 116 'call' 'call_ln93' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 3.46>
ST_15 : Operation 117 [2/2] (3.46ns)   --->   "%call_ln94 = call void @fft_stages, i32 %Stage6_R, i32 %Stage6_R_1, i32 %Stage6_R_2, i32 %Stage6_R_3, i32 %Stage6_I, i32 %Stage6_I_1, i32 %Stage6_I_2, i32 %Stage6_I_3, i4 7, i32 %Stage7_R, i32 %Stage7_R_1, i32 %Stage7_R_2, i32 %Stage7_R_3, i32 %Stage7_I, i32 %Stage7_I_1, i32 %Stage7_I_2, i32 %Stage7_I_3, i32 %W_real, i32 %W_imag" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:94]   --->   Operation 117 'call' 'call_ln94' <Predicate = true> <Delay = 3.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 118 [1/2] (0.00ns)   --->   "%call_ln94 = call void @fft_stages, i32 %Stage6_R, i32 %Stage6_R_1, i32 %Stage6_R_2, i32 %Stage6_R_3, i32 %Stage6_I, i32 %Stage6_I_1, i32 %Stage6_I_2, i32 %Stage6_I_3, i4 7, i32 %Stage7_R, i32 %Stage7_R_1, i32 %Stage7_R_2, i32 %Stage7_R_3, i32 %Stage7_I, i32 %Stage7_I_1, i32 %Stage7_I_2, i32 %Stage7_I_3, i32 %W_real, i32 %W_imag" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:94]   --->   Operation 118 'call' 'call_ln94' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 3.46>
ST_17 : Operation 119 [2/2] (3.46ns)   --->   "%call_ln95 = call void @fft_stages, i32 %Stage7_R, i32 %Stage7_R_1, i32 %Stage7_R_2, i32 %Stage7_R_3, i32 %Stage7_I, i32 %Stage7_I_1, i32 %Stage7_I_2, i32 %Stage7_I_3, i4 8, i32 %Stage8_R, i32 %Stage8_R_1, i32 %Stage8_R_2, i32 %Stage8_R_3, i32 %Stage8_I, i32 %Stage8_I_1, i32 %Stage8_I_2, i32 %Stage8_I_3, i32 %W_real, i32 %W_imag" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:95]   --->   Operation 119 'call' 'call_ln95' <Predicate = true> <Delay = 3.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 120 [1/2] (0.00ns)   --->   "%call_ln95 = call void @fft_stages, i32 %Stage7_R, i32 %Stage7_R_1, i32 %Stage7_R_2, i32 %Stage7_R_3, i32 %Stage7_I, i32 %Stage7_I_1, i32 %Stage7_I_2, i32 %Stage7_I_3, i4 8, i32 %Stage8_R, i32 %Stage8_R_1, i32 %Stage8_R_2, i32 %Stage8_R_3, i32 %Stage8_I, i32 %Stage8_I_1, i32 %Stage8_I_2, i32 %Stage8_I_3, i32 %W_real, i32 %W_imag" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:95]   --->   Operation 120 'call' 'call_ln95' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 3.46>
ST_19 : Operation 121 [2/2] (3.46ns)   --->   "%call_ln96 = call void @fft_stages, i32 %Stage8_R, i32 %Stage8_R_1, i32 %Stage8_R_2, i32 %Stage8_R_3, i32 %Stage8_I, i32 %Stage8_I_1, i32 %Stage8_I_2, i32 %Stage8_I_3, i4 9, i32 %Stage9_R_0, i32 %Stage9_R_1, i32 %Stage9_R_2, i32 %Stage9_R_3, i32 %Stage9_I_0, i32 %Stage9_I_1, i32 %Stage9_I_2, i32 %Stage9_I_3, i32 %W_real, i32 %W_imag" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:96]   --->   Operation 121 'call' 'call_ln96' <Predicate = true> <Delay = 3.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 122 [1/2] (0.00ns)   --->   "%call_ln96 = call void @fft_stages, i32 %Stage8_R, i32 %Stage8_R_1, i32 %Stage8_R_2, i32 %Stage8_R_3, i32 %Stage8_I, i32 %Stage8_I_1, i32 %Stage8_I_2, i32 %Stage8_I_3, i4 9, i32 %Stage9_R_0, i32 %Stage9_R_1, i32 %Stage9_R_2, i32 %Stage9_R_3, i32 %Stage9_I_0, i32 %Stage9_I_1, i32 %Stage9_I_2, i32 %Stage9_I_3, i32 %W_real, i32 %W_imag" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:96]   --->   Operation 122 'call' 'call_ln96' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 123 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fft_Pipeline_butterfly, i32 %OUT_R_1, i32 %OUT_I_1, i32 %Stage9_R_1, i32 %Stage9_R_3, i32 %Stage9_I_1, i32 %Stage9_I_3, i32 %OUT_R_0, i32 %OUT_I_0, i32 %Stage9_R_0, i32 %Stage9_R_2, i32 %Stage9_I_0, i32 %Stage9_I_2, i32 %OUT_R_2, i32 %OUT_I_2, i32 %OUT_R_3, i32 %OUT_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 123 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 124 [1/1] (0.00ns)   --->   "%spectopmodule_ln43 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:43]   --->   Operation 124 'spectopmodule' 'spectopmodule_ln43' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R_0"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R_1"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 130 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R_2"   --->   Operation 130 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 132 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R_3"   --->   Operation 132 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 134 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I_0"   --->   Operation 134 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 136 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I_1"   --->   Operation 136 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 138 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I_2"   --->   Operation 138 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 140 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I_3"   --->   Operation 140 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 141 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 142 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R_0"   --->   Operation 142 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 144 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R_1"   --->   Operation 144 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 145 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 145 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 146 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R_2"   --->   Operation 146 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 147 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 147 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 148 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R_3"   --->   Operation 148 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 150 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I_0"   --->   Operation 150 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 152 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I_1"   --->   Operation 152 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 154 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I_2"   --->   Operation 154 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 156 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I_3"   --->   Operation 156 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 157 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fft_Pipeline_butterfly, i32 %OUT_R_1, i32 %OUT_I_1, i32 %Stage9_R_1, i32 %Stage9_R_3, i32 %Stage9_I_1, i32 %Stage9_I_3, i32 %OUT_R_0, i32 %OUT_I_0, i32 %Stage9_R_0, i32 %Stage9_R_2, i32 %Stage9_I_0, i32 %Stage9_I_2, i32 %OUT_R_2, i32 %OUT_I_2, i32 %OUT_R_3, i32 %OUT_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 157 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 158 [1/1] (0.00ns)   --->   "%ret_ln99 = ret" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:99]   --->   Operation 158 'ret' 'ret_ln99' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 3.46ns
The critical path consists of the following:
	'call' operation ('call_ln89', ../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:89) to 'fft_stages' [134]  (3.46 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 3.46ns
The critical path consists of the following:
	'call' operation ('call_ln90', ../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:90) to 'fft_stages' [135]  (3.46 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 3.46ns
The critical path consists of the following:
	'call' operation ('call_ln91', ../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:91) to 'fft_stages' [136]  (3.46 ns)

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 3.46ns
The critical path consists of the following:
	'call' operation ('call_ln92', ../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:92) to 'fft_stages' [137]  (3.46 ns)

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 3.46ns
The critical path consists of the following:
	'call' operation ('call_ln93', ../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:93) to 'fft_stages' [138]  (3.46 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 3.46ns
The critical path consists of the following:
	'call' operation ('call_ln94', ../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:94) to 'fft_stages' [139]  (3.46 ns)

 <State 16>: 0ns
The critical path consists of the following:

 <State 17>: 3.46ns
The critical path consists of the following:
	'call' operation ('call_ln95', ../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:95) to 'fft_stages' [140]  (3.46 ns)

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 3.46ns
The critical path consists of the following:
	'call' operation ('call_ln96', ../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:96) to 'fft_stages' [141]  (3.46 ns)

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
