/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire [16:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [26:0] celloutsig_0_4z;
  reg [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [11:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [5:0] _00_;
  always_latch
    if (celloutsig_1_19z) _00_ = 6'h00;
    else if (clkin_data[0]) _00_ = { celloutsig_0_7z[9:5], celloutsig_0_16z };
  assign { celloutsig_0_19z[6:2], celloutsig_0_19z[0] } = _00_;
  assign celloutsig_0_15z = ~(celloutsig_0_2z & celloutsig_0_1z[0]);
  assign celloutsig_1_13z = ~((celloutsig_1_10z | celloutsig_1_8z[0]) & celloutsig_1_2z);
  assign celloutsig_1_15z = ~((celloutsig_1_0z | celloutsig_1_4z[0]) & (celloutsig_1_13z | celloutsig_1_10z));
  assign celloutsig_1_19z = ~((celloutsig_1_8z[0] | celloutsig_1_2z) & (celloutsig_1_8z[1] | celloutsig_1_9z));
  assign celloutsig_0_6z = ~((celloutsig_0_0z[0] | celloutsig_0_4z[11]) & (celloutsig_0_1z[0] | celloutsig_0_4z[1]));
  assign celloutsig_1_2z = ~((celloutsig_1_0z | celloutsig_1_1z[0]) & (celloutsig_1_1z[7] | in_data[125]));
  assign celloutsig_1_7z = in_data[181] | celloutsig_1_5z;
  assign celloutsig_0_13z = celloutsig_0_3z ^ celloutsig_0_5z[0];
  assign celloutsig_1_17z = ~(celloutsig_1_13z ^ celloutsig_1_3z);
  assign celloutsig_1_0z = ~(in_data[179] ^ in_data[158]);
  assign celloutsig_1_3z = ~(celloutsig_1_1z[5] ^ celloutsig_1_0z);
  assign celloutsig_1_11z = { celloutsig_1_1z[8:0], celloutsig_1_8z, celloutsig_1_7z } == { in_data[136:133], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_3z };
  assign celloutsig_0_16z = in_data[81:65] == { celloutsig_0_0z[2:0], 1'h0, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_5z };
  assign celloutsig_1_10z = { in_data[189:186], celloutsig_1_0z, celloutsig_1_3z } === in_data[176:171];
  assign celloutsig_1_9z = celloutsig_1_1z[8:5] < { celloutsig_1_4z[2:1], celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_0_12z = { celloutsig_0_8z[5:4], celloutsig_0_6z } < in_data[27:25];
  assign celloutsig_0_18z = celloutsig_0_5z < celloutsig_0_8z[7:3];
  assign celloutsig_0_23z = { celloutsig_0_8z[8:5], celloutsig_0_22z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_15z } % { 1'h1, celloutsig_0_7z[7:0], celloutsig_0_19z[6:2], 1'h0, celloutsig_0_19z[0], celloutsig_0_16z };
  assign celloutsig_1_8z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_7z } % { 1'h1, in_data[151:149] };
  assign celloutsig_0_24z = { celloutsig_0_17z[2:1], celloutsig_0_1z, celloutsig_0_18z } != { in_data[60:56], celloutsig_0_13z };
  assign celloutsig_1_5z = celloutsig_1_1z[7:5] != celloutsig_1_1z[4:2];
  assign celloutsig_0_8z = - { celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_4z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z } | in_data[43:17];
  assign celloutsig_1_1z = { in_data[135:126], celloutsig_1_0z } | { in_data[133:125], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_3z = & { celloutsig_0_2z, in_data[27:7] };
  assign celloutsig_0_21z = & celloutsig_0_17z[5:0];
  assign celloutsig_0_2z = in_data[90] & in_data[67];
  assign celloutsig_1_18z = ^ { celloutsig_1_6z[9:1], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_17z, celloutsig_1_15z };
  assign celloutsig_0_0z = in_data[89:82] >>> in_data[44:37];
  assign celloutsig_0_7z = { in_data[42:33], celloutsig_0_2z } >>> { celloutsig_0_5z[4:3], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_12z } >>> celloutsig_0_0z[4:2];
  assign celloutsig_0_22z = { celloutsig_0_8z[8:7], celloutsig_0_21z } >>> { celloutsig_0_1z[2], celloutsig_0_13z, celloutsig_0_18z };
  assign celloutsig_1_4z = celloutsig_1_1z[6:4] >>> { in_data[132:131], celloutsig_1_0z };
  assign celloutsig_0_1z = celloutsig_0_0z[6:4] - celloutsig_0_0z[2:0];
  assign celloutsig_0_17z = { celloutsig_0_4z[10:8], celloutsig_0_1z, celloutsig_0_13z } - { celloutsig_0_8z[8:3], celloutsig_0_2z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_5z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_5z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z };
  always_latch
    if (clkin_data[64]) celloutsig_1_6z = 12'h000;
    else if (clkin_data[32]) celloutsig_1_6z = { in_data[183:181], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_19z[1] = 1'h0;
  assign { out_data[128], out_data[96], out_data[48:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
