# Copyright 2023-2024 NXP
#
# SPDX-License-Identifier: BSD-3-Clause

revisions:
  a0: {}
latest: a0

# General MCU information
info:
  use_in_doc: True # Include this MCU in generated documentation
  purpose: i.MX 8 Applications Processors
  # Web page of MCU representative
  web: https://www.nxp.com
  memory_map:
    {} # Memory map basic info
    # internal_flash:
    #   base_addr: 0x0
    #   size: 0x80000
    #   external: false
    # sram:
    #   base_addr: 0x20000000
    #   size: 0x10000
    #   external: false
    # sram4:
    #   base_addr: 0x20040000
    #   size: 0x4000
    #   external: false
    # sramx:
    #   base_addr: 0x4000000
    #   size: 0x8000
    #   external: false
  isp:
    rom:
      protocol: sdps
      interfaces: ["usb"]
      usb:
        vid: 0x1FC9
        pid: 0x014B
      protocol_params:
        no_cmd: True
        hid_ep1: True
        hid_pack_size: 1020

features:
  # ======== Communication buffer section ========
  comm_buffer:
    address: 0x8000_0000
    size: 0x20000
    device: nxpele

  # ======== Certificate block section ========
  cert_block:
    rot_type: "srk_table_ahab"

  # ======== DAT section ========
  dat:
    socc: 0x4D580008 # SOCC identification
    based_on_ele: True # Flag if the implementation of DAT is based on EdgeLock Enclave

  # ======== AHAB section ========
  ahab:
    containers_max_cnt: 3
    valid_offset_minimal_alignment: 0x400
    core_ids:
      CORTEX_M33: [1, "cortex-m33", "Cortex M33"]
      CORTEX_A55: [2, "cortex-a55", "Cortex A55"]
      CORTEX_A53: [4, "cortex-a53", "Cortex A53"]
      ELE: [6, "ele", "EdgeLock Enclave"]
      HDMI_TX: [7, "hdmi-tx", "HDMI Tx"]
      HDMI_RX: [8, "hdmi-rx", "HDMI Rx"]
      V2X_1: [9, "v2x-1", "V2X 1"]
      V2X_2: [10, "v2x-2", "V2X 2"]
    image_types:
      EXECUTABLE: [0x03, executable, Executable Image]
      DATA: [0x04, data, Data Image]
      ELE: [0x06, ele, EdgeLock Enclave Image]
      PROVISIONING_IMAGE: [0x07, provisioning_image, Provisioning Image]
      DEK_VALIDATION_FCB_CHK:
        [0x08, dek_validation_fcb_chk, DEK validation FCB check Image]

  # ======== EdgeLock Enclave section ========
  ele: {}

  # ======== Bootable image section ========
  bootable_image:
    mem_types:
      serial_downloader:
        segments:
          primary_image_container_set: 0x0
          secondary_image_container_set: -1 # Just behind previous segment
      flexspi_nor:
        note: "
          Connected FlexSPI0.\n
          - Real time core images only\n
          Connected FlexSPI2. \n
          - AP image only for dual-boot configuration\n
          - RT image and AP image for single-boot configuration
          "
        segments:
          keyblob: 0x0000
          fcb: 0x0400
          #not_used: 0xC00
          primary_image_container_set: 0x1_000
          secondary_image_container_set: -1 # Just behind previous segment
      emmc:
        note: "Connected uSDHC0. \n
          - AP image only for dual-boot configuration\n
          - RT image and AP image for single-boot configuration"
        segments:
          primary_image_container_set: 0x8_000
          secondary_image_container_set: -1 # Just behind previous segment
      sd:
        note: "Connected uSDHC1/uSDHC2. \n
          - AP image only for dual-boot configuration\n
          - RT image and AP image for single-boot configuration"
        segments:
          primary_image_container_set: 0x8_000
          secondary_image_container_set: -1 # Just behind previous segment
      flexspi_nand:
        note: "Connected FlexSPI2.\n
          - AP image only for dual-boot configuration\n
          - RT image and AP image for single-boot configuration"
        segments:
          xmcd: 0x00
          primary_image_container_set: 0x400 # That should be Right behind FCB/DBBT
          secondary_image_container_set: -1 # Just behind previous segment
      recovery_spi:
        note: Connected to LPSPI4/5. SPI NOR recovery image
        segments:
          primary_image_container_set: 0x00
          secondary_image_container_set: -1 # Just behind previous segment

  # ======== Misc signing section ========
  signing:
    pss_padding: true
