// Seed: 2077299820
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout supply1 id_2;
  output wand id_1;
  assign id_2 = id_4;
  assign id_2 = 1;
  assign id_1 = 1'b0;
endmodule
module module_1 #(
    parameter id_3 = 32'd0
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  input wire _id_3;
  inout wire id_2;
  inout wor id_1;
  assign id_1 = -1;
  logic [id_3 : id_3] id_6 = -1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5
  );
  parameter id_7 = -1'b0;
  parameter id_8 = -1 + id_7;
endmodule
