// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "10/28/2019 21:08:31"

// 
// Device: Altera 10CL025YU256C8G Package UFBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module blinky (
	\lvds_clk(n) ,
	\lvds_rx[0](n) ,
	\lvds_rx[1](n) ,
	\lvds_rx[2](n) ,
	\lvds_even_rx[0](n) ,
	\lvds_even_rx[1](n) ,
	\lvds_even_rx[2](n) ,
	button,
	clk_12mhz,
	led,
	uart_rx,
	uart_tx,
	lvds_clk,
	lvds_rx,
	lvds_even_rx,
	DQ,
	DQM,
	A,
	BA,
	CKE,
	RAS,
	WE,
	CS,
	CAS,
	MEM_CLK);
output 	\lvds_clk(n) ;
output 	\lvds_rx[0](n) ;
output 	\lvds_rx[1](n) ;
output 	\lvds_rx[2](n) ;
output 	\lvds_even_rx[0](n) ;
output 	\lvds_even_rx[1](n) ;
output 	\lvds_even_rx[2](n) ;
input 	button;
input 	clk_12mhz;
output 	[7:0] led;
input 	uart_rx;
output 	uart_tx;
output 	lvds_clk;
output 	[2:0] lvds_rx;
output 	[2:0] lvds_even_rx;
output 	[15:0] DQ;
output 	[1:0] DQM;
output 	[11:0] A;
output 	[1:0] BA;
output 	CKE;
output 	RAS;
output 	WE;
output 	CS;
output 	CAS;
output 	MEM_CLK;

// Design Ports Information
// led[0]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[1]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[2]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[3]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[4]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[5]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[6]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// led[7]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uart_tx	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lvds_clk	=>  Location: PIN_N2,	 I/O Standard: LVDS_E_3R,	 Current Strength: Maximum Current
// lvds_rx[0]	=>  Location: PIN_L15,	 I/O Standard: LVDS_E_3R,	 Current Strength: Maximum Current
// lvds_rx[1]	=>  Location: PIN_C15,	 I/O Standard: LVDS_E_3R,	 Current Strength: Maximum Current
// lvds_rx[2]	=>  Location: PIN_K15,	 I/O Standard: LVDS_E_3R,	 Current Strength: Maximum Current
// lvds_even_rx[0]	=>  Location: PIN_P2,	 I/O Standard: LVDS_E_3R,	 Current Strength: Maximum Current
// lvds_even_rx[1]	=>  Location: PIN_R12,	 I/O Standard: LVDS_E_3R,	 Current Strength: Maximum Current
// lvds_even_rx[2]	=>  Location: PIN_T14,	 I/O Standard: LVDS_E_3R,	 Current Strength: Maximum Current
// DQM[0]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DQM[1]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[0]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[1]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[2]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[3]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[4]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[5]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[6]	=>  Location: PIN_E6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[7]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[8]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[9]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[10]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// A[11]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// BA[0]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// BA[1]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CKE	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// RAS	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// WE	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CS	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CAS	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// MEM_CLK	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DQ[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DQ[1]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DQ[2]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DQ[3]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DQ[4]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DQ[5]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DQ[6]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DQ[7]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DQ[8]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DQ[9]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DQ[10]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DQ[11]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DQ[12]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DQ[13]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DQ[14]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// DQ[15]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// button	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_12mhz	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// uart_rx	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lvds_clk(n)	=>  Location: PIN_N1,	 I/O Standard: LVDS_E_3R,	 Current Strength: Maximum Current
// lvds_rx[0](n)	=>  Location: PIN_L16,	 I/O Standard: LVDS_E_3R,	 Current Strength: Maximum Current
// lvds_rx[1](n)	=>  Location: PIN_C16,	 I/O Standard: LVDS_E_3R,	 Current Strength: Maximum Current
// lvds_rx[2](n)	=>  Location: PIN_K16,	 I/O Standard: LVDS_E_3R,	 Current Strength: Maximum Current
// lvds_even_rx[0](n)	=>  Location: PIN_P1,	 I/O Standard: LVDS_E_3R,	 Current Strength: Maximum Current
// lvds_even_rx[1](n)	=>  Location: PIN_T12,	 I/O Standard: LVDS_E_3R,	 Current Strength: Maximum Current
// lvds_even_rx[2](n)	=>  Location: PIN_T15,	 I/O Standard: LVDS_E_3R,	 Current Strength: Maximum Current


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \DQ[8]~input_o ;
wire \DQ[9]~input_o ;
wire \DQ[10]~input_o ;
wire \DQ[11]~input_o ;
wire \DQ[12]~input_o ;
wire \DQ[13]~input_o ;
wire \DQ[14]~input_o ;
wire \DQ[15]~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk_12mhz~input_o ;
wire \clk_12mhz~inputclkctrl_outclk ;
wire \myPLL|altpll_component|auto_generated|wire_pll1_fbout ;
wire \myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \button~input_o ;
wire \uart_rx~input_o ;
wire \my_uart|Selector9~2_combout ;
wire \my_uart|Selector9~3_combout ;
wire \my_uart|Selector9~6_combout ;
wire \my_uart|recv_state.RX_CHECK_STOP~q ;
wire \my_uart|Selector7~0_combout ;
wire \my_uart|Selector7~1_combout ;
wire \my_uart|recv_state.RX_CHECK_START~q ;
wire \my_uart|Selector11~0_combout ;
wire \my_uart|Selector11~1_combout ;
wire \my_uart|recv_state.RX_ERROR~q ;
wire \my_uart|Selector1~2_combout ;
wire \my_uart|Add1~0_combout ;
wire \my_uart|Selector5~2_combout ;
wire \my_uart|Add1~1 ;
wire \my_uart|Add1~2_combout ;
wire \my_uart|recv_state~17_combout ;
wire \my_uart|Selector4~1_combout ;
wire \my_uart|Add1~3 ;
wire \my_uart|Add1~5 ;
wire \my_uart|Add1~7 ;
wire \my_uart|Add1~8_combout ;
wire \my_uart|Selector12~1_combout ;
wire \my_uart|Selector12~0_combout ;
wire \my_uart|Selector12~2_combout ;
wire \my_uart|recv_state.RX_RECEIVED~q ;
wire \my_uart|Selector10~0_combout ;
wire \my_uart|Selector10~1_combout ;
wire \my_uart|recv_state.RX_DELAY_RESTART~q ;
wire \my_uart|Selector6~0_combout ;
wire \my_uart|Selector6~1_combout ;
wire \my_uart|recv_state.RX_IDLE~q ;
wire \my_uart|rx_countdown[2]~5_combout ;
wire \my_uart|rx_clk_divider~1_combout ;
wire \my_uart|Add0~0_combout ;
wire \my_uart|rx_clk_divider~9_combout ;
wire \my_uart|Add0~1 ;
wire \my_uart|Add0~2_combout ;
wire \my_uart|rx_clk_divider~8_combout ;
wire \my_uart|Add0~3 ;
wire \my_uart|Add0~4_combout ;
wire \my_uart|rx_clk_divider~7_combout ;
wire \my_uart|Add0~5 ;
wire \my_uart|Add0~6_combout ;
wire \my_uart|rx_clk_divider~6_combout ;
wire \my_uart|Add0~7 ;
wire \my_uart|Add0~8_combout ;
wire \my_uart|rx_clk_divider~5_combout ;
wire \my_uart|Add0~9 ;
wire \my_uart|Add0~10_combout ;
wire \my_uart|rx_clk_divider~4_combout ;
wire \my_uart|Add0~11 ;
wire \my_uart|Add0~12_combout ;
wire \my_uart|rx_clk_divider~3_combout ;
wire \my_uart|Add0~13 ;
wire \my_uart|Add0~14_combout ;
wire \my_uart|rx_clk_divider~2_combout ;
wire \my_uart|Add0~15 ;
wire \my_uart|Add0~16_combout ;
wire \my_uart|WideNor0~2_combout ;
wire \my_uart|rx_clk_divider~10_combout ;
wire \my_uart|Add0~17 ;
wire \my_uart|Add0~18_combout ;
wire \my_uart|rx_clk_divider~0_combout ;
wire \my_uart|Add0~19 ;
wire \my_uart|Add0~20_combout ;
wire \my_uart|WideNor0~0_combout ;
wire \my_uart|WideNor0~1_combout ;
wire \my_uart|WideNor0~3_combout ;
wire \my_uart|Selector0~2_combout ;
wire \my_uart|Add1~9 ;
wire \my_uart|Add1~10_combout ;
wire \my_uart|WideNor2~combout ;
wire \my_uart|Selector4~0_combout ;
wire \my_uart|Selector3~0_combout ;
wire \my_uart|Add1~4_combout ;
wire \my_uart|rx_countdown[2]~1_combout ;
wire \my_uart|rx_countdown[2]~0_combout ;
wire \my_uart|rx_countdown[2]~2_combout ;
wire \my_uart|rx_countdown[3]~3_combout ;
wire \my_uart|rx_countdown[3]~4_combout ;
wire \my_uart|Selector2~2_combout ;
wire \my_uart|Add1~6_combout ;
wire \my_uart|WideNor2~0_combout ;
wire \my_uart|Selector16~0_combout ;
wire \my_uart|Selector15~0_combout ;
wire \my_uart|Selector14~0_combout ;
wire \my_uart|Add4~0_combout ;
wire \my_uart|Selector13~2_combout ;
wire \my_uart|Selector9~4_combout ;
wire \my_uart|Selector9~5_combout ;
wire \my_uart|rx_countdown[2]~6_combout ;
wire \my_uart|Selector8~0_combout ;
wire \my_uart|Selector8~1_combout ;
wire \my_uart|recv_state.RX_READ_BITS~q ;
wire \my_uart|recv_state~16_combout ;
wire \my_uart|rx_data[7]~0_combout ;
wire \my_uart|rx_data[2]~feeder_combout ;
wire \my_uart|rx_data[1]~feeder_combout ;
wire \ram_write_data[0]~feeder_combout ;
wire \always3~0_combout ;
wire \always3~1_combout ;
wire \always3~2_combout ;
wire \r_led[1]~0_combout ;
wire \sdram_controlleri|wr_data_r~0_combout ;
wire \sdram_ctrl_wr_enable~0_combout ;
wire \sdram_ctrl_wr_enable~q ;
wire \sdram_controlleri|wr_data_r~1_combout ;
wire \sdram_controlleri|state[0]~13_combout ;
wire \sdram_controlleri|state[4]~1_combout ;
wire \sdram_controlleri|state[3]~9_combout ;
wire \sdram_controlleri|state[3]~10_combout ;
wire \sdram_controlleri|state[3]~11_combout ;
wire \sdram_controlleri|WideOr1~0_combout ;
wire \sdram_controlleri|state[3]~12_combout ;
wire \sdram_controlleri|state[0]~14_combout ;
wire \sdram_controlleri|state[3]~4_combout ;
wire \sdram_controlleri|state[0]~15_combout ;
wire \sdram_controlleri|state[2]~16_combout ;
wire \sdram_controlleri|state[2]~17_combout ;
wire \sdram_controlleri|state[2]~5_combout ;
wire \sdram_controlleri|WideOr5~0_combout ;
wire \sdram_controlleri|state_cnt~2_combout ;
wire \sdram_controlleri|WideOr6~0_combout ;
wire \sdram_controlleri|WideOr8~0_combout ;
wire \sdram_controlleri|state_cnt~4_combout ;
wire \sdram_controlleri|state_cnt~5_combout ;
wire \sdram_controlleri|state_cnt~6_combout ;
wire \sdram_controlleri|state_cnt~0_combout ;
wire \sdram_controlleri|state_cnt~1_combout ;
wire \sdram_controlleri|state_cnt~3_combout ;
wire \sdram_controlleri|WideNor0~combout ;
wire \sdram_controlleri|state[1]~6_combout ;
wire \sdram_controlleri|state[1]~7_combout ;
wire \sdram_controlleri|state[1]~8_combout ;
wire \sdram_controlleri|state[0]~0_combout ;
wire \sdram_controlleri|Equal6~0_combout ;
wire \sdram_controlleri|WideOr0~0_combout ;
wire \sdram_controlleri|state[4]~2_combout ;
wire \sdram_controlleri|state[4]~3_combout ;
wire \sdram_controlleri|Equal1~0_combout ;
wire \sdram_controlleri|Equal1~1_combout ;
wire \ram_write_data[1]~feeder_combout ;
wire \sdram_controlleri|wr_data_r~2_combout ;
wire \ram_write_data[2]~feeder_combout ;
wire \sdram_controlleri|wr_data_r~3_combout ;
wire \ram_write_data[3]~feeder_combout ;
wire \sdram_controlleri|wr_data_r~4_combout ;
wire \sdram_controlleri|wr_data_r~5_combout ;
wire \sdram_controlleri|wr_data_r[6]~feeder_combout ;
wire \divider[0]~63_combout ;
wire \divider[1]~21_combout ;
wire \divider[1]~22 ;
wire \divider[2]~23_combout ;
wire \divider[2]~24 ;
wire \divider[3]~25_combout ;
wire \divider[3]~26 ;
wire \divider[4]~27_combout ;
wire \divider[4]~28 ;
wire \divider[5]~29_combout ;
wire \divider[5]~30 ;
wire \divider[6]~31_combout ;
wire \divider[6]~32 ;
wire \divider[7]~33_combout ;
wire \divider[7]~34 ;
wire \divider[8]~35_combout ;
wire \divider[8]~36 ;
wire \divider[9]~37_combout ;
wire \divider[9]~38 ;
wire \divider[10]~39_combout ;
wire \divider[10]~40 ;
wire \divider[11]~41_combout ;
wire \divider[11]~42 ;
wire \divider[12]~43_combout ;
wire \divider[12]~44 ;
wire \divider[13]~45_combout ;
wire \divider[13]~46 ;
wire \divider[14]~47_combout ;
wire \divider[14]~48 ;
wire \divider[15]~49_combout ;
wire \divider[15]~50 ;
wire \divider[16]~51_combout ;
wire \divider[16]~52 ;
wire \divider[17]~53_combout ;
wire \divider[17]~54 ;
wire \divider[18]~55_combout ;
wire \divider[18]~56 ;
wire \divider[19]~57_combout ;
wire \divider[19]~58 ;
wire \divider[20]~59_combout ;
wire \r_led[0]~1_combout ;
wire \r_led[1]~2_combout ;
wire \r_led[3]~3_combout ;
wire \sdram_controlleri|Equal2~0_combout ;
wire \sdram_controlleri|Equal2~1_combout ;
wire \sdram_controlleri|rd_ready_r~q ;
wire \sdram_controlleri|busy~0_combout ;
wire \sdram_controlleri|busy~q ;
wire \r_led[4]~feeder_combout ;
wire \my_uart|tx_state~8_combout ;
wire \Equal0~5_combout ;
wire \divider[20]~60 ;
wire \divider[21]~61_combout ;
wire \Equal0~0_combout ;
wire \Equal0~3_combout ;
wire \Equal0~1_combout ;
wire \Equal0~2_combout ;
wire \Equal0~4_combout ;
wire \Equal0~6_combout ;
wire \uart_transmit~q ;
wire \my_uart|Selector38~10_combout ;
wire \my_uart|Selector26~0_combout ;
wire \my_uart|Add3~1 ;
wire \my_uart|Add3~2_combout ;
wire \my_uart|WideNor3~combout ;
wire \my_uart|Selector37~0_combout ;
wire \my_uart|tx_state~7_combout ;
wire \my_uart|Selector37~1_combout ;
wire \my_uart|tx_state.TX_SENDING~q ;
wire \my_uart|Selector29~3_combout ;
wire \my_uart|Selector29~2_combout ;
wire \my_uart|Add3~3 ;
wire \my_uart|Add3~4_combout ;
wire \my_uart|Selector28~0_combout ;
wire \my_uart|Add3~5 ;
wire \my_uart|Add3~6_combout ;
wire \my_uart|Selector27~0_combout ;
wire \my_uart|Add3~7 ;
wire \my_uart|Add3~8_combout ;
wire \my_uart|Selector31~0_combout ;
wire \my_uart|tx_countdown[5]~0_combout ;
wire \my_uart|Selector30~0_combout ;
wire \my_uart|Add3~0_combout ;
wire \my_uart|WideNor3~0_combout ;
wire \my_uart|WideNor3~1_combout ;
wire \my_uart|Selector38~11_combout ;
wire \my_uart|Selector38~13_combout ;
wire \my_uart|Selector38~8_combout ;
wire \my_uart|Selector38~12_combout ;
wire \my_uart|tx_state.TX_DELAY_RESTART~q ;
wire \my_uart|Selector38~9_combout ;
wire \my_uart|Selector36~0_combout ;
wire \my_uart|tx_state.TX_IDLE~q ;
wire \my_uart|tx_bits_remaining[0]~4_combout ;
wire \my_uart|tx_clk_divider~2_combout ;
wire \my_uart|Add2~0_combout ;
wire \my_uart|tx_clk_divider~9_combout ;
wire \my_uart|Add2~1 ;
wire \my_uart|Add2~2_combout ;
wire \my_uart|tx_clk_divider~8_combout ;
wire \my_uart|Add2~3 ;
wire \my_uart|Add2~4_combout ;
wire \my_uart|tx_clk_divider~7_combout ;
wire \my_uart|Add2~5 ;
wire \my_uart|Add2~6_combout ;
wire \my_uart|tx_clk_divider~6_combout ;
wire \my_uart|Add2~7 ;
wire \my_uart|Add2~8_combout ;
wire \my_uart|tx_clk_divider~5_combout ;
wire \my_uart|Add2~9 ;
wire \my_uart|Add2~10_combout ;
wire \my_uart|tx_clk_divider~4_combout ;
wire \my_uart|Add2~11 ;
wire \my_uart|Add2~12_combout ;
wire \my_uart|tx_clk_divider~3_combout ;
wire \my_uart|Add2~13 ;
wire \my_uart|Add2~14_combout ;
wire \my_uart|tx_clk_divider~1_combout ;
wire \my_uart|Add2~15 ;
wire \my_uart|Add2~16_combout ;
wire \my_uart|WideNor1~2_combout ;
wire \my_uart|tx_clk_divider~0_combout ;
wire \my_uart|Add2~17 ;
wire \my_uart|Add2~18_combout ;
wire \my_uart|tx_clk_divider~10_combout ;
wire \my_uart|Add2~19 ;
wire \my_uart|Add2~20_combout ;
wire \my_uart|WideNor1~0_combout ;
wire \my_uart|WideNor1~1_combout ;
wire \my_uart|WideNor1~3_combout ;
wire \my_uart|Selector25~2_combout ;
wire \my_uart|Add3~9 ;
wire \my_uart|Add3~10_combout ;
wire \my_uart|tx_bits_remaining[0]~9_combout ;
wire \my_uart|tx_bits_remaining[0]~5_combout ;
wire \my_uart|tx_bits_remaining[0]~10_combout ;
wire \my_uart|tx_bits_remaining[1]~8_combout ;
wire \my_uart|Add5~1_combout ;
wire \my_uart|tx_bits_remaining[2]~7_combout ;
wire \my_uart|Add5~0_combout ;
wire \my_uart|tx_bits_remaining[3]~6_combout ;
wire \my_uart|WideOr5~combout ;
wire \my_uart|tx_out~0_combout ;
wire \DQ[5]~input_o ;
wire \sdram_controlleri|rd_data_r~6_combout ;
wire \sdram_controlleri|rd_data_r[2]~1_combout ;
wire \uart_tx_byte[5]~feeder_combout ;
wire \my_uart|tx_data[7]~0_combout ;
wire \DQ[7]~input_o ;
wire \sdram_controlleri|rd_data_r~8_combout ;
wire \my_uart|tx_data[7]~1_combout ;
wire \DQ[6]~input_o ;
wire \sdram_controlleri|rd_data_r~7_combout ;
wire \uart_tx_byte[6]~2_combout ;
wire \my_uart|Selector18~0_combout ;
wire \my_uart|Selector19~0_combout ;
wire \DQ[4]~input_o ;
wire \sdram_controlleri|rd_data_r~5_combout ;
wire \uart_tx_byte[4]~1_combout ;
wire \my_uart|Selector20~0_combout ;
wire \DQ[3]~input_o ;
wire \sdram_controlleri|rd_data_r~4_combout ;
wire \uart_tx_byte[3]~0_combout ;
wire \my_uart|Selector21~0_combout ;
wire \DQ[2]~input_o ;
wire \sdram_controlleri|rd_data_r~3_combout ;
wire \uart_tx_byte[2]~feeder_combout ;
wire \my_uart|Selector22~0_combout ;
wire \DQ[1]~input_o ;
wire \sdram_controlleri|rd_data_r~2_combout ;
wire \uart_tx_byte[1]~feeder_combout ;
wire \my_uart|Selector23~0_combout ;
wire \DQ[0]~input_o ;
wire \sdram_controlleri|rd_data_r~0_combout ;
wire \my_uart|Selector24~0_combout ;
wire \my_uart|tx_out~1_combout ;
wire \my_uart|tx_out~q ;
wire \myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \my_lvds|slot~2_combout ;
wire \my_lvds|slot~1_combout ;
wire \my_lvds|slot~0_combout ;
wire \my_lvds|WideOr1~0_combout ;
wire \lvds_clk~output_pseudo_diff_o ;
wire \my_lvds|Mux0~0_combout ;
wire \my_lvds|Add2~11 ;
wire \my_lvds|Add2~13 ;
wire \my_lvds|Add2~14_combout ;
wire \my_lvds|vcurrent~6_combout ;
wire \my_lvds|Add3~1 ;
wire \my_lvds|Add3~2_combout ;
wire \my_lvds|Equal1~0_combout ;
wire \my_lvds|Add3~3 ;
wire \my_lvds|Add3~4_combout ;
wire \my_lvds|Add3~5 ;
wire \my_lvds|Add3~6_combout ;
wire \my_lvds|Add3~9 ;
wire \my_lvds|Add3~10_combout ;
wire \my_lvds|hcurrent~5_combout ;
wire \my_lvds|Add3~11 ;
wire \my_lvds|Add3~12_combout ;
wire \my_lvds|hcurrent~0_combout ;
wire \my_lvds|Add3~13 ;
wire \my_lvds|Add3~14_combout ;
wire \my_lvds|hcurrent~1_combout ;
wire \my_lvds|Add3~15 ;
wire \my_lvds|Add3~16_combout ;
wire \my_lvds|hcurrent~2_combout ;
wire \my_lvds|Add3~17 ;
wire \my_lvds|Add3~18_combout ;
wire \my_lvds|hcurrent~3_combout ;
wire \my_lvds|Equal2~0_combout ;
wire \my_lvds|hcurrent~4_combout ;
wire \my_lvds|Add3~7 ;
wire \my_lvds|Add3~8_combout ;
wire \my_lvds|Add3~19 ;
wire \my_lvds|Add3~20_combout ;
wire \my_lvds|Add3~21 ;
wire \my_lvds|Add3~22_combout ;
wire \my_lvds|Equal2~1_combout ;
wire \my_lvds|Add3~0_combout ;
wire \my_lvds|hcurrent~6_combout ;
wire \my_lvds|Equal2~2_combout ;
wire \my_lvds|vcurrent[2]~0_combout ;
wire \my_lvds|Add2~15 ;
wire \my_lvds|Add2~16_combout ;
wire \my_lvds|Add2~17 ;
wire \my_lvds|Add2~18_combout ;
wire \my_lvds|Add2~19 ;
wire \my_lvds|Add2~20_combout ;
wire \my_lvds|vcurrent~1_combout ;
wire \my_lvds|Add2~21 ;
wire \my_lvds|Add2~22_combout ;
wire \my_lvds|Equal3~1_combout ;
wire \my_lvds|Add2~0_combout ;
wire \my_lvds|vcurrent~3_combout ;
wire \my_lvds|Add2~1 ;
wire \my_lvds|Add2~2_combout ;
wire \my_lvds|vcurrent~2_combout ;
wire \my_lvds|Add2~3 ;
wire \my_lvds|Add2~4_combout ;
wire \my_lvds|Equal3~2_combout ;
wire \my_lvds|Add2~5 ;
wire \my_lvds|Add2~6_combout ;
wire \my_lvds|vcurrent~4_combout ;
wire \my_lvds|Add2~7 ;
wire \my_lvds|Add2~8_combout ;
wire \my_lvds|Add2~9 ;
wire \my_lvds|Add2~10_combout ;
wire \my_lvds|Equal3~0_combout ;
wire \my_lvds|Add2~12_combout ;
wire \my_lvds|vcurrent~5_combout ;
wire \my_lvds|LessThan6~0_combout ;
wire \my_lvds|always0~1_combout ;
wire \my_lvds|always0~2_combout ;
wire \my_lvds|always0~0_combout ;
wire \my_lvds|always0~3_combout ;
wire \my_lvds|vsync~q ;
wire \my_lvds|Add1~0_combout ;
wire \my_lvds|Add1~1 ;
wire \my_lvds|Add1~3 ;
wire \my_lvds|Add1~5 ;
wire \my_lvds|Add1~7 ;
wire \my_lvds|Add1~9 ;
wire \my_lvds|Add1~11 ;
wire \my_lvds|Add1~13 ;
wire \my_lvds|Add1~15 ;
wire \my_lvds|Add1~17 ;
wire \my_lvds|Add1~18_combout ;
wire \my_lvds|Add1~16_combout ;
wire \my_lvds|LessThan3~1_combout ;
wire \my_lvds|Add1~19 ;
wire \my_lvds|Add1~20_combout ;
wire \my_lvds|Add1~21 ;
wire \my_lvds|Add1~22_combout ;
wire \my_lvds|Add1~10_combout ;
wire \my_lvds|Add1~14_combout ;
wire \my_lvds|Add1~12_combout ;
wire \my_lvds|Add1~8_combout ;
wire \my_lvds|LessThan3~0_combout ;
wire \my_lvds|LessThan3~2_combout ;
wire \my_lvds|y[0]~0_combout ;
wire \my_lvds|Add1~2_combout ;
wire \my_lvds|y[1]~1_combout ;
wire \my_lvds|Add1~4_combout ;
wire \my_lvds|y[2]~2_combout ;
wire \my_lvds|Add0~1 ;
wire \my_lvds|Add0~3 ;
wire \my_lvds|Add0~5 ;
wire \my_lvds|Add0~7 ;
wire \my_lvds|Add0~9 ;
wire \my_lvds|Add0~10_combout ;
wire \my_lvds|Add0~11 ;
wire \my_lvds|Add0~13 ;
wire \my_lvds|Add0~15 ;
wire \my_lvds|Add0~16_combout ;
wire \my_lvds|Add0~14_combout ;
wire \my_lvds|Add0~12_combout ;
wire \my_lvds|Add0~8_combout ;
wire \my_lvds|Add0~6_combout ;
wire \my_lvds|LessThan1~0_combout ;
wire \my_lvds|x[8]~2_combout ;
wire \my_lvds|x[7]~4_combout ;
wire \my_lvds|x[9]~3_combout ;
wire \ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode739w[3]~0_combout ;
wire \my_lvds|Add1~6_combout ;
wire \my_lvds|y[3]~3_combout ;
wire \my_lvds|y[4]~4_combout ;
wire \my_lvds|y[5]~5_combout ;
wire \my_lvds|y[6]~6_combout ;
wire \my_lvds|y[7]~7_combout ;
wire \my_lvds|y[8]~8_combout ;
wire \my_lvds|y[9]~9_combout ;
wire \~GND~combout ;
wire \my_lvds|x[2]~5_combout ;
wire \my_lvds|Add0~0_combout ;
wire \my_lvds|x[3]~6_combout ;
wire \my_lvds|Add0~2_combout ;
wire \my_lvds|x[4]~7_combout ;
wire \my_lvds|Add0~4_combout ;
wire \my_lvds|x[5]~8_combout ;
wire \my_lvds|x[6]~9_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a48~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode750w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a56~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a40~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a32~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|_~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|_~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w[3]~1_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|_~2_combout ;
wire \ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w[3]~0_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a24~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|_~3_combout ;
wire \ram_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|_~4_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|_~7_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a25~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|_~8_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a57~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a33~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a41~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|_~5_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a49~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|_~6_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|_~9_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|_~12_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a26~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|_~13_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a58~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a42~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a34~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|_~10_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a50~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|_~11_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|_~14_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a59~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a43~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a35~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|_~15_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a51~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|_~16_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|_~17_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a27~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|_~18_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|_~19_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a28~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|_~22_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|_~23_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a44~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a36~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|_~20_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a52~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a60~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|_~21_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|_~24_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a29~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|_~27_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|_~28_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a37~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a45~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|_~25_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a61~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a53~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|_~26_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|_~29_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a30~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|_~32_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|_~33_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a46~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a38~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|_~30_combout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a54~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|ram_block1a62~portbdataout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|_~31_combout ;
wire \ram_inst|altsyncram_component|auto_generated|mux3|_~34_combout ;
wire \my_lvds|x[1]~0_combout ;
wire \my_lvds|x[0]~1_combout ;
wire \Mux0~0_combout ;
wire \Mux0~1_combout ;
wire \my_lvds|nextColor[0]~feeder_combout ;
wire \my_lvds|Equal0~0_combout ;
wire \my_lvds|always0~4_combout ;
wire \my_lvds|LessThan4~0_combout ;
wire \my_lvds|always0~5_combout ;
wire \my_lvds|always0~6_combout ;
wire \my_lvds|hsync~q ;
wire \my_lvds|blue~0_combout ;
wire \my_lvds|nextColor_even[6]~feeder_combout ;
wire \my_lvds|red~0_combout ;
wire \my_lvds|Mux0~1_combout ;
wire \lvds_rx[0]~output_pseudo_diff_o ;
wire \lvds_rx[1]~output_pseudo_diff_o ;
wire \my_lvds|Mux2~1_combout ;
wire \my_lvds|Mux2~0_combout ;
wire \my_lvds|Mux2~2_combout ;
wire \lvds_rx[2]~output_pseudo_diff_o ;
wire \Mux1~0_combout ;
wire \Mux1~1_combout ;
wire \my_lvds|blue_even~0_combout ;
wire \my_lvds|Mux3~0_combout ;
wire \lvds_even_rx[0]~output_pseudo_diff_o ;
wire \lvds_even_rx[1]~output_pseudo_diff_o ;
wire \my_lvds|Mux5~0_combout ;
wire \lvds_even_rx[2]~output_pseudo_diff_o ;
wire \sdram_controlleri|addr[4]~0_combout ;
wire \sdram_controlleri|addr[4]~1_combout ;
wire \sdram_controlleri|WideOr12~0_combout ;
wire \sdram_controlleri|command~0_combout ;
wire \sdram_controlleri|addr[10]~2_combout ;
wire \sdram_controlleri|addr[10]~3_combout ;
wire \sdram_controlleri|WideOr7~0_combout ;
wire \sdram_controlleri|command~1_combout ;
wire \sdram_controlleri|command[5]~feeder_combout ;
wire \sdram_controlleri|WideOr9~0_combout ;
wire \sdram_controlleri|command~2_combout ;
wire \sdram_controlleri|WideOr8~1_combout ;
wire \sdram_controlleri|command~3_combout ;
wire \lvds_clk~output_pseudo_diffoutn ;
wire \lvds_rx[0]~output_pseudo_diffoutn ;
wire \lvds_rx[1]~output_pseudo_diffoutn ;
wire \lvds_rx[2]~output_pseudo_diffoutn ;
wire \lvds_even_rx[0]~output_pseudo_diffoutn ;
wire \lvds_even_rx[1]~output_pseudo_diffoutn ;
wire \lvds_even_rx[2]~output_pseudo_diffoutn ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode684w ;
wire [2:0] \ram_inst|altsyncram_component|auto_generated|address_reg_b ;
wire [2:0] \ram_inst|altsyncram_component|auto_generated|out_address_reg_b ;
wire [9:0] rom_address;
wire [3:0] \my_uart|rx_bits_remaining ;
wire [7:0] uart_tx_byte;
wire [5:0] \my_lvds|blue_even ;
wire [2:0] \my_lvds|slot ;
wire [10:0] \my_uart|rx_clk_divider ;
wire [15:0] \sdram_controlleri|wr_data_r ;
wire [7:0] r_led;
wire [7:0] \my_uart|tx_data ;
wire [23:0] r_color_even;
wire [3:0] \sdram_controlleri|state_cnt ;
wire [5:0] \my_lvds|blue ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode706w ;
wire [15:0] \sdram_controlleri|rd_data_r ;
wire [21:0] divider;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode717w ;
wire [23:0] r_color;
wire [4:0] \sdram_controlleri|state ;
wire [5:0] \my_lvds|red ;
wire [7:0] ram_write_data;
wire [4:0] \myPLL|altpll_component|auto_generated|wire_pll1_clk ;
wire [3:0] \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode695w ;
wire [7:0] \sdram_controlleri|command ;
wire [7:0] \my_uart|rx_data ;
wire [5:0] \my_uart|tx_countdown ;
wire [10:0] \my_uart|tx_clk_divider ;
wire [7:0] \rom_inst|altsyncram_component|auto_generated|q_a ;
wire [3:0] \my_uart|tx_bits_remaining ;
wire [17:0] \my_lvds|nextColor ;
wire [17:0] \my_lvds|nextColor_even ;
wire [11:0] \my_lvds|vcurrent ;
wire [5:0] \my_uart|rx_countdown ;
wire [11:0] \my_lvds|hcurrent ;

wire [4:0] \myPLL|altpll_component|auto_generated|pll1_CLK_bus ;
wire [8:0] \rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;

assign \myPLL|altpll_component|auto_generated|wire_pll1_clk [0] = \myPLL|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \myPLL|altpll_component|auto_generated|wire_pll1_clk [1] = \myPLL|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \myPLL|altpll_component|auto_generated|wire_pll1_clk [2] = \myPLL|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \myPLL|altpll_component|auto_generated|wire_pll1_clk [3] = \myPLL|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \myPLL|altpll_component|auto_generated|wire_pll1_clk [4] = \myPLL|altpll_component|auto_generated|pll1_CLK_bus [4];

assign \rom_inst|altsyncram_component|auto_generated|q_a [0] = \rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \rom_inst|altsyncram_component|auto_generated|q_a [1] = \rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \rom_inst|altsyncram_component|auto_generated|q_a [2] = \rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \rom_inst|altsyncram_component|auto_generated|q_a [3] = \rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \rom_inst|altsyncram_component|auto_generated|q_a [4] = \rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \rom_inst|altsyncram_component|auto_generated|q_a [5] = \rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \rom_inst|altsyncram_component|auto_generated|q_a [6] = \rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \rom_inst|altsyncram_component|auto_generated|q_a [7] = \rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a48~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a40~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a32~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a56~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a24~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a49~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a41~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a33~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a57~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a25~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a50~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a42~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a34~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a58~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a26~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a51~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a43~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a35~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a59~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a27~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a52~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a44~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a36~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a60~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a28~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a53~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a45~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a37~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a61~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a29~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a54~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a46~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a38~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a62~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \ram_inst|altsyncram_component|auto_generated|ram_block1a30~portbdataout  = \ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

// Location: IOOBUF_X7_Y0_N9
cyclone10lp_io_obuf \led[0]~output (
	.i(r_led[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[0]),
	.obar());
// synopsys translate_off
defparam \led[0]~output .bus_hold = "false";
defparam \led[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cyclone10lp_io_obuf \led[1]~output (
	.i(r_led[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[1]),
	.obar());
// synopsys translate_off
defparam \led[1]~output .bus_hold = "false";
defparam \led[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cyclone10lp_io_obuf \led[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[2]),
	.obar());
// synopsys translate_off
defparam \led[2]~output .bus_hold = "false";
defparam \led[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cyclone10lp_io_obuf \led[3]~output (
	.i(r_led[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[3]),
	.obar());
// synopsys translate_off
defparam \led[3]~output .bus_hold = "false";
defparam \led[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cyclone10lp_io_obuf \led[4]~output (
	.i(r_led[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[4]),
	.obar());
// synopsys translate_off
defparam \led[4]~output .bus_hold = "false";
defparam \led[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cyclone10lp_io_obuf \led[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[5]),
	.obar());
// synopsys translate_off
defparam \led[5]~output .bus_hold = "false";
defparam \led[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cyclone10lp_io_obuf \led[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[6]),
	.obar());
// synopsys translate_off
defparam \led[6]~output .bus_hold = "false";
defparam \led[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cyclone10lp_io_obuf \led[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[7]),
	.obar());
// synopsys translate_off
defparam \led[7]~output .bus_hold = "false";
defparam \led[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cyclone10lp_io_obuf \uart_tx~output (
	.i(!\my_uart|tx_out~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(uart_tx),
	.obar());
// synopsys translate_off
defparam \uart_tx~output .bus_hold = "false";
defparam \uart_tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cyclone10lp_io_obuf \lvds_clk~output (
	.i(\lvds_clk~output_pseudo_diff_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lvds_clk),
	.obar());
// synopsys translate_off
defparam \lvds_clk~output .bus_hold = "false";
defparam \lvds_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N2
cyclone10lp_io_obuf \lvds_rx[0]~output (
	.i(\lvds_rx[0]~output_pseudo_diff_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lvds_rx[0]),
	.obar());
// synopsys translate_off
defparam \lvds_rx[0]~output .bus_hold = "false";
defparam \lvds_rx[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N2
cyclone10lp_io_obuf \lvds_rx[1]~output (
	.i(\lvds_rx[1]~output_pseudo_diff_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lvds_rx[1]),
	.obar());
// synopsys translate_off
defparam \lvds_rx[1]~output .bus_hold = "false";
defparam \lvds_rx[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y13_N9
cyclone10lp_io_obuf \lvds_rx[2]~output (
	.i(\lvds_rx[2]~output_pseudo_diff_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lvds_rx[2]),
	.obar());
// synopsys translate_off
defparam \lvds_rx[2]~output .bus_hold = "false";
defparam \lvds_rx[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cyclone10lp_io_obuf \lvds_even_rx[0]~output (
	.i(\lvds_even_rx[0]~output_pseudo_diff_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lvds_even_rx[0]),
	.obar());
// synopsys translate_off
defparam \lvds_even_rx[0]~output .bus_hold = "false";
defparam \lvds_even_rx[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N16
cyclone10lp_io_obuf \lvds_even_rx[1]~output (
	.i(\lvds_even_rx[1]~output_pseudo_diff_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lvds_even_rx[1]),
	.obar());
// synopsys translate_off
defparam \lvds_even_rx[1]~output .bus_hold = "false";
defparam \lvds_even_rx[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cyclone10lp_io_obuf \lvds_even_rx[2]~output (
	.i(\lvds_even_rx[2]~output_pseudo_diff_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lvds_even_rx[2]),
	.obar());
// synopsys translate_off
defparam \lvds_even_rx[2]~output .bus_hold = "false";
defparam \lvds_even_rx[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cyclone10lp_io_obuf \DQM[0]~output (
	.i(!\sdram_controlleri|state [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DQM[0]),
	.obar());
// synopsys translate_off
defparam \DQM[0]~output .bus_hold = "false";
defparam \DQM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N23
cyclone10lp_io_obuf \DQM[1]~output (
	.i(!\sdram_controlleri|state [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DQM[1]),
	.obar());
// synopsys translate_off
defparam \DQM[1]~output .bus_hold = "false";
defparam \DQM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N16
cyclone10lp_io_obuf \A[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[0]),
	.obar());
// synopsys translate_off
defparam \A[0]~output .bus_hold = "false";
defparam \A[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y34_N2
cyclone10lp_io_obuf \A[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[1]),
	.obar());
// synopsys translate_off
defparam \A[1]~output .bus_hold = "false";
defparam \A[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N2
cyclone10lp_io_obuf \A[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[2]),
	.obar());
// synopsys translate_off
defparam \A[2]~output .bus_hold = "false";
defparam \A[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y34_N2
cyclone10lp_io_obuf \A[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[3]),
	.obar());
// synopsys translate_off
defparam \A[3]~output .bus_hold = "false";
defparam \A[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N2
cyclone10lp_io_obuf \A[4]~output (
	.i(\sdram_controlleri|addr[4]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[4]),
	.obar());
// synopsys translate_off
defparam \A[4]~output .bus_hold = "false";
defparam \A[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y34_N9
cyclone10lp_io_obuf \A[5]~output (
	.i(\sdram_controlleri|addr[4]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[5]),
	.obar());
// synopsys translate_off
defparam \A[5]~output .bus_hold = "false";
defparam \A[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N16
cyclone10lp_io_obuf \A[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[6]),
	.obar());
// synopsys translate_off
defparam \A[6]~output .bus_hold = "false";
defparam \A[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N16
cyclone10lp_io_obuf \A[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[7]),
	.obar());
// synopsys translate_off
defparam \A[7]~output .bus_hold = "false";
defparam \A[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N9
cyclone10lp_io_obuf \A[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[8]),
	.obar());
// synopsys translate_off
defparam \A[8]~output .bus_hold = "false";
defparam \A[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N23
cyclone10lp_io_obuf \A[9]~output (
	.i(\sdram_controlleri|addr[4]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[9]),
	.obar());
// synopsys translate_off
defparam \A[9]~output .bus_hold = "false";
defparam \A[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N23
cyclone10lp_io_obuf \A[10]~output (
	.i(\sdram_controlleri|addr[10]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[10]),
	.obar());
// synopsys translate_off
defparam \A[10]~output .bus_hold = "false";
defparam \A[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N9
cyclone10lp_io_obuf \A[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(A[11]),
	.obar());
// synopsys translate_off
defparam \A[11]~output .bus_hold = "false";
defparam \A[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y34_N23
cyclone10lp_io_obuf \BA[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BA[0]),
	.obar());
// synopsys translate_off
defparam \BA[0]~output .bus_hold = "false";
defparam \BA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N9
cyclone10lp_io_obuf \BA[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(BA[1]),
	.obar());
// synopsys translate_off
defparam \BA[1]~output .bus_hold = "false";
defparam \BA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N16
cyclone10lp_io_obuf \CKE~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CKE),
	.obar());
// synopsys translate_off
defparam \CKE~output .bus_hold = "false";
defparam \CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N2
cyclone10lp_io_obuf \RAS~output (
	.i(\sdram_controlleri|command [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(RAS),
	.obar());
// synopsys translate_off
defparam \RAS~output .bus_hold = "false";
defparam \RAS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N23
cyclone10lp_io_obuf \WE~output (
	.i(\sdram_controlleri|command [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(WE),
	.obar());
// synopsys translate_off
defparam \WE~output .bus_hold = "false";
defparam \WE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N2
cyclone10lp_io_obuf \CS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CS),
	.obar());
// synopsys translate_off
defparam \CS~output .bus_hold = "false";
defparam \CS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N16
cyclone10lp_io_obuf \CAS~output (
	.i(\sdram_controlleri|command [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CAS),
	.obar());
// synopsys translate_off
defparam \CAS~output .bus_hold = "false";
defparam \CAS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N2
cyclone10lp_io_obuf \MEM_CLK~output (
	.i(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(MEM_CLK),
	.obar());
// synopsys translate_off
defparam \MEM_CLK~output .bus_hold = "false";
defparam \MEM_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N16
cyclone10lp_io_obuf \DQ[0]~output (
	.i(\sdram_controlleri|wr_data_r [0]),
	.oe(\sdram_controlleri|Equal1~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DQ[0]),
	.obar());
// synopsys translate_off
defparam \DQ[0]~output .bus_hold = "false";
defparam \DQ[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N9
cyclone10lp_io_obuf \DQ[1]~output (
	.i(\sdram_controlleri|wr_data_r [1]),
	.oe(\sdram_controlleri|Equal1~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DQ[1]),
	.obar());
// synopsys translate_off
defparam \DQ[1]~output .bus_hold = "false";
defparam \DQ[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N9
cyclone10lp_io_obuf \DQ[2]~output (
	.i(\sdram_controlleri|wr_data_r [2]),
	.oe(\sdram_controlleri|Equal1~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DQ[2]),
	.obar());
// synopsys translate_off
defparam \DQ[2]~output .bus_hold = "false";
defparam \DQ[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cyclone10lp_io_obuf \DQ[3]~output (
	.i(\sdram_controlleri|wr_data_r [3]),
	.oe(\sdram_controlleri|Equal1~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DQ[3]),
	.obar());
// synopsys translate_off
defparam \DQ[3]~output .bus_hold = "false";
defparam \DQ[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N16
cyclone10lp_io_obuf \DQ[4]~output (
	.i(\sdram_controlleri|wr_data_r [4]),
	.oe(\sdram_controlleri|Equal1~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DQ[4]),
	.obar());
// synopsys translate_off
defparam \DQ[4]~output .bus_hold = "false";
defparam \DQ[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N9
cyclone10lp_io_obuf \DQ[5]~output (
	.i(!\sdram_controlleri|Equal1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DQ[5]),
	.obar());
// synopsys translate_off
defparam \DQ[5]~output .bus_hold = "false";
defparam \DQ[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X43_Y34_N23
cyclone10lp_io_obuf \DQ[6]~output (
	.i(\sdram_controlleri|wr_data_r [6]),
	.oe(\sdram_controlleri|Equal1~1_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DQ[6]),
	.obar());
// synopsys translate_off
defparam \DQ[6]~output .bus_hold = "false";
defparam \DQ[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N2
cyclone10lp_io_obuf \DQ[7]~output (
	.i(!\sdram_controlleri|Equal1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DQ[7]),
	.obar());
// synopsys translate_off
defparam \DQ[7]~output .bus_hold = "false";
defparam \DQ[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N16
cyclone10lp_io_obuf \DQ[8]~output (
	.i(!\sdram_controlleri|Equal1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DQ[8]),
	.obar());
// synopsys translate_off
defparam \DQ[8]~output .bus_hold = "false";
defparam \DQ[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X45_Y34_N9
cyclone10lp_io_obuf \DQ[9]~output (
	.i(!\sdram_controlleri|Equal1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DQ[9]),
	.obar());
// synopsys translate_off
defparam \DQ[9]~output .bus_hold = "false";
defparam \DQ[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N16
cyclone10lp_io_obuf \DQ[10]~output (
	.i(!\sdram_controlleri|Equal1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DQ[10]),
	.obar());
// synopsys translate_off
defparam \DQ[10]~output .bus_hold = "false";
defparam \DQ[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N16
cyclone10lp_io_obuf \DQ[11]~output (
	.i(!\sdram_controlleri|Equal1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DQ[11]),
	.obar());
// synopsys translate_off
defparam \DQ[11]~output .bus_hold = "false";
defparam \DQ[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N9
cyclone10lp_io_obuf \DQ[12]~output (
	.i(!\sdram_controlleri|Equal1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DQ[12]),
	.obar());
// synopsys translate_off
defparam \DQ[12]~output .bus_hold = "false";
defparam \DQ[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N2
cyclone10lp_io_obuf \DQ[13]~output (
	.i(!\sdram_controlleri|Equal1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DQ[13]),
	.obar());
// synopsys translate_off
defparam \DQ[13]~output .bus_hold = "false";
defparam \DQ[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N2
cyclone10lp_io_obuf \DQ[14]~output (
	.i(!\sdram_controlleri|Equal1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DQ[14]),
	.obar());
// synopsys translate_off
defparam \DQ[14]~output .bus_hold = "false";
defparam \DQ[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X47_Y34_N23
cyclone10lp_io_obuf \DQ[15]~output (
	.i(!\sdram_controlleri|Equal1~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DQ[15]),
	.obar());
// synopsys translate_off
defparam \DQ[15]~output .bus_hold = "false";
defparam \DQ[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cyclone10lp_io_obuf \lvds_clk~output(n) (
	.i(\lvds_clk~output_pseudo_diffoutn ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lvds_clk(n) ),
	.obar());
// synopsys translate_off
defparam \lvds_clk~output(n) .bus_hold = "false";
defparam \lvds_clk~output(n) .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N9
cyclone10lp_io_obuf \lvds_rx[0]~output(n) (
	.i(\lvds_rx[0]~output_pseudo_diffoutn ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lvds_rx[0](n) ),
	.obar());
// synopsys translate_off
defparam \lvds_rx[0]~output(n) .bus_hold = "false";
defparam \lvds_rx[0]~output(n) .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y30_N9
cyclone10lp_io_obuf \lvds_rx[1]~output(n) (
	.i(\lvds_rx[1]~output_pseudo_diffoutn ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lvds_rx[1](n) ),
	.obar());
// synopsys translate_off
defparam \lvds_rx[1]~output(n) .bus_hold = "false";
defparam \lvds_rx[1]~output(n) .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y12_N2
cyclone10lp_io_obuf \lvds_rx[2]~output(n) (
	.i(\lvds_rx[2]~output_pseudo_diffoutn ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lvds_rx[2](n) ),
	.obar());
// synopsys translate_off
defparam \lvds_rx[2]~output(n) .bus_hold = "false";
defparam \lvds_rx[2]~output(n) .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cyclone10lp_io_obuf \lvds_even_rx[0]~output(n) (
	.i(\lvds_even_rx[0]~output_pseudo_diffoutn ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lvds_even_rx[0](n) ),
	.obar());
// synopsys translate_off
defparam \lvds_even_rx[0]~output(n) .bus_hold = "false";
defparam \lvds_even_rx[0]~output(n) .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cyclone10lp_io_obuf \lvds_even_rx[1]~output(n) (
	.i(\lvds_even_rx[1]~output_pseudo_diffoutn ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lvds_even_rx[1](n) ),
	.obar());
// synopsys translate_off
defparam \lvds_even_rx[1]~output(n) .bus_hold = "false";
defparam \lvds_even_rx[1]~output(n) .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cyclone10lp_io_obuf \lvds_even_rx[2]~output(n) (
	.i(\lvds_even_rx[2]~output_pseudo_diffoutn ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\lvds_even_rx[2](n) ),
	.obar());
// synopsys translate_off
defparam \lvds_even_rx[2]~output(n) .bus_hold = "false";
defparam \lvds_even_rx[2]~output(n) .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cyclone10lp_io_ibuf \clk_12mhz~input (
	.i(clk_12mhz),
	.ibar(gnd),
	.o(\clk_12mhz~input_o ));
// synopsys translate_off
defparam \clk_12mhz~input .bus_hold = "false";
defparam \clk_12mhz~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G1
cyclone10lp_clkctrl \clk_12mhz~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_12mhz~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_12mhz~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk_12mhz~inputclkctrl .clock_type = "global clock";
defparam \clk_12mhz~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PLL_1
cyclone10lp_pll \myPLL|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\myPLL|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\clk_12mhz~inputclkctrl_outclk }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\myPLL|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\myPLL|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \myPLL|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \myPLL|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \myPLL|altpll_component|auto_generated|pll1 .c0_high = 3;
defparam \myPLL|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \myPLL|altpll_component|auto_generated|pll1 .c0_low = 2;
defparam \myPLL|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \myPLL|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \myPLL|altpll_component|auto_generated|pll1 .c1_high = 5;
defparam \myPLL|altpll_component|auto_generated|pll1 .c1_initial = 1;
defparam \myPLL|altpll_component|auto_generated|pll1 .c1_low = 4;
defparam \myPLL|altpll_component|auto_generated|pll1 .c1_mode = "odd";
defparam \myPLL|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \myPLL|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \myPLL|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \myPLL|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \myPLL|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \myPLL|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \myPLL|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \myPLL|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \myPLL|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \myPLL|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \myPLL|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \myPLL|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \myPLL|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \myPLL|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \myPLL|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \myPLL|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \myPLL|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \myPLL|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \myPLL|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \myPLL|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \myPLL|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \myPLL|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \myPLL|altpll_component|auto_generated|pll1 .clk0_divide_by = 1;
defparam \myPLL|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \myPLL|altpll_component|auto_generated|pll1 .clk0_multiply_by = 15;
defparam \myPLL|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \myPLL|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \myPLL|altpll_component|auto_generated|pll1 .clk1_divide_by = 3;
defparam \myPLL|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \myPLL|altpll_component|auto_generated|pll1 .clk1_multiply_by = 25;
defparam \myPLL|altpll_component|auto_generated|pll1 .clk1_phase_shift = "0";
defparam \myPLL|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \myPLL|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \myPLL|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \myPLL|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \myPLL|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \myPLL|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \myPLL|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \myPLL|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \myPLL|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \myPLL|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \myPLL|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \myPLL|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \myPLL|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \myPLL|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \myPLL|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \myPLL|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \myPLL|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 83333;
defparam \myPLL|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \myPLL|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \myPLL|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 20;
defparam \myPLL|altpll_component|auto_generated|pll1 .m = 75;
defparam \myPLL|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \myPLL|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \myPLL|altpll_component|auto_generated|pll1 .n = 1;
defparam \myPLL|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \myPLL|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \myPLL|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \myPLL|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \myPLL|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \myPLL|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \myPLL|altpll_component|auto_generated|pll1 .vco_center = 769;
defparam \myPLL|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \myPLL|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \myPLL|altpll_component|auto_generated|pll1 .vco_max = 1666;
defparam \myPLL|altpll_component|auto_generated|pll1 .vco_min = 769;
defparam \myPLL|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \myPLL|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 138;
defparam \myPLL|altpll_component|auto_generated|pll1 .vco_post_scale = 1;
// synopsys translate_on

// Location: CLKCTRL_G4
cyclone10lp_clkctrl \myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\myPLL|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N1
cyclone10lp_io_ibuf \button~input (
	.i(button),
	.ibar(gnd),
	.o(\button~input_o ));
// synopsys translate_off
defparam \button~input .bus_hold = "false";
defparam \button~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N15
cyclone10lp_io_ibuf \uart_rx~input (
	.i(uart_rx),
	.ibar(gnd),
	.o(\uart_rx~input_o ));
// synopsys translate_off
defparam \uart_rx~input .bus_hold = "false";
defparam \uart_rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cyclone10lp_lcell_comb \my_uart|Selector9~2 (
// Equation(s):
// \my_uart|Selector9~2_combout  = (\uart_rx~input_o  & ((!\button~input_o ) # (!\my_uart|recv_state.RX_IDLE~q )))

	.dataa(\my_uart|recv_state.RX_IDLE~q ),
	.datab(\button~input_o ),
	.datac(\uart_rx~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_uart|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector9~2 .lut_mask = 16'h7070;
defparam \my_uart|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cyclone10lp_lcell_comb \my_uart|Selector9~3 (
// Equation(s):
// \my_uart|Selector9~3_combout  = (\my_uart|recv_state.RX_CHECK_STOP~q  & (\button~input_o  & ((\my_uart|Selector9~2_combout ) # (!\my_uart|WideNor2~combout ))))

	.dataa(\my_uart|recv_state.RX_CHECK_STOP~q ),
	.datab(\my_uart|WideNor2~combout ),
	.datac(\button~input_o ),
	.datad(\my_uart|Selector9~2_combout ),
	.cin(gnd),
	.combout(\my_uart|Selector9~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector9~3 .lut_mask = 16'hA020;
defparam \my_uart|Selector9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N22
cyclone10lp_lcell_comb \my_uart|Selector9~6 (
// Equation(s):
// \my_uart|Selector9~6_combout  = (\my_uart|Selector9~3_combout ) # ((\my_uart|Selector9~5_combout  & (\my_uart|recv_state.RX_READ_BITS~q  & \button~input_o )))

	.dataa(\my_uart|Selector9~5_combout ),
	.datab(\my_uart|recv_state.RX_READ_BITS~q ),
	.datac(\button~input_o ),
	.datad(\my_uart|Selector9~3_combout ),
	.cin(gnd),
	.combout(\my_uart|Selector9~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector9~6 .lut_mask = 16'hFF80;
defparam \my_uart|Selector9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N23
dffeas \my_uart|recv_state.RX_CHECK_STOP (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|Selector9~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|recv_state.RX_CHECK_STOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|recv_state.RX_CHECK_STOP .is_wysiwyg = "true";
defparam \my_uart|recv_state.RX_CHECK_STOP .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cyclone10lp_lcell_comb \my_uart|Selector7~0 (
// Equation(s):
// \my_uart|Selector7~0_combout  = (\button~input_o  & (!\my_uart|recv_state.RX_IDLE~q  & ((\my_uart|recv_state.RX_CHECK_START~q ) # (!\uart_rx~input_o )))) # (!\button~input_o  & (((!\uart_rx~input_o ))))

	.dataa(\my_uart|recv_state.RX_IDLE~q ),
	.datab(\button~input_o ),
	.datac(\uart_rx~input_o ),
	.datad(\my_uart|recv_state.RX_CHECK_START~q ),
	.cin(gnd),
	.combout(\my_uart|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector7~0 .lut_mask = 16'h4707;
defparam \my_uart|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cyclone10lp_lcell_comb \my_uart|Selector7~1 (
// Equation(s):
// \my_uart|Selector7~1_combout  = (\my_uart|Selector7~0_combout ) # ((!\my_uart|WideNor2~combout  & (\my_uart|recv_state.RX_CHECK_START~q  & \button~input_o )))

	.dataa(\my_uart|Selector7~0_combout ),
	.datab(\my_uart|WideNor2~combout ),
	.datac(\my_uart|recv_state.RX_CHECK_START~q ),
	.datad(\button~input_o ),
	.cin(gnd),
	.combout(\my_uart|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector7~1 .lut_mask = 16'hBAAA;
defparam \my_uart|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N19
dffeas \my_uart|recv_state.RX_CHECK_START (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|recv_state.RX_CHECK_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|recv_state.RX_CHECK_START .is_wysiwyg = "true";
defparam \my_uart|recv_state.RX_CHECK_START .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N4
cyclone10lp_lcell_comb \my_uart|Selector11~0 (
// Equation(s):
// \my_uart|Selector11~0_combout  = (\my_uart|Selector12~1_combout  & ((\uart_rx~input_o  & ((\my_uart|recv_state.RX_CHECK_START~q ))) # (!\uart_rx~input_o  & (\my_uart|recv_state.RX_CHECK_STOP~q ))))

	.dataa(\my_uart|recv_state.RX_CHECK_STOP~q ),
	.datab(\my_uart|recv_state.RX_CHECK_START~q ),
	.datac(\uart_rx~input_o ),
	.datad(\my_uart|Selector12~1_combout ),
	.cin(gnd),
	.combout(\my_uart|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector11~0 .lut_mask = 16'hCA00;
defparam \my_uart|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cyclone10lp_lcell_comb \my_uart|Selector11~1 (
// Equation(s):
// \my_uart|Selector11~1_combout  = (\my_uart|Selector11~0_combout ) # ((\button~input_o  & (\my_uart|recv_state.RX_ERROR~q  & \my_uart|Selector9~2_combout )))

	.dataa(\my_uart|Selector11~0_combout ),
	.datab(\button~input_o ),
	.datac(\my_uart|recv_state.RX_ERROR~q ),
	.datad(\my_uart|Selector9~2_combout ),
	.cin(gnd),
	.combout(\my_uart|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector11~1 .lut_mask = 16'hEAAA;
defparam \my_uart|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N7
dffeas \my_uart|recv_state.RX_ERROR (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|recv_state.RX_ERROR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|recv_state.RX_ERROR .is_wysiwyg = "true";
defparam \my_uart|recv_state.RX_ERROR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N20
cyclone10lp_lcell_comb \my_uart|Selector1~2 (
// Equation(s):
// \my_uart|Selector1~2_combout  = (\my_uart|Add1~8_combout  & (!\my_uart|rx_countdown[3]~4_combout  & ((!\my_uart|recv_state.RX_ERROR~q ) # (!\button~input_o ))))

	.dataa(\button~input_o ),
	.datab(\my_uart|Add1~8_combout ),
	.datac(\my_uart|rx_countdown[3]~4_combout ),
	.datad(\my_uart|recv_state.RX_ERROR~q ),
	.cin(gnd),
	.combout(\my_uart|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector1~2 .lut_mask = 16'h040C;
defparam \my_uart|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N21
dffeas \my_uart|rx_countdown[4] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|Selector1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|rx_countdown [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|rx_countdown[4] .is_wysiwyg = "true";
defparam \my_uart|rx_countdown[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N8
cyclone10lp_lcell_comb \my_uart|Add1~0 (
// Equation(s):
// \my_uart|Add1~0_combout  = (\my_uart|rx_countdown [0] & (\my_uart|WideNor0~3_combout  $ (GND))) # (!\my_uart|rx_countdown [0] & (!\my_uart|WideNor0~3_combout  & VCC))
// \my_uart|Add1~1  = CARRY((\my_uart|rx_countdown [0] & !\my_uart|WideNor0~3_combout ))

	.dataa(\my_uart|rx_countdown [0]),
	.datab(\my_uart|WideNor0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_uart|Add1~0_combout ),
	.cout(\my_uart|Add1~1 ));
// synopsys translate_off
defparam \my_uart|Add1~0 .lut_mask = 16'h9922;
defparam \my_uart|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N0
cyclone10lp_lcell_comb \my_uart|Selector5~2 (
// Equation(s):
// \my_uart|Selector5~2_combout  = (\my_uart|Add1~0_combout  & (!\my_uart|rx_countdown[3]~4_combout  & ((!\my_uart|recv_state.RX_ERROR~q ) # (!\button~input_o ))))

	.dataa(\button~input_o ),
	.datab(\my_uart|Add1~0_combout ),
	.datac(\my_uart|rx_countdown[3]~4_combout ),
	.datad(\my_uart|recv_state.RX_ERROR~q ),
	.cin(gnd),
	.combout(\my_uart|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector5~2 .lut_mask = 16'h040C;
defparam \my_uart|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N1
dffeas \my_uart|rx_countdown[0] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|Selector5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|rx_countdown [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|rx_countdown[0] .is_wysiwyg = "true";
defparam \my_uart|rx_countdown[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N10
cyclone10lp_lcell_comb \my_uart|Add1~2 (
// Equation(s):
// \my_uart|Add1~2_combout  = (\my_uart|rx_countdown [1] & ((\my_uart|WideNor0~3_combout  & (!\my_uart|Add1~1 )) # (!\my_uart|WideNor0~3_combout  & (\my_uart|Add1~1  & VCC)))) # (!\my_uart|rx_countdown [1] & ((\my_uart|WideNor0~3_combout  & ((\my_uart|Add1~1 
// ) # (GND))) # (!\my_uart|WideNor0~3_combout  & (!\my_uart|Add1~1 ))))
// \my_uart|Add1~3  = CARRY((\my_uart|rx_countdown [1] & (\my_uart|WideNor0~3_combout  & !\my_uart|Add1~1 )) # (!\my_uart|rx_countdown [1] & ((\my_uart|WideNor0~3_combout ) # (!\my_uart|Add1~1 ))))

	.dataa(\my_uart|rx_countdown [1]),
	.datab(\my_uart|WideNor0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_uart|Add1~1 ),
	.combout(\my_uart|Add1~2_combout ),
	.cout(\my_uart|Add1~3 ));
// synopsys translate_off
defparam \my_uart|Add1~2 .lut_mask = 16'h694D;
defparam \my_uart|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N8
cyclone10lp_lcell_comb \my_uart|recv_state~17 (
// Equation(s):
// \my_uart|recv_state~17_combout  = (\button~input_o  & \my_uart|recv_state.RX_ERROR~q )

	.dataa(\button~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_uart|recv_state.RX_ERROR~q ),
	.cin(gnd),
	.combout(\my_uart|recv_state~17_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|recv_state~17 .lut_mask = 16'hAA00;
defparam \my_uart|recv_state~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N26
cyclone10lp_lcell_comb \my_uart|Selector4~1 (
// Equation(s):
// \my_uart|Selector4~1_combout  = (!\my_uart|Selector4~0_combout  & (!\my_uart|recv_state~17_combout  & ((\my_uart|Add1~2_combout ) # (\my_uart|rx_countdown[2]~5_combout ))))

	.dataa(\my_uart|Add1~2_combout ),
	.datab(\my_uart|Selector4~0_combout ),
	.datac(\my_uart|recv_state~17_combout ),
	.datad(\my_uart|rx_countdown[2]~5_combout ),
	.cin(gnd),
	.combout(\my_uart|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector4~1 .lut_mask = 16'h0302;
defparam \my_uart|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N27
dffeas \my_uart|rx_countdown[1] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|rx_countdown [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|rx_countdown[1] .is_wysiwyg = "true";
defparam \my_uart|rx_countdown[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N12
cyclone10lp_lcell_comb \my_uart|Add1~4 (
// Equation(s):
// \my_uart|Add1~4_combout  = ((\my_uart|rx_countdown [2] $ (\my_uart|WideNor0~3_combout  $ (\my_uart|Add1~3 )))) # (GND)
// \my_uart|Add1~5  = CARRY((\my_uart|rx_countdown [2] & ((!\my_uart|Add1~3 ) # (!\my_uart|WideNor0~3_combout ))) # (!\my_uart|rx_countdown [2] & (!\my_uart|WideNor0~3_combout  & !\my_uart|Add1~3 )))

	.dataa(\my_uart|rx_countdown [2]),
	.datab(\my_uart|WideNor0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_uart|Add1~3 ),
	.combout(\my_uart|Add1~4_combout ),
	.cout(\my_uart|Add1~5 ));
// synopsys translate_off
defparam \my_uart|Add1~4 .lut_mask = 16'h962B;
defparam \my_uart|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N14
cyclone10lp_lcell_comb \my_uart|Add1~6 (
// Equation(s):
// \my_uart|Add1~6_combout  = (\my_uart|rx_countdown [3] & ((\my_uart|WideNor0~3_combout  & (!\my_uart|Add1~5 )) # (!\my_uart|WideNor0~3_combout  & (\my_uart|Add1~5  & VCC)))) # (!\my_uart|rx_countdown [3] & ((\my_uart|WideNor0~3_combout  & ((\my_uart|Add1~5 
// ) # (GND))) # (!\my_uart|WideNor0~3_combout  & (!\my_uart|Add1~5 ))))
// \my_uart|Add1~7  = CARRY((\my_uart|rx_countdown [3] & (\my_uart|WideNor0~3_combout  & !\my_uart|Add1~5 )) # (!\my_uart|rx_countdown [3] & ((\my_uart|WideNor0~3_combout ) # (!\my_uart|Add1~5 ))))

	.dataa(\my_uart|rx_countdown [3]),
	.datab(\my_uart|WideNor0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_uart|Add1~5 ),
	.combout(\my_uart|Add1~6_combout ),
	.cout(\my_uart|Add1~7 ));
// synopsys translate_off
defparam \my_uart|Add1~6 .lut_mask = 16'h694D;
defparam \my_uart|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N16
cyclone10lp_lcell_comb \my_uart|Add1~8 (
// Equation(s):
// \my_uart|Add1~8_combout  = ((\my_uart|rx_countdown [4] $ (\my_uart|WideNor0~3_combout  $ (\my_uart|Add1~7 )))) # (GND)
// \my_uart|Add1~9  = CARRY((\my_uart|rx_countdown [4] & ((!\my_uart|Add1~7 ) # (!\my_uart|WideNor0~3_combout ))) # (!\my_uart|rx_countdown [4] & (!\my_uart|WideNor0~3_combout  & !\my_uart|Add1~7 )))

	.dataa(\my_uart|rx_countdown [4]),
	.datab(\my_uart|WideNor0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_uart|Add1~7 ),
	.combout(\my_uart|Add1~8_combout ),
	.cout(\my_uart|Add1~9 ));
// synopsys translate_off
defparam \my_uart|Add1~8 .lut_mask = 16'h962B;
defparam \my_uart|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
cyclone10lp_lcell_comb \my_uart|Selector12~1 (
// Equation(s):
// \my_uart|Selector12~1_combout  = (\button~input_o  & (!\my_uart|Add1~10_combout  & (!\my_uart|Add1~8_combout  & \my_uart|WideNor2~0_combout )))

	.dataa(\button~input_o ),
	.datab(\my_uart|Add1~10_combout ),
	.datac(\my_uart|Add1~8_combout ),
	.datad(\my_uart|WideNor2~0_combout ),
	.cin(gnd),
	.combout(\my_uart|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector12~1 .lut_mask = 16'h0200;
defparam \my_uart|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cyclone10lp_lcell_comb \my_uart|Selector12~0 (
// Equation(s):
// \my_uart|Selector12~0_combout  = (!\my_uart|recv_state.RX_IDLE~q  & (\button~input_o  & (\uart_rx~input_o  & \my_uart|recv_state.RX_RECEIVED~q )))

	.dataa(\my_uart|recv_state.RX_IDLE~q ),
	.datab(\button~input_o ),
	.datac(\uart_rx~input_o ),
	.datad(\my_uart|recv_state.RX_RECEIVED~q ),
	.cin(gnd),
	.combout(\my_uart|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector12~0 .lut_mask = 16'h4000;
defparam \my_uart|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cyclone10lp_lcell_comb \my_uart|Selector12~2 (
// Equation(s):
// \my_uart|Selector12~2_combout  = (\my_uart|Selector12~0_combout ) # ((\my_uart|Selector12~1_combout  & (\my_uart|recv_state.RX_CHECK_STOP~q  & \uart_rx~input_o )))

	.dataa(\my_uart|Selector12~1_combout ),
	.datab(\my_uart|recv_state.RX_CHECK_STOP~q ),
	.datac(\uart_rx~input_o ),
	.datad(\my_uart|Selector12~0_combout ),
	.cin(gnd),
	.combout(\my_uart|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector12~2 .lut_mask = 16'hFF80;
defparam \my_uart|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N9
dffeas \my_uart|recv_state.RX_RECEIVED (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|Selector12~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|recv_state.RX_RECEIVED~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|recv_state.RX_RECEIVED .is_wysiwyg = "true";
defparam \my_uart|recv_state.RX_RECEIVED .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cyclone10lp_lcell_comb \my_uart|Selector10~0 (
// Equation(s):
// \my_uart|Selector10~0_combout  = (!\my_uart|recv_state.RX_RECEIVED~q  & (\button~input_o  & \my_uart|recv_state.RX_DELAY_RESTART~q ))

	.dataa(gnd),
	.datab(\my_uart|recv_state.RX_RECEIVED~q ),
	.datac(\button~input_o ),
	.datad(\my_uart|recv_state.RX_DELAY_RESTART~q ),
	.cin(gnd),
	.combout(\my_uart|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector10~0 .lut_mask = 16'h3000;
defparam \my_uart|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cyclone10lp_lcell_comb \my_uart|Selector10~1 (
// Equation(s):
// \my_uart|Selector10~1_combout  = (\my_uart|recv_state~17_combout  & (((!\my_uart|WideNor2~combout  & \my_uart|Selector10~0_combout )) # (!\my_uart|recv_state.RX_RECEIVED~q ))) # (!\my_uart|recv_state~17_combout  & (!\my_uart|WideNor2~combout  & 
// ((\my_uart|Selector10~0_combout ))))

	.dataa(\my_uart|recv_state~17_combout ),
	.datab(\my_uart|WideNor2~combout ),
	.datac(\my_uart|recv_state.RX_RECEIVED~q ),
	.datad(\my_uart|Selector10~0_combout ),
	.cin(gnd),
	.combout(\my_uart|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector10~1 .lut_mask = 16'h3B0A;
defparam \my_uart|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N21
dffeas \my_uart|recv_state.RX_DELAY_RESTART (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|Selector10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|recv_state.RX_DELAY_RESTART~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|recv_state.RX_DELAY_RESTART .is_wysiwyg = "true";
defparam \my_uart|recv_state.RX_DELAY_RESTART .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cyclone10lp_lcell_comb \my_uart|Selector6~0 (
// Equation(s):
// \my_uart|Selector6~0_combout  = (\my_uart|recv_state.RX_ERROR~q  & (((\my_uart|Selector9~2_combout )))) # (!\my_uart|recv_state.RX_ERROR~q  & (\my_uart|recv_state.RX_DELAY_RESTART~q  & (\my_uart|Selector12~1_combout  $ (\my_uart|Selector9~2_combout ))))

	.dataa(\my_uart|Selector12~1_combout ),
	.datab(\my_uart|Selector9~2_combout ),
	.datac(\my_uart|recv_state.RX_ERROR~q ),
	.datad(\my_uart|recv_state.RX_DELAY_RESTART~q ),
	.cin(gnd),
	.combout(\my_uart|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector6~0 .lut_mask = 16'hC6C0;
defparam \my_uart|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cyclone10lp_lcell_comb \my_uart|Selector6~1 (
// Equation(s):
// \my_uart|Selector6~1_combout  = (\button~input_o  & (!\my_uart|recv_state.RX_RECEIVED~q  & (\my_uart|Selector9~2_combout  $ (!\my_uart|Selector6~0_combout )))) # (!\button~input_o  & (!\my_uart|Selector9~2_combout  & ((!\my_uart|Selector6~0_combout ))))

	.dataa(\button~input_o ),
	.datab(\my_uart|Selector9~2_combout ),
	.datac(\my_uart|recv_state.RX_RECEIVED~q ),
	.datad(\my_uart|Selector6~0_combout ),
	.cin(gnd),
	.combout(\my_uart|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector6~1 .lut_mask = 16'h0813;
defparam \my_uart|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N27
dffeas \my_uart|recv_state.RX_IDLE (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|recv_state.RX_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|recv_state.RX_IDLE .is_wysiwyg = "true";
defparam \my_uart|recv_state.RX_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N2
cyclone10lp_lcell_comb \my_uart|rx_countdown[2]~5 (
// Equation(s):
// \my_uart|rx_countdown[2]~5_combout  = (!\uart_rx~input_o  & ((!\my_uart|recv_state.RX_IDLE~q ) # (!\button~input_o )))

	.dataa(\button~input_o ),
	.datab(gnd),
	.datac(\uart_rx~input_o ),
	.datad(\my_uart|recv_state.RX_IDLE~q ),
	.cin(gnd),
	.combout(\my_uart|rx_countdown[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|rx_countdown[2]~5 .lut_mask = 16'h050F;
defparam \my_uart|rx_countdown[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N24
cyclone10lp_lcell_comb \my_uart|rx_clk_divider~1 (
// Equation(s):
// \my_uart|rx_clk_divider~1_combout  = (!\my_uart|rx_countdown[2]~5_combout  & (\my_uart|WideNor0~3_combout  & \my_uart|Add0~16_combout ))

	.dataa(\my_uart|rx_countdown[2]~5_combout ),
	.datab(gnd),
	.datac(\my_uart|WideNor0~3_combout ),
	.datad(\my_uart|Add0~16_combout ),
	.cin(gnd),
	.combout(\my_uart|rx_clk_divider~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|rx_clk_divider~1 .lut_mask = 16'h5000;
defparam \my_uart|rx_clk_divider~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y27_N25
dffeas \my_uart|rx_clk_divider[8] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|rx_clk_divider~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|rx_clk_divider [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|rx_clk_divider[8] .is_wysiwyg = "true";
defparam \my_uart|rx_clk_divider[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N8
cyclone10lp_lcell_comb \my_uart|Add0~0 (
// Equation(s):
// \my_uart|Add0~0_combout  = \my_uart|rx_clk_divider [0] $ (GND)
// \my_uart|Add0~1  = CARRY(!\my_uart|rx_clk_divider [0])

	.dataa(\my_uart|rx_clk_divider [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_uart|Add0~0_combout ),
	.cout(\my_uart|Add0~1 ));
// synopsys translate_off
defparam \my_uart|Add0~0 .lut_mask = 16'hAA55;
defparam \my_uart|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N10
cyclone10lp_lcell_comb \my_uart|rx_clk_divider~9 (
// Equation(s):
// \my_uart|rx_clk_divider~9_combout  = (!\my_uart|rx_countdown[2]~5_combout  & (\my_uart|WideNor0~3_combout  & !\my_uart|Add0~0_combout ))

	.dataa(\my_uart|rx_countdown[2]~5_combout ),
	.datab(gnd),
	.datac(\my_uart|WideNor0~3_combout ),
	.datad(\my_uart|Add0~0_combout ),
	.cin(gnd),
	.combout(\my_uart|rx_clk_divider~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|rx_clk_divider~9 .lut_mask = 16'h0050;
defparam \my_uart|rx_clk_divider~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N15
dffeas \my_uart|rx_clk_divider[0] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_uart|rx_clk_divider~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|rx_clk_divider [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|rx_clk_divider[0] .is_wysiwyg = "true";
defparam \my_uart|rx_clk_divider[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N10
cyclone10lp_lcell_comb \my_uart|Add0~2 (
// Equation(s):
// \my_uart|Add0~2_combout  = (\my_uart|rx_clk_divider [1] & (\my_uart|Add0~1  & VCC)) # (!\my_uart|rx_clk_divider [1] & (!\my_uart|Add0~1 ))
// \my_uart|Add0~3  = CARRY((!\my_uart|rx_clk_divider [1] & !\my_uart|Add0~1 ))

	.dataa(\my_uart|rx_clk_divider [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_uart|Add0~1 ),
	.combout(\my_uart|Add0~2_combout ),
	.cout(\my_uart|Add0~3 ));
// synopsys translate_off
defparam \my_uart|Add0~2 .lut_mask = 16'hA505;
defparam \my_uart|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N30
cyclone10lp_lcell_comb \my_uart|rx_clk_divider~8 (
// Equation(s):
// \my_uart|rx_clk_divider~8_combout  = (\my_uart|WideNor0~3_combout  & (!\my_uart|rx_countdown[2]~5_combout  & \my_uart|Add0~2_combout ))

	.dataa(\my_uart|WideNor0~3_combout ),
	.datab(\my_uart|rx_countdown[2]~5_combout ),
	.datac(gnd),
	.datad(\my_uart|Add0~2_combout ),
	.cin(gnd),
	.combout(\my_uart|rx_clk_divider~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|rx_clk_divider~8 .lut_mask = 16'h2200;
defparam \my_uart|rx_clk_divider~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N31
dffeas \my_uart|rx_clk_divider[1] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|rx_clk_divider~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|rx_clk_divider [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|rx_clk_divider[1] .is_wysiwyg = "true";
defparam \my_uart|rx_clk_divider[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N12
cyclone10lp_lcell_comb \my_uart|Add0~4 (
// Equation(s):
// \my_uart|Add0~4_combout  = (\my_uart|rx_clk_divider [2] & ((GND) # (!\my_uart|Add0~3 ))) # (!\my_uart|rx_clk_divider [2] & (\my_uart|Add0~3  $ (GND)))
// \my_uart|Add0~5  = CARRY((\my_uart|rx_clk_divider [2]) # (!\my_uart|Add0~3 ))

	.dataa(\my_uart|rx_clk_divider [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_uart|Add0~3 ),
	.combout(\my_uart|Add0~4_combout ),
	.cout(\my_uart|Add0~5 ));
// synopsys translate_off
defparam \my_uart|Add0~4 .lut_mask = 16'h5AAF;
defparam \my_uart|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N0
cyclone10lp_lcell_comb \my_uart|rx_clk_divider~7 (
// Equation(s):
// \my_uart|rx_clk_divider~7_combout  = (\my_uart|WideNor0~3_combout  & (!\my_uart|rx_countdown[2]~5_combout  & \my_uart|Add0~4_combout ))

	.dataa(\my_uart|WideNor0~3_combout ),
	.datab(\my_uart|rx_countdown[2]~5_combout ),
	.datac(gnd),
	.datad(\my_uart|Add0~4_combout ),
	.cin(gnd),
	.combout(\my_uart|rx_clk_divider~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|rx_clk_divider~7 .lut_mask = 16'h2200;
defparam \my_uart|rx_clk_divider~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N13
dffeas \my_uart|rx_clk_divider[2] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_uart|rx_clk_divider~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|rx_clk_divider [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|rx_clk_divider[2] .is_wysiwyg = "true";
defparam \my_uart|rx_clk_divider[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N14
cyclone10lp_lcell_comb \my_uart|Add0~6 (
// Equation(s):
// \my_uart|Add0~6_combout  = (\my_uart|rx_clk_divider [3] & (!\my_uart|Add0~5 )) # (!\my_uart|rx_clk_divider [3] & (\my_uart|Add0~5  & VCC))
// \my_uart|Add0~7  = CARRY((\my_uart|rx_clk_divider [3] & !\my_uart|Add0~5 ))

	.dataa(gnd),
	.datab(\my_uart|rx_clk_divider [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_uart|Add0~5 ),
	.combout(\my_uart|Add0~6_combout ),
	.cout(\my_uart|Add0~7 ));
// synopsys translate_off
defparam \my_uart|Add0~6 .lut_mask = 16'h3C0C;
defparam \my_uart|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N4
cyclone10lp_lcell_comb \my_uart|rx_clk_divider~6 (
// Equation(s):
// \my_uart|rx_clk_divider~6_combout  = (\my_uart|WideNor0~3_combout  & (!\my_uart|Add0~6_combout  & !\my_uart|rx_countdown[2]~5_combout ))

	.dataa(\my_uart|WideNor0~3_combout ),
	.datab(gnd),
	.datac(\my_uart|Add0~6_combout ),
	.datad(\my_uart|rx_countdown[2]~5_combout ),
	.cin(gnd),
	.combout(\my_uart|rx_clk_divider~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|rx_clk_divider~6 .lut_mask = 16'h000A;
defparam \my_uart|rx_clk_divider~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N5
dffeas \my_uart|rx_clk_divider[3] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|rx_clk_divider~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|rx_clk_divider [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|rx_clk_divider[3] .is_wysiwyg = "true";
defparam \my_uart|rx_clk_divider[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N16
cyclone10lp_lcell_comb \my_uart|Add0~8 (
// Equation(s):
// \my_uart|Add0~8_combout  = (\my_uart|rx_clk_divider [4] & (\my_uart|Add0~7  $ (GND))) # (!\my_uart|rx_clk_divider [4] & ((GND) # (!\my_uart|Add0~7 )))
// \my_uart|Add0~9  = CARRY((!\my_uart|Add0~7 ) # (!\my_uart|rx_clk_divider [4]))

	.dataa(gnd),
	.datab(\my_uart|rx_clk_divider [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_uart|Add0~7 ),
	.combout(\my_uart|Add0~8_combout ),
	.cout(\my_uart|Add0~9 ));
// synopsys translate_off
defparam \my_uart|Add0~8 .lut_mask = 16'hC33F;
defparam \my_uart|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N0
cyclone10lp_lcell_comb \my_uart|rx_clk_divider~5 (
// Equation(s):
// \my_uart|rx_clk_divider~5_combout  = (!\my_uart|rx_countdown[2]~5_combout  & (\my_uart|WideNor0~3_combout  & !\my_uart|Add0~8_combout ))

	.dataa(\my_uart|rx_countdown[2]~5_combout ),
	.datab(\my_uart|WideNor0~3_combout ),
	.datac(\my_uart|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_uart|rx_clk_divider~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|rx_clk_divider~5 .lut_mask = 16'h0404;
defparam \my_uart|rx_clk_divider~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N11
dffeas \my_uart|rx_clk_divider[4] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_uart|rx_clk_divider~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|rx_clk_divider [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|rx_clk_divider[4] .is_wysiwyg = "true";
defparam \my_uart|rx_clk_divider[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N18
cyclone10lp_lcell_comb \my_uart|Add0~10 (
// Equation(s):
// \my_uart|Add0~10_combout  = (\my_uart|rx_clk_divider [5] & (\my_uart|Add0~9  & VCC)) # (!\my_uart|rx_clk_divider [5] & (!\my_uart|Add0~9 ))
// \my_uart|Add0~11  = CARRY((!\my_uart|rx_clk_divider [5] & !\my_uart|Add0~9 ))

	.dataa(gnd),
	.datab(\my_uart|rx_clk_divider [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_uart|Add0~9 ),
	.combout(\my_uart|Add0~10_combout ),
	.cout(\my_uart|Add0~11 ));
// synopsys translate_off
defparam \my_uart|Add0~10 .lut_mask = 16'hC303;
defparam \my_uart|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N30
cyclone10lp_lcell_comb \my_uart|rx_clk_divider~4 (
// Equation(s):
// \my_uart|rx_clk_divider~4_combout  = (!\my_uart|rx_countdown[2]~5_combout  & (\my_uart|WideNor0~3_combout  & \my_uart|Add0~10_combout ))

	.dataa(\my_uart|rx_countdown[2]~5_combout ),
	.datab(gnd),
	.datac(\my_uart|WideNor0~3_combout ),
	.datad(\my_uart|Add0~10_combout ),
	.cin(gnd),
	.combout(\my_uart|rx_clk_divider~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|rx_clk_divider~4 .lut_mask = 16'h5000;
defparam \my_uart|rx_clk_divider~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N9
dffeas \my_uart|rx_clk_divider[5] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_uart|rx_clk_divider~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|rx_clk_divider [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|rx_clk_divider[5] .is_wysiwyg = "true";
defparam \my_uart|rx_clk_divider[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N20
cyclone10lp_lcell_comb \my_uart|Add0~12 (
// Equation(s):
// \my_uart|Add0~12_combout  = (\my_uart|rx_clk_divider [6] & (\my_uart|Add0~11  $ (GND))) # (!\my_uart|rx_clk_divider [6] & ((GND) # (!\my_uart|Add0~11 )))
// \my_uart|Add0~13  = CARRY((!\my_uart|Add0~11 ) # (!\my_uart|rx_clk_divider [6]))

	.dataa(gnd),
	.datab(\my_uart|rx_clk_divider [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_uart|Add0~11 ),
	.combout(\my_uart|Add0~12_combout ),
	.cout(\my_uart|Add0~13 ));
// synopsys translate_off
defparam \my_uart|Add0~12 .lut_mask = 16'hC33F;
defparam \my_uart|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N2
cyclone10lp_lcell_comb \my_uart|rx_clk_divider~3 (
// Equation(s):
// \my_uart|rx_clk_divider~3_combout  = (\my_uart|WideNor0~3_combout  & (!\my_uart|rx_countdown[2]~5_combout  & !\my_uart|Add0~12_combout ))

	.dataa(\my_uart|WideNor0~3_combout ),
	.datab(\my_uart|rx_countdown[2]~5_combout ),
	.datac(gnd),
	.datad(\my_uart|Add0~12_combout ),
	.cin(gnd),
	.combout(\my_uart|rx_clk_divider~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|rx_clk_divider~3 .lut_mask = 16'h0022;
defparam \my_uart|rx_clk_divider~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N3
dffeas \my_uart|rx_clk_divider[6] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|rx_clk_divider~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|rx_clk_divider [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|rx_clk_divider[6] .is_wysiwyg = "true";
defparam \my_uart|rx_clk_divider[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N22
cyclone10lp_lcell_comb \my_uart|Add0~14 (
// Equation(s):
// \my_uart|Add0~14_combout  = (\my_uart|rx_clk_divider [7] & (!\my_uart|Add0~13 )) # (!\my_uart|rx_clk_divider [7] & (\my_uart|Add0~13  & VCC))
// \my_uart|Add0~15  = CARRY((\my_uart|rx_clk_divider [7] & !\my_uart|Add0~13 ))

	.dataa(gnd),
	.datab(\my_uart|rx_clk_divider [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_uart|Add0~13 ),
	.combout(\my_uart|Add0~14_combout ),
	.cout(\my_uart|Add0~15 ));
// synopsys translate_off
defparam \my_uart|Add0~14 .lut_mask = 16'h3C0C;
defparam \my_uart|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N20
cyclone10lp_lcell_comb \my_uart|rx_clk_divider~2 (
// Equation(s):
// \my_uart|rx_clk_divider~2_combout  = (!\my_uart|rx_countdown[2]~5_combout  & (\my_uart|WideNor0~3_combout  & !\my_uart|Add0~14_combout ))

	.dataa(\my_uart|rx_countdown[2]~5_combout ),
	.datab(gnd),
	.datac(\my_uart|WideNor0~3_combout ),
	.datad(\my_uart|Add0~14_combout ),
	.cin(gnd),
	.combout(\my_uart|rx_clk_divider~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|rx_clk_divider~2 .lut_mask = 16'h0050;
defparam \my_uart|rx_clk_divider~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N1
dffeas \my_uart|rx_clk_divider[7] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_uart|rx_clk_divider~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|rx_clk_divider [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|rx_clk_divider[7] .is_wysiwyg = "true";
defparam \my_uart|rx_clk_divider[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N24
cyclone10lp_lcell_comb \my_uart|Add0~16 (
// Equation(s):
// \my_uart|Add0~16_combout  = (\my_uart|rx_clk_divider [8] & ((GND) # (!\my_uart|Add0~15 ))) # (!\my_uart|rx_clk_divider [8] & (\my_uart|Add0~15  $ (GND)))
// \my_uart|Add0~17  = CARRY((\my_uart|rx_clk_divider [8]) # (!\my_uart|Add0~15 ))

	.dataa(gnd),
	.datab(\my_uart|rx_clk_divider [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_uart|Add0~15 ),
	.combout(\my_uart|Add0~16_combout ),
	.cout(\my_uart|Add0~17 ));
// synopsys translate_off
defparam \my_uart|Add0~16 .lut_mask = 16'h3CCF;
defparam \my_uart|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N6
cyclone10lp_lcell_comb \my_uart|WideNor0~2 (
// Equation(s):
// \my_uart|WideNor0~2_combout  = (\my_uart|Add0~16_combout ) # (\my_uart|Add0~14_combout )

	.dataa(gnd),
	.datab(\my_uart|Add0~16_combout ),
	.datac(gnd),
	.datad(\my_uart|Add0~14_combout ),
	.cin(gnd),
	.combout(\my_uart|WideNor0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|WideNor0~2 .lut_mask = 16'hFFCC;
defparam \my_uart|WideNor0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N6
cyclone10lp_lcell_comb \my_uart|rx_clk_divider~10 (
// Equation(s):
// \my_uart|rx_clk_divider~10_combout  = (\my_uart|WideNor0~3_combout  & (!\my_uart|rx_countdown[2]~5_combout  & \my_uart|Add0~20_combout ))

	.dataa(\my_uart|WideNor0~3_combout ),
	.datab(\my_uart|rx_countdown[2]~5_combout ),
	.datac(gnd),
	.datad(\my_uart|Add0~20_combout ),
	.cin(gnd),
	.combout(\my_uart|rx_clk_divider~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|rx_clk_divider~10 .lut_mask = 16'h2200;
defparam \my_uart|rx_clk_divider~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N7
dffeas \my_uart|rx_clk_divider[10] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|rx_clk_divider~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|rx_clk_divider [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|rx_clk_divider[10] .is_wysiwyg = "true";
defparam \my_uart|rx_clk_divider[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N26
cyclone10lp_lcell_comb \my_uart|Add0~18 (
// Equation(s):
// \my_uart|Add0~18_combout  = (\my_uart|rx_clk_divider [9] & (\my_uart|Add0~17  & VCC)) # (!\my_uart|rx_clk_divider [9] & (!\my_uart|Add0~17 ))
// \my_uart|Add0~19  = CARRY((!\my_uart|rx_clk_divider [9] & !\my_uart|Add0~17 ))

	.dataa(gnd),
	.datab(\my_uart|rx_clk_divider [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_uart|Add0~17 ),
	.combout(\my_uart|Add0~18_combout ),
	.cout(\my_uart|Add0~19 ));
// synopsys translate_off
defparam \my_uart|Add0~18 .lut_mask = 16'hC303;
defparam \my_uart|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N26
cyclone10lp_lcell_comb \my_uart|rx_clk_divider~0 (
// Equation(s):
// \my_uart|rx_clk_divider~0_combout  = (!\my_uart|rx_countdown[2]~5_combout  & (\my_uart|WideNor0~3_combout  & \my_uart|Add0~18_combout ))

	.dataa(\my_uart|rx_countdown[2]~5_combout ),
	.datab(\my_uart|WideNor0~3_combout ),
	.datac(\my_uart|Add0~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_uart|rx_clk_divider~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|rx_clk_divider~0 .lut_mask = 16'h4040;
defparam \my_uart|rx_clk_divider~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y27_N19
dffeas \my_uart|rx_clk_divider[9] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_uart|rx_clk_divider~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|rx_clk_divider [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|rx_clk_divider[9] .is_wysiwyg = "true";
defparam \my_uart|rx_clk_divider[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y27_N28
cyclone10lp_lcell_comb \my_uart|Add0~20 (
// Equation(s):
// \my_uart|Add0~20_combout  = \my_uart|Add0~19  $ (\my_uart|rx_clk_divider [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_uart|rx_clk_divider [10]),
	.cin(\my_uart|Add0~19 ),
	.combout(\my_uart|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Add0~20 .lut_mask = 16'h0FF0;
defparam \my_uart|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N18
cyclone10lp_lcell_comb \my_uart|WideNor0~0 (
// Equation(s):
// \my_uart|WideNor0~0_combout  = (\my_uart|Add0~0_combout ) # ((\my_uart|Add0~6_combout ) # ((\my_uart|Add0~4_combout ) # (\my_uart|Add0~2_combout )))

	.dataa(\my_uart|Add0~0_combout ),
	.datab(\my_uart|Add0~6_combout ),
	.datac(\my_uart|Add0~4_combout ),
	.datad(\my_uart|Add0~2_combout ),
	.cin(gnd),
	.combout(\my_uart|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|WideNor0~0 .lut_mask = 16'hFFFE;
defparam \my_uart|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N12
cyclone10lp_lcell_comb \my_uart|WideNor0~1 (
// Equation(s):
// \my_uart|WideNor0~1_combout  = (\my_uart|WideNor0~0_combout ) # ((\my_uart|Add0~10_combout ) # ((\my_uart|Add0~8_combout ) # (\my_uart|Add0~12_combout )))

	.dataa(\my_uart|WideNor0~0_combout ),
	.datab(\my_uart|Add0~10_combout ),
	.datac(\my_uart|Add0~8_combout ),
	.datad(\my_uart|Add0~12_combout ),
	.cin(gnd),
	.combout(\my_uart|WideNor0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|WideNor0~1 .lut_mask = 16'hFFFE;
defparam \my_uart|WideNor0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y27_N8
cyclone10lp_lcell_comb \my_uart|WideNor0~3 (
// Equation(s):
// \my_uart|WideNor0~3_combout  = (\my_uart|WideNor0~2_combout ) # ((\my_uart|Add0~20_combout ) # ((\my_uart|Add0~18_combout ) # (\my_uart|WideNor0~1_combout )))

	.dataa(\my_uart|WideNor0~2_combout ),
	.datab(\my_uart|Add0~20_combout ),
	.datac(\my_uart|Add0~18_combout ),
	.datad(\my_uart|WideNor0~1_combout ),
	.cin(gnd),
	.combout(\my_uart|WideNor0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|WideNor0~3 .lut_mask = 16'hFFFE;
defparam \my_uart|WideNor0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N6
cyclone10lp_lcell_comb \my_uart|Selector0~2 (
// Equation(s):
// \my_uart|Selector0~2_combout  = (\my_uart|Add1~10_combout  & (!\my_uart|rx_countdown[3]~4_combout  & ((!\my_uart|recv_state.RX_ERROR~q ) # (!\button~input_o ))))

	.dataa(\button~input_o ),
	.datab(\my_uart|Add1~10_combout ),
	.datac(\my_uart|rx_countdown[3]~4_combout ),
	.datad(\my_uart|recv_state.RX_ERROR~q ),
	.cin(gnd),
	.combout(\my_uart|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector0~2 .lut_mask = 16'h040C;
defparam \my_uart|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N7
dffeas \my_uart|rx_countdown[5] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|rx_countdown [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|rx_countdown[5] .is_wysiwyg = "true";
defparam \my_uart|rx_countdown[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N18
cyclone10lp_lcell_comb \my_uart|Add1~10 (
// Equation(s):
// \my_uart|Add1~10_combout  = \my_uart|WideNor0~3_combout  $ (\my_uart|Add1~9  $ (!\my_uart|rx_countdown [5]))

	.dataa(gnd),
	.datab(\my_uart|WideNor0~3_combout ),
	.datac(gnd),
	.datad(\my_uart|rx_countdown [5]),
	.cin(\my_uart|Add1~9 ),
	.combout(\my_uart|Add1~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Add1~10 .lut_mask = 16'h3CC3;
defparam \my_uart|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N4
cyclone10lp_lcell_comb \my_uart|WideNor2 (
// Equation(s):
// \my_uart|WideNor2~combout  = (!\my_uart|Add1~10_combout  & (!\my_uart|Add1~8_combout  & \my_uart|WideNor2~0_combout ))

	.dataa(gnd),
	.datab(\my_uart|Add1~10_combout ),
	.datac(\my_uart|Add1~8_combout ),
	.datad(\my_uart|WideNor2~0_combout ),
	.cin(gnd),
	.combout(\my_uart|WideNor2~combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|WideNor2 .lut_mask = 16'h0300;
defparam \my_uart|WideNor2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N16
cyclone10lp_lcell_comb \my_uart|Selector4~0 (
// Equation(s):
// \my_uart|Selector4~0_combout  = (\my_uart|recv_state~16_combout  & ((\my_uart|WideNor2~combout ) # ((!\uart_rx~input_o  & \my_uart|rx_countdown[2]~2_combout )))) # (!\my_uart|recv_state~16_combout  & (((!\uart_rx~input_o  & 
// \my_uart|rx_countdown[2]~2_combout ))))

	.dataa(\my_uart|recv_state~16_combout ),
	.datab(\my_uart|WideNor2~combout ),
	.datac(\uart_rx~input_o ),
	.datad(\my_uart|rx_countdown[2]~2_combout ),
	.cin(gnd),
	.combout(\my_uart|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector4~0 .lut_mask = 16'h8F88;
defparam \my_uart|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N28
cyclone10lp_lcell_comb \my_uart|Selector3~0 (
// Equation(s):
// \my_uart|Selector3~0_combout  = (!\my_uart|recv_state~17_combout  & ((\my_uart|Selector4~0_combout ) # ((\my_uart|Add1~4_combout  & !\my_uart|rx_countdown[2]~5_combout ))))

	.dataa(\my_uart|Add1~4_combout ),
	.datab(\my_uart|Selector4~0_combout ),
	.datac(\my_uart|recv_state~17_combout ),
	.datad(\my_uart|rx_countdown[2]~5_combout ),
	.cin(gnd),
	.combout(\my_uart|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector3~0 .lut_mask = 16'h0C0E;
defparam \my_uart|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N29
dffeas \my_uart|rx_countdown[2] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|rx_countdown [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|rx_countdown[2] .is_wysiwyg = "true";
defparam \my_uart|rx_countdown[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N18
cyclone10lp_lcell_comb \my_uart|rx_countdown[2]~1 (
// Equation(s):
// \my_uart|rx_countdown[2]~1_combout  = (!\my_uart|Add1~6_combout  & !\my_uart|Add1~4_combout )

	.dataa(\my_uart|Add1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_uart|Add1~4_combout ),
	.cin(gnd),
	.combout(\my_uart|rx_countdown[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|rx_countdown[2]~1 .lut_mask = 16'h0055;
defparam \my_uart|rx_countdown[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N24
cyclone10lp_lcell_comb \my_uart|rx_countdown[2]~0 (
// Equation(s):
// \my_uart|rx_countdown[2]~0_combout  = (!\my_uart|Add1~2_combout  & (\my_uart|recv_state.RX_CHECK_START~q  & (!\my_uart|Add1~0_combout  & \button~input_o )))

	.dataa(\my_uart|Add1~2_combout ),
	.datab(\my_uart|recv_state.RX_CHECK_START~q ),
	.datac(\my_uart|Add1~0_combout ),
	.datad(\button~input_o ),
	.cin(gnd),
	.combout(\my_uart|rx_countdown[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|rx_countdown[2]~0 .lut_mask = 16'h0400;
defparam \my_uart|rx_countdown[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N2
cyclone10lp_lcell_comb \my_uart|rx_countdown[2]~2 (
// Equation(s):
// \my_uart|rx_countdown[2]~2_combout  = (\my_uart|rx_countdown[2]~1_combout  & (!\my_uart|Add1~8_combout  & (!\my_uart|Add1~10_combout  & \my_uart|rx_countdown[2]~0_combout )))

	.dataa(\my_uart|rx_countdown[2]~1_combout ),
	.datab(\my_uart|Add1~8_combout ),
	.datac(\my_uart|Add1~10_combout ),
	.datad(\my_uart|rx_countdown[2]~0_combout ),
	.cin(gnd),
	.combout(\my_uart|rx_countdown[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|rx_countdown[2]~2 .lut_mask = 16'h0200;
defparam \my_uart|rx_countdown[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N20
cyclone10lp_lcell_comb \my_uart|rx_countdown[3]~3 (
// Equation(s):
// \my_uart|rx_countdown[3]~3_combout  = (\my_uart|recv_state.RX_READ_BITS~q  & (((!\my_uart|rx_data[7]~0_combout )))) # (!\my_uart|recv_state.RX_READ_BITS~q  & (!\my_uart|rx_countdown[2]~2_combout  & ((\my_uart|recv_state.RX_IDLE~q ))))

	.dataa(\my_uart|rx_countdown[2]~2_combout ),
	.datab(\my_uart|recv_state.RX_READ_BITS~q ),
	.datac(\my_uart|rx_data[7]~0_combout ),
	.datad(\my_uart|recv_state.RX_IDLE~q ),
	.cin(gnd),
	.combout(\my_uart|rx_countdown[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|rx_countdown[3]~3 .lut_mask = 16'h1D0C;
defparam \my_uart|rx_countdown[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N30
cyclone10lp_lcell_comb \my_uart|rx_countdown[3]~4 (
// Equation(s):
// \my_uart|rx_countdown[3]~4_combout  = (\button~input_o  & (!\my_uart|rx_countdown[3]~3_combout  & ((\my_uart|rx_data[7]~0_combout ) # (!\uart_rx~input_o )))) # (!\button~input_o  & (((\my_uart|rx_data[7]~0_combout ) # (!\uart_rx~input_o ))))

	.dataa(\button~input_o ),
	.datab(\my_uart|rx_countdown[3]~3_combout ),
	.datac(\my_uart|rx_data[7]~0_combout ),
	.datad(\uart_rx~input_o ),
	.cin(gnd),
	.combout(\my_uart|rx_countdown[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|rx_countdown[3]~4 .lut_mask = 16'h7077;
defparam \my_uart|rx_countdown[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N22
cyclone10lp_lcell_comb \my_uart|Selector2~2 (
// Equation(s):
// \my_uart|Selector2~2_combout  = (\button~input_o  & ((\my_uart|recv_state.RX_ERROR~q ) # ((\my_uart|Add1~6_combout  & !\my_uart|rx_countdown[3]~4_combout )))) # (!\button~input_o  & (\my_uart|Add1~6_combout  & (!\my_uart|rx_countdown[3]~4_combout )))

	.dataa(\button~input_o ),
	.datab(\my_uart|Add1~6_combout ),
	.datac(\my_uart|rx_countdown[3]~4_combout ),
	.datad(\my_uart|recv_state.RX_ERROR~q ),
	.cin(gnd),
	.combout(\my_uart|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector2~2 .lut_mask = 16'hAE0C;
defparam \my_uart|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N23
dffeas \my_uart|rx_countdown[3] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|Selector2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|rx_countdown [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|rx_countdown[3] .is_wysiwyg = "true";
defparam \my_uart|rx_countdown[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N10
cyclone10lp_lcell_comb \my_uart|WideNor2~0 (
// Equation(s):
// \my_uart|WideNor2~0_combout  = (!\my_uart|Add1~6_combout  & (!\my_uart|Add1~2_combout  & (!\my_uart|Add1~0_combout  & !\my_uart|Add1~4_combout )))

	.dataa(\my_uart|Add1~6_combout ),
	.datab(\my_uart|Add1~2_combout ),
	.datac(\my_uart|Add1~0_combout ),
	.datad(\my_uart|Add1~4_combout ),
	.cin(gnd),
	.combout(\my_uart|WideNor2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|WideNor2~0 .lut_mask = 16'h0001;
defparam \my_uart|WideNor2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N4
cyclone10lp_lcell_comb \my_uart|Selector16~0 (
// Equation(s):
// \my_uart|Selector16~0_combout  = (\button~input_o  & (!\my_uart|rx_bits_remaining [0] & \my_uart|recv_state.RX_READ_BITS~q ))

	.dataa(\button~input_o ),
	.datab(gnd),
	.datac(\my_uart|rx_bits_remaining [0]),
	.datad(\my_uart|recv_state.RX_READ_BITS~q ),
	.cin(gnd),
	.combout(\my_uart|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector16~0 .lut_mask = 16'h0A00;
defparam \my_uart|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N5
dffeas \my_uart|rx_bits_remaining[0] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|rx_bits_remaining [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|rx_bits_remaining[0] .is_wysiwyg = "true";
defparam \my_uart|rx_bits_remaining[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N26
cyclone10lp_lcell_comb \my_uart|Selector15~0 (
// Equation(s):
// \my_uart|Selector15~0_combout  = (\button~input_o  & (\my_uart|recv_state.RX_READ_BITS~q  & (\my_uart|rx_bits_remaining [0] $ (!\my_uart|rx_bits_remaining [1]))))

	.dataa(\button~input_o ),
	.datab(\my_uart|rx_bits_remaining [0]),
	.datac(\my_uart|rx_bits_remaining [1]),
	.datad(\my_uart|recv_state.RX_READ_BITS~q ),
	.cin(gnd),
	.combout(\my_uart|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector15~0 .lut_mask = 16'h8200;
defparam \my_uart|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N27
dffeas \my_uart|rx_bits_remaining[1] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|rx_bits_remaining [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|rx_bits_remaining[1] .is_wysiwyg = "true";
defparam \my_uart|rx_bits_remaining[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N0
cyclone10lp_lcell_comb \my_uart|Selector14~0 (
// Equation(s):
// \my_uart|Selector14~0_combout  = (\my_uart|recv_state~16_combout  & (\my_uart|rx_bits_remaining [2] $ (((!\my_uart|rx_bits_remaining [1] & !\my_uart|rx_bits_remaining [0])))))

	.dataa(\my_uart|rx_bits_remaining [1]),
	.datab(\my_uart|rx_bits_remaining [0]),
	.datac(\my_uart|rx_bits_remaining [2]),
	.datad(\my_uart|recv_state~16_combout ),
	.cin(gnd),
	.combout(\my_uart|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector14~0 .lut_mask = 16'hE100;
defparam \my_uart|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N1
dffeas \my_uart|rx_bits_remaining[2] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|rx_bits_remaining [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|rx_bits_remaining[2] .is_wysiwyg = "true";
defparam \my_uart|rx_bits_remaining[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N30
cyclone10lp_lcell_comb \my_uart|Add4~0 (
// Equation(s):
// \my_uart|Add4~0_combout  = \my_uart|rx_bits_remaining [3] $ (((\my_uart|rx_bits_remaining [0]) # ((\my_uart|rx_bits_remaining [2]) # (\my_uart|rx_bits_remaining [1]))))

	.dataa(\my_uart|rx_bits_remaining [3]),
	.datab(\my_uart|rx_bits_remaining [0]),
	.datac(\my_uart|rx_bits_remaining [2]),
	.datad(\my_uart|rx_bits_remaining [1]),
	.cin(gnd),
	.combout(\my_uart|Add4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Add4~0 .lut_mask = 16'h5556;
defparam \my_uart|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N6
cyclone10lp_lcell_comb \my_uart|Selector13~2 (
// Equation(s):
// \my_uart|Selector13~2_combout  = ((!\my_uart|Add4~0_combout ) # (!\my_uart|recv_state.RX_READ_BITS~q )) # (!\button~input_o )

	.dataa(\button~input_o ),
	.datab(\my_uart|recv_state.RX_READ_BITS~q ),
	.datac(gnd),
	.datad(\my_uart|Add4~0_combout ),
	.cin(gnd),
	.combout(\my_uart|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector13~2 .lut_mask = 16'h77FF;
defparam \my_uart|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N7
dffeas \my_uart|rx_bits_remaining[3] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|Selector13~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart|Selector4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|rx_bits_remaining [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|rx_bits_remaining[3] .is_wysiwyg = "true";
defparam \my_uart|rx_bits_remaining[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N28
cyclone10lp_lcell_comb \my_uart|Selector9~4 (
// Equation(s):
// \my_uart|Selector9~4_combout  = (!\my_uart|rx_bits_remaining [3] & (\my_uart|rx_bits_remaining [0] & (!\my_uart|rx_bits_remaining [1] & !\my_uart|rx_bits_remaining [2])))

	.dataa(\my_uart|rx_bits_remaining [3]),
	.datab(\my_uart|rx_bits_remaining [0]),
	.datac(\my_uart|rx_bits_remaining [1]),
	.datad(\my_uart|rx_bits_remaining [2]),
	.cin(gnd),
	.combout(\my_uart|Selector9~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector9~4 .lut_mask = 16'h0004;
defparam \my_uart|Selector9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N14
cyclone10lp_lcell_comb \my_uart|Selector9~5 (
// Equation(s):
// \my_uart|Selector9~5_combout  = (\my_uart|WideNor2~0_combout  & (!\my_uart|Add1~10_combout  & (!\my_uart|Add1~8_combout  & \my_uart|Selector9~4_combout )))

	.dataa(\my_uart|WideNor2~0_combout ),
	.datab(\my_uart|Add1~10_combout ),
	.datac(\my_uart|Add1~8_combout ),
	.datad(\my_uart|Selector9~4_combout ),
	.cin(gnd),
	.combout(\my_uart|Selector9~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector9~5 .lut_mask = 16'h0200;
defparam \my_uart|Selector9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cyclone10lp_lcell_comb \my_uart|rx_countdown[2]~6 (
// Equation(s):
// \my_uart|rx_countdown[2]~6_combout  = (\my_uart|Selector12~1_combout  & (!\uart_rx~input_o  & \my_uart|recv_state.RX_CHECK_START~q ))

	.dataa(\my_uart|Selector12~1_combout ),
	.datab(gnd),
	.datac(\uart_rx~input_o ),
	.datad(\my_uart|recv_state.RX_CHECK_START~q ),
	.cin(gnd),
	.combout(\my_uart|rx_countdown[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|rx_countdown[2]~6 .lut_mask = 16'h0A00;
defparam \my_uart|rx_countdown[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cyclone10lp_lcell_comb \my_uart|Selector8~0 (
// Equation(s):
// \my_uart|Selector8~0_combout  = (!\my_uart|recv_state.RX_IDLE~q  & (\button~input_o  & (\uart_rx~input_o  & \my_uart|recv_state.RX_READ_BITS~q )))

	.dataa(\my_uart|recv_state.RX_IDLE~q ),
	.datab(\button~input_o ),
	.datac(\uart_rx~input_o ),
	.datad(\my_uart|recv_state.RX_READ_BITS~q ),
	.cin(gnd),
	.combout(\my_uart|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector8~0 .lut_mask = 16'h4000;
defparam \my_uart|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cyclone10lp_lcell_comb \my_uart|Selector8~1 (
// Equation(s):
// \my_uart|Selector8~1_combout  = (\my_uart|rx_countdown[2]~6_combout ) # ((\my_uart|Selector8~0_combout ) # ((!\my_uart|Selector9~5_combout  & \my_uart|recv_state~16_combout )))

	.dataa(\my_uart|Selector9~5_combout ),
	.datab(\my_uart|recv_state~16_combout ),
	.datac(\my_uart|rx_countdown[2]~6_combout ),
	.datad(\my_uart|Selector8~0_combout ),
	.cin(gnd),
	.combout(\my_uart|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector8~1 .lut_mask = 16'hFFF4;
defparam \my_uart|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N17
dffeas \my_uart|recv_state.RX_READ_BITS (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|Selector8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|recv_state.RX_READ_BITS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|recv_state.RX_READ_BITS .is_wysiwyg = "true";
defparam \my_uart|recv_state.RX_READ_BITS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N24
cyclone10lp_lcell_comb \my_uart|recv_state~16 (
// Equation(s):
// \my_uart|recv_state~16_combout  = (\button~input_o  & \my_uart|recv_state.RX_READ_BITS~q )

	.dataa(\button~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_uart|recv_state.RX_READ_BITS~q ),
	.cin(gnd),
	.combout(\my_uart|recv_state~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|recv_state~16 .lut_mask = 16'hAA00;
defparam \my_uart|recv_state~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N22
cyclone10lp_lcell_comb \my_uart|rx_data[7]~0 (
// Equation(s):
// \my_uart|rx_data[7]~0_combout  = (\my_uart|recv_state~16_combout  & (!\my_uart|Add1~10_combout  & (!\my_uart|Add1~8_combout  & \my_uart|WideNor2~0_combout )))

	.dataa(\my_uart|recv_state~16_combout ),
	.datab(\my_uart|Add1~10_combout ),
	.datac(\my_uart|Add1~8_combout ),
	.datad(\my_uart|WideNor2~0_combout ),
	.cin(gnd),
	.combout(\my_uart|rx_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|rx_data[7]~0 .lut_mask = 16'h0200;
defparam \my_uart|rx_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y22_N17
dffeas \my_uart|rx_data[7] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\uart_rx~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart|rx_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|rx_data[7] .is_wysiwyg = "true";
defparam \my_uart|rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N7
dffeas \my_uart|rx_data[6] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_uart|rx_data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart|rx_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|rx_data[6] .is_wysiwyg = "true";
defparam \my_uart|rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N5
dffeas \my_uart|rx_data[5] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_uart|rx_data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart|rx_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|rx_data[5] .is_wysiwyg = "true";
defparam \my_uart|rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N19
dffeas \my_uart|rx_data[4] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_uart|rx_data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart|rx_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|rx_data[4] .is_wysiwyg = "true";
defparam \my_uart|rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N25
dffeas \my_uart|rx_data[3] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_uart|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart|rx_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|rx_data[3] .is_wysiwyg = "true";
defparam \my_uart|rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cyclone10lp_lcell_comb \my_uart|rx_data[2]~feeder (
// Equation(s):
// \my_uart|rx_data[2]~feeder_combout  = \my_uart|rx_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_uart|rx_data [3]),
	.cin(gnd),
	.combout(\my_uart|rx_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|rx_data[2]~feeder .lut_mask = 16'hFF00;
defparam \my_uart|rx_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N11
dffeas \my_uart|rx_data[2] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|rx_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart|rx_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|rx_data[2] .is_wysiwyg = "true";
defparam \my_uart|rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N28
cyclone10lp_lcell_comb \my_uart|rx_data[1]~feeder (
// Equation(s):
// \my_uart|rx_data[1]~feeder_combout  = \my_uart|rx_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_uart|rx_data [2]),
	.cin(gnd),
	.combout(\my_uart|rx_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|rx_data[1]~feeder .lut_mask = 16'hFF00;
defparam \my_uart|rx_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N29
dffeas \my_uart|rx_data[1] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|rx_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart|rx_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|rx_data[1] .is_wysiwyg = "true";
defparam \my_uart|rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N15
dffeas \my_uart|rx_data[0] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_uart|rx_data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_uart|rx_data[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|rx_data[0] .is_wysiwyg = "true";
defparam \my_uart|rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
cyclone10lp_lcell_comb \ram_write_data[0]~feeder (
// Equation(s):
// \ram_write_data[0]~feeder_combout  = \my_uart|rx_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_uart|rx_data [0]),
	.cin(gnd),
	.combout(\ram_write_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_write_data[0]~feeder .lut_mask = 16'hFF00;
defparam \ram_write_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N6
cyclone10lp_lcell_comb \always3~0 (
// Equation(s):
// \always3~0_combout  = (!\my_uart|rx_data [7] & (\my_uart|rx_data [6] & !\my_uart|rx_data [5]))

	.dataa(gnd),
	.datab(\my_uart|rx_data [7]),
	.datac(\my_uart|rx_data [6]),
	.datad(\my_uart|rx_data [5]),
	.cin(gnd),
	.combout(\always3~0_combout ),
	.cout());
// synopsys translate_off
defparam \always3~0 .lut_mask = 16'h0030;
defparam \always3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N14
cyclone10lp_lcell_comb \always3~1 (
// Equation(s):
// \always3~1_combout  = (\my_uart|rx_data [2]) # ((\my_uart|rx_data [1] & ((\my_uart|rx_data [0]) # (\my_uart|rx_data [3]))))

	.dataa(\my_uart|rx_data [2]),
	.datab(\my_uart|rx_data [1]),
	.datac(\my_uart|rx_data [0]),
	.datad(\my_uart|rx_data [3]),
	.cin(gnd),
	.combout(\always3~1_combout ),
	.cout());
// synopsys translate_off
defparam \always3~1 .lut_mask = 16'hEEEA;
defparam \always3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N18
cyclone10lp_lcell_comb \always3~2 (
// Equation(s):
// \always3~2_combout  = ((\always3~1_combout  & (\my_uart|rx_data [4] & \my_uart|rx_data [3])) # (!\always3~1_combout  & (!\my_uart|rx_data [4] & !\my_uart|rx_data [3]))) # (!\always3~0_combout )

	.dataa(\always3~0_combout ),
	.datab(\always3~1_combout ),
	.datac(\my_uart|rx_data [4]),
	.datad(\my_uart|rx_data [3]),
	.cin(gnd),
	.combout(\always3~2_combout ),
	.cout());
// synopsys translate_off
defparam \always3~2 .lut_mask = 16'hD557;
defparam \always3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cyclone10lp_lcell_comb \r_led[1]~0 (
// Equation(s):
// \r_led[1]~0_combout  = (\my_uart|recv_state.RX_RECEIVED~q  & !\always3~2_combout )

	.dataa(\my_uart|recv_state.RX_RECEIVED~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\always3~2_combout ),
	.cin(gnd),
	.combout(\r_led[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \r_led[1]~0 .lut_mask = 16'h00AA;
defparam \r_led[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N3
dffeas \ram_write_data[0] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_write_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_led[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_write_data[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_write_data[0] .is_wysiwyg = "true";
defparam \ram_write_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N12
cyclone10lp_lcell_comb \sdram_controlleri|wr_data_r~0 (
// Equation(s):
// \sdram_controlleri|wr_data_r~0_combout  = (\button~input_o  & ram_write_data[0])

	.dataa(\button~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(ram_write_data[0]),
	.cin(gnd),
	.combout(\sdram_controlleri|wr_data_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|wr_data_r~0 .lut_mask = 16'hAA00;
defparam \sdram_controlleri|wr_data_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cyclone10lp_lcell_comb \sdram_ctrl_wr_enable~0 (
// Equation(s):
// \sdram_ctrl_wr_enable~0_combout  = (\my_uart|recv_state.RX_RECEIVED~q  & ((\sdram_ctrl_wr_enable~q ) # (!\always3~2_combout )))

	.dataa(\always3~2_combout ),
	.datab(gnd),
	.datac(\sdram_ctrl_wr_enable~q ),
	.datad(\my_uart|recv_state.RX_RECEIVED~q ),
	.cin(gnd),
	.combout(\sdram_ctrl_wr_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_ctrl_wr_enable~0 .lut_mask = 16'hF500;
defparam \sdram_ctrl_wr_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N17
dffeas sdram_ctrl_wr_enable(
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sdram_ctrl_wr_enable~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_ctrl_wr_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam sdram_ctrl_wr_enable.is_wysiwyg = "true";
defparam sdram_ctrl_wr_enable.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N26
cyclone10lp_lcell_comb \sdram_controlleri|wr_data_r~1 (
// Equation(s):
// \sdram_controlleri|wr_data_r~1_combout  = (\sdram_ctrl_wr_enable~q ) # (!\button~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_ctrl_wr_enable~q ),
	.datad(\button~input_o ),
	.cin(gnd),
	.combout(\sdram_controlleri|wr_data_r~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|wr_data_r~1 .lut_mask = 16'hF0FF;
defparam \sdram_controlleri|wr_data_r~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N13
dffeas \sdram_controlleri|wr_data_r[0] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sdram_controlleri|wr_data_r~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_controlleri|wr_data_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_controlleri|wr_data_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_controlleri|wr_data_r[0] .is_wysiwyg = "true";
defparam \sdram_controlleri|wr_data_r[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N4
cyclone10lp_lcell_comb \sdram_controlleri|state[0]~13 (
// Equation(s):
// \sdram_controlleri|state[0]~13_combout  = (\sdram_controlleri|state [4]) # ((\sdram_controlleri|state [1] & !\sdram_controlleri|state [2]))

	.dataa(gnd),
	.datab(\sdram_controlleri|state [1]),
	.datac(\sdram_controlleri|state [4]),
	.datad(\sdram_controlleri|state [2]),
	.cin(gnd),
	.combout(\sdram_controlleri|state[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|state[0]~13 .lut_mask = 16'hF0FC;
defparam \sdram_controlleri|state[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N8
cyclone10lp_lcell_comb \sdram_controlleri|state[4]~1 (
// Equation(s):
// \sdram_controlleri|state[4]~1_combout  = (\sdram_controlleri|state[0]~0_combout  & (!\sdram_controlleri|state [0] & (\sdram_ctrl_wr_enable~q  & !\sdram_controlleri|state [3])))

	.dataa(\sdram_controlleri|state[0]~0_combout ),
	.datab(\sdram_controlleri|state [0]),
	.datac(\sdram_ctrl_wr_enable~q ),
	.datad(\sdram_controlleri|state [3]),
	.cin(gnd),
	.combout(\sdram_controlleri|state[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|state[4]~1 .lut_mask = 16'h0020;
defparam \sdram_controlleri|state[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N12
cyclone10lp_lcell_comb \sdram_controlleri|state[3]~9 (
// Equation(s):
// \sdram_controlleri|state[3]~9_combout  = (\sdram_controlleri|state [0] & (!\sdram_controlleri|state [1] & (!\sdram_controlleri|state [3] & \sdram_controlleri|state [2])))

	.dataa(\sdram_controlleri|state [0]),
	.datab(\sdram_controlleri|state [1]),
	.datac(\sdram_controlleri|state [3]),
	.datad(\sdram_controlleri|state [2]),
	.cin(gnd),
	.combout(\sdram_controlleri|state[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|state[3]~9 .lut_mask = 16'h0200;
defparam \sdram_controlleri|state[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N22
cyclone10lp_lcell_comb \sdram_controlleri|state[3]~10 (
// Equation(s):
// \sdram_controlleri|state[3]~10_combout  = (\sdram_controlleri|state[4]~1_combout ) # (((!\sdram_controlleri|state [4] & \sdram_controlleri|state[3]~9_combout )) # (!\button~input_o ))

	.dataa(\sdram_controlleri|state[4]~1_combout ),
	.datab(\sdram_controlleri|state [4]),
	.datac(\button~input_o ),
	.datad(\sdram_controlleri|state[3]~9_combout ),
	.cin(gnd),
	.combout(\sdram_controlleri|state[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|state[3]~10 .lut_mask = 16'hBFAF;
defparam \sdram_controlleri|state[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N18
cyclone10lp_lcell_comb \sdram_controlleri|state[3]~11 (
// Equation(s):
// \sdram_controlleri|state[3]~11_combout  = ((!\sdram_controlleri|Equal6~0_combout ) # (!\sdram_controlleri|WideNor0~combout )) # (!\button~input_o )

	.dataa(\button~input_o ),
	.datab(\sdram_controlleri|WideNor0~combout ),
	.datac(\sdram_controlleri|Equal6~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_controlleri|state[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|state[3]~11 .lut_mask = 16'h7F7F;
defparam \sdram_controlleri|state[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N16
cyclone10lp_lcell_comb \sdram_controlleri|WideOr1~0 (
// Equation(s):
// \sdram_controlleri|WideOr1~0_combout  = (\sdram_controlleri|state [4] & ((\sdram_controlleri|state [2]) # ((\sdram_controlleri|state [0] & \sdram_controlleri|state [1])))) # (!\sdram_controlleri|state [4] & (\sdram_controlleri|state [0] & 
// (\sdram_controlleri|state [1] $ (!\sdram_controlleri|state [2]))))

	.dataa(\sdram_controlleri|state [0]),
	.datab(\sdram_controlleri|state [1]),
	.datac(\sdram_controlleri|state [4]),
	.datad(\sdram_controlleri|state [2]),
	.cin(gnd),
	.combout(\sdram_controlleri|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|WideOr1~0 .lut_mask = 16'hF882;
defparam \sdram_controlleri|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N24
cyclone10lp_lcell_comb \sdram_controlleri|state[3]~12 (
// Equation(s):
// \sdram_controlleri|state[3]~12_combout  = (\sdram_controlleri|state[3]~11_combout  & ((\sdram_controlleri|state[3]~10_combout ) # ((\sdram_controlleri|state [3] & !\sdram_controlleri|WideOr1~0_combout )))) # (!\sdram_controlleri|state[3]~11_combout  & 
// (((\sdram_controlleri|state [3]))))

	.dataa(\sdram_controlleri|state[3]~10_combout ),
	.datab(\sdram_controlleri|state[3]~11_combout ),
	.datac(\sdram_controlleri|state [3]),
	.datad(\sdram_controlleri|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\sdram_controlleri|state[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|state[3]~12 .lut_mask = 16'hB8F8;
defparam \sdram_controlleri|state[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N25
dffeas \sdram_controlleri|state[3] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sdram_controlleri|state[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_controlleri|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_controlleri|state[3] .is_wysiwyg = "true";
defparam \sdram_controlleri|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N22
cyclone10lp_lcell_comb \sdram_controlleri|state[0]~14 (
// Equation(s):
// \sdram_controlleri|state[0]~14_combout  = (\sdram_controlleri|state[0]~13_combout  & (!\sdram_controlleri|state [0] & (!\sdram_controlleri|state [2]))) # (!\sdram_controlleri|state[0]~13_combout  & (\sdram_controlleri|state [3] & 
// ((!\sdram_controlleri|state [2]) # (!\sdram_controlleri|state [0]))))

	.dataa(\sdram_controlleri|state [0]),
	.datab(\sdram_controlleri|state [2]),
	.datac(\sdram_controlleri|state[0]~13_combout ),
	.datad(\sdram_controlleri|state [3]),
	.cin(gnd),
	.combout(\sdram_controlleri|state[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|state[0]~14 .lut_mask = 16'h1710;
defparam \sdram_controlleri|state[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N16
cyclone10lp_lcell_comb \sdram_controlleri|state[3]~4 (
// Equation(s):
// \sdram_controlleri|state[3]~4_combout  = (\button~input_o  & (((\sdram_controlleri|state [3]) # (\sdram_controlleri|state [0])) # (!\sdram_controlleri|state[0]~0_combout )))

	.dataa(\sdram_controlleri|state[0]~0_combout ),
	.datab(\sdram_controlleri|state [3]),
	.datac(\sdram_controlleri|state [0]),
	.datad(\button~input_o ),
	.cin(gnd),
	.combout(\sdram_controlleri|state[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|state[3]~4 .lut_mask = 16'hFD00;
defparam \sdram_controlleri|state[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N12
cyclone10lp_lcell_comb \sdram_controlleri|state[0]~15 (
// Equation(s):
// \sdram_controlleri|state[0]~15_combout  = (\sdram_controlleri|state[3]~4_combout  & ((\sdram_controlleri|WideNor0~combout  & ((\sdram_controlleri|state [0]))) # (!\sdram_controlleri|WideNor0~combout  & (\sdram_controlleri|state[0]~14_combout ))))

	.dataa(\sdram_controlleri|state[0]~14_combout ),
	.datab(\sdram_controlleri|state[3]~4_combout ),
	.datac(\sdram_controlleri|state [0]),
	.datad(\sdram_controlleri|WideNor0~combout ),
	.cin(gnd),
	.combout(\sdram_controlleri|state[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|state[0]~15 .lut_mask = 16'hC088;
defparam \sdram_controlleri|state[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N13
dffeas \sdram_controlleri|state[0] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sdram_controlleri|state[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_controlleri|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_controlleri|state[0] .is_wysiwyg = "true";
defparam \sdram_controlleri|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N20
cyclone10lp_lcell_comb \sdram_controlleri|state[2]~16 (
// Equation(s):
// \sdram_controlleri|state[2]~16_combout  = (\sdram_controlleri|state [3] & (((!\sdram_controlleri|state [4])))) # (!\sdram_controlleri|state [3] & (\sdram_controlleri|state [1] & ((!\sdram_controlleri|state [2]))))

	.dataa(\sdram_controlleri|state [3]),
	.datab(\sdram_controlleri|state [1]),
	.datac(\sdram_controlleri|state [4]),
	.datad(\sdram_controlleri|state [2]),
	.cin(gnd),
	.combout(\sdram_controlleri|state[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|state[2]~16 .lut_mask = 16'h0A4E;
defparam \sdram_controlleri|state[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N30
cyclone10lp_lcell_comb \sdram_controlleri|state[2]~17 (
// Equation(s):
// \sdram_controlleri|state[2]~17_combout  = (\sdram_controlleri|state[2]~16_combout  & ((\sdram_controlleri|state [0] & ((!\sdram_controlleri|state [2]) # (!\sdram_controlleri|state [1]))) # (!\sdram_controlleri|state [0] & ((\sdram_controlleri|state 
// [2])))))

	.dataa(\sdram_controlleri|state [0]),
	.datab(\sdram_controlleri|state [1]),
	.datac(\sdram_controlleri|state[2]~16_combout ),
	.datad(\sdram_controlleri|state [2]),
	.cin(gnd),
	.combout(\sdram_controlleri|state[2]~17_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|state[2]~17 .lut_mask = 16'h70A0;
defparam \sdram_controlleri|state[2]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N0
cyclone10lp_lcell_comb \sdram_controlleri|state[2]~5 (
// Equation(s):
// \sdram_controlleri|state[2]~5_combout  = (\sdram_controlleri|state[3]~4_combout  & ((\sdram_controlleri|WideNor0~combout  & ((\sdram_controlleri|state [2]))) # (!\sdram_controlleri|WideNor0~combout  & (\sdram_controlleri|state[2]~17_combout ))))

	.dataa(\sdram_controlleri|state[2]~17_combout ),
	.datab(\sdram_controlleri|state[3]~4_combout ),
	.datac(\sdram_controlleri|state [2]),
	.datad(\sdram_controlleri|WideNor0~combout ),
	.cin(gnd),
	.combout(\sdram_controlleri|state[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|state[2]~5 .lut_mask = 16'hC088;
defparam \sdram_controlleri|state[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N1
dffeas \sdram_controlleri|state[2] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sdram_controlleri|state[2]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_controlleri|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_controlleri|state[2] .is_wysiwyg = "true";
defparam \sdram_controlleri|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N2
cyclone10lp_lcell_comb \sdram_controlleri|WideOr5~0 (
// Equation(s):
// \sdram_controlleri|WideOr5~0_combout  = (\sdram_controlleri|state [1] & (!\sdram_controlleri|state [2] & (\sdram_controlleri|state [0] $ (\sdram_controlleri|state [3])))) # (!\sdram_controlleri|state [1] & (\sdram_controlleri|state [2] & 
// (!\sdram_controlleri|state [0] & \sdram_controlleri|state [3])))

	.dataa(\sdram_controlleri|state [1]),
	.datab(\sdram_controlleri|state [2]),
	.datac(\sdram_controlleri|state [0]),
	.datad(\sdram_controlleri|state [3]),
	.cin(gnd),
	.combout(\sdram_controlleri|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|WideOr5~0 .lut_mask = 16'h0620;
defparam \sdram_controlleri|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N28
cyclone10lp_lcell_comb \sdram_controlleri|state_cnt~2 (
// Equation(s):
// \sdram_controlleri|state_cnt~2_combout  = (\sdram_controlleri|Equal6~0_combout  & (\sdram_controlleri|WideOr5~0_combout  & (!\sdram_controlleri|WideNor0~combout  & !\sdram_controlleri|state [4])))

	.dataa(\sdram_controlleri|Equal6~0_combout ),
	.datab(\sdram_controlleri|WideOr5~0_combout ),
	.datac(\sdram_controlleri|WideNor0~combout ),
	.datad(\sdram_controlleri|state [4]),
	.cin(gnd),
	.combout(\sdram_controlleri|state_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|state_cnt~2 .lut_mask = 16'h0008;
defparam \sdram_controlleri|state_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N26
cyclone10lp_lcell_comb \sdram_controlleri|WideOr6~0 (
// Equation(s):
// \sdram_controlleri|WideOr6~0_combout  = (\sdram_controlleri|state [4] & (!\sdram_controlleri|state [2])) # (!\sdram_controlleri|state [4] & (\sdram_controlleri|state [3] & ((\sdram_controlleri|state [2]) # (\sdram_controlleri|state [1]))))

	.dataa(\sdram_controlleri|state [4]),
	.datab(\sdram_controlleri|state [2]),
	.datac(\sdram_controlleri|state [1]),
	.datad(\sdram_controlleri|state [3]),
	.cin(gnd),
	.combout(\sdram_controlleri|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|WideOr6~0 .lut_mask = 16'h7622;
defparam \sdram_controlleri|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N30
cyclone10lp_lcell_comb \sdram_controlleri|WideOr8~0 (
// Equation(s):
// \sdram_controlleri|WideOr8~0_combout  = (!\sdram_controlleri|state [3] & (\sdram_controlleri|state [1] & (!\sdram_controlleri|state [4] & !\sdram_controlleri|state [2])))

	.dataa(\sdram_controlleri|state [3]),
	.datab(\sdram_controlleri|state [1]),
	.datac(\sdram_controlleri|state [4]),
	.datad(\sdram_controlleri|state [2]),
	.cin(gnd),
	.combout(\sdram_controlleri|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|WideOr8~0 .lut_mask = 16'h0004;
defparam \sdram_controlleri|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N20
cyclone10lp_lcell_comb \sdram_controlleri|state_cnt~4 (
// Equation(s):
// \sdram_controlleri|state_cnt~4_combout  = (!\sdram_controlleri|WideNor0~combout  & ((\sdram_controlleri|state [0] & ((\sdram_controlleri|WideOr8~0_combout ))) # (!\sdram_controlleri|state [0] & (\sdram_controlleri|WideOr6~0_combout ))))

	.dataa(\sdram_controlleri|WideNor0~combout ),
	.datab(\sdram_controlleri|WideOr6~0_combout ),
	.datac(\sdram_controlleri|WideOr8~0_combout ),
	.datad(\sdram_controlleri|state [0]),
	.cin(gnd),
	.combout(\sdram_controlleri|state_cnt~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|state_cnt~4 .lut_mask = 16'h5044;
defparam \sdram_controlleri|state_cnt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N28
cyclone10lp_lcell_comb \sdram_controlleri|state_cnt~5 (
// Equation(s):
// \sdram_controlleri|state_cnt~5_combout  = (\sdram_controlleri|state_cnt~4_combout ) # ((!\sdram_controlleri|state_cnt [0] & \sdram_controlleri|WideNor0~combout ))

	.dataa(gnd),
	.datab(\sdram_controlleri|state_cnt~4_combout ),
	.datac(\sdram_controlleri|state_cnt [0]),
	.datad(\sdram_controlleri|WideNor0~combout ),
	.cin(gnd),
	.combout(\sdram_controlleri|state_cnt~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|state_cnt~5 .lut_mask = 16'hCFCC;
defparam \sdram_controlleri|state_cnt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N29
dffeas \sdram_controlleri|state_cnt[0] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sdram_controlleri|state_cnt~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\button~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_controlleri|state_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_controlleri|state_cnt[0] .is_wysiwyg = "true";
defparam \sdram_controlleri|state_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N14
cyclone10lp_lcell_comb \sdram_controlleri|state_cnt~6 (
// Equation(s):
// \sdram_controlleri|state_cnt~6_combout  = (\sdram_controlleri|state_cnt~2_combout ) # ((\sdram_controlleri|WideNor0~combout  & (\sdram_controlleri|state_cnt [1] $ (!\sdram_controlleri|state_cnt [0]))))

	.dataa(\sdram_controlleri|WideNor0~combout ),
	.datab(\sdram_controlleri|state_cnt~2_combout ),
	.datac(\sdram_controlleri|state_cnt [1]),
	.datad(\sdram_controlleri|state_cnt [0]),
	.cin(gnd),
	.combout(\sdram_controlleri|state_cnt~6_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|state_cnt~6 .lut_mask = 16'hECCE;
defparam \sdram_controlleri|state_cnt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N15
dffeas \sdram_controlleri|state_cnt[1] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sdram_controlleri|state_cnt~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\button~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_controlleri|state_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_controlleri|state_cnt[1] .is_wysiwyg = "true";
defparam \sdram_controlleri|state_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N8
cyclone10lp_lcell_comb \sdram_controlleri|state_cnt~0 (
// Equation(s):
// \sdram_controlleri|state_cnt~0_combout  = (\sdram_controlleri|state_cnt [3] & ((\sdram_controlleri|state_cnt [2]) # ((\sdram_controlleri|state_cnt [1]) # (\sdram_controlleri|state_cnt [0]))))

	.dataa(\sdram_controlleri|state_cnt [2]),
	.datab(\sdram_controlleri|state_cnt [1]),
	.datac(\sdram_controlleri|state_cnt [3]),
	.datad(\sdram_controlleri|state_cnt [0]),
	.cin(gnd),
	.combout(\sdram_controlleri|state_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|state_cnt~0 .lut_mask = 16'hF0E0;
defparam \sdram_controlleri|state_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N9
dffeas \sdram_controlleri|state_cnt[3] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sdram_controlleri|state_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\button~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_controlleri|state_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_controlleri|state_cnt[3] .is_wysiwyg = "true";
defparam \sdram_controlleri|state_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N16
cyclone10lp_lcell_comb \sdram_controlleri|state_cnt~1 (
// Equation(s):
// \sdram_controlleri|state_cnt~1_combout  = (\sdram_controlleri|state_cnt [2] & ((\sdram_controlleri|state_cnt [1]) # ((\sdram_controlleri|state_cnt [0])))) # (!\sdram_controlleri|state_cnt [2] & (!\sdram_controlleri|state_cnt [1] & 
// (\sdram_controlleri|state_cnt [3] & !\sdram_controlleri|state_cnt [0])))

	.dataa(\sdram_controlleri|state_cnt [2]),
	.datab(\sdram_controlleri|state_cnt [1]),
	.datac(\sdram_controlleri|state_cnt [3]),
	.datad(\sdram_controlleri|state_cnt [0]),
	.cin(gnd),
	.combout(\sdram_controlleri|state_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|state_cnt~1 .lut_mask = 16'hAA98;
defparam \sdram_controlleri|state_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N10
cyclone10lp_lcell_comb \sdram_controlleri|state_cnt~3 (
// Equation(s):
// \sdram_controlleri|state_cnt~3_combout  = (\sdram_controlleri|state_cnt~2_combout ) # (\sdram_controlleri|state_cnt~1_combout )

	.dataa(gnd),
	.datab(\sdram_controlleri|state_cnt~2_combout ),
	.datac(gnd),
	.datad(\sdram_controlleri|state_cnt~1_combout ),
	.cin(gnd),
	.combout(\sdram_controlleri|state_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|state_cnt~3 .lut_mask = 16'hFFCC;
defparam \sdram_controlleri|state_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N11
dffeas \sdram_controlleri|state_cnt[2] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sdram_controlleri|state_cnt~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\button~input_o ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_controlleri|state_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_controlleri|state_cnt[2] .is_wysiwyg = "true";
defparam \sdram_controlleri|state_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N6
cyclone10lp_lcell_comb \sdram_controlleri|WideNor0 (
// Equation(s):
// \sdram_controlleri|WideNor0~combout  = (\sdram_controlleri|state_cnt [2]) # ((\sdram_controlleri|state_cnt [1]) # ((\sdram_controlleri|state_cnt [3]) # (\sdram_controlleri|state_cnt [0])))

	.dataa(\sdram_controlleri|state_cnt [2]),
	.datab(\sdram_controlleri|state_cnt [1]),
	.datac(\sdram_controlleri|state_cnt [3]),
	.datad(\sdram_controlleri|state_cnt [0]),
	.cin(gnd),
	.combout(\sdram_controlleri|WideNor0~combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|WideNor0 .lut_mask = 16'hFFFE;
defparam \sdram_controlleri|WideNor0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N24
cyclone10lp_lcell_comb \sdram_controlleri|state[1]~6 (
// Equation(s):
// \sdram_controlleri|state[1]~6_combout  = (\sdram_controlleri|state [4] & (\sdram_controlleri|state [2])) # (!\sdram_controlleri|state [4] & ((\sdram_controlleri|state [2] & (\sdram_controlleri|state [1] & !\sdram_controlleri|state [3])) # 
// (!\sdram_controlleri|state [2] & (!\sdram_controlleri|state [1] & \sdram_controlleri|state [3]))))

	.dataa(\sdram_controlleri|state [4]),
	.datab(\sdram_controlleri|state [2]),
	.datac(\sdram_controlleri|state [1]),
	.datad(\sdram_controlleri|state [3]),
	.cin(gnd),
	.combout(\sdram_controlleri|state[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|state[1]~6 .lut_mask = 16'h89C8;
defparam \sdram_controlleri|state[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N2
cyclone10lp_lcell_comb \sdram_controlleri|state[1]~7 (
// Equation(s):
// \sdram_controlleri|state[1]~7_combout  = (\sdram_controlleri|state[1]~6_combout  & ((\sdram_controlleri|state [1]))) # (!\sdram_controlleri|state[1]~6_combout  & (\sdram_controlleri|state [0]))

	.dataa(\sdram_controlleri|state [0]),
	.datab(\sdram_controlleri|state[1]~6_combout ),
	.datac(gnd),
	.datad(\sdram_controlleri|state [1]),
	.cin(gnd),
	.combout(\sdram_controlleri|state[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|state[1]~7 .lut_mask = 16'hEE22;
defparam \sdram_controlleri|state[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y29_N18
cyclone10lp_lcell_comb \sdram_controlleri|state[1]~8 (
// Equation(s):
// \sdram_controlleri|state[1]~8_combout  = (\sdram_controlleri|state[3]~4_combout  & (\sdram_controlleri|state [1] $ (((!\sdram_controlleri|WideNor0~combout  & \sdram_controlleri|state[1]~7_combout )))))

	.dataa(\sdram_controlleri|WideNor0~combout ),
	.datab(\sdram_controlleri|state[3]~4_combout ),
	.datac(\sdram_controlleri|state [1]),
	.datad(\sdram_controlleri|state[1]~7_combout ),
	.cin(gnd),
	.combout(\sdram_controlleri|state[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|state[1]~8 .lut_mask = 16'h84C0;
defparam \sdram_controlleri|state[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y29_N19
dffeas \sdram_controlleri|state[1] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sdram_controlleri|state[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_controlleri|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_controlleri|state[1] .is_wysiwyg = "true";
defparam \sdram_controlleri|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N6
cyclone10lp_lcell_comb \sdram_controlleri|state[0]~0 (
// Equation(s):
// \sdram_controlleri|state[0]~0_combout  = (!\sdram_controlleri|state [4] & (!\sdram_controlleri|state [1] & !\sdram_controlleri|state [2]))

	.dataa(\sdram_controlleri|state [4]),
	.datab(\sdram_controlleri|state [1]),
	.datac(gnd),
	.datad(\sdram_controlleri|state [2]),
	.cin(gnd),
	.combout(\sdram_controlleri|state[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|state[0]~0 .lut_mask = 16'h0011;
defparam \sdram_controlleri|state[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N26
cyclone10lp_lcell_comb \sdram_controlleri|Equal6~0 (
// Equation(s):
// \sdram_controlleri|Equal6~0_combout  = ((\sdram_controlleri|state [0]) # (\sdram_controlleri|state [3])) # (!\sdram_controlleri|state[0]~0_combout )

	.dataa(\sdram_controlleri|state[0]~0_combout ),
	.datab(gnd),
	.datac(\sdram_controlleri|state [0]),
	.datad(\sdram_controlleri|state [3]),
	.cin(gnd),
	.combout(\sdram_controlleri|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|Equal6~0 .lut_mask = 16'hFFF5;
defparam \sdram_controlleri|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N4
cyclone10lp_lcell_comb \sdram_controlleri|WideOr0~0 (
// Equation(s):
// \sdram_controlleri|WideOr0~0_combout  = (\sdram_controlleri|state [2]) # ((\sdram_controlleri|state [1] & (\sdram_controlleri|state [0] & \sdram_controlleri|state [3])))

	.dataa(\sdram_controlleri|state [1]),
	.datab(\sdram_controlleri|state [2]),
	.datac(\sdram_controlleri|state [0]),
	.datad(\sdram_controlleri|state [3]),
	.cin(gnd),
	.combout(\sdram_controlleri|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|WideOr0~0 .lut_mask = 16'hECCC;
defparam \sdram_controlleri|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N30
cyclone10lp_lcell_comb \sdram_controlleri|state[4]~2 (
// Equation(s):
// \sdram_controlleri|state[4]~2_combout  = (\button~input_o  & (((\sdram_controlleri|Equal6~0_combout  & \sdram_controlleri|WideNor0~combout )) # (!\sdram_controlleri|WideOr0~0_combout )))

	.dataa(\sdram_controlleri|Equal6~0_combout ),
	.datab(\sdram_controlleri|WideOr0~0_combout ),
	.datac(\sdram_controlleri|WideNor0~combout ),
	.datad(\button~input_o ),
	.cin(gnd),
	.combout(\sdram_controlleri|state[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|state[4]~2 .lut_mask = 16'hB300;
defparam \sdram_controlleri|state[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N10
cyclone10lp_lcell_comb \sdram_controlleri|state[4]~3 (
// Equation(s):
// \sdram_controlleri|state[4]~3_combout  = (\sdram_controlleri|state[4]~2_combout  & ((\sdram_controlleri|state [4]) # ((\sdram_controlleri|state[4]~1_combout  & \button~input_o )))) # (!\sdram_controlleri|state[4]~2_combout  & 
// (\sdram_controlleri|state[4]~1_combout  & ((\button~input_o ))))

	.dataa(\sdram_controlleri|state[4]~2_combout ),
	.datab(\sdram_controlleri|state[4]~1_combout ),
	.datac(\sdram_controlleri|state [4]),
	.datad(\button~input_o ),
	.cin(gnd),
	.combout(\sdram_controlleri|state[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|state[4]~3 .lut_mask = 16'hECA0;
defparam \sdram_controlleri|state[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N11
dffeas \sdram_controlleri|state[4] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sdram_controlleri|state[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_controlleri|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_controlleri|state[4] .is_wysiwyg = "true";
defparam \sdram_controlleri|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N10
cyclone10lp_lcell_comb \sdram_controlleri|Equal1~0 (
// Equation(s):
// \sdram_controlleri|Equal1~0_combout  = (!\sdram_controlleri|state [0] & (\sdram_controlleri|state [1] & (\sdram_controlleri|state [3] & !\sdram_controlleri|state [2])))

	.dataa(\sdram_controlleri|state [0]),
	.datab(\sdram_controlleri|state [1]),
	.datac(\sdram_controlleri|state [3]),
	.datad(\sdram_controlleri|state [2]),
	.cin(gnd),
	.combout(\sdram_controlleri|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|Equal1~0 .lut_mask = 16'h0040;
defparam \sdram_controlleri|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N6
cyclone10lp_lcell_comb \sdram_controlleri|Equal1~1 (
// Equation(s):
// \sdram_controlleri|Equal1~1_combout  = (\sdram_controlleri|state [4] & \sdram_controlleri|Equal1~0_combout )

	.dataa(\sdram_controlleri|state [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_controlleri|Equal1~0_combout ),
	.cin(gnd),
	.combout(\sdram_controlleri|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|Equal1~1 .lut_mask = 16'hAA00;
defparam \sdram_controlleri|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N20
cyclone10lp_lcell_comb \ram_write_data[1]~feeder (
// Equation(s):
// \ram_write_data[1]~feeder_combout  = \my_uart|rx_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_uart|rx_data [1]),
	.cin(gnd),
	.combout(\ram_write_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_write_data[1]~feeder .lut_mask = 16'hFF00;
defparam \ram_write_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N21
dffeas \ram_write_data[1] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_write_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_led[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_write_data[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_write_data[1] .is_wysiwyg = "true";
defparam \ram_write_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N24
cyclone10lp_lcell_comb \sdram_controlleri|wr_data_r~2 (
// Equation(s):
// \sdram_controlleri|wr_data_r~2_combout  = (ram_write_data[1] & \button~input_o )

	.dataa(gnd),
	.datab(ram_write_data[1]),
	.datac(gnd),
	.datad(\button~input_o ),
	.cin(gnd),
	.combout(\sdram_controlleri|wr_data_r~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|wr_data_r~2 .lut_mask = 16'hCC00;
defparam \sdram_controlleri|wr_data_r~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N25
dffeas \sdram_controlleri|wr_data_r[1] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sdram_controlleri|wr_data_r~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_controlleri|wr_data_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_controlleri|wr_data_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_controlleri|wr_data_r[1] .is_wysiwyg = "true";
defparam \sdram_controlleri|wr_data_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N30
cyclone10lp_lcell_comb \ram_write_data[2]~feeder (
// Equation(s):
// \ram_write_data[2]~feeder_combout  = \my_uart|rx_data [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_uart|rx_data [2]),
	.cin(gnd),
	.combout(\ram_write_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_write_data[2]~feeder .lut_mask = 16'hFF00;
defparam \ram_write_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N31
dffeas \ram_write_data[2] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_write_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_led[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_write_data[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_write_data[2] .is_wysiwyg = "true";
defparam \ram_write_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N2
cyclone10lp_lcell_comb \sdram_controlleri|wr_data_r~3 (
// Equation(s):
// \sdram_controlleri|wr_data_r~3_combout  = (ram_write_data[2] & \button~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(ram_write_data[2]),
	.datad(\button~input_o ),
	.cin(gnd),
	.combout(\sdram_controlleri|wr_data_r~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|wr_data_r~3 .lut_mask = 16'hF000;
defparam \sdram_controlleri|wr_data_r~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N3
dffeas \sdram_controlleri|wr_data_r[2] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sdram_controlleri|wr_data_r~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_controlleri|wr_data_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_controlleri|wr_data_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_controlleri|wr_data_r[2] .is_wysiwyg = "true";
defparam \sdram_controlleri|wr_data_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cyclone10lp_lcell_comb \ram_write_data[3]~feeder (
// Equation(s):
// \ram_write_data[3]~feeder_combout  = \my_uart|rx_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_uart|rx_data [3]),
	.cin(gnd),
	.combout(\ram_write_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_write_data[3]~feeder .lut_mask = 16'hFF00;
defparam \ram_write_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N1
dffeas \ram_write_data[3] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\ram_write_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_led[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_write_data[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_write_data[3] .is_wysiwyg = "true";
defparam \ram_write_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N4
cyclone10lp_lcell_comb \sdram_controlleri|wr_data_r~4 (
// Equation(s):
// \sdram_controlleri|wr_data_r~4_combout  = (\button~input_o  & ram_write_data[3])

	.dataa(\button~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(ram_write_data[3]),
	.cin(gnd),
	.combout(\sdram_controlleri|wr_data_r~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|wr_data_r~4 .lut_mask = 16'hAA00;
defparam \sdram_controlleri|wr_data_r~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N5
dffeas \sdram_controlleri|wr_data_r[3] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sdram_controlleri|wr_data_r~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_controlleri|wr_data_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_controlleri|wr_data_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_controlleri|wr_data_r[3] .is_wysiwyg = "true";
defparam \sdram_controlleri|wr_data_r[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y23_N27
dffeas \ram_write_data[4] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_uart|rx_data [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r_led[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ram_write_data[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_write_data[4] .is_wysiwyg = "true";
defparam \ram_write_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N14
cyclone10lp_lcell_comb \sdram_controlleri|wr_data_r~5 (
// Equation(s):
// \sdram_controlleri|wr_data_r~5_combout  = (ram_write_data[4] & \button~input_o )

	.dataa(gnd),
	.datab(ram_write_data[4]),
	.datac(gnd),
	.datad(\button~input_o ),
	.cin(gnd),
	.combout(\sdram_controlleri|wr_data_r~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|wr_data_r~5 .lut_mask = 16'hCC00;
defparam \sdram_controlleri|wr_data_r~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N15
dffeas \sdram_controlleri|wr_data_r[4] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sdram_controlleri|wr_data_r~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_controlleri|wr_data_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_controlleri|wr_data_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_controlleri|wr_data_r[4] .is_wysiwyg = "true";
defparam \sdram_controlleri|wr_data_r[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N8
cyclone10lp_lcell_comb \sdram_controlleri|wr_data_r[6]~feeder (
// Equation(s):
// \sdram_controlleri|wr_data_r[6]~feeder_combout  = \button~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\button~input_o ),
	.cin(gnd),
	.combout(\sdram_controlleri|wr_data_r[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|wr_data_r[6]~feeder .lut_mask = 16'hFF00;
defparam \sdram_controlleri|wr_data_r[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N9
dffeas \sdram_controlleri|wr_data_r[6] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sdram_controlleri|wr_data_r[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_controlleri|wr_data_r~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_controlleri|wr_data_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_controlleri|wr_data_r[6] .is_wysiwyg = "true";
defparam \sdram_controlleri|wr_data_r[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N0
cyclone10lp_lcell_comb \divider[0]~63 (
// Equation(s):
// \divider[0]~63_combout  = !divider[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(divider[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\divider[0]~63_combout ),
	.cout());
// synopsys translate_off
defparam \divider[0]~63 .lut_mask = 16'h0F0F;
defparam \divider[0]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N1
dffeas \divider[0] (
	.clk(\clk_12mhz~inputclkctrl_outclk ),
	.d(\divider[0]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[0]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[0] .is_wysiwyg = "true";
defparam \divider[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N12
cyclone10lp_lcell_comb \divider[1]~21 (
// Equation(s):
// \divider[1]~21_combout  = (divider[1] & (divider[0] $ (VCC))) # (!divider[1] & (divider[0] & VCC))
// \divider[1]~22  = CARRY((divider[1] & divider[0]))

	.dataa(divider[1]),
	.datab(divider[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\divider[1]~21_combout ),
	.cout(\divider[1]~22 ));
// synopsys translate_off
defparam \divider[1]~21 .lut_mask = 16'h6688;
defparam \divider[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y20_N13
dffeas \divider[1] (
	.clk(\clk_12mhz~inputclkctrl_outclk ),
	.d(\divider[1]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[1]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[1] .is_wysiwyg = "true";
defparam \divider[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N14
cyclone10lp_lcell_comb \divider[2]~23 (
// Equation(s):
// \divider[2]~23_combout  = (divider[2] & (!\divider[1]~22 )) # (!divider[2] & ((\divider[1]~22 ) # (GND)))
// \divider[2]~24  = CARRY((!\divider[1]~22 ) # (!divider[2]))

	.dataa(gnd),
	.datab(divider[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider[1]~22 ),
	.combout(\divider[2]~23_combout ),
	.cout(\divider[2]~24 ));
// synopsys translate_off
defparam \divider[2]~23 .lut_mask = 16'h3C3F;
defparam \divider[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y20_N15
dffeas \divider[2] (
	.clk(\clk_12mhz~inputclkctrl_outclk ),
	.d(\divider[2]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[2]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[2] .is_wysiwyg = "true";
defparam \divider[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N16
cyclone10lp_lcell_comb \divider[3]~25 (
// Equation(s):
// \divider[3]~25_combout  = (divider[3] & (\divider[2]~24  $ (GND))) # (!divider[3] & (!\divider[2]~24  & VCC))
// \divider[3]~26  = CARRY((divider[3] & !\divider[2]~24 ))

	.dataa(gnd),
	.datab(divider[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider[2]~24 ),
	.combout(\divider[3]~25_combout ),
	.cout(\divider[3]~26 ));
// synopsys translate_off
defparam \divider[3]~25 .lut_mask = 16'hC30C;
defparam \divider[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y20_N17
dffeas \divider[3] (
	.clk(\clk_12mhz~inputclkctrl_outclk ),
	.d(\divider[3]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[3]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[3] .is_wysiwyg = "true";
defparam \divider[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N18
cyclone10lp_lcell_comb \divider[4]~27 (
// Equation(s):
// \divider[4]~27_combout  = (divider[4] & (!\divider[3]~26 )) # (!divider[4] & ((\divider[3]~26 ) # (GND)))
// \divider[4]~28  = CARRY((!\divider[3]~26 ) # (!divider[4]))

	.dataa(gnd),
	.datab(divider[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider[3]~26 ),
	.combout(\divider[4]~27_combout ),
	.cout(\divider[4]~28 ));
// synopsys translate_off
defparam \divider[4]~27 .lut_mask = 16'h3C3F;
defparam \divider[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y20_N19
dffeas \divider[4] (
	.clk(\clk_12mhz~inputclkctrl_outclk ),
	.d(\divider[4]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[4]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[4] .is_wysiwyg = "true";
defparam \divider[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N20
cyclone10lp_lcell_comb \divider[5]~29 (
// Equation(s):
// \divider[5]~29_combout  = (divider[5] & (\divider[4]~28  $ (GND))) # (!divider[5] & (!\divider[4]~28  & VCC))
// \divider[5]~30  = CARRY((divider[5] & !\divider[4]~28 ))

	.dataa(gnd),
	.datab(divider[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider[4]~28 ),
	.combout(\divider[5]~29_combout ),
	.cout(\divider[5]~30 ));
// synopsys translate_off
defparam \divider[5]~29 .lut_mask = 16'hC30C;
defparam \divider[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y20_N21
dffeas \divider[5] (
	.clk(\clk_12mhz~inputclkctrl_outclk ),
	.d(\divider[5]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[5]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[5] .is_wysiwyg = "true";
defparam \divider[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N22
cyclone10lp_lcell_comb \divider[6]~31 (
// Equation(s):
// \divider[6]~31_combout  = (divider[6] & (!\divider[5]~30 )) # (!divider[6] & ((\divider[5]~30 ) # (GND)))
// \divider[6]~32  = CARRY((!\divider[5]~30 ) # (!divider[6]))

	.dataa(divider[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider[5]~30 ),
	.combout(\divider[6]~31_combout ),
	.cout(\divider[6]~32 ));
// synopsys translate_off
defparam \divider[6]~31 .lut_mask = 16'h5A5F;
defparam \divider[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y20_N23
dffeas \divider[6] (
	.clk(\clk_12mhz~inputclkctrl_outclk ),
	.d(\divider[6]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[6]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[6] .is_wysiwyg = "true";
defparam \divider[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N24
cyclone10lp_lcell_comb \divider[7]~33 (
// Equation(s):
// \divider[7]~33_combout  = (divider[7] & (\divider[6]~32  $ (GND))) # (!divider[7] & (!\divider[6]~32  & VCC))
// \divider[7]~34  = CARRY((divider[7] & !\divider[6]~32 ))

	.dataa(gnd),
	.datab(divider[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider[6]~32 ),
	.combout(\divider[7]~33_combout ),
	.cout(\divider[7]~34 ));
// synopsys translate_off
defparam \divider[7]~33 .lut_mask = 16'hC30C;
defparam \divider[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y20_N25
dffeas \divider[7] (
	.clk(\clk_12mhz~inputclkctrl_outclk ),
	.d(\divider[7]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[7]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[7] .is_wysiwyg = "true";
defparam \divider[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N26
cyclone10lp_lcell_comb \divider[8]~35 (
// Equation(s):
// \divider[8]~35_combout  = (divider[8] & (!\divider[7]~34 )) # (!divider[8] & ((\divider[7]~34 ) # (GND)))
// \divider[8]~36  = CARRY((!\divider[7]~34 ) # (!divider[8]))

	.dataa(divider[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider[7]~34 ),
	.combout(\divider[8]~35_combout ),
	.cout(\divider[8]~36 ));
// synopsys translate_off
defparam \divider[8]~35 .lut_mask = 16'h5A5F;
defparam \divider[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y20_N27
dffeas \divider[8] (
	.clk(\clk_12mhz~inputclkctrl_outclk ),
	.d(\divider[8]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[8]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[8] .is_wysiwyg = "true";
defparam \divider[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N28
cyclone10lp_lcell_comb \divider[9]~37 (
// Equation(s):
// \divider[9]~37_combout  = (divider[9] & (\divider[8]~36  $ (GND))) # (!divider[9] & (!\divider[8]~36  & VCC))
// \divider[9]~38  = CARRY((divider[9] & !\divider[8]~36 ))

	.dataa(gnd),
	.datab(divider[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider[8]~36 ),
	.combout(\divider[9]~37_combout ),
	.cout(\divider[9]~38 ));
// synopsys translate_off
defparam \divider[9]~37 .lut_mask = 16'hC30C;
defparam \divider[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y20_N29
dffeas \divider[9] (
	.clk(\clk_12mhz~inputclkctrl_outclk ),
	.d(\divider[9]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[9]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[9] .is_wysiwyg = "true";
defparam \divider[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N30
cyclone10lp_lcell_comb \divider[10]~39 (
// Equation(s):
// \divider[10]~39_combout  = (divider[10] & (!\divider[9]~38 )) # (!divider[10] & ((\divider[9]~38 ) # (GND)))
// \divider[10]~40  = CARRY((!\divider[9]~38 ) # (!divider[10]))

	.dataa(divider[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider[9]~38 ),
	.combout(\divider[10]~39_combout ),
	.cout(\divider[10]~40 ));
// synopsys translate_off
defparam \divider[10]~39 .lut_mask = 16'h5A5F;
defparam \divider[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y20_N31
dffeas \divider[10] (
	.clk(\clk_12mhz~inputclkctrl_outclk ),
	.d(\divider[10]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[10]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[10] .is_wysiwyg = "true";
defparam \divider[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N0
cyclone10lp_lcell_comb \divider[11]~41 (
// Equation(s):
// \divider[11]~41_combout  = (divider[11] & (\divider[10]~40  $ (GND))) # (!divider[11] & (!\divider[10]~40  & VCC))
// \divider[11]~42  = CARRY((divider[11] & !\divider[10]~40 ))

	.dataa(gnd),
	.datab(divider[11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider[10]~40 ),
	.combout(\divider[11]~41_combout ),
	.cout(\divider[11]~42 ));
// synopsys translate_off
defparam \divider[11]~41 .lut_mask = 16'hC30C;
defparam \divider[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y19_N1
dffeas \divider[11] (
	.clk(\clk_12mhz~inputclkctrl_outclk ),
	.d(\divider[11]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[11]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[11] .is_wysiwyg = "true";
defparam \divider[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N2
cyclone10lp_lcell_comb \divider[12]~43 (
// Equation(s):
// \divider[12]~43_combout  = (divider[12] & (!\divider[11]~42 )) # (!divider[12] & ((\divider[11]~42 ) # (GND)))
// \divider[12]~44  = CARRY((!\divider[11]~42 ) # (!divider[12]))

	.dataa(gnd),
	.datab(divider[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider[11]~42 ),
	.combout(\divider[12]~43_combout ),
	.cout(\divider[12]~44 ));
// synopsys translate_off
defparam \divider[12]~43 .lut_mask = 16'h3C3F;
defparam \divider[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y19_N3
dffeas \divider[12] (
	.clk(\clk_12mhz~inputclkctrl_outclk ),
	.d(\divider[12]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[12]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[12] .is_wysiwyg = "true";
defparam \divider[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N4
cyclone10lp_lcell_comb \divider[13]~45 (
// Equation(s):
// \divider[13]~45_combout  = (divider[13] & (\divider[12]~44  $ (GND))) # (!divider[13] & (!\divider[12]~44  & VCC))
// \divider[13]~46  = CARRY((divider[13] & !\divider[12]~44 ))

	.dataa(gnd),
	.datab(divider[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider[12]~44 ),
	.combout(\divider[13]~45_combout ),
	.cout(\divider[13]~46 ));
// synopsys translate_off
defparam \divider[13]~45 .lut_mask = 16'hC30C;
defparam \divider[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y19_N5
dffeas \divider[13] (
	.clk(\clk_12mhz~inputclkctrl_outclk ),
	.d(\divider[13]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[13]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[13] .is_wysiwyg = "true";
defparam \divider[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N6
cyclone10lp_lcell_comb \divider[14]~47 (
// Equation(s):
// \divider[14]~47_combout  = (divider[14] & (!\divider[13]~46 )) # (!divider[14] & ((\divider[13]~46 ) # (GND)))
// \divider[14]~48  = CARRY((!\divider[13]~46 ) # (!divider[14]))

	.dataa(divider[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider[13]~46 ),
	.combout(\divider[14]~47_combout ),
	.cout(\divider[14]~48 ));
// synopsys translate_off
defparam \divider[14]~47 .lut_mask = 16'h5A5F;
defparam \divider[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y19_N7
dffeas \divider[14] (
	.clk(\clk_12mhz~inputclkctrl_outclk ),
	.d(\divider[14]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[14]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[14] .is_wysiwyg = "true";
defparam \divider[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N8
cyclone10lp_lcell_comb \divider[15]~49 (
// Equation(s):
// \divider[15]~49_combout  = (divider[15] & (\divider[14]~48  $ (GND))) # (!divider[15] & (!\divider[14]~48  & VCC))
// \divider[15]~50  = CARRY((divider[15] & !\divider[14]~48 ))

	.dataa(gnd),
	.datab(divider[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider[14]~48 ),
	.combout(\divider[15]~49_combout ),
	.cout(\divider[15]~50 ));
// synopsys translate_off
defparam \divider[15]~49 .lut_mask = 16'hC30C;
defparam \divider[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y19_N9
dffeas \divider[15] (
	.clk(\clk_12mhz~inputclkctrl_outclk ),
	.d(\divider[15]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[15]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[15] .is_wysiwyg = "true";
defparam \divider[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N10
cyclone10lp_lcell_comb \divider[16]~51 (
// Equation(s):
// \divider[16]~51_combout  = (divider[16] & (!\divider[15]~50 )) # (!divider[16] & ((\divider[15]~50 ) # (GND)))
// \divider[16]~52  = CARRY((!\divider[15]~50 ) # (!divider[16]))

	.dataa(gnd),
	.datab(divider[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider[15]~50 ),
	.combout(\divider[16]~51_combout ),
	.cout(\divider[16]~52 ));
// synopsys translate_off
defparam \divider[16]~51 .lut_mask = 16'h3C3F;
defparam \divider[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y19_N11
dffeas \divider[16] (
	.clk(\clk_12mhz~inputclkctrl_outclk ),
	.d(\divider[16]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[16]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[16] .is_wysiwyg = "true";
defparam \divider[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N12
cyclone10lp_lcell_comb \divider[17]~53 (
// Equation(s):
// \divider[17]~53_combout  = (divider[17] & (\divider[16]~52  $ (GND))) # (!divider[17] & (!\divider[16]~52  & VCC))
// \divider[17]~54  = CARRY((divider[17] & !\divider[16]~52 ))

	.dataa(divider[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider[16]~52 ),
	.combout(\divider[17]~53_combout ),
	.cout(\divider[17]~54 ));
// synopsys translate_off
defparam \divider[17]~53 .lut_mask = 16'hA50A;
defparam \divider[17]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y19_N13
dffeas \divider[17] (
	.clk(\clk_12mhz~inputclkctrl_outclk ),
	.d(\divider[17]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[17]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[17] .is_wysiwyg = "true";
defparam \divider[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N14
cyclone10lp_lcell_comb \divider[18]~55 (
// Equation(s):
// \divider[18]~55_combout  = (divider[18] & (!\divider[17]~54 )) # (!divider[18] & ((\divider[17]~54 ) # (GND)))
// \divider[18]~56  = CARRY((!\divider[17]~54 ) # (!divider[18]))

	.dataa(gnd),
	.datab(divider[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider[17]~54 ),
	.combout(\divider[18]~55_combout ),
	.cout(\divider[18]~56 ));
// synopsys translate_off
defparam \divider[18]~55 .lut_mask = 16'h3C3F;
defparam \divider[18]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y19_N15
dffeas \divider[18] (
	.clk(\clk_12mhz~inputclkctrl_outclk ),
	.d(\divider[18]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[18]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[18] .is_wysiwyg = "true";
defparam \divider[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N16
cyclone10lp_lcell_comb \divider[19]~57 (
// Equation(s):
// \divider[19]~57_combout  = (divider[19] & (\divider[18]~56  $ (GND))) # (!divider[19] & (!\divider[18]~56  & VCC))
// \divider[19]~58  = CARRY((divider[19] & !\divider[18]~56 ))

	.dataa(gnd),
	.datab(divider[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider[18]~56 ),
	.combout(\divider[19]~57_combout ),
	.cout(\divider[19]~58 ));
// synopsys translate_off
defparam \divider[19]~57 .lut_mask = 16'hC30C;
defparam \divider[19]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y19_N17
dffeas \divider[19] (
	.clk(\clk_12mhz~inputclkctrl_outclk ),
	.d(\divider[19]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[19]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[19] .is_wysiwyg = "true";
defparam \divider[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N18
cyclone10lp_lcell_comb \divider[20]~59 (
// Equation(s):
// \divider[20]~59_combout  = (divider[20] & (!\divider[19]~58 )) # (!divider[20] & ((\divider[19]~58 ) # (GND)))
// \divider[20]~60  = CARRY((!\divider[19]~58 ) # (!divider[20]))

	.dataa(divider[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider[19]~58 ),
	.combout(\divider[20]~59_combout ),
	.cout(\divider[20]~60 ));
// synopsys translate_off
defparam \divider[20]~59 .lut_mask = 16'h5A5F;
defparam \divider[20]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y19_N27
dffeas \divider[20] (
	.clk(\clk_12mhz~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\divider[20]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[20]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[20] .is_wysiwyg = "true";
defparam \divider[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N26
cyclone10lp_lcell_comb \r_led[0]~1 (
// Equation(s):
// \r_led[0]~1_combout  = !r_led[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(r_led[0]),
	.cin(gnd),
	.combout(\r_led[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \r_led[0]~1 .lut_mask = 16'h00FF;
defparam \r_led[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N19
dffeas \r_led[0] (
	.clk(divider[20]),
	.d(gnd),
	.asdata(\r_led[0]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_led[0]),
	.prn(vcc));
// synopsys translate_off
defparam \r_led[0] .is_wysiwyg = "true";
defparam \r_led[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cyclone10lp_lcell_comb \r_led[1]~2 (
// Equation(s):
// \r_led[1]~2_combout  = !r_led[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(r_led[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_led[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \r_led[1]~2 .lut_mask = 16'h0F0F;
defparam \r_led[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y23_N9
dffeas \r_led[1] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\r_led[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r_led[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_led[1]),
	.prn(vcc));
// synopsys translate_off
defparam \r_led[1] .is_wysiwyg = "true";
defparam \r_led[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N16
cyclone10lp_lcell_comb \r_led[3]~3 (
// Equation(s):
// \r_led[3]~3_combout  = !r_led[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(r_led[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\r_led[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \r_led[3]~3 .lut_mask = 16'h0F0F;
defparam \r_led[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N24
cyclone10lp_lcell_comb \sdram_controlleri|Equal2~0 (
// Equation(s):
// \sdram_controlleri|Equal2~0_combout  = (\sdram_controlleri|state [1]) # (((\sdram_controlleri|state [0]) # (\sdram_controlleri|state [3])) # (!\sdram_controlleri|state [2]))

	.dataa(\sdram_controlleri|state [1]),
	.datab(\sdram_controlleri|state [2]),
	.datac(\sdram_controlleri|state [0]),
	.datad(\sdram_controlleri|state [3]),
	.cin(gnd),
	.combout(\sdram_controlleri|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|Equal2~0 .lut_mask = 16'hFFFB;
defparam \sdram_controlleri|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N0
cyclone10lp_lcell_comb \sdram_controlleri|Equal2~1 (
// Equation(s):
// \sdram_controlleri|Equal2~1_combout  = (!\sdram_controlleri|Equal2~0_combout  & \sdram_controlleri|state [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_controlleri|Equal2~0_combout ),
	.datad(\sdram_controlleri|state [4]),
	.cin(gnd),
	.combout(\sdram_controlleri|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|Equal2~1 .lut_mask = 16'h0F00;
defparam \sdram_controlleri|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y29_N1
dffeas \sdram_controlleri|rd_ready_r (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sdram_controlleri|Equal2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\button~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_controlleri|rd_ready_r~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_controlleri|rd_ready_r .is_wysiwyg = "true";
defparam \sdram_controlleri|rd_ready_r .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N17
dffeas \r_led[3] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\r_led[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_controlleri|rd_ready_r~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_led[3]),
	.prn(vcc));
// synopsys translate_off
defparam \r_led[3] .is_wysiwyg = "true";
defparam \r_led[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N10
cyclone10lp_lcell_comb \sdram_controlleri|busy~0 (
// Equation(s):
// \sdram_controlleri|busy~0_combout  = (\button~input_o  & \sdram_controlleri|state [4])

	.dataa(\button~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_controlleri|state [4]),
	.cin(gnd),
	.combout(\sdram_controlleri|busy~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|busy~0 .lut_mask = 16'hAA00;
defparam \sdram_controlleri|busy~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N11
dffeas \sdram_controlleri|busy (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sdram_controlleri|busy~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_controlleri|busy~q ),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_controlleri|busy .is_wysiwyg = "true";
defparam \sdram_controlleri|busy .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y30_N0
cyclone10lp_lcell_comb \r_led[4]~feeder (
// Equation(s):
// \r_led[4]~feeder_combout  = \sdram_controlleri|busy~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_controlleri|busy~q ),
	.cin(gnd),
	.combout(\r_led[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \r_led[4]~feeder .lut_mask = 16'hFF00;
defparam \r_led[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y30_N1
dffeas \r_led[4] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\r_led[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_led[4]),
	.prn(vcc));
// synopsys translate_off
defparam \r_led[4] .is_wysiwyg = "true";
defparam \r_led[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N24
cyclone10lp_lcell_comb \my_uart|tx_state~8 (
// Equation(s):
// \my_uart|tx_state~8_combout  = (!\my_uart|tx_state.TX_IDLE~q ) # (!\button~input_o )

	.dataa(gnd),
	.datab(\button~input_o ),
	.datac(\my_uart|tx_state.TX_IDLE~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_uart|tx_state~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|tx_state~8 .lut_mask = 16'h3F3F;
defparam \my_uart|tx_state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N28
cyclone10lp_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (!divider[17] & (!divider[16] & (!divider[15] & !divider[14])))

	.dataa(divider[17]),
	.datab(divider[16]),
	.datac(divider[15]),
	.datad(divider[14]),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h0001;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N20
cyclone10lp_lcell_comb \divider[21]~61 (
// Equation(s):
// \divider[21]~61_combout  = divider[21] $ (!\divider[20]~60 )

	.dataa(gnd),
	.datab(divider[21]),
	.datac(gnd),
	.datad(gnd),
	.cin(\divider[20]~60 ),
	.combout(\divider[21]~61_combout ),
	.cout());
// synopsys translate_off
defparam \divider[21]~61 .lut_mask = 16'hC3C3;
defparam \divider[21]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X15_Y19_N21
dffeas \divider[21] (
	.clk(\clk_12mhz~inputclkctrl_outclk ),
	.d(\divider[21]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(divider[21]),
	.prn(vcc));
// synopsys translate_off
defparam \divider[21] .is_wysiwyg = "true";
defparam \divider[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N10
cyclone10lp_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!divider[1] & (!divider[19] & (!divider[20] & !divider[0])))

	.dataa(divider[1]),
	.datab(divider[19]),
	.datac(divider[20]),
	.datad(divider[0]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N24
cyclone10lp_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!divider[10] & (!divider[12] & (!divider[13] & !divider[11])))

	.dataa(divider[10]),
	.datab(divider[12]),
	.datac(divider[13]),
	.datad(divider[11]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0001;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N4
cyclone10lp_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!divider[4] & (!divider[3] & (!divider[2] & !divider[5])))

	.dataa(divider[4]),
	.datab(divider[3]),
	.datac(divider[2]),
	.datad(divider[5]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0001;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N6
cyclone10lp_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!divider[6] & (!divider[9] & (!divider[8] & !divider[7])))

	.dataa(divider[6]),
	.datab(divider[9]),
	.datac(divider[8]),
	.datad(divider[7]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0001;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N8
cyclone10lp_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~0_combout  & (\Equal0~3_combout  & (\Equal0~1_combout  & \Equal0~2_combout )))

	.dataa(\Equal0~0_combout ),
	.datab(\Equal0~3_combout ),
	.datac(\Equal0~1_combout ),
	.datad(\Equal0~2_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N30
cyclone10lp_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (\Equal0~5_combout  & (!divider[21] & (!divider[18] & \Equal0~4_combout )))

	.dataa(\Equal0~5_combout ),
	.datab(divider[21]),
	.datac(divider[18]),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h0200;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y19_N31
dffeas uart_transmit(
	.clk(\clk_12mhz~inputclkctrl_outclk ),
	.d(\Equal0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uart_transmit~q ),
	.prn(vcc));
// synopsys translate_off
defparam uart_transmit.is_wysiwyg = "true";
defparam uart_transmit.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N22
cyclone10lp_lcell_comb \my_uart|Selector38~10 (
// Equation(s):
// \my_uart|Selector38~10_combout  = (!\my_uart|tx_state.TX_IDLE~q  & (!\uart_transmit~q  & (\my_uart|tx_state.TX_DELAY_RESTART~q  & \button~input_o )))

	.dataa(\my_uart|tx_state.TX_IDLE~q ),
	.datab(\uart_transmit~q ),
	.datac(\my_uart|tx_state.TX_DELAY_RESTART~q ),
	.datad(\button~input_o ),
	.cin(gnd),
	.combout(\my_uart|Selector38~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector38~10 .lut_mask = 16'h1000;
defparam \my_uart|Selector38~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N18
cyclone10lp_lcell_comb \my_uart|Selector26~0 (
// Equation(s):
// \my_uart|Selector26~0_combout  = (\my_uart|Add3~8_combout  & !\my_uart|tx_countdown[5]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_uart|Add3~8_combout ),
	.datad(\my_uart|tx_countdown[5]~0_combout ),
	.cin(gnd),
	.combout(\my_uart|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector26~0 .lut_mask = 16'h00F0;
defparam \my_uart|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N19
dffeas \my_uart|tx_countdown[4] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|tx_countdown [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|tx_countdown[4] .is_wysiwyg = "true";
defparam \my_uart|tx_countdown[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N6
cyclone10lp_lcell_comb \my_uart|Add3~0 (
// Equation(s):
// \my_uart|Add3~0_combout  = (\my_uart|tx_countdown [0] & (\my_uart|WideNor1~3_combout  $ (GND))) # (!\my_uart|tx_countdown [0] & (!\my_uart|WideNor1~3_combout  & VCC))
// \my_uart|Add3~1  = CARRY((\my_uart|tx_countdown [0] & !\my_uart|WideNor1~3_combout ))

	.dataa(\my_uart|tx_countdown [0]),
	.datab(\my_uart|WideNor1~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_uart|Add3~0_combout ),
	.cout(\my_uart|Add3~1 ));
// synopsys translate_off
defparam \my_uart|Add3~0 .lut_mask = 16'h9922;
defparam \my_uart|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N8
cyclone10lp_lcell_comb \my_uart|Add3~2 (
// Equation(s):
// \my_uart|Add3~2_combout  = (\my_uart|tx_countdown [1] & ((\my_uart|WideNor1~3_combout  & (!\my_uart|Add3~1 )) # (!\my_uart|WideNor1~3_combout  & (\my_uart|Add3~1  & VCC)))) # (!\my_uart|tx_countdown [1] & ((\my_uart|WideNor1~3_combout  & ((\my_uart|Add3~1 
// ) # (GND))) # (!\my_uart|WideNor1~3_combout  & (!\my_uart|Add3~1 ))))
// \my_uart|Add3~3  = CARRY((\my_uart|tx_countdown [1] & (\my_uart|WideNor1~3_combout  & !\my_uart|Add3~1 )) # (!\my_uart|tx_countdown [1] & ((\my_uart|WideNor1~3_combout ) # (!\my_uart|Add3~1 ))))

	.dataa(\my_uart|tx_countdown [1]),
	.datab(\my_uart|WideNor1~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_uart|Add3~1 ),
	.combout(\my_uart|Add3~2_combout ),
	.cout(\my_uart|Add3~3 ));
// synopsys translate_off
defparam \my_uart|Add3~2 .lut_mask = 16'h694D;
defparam \my_uart|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N2
cyclone10lp_lcell_comb \my_uart|WideNor3 (
// Equation(s):
// \my_uart|WideNor3~combout  = (\my_uart|WideNor3~0_combout  & (!\my_uart|Add3~10_combout  & !\my_uart|Add3~8_combout ))

	.dataa(gnd),
	.datab(\my_uart|WideNor3~0_combout ),
	.datac(\my_uart|Add3~10_combout ),
	.datad(\my_uart|Add3~8_combout ),
	.cin(gnd),
	.combout(\my_uart|WideNor3~combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|WideNor3 .lut_mask = 16'h000C;
defparam \my_uart|WideNor3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N18
cyclone10lp_lcell_comb \my_uart|Selector37~0 (
// Equation(s):
// \my_uart|Selector37~0_combout  = (\button~input_o  & (!\my_uart|tx_state.TX_IDLE~q  & ((\uart_transmit~q ) # (\my_uart|tx_state.TX_SENDING~q )))) # (!\button~input_o  & (((\uart_transmit~q ))))

	.dataa(\my_uart|tx_state.TX_IDLE~q ),
	.datab(\uart_transmit~q ),
	.datac(\my_uart|tx_state.TX_SENDING~q ),
	.datad(\button~input_o ),
	.cin(gnd),
	.combout(\my_uart|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector37~0 .lut_mask = 16'h54CC;
defparam \my_uart|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N0
cyclone10lp_lcell_comb \my_uart|tx_state~7 (
// Equation(s):
// \my_uart|tx_state~7_combout  = (\button~input_o  & \my_uart|tx_state.TX_SENDING~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\button~input_o ),
	.datad(\my_uart|tx_state.TX_SENDING~q ),
	.cin(gnd),
	.combout(\my_uart|tx_state~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|tx_state~7 .lut_mask = 16'hF000;
defparam \my_uart|tx_state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N30
cyclone10lp_lcell_comb \my_uart|Selector37~1 (
// Equation(s):
// \my_uart|Selector37~1_combout  = (\my_uart|Selector37~0_combout ) # ((\my_uart|tx_state~7_combout  & ((!\my_uart|WideOr5~combout ) # (!\my_uart|WideNor3~combout ))))

	.dataa(\my_uart|WideNor3~combout ),
	.datab(\my_uart|WideOr5~combout ),
	.datac(\my_uart|Selector37~0_combout ),
	.datad(\my_uart|tx_state~7_combout ),
	.cin(gnd),
	.combout(\my_uart|Selector37~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector37~1 .lut_mask = 16'hF7F0;
defparam \my_uart|Selector37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N15
dffeas \my_uart|tx_state.TX_SENDING (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\my_uart|Selector37~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|tx_state.TX_SENDING~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|tx_state.TX_SENDING .is_wysiwyg = "true";
defparam \my_uart|tx_state.TX_SENDING .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N14
cyclone10lp_lcell_comb \my_uart|Selector29~3 (
// Equation(s):
// \my_uart|Selector29~3_combout  = ((\button~input_o  & \my_uart|tx_state.TX_SENDING~q )) # (!\uart_transmit~q )

	.dataa(gnd),
	.datab(\button~input_o ),
	.datac(\my_uart|tx_state.TX_SENDING~q ),
	.datad(\uart_transmit~q ),
	.cin(gnd),
	.combout(\my_uart|Selector29~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector29~3 .lut_mask = 16'hC0FF;
defparam \my_uart|Selector29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N26
cyclone10lp_lcell_comb \my_uart|Selector29~2 (
// Equation(s):
// \my_uart|Selector29~2_combout  = (\my_uart|Add3~2_combout  & ((\my_uart|Selector38~9_combout ) # ((!\my_uart|Selector31~0_combout  & \my_uart|Selector29~3_combout ))))

	.dataa(\my_uart|Selector38~9_combout ),
	.datab(\my_uart|Selector31~0_combout ),
	.datac(\my_uart|Add3~2_combout ),
	.datad(\my_uart|Selector29~3_combout ),
	.cin(gnd),
	.combout(\my_uart|Selector29~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector29~2 .lut_mask = 16'hB0A0;
defparam \my_uart|Selector29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N27
dffeas \my_uart|tx_countdown[1] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|Selector29~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|tx_countdown [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|tx_countdown[1] .is_wysiwyg = "true";
defparam \my_uart|tx_countdown[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N10
cyclone10lp_lcell_comb \my_uart|Add3~4 (
// Equation(s):
// \my_uart|Add3~4_combout  = ((\my_uart|tx_countdown [2] $ (\my_uart|WideNor1~3_combout  $ (\my_uart|Add3~3 )))) # (GND)
// \my_uart|Add3~5  = CARRY((\my_uart|tx_countdown [2] & ((!\my_uart|Add3~3 ) # (!\my_uart|WideNor1~3_combout ))) # (!\my_uart|tx_countdown [2] & (!\my_uart|WideNor1~3_combout  & !\my_uart|Add3~3 )))

	.dataa(\my_uart|tx_countdown [2]),
	.datab(\my_uart|WideNor1~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_uart|Add3~3 ),
	.combout(\my_uart|Add3~4_combout ),
	.cout(\my_uart|Add3~5 ));
// synopsys translate_off
defparam \my_uart|Add3~4 .lut_mask = 16'h962B;
defparam \my_uart|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N4
cyclone10lp_lcell_comb \my_uart|Selector28~0 (
// Equation(s):
// \my_uart|Selector28~0_combout  = (\my_uart|Selector31~0_combout  & (((!\my_uart|WideOr5~combout )))) # (!\my_uart|Selector31~0_combout  & ((\my_uart|Add3~4_combout ) # ((!\my_uart|tx_bits_remaining[0]~4_combout ))))

	.dataa(\my_uart|Add3~4_combout ),
	.datab(\my_uart|Selector31~0_combout ),
	.datac(\my_uart|WideOr5~combout ),
	.datad(\my_uart|tx_bits_remaining[0]~4_combout ),
	.cin(gnd),
	.combout(\my_uart|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector28~0 .lut_mask = 16'h2E3F;
defparam \my_uart|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N5
dffeas \my_uart|tx_countdown[2] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|tx_countdown [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|tx_countdown[2] .is_wysiwyg = "true";
defparam \my_uart|tx_countdown[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N12
cyclone10lp_lcell_comb \my_uart|Add3~6 (
// Equation(s):
// \my_uart|Add3~6_combout  = (\my_uart|tx_countdown [3] & ((\my_uart|WideNor1~3_combout  & (!\my_uart|Add3~5 )) # (!\my_uart|WideNor1~3_combout  & (\my_uart|Add3~5  & VCC)))) # (!\my_uart|tx_countdown [3] & ((\my_uart|WideNor1~3_combout  & ((\my_uart|Add3~5 
// ) # (GND))) # (!\my_uart|WideNor1~3_combout  & (!\my_uart|Add3~5 ))))
// \my_uart|Add3~7  = CARRY((\my_uart|tx_countdown [3] & (\my_uart|WideNor1~3_combout  & !\my_uart|Add3~5 )) # (!\my_uart|tx_countdown [3] & ((\my_uart|WideNor1~3_combout ) # (!\my_uart|Add3~5 ))))

	.dataa(\my_uart|tx_countdown [3]),
	.datab(\my_uart|WideNor1~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_uart|Add3~5 ),
	.combout(\my_uart|Add3~6_combout ),
	.cout(\my_uart|Add3~7 ));
// synopsys translate_off
defparam \my_uart|Add3~6 .lut_mask = 16'h694D;
defparam \my_uart|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N30
cyclone10lp_lcell_comb \my_uart|Selector27~0 (
// Equation(s):
// \my_uart|Selector27~0_combout  = (\my_uart|WideOr5~combout  & ((\my_uart|Selector31~0_combout ) # ((\my_uart|Add3~6_combout  & \my_uart|tx_bits_remaining[0]~4_combout )))) # (!\my_uart|WideOr5~combout  & (((\my_uart|Add3~6_combout  & 
// \my_uart|tx_bits_remaining[0]~4_combout ))))

	.dataa(\my_uart|WideOr5~combout ),
	.datab(\my_uart|Selector31~0_combout ),
	.datac(\my_uart|Add3~6_combout ),
	.datad(\my_uart|tx_bits_remaining[0]~4_combout ),
	.cin(gnd),
	.combout(\my_uart|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector27~0 .lut_mask = 16'hF888;
defparam \my_uart|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N31
dffeas \my_uart|tx_countdown[3] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|tx_countdown [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|tx_countdown[3] .is_wysiwyg = "true";
defparam \my_uart|tx_countdown[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N14
cyclone10lp_lcell_comb \my_uart|Add3~8 (
// Equation(s):
// \my_uart|Add3~8_combout  = ((\my_uart|tx_countdown [4] $ (\my_uart|WideNor1~3_combout  $ (\my_uart|Add3~7 )))) # (GND)
// \my_uart|Add3~9  = CARRY((\my_uart|tx_countdown [4] & ((!\my_uart|Add3~7 ) # (!\my_uart|WideNor1~3_combout ))) # (!\my_uart|tx_countdown [4] & (!\my_uart|WideNor1~3_combout  & !\my_uart|Add3~7 )))

	.dataa(\my_uart|tx_countdown [4]),
	.datab(\my_uart|WideNor1~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_uart|Add3~7 ),
	.combout(\my_uart|Add3~8_combout ),
	.cout(\my_uart|Add3~9 ));
// synopsys translate_off
defparam \my_uart|Add3~8 .lut_mask = 16'h962B;
defparam \my_uart|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N0
cyclone10lp_lcell_comb \my_uart|Selector31~0 (
// Equation(s):
// \my_uart|Selector31~0_combout  = (\my_uart|WideNor3~0_combout  & (!\my_uart|Add3~8_combout  & (\my_uart|tx_state~7_combout  & !\my_uart|Add3~10_combout )))

	.dataa(\my_uart|WideNor3~0_combout ),
	.datab(\my_uart|Add3~8_combout ),
	.datac(\my_uart|tx_state~7_combout ),
	.datad(\my_uart|Add3~10_combout ),
	.cin(gnd),
	.combout(\my_uart|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector31~0 .lut_mask = 16'h0020;
defparam \my_uart|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N2
cyclone10lp_lcell_comb \my_uart|tx_countdown[5]~0 (
// Equation(s):
// \my_uart|tx_countdown[5]~0_combout  = (!\my_uart|Selector38~9_combout  & ((\my_uart|Selector31~0_combout ) # ((!\my_uart|tx_state~7_combout  & \uart_transmit~q ))))

	.dataa(\my_uart|Selector38~9_combout ),
	.datab(\my_uart|Selector31~0_combout ),
	.datac(\my_uart|tx_state~7_combout ),
	.datad(\uart_transmit~q ),
	.cin(gnd),
	.combout(\my_uart|tx_countdown[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|tx_countdown[5]~0 .lut_mask = 16'h4544;
defparam \my_uart|tx_countdown[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N24
cyclone10lp_lcell_comb \my_uart|Selector30~0 (
// Equation(s):
// \my_uart|Selector30~0_combout  = (\my_uart|Add3~0_combout  & !\my_uart|tx_countdown[5]~0_combout )

	.dataa(\my_uart|Add3~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_uart|tx_countdown[5]~0_combout ),
	.cin(gnd),
	.combout(\my_uart|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector30~0 .lut_mask = 16'h00AA;
defparam \my_uart|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N25
dffeas \my_uart|tx_countdown[0] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|tx_countdown [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|tx_countdown[0] .is_wysiwyg = "true";
defparam \my_uart|tx_countdown[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N4
cyclone10lp_lcell_comb \my_uart|WideNor3~0 (
// Equation(s):
// \my_uart|WideNor3~0_combout  = (!\my_uart|Add3~0_combout  & (!\my_uart|Add3~6_combout  & (!\my_uart|Add3~2_combout  & !\my_uart|Add3~4_combout )))

	.dataa(\my_uart|Add3~0_combout ),
	.datab(\my_uart|Add3~6_combout ),
	.datac(\my_uart|Add3~2_combout ),
	.datad(\my_uart|Add3~4_combout ),
	.cin(gnd),
	.combout(\my_uart|WideNor3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|WideNor3~0 .lut_mask = 16'h0001;
defparam \my_uart|WideNor3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N20
cyclone10lp_lcell_comb \my_uart|WideNor3~1 (
// Equation(s):
// \my_uart|WideNor3~1_combout  = (!\my_uart|Add3~8_combout  & !\my_uart|Add3~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_uart|Add3~8_combout ),
	.datad(\my_uart|Add3~10_combout ),
	.cin(gnd),
	.combout(\my_uart|WideNor3~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|WideNor3~1 .lut_mask = 16'h000F;
defparam \my_uart|WideNor3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N22
cyclone10lp_lcell_comb \my_uart|Selector38~11 (
// Equation(s):
// \my_uart|Selector38~11_combout  = (!\my_uart|tx_state~7_combout  & (!\my_uart|tx_state~8_combout  & ((!\my_uart|WideNor3~1_combout ) # (!\my_uart|WideNor3~0_combout ))))

	.dataa(\my_uart|WideNor3~0_combout ),
	.datab(\my_uart|WideNor3~1_combout ),
	.datac(\my_uart|tx_state~7_combout ),
	.datad(\my_uart|tx_state~8_combout ),
	.cin(gnd),
	.combout(\my_uart|Selector38~11_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector38~11 .lut_mask = 16'h0007;
defparam \my_uart|Selector38~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N6
cyclone10lp_lcell_comb \my_uart|Selector38~13 (
// Equation(s):
// \my_uart|Selector38~13_combout  = (\my_uart|tx_state.TX_IDLE~q  & (\button~input_o  & \my_uart|tx_state.TX_SENDING~q ))

	.dataa(\my_uart|tx_state.TX_IDLE~q ),
	.datab(\button~input_o ),
	.datac(\my_uart|tx_state.TX_SENDING~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_uart|Selector38~13_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector38~13 .lut_mask = 16'h8080;
defparam \my_uart|Selector38~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N30
cyclone10lp_lcell_comb \my_uart|Selector38~8 (
// Equation(s):
// \my_uart|Selector38~8_combout  = (\my_uart|WideNor3~0_combout  & (!\my_uart|Add3~10_combout  & (!\my_uart|Add3~8_combout  & \my_uart|Selector38~13_combout )))

	.dataa(\my_uart|WideNor3~0_combout ),
	.datab(\my_uart|Add3~10_combout ),
	.datac(\my_uart|Add3~8_combout ),
	.datad(\my_uart|Selector38~13_combout ),
	.cin(gnd),
	.combout(\my_uart|Selector38~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector38~8 .lut_mask = 16'h0200;
defparam \my_uart|Selector38~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N4
cyclone10lp_lcell_comb \my_uart|Selector38~12 (
// Equation(s):
// \my_uart|Selector38~12_combout  = (\my_uart|Selector38~10_combout ) # ((\my_uart|Selector38~11_combout ) # ((\my_uart|WideOr5~combout  & \my_uart|Selector38~8_combout )))

	.dataa(\my_uart|Selector38~10_combout ),
	.datab(\my_uart|Selector38~11_combout ),
	.datac(\my_uart|WideOr5~combout ),
	.datad(\my_uart|Selector38~8_combout ),
	.cin(gnd),
	.combout(\my_uart|Selector38~12_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector38~12 .lut_mask = 16'hFEEE;
defparam \my_uart|Selector38~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N5
dffeas \my_uart|tx_state.TX_DELAY_RESTART (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|Selector38~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|tx_state.TX_DELAY_RESTART~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|tx_state.TX_DELAY_RESTART .is_wysiwyg = "true";
defparam \my_uart|tx_state.TX_DELAY_RESTART .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N30
cyclone10lp_lcell_comb \my_uart|Selector38~9 (
// Equation(s):
// \my_uart|Selector38~9_combout  = (\button~input_o  & \my_uart|tx_state.TX_DELAY_RESTART~q )

	.dataa(gnd),
	.datab(\button~input_o ),
	.datac(\my_uart|tx_state.TX_DELAY_RESTART~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_uart|Selector38~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector38~9 .lut_mask = 16'hC0C0;
defparam \my_uart|Selector38~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N26
cyclone10lp_lcell_comb \my_uart|Selector36~0 (
// Equation(s):
// \my_uart|Selector36~0_combout  = (\my_uart|tx_state~8_combout  & (\uart_transmit~q  & ((!\my_uart|WideNor3~combout ) # (!\my_uart|Selector38~9_combout )))) # (!\my_uart|tx_state~8_combout  & (((!\my_uart|WideNor3~combout ) # 
// (!\my_uart|Selector38~9_combout ))))

	.dataa(\my_uart|tx_state~8_combout ),
	.datab(\uart_transmit~q ),
	.datac(\my_uart|Selector38~9_combout ),
	.datad(\my_uart|WideNor3~combout ),
	.cin(gnd),
	.combout(\my_uart|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector36~0 .lut_mask = 16'h0DDD;
defparam \my_uart|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N27
dffeas \my_uart|tx_state.TX_IDLE (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|tx_state.TX_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|tx_state.TX_IDLE .is_wysiwyg = "true";
defparam \my_uart|tx_state.TX_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N0
cyclone10lp_lcell_comb \my_uart|tx_bits_remaining[0]~4 (
// Equation(s):
// \my_uart|tx_bits_remaining[0]~4_combout  = ((\button~input_o  & \my_uart|tx_state.TX_IDLE~q )) # (!\uart_transmit~q )

	.dataa(gnd),
	.datab(\button~input_o ),
	.datac(\my_uart|tx_state.TX_IDLE~q ),
	.datad(\uart_transmit~q ),
	.cin(gnd),
	.combout(\my_uart|tx_bits_remaining[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|tx_bits_remaining[0]~4 .lut_mask = 16'hC0FF;
defparam \my_uart|tx_bits_remaining[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N28
cyclone10lp_lcell_comb \my_uart|tx_clk_divider~2 (
// Equation(s):
// \my_uart|tx_clk_divider~2_combout  = (\my_uart|WideNor1~3_combout  & (!\my_uart|Add2~14_combout  & \my_uart|tx_bits_remaining[0]~4_combout ))

	.dataa(\my_uart|WideNor1~3_combout ),
	.datab(gnd),
	.datac(\my_uart|Add2~14_combout ),
	.datad(\my_uart|tx_bits_remaining[0]~4_combout ),
	.cin(gnd),
	.combout(\my_uart|tx_clk_divider~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|tx_clk_divider~2 .lut_mask = 16'h0A00;
defparam \my_uart|tx_clk_divider~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N29
dffeas \my_uart|tx_clk_divider[7] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|tx_clk_divider~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|tx_clk_divider [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|tx_clk_divider[7] .is_wysiwyg = "true";
defparam \my_uart|tx_clk_divider[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N0
cyclone10lp_lcell_comb \my_uart|Add2~0 (
// Equation(s):
// \my_uart|Add2~0_combout  = \my_uart|tx_clk_divider [0] $ (GND)
// \my_uart|Add2~1  = CARRY(!\my_uart|tx_clk_divider [0])

	.dataa(\my_uart|tx_clk_divider [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_uart|Add2~0_combout ),
	.cout(\my_uart|Add2~1 ));
// synopsys translate_off
defparam \my_uart|Add2~0 .lut_mask = 16'hAA55;
defparam \my_uart|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N12
cyclone10lp_lcell_comb \my_uart|tx_clk_divider~9 (
// Equation(s):
// \my_uart|tx_clk_divider~9_combout  = (\my_uart|WideNor1~3_combout  & (!\my_uart|Add2~0_combout  & \my_uart|tx_bits_remaining[0]~4_combout ))

	.dataa(\my_uart|WideNor1~3_combout ),
	.datab(gnd),
	.datac(\my_uart|Add2~0_combout ),
	.datad(\my_uart|tx_bits_remaining[0]~4_combout ),
	.cin(gnd),
	.combout(\my_uart|tx_clk_divider~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|tx_clk_divider~9 .lut_mask = 16'h0A00;
defparam \my_uart|tx_clk_divider~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N13
dffeas \my_uart|tx_clk_divider[0] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|tx_clk_divider~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|tx_clk_divider [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|tx_clk_divider[0] .is_wysiwyg = "true";
defparam \my_uart|tx_clk_divider[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N2
cyclone10lp_lcell_comb \my_uart|Add2~2 (
// Equation(s):
// \my_uart|Add2~2_combout  = (\my_uart|tx_clk_divider [1] & (\my_uart|Add2~1  & VCC)) # (!\my_uart|tx_clk_divider [1] & (!\my_uart|Add2~1 ))
// \my_uart|Add2~3  = CARRY((!\my_uart|tx_clk_divider [1] & !\my_uart|Add2~1 ))

	.dataa(\my_uart|tx_clk_divider [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_uart|Add2~1 ),
	.combout(\my_uart|Add2~2_combout ),
	.cout(\my_uart|Add2~3 ));
// synopsys translate_off
defparam \my_uart|Add2~2 .lut_mask = 16'hA505;
defparam \my_uart|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N26
cyclone10lp_lcell_comb \my_uart|tx_clk_divider~8 (
// Equation(s):
// \my_uart|tx_clk_divider~8_combout  = (\my_uart|tx_bits_remaining[0]~4_combout  & (\my_uart|WideNor1~3_combout  & \my_uart|Add2~2_combout ))

	.dataa(\my_uart|tx_bits_remaining[0]~4_combout ),
	.datab(gnd),
	.datac(\my_uart|WideNor1~3_combout ),
	.datad(\my_uart|Add2~2_combout ),
	.cin(gnd),
	.combout(\my_uart|tx_clk_divider~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|tx_clk_divider~8 .lut_mask = 16'hA000;
defparam \my_uart|tx_clk_divider~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N27
dffeas \my_uart|tx_clk_divider[1] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|tx_clk_divider~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|tx_clk_divider [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|tx_clk_divider[1] .is_wysiwyg = "true";
defparam \my_uart|tx_clk_divider[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N4
cyclone10lp_lcell_comb \my_uart|Add2~4 (
// Equation(s):
// \my_uart|Add2~4_combout  = (\my_uart|tx_clk_divider [2] & ((GND) # (!\my_uart|Add2~3 ))) # (!\my_uart|tx_clk_divider [2] & (\my_uart|Add2~3  $ (GND)))
// \my_uart|Add2~5  = CARRY((\my_uart|tx_clk_divider [2]) # (!\my_uart|Add2~3 ))

	.dataa(gnd),
	.datab(\my_uart|tx_clk_divider [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_uart|Add2~3 ),
	.combout(\my_uart|Add2~4_combout ),
	.cout(\my_uart|Add2~5 ));
// synopsys translate_off
defparam \my_uart|Add2~4 .lut_mask = 16'h3CCF;
defparam \my_uart|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N24
cyclone10lp_lcell_comb \my_uart|tx_clk_divider~7 (
// Equation(s):
// \my_uart|tx_clk_divider~7_combout  = (\my_uart|WideNor1~3_combout  & (\my_uart|Add2~4_combout  & \my_uart|tx_bits_remaining[0]~4_combout ))

	.dataa(\my_uart|WideNor1~3_combout ),
	.datab(\my_uart|Add2~4_combout ),
	.datac(\my_uart|tx_bits_remaining[0]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_uart|tx_clk_divider~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|tx_clk_divider~7 .lut_mask = 16'h8080;
defparam \my_uart|tx_clk_divider~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N25
dffeas \my_uart|tx_clk_divider[2] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|tx_clk_divider~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|tx_clk_divider [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|tx_clk_divider[2] .is_wysiwyg = "true";
defparam \my_uart|tx_clk_divider[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N6
cyclone10lp_lcell_comb \my_uart|Add2~6 (
// Equation(s):
// \my_uart|Add2~6_combout  = (\my_uart|tx_clk_divider [3] & (!\my_uart|Add2~5 )) # (!\my_uart|tx_clk_divider [3] & (\my_uart|Add2~5  & VCC))
// \my_uart|Add2~7  = CARRY((\my_uart|tx_clk_divider [3] & !\my_uart|Add2~5 ))

	.dataa(\my_uart|tx_clk_divider [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_uart|Add2~5 ),
	.combout(\my_uart|Add2~6_combout ),
	.cout(\my_uart|Add2~7 ));
// synopsys translate_off
defparam \my_uart|Add2~6 .lut_mask = 16'h5A0A;
defparam \my_uart|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N2
cyclone10lp_lcell_comb \my_uart|tx_clk_divider~6 (
// Equation(s):
// \my_uart|tx_clk_divider~6_combout  = (\my_uart|tx_bits_remaining[0]~4_combout  & (\my_uart|WideNor1~3_combout  & !\my_uart|Add2~6_combout ))

	.dataa(gnd),
	.datab(\my_uart|tx_bits_remaining[0]~4_combout ),
	.datac(\my_uart|WideNor1~3_combout ),
	.datad(\my_uart|Add2~6_combout ),
	.cin(gnd),
	.combout(\my_uart|tx_clk_divider~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|tx_clk_divider~6 .lut_mask = 16'h00C0;
defparam \my_uart|tx_clk_divider~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N3
dffeas \my_uart|tx_clk_divider[3] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|tx_clk_divider~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|tx_clk_divider [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|tx_clk_divider[3] .is_wysiwyg = "true";
defparam \my_uart|tx_clk_divider[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N8
cyclone10lp_lcell_comb \my_uart|Add2~8 (
// Equation(s):
// \my_uart|Add2~8_combout  = (\my_uart|tx_clk_divider [4] & (\my_uart|Add2~7  $ (GND))) # (!\my_uart|tx_clk_divider [4] & ((GND) # (!\my_uart|Add2~7 )))
// \my_uart|Add2~9  = CARRY((!\my_uart|Add2~7 ) # (!\my_uart|tx_clk_divider [4]))

	.dataa(\my_uart|tx_clk_divider [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_uart|Add2~7 ),
	.combout(\my_uart|Add2~8_combout ),
	.cout(\my_uart|Add2~9 ));
// synopsys translate_off
defparam \my_uart|Add2~8 .lut_mask = 16'hA55F;
defparam \my_uart|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N16
cyclone10lp_lcell_comb \my_uart|tx_clk_divider~5 (
// Equation(s):
// \my_uart|tx_clk_divider~5_combout  = (\my_uart|WideNor1~3_combout  & (!\my_uart|Add2~8_combout  & \my_uart|tx_bits_remaining[0]~4_combout ))

	.dataa(\my_uart|WideNor1~3_combout ),
	.datab(gnd),
	.datac(\my_uart|Add2~8_combout ),
	.datad(\my_uart|tx_bits_remaining[0]~4_combout ),
	.cin(gnd),
	.combout(\my_uart|tx_clk_divider~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|tx_clk_divider~5 .lut_mask = 16'h0A00;
defparam \my_uart|tx_clk_divider~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N17
dffeas \my_uart|tx_clk_divider[4] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|tx_clk_divider~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|tx_clk_divider [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|tx_clk_divider[4] .is_wysiwyg = "true";
defparam \my_uart|tx_clk_divider[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N10
cyclone10lp_lcell_comb \my_uart|Add2~10 (
// Equation(s):
// \my_uart|Add2~10_combout  = (\my_uart|tx_clk_divider [5] & (\my_uart|Add2~9  & VCC)) # (!\my_uart|tx_clk_divider [5] & (!\my_uart|Add2~9 ))
// \my_uart|Add2~11  = CARRY((!\my_uart|tx_clk_divider [5] & !\my_uart|Add2~9 ))

	.dataa(\my_uart|tx_clk_divider [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_uart|Add2~9 ),
	.combout(\my_uart|Add2~10_combout ),
	.cout(\my_uart|Add2~11 ));
// synopsys translate_off
defparam \my_uart|Add2~10 .lut_mask = 16'hA505;
defparam \my_uart|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N30
cyclone10lp_lcell_comb \my_uart|tx_clk_divider~4 (
// Equation(s):
// \my_uart|tx_clk_divider~4_combout  = (\my_uart|tx_bits_remaining[0]~4_combout  & (\my_uart|WideNor1~3_combout  & \my_uart|Add2~10_combout ))

	.dataa(\my_uart|tx_bits_remaining[0]~4_combout ),
	.datab(gnd),
	.datac(\my_uart|WideNor1~3_combout ),
	.datad(\my_uart|Add2~10_combout ),
	.cin(gnd),
	.combout(\my_uart|tx_clk_divider~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|tx_clk_divider~4 .lut_mask = 16'hA000;
defparam \my_uart|tx_clk_divider~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y24_N31
dffeas \my_uart|tx_clk_divider[5] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|tx_clk_divider~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|tx_clk_divider [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|tx_clk_divider[5] .is_wysiwyg = "true";
defparam \my_uart|tx_clk_divider[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N12
cyclone10lp_lcell_comb \my_uart|Add2~12 (
// Equation(s):
// \my_uart|Add2~12_combout  = (\my_uart|tx_clk_divider [6] & (\my_uart|Add2~11  $ (GND))) # (!\my_uart|tx_clk_divider [6] & ((GND) # (!\my_uart|Add2~11 )))
// \my_uart|Add2~13  = CARRY((!\my_uart|Add2~11 ) # (!\my_uart|tx_clk_divider [6]))

	.dataa(gnd),
	.datab(\my_uart|tx_clk_divider [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_uart|Add2~11 ),
	.combout(\my_uart|Add2~12_combout ),
	.cout(\my_uart|Add2~13 ));
// synopsys translate_off
defparam \my_uart|Add2~12 .lut_mask = 16'hC33F;
defparam \my_uart|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N6
cyclone10lp_lcell_comb \my_uart|tx_clk_divider~3 (
// Equation(s):
// \my_uart|tx_clk_divider~3_combout  = (\my_uart|WideNor1~3_combout  & (!\my_uart|Add2~12_combout  & \my_uart|tx_bits_remaining[0]~4_combout ))

	.dataa(\my_uart|WideNor1~3_combout ),
	.datab(gnd),
	.datac(\my_uart|Add2~12_combout ),
	.datad(\my_uart|tx_bits_remaining[0]~4_combout ),
	.cin(gnd),
	.combout(\my_uart|tx_clk_divider~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|tx_clk_divider~3 .lut_mask = 16'h0A00;
defparam \my_uart|tx_clk_divider~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N7
dffeas \my_uart|tx_clk_divider[6] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|tx_clk_divider~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|tx_clk_divider [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|tx_clk_divider[6] .is_wysiwyg = "true";
defparam \my_uart|tx_clk_divider[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N14
cyclone10lp_lcell_comb \my_uart|Add2~14 (
// Equation(s):
// \my_uart|Add2~14_combout  = (\my_uart|tx_clk_divider [7] & (!\my_uart|Add2~13 )) # (!\my_uart|tx_clk_divider [7] & (\my_uart|Add2~13  & VCC))
// \my_uart|Add2~15  = CARRY((\my_uart|tx_clk_divider [7] & !\my_uart|Add2~13 ))

	.dataa(gnd),
	.datab(\my_uart|tx_clk_divider [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_uart|Add2~13 ),
	.combout(\my_uart|Add2~14_combout ),
	.cout(\my_uart|Add2~15 ));
// synopsys translate_off
defparam \my_uart|Add2~14 .lut_mask = 16'h3C0C;
defparam \my_uart|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N10
cyclone10lp_lcell_comb \my_uart|tx_clk_divider~1 (
// Equation(s):
// \my_uart|tx_clk_divider~1_combout  = (\my_uart|tx_bits_remaining[0]~4_combout  & (\my_uart|WideNor1~3_combout  & \my_uart|Add2~16_combout ))

	.dataa(gnd),
	.datab(\my_uart|tx_bits_remaining[0]~4_combout ),
	.datac(\my_uart|WideNor1~3_combout ),
	.datad(\my_uart|Add2~16_combout ),
	.cin(gnd),
	.combout(\my_uart|tx_clk_divider~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|tx_clk_divider~1 .lut_mask = 16'hC000;
defparam \my_uart|tx_clk_divider~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N11
dffeas \my_uart|tx_clk_divider[8] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|tx_clk_divider~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|tx_clk_divider [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|tx_clk_divider[8] .is_wysiwyg = "true";
defparam \my_uart|tx_clk_divider[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N16
cyclone10lp_lcell_comb \my_uart|Add2~16 (
// Equation(s):
// \my_uart|Add2~16_combout  = (\my_uart|tx_clk_divider [8] & ((GND) # (!\my_uart|Add2~15 ))) # (!\my_uart|tx_clk_divider [8] & (\my_uart|Add2~15  $ (GND)))
// \my_uart|Add2~17  = CARRY((\my_uart|tx_clk_divider [8]) # (!\my_uart|Add2~15 ))

	.dataa(\my_uart|tx_clk_divider [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_uart|Add2~15 ),
	.combout(\my_uart|Add2~16_combout ),
	.cout(\my_uart|Add2~17 ));
// synopsys translate_off
defparam \my_uart|Add2~16 .lut_mask = 16'h5AAF;
defparam \my_uart|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N24
cyclone10lp_lcell_comb \my_uart|WideNor1~2 (
// Equation(s):
// \my_uart|WideNor1~2_combout  = (\my_uart|Add2~14_combout ) # (\my_uart|Add2~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_uart|Add2~14_combout ),
	.datad(\my_uart|Add2~16_combout ),
	.cin(gnd),
	.combout(\my_uart|WideNor1~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|WideNor1~2 .lut_mask = 16'hFFF0;
defparam \my_uart|WideNor1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N0
cyclone10lp_lcell_comb \my_uart|tx_clk_divider~0 (
// Equation(s):
// \my_uart|tx_clk_divider~0_combout  = (\my_uart|tx_bits_remaining[0]~4_combout  & (\my_uart|WideNor1~3_combout  & \my_uart|Add2~18_combout ))

	.dataa(gnd),
	.datab(\my_uart|tx_bits_remaining[0]~4_combout ),
	.datac(\my_uart|WideNor1~3_combout ),
	.datad(\my_uart|Add2~18_combout ),
	.cin(gnd),
	.combout(\my_uart|tx_clk_divider~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|tx_clk_divider~0 .lut_mask = 16'hC000;
defparam \my_uart|tx_clk_divider~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N1
dffeas \my_uart|tx_clk_divider[9] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|tx_clk_divider~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|tx_clk_divider [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|tx_clk_divider[9] .is_wysiwyg = "true";
defparam \my_uart|tx_clk_divider[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N18
cyclone10lp_lcell_comb \my_uart|Add2~18 (
// Equation(s):
// \my_uart|Add2~18_combout  = (\my_uart|tx_clk_divider [9] & (\my_uart|Add2~17  & VCC)) # (!\my_uart|tx_clk_divider [9] & (!\my_uart|Add2~17 ))
// \my_uart|Add2~19  = CARRY((!\my_uart|tx_clk_divider [9] & !\my_uart|Add2~17 ))

	.dataa(\my_uart|tx_clk_divider [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_uart|Add2~17 ),
	.combout(\my_uart|Add2~18_combout ),
	.cout(\my_uart|Add2~19 ));
// synopsys translate_off
defparam \my_uart|Add2~18 .lut_mask = 16'hA505;
defparam \my_uart|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N14
cyclone10lp_lcell_comb \my_uart|tx_clk_divider~10 (
// Equation(s):
// \my_uart|tx_clk_divider~10_combout  = (\my_uart|WideNor1~3_combout  & (\my_uart|Add2~20_combout  & \my_uart|tx_bits_remaining[0]~4_combout ))

	.dataa(\my_uart|WideNor1~3_combout ),
	.datab(gnd),
	.datac(\my_uart|Add2~20_combout ),
	.datad(\my_uart|tx_bits_remaining[0]~4_combout ),
	.cin(gnd),
	.combout(\my_uart|tx_clk_divider~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|tx_clk_divider~10 .lut_mask = 16'hA000;
defparam \my_uart|tx_clk_divider~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y24_N15
dffeas \my_uart|tx_clk_divider[10] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|tx_clk_divider~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|tx_clk_divider [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|tx_clk_divider[10] .is_wysiwyg = "true";
defparam \my_uart|tx_clk_divider[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N20
cyclone10lp_lcell_comb \my_uart|Add2~20 (
// Equation(s):
// \my_uart|Add2~20_combout  = \my_uart|Add2~19  $ (\my_uart|tx_clk_divider [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_uart|tx_clk_divider [10]),
	.cin(\my_uart|Add2~19 ),
	.combout(\my_uart|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Add2~20 .lut_mask = 16'h0FF0;
defparam \my_uart|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N28
cyclone10lp_lcell_comb \my_uart|WideNor1~0 (
// Equation(s):
// \my_uart|WideNor1~0_combout  = (\my_uart|Add2~6_combout ) # ((\my_uart|Add2~2_combout ) # ((\my_uart|Add2~4_combout ) # (\my_uart|Add2~0_combout )))

	.dataa(\my_uart|Add2~6_combout ),
	.datab(\my_uart|Add2~2_combout ),
	.datac(\my_uart|Add2~4_combout ),
	.datad(\my_uart|Add2~0_combout ),
	.cin(gnd),
	.combout(\my_uart|WideNor1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|WideNor1~0 .lut_mask = 16'hFFFE;
defparam \my_uart|WideNor1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N22
cyclone10lp_lcell_comb \my_uart|WideNor1~1 (
// Equation(s):
// \my_uart|WideNor1~1_combout  = (\my_uart|Add2~10_combout ) # ((\my_uart|WideNor1~0_combout ) # ((\my_uart|Add2~8_combout ) # (\my_uart|Add2~12_combout )))

	.dataa(\my_uart|Add2~10_combout ),
	.datab(\my_uart|WideNor1~0_combout ),
	.datac(\my_uart|Add2~8_combout ),
	.datad(\my_uart|Add2~12_combout ),
	.cin(gnd),
	.combout(\my_uart|WideNor1~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|WideNor1~1 .lut_mask = 16'hFFFE;
defparam \my_uart|WideNor1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N26
cyclone10lp_lcell_comb \my_uart|WideNor1~3 (
// Equation(s):
// \my_uart|WideNor1~3_combout  = (\my_uart|WideNor1~2_combout ) # ((\my_uart|Add2~18_combout ) # ((\my_uart|Add2~20_combout ) # (\my_uart|WideNor1~1_combout )))

	.dataa(\my_uart|WideNor1~2_combout ),
	.datab(\my_uart|Add2~18_combout ),
	.datac(\my_uart|Add2~20_combout ),
	.datad(\my_uart|WideNor1~1_combout ),
	.cin(gnd),
	.combout(\my_uart|WideNor1~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|WideNor1~3 .lut_mask = 16'hFFFE;
defparam \my_uart|WideNor1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N28
cyclone10lp_lcell_comb \my_uart|Selector25~2 (
// Equation(s):
// \my_uart|Selector25~2_combout  = (\my_uart|Add3~10_combout  & ((\my_uart|Selector38~9_combout ) # ((!\my_uart|Selector31~0_combout  & \my_uart|Selector29~3_combout ))))

	.dataa(\my_uart|Add3~10_combout ),
	.datab(\my_uart|Selector31~0_combout ),
	.datac(\my_uart|Selector38~9_combout ),
	.datad(\my_uart|Selector29~3_combout ),
	.cin(gnd),
	.combout(\my_uart|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector25~2 .lut_mask = 16'hA2A0;
defparam \my_uart|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y23_N29
dffeas \my_uart|tx_countdown[5] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|Selector25~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|tx_countdown [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|tx_countdown[5] .is_wysiwyg = "true";
defparam \my_uart|tx_countdown[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N16
cyclone10lp_lcell_comb \my_uart|Add3~10 (
// Equation(s):
// \my_uart|Add3~10_combout  = \my_uart|WideNor1~3_combout  $ (\my_uart|Add3~9  $ (!\my_uart|tx_countdown [5]))

	.dataa(gnd),
	.datab(\my_uart|WideNor1~3_combout ),
	.datac(gnd),
	.datad(\my_uart|tx_countdown [5]),
	.cin(\my_uart|Add3~9 ),
	.combout(\my_uart|Add3~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Add3~10 .lut_mask = 16'h3CC3;
defparam \my_uart|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N20
cyclone10lp_lcell_comb \my_uart|tx_bits_remaining[0]~9 (
// Equation(s):
// \my_uart|tx_bits_remaining[0]~9_combout  = (\my_uart|Add3~8_combout ) # (((\my_uart|WideOr5~combout ) # (!\my_uart|tx_state.TX_SENDING~q )) # (!\button~input_o ))

	.dataa(\my_uart|Add3~8_combout ),
	.datab(\button~input_o ),
	.datac(\my_uart|tx_state.TX_SENDING~q ),
	.datad(\my_uart|WideOr5~combout ),
	.cin(gnd),
	.combout(\my_uart|tx_bits_remaining[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|tx_bits_remaining[0]~9 .lut_mask = 16'hFFBF;
defparam \my_uart|tx_bits_remaining[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N12
cyclone10lp_lcell_comb \my_uart|tx_bits_remaining[0]~5 (
// Equation(s):
// \my_uart|tx_bits_remaining[0]~5_combout  = ((!\my_uart|Add3~10_combout  & (!\my_uart|tx_bits_remaining[0]~9_combout  & \my_uart|WideNor3~0_combout ))) # (!\my_uart|tx_bits_remaining[0]~4_combout )

	.dataa(\my_uart|Add3~10_combout ),
	.datab(\my_uart|tx_bits_remaining[0]~9_combout ),
	.datac(\my_uart|WideNor3~0_combout ),
	.datad(\my_uart|tx_bits_remaining[0]~4_combout ),
	.cin(gnd),
	.combout(\my_uart|tx_bits_remaining[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|tx_bits_remaining[0]~5 .lut_mask = 16'h10FF;
defparam \my_uart|tx_bits_remaining[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N18
cyclone10lp_lcell_comb \my_uart|tx_bits_remaining[0]~10 (
// Equation(s):
// \my_uart|tx_bits_remaining[0]~10_combout  = (\my_uart|tx_bits_remaining [0] & (((!\my_uart|tx_bits_remaining[0]~5_combout )))) # (!\my_uart|tx_bits_remaining [0] & (\my_uart|tx_state.TX_SENDING~q  & (\button~input_o  & 
// \my_uart|tx_bits_remaining[0]~5_combout )))

	.dataa(\my_uart|tx_state.TX_SENDING~q ),
	.datab(\button~input_o ),
	.datac(\my_uart|tx_bits_remaining [0]),
	.datad(\my_uart|tx_bits_remaining[0]~5_combout ),
	.cin(gnd),
	.combout(\my_uart|tx_bits_remaining[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|tx_bits_remaining[0]~10 .lut_mask = 16'h08F0;
defparam \my_uart|tx_bits_remaining[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N19
dffeas \my_uart|tx_bits_remaining[0] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|tx_bits_remaining[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|tx_bits_remaining [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|tx_bits_remaining[0] .is_wysiwyg = "true";
defparam \my_uart|tx_bits_remaining[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N24
cyclone10lp_lcell_comb \my_uart|tx_bits_remaining[1]~8 (
// Equation(s):
// \my_uart|tx_bits_remaining[1]~8_combout  = (\my_uart|tx_bits_remaining[0]~5_combout  & (\my_uart|tx_state~7_combout  & (\my_uart|tx_bits_remaining [0] $ (!\my_uart|tx_bits_remaining [1])))) # (!\my_uart|tx_bits_remaining[0]~5_combout  & 
// (((\my_uart|tx_bits_remaining [1]))))

	.dataa(\my_uart|tx_bits_remaining[0]~5_combout ),
	.datab(\my_uart|tx_bits_remaining [0]),
	.datac(\my_uart|tx_bits_remaining [1]),
	.datad(\my_uart|tx_state~7_combout ),
	.cin(gnd),
	.combout(\my_uart|tx_bits_remaining[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|tx_bits_remaining[1]~8 .lut_mask = 16'hD250;
defparam \my_uart|tx_bits_remaining[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N25
dffeas \my_uart|tx_bits_remaining[1] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|tx_bits_remaining[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|tx_bits_remaining [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|tx_bits_remaining[1] .is_wysiwyg = "true";
defparam \my_uart|tx_bits_remaining[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N28
cyclone10lp_lcell_comb \my_uart|Add5~1 (
// Equation(s):
// \my_uart|Add5~1_combout  = \my_uart|tx_bits_remaining [2] $ (((\my_uart|tx_bits_remaining [1]) # (\my_uart|tx_bits_remaining [0])))

	.dataa(\my_uart|tx_bits_remaining [2]),
	.datab(\my_uart|tx_bits_remaining [1]),
	.datac(gnd),
	.datad(\my_uart|tx_bits_remaining [0]),
	.cin(gnd),
	.combout(\my_uart|Add5~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Add5~1 .lut_mask = 16'h5566;
defparam \my_uart|Add5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N6
cyclone10lp_lcell_comb \my_uart|tx_bits_remaining[2]~7 (
// Equation(s):
// \my_uart|tx_bits_remaining[2]~7_combout  = (\my_uart|tx_bits_remaining[0]~5_combout  & (!\my_uart|Add5~1_combout  & ((\my_uart|tx_state~7_combout )))) # (!\my_uart|tx_bits_remaining[0]~5_combout  & (((\my_uart|tx_bits_remaining [2]))))

	.dataa(\my_uart|tx_bits_remaining[0]~5_combout ),
	.datab(\my_uart|Add5~1_combout ),
	.datac(\my_uart|tx_bits_remaining [2]),
	.datad(\my_uart|tx_state~7_combout ),
	.cin(gnd),
	.combout(\my_uart|tx_bits_remaining[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|tx_bits_remaining[2]~7 .lut_mask = 16'h7250;
defparam \my_uart|tx_bits_remaining[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N7
dffeas \my_uart|tx_bits_remaining[2] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|tx_bits_remaining[2]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|tx_bits_remaining [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|tx_bits_remaining[2] .is_wysiwyg = "true";
defparam \my_uart|tx_bits_remaining[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N2
cyclone10lp_lcell_comb \my_uart|Add5~0 (
// Equation(s):
// \my_uart|Add5~0_combout  = \my_uart|tx_bits_remaining [3] $ (((\my_uart|tx_bits_remaining [1]) # ((\my_uart|tx_bits_remaining [0]) # (\my_uart|tx_bits_remaining [2]))))

	.dataa(\my_uart|tx_bits_remaining [3]),
	.datab(\my_uart|tx_bits_remaining [1]),
	.datac(\my_uart|tx_bits_remaining [0]),
	.datad(\my_uart|tx_bits_remaining [2]),
	.cin(gnd),
	.combout(\my_uart|Add5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Add5~0 .lut_mask = 16'h5556;
defparam \my_uart|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N12
cyclone10lp_lcell_comb \my_uart|tx_bits_remaining[3]~6 (
// Equation(s):
// \my_uart|tx_bits_remaining[3]~6_combout  = (\my_uart|tx_bits_remaining[0]~5_combout  & (((!\my_uart|tx_state~7_combout )) # (!\my_uart|Add5~0_combout ))) # (!\my_uart|tx_bits_remaining[0]~5_combout  & (((\my_uart|tx_bits_remaining [3]))))

	.dataa(\my_uart|tx_bits_remaining[0]~5_combout ),
	.datab(\my_uart|Add5~0_combout ),
	.datac(\my_uart|tx_bits_remaining [3]),
	.datad(\my_uart|tx_state~7_combout ),
	.cin(gnd),
	.combout(\my_uart|tx_bits_remaining[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|tx_bits_remaining[3]~6 .lut_mask = 16'h72FA;
defparam \my_uart|tx_bits_remaining[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N13
dffeas \my_uart|tx_bits_remaining[3] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|tx_bits_remaining[3]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|tx_bits_remaining [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|tx_bits_remaining[3] .is_wysiwyg = "true";
defparam \my_uart|tx_bits_remaining[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N20
cyclone10lp_lcell_comb \my_uart|WideOr5 (
// Equation(s):
// \my_uart|WideOr5~combout  = (!\my_uart|tx_bits_remaining [3] & (!\my_uart|tx_bits_remaining [1] & (!\my_uart|tx_bits_remaining [0] & !\my_uart|tx_bits_remaining [2])))

	.dataa(\my_uart|tx_bits_remaining [3]),
	.datab(\my_uart|tx_bits_remaining [1]),
	.datac(\my_uart|tx_bits_remaining [0]),
	.datad(\my_uart|tx_bits_remaining [2]),
	.cin(gnd),
	.combout(\my_uart|WideOr5~combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|WideOr5 .lut_mask = 16'h0001;
defparam \my_uart|WideOr5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N28
cyclone10lp_lcell_comb \my_uart|tx_out~0 (
// Equation(s):
// \my_uart|tx_out~0_combout  = (!\my_uart|tx_out~q  & (((\button~input_o  & \my_uart|tx_state.TX_IDLE~q )) # (!\uart_transmit~q )))

	.dataa(\button~input_o ),
	.datab(\uart_transmit~q ),
	.datac(\my_uart|tx_state.TX_IDLE~q ),
	.datad(\my_uart|tx_out~q ),
	.cin(gnd),
	.combout(\my_uart|tx_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|tx_out~0 .lut_mask = 16'h00B3;
defparam \my_uart|tx_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y34_N8
cyclone10lp_io_ibuf \DQ[5]~input (
	.i(DQ[5]),
	.ibar(gnd),
	.o(\DQ[5]~input_o ));
// synopsys translate_off
defparam \DQ[5]~input .bus_hold = "false";
defparam \DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N24
cyclone10lp_lcell_comb \sdram_controlleri|rd_data_r~6 (
// Equation(s):
// \sdram_controlleri|rd_data_r~6_combout  = (\button~input_o  & \DQ[5]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\button~input_o ),
	.datad(\DQ[5]~input_o ),
	.cin(gnd),
	.combout(\sdram_controlleri|rd_data_r~6_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|rd_data_r~6 .lut_mask = 16'hF000;
defparam \sdram_controlleri|rd_data_r~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y29_N18
cyclone10lp_lcell_comb \sdram_controlleri|rd_data_r[2]~1 (
// Equation(s):
// \sdram_controlleri|rd_data_r[2]~1_combout  = ((!\sdram_controlleri|Equal2~0_combout  & \sdram_controlleri|state [4])) # (!\button~input_o )

	.dataa(gnd),
	.datab(\button~input_o ),
	.datac(\sdram_controlleri|Equal2~0_combout ),
	.datad(\sdram_controlleri|state [4]),
	.cin(gnd),
	.combout(\sdram_controlleri|rd_data_r[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|rd_data_r[2]~1 .lut_mask = 16'h3F33;
defparam \sdram_controlleri|rd_data_r[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N25
dffeas \sdram_controlleri|rd_data_r[5] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sdram_controlleri|rd_data_r~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_controlleri|rd_data_r[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_controlleri|rd_data_r [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_controlleri|rd_data_r[5] .is_wysiwyg = "true";
defparam \sdram_controlleri|rd_data_r[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N2
cyclone10lp_lcell_comb \uart_tx_byte[5]~feeder (
// Equation(s):
// \uart_tx_byte[5]~feeder_combout  = \sdram_controlleri|rd_data_r [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_controlleri|rd_data_r [5]),
	.cin(gnd),
	.combout(\uart_tx_byte[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_byte[5]~feeder .lut_mask = 16'hFF00;
defparam \uart_tx_byte[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N3
dffeas \uart_tx_byte[5] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_tx_byte[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_controlleri|rd_ready_r~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_tx_byte[5]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_byte[5] .is_wysiwyg = "true";
defparam \uart_tx_byte[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N10
cyclone10lp_lcell_comb \my_uart|tx_data[7]~0 (
// Equation(s):
// \my_uart|tx_data[7]~0_combout  = (\my_uart|tx_bits_remaining[0]~4_combout  & (\my_uart|tx_data [7] & ((\my_uart|WideOr5~combout ) # (!\my_uart|Selector38~8_combout ))))

	.dataa(\my_uart|WideOr5~combout ),
	.datab(\my_uart|tx_bits_remaining[0]~4_combout ),
	.datac(\my_uart|tx_data [7]),
	.datad(\my_uart|Selector38~8_combout ),
	.cin(gnd),
	.combout(\my_uart|tx_data[7]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|tx_data[7]~0 .lut_mask = 16'h80C0;
defparam \my_uart|tx_data[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X31_Y34_N1
cyclone10lp_io_ibuf \DQ[7]~input (
	.i(DQ[7]),
	.ibar(gnd),
	.o(\DQ[7]~input_o ));
// synopsys translate_off
defparam \DQ[7]~input .bus_hold = "false";
defparam \DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N30
cyclone10lp_lcell_comb \sdram_controlleri|rd_data_r~8 (
// Equation(s):
// \sdram_controlleri|rd_data_r~8_combout  = (\DQ[7]~input_o  & \button~input_o )

	.dataa(\DQ[7]~input_o ),
	.datab(gnd),
	.datac(\button~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_controlleri|rd_data_r~8_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|rd_data_r~8 .lut_mask = 16'hA0A0;
defparam \sdram_controlleri|rd_data_r~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N31
dffeas \sdram_controlleri|rd_data_r[7] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sdram_controlleri|rd_data_r~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_controlleri|rd_data_r[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_controlleri|rd_data_r [7]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_controlleri|rd_data_r[7] .is_wysiwyg = "true";
defparam \sdram_controlleri|rd_data_r[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N19
dffeas \uart_tx_byte[7] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_controlleri|rd_data_r [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_controlleri|rd_ready_r~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_tx_byte[7]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_byte[7] .is_wysiwyg = "true";
defparam \uart_tx_byte[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N8
cyclone10lp_lcell_comb \my_uart|tx_data[7]~1 (
// Equation(s):
// \my_uart|tx_data[7]~1_combout  = (\my_uart|tx_data[7]~0_combout ) # ((!\my_uart|tx_bits_remaining[0]~4_combout  & (\my_uart|tx_state~8_combout  & uart_tx_byte[7])))

	.dataa(\my_uart|tx_data[7]~0_combout ),
	.datab(\my_uart|tx_bits_remaining[0]~4_combout ),
	.datac(\my_uart|tx_state~8_combout ),
	.datad(uart_tx_byte[7]),
	.cin(gnd),
	.combout(\my_uart|tx_data[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|tx_data[7]~1 .lut_mask = 16'hBAAA;
defparam \my_uart|tx_data[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N9
dffeas \my_uart|tx_data[7] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|tx_data[7]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|tx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|tx_data[7] .is_wysiwyg = "true";
defparam \my_uart|tx_data[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X43_Y34_N22
cyclone10lp_io_ibuf \DQ[6]~input (
	.i(DQ[6]),
	.ibar(gnd),
	.o(\DQ[6]~input_o ));
// synopsys translate_off
defparam \DQ[6]~input .bus_hold = "false";
defparam \DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N12
cyclone10lp_lcell_comb \sdram_controlleri|rd_data_r~7 (
// Equation(s):
// \sdram_controlleri|rd_data_r~7_combout  = (\button~input_o  & \DQ[6]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\button~input_o ),
	.datad(\DQ[6]~input_o ),
	.cin(gnd),
	.combout(\sdram_controlleri|rd_data_r~7_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|rd_data_r~7 .lut_mask = 16'hF000;
defparam \sdram_controlleri|rd_data_r~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N13
dffeas \sdram_controlleri|rd_data_r[6] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sdram_controlleri|rd_data_r~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_controlleri|rd_data_r[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_controlleri|rd_data_r [6]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_controlleri|rd_data_r[6] .is_wysiwyg = "true";
defparam \sdram_controlleri|rd_data_r[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N6
cyclone10lp_lcell_comb \uart_tx_byte[6]~2 (
// Equation(s):
// \uart_tx_byte[6]~2_combout  = !\sdram_controlleri|rd_data_r [6]

	.dataa(\sdram_controlleri|rd_data_r [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_tx_byte[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_byte[6]~2 .lut_mask = 16'h5555;
defparam \uart_tx_byte[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N7
dffeas \uart_tx_byte[6] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_tx_byte[6]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_controlleri|rd_ready_r~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_tx_byte[6]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_byte[6] .is_wysiwyg = "true";
defparam \uart_tx_byte[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N14
cyclone10lp_lcell_comb \my_uart|Selector18~0 (
// Equation(s):
// \my_uart|Selector18~0_combout  = (\my_uart|tx_state.TX_SENDING~q  & ((\button~input_o  & (\my_uart|tx_data [7])) # (!\button~input_o  & ((!uart_tx_byte[6]))))) # (!\my_uart|tx_state.TX_SENDING~q  & (((!uart_tx_byte[6]))))

	.dataa(\my_uart|tx_state.TX_SENDING~q ),
	.datab(\my_uart|tx_data [7]),
	.datac(\button~input_o ),
	.datad(uart_tx_byte[6]),
	.cin(gnd),
	.combout(\my_uart|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector18~0 .lut_mask = 16'h80DF;
defparam \my_uart|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N15
dffeas \my_uart|tx_data[6] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart|tx_bits_remaining[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|tx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|tx_data[6] .is_wysiwyg = "true";
defparam \my_uart|tx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N4
cyclone10lp_lcell_comb \my_uart|Selector19~0 (
// Equation(s):
// \my_uart|Selector19~0_combout  = (\my_uart|tx_state.TX_SENDING~q  & ((\button~input_o  & ((\my_uart|tx_data [6]))) # (!\button~input_o  & (uart_tx_byte[5])))) # (!\my_uart|tx_state.TX_SENDING~q  & (uart_tx_byte[5]))

	.dataa(\my_uart|tx_state.TX_SENDING~q ),
	.datab(uart_tx_byte[5]),
	.datac(\my_uart|tx_data [6]),
	.datad(\button~input_o ),
	.cin(gnd),
	.combout(\my_uart|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector19~0 .lut_mask = 16'hE4CC;
defparam \my_uart|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N5
dffeas \my_uart|tx_data[5] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart|tx_bits_remaining[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|tx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|tx_data[5] .is_wysiwyg = "true";
defparam \my_uart|tx_data[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X43_Y34_N15
cyclone10lp_io_ibuf \DQ[4]~input (
	.i(DQ[4]),
	.ibar(gnd),
	.o(\DQ[4]~input_o ));
// synopsys translate_off
defparam \DQ[4]~input .bus_hold = "false";
defparam \DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N4
cyclone10lp_lcell_comb \sdram_controlleri|rd_data_r~5 (
// Equation(s):
// \sdram_controlleri|rd_data_r~5_combout  = (\button~input_o  & \DQ[4]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\button~input_o ),
	.datad(\DQ[4]~input_o ),
	.cin(gnd),
	.combout(\sdram_controlleri|rd_data_r~5_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|rd_data_r~5 .lut_mask = 16'hF000;
defparam \sdram_controlleri|rd_data_r~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N5
dffeas \sdram_controlleri|rd_data_r[4] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sdram_controlleri|rd_data_r~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_controlleri|rd_data_r[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_controlleri|rd_data_r [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_controlleri|rd_data_r[4] .is_wysiwyg = "true";
defparam \sdram_controlleri|rd_data_r[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N14
cyclone10lp_lcell_comb \uart_tx_byte[4]~1 (
// Equation(s):
// \uart_tx_byte[4]~1_combout  = !\sdram_controlleri|rd_data_r [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\sdram_controlleri|rd_data_r [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uart_tx_byte[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_byte[4]~1 .lut_mask = 16'h0F0F;
defparam \uart_tx_byte[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N15
dffeas \uart_tx_byte[4] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_tx_byte[4]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_controlleri|rd_ready_r~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_tx_byte[4]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_byte[4] .is_wysiwyg = "true";
defparam \uart_tx_byte[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N26
cyclone10lp_lcell_comb \my_uart|Selector20~0 (
// Equation(s):
// \my_uart|Selector20~0_combout  = (\my_uart|tx_state.TX_SENDING~q  & ((\button~input_o  & (\my_uart|tx_data [5])) # (!\button~input_o  & ((!uart_tx_byte[4]))))) # (!\my_uart|tx_state.TX_SENDING~q  & (((!uart_tx_byte[4]))))

	.dataa(\my_uart|tx_state.TX_SENDING~q ),
	.datab(\button~input_o ),
	.datac(\my_uart|tx_data [5]),
	.datad(uart_tx_byte[4]),
	.cin(gnd),
	.combout(\my_uart|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector20~0 .lut_mask = 16'h80F7;
defparam \my_uart|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N27
dffeas \my_uart|tx_data[4] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart|tx_bits_remaining[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|tx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|tx_data[4] .is_wysiwyg = "true";
defparam \my_uart|tx_data[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y34_N1
cyclone10lp_io_ibuf \DQ[3]~input (
	.i(DQ[3]),
	.ibar(gnd),
	.o(\DQ[3]~input_o ));
// synopsys translate_off
defparam \DQ[3]~input .bus_hold = "false";
defparam \DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N0
cyclone10lp_lcell_comb \sdram_controlleri|rd_data_r~4 (
// Equation(s):
// \sdram_controlleri|rd_data_r~4_combout  = (\button~input_o  & \DQ[3]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\button~input_o ),
	.datad(\DQ[3]~input_o ),
	.cin(gnd),
	.combout(\sdram_controlleri|rd_data_r~4_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|rd_data_r~4 .lut_mask = 16'hF000;
defparam \sdram_controlleri|rd_data_r~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N1
dffeas \sdram_controlleri|rd_data_r[3] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sdram_controlleri|rd_data_r~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_controlleri|rd_data_r[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_controlleri|rd_data_r [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_controlleri|rd_data_r[3] .is_wysiwyg = "true";
defparam \sdram_controlleri|rd_data_r[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N8
cyclone10lp_lcell_comb \uart_tx_byte[3]~0 (
// Equation(s):
// \uart_tx_byte[3]~0_combout  = !\sdram_controlleri|rd_data_r [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_controlleri|rd_data_r [3]),
	.cin(gnd),
	.combout(\uart_tx_byte[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_byte[3]~0 .lut_mask = 16'h00FF;
defparam \uart_tx_byte[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y26_N9
dffeas \uart_tx_byte[3] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_tx_byte[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_controlleri|rd_ready_r~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_tx_byte[3]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_byte[3] .is_wysiwyg = "true";
defparam \uart_tx_byte[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N16
cyclone10lp_lcell_comb \my_uart|Selector21~0 (
// Equation(s):
// \my_uart|Selector21~0_combout  = (\my_uart|tx_state.TX_SENDING~q  & ((\button~input_o  & (\my_uart|tx_data [4])) # (!\button~input_o  & ((!uart_tx_byte[3]))))) # (!\my_uart|tx_state.TX_SENDING~q  & (((!uart_tx_byte[3]))))

	.dataa(\my_uart|tx_state.TX_SENDING~q ),
	.datab(\button~input_o ),
	.datac(\my_uart|tx_data [4]),
	.datad(uart_tx_byte[3]),
	.cin(gnd),
	.combout(\my_uart|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector21~0 .lut_mask = 16'h80F7;
defparam \my_uart|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N17
dffeas \my_uart|tx_data[3] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart|tx_bits_remaining[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|tx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|tx_data[3] .is_wysiwyg = "true";
defparam \my_uart|tx_data[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y34_N8
cyclone10lp_io_ibuf \DQ[2]~input (
	.i(DQ[2]),
	.ibar(gnd),
	.o(\DQ[2]~input_o ));
// synopsys translate_off
defparam \DQ[2]~input .bus_hold = "false";
defparam \DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N20
cyclone10lp_lcell_comb \sdram_controlleri|rd_data_r~3 (
// Equation(s):
// \sdram_controlleri|rd_data_r~3_combout  = (\button~input_o  & \DQ[2]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\button~input_o ),
	.datad(\DQ[2]~input_o ),
	.cin(gnd),
	.combout(\sdram_controlleri|rd_data_r~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|rd_data_r~3 .lut_mask = 16'hF000;
defparam \sdram_controlleri|rd_data_r~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N21
dffeas \sdram_controlleri|rd_data_r[2] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sdram_controlleri|rd_data_r~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_controlleri|rd_data_r[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_controlleri|rd_data_r [2]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_controlleri|rd_data_r[2] .is_wysiwyg = "true";
defparam \sdram_controlleri|rd_data_r[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N8
cyclone10lp_lcell_comb \uart_tx_byte[2]~feeder (
// Equation(s):
// \uart_tx_byte[2]~feeder_combout  = \sdram_controlleri|rd_data_r [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_controlleri|rd_data_r [2]),
	.cin(gnd),
	.combout(\uart_tx_byte[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_byte[2]~feeder .lut_mask = 16'hFF00;
defparam \uart_tx_byte[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N9
dffeas \uart_tx_byte[2] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_tx_byte[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_controlleri|rd_ready_r~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_tx_byte[2]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_byte[2] .is_wysiwyg = "true";
defparam \uart_tx_byte[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N22
cyclone10lp_lcell_comb \my_uart|Selector22~0 (
// Equation(s):
// \my_uart|Selector22~0_combout  = (\my_uart|tx_state.TX_SENDING~q  & ((\button~input_o  & (\my_uart|tx_data [3])) # (!\button~input_o  & ((uart_tx_byte[2]))))) # (!\my_uart|tx_state.TX_SENDING~q  & (((uart_tx_byte[2]))))

	.dataa(\my_uart|tx_state.TX_SENDING~q ),
	.datab(\my_uart|tx_data [3]),
	.datac(\button~input_o ),
	.datad(uart_tx_byte[2]),
	.cin(gnd),
	.combout(\my_uart|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector22~0 .lut_mask = 16'hDF80;
defparam \my_uart|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N23
dffeas \my_uart|tx_data[2] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart|tx_bits_remaining[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|tx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|tx_data[2] .is_wysiwyg = "true";
defparam \my_uart|tx_data[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y34_N8
cyclone10lp_io_ibuf \DQ[1]~input (
	.i(DQ[1]),
	.ibar(gnd),
	.o(\DQ[1]~input_o ));
// synopsys translate_off
defparam \DQ[1]~input .bus_hold = "false";
defparam \DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N10
cyclone10lp_lcell_comb \sdram_controlleri|rd_data_r~2 (
// Equation(s):
// \sdram_controlleri|rd_data_r~2_combout  = (\button~input_o  & \DQ[1]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\button~input_o ),
	.datad(\DQ[1]~input_o ),
	.cin(gnd),
	.combout(\sdram_controlleri|rd_data_r~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|rd_data_r~2 .lut_mask = 16'hF000;
defparam \sdram_controlleri|rd_data_r~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N11
dffeas \sdram_controlleri|rd_data_r[1] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sdram_controlleri|rd_data_r~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_controlleri|rd_data_r[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_controlleri|rd_data_r [1]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_controlleri|rd_data_r[1] .is_wysiwyg = "true";
defparam \sdram_controlleri|rd_data_r[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N28
cyclone10lp_lcell_comb \uart_tx_byte[1]~feeder (
// Equation(s):
// \uart_tx_byte[1]~feeder_combout  = \sdram_controlleri|rd_data_r [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_controlleri|rd_data_r [1]),
	.cin(gnd),
	.combout(\uart_tx_byte[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uart_tx_byte[1]~feeder .lut_mask = 16'hFF00;
defparam \uart_tx_byte[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N29
dffeas \uart_tx_byte[1] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\uart_tx_byte[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_controlleri|rd_ready_r~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_tx_byte[1]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_byte[1] .is_wysiwyg = "true";
defparam \uart_tx_byte[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N8
cyclone10lp_lcell_comb \my_uart|Selector23~0 (
// Equation(s):
// \my_uart|Selector23~0_combout  = (\my_uart|tx_state.TX_SENDING~q  & ((\button~input_o  & (\my_uart|tx_data [2])) # (!\button~input_o  & ((uart_tx_byte[1]))))) # (!\my_uart|tx_state.TX_SENDING~q  & (((uart_tx_byte[1]))))

	.dataa(\my_uart|tx_state.TX_SENDING~q ),
	.datab(\button~input_o ),
	.datac(\my_uart|tx_data [2]),
	.datad(uart_tx_byte[1]),
	.cin(gnd),
	.combout(\my_uart|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector23~0 .lut_mask = 16'hF780;
defparam \my_uart|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N9
dffeas \my_uart|tx_data[1] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart|tx_bits_remaining[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|tx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|tx_data[1] .is_wysiwyg = "true";
defparam \my_uart|tx_data[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y34_N15
cyclone10lp_io_ibuf \DQ[0]~input (
	.i(DQ[0]),
	.ibar(gnd),
	.o(\DQ[0]~input_o ));
// synopsys translate_off
defparam \DQ[0]~input .bus_hold = "false";
defparam \DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N22
cyclone10lp_lcell_comb \sdram_controlleri|rd_data_r~0 (
// Equation(s):
// \sdram_controlleri|rd_data_r~0_combout  = (\button~input_o  & \DQ[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\button~input_o ),
	.datad(\DQ[0]~input_o ),
	.cin(gnd),
	.combout(\sdram_controlleri|rd_data_r~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|rd_data_r~0 .lut_mask = 16'hF000;
defparam \sdram_controlleri|rd_data_r~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y27_N23
dffeas \sdram_controlleri|rd_data_r[0] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sdram_controlleri|rd_data_r~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_controlleri|rd_data_r[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_controlleri|rd_data_r [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_controlleri|rd_data_r[0] .is_wysiwyg = "true";
defparam \sdram_controlleri|rd_data_r[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y27_N27
dffeas \uart_tx_byte[0] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\sdram_controlleri|rd_data_r [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\sdram_controlleri|rd_ready_r~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(uart_tx_byte[0]),
	.prn(vcc));
// synopsys translate_off
defparam \uart_tx_byte[0] .is_wysiwyg = "true";
defparam \uart_tx_byte[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N10
cyclone10lp_lcell_comb \my_uart|Selector24~0 (
// Equation(s):
// \my_uart|Selector24~0_combout  = (\my_uart|tx_state.TX_SENDING~q  & ((\button~input_o  & (\my_uart|tx_data [1])) # (!\button~input_o  & ((uart_tx_byte[0]))))) # (!\my_uart|tx_state.TX_SENDING~q  & (((uart_tx_byte[0]))))

	.dataa(\my_uart|tx_state.TX_SENDING~q ),
	.datab(\button~input_o ),
	.datac(\my_uart|tx_data [1]),
	.datad(uart_tx_byte[0]),
	.cin(gnd),
	.combout(\my_uart|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|Selector24~0 .lut_mask = 16'hF780;
defparam \my_uart|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y23_N11
dffeas \my_uart|tx_data[0] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_uart|tx_bits_remaining[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|tx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|tx_data[0] .is_wysiwyg = "true";
defparam \my_uart|tx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N16
cyclone10lp_lcell_comb \my_uart|tx_out~1 (
// Equation(s):
// \my_uart|tx_out~1_combout  = (\my_uart|Selector38~8_combout  & (!\my_uart|WideOr5~combout  & ((!\my_uart|tx_data [0])))) # (!\my_uart|Selector38~8_combout  & (((!\my_uart|tx_out~0_combout ))))

	.dataa(\my_uart|WideOr5~combout ),
	.datab(\my_uart|tx_out~0_combout ),
	.datac(\my_uart|tx_data [0]),
	.datad(\my_uart|Selector38~8_combout ),
	.cin(gnd),
	.combout(\my_uart|tx_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_uart|tx_out~1 .lut_mask = 16'h0533;
defparam \my_uart|tx_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y23_N17
dffeas \my_uart|tx_out (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\my_uart|tx_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_uart|tx_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_uart|tx_out .is_wysiwyg = "true";
defparam \my_uart|tx_out .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G3
cyclone10lp_clkctrl \myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\myPLL|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N16
cyclone10lp_lcell_comb \my_lvds|slot~2 (
// Equation(s):
// \my_lvds|slot~2_combout  = (\my_lvds|slot [1] & (!\my_lvds|slot [2] & \my_lvds|slot [0])) # (!\my_lvds|slot [1] & (\my_lvds|slot [2]))

	.dataa(\my_lvds|slot [1]),
	.datab(gnd),
	.datac(\my_lvds|slot [2]),
	.datad(\my_lvds|slot [0]),
	.cin(gnd),
	.combout(\my_lvds|slot~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|slot~2 .lut_mask = 16'h5A50;
defparam \my_lvds|slot~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N17
dffeas \my_lvds|slot[2] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|slot~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_lvds|slot [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_lvds|slot[2] .is_wysiwyg = "true";
defparam \my_lvds|slot[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N2
cyclone10lp_lcell_comb \my_lvds|slot~1 (
// Equation(s):
// \my_lvds|slot~1_combout  = (!\my_lvds|slot [0] & ((!\my_lvds|slot [1]) # (!\my_lvds|slot [2])))

	.dataa(gnd),
	.datab(\my_lvds|slot [2]),
	.datac(\my_lvds|slot [0]),
	.datad(\my_lvds|slot [1]),
	.cin(gnd),
	.combout(\my_lvds|slot~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|slot~1 .lut_mask = 16'h030F;
defparam \my_lvds|slot~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N3
dffeas \my_lvds|slot[0] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|slot~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_lvds|slot [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_lvds|slot[0] .is_wysiwyg = "true";
defparam \my_lvds|slot[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N8
cyclone10lp_lcell_comb \my_lvds|slot~0 (
// Equation(s):
// \my_lvds|slot~0_combout  = (\my_lvds|slot [0] & (!\my_lvds|slot [1])) # (!\my_lvds|slot [0] & (\my_lvds|slot [1] & !\my_lvds|slot [2]))

	.dataa(gnd),
	.datab(\my_lvds|slot [0]),
	.datac(\my_lvds|slot [1]),
	.datad(\my_lvds|slot [2]),
	.cin(gnd),
	.combout(\my_lvds|slot~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|slot~0 .lut_mask = 16'h0C3C;
defparam \my_lvds|slot~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N9
dffeas \my_lvds|slot[1] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|slot~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_lvds|slot [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_lvds|slot[1] .is_wysiwyg = "true";
defparam \my_lvds|slot[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N4
cyclone10lp_lcell_comb \my_lvds|WideOr1~0 (
// Equation(s):
// \my_lvds|WideOr1~0_combout  = (\my_lvds|slot [1] & ((!\my_lvds|slot [2]))) # (!\my_lvds|slot [1] & (!\my_lvds|slot [0] & \my_lvds|slot [2]))

	.dataa(\my_lvds|slot [1]),
	.datab(\my_lvds|slot [0]),
	.datac(gnd),
	.datad(\my_lvds|slot [2]),
	.cin(gnd),
	.combout(\my_lvds|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|WideOr1~0 .lut_mask = 16'h11AA;
defparam \my_lvds|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PSEUDODIFFOUT_X0_Y8_N27
cyclone10lp_pseudo_diff_out \lvds_clk~output_pseudo_diff (
	.i(!\my_lvds|WideOr1~0_combout ),
	.o(\lvds_clk~output_pseudo_diff_o ),
	.obar(\lvds_clk~output_pseudo_diffoutn ));

// Location: LCCOMB_X27_Y12_N6
cyclone10lp_lcell_comb \my_lvds|Mux0~0 (
// Equation(s):
// \my_lvds|Mux0~0_combout  = (!\my_lvds|slot [1] & (!\my_lvds|slot [2] & !\my_lvds|slot [0]))

	.dataa(\my_lvds|slot [1]),
	.datab(\my_lvds|slot [2]),
	.datac(gnd),
	.datad(\my_lvds|slot [0]),
	.cin(gnd),
	.combout(\my_lvds|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|Mux0~0 .lut_mask = 16'h0011;
defparam \my_lvds|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cyclone10lp_lcell_comb \my_lvds|Add2~10 (
// Equation(s):
// \my_lvds|Add2~10_combout  = (\my_lvds|vcurrent [5] & (!\my_lvds|Add2~9 )) # (!\my_lvds|vcurrent [5] & ((\my_lvds|Add2~9 ) # (GND)))
// \my_lvds|Add2~11  = CARRY((!\my_lvds|Add2~9 ) # (!\my_lvds|vcurrent [5]))

	.dataa(gnd),
	.datab(\my_lvds|vcurrent [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add2~9 ),
	.combout(\my_lvds|Add2~10_combout ),
	.cout(\my_lvds|Add2~11 ));
// synopsys translate_off
defparam \my_lvds|Add2~10 .lut_mask = 16'h3C3F;
defparam \my_lvds|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cyclone10lp_lcell_comb \my_lvds|Add2~12 (
// Equation(s):
// \my_lvds|Add2~12_combout  = (\my_lvds|vcurrent [6] & (\my_lvds|Add2~11  $ (GND))) # (!\my_lvds|vcurrent [6] & (!\my_lvds|Add2~11  & VCC))
// \my_lvds|Add2~13  = CARRY((\my_lvds|vcurrent [6] & !\my_lvds|Add2~11 ))

	.dataa(\my_lvds|vcurrent [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add2~11 ),
	.combout(\my_lvds|Add2~12_combout ),
	.cout(\my_lvds|Add2~13 ));
// synopsys translate_off
defparam \my_lvds|Add2~12 .lut_mask = 16'hA50A;
defparam \my_lvds|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N20
cyclone10lp_lcell_comb \my_lvds|Add2~14 (
// Equation(s):
// \my_lvds|Add2~14_combout  = (\my_lvds|vcurrent [7] & (!\my_lvds|Add2~13 )) # (!\my_lvds|vcurrent [7] & ((\my_lvds|Add2~13 ) # (GND)))
// \my_lvds|Add2~15  = CARRY((!\my_lvds|Add2~13 ) # (!\my_lvds|vcurrent [7]))

	.dataa(\my_lvds|vcurrent [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add2~13 ),
	.combout(\my_lvds|Add2~14_combout ),
	.cout(\my_lvds|Add2~15 ));
// synopsys translate_off
defparam \my_lvds|Add2~14 .lut_mask = 16'h5A5F;
defparam \my_lvds|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N12
cyclone10lp_lcell_comb \my_lvds|vcurrent~6 (
// Equation(s):
// \my_lvds|vcurrent~6_combout  = (\my_lvds|Add2~14_combout  & (((!\my_lvds|Equal3~1_combout ) # (!\my_lvds|Equal3~2_combout )) # (!\my_lvds|Equal3~0_combout )))

	.dataa(\my_lvds|Equal3~0_combout ),
	.datab(\my_lvds|Equal3~2_combout ),
	.datac(\my_lvds|Add2~14_combout ),
	.datad(\my_lvds|Equal3~1_combout ),
	.cin(gnd),
	.combout(\my_lvds|vcurrent~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|vcurrent~6 .lut_mask = 16'h70F0;
defparam \my_lvds|vcurrent~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N4
cyclone10lp_lcell_comb \my_lvds|Add3~0 (
// Equation(s):
// \my_lvds|Add3~0_combout  = \my_lvds|hcurrent [0] $ (VCC)
// \my_lvds|Add3~1  = CARRY(\my_lvds|hcurrent [0])

	.dataa(\my_lvds|hcurrent [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_lvds|Add3~0_combout ),
	.cout(\my_lvds|Add3~1 ));
// synopsys translate_off
defparam \my_lvds|Add3~0 .lut_mask = 16'h55AA;
defparam \my_lvds|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N6
cyclone10lp_lcell_comb \my_lvds|Add3~2 (
// Equation(s):
// \my_lvds|Add3~2_combout  = (\my_lvds|hcurrent [1] & (!\my_lvds|Add3~1 )) # (!\my_lvds|hcurrent [1] & ((\my_lvds|Add3~1 ) # (GND)))
// \my_lvds|Add3~3  = CARRY((!\my_lvds|Add3~1 ) # (!\my_lvds|hcurrent [1]))

	.dataa(gnd),
	.datab(\my_lvds|hcurrent [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add3~1 ),
	.combout(\my_lvds|Add3~2_combout ),
	.cout(\my_lvds|Add3~3 ));
// synopsys translate_off
defparam \my_lvds|Add3~2 .lut_mask = 16'h3C3F;
defparam \my_lvds|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N22
cyclone10lp_lcell_comb \my_lvds|Equal1~0 (
// Equation(s):
// \my_lvds|Equal1~0_combout  = (\my_lvds|slot [1] & (\my_lvds|slot [2] & !\my_lvds|slot [0]))

	.dataa(\my_lvds|slot [1]),
	.datab(\my_lvds|slot [2]),
	.datac(gnd),
	.datad(\my_lvds|slot [0]),
	.cin(gnd),
	.combout(\my_lvds|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|Equal1~0 .lut_mask = 16'h0088;
defparam \my_lvds|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N7
dffeas \my_lvds|hcurrent[1] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|Add3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_lvds|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_lvds|hcurrent [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_lvds|hcurrent[1] .is_wysiwyg = "true";
defparam \my_lvds|hcurrent[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N8
cyclone10lp_lcell_comb \my_lvds|Add3~4 (
// Equation(s):
// \my_lvds|Add3~4_combout  = (\my_lvds|hcurrent [2] & (\my_lvds|Add3~3  $ (GND))) # (!\my_lvds|hcurrent [2] & (!\my_lvds|Add3~3  & VCC))
// \my_lvds|Add3~5  = CARRY((\my_lvds|hcurrent [2] & !\my_lvds|Add3~3 ))

	.dataa(gnd),
	.datab(\my_lvds|hcurrent [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add3~3 ),
	.combout(\my_lvds|Add3~4_combout ),
	.cout(\my_lvds|Add3~5 ));
// synopsys translate_off
defparam \my_lvds|Add3~4 .lut_mask = 16'hC30C;
defparam \my_lvds|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y15_N9
dffeas \my_lvds|hcurrent[2] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|Add3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_lvds|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_lvds|hcurrent [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_lvds|hcurrent[2] .is_wysiwyg = "true";
defparam \my_lvds|hcurrent[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N10
cyclone10lp_lcell_comb \my_lvds|Add3~6 (
// Equation(s):
// \my_lvds|Add3~6_combout  = (\my_lvds|hcurrent [3] & (!\my_lvds|Add3~5 )) # (!\my_lvds|hcurrent [3] & ((\my_lvds|Add3~5 ) # (GND)))
// \my_lvds|Add3~7  = CARRY((!\my_lvds|Add3~5 ) # (!\my_lvds|hcurrent [3]))

	.dataa(gnd),
	.datab(\my_lvds|hcurrent [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add3~5 ),
	.combout(\my_lvds|Add3~6_combout ),
	.cout(\my_lvds|Add3~7 ));
// synopsys translate_off
defparam \my_lvds|Add3~6 .lut_mask = 16'h3C3F;
defparam \my_lvds|Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N12
cyclone10lp_lcell_comb \my_lvds|Add3~8 (
// Equation(s):
// \my_lvds|Add3~8_combout  = (\my_lvds|hcurrent [4] & (\my_lvds|Add3~7  $ (GND))) # (!\my_lvds|hcurrent [4] & (!\my_lvds|Add3~7  & VCC))
// \my_lvds|Add3~9  = CARRY((\my_lvds|hcurrent [4] & !\my_lvds|Add3~7 ))

	.dataa(\my_lvds|hcurrent [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add3~7 ),
	.combout(\my_lvds|Add3~8_combout ),
	.cout(\my_lvds|Add3~9 ));
// synopsys translate_off
defparam \my_lvds|Add3~8 .lut_mask = 16'hA50A;
defparam \my_lvds|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N14
cyclone10lp_lcell_comb \my_lvds|Add3~10 (
// Equation(s):
// \my_lvds|Add3~10_combout  = (\my_lvds|hcurrent [5] & (!\my_lvds|Add3~9 )) # (!\my_lvds|hcurrent [5] & ((\my_lvds|Add3~9 ) # (GND)))
// \my_lvds|Add3~11  = CARRY((!\my_lvds|Add3~9 ) # (!\my_lvds|hcurrent [5]))

	.dataa(gnd),
	.datab(\my_lvds|hcurrent [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add3~9 ),
	.combout(\my_lvds|Add3~10_combout ),
	.cout(\my_lvds|Add3~11 ));
// synopsys translate_off
defparam \my_lvds|Add3~10 .lut_mask = 16'h3C3F;
defparam \my_lvds|Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N22
cyclone10lp_lcell_comb \my_lvds|hcurrent~5 (
// Equation(s):
// \my_lvds|hcurrent~5_combout  = (\my_lvds|Add3~10_combout  & (((!\my_lvds|Equal2~1_combout ) # (!\my_lvds|Equal2~0_combout )) # (!\my_lvds|Equal2~2_combout )))

	.dataa(\my_lvds|Equal2~2_combout ),
	.datab(\my_lvds|Equal2~0_combout ),
	.datac(\my_lvds|Add3~10_combout ),
	.datad(\my_lvds|Equal2~1_combout ),
	.cin(gnd),
	.combout(\my_lvds|hcurrent~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|hcurrent~5 .lut_mask = 16'h70F0;
defparam \my_lvds|hcurrent~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N23
dffeas \my_lvds|hcurrent[5] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|hcurrent~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_lvds|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_lvds|hcurrent [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_lvds|hcurrent[5] .is_wysiwyg = "true";
defparam \my_lvds|hcurrent[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N16
cyclone10lp_lcell_comb \my_lvds|Add3~12 (
// Equation(s):
// \my_lvds|Add3~12_combout  = (\my_lvds|hcurrent [6] & (\my_lvds|Add3~11  $ (GND))) # (!\my_lvds|hcurrent [6] & (!\my_lvds|Add3~11  & VCC))
// \my_lvds|Add3~13  = CARRY((\my_lvds|hcurrent [6] & !\my_lvds|Add3~11 ))

	.dataa(\my_lvds|hcurrent [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add3~11 ),
	.combout(\my_lvds|Add3~12_combout ),
	.cout(\my_lvds|Add3~13 ));
// synopsys translate_off
defparam \my_lvds|Add3~12 .lut_mask = 16'hA50A;
defparam \my_lvds|Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N10
cyclone10lp_lcell_comb \my_lvds|hcurrent~0 (
// Equation(s):
// \my_lvds|hcurrent~0_combout  = (\my_lvds|Add3~12_combout  & (((!\my_lvds|Equal2~1_combout ) # (!\my_lvds|Equal2~0_combout )) # (!\my_lvds|Equal2~2_combout )))

	.dataa(\my_lvds|Equal2~2_combout ),
	.datab(\my_lvds|Add3~12_combout ),
	.datac(\my_lvds|Equal2~0_combout ),
	.datad(\my_lvds|Equal2~1_combout ),
	.cin(gnd),
	.combout(\my_lvds|hcurrent~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|hcurrent~0 .lut_mask = 16'h4CCC;
defparam \my_lvds|hcurrent~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N11
dffeas \my_lvds|hcurrent[6] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|hcurrent~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_lvds|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_lvds|hcurrent [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_lvds|hcurrent[6] .is_wysiwyg = "true";
defparam \my_lvds|hcurrent[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N18
cyclone10lp_lcell_comb \my_lvds|Add3~14 (
// Equation(s):
// \my_lvds|Add3~14_combout  = (\my_lvds|hcurrent [7] & (!\my_lvds|Add3~13 )) # (!\my_lvds|hcurrent [7] & ((\my_lvds|Add3~13 ) # (GND)))
// \my_lvds|Add3~15  = CARRY((!\my_lvds|Add3~13 ) # (!\my_lvds|hcurrent [7]))

	.dataa(gnd),
	.datab(\my_lvds|hcurrent [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add3~13 ),
	.combout(\my_lvds|Add3~14_combout ),
	.cout(\my_lvds|Add3~15 ));
// synopsys translate_off
defparam \my_lvds|Add3~14 .lut_mask = 16'h3C3F;
defparam \my_lvds|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N4
cyclone10lp_lcell_comb \my_lvds|hcurrent~1 (
// Equation(s):
// \my_lvds|hcurrent~1_combout  = (\my_lvds|Add3~14_combout  & (((!\my_lvds|Equal2~0_combout ) # (!\my_lvds|Equal2~1_combout )) # (!\my_lvds|Equal2~2_combout )))

	.dataa(\my_lvds|Equal2~2_combout ),
	.datab(\my_lvds|Equal2~1_combout ),
	.datac(\my_lvds|Equal2~0_combout ),
	.datad(\my_lvds|Add3~14_combout ),
	.cin(gnd),
	.combout(\my_lvds|hcurrent~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|hcurrent~1 .lut_mask = 16'h7F00;
defparam \my_lvds|hcurrent~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N5
dffeas \my_lvds|hcurrent[7] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|hcurrent~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_lvds|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_lvds|hcurrent [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_lvds|hcurrent[7] .is_wysiwyg = "true";
defparam \my_lvds|hcurrent[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N20
cyclone10lp_lcell_comb \my_lvds|Add3~16 (
// Equation(s):
// \my_lvds|Add3~16_combout  = (\my_lvds|hcurrent [8] & (\my_lvds|Add3~15  $ (GND))) # (!\my_lvds|hcurrent [8] & (!\my_lvds|Add3~15  & VCC))
// \my_lvds|Add3~17  = CARRY((\my_lvds|hcurrent [8] & !\my_lvds|Add3~15 ))

	.dataa(\my_lvds|hcurrent [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add3~15 ),
	.combout(\my_lvds|Add3~16_combout ),
	.cout(\my_lvds|Add3~17 ));
// synopsys translate_off
defparam \my_lvds|Add3~16 .lut_mask = 16'hA50A;
defparam \my_lvds|Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N14
cyclone10lp_lcell_comb \my_lvds|hcurrent~2 (
// Equation(s):
// \my_lvds|hcurrent~2_combout  = (\my_lvds|Add3~16_combout  & (((!\my_lvds|Equal2~1_combout ) # (!\my_lvds|Equal2~2_combout )) # (!\my_lvds|Equal2~0_combout )))

	.dataa(\my_lvds|Add3~16_combout ),
	.datab(\my_lvds|Equal2~0_combout ),
	.datac(\my_lvds|Equal2~2_combout ),
	.datad(\my_lvds|Equal2~1_combout ),
	.cin(gnd),
	.combout(\my_lvds|hcurrent~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|hcurrent~2 .lut_mask = 16'h2AAA;
defparam \my_lvds|hcurrent~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N15
dffeas \my_lvds|hcurrent[8] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|hcurrent~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_lvds|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_lvds|hcurrent [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_lvds|hcurrent[8] .is_wysiwyg = "true";
defparam \my_lvds|hcurrent[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N22
cyclone10lp_lcell_comb \my_lvds|Add3~18 (
// Equation(s):
// \my_lvds|Add3~18_combout  = (\my_lvds|hcurrent [9] & (!\my_lvds|Add3~17 )) # (!\my_lvds|hcurrent [9] & ((\my_lvds|Add3~17 ) # (GND)))
// \my_lvds|Add3~19  = CARRY((!\my_lvds|Add3~17 ) # (!\my_lvds|hcurrent [9]))

	.dataa(\my_lvds|hcurrent [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add3~17 ),
	.combout(\my_lvds|Add3~18_combout ),
	.cout(\my_lvds|Add3~19 ));
// synopsys translate_off
defparam \my_lvds|Add3~18 .lut_mask = 16'h5A5F;
defparam \my_lvds|Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N0
cyclone10lp_lcell_comb \my_lvds|hcurrent~3 (
// Equation(s):
// \my_lvds|hcurrent~3_combout  = (\my_lvds|Add3~18_combout  & (((!\my_lvds|Equal2~1_combout ) # (!\my_lvds|Equal2~0_combout )) # (!\my_lvds|Equal2~2_combout )))

	.dataa(\my_lvds|Equal2~2_combout ),
	.datab(\my_lvds|Equal2~0_combout ),
	.datac(\my_lvds|Add3~18_combout ),
	.datad(\my_lvds|Equal2~1_combout ),
	.cin(gnd),
	.combout(\my_lvds|hcurrent~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|hcurrent~3 .lut_mask = 16'h70F0;
defparam \my_lvds|hcurrent~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N1
dffeas \my_lvds|hcurrent[9] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|hcurrent~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_lvds|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_lvds|hcurrent [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_lvds|hcurrent[9] .is_wysiwyg = "true";
defparam \my_lvds|hcurrent[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N2
cyclone10lp_lcell_comb \my_lvds|Equal2~0 (
// Equation(s):
// \my_lvds|Equal2~0_combout  = (\my_lvds|hcurrent [7] & (\my_lvds|hcurrent [9] & (\my_lvds|hcurrent [8] & \my_lvds|hcurrent [6])))

	.dataa(\my_lvds|hcurrent [7]),
	.datab(\my_lvds|hcurrent [9]),
	.datac(\my_lvds|hcurrent [8]),
	.datad(\my_lvds|hcurrent [6]),
	.cin(gnd),
	.combout(\my_lvds|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|Equal2~0 .lut_mask = 16'h8000;
defparam \my_lvds|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N0
cyclone10lp_lcell_comb \my_lvds|hcurrent~4 (
// Equation(s):
// \my_lvds|hcurrent~4_combout  = (\my_lvds|Add3~6_combout  & (((!\my_lvds|Equal2~0_combout ) # (!\my_lvds|Equal2~2_combout )) # (!\my_lvds|Equal2~1_combout )))

	.dataa(\my_lvds|Add3~6_combout ),
	.datab(\my_lvds|Equal2~1_combout ),
	.datac(\my_lvds|Equal2~2_combout ),
	.datad(\my_lvds|Equal2~0_combout ),
	.cin(gnd),
	.combout(\my_lvds|hcurrent~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|hcurrent~4 .lut_mask = 16'h2AAA;
defparam \my_lvds|hcurrent~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y15_N1
dffeas \my_lvds|hcurrent[3] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|hcurrent~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_lvds|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_lvds|hcurrent [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_lvds|hcurrent[3] .is_wysiwyg = "true";
defparam \my_lvds|hcurrent[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y15_N13
dffeas \my_lvds|hcurrent[4] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|Add3~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_lvds|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_lvds|hcurrent [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_lvds|hcurrent[4] .is_wysiwyg = "true";
defparam \my_lvds|hcurrent[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N24
cyclone10lp_lcell_comb \my_lvds|Add3~20 (
// Equation(s):
// \my_lvds|Add3~20_combout  = (\my_lvds|hcurrent [10] & (\my_lvds|Add3~19  $ (GND))) # (!\my_lvds|hcurrent [10] & (!\my_lvds|Add3~19  & VCC))
// \my_lvds|Add3~21  = CARRY((\my_lvds|hcurrent [10] & !\my_lvds|Add3~19 ))

	.dataa(gnd),
	.datab(\my_lvds|hcurrent [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add3~19 ),
	.combout(\my_lvds|Add3~20_combout ),
	.cout(\my_lvds|Add3~21 ));
// synopsys translate_off
defparam \my_lvds|Add3~20 .lut_mask = 16'hC30C;
defparam \my_lvds|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y15_N25
dffeas \my_lvds|hcurrent[10] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|Add3~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_lvds|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_lvds|hcurrent [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_lvds|hcurrent[10] .is_wysiwyg = "true";
defparam \my_lvds|hcurrent[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N26
cyclone10lp_lcell_comb \my_lvds|Add3~22 (
// Equation(s):
// \my_lvds|Add3~22_combout  = \my_lvds|hcurrent [11] $ (\my_lvds|Add3~21 )

	.dataa(\my_lvds|hcurrent [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\my_lvds|Add3~21 ),
	.combout(\my_lvds|Add3~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|Add3~22 .lut_mask = 16'h5A5A;
defparam \my_lvds|Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y15_N27
dffeas \my_lvds|hcurrent[11] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|Add3~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_lvds|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_lvds|hcurrent [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_lvds|hcurrent[11] .is_wysiwyg = "true";
defparam \my_lvds|hcurrent[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N28
cyclone10lp_lcell_comb \my_lvds|Equal2~1 (
// Equation(s):
// \my_lvds|Equal2~1_combout  = (!\my_lvds|hcurrent [4] & (\my_lvds|hcurrent [5] & (!\my_lvds|hcurrent [11] & !\my_lvds|hcurrent [10])))

	.dataa(\my_lvds|hcurrent [4]),
	.datab(\my_lvds|hcurrent [5]),
	.datac(\my_lvds|hcurrent [11]),
	.datad(\my_lvds|hcurrent [10]),
	.cin(gnd),
	.combout(\my_lvds|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|Equal2~1 .lut_mask = 16'h0004;
defparam \my_lvds|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N26
cyclone10lp_lcell_comb \my_lvds|hcurrent~6 (
// Equation(s):
// \my_lvds|hcurrent~6_combout  = (\my_lvds|Add3~0_combout  & (((!\my_lvds|Equal2~0_combout ) # (!\my_lvds|Equal2~1_combout )) # (!\my_lvds|Equal2~2_combout )))

	.dataa(\my_lvds|Equal2~2_combout ),
	.datab(\my_lvds|Equal2~1_combout ),
	.datac(\my_lvds|Equal2~0_combout ),
	.datad(\my_lvds|Add3~0_combout ),
	.cin(gnd),
	.combout(\my_lvds|hcurrent~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|hcurrent~6 .lut_mask = 16'h7F00;
defparam \my_lvds|hcurrent~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N27
dffeas \my_lvds|hcurrent[0] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|hcurrent~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_lvds|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_lvds|hcurrent [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_lvds|hcurrent[0] .is_wysiwyg = "true";
defparam \my_lvds|hcurrent[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N30
cyclone10lp_lcell_comb \my_lvds|Equal2~2 (
// Equation(s):
// \my_lvds|Equal2~2_combout  = (!\my_lvds|hcurrent [0] & (!\my_lvds|hcurrent [1] & (!\my_lvds|hcurrent [2] & \my_lvds|hcurrent [3])))

	.dataa(\my_lvds|hcurrent [0]),
	.datab(\my_lvds|hcurrent [1]),
	.datac(\my_lvds|hcurrent [2]),
	.datad(\my_lvds|hcurrent [3]),
	.cin(gnd),
	.combout(\my_lvds|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|Equal2~2 .lut_mask = 16'h0100;
defparam \my_lvds|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N12
cyclone10lp_lcell_comb \my_lvds|vcurrent[2]~0 (
// Equation(s):
// \my_lvds|vcurrent[2]~0_combout  = (\my_lvds|Equal2~2_combout  & (\my_lvds|Equal2~0_combout  & (\my_lvds|Equal1~0_combout  & \my_lvds|Equal2~1_combout )))

	.dataa(\my_lvds|Equal2~2_combout ),
	.datab(\my_lvds|Equal2~0_combout ),
	.datac(\my_lvds|Equal1~0_combout ),
	.datad(\my_lvds|Equal2~1_combout ),
	.cin(gnd),
	.combout(\my_lvds|vcurrent[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|vcurrent[2]~0 .lut_mask = 16'h8000;
defparam \my_lvds|vcurrent[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N13
dffeas \my_lvds|vcurrent[7] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|vcurrent~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_lvds|vcurrent[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_lvds|vcurrent [7]),
	.prn(vcc));
// synopsys translate_off
defparam \my_lvds|vcurrent[7] .is_wysiwyg = "true";
defparam \my_lvds|vcurrent[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cyclone10lp_lcell_comb \my_lvds|Add2~16 (
// Equation(s):
// \my_lvds|Add2~16_combout  = (\my_lvds|vcurrent [8] & (\my_lvds|Add2~15  $ (GND))) # (!\my_lvds|vcurrent [8] & (!\my_lvds|Add2~15  & VCC))
// \my_lvds|Add2~17  = CARRY((\my_lvds|vcurrent [8] & !\my_lvds|Add2~15 ))

	.dataa(\my_lvds|vcurrent [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add2~15 ),
	.combout(\my_lvds|Add2~16_combout ),
	.cout(\my_lvds|Add2~17 ));
// synopsys translate_off
defparam \my_lvds|Add2~16 .lut_mask = 16'hA50A;
defparam \my_lvds|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y16_N23
dffeas \my_lvds|vcurrent[8] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|Add2~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_lvds|vcurrent[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_lvds|vcurrent [8]),
	.prn(vcc));
// synopsys translate_off
defparam \my_lvds|vcurrent[8] .is_wysiwyg = "true";
defparam \my_lvds|vcurrent[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cyclone10lp_lcell_comb \my_lvds|Add2~18 (
// Equation(s):
// \my_lvds|Add2~18_combout  = (\my_lvds|vcurrent [9] & (!\my_lvds|Add2~17 )) # (!\my_lvds|vcurrent [9] & ((\my_lvds|Add2~17 ) # (GND)))
// \my_lvds|Add2~19  = CARRY((!\my_lvds|Add2~17 ) # (!\my_lvds|vcurrent [9]))

	.dataa(gnd),
	.datab(\my_lvds|vcurrent [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add2~17 ),
	.combout(\my_lvds|Add2~18_combout ),
	.cout(\my_lvds|Add2~19 ));
// synopsys translate_off
defparam \my_lvds|Add2~18 .lut_mask = 16'h3C3F;
defparam \my_lvds|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y16_N25
dffeas \my_lvds|vcurrent[9] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|Add2~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_lvds|vcurrent[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_lvds|vcurrent [9]),
	.prn(vcc));
// synopsys translate_off
defparam \my_lvds|vcurrent[9] .is_wysiwyg = "true";
defparam \my_lvds|vcurrent[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cyclone10lp_lcell_comb \my_lvds|Add2~20 (
// Equation(s):
// \my_lvds|Add2~20_combout  = (\my_lvds|vcurrent [10] & (\my_lvds|Add2~19  $ (GND))) # (!\my_lvds|vcurrent [10] & (!\my_lvds|Add2~19  & VCC))
// \my_lvds|Add2~21  = CARRY((\my_lvds|vcurrent [10] & !\my_lvds|Add2~19 ))

	.dataa(\my_lvds|vcurrent [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add2~19 ),
	.combout(\my_lvds|Add2~20_combout ),
	.cout(\my_lvds|Add2~21 ));
// synopsys translate_off
defparam \my_lvds|Add2~20 .lut_mask = 16'hA50A;
defparam \my_lvds|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N10
cyclone10lp_lcell_comb \my_lvds|vcurrent~1 (
// Equation(s):
// \my_lvds|vcurrent~1_combout  = (\my_lvds|Add2~20_combout  & (((!\my_lvds|Equal3~2_combout ) # (!\my_lvds|Equal3~1_combout )) # (!\my_lvds|Equal3~0_combout )))

	.dataa(\my_lvds|Equal3~0_combout ),
	.datab(\my_lvds|Equal3~1_combout ),
	.datac(\my_lvds|Equal3~2_combout ),
	.datad(\my_lvds|Add2~20_combout ),
	.cin(gnd),
	.combout(\my_lvds|vcurrent~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|vcurrent~1 .lut_mask = 16'h7F00;
defparam \my_lvds|vcurrent~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N11
dffeas \my_lvds|vcurrent[10] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|vcurrent~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_lvds|vcurrent[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_lvds|vcurrent [10]),
	.prn(vcc));
// synopsys translate_off
defparam \my_lvds|vcurrent[10] .is_wysiwyg = "true";
defparam \my_lvds|vcurrent[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cyclone10lp_lcell_comb \my_lvds|Add2~22 (
// Equation(s):
// \my_lvds|Add2~22_combout  = \my_lvds|Add2~21  $ (\my_lvds|vcurrent [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_lvds|vcurrent [11]),
	.cin(\my_lvds|Add2~21 ),
	.combout(\my_lvds|Add2~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|Add2~22 .lut_mask = 16'h0FF0;
defparam \my_lvds|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y16_N29
dffeas \my_lvds|vcurrent[11] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|Add2~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_lvds|vcurrent[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_lvds|vcurrent [11]),
	.prn(vcc));
// synopsys translate_off
defparam \my_lvds|vcurrent[11] .is_wysiwyg = "true";
defparam \my_lvds|vcurrent[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N0
cyclone10lp_lcell_comb \my_lvds|Equal3~1 (
// Equation(s):
// \my_lvds|Equal3~1_combout  = (\my_lvds|vcurrent [7] & (\my_lvds|vcurrent [6] & (!\my_lvds|vcurrent [11] & \my_lvds|vcurrent [10])))

	.dataa(\my_lvds|vcurrent [7]),
	.datab(\my_lvds|vcurrent [6]),
	.datac(\my_lvds|vcurrent [11]),
	.datad(\my_lvds|vcurrent [10]),
	.cin(gnd),
	.combout(\my_lvds|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|Equal3~1 .lut_mask = 16'h0800;
defparam \my_lvds|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cyclone10lp_lcell_comb \my_lvds|Add2~0 (
// Equation(s):
// \my_lvds|Add2~0_combout  = \my_lvds|vcurrent [0] $ (VCC)
// \my_lvds|Add2~1  = CARRY(\my_lvds|vcurrent [0])

	.dataa(gnd),
	.datab(\my_lvds|vcurrent [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_lvds|Add2~0_combout ),
	.cout(\my_lvds|Add2~1 ));
// synopsys translate_off
defparam \my_lvds|Add2~0 .lut_mask = 16'h33CC;
defparam \my_lvds|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N24
cyclone10lp_lcell_comb \my_lvds|vcurrent~3 (
// Equation(s):
// \my_lvds|vcurrent~3_combout  = (\my_lvds|Add2~0_combout  & (((!\my_lvds|Equal3~2_combout ) # (!\my_lvds|Equal3~1_combout )) # (!\my_lvds|Equal3~0_combout )))

	.dataa(\my_lvds|Equal3~0_combout ),
	.datab(\my_lvds|Equal3~1_combout ),
	.datac(\my_lvds|Add2~0_combout ),
	.datad(\my_lvds|Equal3~2_combout ),
	.cin(gnd),
	.combout(\my_lvds|vcurrent~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|vcurrent~3 .lut_mask = 16'h70F0;
defparam \my_lvds|vcurrent~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N25
dffeas \my_lvds|vcurrent[0] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|vcurrent~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_lvds|vcurrent[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_lvds|vcurrent [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_lvds|vcurrent[0] .is_wysiwyg = "true";
defparam \my_lvds|vcurrent[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cyclone10lp_lcell_comb \my_lvds|Add2~2 (
// Equation(s):
// \my_lvds|Add2~2_combout  = (\my_lvds|vcurrent [1] & (!\my_lvds|Add2~1 )) # (!\my_lvds|vcurrent [1] & ((\my_lvds|Add2~1 ) # (GND)))
// \my_lvds|Add2~3  = CARRY((!\my_lvds|Add2~1 ) # (!\my_lvds|vcurrent [1]))

	.dataa(gnd),
	.datab(\my_lvds|vcurrent [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add2~1 ),
	.combout(\my_lvds|Add2~2_combout ),
	.cout(\my_lvds|Add2~3 ));
// synopsys translate_off
defparam \my_lvds|Add2~2 .lut_mask = 16'h3C3F;
defparam \my_lvds|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N6
cyclone10lp_lcell_comb \my_lvds|vcurrent~2 (
// Equation(s):
// \my_lvds|vcurrent~2_combout  = (\my_lvds|Add2~2_combout  & (((!\my_lvds|Equal3~1_combout ) # (!\my_lvds|Equal3~2_combout )) # (!\my_lvds|Equal3~0_combout )))

	.dataa(\my_lvds|Equal3~0_combout ),
	.datab(\my_lvds|Equal3~2_combout ),
	.datac(\my_lvds|Add2~2_combout ),
	.datad(\my_lvds|Equal3~1_combout ),
	.cin(gnd),
	.combout(\my_lvds|vcurrent~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|vcurrent~2 .lut_mask = 16'h70F0;
defparam \my_lvds|vcurrent~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N7
dffeas \my_lvds|vcurrent[1] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|vcurrent~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_lvds|vcurrent[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_lvds|vcurrent [1]),
	.prn(vcc));
// synopsys translate_off
defparam \my_lvds|vcurrent[1] .is_wysiwyg = "true";
defparam \my_lvds|vcurrent[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N10
cyclone10lp_lcell_comb \my_lvds|Add2~4 (
// Equation(s):
// \my_lvds|Add2~4_combout  = (\my_lvds|vcurrent [2] & (\my_lvds|Add2~3  $ (GND))) # (!\my_lvds|vcurrent [2] & (!\my_lvds|Add2~3  & VCC))
// \my_lvds|Add2~5  = CARRY((\my_lvds|vcurrent [2] & !\my_lvds|Add2~3 ))

	.dataa(\my_lvds|vcurrent [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add2~3 ),
	.combout(\my_lvds|Add2~4_combout ),
	.cout(\my_lvds|Add2~5 ));
// synopsys translate_off
defparam \my_lvds|Add2~4 .lut_mask = 16'hA50A;
defparam \my_lvds|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y16_N11
dffeas \my_lvds|vcurrent[2] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|Add2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_lvds|vcurrent[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_lvds|vcurrent [2]),
	.prn(vcc));
// synopsys translate_off
defparam \my_lvds|vcurrent[2] .is_wysiwyg = "true";
defparam \my_lvds|vcurrent[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N18
cyclone10lp_lcell_comb \my_lvds|Equal3~2 (
// Equation(s):
// \my_lvds|Equal3~2_combout  = (\my_lvds|vcurrent [1] & (\my_lvds|vcurrent [3] & (!\my_lvds|vcurrent [2] & !\my_lvds|vcurrent [0])))

	.dataa(\my_lvds|vcurrent [1]),
	.datab(\my_lvds|vcurrent [3]),
	.datac(\my_lvds|vcurrent [2]),
	.datad(\my_lvds|vcurrent [0]),
	.cin(gnd),
	.combout(\my_lvds|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|Equal3~2 .lut_mask = 16'h0008;
defparam \my_lvds|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N12
cyclone10lp_lcell_comb \my_lvds|Add2~6 (
// Equation(s):
// \my_lvds|Add2~6_combout  = (\my_lvds|vcurrent [3] & (!\my_lvds|Add2~5 )) # (!\my_lvds|vcurrent [3] & ((\my_lvds|Add2~5 ) # (GND)))
// \my_lvds|Add2~7  = CARRY((!\my_lvds|Add2~5 ) # (!\my_lvds|vcurrent [3]))

	.dataa(gnd),
	.datab(\my_lvds|vcurrent [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add2~5 ),
	.combout(\my_lvds|Add2~6_combout ),
	.cout(\my_lvds|Add2~7 ));
// synopsys translate_off
defparam \my_lvds|Add2~6 .lut_mask = 16'h3C3F;
defparam \my_lvds|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N2
cyclone10lp_lcell_comb \my_lvds|vcurrent~4 (
// Equation(s):
// \my_lvds|vcurrent~4_combout  = (\my_lvds|Add2~6_combout  & (((!\my_lvds|Equal3~1_combout ) # (!\my_lvds|Equal3~2_combout )) # (!\my_lvds|Equal3~0_combout )))

	.dataa(\my_lvds|Equal3~0_combout ),
	.datab(\my_lvds|Equal3~2_combout ),
	.datac(\my_lvds|Add2~6_combout ),
	.datad(\my_lvds|Equal3~1_combout ),
	.cin(gnd),
	.combout(\my_lvds|vcurrent~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|vcurrent~4 .lut_mask = 16'h70F0;
defparam \my_lvds|vcurrent~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N3
dffeas \my_lvds|vcurrent[3] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|vcurrent~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_lvds|vcurrent[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_lvds|vcurrent [3]),
	.prn(vcc));
// synopsys translate_off
defparam \my_lvds|vcurrent[3] .is_wysiwyg = "true";
defparam \my_lvds|vcurrent[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cyclone10lp_lcell_comb \my_lvds|Add2~8 (
// Equation(s):
// \my_lvds|Add2~8_combout  = (\my_lvds|vcurrent [4] & (\my_lvds|Add2~7  $ (GND))) # (!\my_lvds|vcurrent [4] & (!\my_lvds|Add2~7  & VCC))
// \my_lvds|Add2~9  = CARRY((\my_lvds|vcurrent [4] & !\my_lvds|Add2~7 ))

	.dataa(gnd),
	.datab(\my_lvds|vcurrent [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add2~7 ),
	.combout(\my_lvds|Add2~8_combout ),
	.cout(\my_lvds|Add2~9 ));
// synopsys translate_off
defparam \my_lvds|Add2~8 .lut_mask = 16'hC30C;
defparam \my_lvds|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y16_N15
dffeas \my_lvds|vcurrent[4] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|Add2~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_lvds|vcurrent[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_lvds|vcurrent [4]),
	.prn(vcc));
// synopsys translate_off
defparam \my_lvds|vcurrent[4] .is_wysiwyg = "true";
defparam \my_lvds|vcurrent[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N17
dffeas \my_lvds|vcurrent[5] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|Add2~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_lvds|vcurrent[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_lvds|vcurrent [5]),
	.prn(vcc));
// synopsys translate_off
defparam \my_lvds|vcurrent[5] .is_wysiwyg = "true";
defparam \my_lvds|vcurrent[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N22
cyclone10lp_lcell_comb \my_lvds|Equal3~0 (
// Equation(s):
// \my_lvds|Equal3~0_combout  = (!\my_lvds|vcurrent [5] & (!\my_lvds|vcurrent [8] & (!\my_lvds|vcurrent [4] & !\my_lvds|vcurrent [9])))

	.dataa(\my_lvds|vcurrent [5]),
	.datab(\my_lvds|vcurrent [8]),
	.datac(\my_lvds|vcurrent [4]),
	.datad(\my_lvds|vcurrent [9]),
	.cin(gnd),
	.combout(\my_lvds|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|Equal3~0 .lut_mask = 16'h0001;
defparam \my_lvds|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N26
cyclone10lp_lcell_comb \my_lvds|vcurrent~5 (
// Equation(s):
// \my_lvds|vcurrent~5_combout  = (\my_lvds|Add2~12_combout  & (((!\my_lvds|Equal3~2_combout ) # (!\my_lvds|Equal3~1_combout )) # (!\my_lvds|Equal3~0_combout )))

	.dataa(\my_lvds|Equal3~0_combout ),
	.datab(\my_lvds|Equal3~1_combout ),
	.datac(\my_lvds|Add2~12_combout ),
	.datad(\my_lvds|Equal3~2_combout ),
	.cin(gnd),
	.combout(\my_lvds|vcurrent~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|vcurrent~5 .lut_mask = 16'h70F0;
defparam \my_lvds|vcurrent~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N27
dffeas \my_lvds|vcurrent[6] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|vcurrent~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_lvds|vcurrent[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_lvds|vcurrent [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_lvds|vcurrent[6] .is_wysiwyg = "true";
defparam \my_lvds|vcurrent[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N28
cyclone10lp_lcell_comb \my_lvds|LessThan6~0 (
// Equation(s):
// \my_lvds|LessThan6~0_combout  = (!\my_lvds|vcurrent [3] & (!\my_lvds|vcurrent [2] & ((!\my_lvds|vcurrent [0]) # (!\my_lvds|vcurrent [1]))))

	.dataa(\my_lvds|vcurrent [1]),
	.datab(\my_lvds|vcurrent [3]),
	.datac(\my_lvds|vcurrent [2]),
	.datad(\my_lvds|vcurrent [0]),
	.cin(gnd),
	.combout(\my_lvds|LessThan6~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|LessThan6~0 .lut_mask = 16'h0103;
defparam \my_lvds|LessThan6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N16
cyclone10lp_lcell_comb \my_lvds|always0~1 (
// Equation(s):
// \my_lvds|always0~1_combout  = (\my_lvds|vcurrent [10] & (!\my_lvds|LessThan6~0_combout  & ((\my_lvds|vcurrent [5])))) # (!\my_lvds|vcurrent [10] & (\my_lvds|LessThan6~0_combout  & (\my_lvds|Equal3~0_combout )))

	.dataa(\my_lvds|vcurrent [10]),
	.datab(\my_lvds|LessThan6~0_combout ),
	.datac(\my_lvds|Equal3~0_combout ),
	.datad(\my_lvds|vcurrent [5]),
	.cin(gnd),
	.combout(\my_lvds|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|always0~1 .lut_mask = 16'h6240;
defparam \my_lvds|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N30
cyclone10lp_lcell_comb \my_lvds|always0~2 (
// Equation(s):
// \my_lvds|always0~2_combout  = (\my_lvds|vcurrent [10] & ((\my_lvds|vcurrent [6] & ((\my_lvds|vcurrent [7]))) # (!\my_lvds|vcurrent [6] & ((!\my_lvds|vcurrent [7]) # (!\my_lvds|vcurrent [4]))))) # (!\my_lvds|vcurrent [10] & (!\my_lvds|vcurrent [6] & 
// ((\my_lvds|vcurrent [7]))))

	.dataa(\my_lvds|vcurrent [10]),
	.datab(\my_lvds|vcurrent [6]),
	.datac(\my_lvds|vcurrent [4]),
	.datad(\my_lvds|vcurrent [7]),
	.cin(gnd),
	.combout(\my_lvds|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|always0~2 .lut_mask = 16'h9B22;
defparam \my_lvds|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N20
cyclone10lp_lcell_comb \my_lvds|always0~0 (
// Equation(s):
// \my_lvds|always0~0_combout  = (\my_lvds|vcurrent [11]) # ((\my_lvds|vcurrent [10] & ((\my_lvds|vcurrent [9]) # (\my_lvds|vcurrent [8]))))

	.dataa(\my_lvds|vcurrent [10]),
	.datab(\my_lvds|vcurrent [9]),
	.datac(\my_lvds|vcurrent [11]),
	.datad(\my_lvds|vcurrent [8]),
	.cin(gnd),
	.combout(\my_lvds|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|always0~0 .lut_mask = 16'hFAF8;
defparam \my_lvds|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N8
cyclone10lp_lcell_comb \my_lvds|always0~3 (
// Equation(s):
// \my_lvds|always0~3_combout  = (!\my_lvds|always0~0_combout  & ((\my_lvds|vcurrent [6] & ((!\my_lvds|always0~2_combout ))) # (!\my_lvds|vcurrent [6] & ((\my_lvds|always0~2_combout ) # (!\my_lvds|always0~1_combout )))))

	.dataa(\my_lvds|vcurrent [6]),
	.datab(\my_lvds|always0~1_combout ),
	.datac(\my_lvds|always0~2_combout ),
	.datad(\my_lvds|always0~0_combout ),
	.cin(gnd),
	.combout(\my_lvds|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|always0~3 .lut_mask = 16'h005B;
defparam \my_lvds|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y16_N9
dffeas \my_lvds|vsync (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|always0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_lvds|vsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_lvds|vsync .is_wysiwyg = "true";
defparam \my_lvds|vsync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N4
cyclone10lp_lcell_comb \my_lvds|Add1~0 (
// Equation(s):
// \my_lvds|Add1~0_combout  = \my_lvds|vcurrent [0] $ (VCC)
// \my_lvds|Add1~1  = CARRY(\my_lvds|vcurrent [0])

	.dataa(\my_lvds|vcurrent [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_lvds|Add1~0_combout ),
	.cout(\my_lvds|Add1~1 ));
// synopsys translate_off
defparam \my_lvds|Add1~0 .lut_mask = 16'h55AA;
defparam \my_lvds|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N6
cyclone10lp_lcell_comb \my_lvds|Add1~2 (
// Equation(s):
// \my_lvds|Add1~2_combout  = (\my_lvds|vcurrent [1] & (!\my_lvds|Add1~1 )) # (!\my_lvds|vcurrent [1] & ((\my_lvds|Add1~1 ) # (GND)))
// \my_lvds|Add1~3  = CARRY((!\my_lvds|Add1~1 ) # (!\my_lvds|vcurrent [1]))

	.dataa(gnd),
	.datab(\my_lvds|vcurrent [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add1~1 ),
	.combout(\my_lvds|Add1~2_combout ),
	.cout(\my_lvds|Add1~3 ));
// synopsys translate_off
defparam \my_lvds|Add1~2 .lut_mask = 16'h3C3F;
defparam \my_lvds|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
cyclone10lp_lcell_comb \my_lvds|Add1~4 (
// Equation(s):
// \my_lvds|Add1~4_combout  = (\my_lvds|vcurrent [2] & ((GND) # (!\my_lvds|Add1~3 ))) # (!\my_lvds|vcurrent [2] & (\my_lvds|Add1~3  $ (GND)))
// \my_lvds|Add1~5  = CARRY((\my_lvds|vcurrent [2]) # (!\my_lvds|Add1~3 ))

	.dataa(\my_lvds|vcurrent [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add1~3 ),
	.combout(\my_lvds|Add1~4_combout ),
	.cout(\my_lvds|Add1~5 ));
// synopsys translate_off
defparam \my_lvds|Add1~4 .lut_mask = 16'h5AAF;
defparam \my_lvds|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cyclone10lp_lcell_comb \my_lvds|Add1~6 (
// Equation(s):
// \my_lvds|Add1~6_combout  = (\my_lvds|vcurrent [3] & (\my_lvds|Add1~5  & VCC)) # (!\my_lvds|vcurrent [3] & (!\my_lvds|Add1~5 ))
// \my_lvds|Add1~7  = CARRY((!\my_lvds|vcurrent [3] & !\my_lvds|Add1~5 ))

	.dataa(gnd),
	.datab(\my_lvds|vcurrent [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add1~5 ),
	.combout(\my_lvds|Add1~6_combout ),
	.cout(\my_lvds|Add1~7 ));
// synopsys translate_off
defparam \my_lvds|Add1~6 .lut_mask = 16'hC303;
defparam \my_lvds|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N12
cyclone10lp_lcell_comb \my_lvds|Add1~8 (
// Equation(s):
// \my_lvds|Add1~8_combout  = (\my_lvds|vcurrent [4] & ((GND) # (!\my_lvds|Add1~7 ))) # (!\my_lvds|vcurrent [4] & (\my_lvds|Add1~7  $ (GND)))
// \my_lvds|Add1~9  = CARRY((\my_lvds|vcurrent [4]) # (!\my_lvds|Add1~7 ))

	.dataa(gnd),
	.datab(\my_lvds|vcurrent [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add1~7 ),
	.combout(\my_lvds|Add1~8_combout ),
	.cout(\my_lvds|Add1~9 ));
// synopsys translate_off
defparam \my_lvds|Add1~8 .lut_mask = 16'h3CCF;
defparam \my_lvds|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N14
cyclone10lp_lcell_comb \my_lvds|Add1~10 (
// Equation(s):
// \my_lvds|Add1~10_combout  = (\my_lvds|vcurrent [5] & (\my_lvds|Add1~9  & VCC)) # (!\my_lvds|vcurrent [5] & (!\my_lvds|Add1~9 ))
// \my_lvds|Add1~11  = CARRY((!\my_lvds|vcurrent [5] & !\my_lvds|Add1~9 ))

	.dataa(gnd),
	.datab(\my_lvds|vcurrent [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add1~9 ),
	.combout(\my_lvds|Add1~10_combout ),
	.cout(\my_lvds|Add1~11 ));
// synopsys translate_off
defparam \my_lvds|Add1~10 .lut_mask = 16'hC303;
defparam \my_lvds|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
cyclone10lp_lcell_comb \my_lvds|Add1~12 (
// Equation(s):
// \my_lvds|Add1~12_combout  = (\my_lvds|vcurrent [6] & ((GND) # (!\my_lvds|Add1~11 ))) # (!\my_lvds|vcurrent [6] & (\my_lvds|Add1~11  $ (GND)))
// \my_lvds|Add1~13  = CARRY((\my_lvds|vcurrent [6]) # (!\my_lvds|Add1~11 ))

	.dataa(\my_lvds|vcurrent [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add1~11 ),
	.combout(\my_lvds|Add1~12_combout ),
	.cout(\my_lvds|Add1~13 ));
// synopsys translate_off
defparam \my_lvds|Add1~12 .lut_mask = 16'h5AAF;
defparam \my_lvds|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N18
cyclone10lp_lcell_comb \my_lvds|Add1~14 (
// Equation(s):
// \my_lvds|Add1~14_combout  = (\my_lvds|vcurrent [7] & (\my_lvds|Add1~13  & VCC)) # (!\my_lvds|vcurrent [7] & (!\my_lvds|Add1~13 ))
// \my_lvds|Add1~15  = CARRY((!\my_lvds|vcurrent [7] & !\my_lvds|Add1~13 ))

	.dataa(gnd),
	.datab(\my_lvds|vcurrent [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add1~13 ),
	.combout(\my_lvds|Add1~14_combout ),
	.cout(\my_lvds|Add1~15 ));
// synopsys translate_off
defparam \my_lvds|Add1~14 .lut_mask = 16'hC303;
defparam \my_lvds|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
cyclone10lp_lcell_comb \my_lvds|Add1~16 (
// Equation(s):
// \my_lvds|Add1~16_combout  = (\my_lvds|vcurrent [8] & ((GND) # (!\my_lvds|Add1~15 ))) # (!\my_lvds|vcurrent [8] & (\my_lvds|Add1~15  $ (GND)))
// \my_lvds|Add1~17  = CARRY((\my_lvds|vcurrent [8]) # (!\my_lvds|Add1~15 ))

	.dataa(gnd),
	.datab(\my_lvds|vcurrent [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add1~15 ),
	.combout(\my_lvds|Add1~16_combout ),
	.cout(\my_lvds|Add1~17 ));
// synopsys translate_off
defparam \my_lvds|Add1~16 .lut_mask = 16'h3CCF;
defparam \my_lvds|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cyclone10lp_lcell_comb \my_lvds|Add1~18 (
// Equation(s):
// \my_lvds|Add1~18_combout  = (\my_lvds|vcurrent [9] & (\my_lvds|Add1~17  & VCC)) # (!\my_lvds|vcurrent [9] & (!\my_lvds|Add1~17 ))
// \my_lvds|Add1~19  = CARRY((!\my_lvds|vcurrent [9] & !\my_lvds|Add1~17 ))

	.dataa(gnd),
	.datab(\my_lvds|vcurrent [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add1~17 ),
	.combout(\my_lvds|Add1~18_combout ),
	.cout(\my_lvds|Add1~19 ));
// synopsys translate_off
defparam \my_lvds|Add1~18 .lut_mask = 16'hC303;
defparam \my_lvds|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cyclone10lp_lcell_comb \my_lvds|LessThan3~1 (
// Equation(s):
// \my_lvds|LessThan3~1_combout  = (!\my_lvds|Add1~18_combout  & !\my_lvds|Add1~16_combout )

	.dataa(gnd),
	.datab(\my_lvds|Add1~18_combout ),
	.datac(gnd),
	.datad(\my_lvds|Add1~16_combout ),
	.cin(gnd),
	.combout(\my_lvds|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|LessThan3~1 .lut_mask = 16'h0033;
defparam \my_lvds|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
cyclone10lp_lcell_comb \my_lvds|Add1~20 (
// Equation(s):
// \my_lvds|Add1~20_combout  = (\my_lvds|vcurrent [10] & ((GND) # (!\my_lvds|Add1~19 ))) # (!\my_lvds|vcurrent [10] & (\my_lvds|Add1~19  $ (GND)))
// \my_lvds|Add1~21  = CARRY((\my_lvds|vcurrent [10]) # (!\my_lvds|Add1~19 ))

	.dataa(gnd),
	.datab(\my_lvds|vcurrent [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add1~19 ),
	.combout(\my_lvds|Add1~20_combout ),
	.cout(\my_lvds|Add1~21 ));
// synopsys translate_off
defparam \my_lvds|Add1~20 .lut_mask = 16'h3CCF;
defparam \my_lvds|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N26
cyclone10lp_lcell_comb \my_lvds|Add1~22 (
// Equation(s):
// \my_lvds|Add1~22_combout  = \my_lvds|Add1~21  $ (!\my_lvds|vcurrent [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_lvds|vcurrent [11]),
	.cin(\my_lvds|Add1~21 ),
	.combout(\my_lvds|Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|Add1~22 .lut_mask = 16'hF00F;
defparam \my_lvds|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cyclone10lp_lcell_comb \my_lvds|LessThan3~0 (
// Equation(s):
// \my_lvds|LessThan3~0_combout  = ((!\my_lvds|Add1~12_combout  & ((!\my_lvds|Add1~8_combout ) # (!\my_lvds|Add1~10_combout )))) # (!\my_lvds|Add1~14_combout )

	.dataa(\my_lvds|Add1~10_combout ),
	.datab(\my_lvds|Add1~14_combout ),
	.datac(\my_lvds|Add1~12_combout ),
	.datad(\my_lvds|Add1~8_combout ),
	.cin(gnd),
	.combout(\my_lvds|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|LessThan3~0 .lut_mask = 16'h373F;
defparam \my_lvds|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cyclone10lp_lcell_comb \my_lvds|LessThan3~2 (
// Equation(s):
// \my_lvds|LessThan3~2_combout  = (!\my_lvds|Add1~22_combout  & (((\my_lvds|LessThan3~1_combout  & \my_lvds|LessThan3~0_combout )) # (!\my_lvds|Add1~20_combout )))

	.dataa(\my_lvds|LessThan3~1_combout ),
	.datab(\my_lvds|Add1~20_combout ),
	.datac(\my_lvds|Add1~22_combout ),
	.datad(\my_lvds|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\my_lvds|LessThan3~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|LessThan3~2 .lut_mask = 16'h0B03;
defparam \my_lvds|LessThan3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
cyclone10lp_lcell_comb \my_lvds|y[0]~0 (
// Equation(s):
// \my_lvds|y[0]~0_combout  = (\my_lvds|Add1~0_combout  & \my_lvds|LessThan3~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_lvds|Add1~0_combout ),
	.datad(\my_lvds|LessThan3~2_combout ),
	.cin(gnd),
	.combout(\my_lvds|y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|y[0]~0 .lut_mask = 16'hF000;
defparam \my_lvds|y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N1
dffeas \rom_address[0] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|y[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_address[0]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_address[0] .is_wysiwyg = "true";
defparam \rom_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
cyclone10lp_lcell_comb \my_lvds|y[1]~1 (
// Equation(s):
// \my_lvds|y[1]~1_combout  = (\my_lvds|Add1~2_combout  & \my_lvds|LessThan3~2_combout )

	.dataa(\my_lvds|Add1~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_lvds|LessThan3~2_combout ),
	.cin(gnd),
	.combout(\my_lvds|y[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|y[1]~1 .lut_mask = 16'hAA00;
defparam \my_lvds|y[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N3
dffeas \rom_address[1] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|y[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_address[1]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_address[1] .is_wysiwyg = "true";
defparam \rom_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cyclone10lp_lcell_comb \my_lvds|y[2]~2 (
// Equation(s):
// \my_lvds|y[2]~2_combout  = (\my_lvds|Add1~4_combout  & \my_lvds|LessThan3~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\my_lvds|Add1~4_combout ),
	.datad(\my_lvds|LessThan3~2_combout ),
	.cin(gnd),
	.combout(\my_lvds|y[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|y[2]~2 .lut_mask = 16'hF000;
defparam \my_lvds|y[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N29
dffeas \rom_address[2] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|y[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_address[2]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_address[2] .is_wysiwyg = "true";
defparam \rom_address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cyclone10lp_lcell_comb \my_lvds|Add0~0 (
// Equation(s):
// \my_lvds|Add0~0_combout  = \my_lvds|hcurrent [3] $ (VCC)
// \my_lvds|Add0~1  = CARRY(\my_lvds|hcurrent [3])

	.dataa(gnd),
	.datab(\my_lvds|hcurrent [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\my_lvds|Add0~0_combout ),
	.cout(\my_lvds|Add0~1 ));
// synopsys translate_off
defparam \my_lvds|Add0~0 .lut_mask = 16'h33CC;
defparam \my_lvds|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N2
cyclone10lp_lcell_comb \my_lvds|Add0~2 (
// Equation(s):
// \my_lvds|Add0~2_combout  = (\my_lvds|hcurrent [4] & (!\my_lvds|Add0~1 )) # (!\my_lvds|hcurrent [4] & ((\my_lvds|Add0~1 ) # (GND)))
// \my_lvds|Add0~3  = CARRY((!\my_lvds|Add0~1 ) # (!\my_lvds|hcurrent [4]))

	.dataa(gnd),
	.datab(\my_lvds|hcurrent [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add0~1 ),
	.combout(\my_lvds|Add0~2_combout ),
	.cout(\my_lvds|Add0~3 ));
// synopsys translate_off
defparam \my_lvds|Add0~2 .lut_mask = 16'h3C3F;
defparam \my_lvds|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N4
cyclone10lp_lcell_comb \my_lvds|Add0~4 (
// Equation(s):
// \my_lvds|Add0~4_combout  = (\my_lvds|hcurrent [5] & ((GND) # (!\my_lvds|Add0~3 ))) # (!\my_lvds|hcurrent [5] & (\my_lvds|Add0~3  $ (GND)))
// \my_lvds|Add0~5  = CARRY((\my_lvds|hcurrent [5]) # (!\my_lvds|Add0~3 ))

	.dataa(\my_lvds|hcurrent [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add0~3 ),
	.combout(\my_lvds|Add0~4_combout ),
	.cout(\my_lvds|Add0~5 ));
// synopsys translate_off
defparam \my_lvds|Add0~4 .lut_mask = 16'h5AAF;
defparam \my_lvds|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N6
cyclone10lp_lcell_comb \my_lvds|Add0~6 (
// Equation(s):
// \my_lvds|Add0~6_combout  = (\my_lvds|hcurrent [6] & (\my_lvds|Add0~5  & VCC)) # (!\my_lvds|hcurrent [6] & (!\my_lvds|Add0~5 ))
// \my_lvds|Add0~7  = CARRY((!\my_lvds|hcurrent [6] & !\my_lvds|Add0~5 ))

	.dataa(\my_lvds|hcurrent [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add0~5 ),
	.combout(\my_lvds|Add0~6_combout ),
	.cout(\my_lvds|Add0~7 ));
// synopsys translate_off
defparam \my_lvds|Add0~6 .lut_mask = 16'hA505;
defparam \my_lvds|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N8
cyclone10lp_lcell_comb \my_lvds|Add0~8 (
// Equation(s):
// \my_lvds|Add0~8_combout  = (\my_lvds|hcurrent [7] & ((GND) # (!\my_lvds|Add0~7 ))) # (!\my_lvds|hcurrent [7] & (\my_lvds|Add0~7  $ (GND)))
// \my_lvds|Add0~9  = CARRY((\my_lvds|hcurrent [7]) # (!\my_lvds|Add0~7 ))

	.dataa(\my_lvds|hcurrent [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add0~7 ),
	.combout(\my_lvds|Add0~8_combout ),
	.cout(\my_lvds|Add0~9 ));
// synopsys translate_off
defparam \my_lvds|Add0~8 .lut_mask = 16'h5AAF;
defparam \my_lvds|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cyclone10lp_lcell_comb \my_lvds|Add0~10 (
// Equation(s):
// \my_lvds|Add0~10_combout  = (\my_lvds|hcurrent [8] & (\my_lvds|Add0~9  & VCC)) # (!\my_lvds|hcurrent [8] & (!\my_lvds|Add0~9 ))
// \my_lvds|Add0~11  = CARRY((!\my_lvds|hcurrent [8] & !\my_lvds|Add0~9 ))

	.dataa(\my_lvds|hcurrent [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add0~9 ),
	.combout(\my_lvds|Add0~10_combout ),
	.cout(\my_lvds|Add0~11 ));
// synopsys translate_off
defparam \my_lvds|Add0~10 .lut_mask = 16'hA505;
defparam \my_lvds|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N12
cyclone10lp_lcell_comb \my_lvds|Add0~12 (
// Equation(s):
// \my_lvds|Add0~12_combout  = (\my_lvds|hcurrent [9] & ((GND) # (!\my_lvds|Add0~11 ))) # (!\my_lvds|hcurrent [9] & (\my_lvds|Add0~11  $ (GND)))
// \my_lvds|Add0~13  = CARRY((\my_lvds|hcurrent [9]) # (!\my_lvds|Add0~11 ))

	.dataa(\my_lvds|hcurrent [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add0~11 ),
	.combout(\my_lvds|Add0~12_combout ),
	.cout(\my_lvds|Add0~13 ));
// synopsys translate_off
defparam \my_lvds|Add0~12 .lut_mask = 16'h5AAF;
defparam \my_lvds|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N14
cyclone10lp_lcell_comb \my_lvds|Add0~14 (
// Equation(s):
// \my_lvds|Add0~14_combout  = (\my_lvds|hcurrent [10] & (\my_lvds|Add0~13  & VCC)) # (!\my_lvds|hcurrent [10] & (!\my_lvds|Add0~13 ))
// \my_lvds|Add0~15  = CARRY((!\my_lvds|hcurrent [10] & !\my_lvds|Add0~13 ))

	.dataa(\my_lvds|hcurrent [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\my_lvds|Add0~13 ),
	.combout(\my_lvds|Add0~14_combout ),
	.cout(\my_lvds|Add0~15 ));
// synopsys translate_off
defparam \my_lvds|Add0~14 .lut_mask = 16'hA505;
defparam \my_lvds|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
cyclone10lp_lcell_comb \my_lvds|Add0~16 (
// Equation(s):
// \my_lvds|Add0~16_combout  = \my_lvds|hcurrent [11] $ (\my_lvds|Add0~15 )

	.dataa(gnd),
	.datab(\my_lvds|hcurrent [11]),
	.datac(gnd),
	.datad(gnd),
	.cin(\my_lvds|Add0~15 ),
	.combout(\my_lvds|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|Add0~16 .lut_mask = 16'h3C3C;
defparam \my_lvds|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cyclone10lp_lcell_comb \my_lvds|LessThan1~0 (
// Equation(s):
// \my_lvds|LessThan1~0_combout  = (((!\my_lvds|Add0~6_combout ) # (!\my_lvds|Add0~8_combout )) # (!\my_lvds|Add0~10_combout )) # (!\my_lvds|Add0~12_combout )

	.dataa(\my_lvds|Add0~12_combout ),
	.datab(\my_lvds|Add0~10_combout ),
	.datac(\my_lvds|Add0~8_combout ),
	.datad(\my_lvds|Add0~6_combout ),
	.cin(gnd),
	.combout(\my_lvds|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|LessThan1~0 .lut_mask = 16'h7FFF;
defparam \my_lvds|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N28
cyclone10lp_lcell_comb \my_lvds|x[8]~2 (
// Equation(s):
// \my_lvds|x[8]~2_combout  = (\my_lvds|Add0~10_combout  & (!\my_lvds|Add0~16_combout  & (!\my_lvds|Add0~14_combout  & \my_lvds|LessThan1~0_combout )))

	.dataa(\my_lvds|Add0~10_combout ),
	.datab(\my_lvds|Add0~16_combout ),
	.datac(\my_lvds|Add0~14_combout ),
	.datad(\my_lvds|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\my_lvds|x[8]~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|x[8]~2 .lut_mask = 16'h0200;
defparam \my_lvds|x[8]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N29
dffeas \ram_inst|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|x[8]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N7
dffeas \ram_inst|altsyncram_component|auto_generated|out_address_reg_b[1] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_inst|altsyncram_component|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N24
cyclone10lp_lcell_comb \my_lvds|x[7]~4 (
// Equation(s):
// \my_lvds|x[7]~4_combout  = (\my_lvds|LessThan1~0_combout  & (!\my_lvds|Add0~14_combout  & (\my_lvds|Add0~8_combout  & !\my_lvds|Add0~16_combout )))

	.dataa(\my_lvds|LessThan1~0_combout ),
	.datab(\my_lvds|Add0~14_combout ),
	.datac(\my_lvds|Add0~8_combout ),
	.datad(\my_lvds|Add0~16_combout ),
	.cin(gnd),
	.combout(\my_lvds|x[7]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|x[7]~4 .lut_mask = 16'h0020;
defparam \my_lvds|x[7]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N30
cyclone10lp_lcell_comb \my_lvds|x[9]~3 (
// Equation(s):
// \my_lvds|x[9]~3_combout  = (\my_lvds|Add0~12_combout  & (!\my_lvds|Add0~16_combout  & (!\my_lvds|Add0~14_combout  & \my_lvds|LessThan1~0_combout )))

	.dataa(\my_lvds|Add0~12_combout ),
	.datab(\my_lvds|Add0~16_combout ),
	.datac(\my_lvds|Add0~14_combout ),
	.datad(\my_lvds|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\my_lvds|x[9]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|x[9]~3 .lut_mask = 16'h0200;
defparam \my_lvds|x[9]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N26
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w[3]~0_combout  = (\my_lvds|x[8]~2_combout  & (!\my_lvds|x[7]~4_combout  & (\sdram_ctrl_wr_enable~q  & \my_lvds|x[9]~3_combout )))

	.dataa(\my_lvds|x[8]~2_combout ),
	.datab(\my_lvds|x[7]~4_combout ),
	.datac(\sdram_ctrl_wr_enable~q ),
	.datad(\my_lvds|x[9]~3_combout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w[3]~0 .lut_mask = 16'h2000;
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode739w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode739w[3]~0_combout  = (\my_lvds|x[8]~2_combout  & (!\my_lvds|x[7]~4_combout  & \my_lvds|x[9]~3_combout ))

	.dataa(\my_lvds|x[8]~2_combout ),
	.datab(\my_lvds|x[7]~4_combout ),
	.datac(gnd),
	.datad(\my_lvds|x[9]~3_combout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode739w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode739w[3]~0 .lut_mask = 16'h2200;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode739w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N30
cyclone10lp_lcell_comb \my_lvds|y[3]~3 (
// Equation(s):
// \my_lvds|y[3]~3_combout  = (\my_lvds|Add1~6_combout  & \my_lvds|LessThan3~2_combout )

	.dataa(\my_lvds|Add1~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\my_lvds|LessThan3~2_combout ),
	.cin(gnd),
	.combout(\my_lvds|y[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|y[3]~3 .lut_mask = 16'hAA00;
defparam \my_lvds|y[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N22
cyclone10lp_lcell_comb \my_lvds|y[4]~4 (
// Equation(s):
// \my_lvds|y[4]~4_combout  = (\my_lvds|Add1~8_combout  & \my_lvds|LessThan3~2_combout )

	.dataa(\my_lvds|Add1~8_combout ),
	.datab(gnd),
	.datac(\my_lvds|LessThan3~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_lvds|y[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|y[4]~4 .lut_mask = 16'hA0A0;
defparam \my_lvds|y[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N16
cyclone10lp_lcell_comb \my_lvds|y[5]~5 (
// Equation(s):
// \my_lvds|y[5]~5_combout  = (\my_lvds|Add1~10_combout  & \my_lvds|LessThan3~2_combout )

	.dataa(\my_lvds|Add1~10_combout ),
	.datab(gnd),
	.datac(\my_lvds|LessThan3~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_lvds|y[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|y[5]~5 .lut_mask = 16'hA0A0;
defparam \my_lvds|y[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cyclone10lp_lcell_comb \my_lvds|y[6]~6 (
// Equation(s):
// \my_lvds|y[6]~6_combout  = (\my_lvds|LessThan3~2_combout  & \my_lvds|Add1~12_combout )

	.dataa(gnd),
	.datab(\my_lvds|LessThan3~2_combout ),
	.datac(\my_lvds|Add1~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_lvds|y[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|y[6]~6 .lut_mask = 16'hC0C0;
defparam \my_lvds|y[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cyclone10lp_lcell_comb \my_lvds|y[7]~7 (
// Equation(s):
// \my_lvds|y[7]~7_combout  = (\my_lvds|Add1~14_combout  & \my_lvds|LessThan3~2_combout )

	.dataa(gnd),
	.datab(\my_lvds|Add1~14_combout ),
	.datac(\my_lvds|LessThan3~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_lvds|y[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|y[7]~7 .lut_mask = 16'hC0C0;
defparam \my_lvds|y[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cyclone10lp_lcell_comb \my_lvds|y[8]~8 (
// Equation(s):
// \my_lvds|y[8]~8_combout  = (\my_lvds|Add1~16_combout  & \my_lvds|LessThan3~2_combout )

	.dataa(gnd),
	.datab(\my_lvds|Add1~16_combout ),
	.datac(\my_lvds|LessThan3~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_lvds|y[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|y[8]~8 .lut_mask = 16'hC0C0;
defparam \my_lvds|y[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cyclone10lp_lcell_comb \my_lvds|y[9]~9 (
// Equation(s):
// \my_lvds|y[9]~9_combout  = (\my_lvds|Add1~18_combout  & \my_lvds|LessThan3~2_combout )

	.dataa(gnd),
	.datab(\my_lvds|Add1~18_combout ),
	.datac(\my_lvds|LessThan3~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_lvds|y[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|y[9]~9 .lut_mask = 16'hC0C0;
defparam \my_lvds|y[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y5_N16
cyclone10lp_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N16
cyclone10lp_lcell_comb \my_lvds|x[2]~5 (
// Equation(s):
// \my_lvds|x[2]~5_combout  = (!\my_lvds|Add0~14_combout  & (!\my_lvds|Add0~16_combout  & (\my_lvds|hcurrent [2] & \my_lvds|LessThan1~0_combout )))

	.dataa(\my_lvds|Add0~14_combout ),
	.datab(\my_lvds|Add0~16_combout ),
	.datac(\my_lvds|hcurrent [2]),
	.datad(\my_lvds|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\my_lvds|x[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|x[2]~5 .lut_mask = 16'h1000;
defparam \my_lvds|x[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N26
cyclone10lp_lcell_comb \my_lvds|x[3]~6 (
// Equation(s):
// \my_lvds|x[3]~6_combout  = (\my_lvds|LessThan1~0_combout  & (!\my_lvds|Add0~16_combout  & (!\my_lvds|Add0~14_combout  & \my_lvds|Add0~0_combout )))

	.dataa(\my_lvds|LessThan1~0_combout ),
	.datab(\my_lvds|Add0~16_combout ),
	.datac(\my_lvds|Add0~14_combout ),
	.datad(\my_lvds|Add0~0_combout ),
	.cin(gnd),
	.combout(\my_lvds|x[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|x[3]~6 .lut_mask = 16'h0200;
defparam \my_lvds|x[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cyclone10lp_lcell_comb \my_lvds|x[4]~7 (
// Equation(s):
// \my_lvds|x[4]~7_combout  = (\my_lvds|Add0~2_combout  & (!\my_lvds|Add0~16_combout  & (!\my_lvds|Add0~14_combout  & \my_lvds|LessThan1~0_combout )))

	.dataa(\my_lvds|Add0~2_combout ),
	.datab(\my_lvds|Add0~16_combout ),
	.datac(\my_lvds|Add0~14_combout ),
	.datad(\my_lvds|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\my_lvds|x[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|x[4]~7 .lut_mask = 16'h0200;
defparam \my_lvds|x[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N26
cyclone10lp_lcell_comb \my_lvds|x[5]~8 (
// Equation(s):
// \my_lvds|x[5]~8_combout  = (!\my_lvds|Add0~14_combout  & (!\my_lvds|Add0~16_combout  & (\my_lvds|Add0~4_combout  & \my_lvds|LessThan1~0_combout )))

	.dataa(\my_lvds|Add0~14_combout ),
	.datab(\my_lvds|Add0~16_combout ),
	.datac(\my_lvds|Add0~4_combout ),
	.datad(\my_lvds|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\my_lvds|x[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|x[5]~8 .lut_mask = 16'h1000;
defparam \my_lvds|x[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N20
cyclone10lp_lcell_comb \my_lvds|x[6]~9 (
// Equation(s):
// \my_lvds|x[6]~9_combout  = (!\my_lvds|Add0~14_combout  & (!\my_lvds|Add0~16_combout  & (\my_lvds|Add0~6_combout  & \my_lvds|LessThan1~0_combout )))

	.dataa(\my_lvds|Add0~14_combout ),
	.datab(\my_lvds|Add0~16_combout ),
	.datac(\my_lvds|Add0~6_combout ),
	.datad(\my_lvds|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\my_lvds|x[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|x[6]~9 .lut_mask = 16'h1000;
defparam \my_lvds|x[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y8_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode739w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[0]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N14
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0_combout  = (\my_lvds|x[8]~2_combout  & (\my_lvds|x[7]~4_combout  & (\sdram_ctrl_wr_enable~q  & \my_lvds|x[9]~3_combout )))

	.dataa(\my_lvds|x[8]~2_combout ),
	.datab(\my_lvds|x[7]~4_combout ),
	.datac(\sdram_ctrl_wr_enable~q ),
	.datad(\my_lvds|x[9]~3_combout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0 .lut_mask = 16'h8000;
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode750w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode750w[3]~0_combout  = (\my_lvds|x[7]~4_combout  & (\my_lvds|Add0~10_combout  & \my_lvds|x[9]~3_combout ))

	.dataa(gnd),
	.datab(\my_lvds|x[7]~4_combout ),
	.datac(\my_lvds|Add0~10_combout ),
	.datad(\my_lvds|x[9]~3_combout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode750w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode750w[3]~0 .lut_mask = 16'hC000;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode750w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y3_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode750w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[0]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
// synopsys translate_on

// Location: FF_X29_Y16_N25
dffeas \ram_inst|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|x[7]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N25
dffeas \ram_inst|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\ram_inst|altsyncram_component|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w[3]~0_combout  = (!\my_lvds|x[8]~2_combout  & (\my_lvds|x[7]~4_combout  & (\sdram_ctrl_wr_enable~q  & \my_lvds|x[9]~3_combout )))

	.dataa(\my_lvds|x[8]~2_combout ),
	.datab(\my_lvds|x[7]~4_combout ),
	.datac(\sdram_ctrl_wr_enable~q ),
	.datad(\my_lvds|x[9]~3_combout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w[3]~0 .lut_mask = 16'h4000;
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0_combout  = (!\my_lvds|x[8]~2_combout  & (\my_lvds|x[7]~4_combout  & \my_lvds|x[9]~3_combout ))

	.dataa(\my_lvds|x[8]~2_combout ),
	.datab(\my_lvds|x[7]~4_combout ),
	.datac(gnd),
	.datad(\my_lvds|x[9]~3_combout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0 .lut_mask = 16'h4400;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y23_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[0]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w[3]~0_combout  = (!\my_lvds|x[8]~2_combout  & (!\my_lvds|x[7]~4_combout  & (\sdram_ctrl_wr_enable~q  & \my_lvds|x[9]~3_combout )))

	.dataa(\my_lvds|x[8]~2_combout ),
	.datab(\my_lvds|x[7]~4_combout ),
	.datac(\sdram_ctrl_wr_enable~q ),
	.datad(\my_lvds|x[9]~3_combout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w[3]~0 .lut_mask = 16'h1000;
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode717w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode717w [3] = (!\my_lvds|Add0~8_combout  & (!\my_lvds|Add0~10_combout  & \my_lvds|x[9]~3_combout ))

	.dataa(gnd),
	.datab(\my_lvds|Add0~8_combout ),
	.datac(\my_lvds|Add0~10_combout ),
	.datad(\my_lvds|x[9]~3_combout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode717w [3]),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode717w[3] .lut_mask = 16'h0300;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode717w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y6_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode717w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[0]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|_~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|_~0_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0])) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a40~portbdataout )) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a32~portbdataout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a40~portbdataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a32~portbdataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~0 .lut_mask = 16'hD9C8;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|_~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|_~1_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|mux3|_~0_combout  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a56~portbdataout ))) # (!\ram_inst|altsyncram_component|auto_generated|mux3|_~0_combout  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a48~portbdataout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\ram_inst|altsyncram_component|auto_generated|mux3|_~0_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a48~portbdataout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a56~portbdataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|mux3|_~0_combout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~1 .lut_mask = 16'hF588;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w[3]~0_combout  = (!\my_lvds|x[8]~2_combout  & (\my_lvds|x[7]~4_combout  & (\sdram_ctrl_wr_enable~q  & !\my_lvds|x[9]~3_combout )))

	.dataa(\my_lvds|x[8]~2_combout ),
	.datab(\my_lvds|x[7]~4_combout ),
	.datac(\sdram_ctrl_wr_enable~q ),
	.datad(\my_lvds|x[9]~3_combout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w[3]~0 .lut_mask = 16'h0040;
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode684w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode684w [3] = (!\my_lvds|x[8]~2_combout  & (\my_lvds|x[7]~4_combout  & !\my_lvds|x[9]~3_combout ))

	.dataa(\my_lvds|x[8]~2_combout ),
	.datab(\my_lvds|x[7]~4_combout ),
	.datac(gnd),
	.datad(\my_lvds|x[9]~3_combout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode684w [3]),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode684w[3] .lut_mask = 16'h0044;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode684w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y29_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode684w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[0]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N10
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0_combout  = (!\my_lvds|x[8]~2_combout  & (!\my_lvds|x[7]~4_combout  & (\sdram_ctrl_wr_enable~q  & !\my_lvds|x[9]~3_combout )))

	.dataa(\my_lvds|x[8]~2_combout ),
	.datab(\my_lvds|x[7]~4_combout ),
	.datac(\sdram_ctrl_wr_enable~q ),
	.datad(\my_lvds|x[9]~3_combout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0 .lut_mask = 16'h0010;
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N22
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w[3]~0_combout  = (\my_lvds|Add0~12_combout ) # ((\my_lvds|Add0~10_combout ) # (\my_lvds|Add0~8_combout ))

	.dataa(\my_lvds|Add0~12_combout ),
	.datab(\my_lvds|Add0~10_combout ),
	.datac(\my_lvds|Add0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w[3]~0 .lut_mask = 16'hFEFE;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N6
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w[3]~1 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w[3]~1_combout  = (\my_lvds|Add0~14_combout ) # ((\my_lvds|Add0~16_combout ) # ((!\my_lvds|LessThan1~0_combout ) # 
// (!\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w[3]~0_combout )))

	.dataa(\my_lvds|Add0~14_combout ),
	.datab(\my_lvds|Add0~16_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w[3]~0_combout ),
	.datad(\my_lvds|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w[3]~1 .lut_mask = 16'hEFFF;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y15_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[0]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N30
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w[3]~0_combout  = (\my_lvds|x[8]~2_combout  & (!\my_lvds|x[7]~4_combout  & (\sdram_ctrl_wr_enable~q  & !\my_lvds|x[9]~3_combout )))

	.dataa(\my_lvds|x[8]~2_combout ),
	.datab(\my_lvds|x[7]~4_combout ),
	.datac(\sdram_ctrl_wr_enable~q ),
	.datad(\my_lvds|x[9]~3_combout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w[3]~0 .lut_mask = 16'h0020;
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N8
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode695w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode695w [3] = (\my_lvds|x[8]~2_combout  & (!\my_lvds|x[7]~4_combout  & !\my_lvds|x[9]~3_combout ))

	.dataa(\my_lvds|x[8]~2_combout ),
	.datab(\my_lvds|x[7]~4_combout ),
	.datac(gnd),
	.datad(\my_lvds|x[9]~3_combout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode695w [3]),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode695w[3] .lut_mask = 16'h0022;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode695w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y17_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode695w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[0]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|_~2 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|_~2_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a16~portbdataout ))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~2 .lut_mask = 16'hFC22;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w[3]~0 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w[3]~0_combout  = (\my_lvds|x[8]~2_combout  & (\my_lvds|x[7]~4_combout  & (\sdram_ctrl_wr_enable~q  & !\my_lvds|x[9]~3_combout )))

	.dataa(\my_lvds|x[8]~2_combout ),
	.datab(\my_lvds|x[7]~4_combout ),
	.datac(\sdram_ctrl_wr_enable~q ),
	.datad(\my_lvds|x[9]~3_combout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w[3]~0 .lut_mask = 16'h0080;
defparam \ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode706w[3] (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode706w [3] = (\my_lvds|x[7]~4_combout  & (\my_lvds|Add0~10_combout  & !\my_lvds|x[9]~3_combout ))

	.dataa(gnd),
	.datab(\my_lvds|x[7]~4_combout ),
	.datac(\my_lvds|Add0~10_combout ),
	.datad(\my_lvds|x[9]~3_combout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode706w [3]),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode706w[3] .lut_mask = 16'h00C0;
defparam \ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode706w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y20_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode706w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[0]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N18
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|_~3 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|_~3_combout  = (\ram_inst|altsyncram_component|auto_generated|mux3|_~2_combout  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a24~portbdataout ) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\ram_inst|altsyncram_component|auto_generated|mux3|_~2_combout  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout  & 
// ((\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|mux3|_~2_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a24~portbdataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~3 .lut_mask = 16'hE2CC;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N31
dffeas \ram_inst|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|x[9]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout  = \ram_inst|altsyncram_component|auto_generated|address_reg_b [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\ram_inst|altsyncram_component|auto_generated|address_reg_b [2]),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder .lut_mask = 16'hFF00;
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N29
dffeas \ram_inst|altsyncram_component|auto_generated|out_address_reg_b[2] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \ram_inst|altsyncram_component|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|_~4 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|_~4_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (\ram_inst|altsyncram_component|auto_generated|mux3|_~1_combout )) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\ram_inst|altsyncram_component|auto_generated|mux3|_~3_combout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|mux3|_~1_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|mux3|_~3_combout ),
	.datac(gnd),
	.datad(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~4 .lut_mask = 16'hAACC;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N9
dffeas \rom_address[3] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|mux3|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_address[3]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_address[3] .is_wysiwyg = "true";
defparam \rom_address[3] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y23_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode695w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[1]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y14_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[1]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N30
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|_~7 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|_~7_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a17~portbdataout ) # 
// ((\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~7 .lut_mask = 16'hADA8;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y27_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode684w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[1]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y25_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode706w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[1]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N8
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|_~8 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|_~8_combout  = (\ram_inst|altsyncram_component|auto_generated|mux3|_~7_combout  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a25~portbdataout ) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\ram_inst|altsyncram_component|auto_generated|mux3|_~7_combout  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout  & 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))

	.dataa(\ram_inst|altsyncram_component|auto_generated|mux3|_~7_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a25~portbdataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~8 .lut_mask = 16'hEA4A;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y7_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode750w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[1]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y5_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode717w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[1]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y19_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[1]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N26
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|_~5 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|_~5_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a41~portbdataout ))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a33~portbdataout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a33~portbdataout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a41~portbdataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~5 .lut_mask = 16'hF4A4;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y12_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode739w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[1]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N28
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|_~6 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|_~6_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|mux3|_~5_combout  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a57~portbdataout )) # (!\ram_inst|altsyncram_component|auto_generated|mux3|_~5_combout  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a49~portbdataout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\ram_inst|altsyncram_component|auto_generated|mux3|_~5_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a57~portbdataout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|mux3|_~5_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a49~portbdataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~6 .lut_mask = 16'hDAD0;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N16
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|_~9 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|_~9_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\ram_inst|altsyncram_component|auto_generated|mux3|_~6_combout ))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (\ram_inst|altsyncram_component|auto_generated|mux3|_~8_combout ))

	.dataa(gnd),
	.datab(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\ram_inst|altsyncram_component|auto_generated|mux3|_~8_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|mux3|_~6_combout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~9 .lut_mask = 16'hFC30;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N17
dffeas \rom_address[4] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|mux3|_~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_address[4]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_address[4] .is_wysiwyg = "true";
defparam \rom_address[4] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y24_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode695w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[2]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y16_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[2]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|_~12 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|_~12_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a18~portbdataout ) # 
// ((\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~12 .lut_mask = 16'hAAD8;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y28_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode706w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[2]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y19_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode684w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[2]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|_~13 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|_~13_combout  = (\ram_inst|altsyncram_component|auto_generated|mux3|_~12_combout  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a26~portbdataout ) # 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\ram_inst|altsyncram_component|auto_generated|mux3|_~12_combout  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & 
// \ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|mux3|_~12_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a26~portbdataout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~13 .lut_mask = 16'hD8AA;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y11_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode750w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[2]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y22_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[2]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y11_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode717w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[2]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N22
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|_~10 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|_~10_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a42~portbdataout )) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a34~portbdataout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a42~portbdataout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a34~portbdataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~10 .lut_mask = 16'hEE50;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y17_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode739w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[2]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|_~11 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|_~11_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|mux3|_~10_combout  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a58~portbdataout )) # (!\ram_inst|altsyncram_component|auto_generated|mux3|_~10_combout  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a50~portbdataout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\ram_inst|altsyncram_component|auto_generated|mux3|_~10_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a58~portbdataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(\ram_inst|altsyncram_component|auto_generated|mux3|_~10_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a50~portbdataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~11 .lut_mask = 16'hBCB0;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N26
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|_~14 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|_~14_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\ram_inst|altsyncram_component|auto_generated|mux3|_~11_combout ))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (\ram_inst|altsyncram_component|auto_generated|mux3|_~13_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|mux3|_~13_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|mux3|_~11_combout ),
	.datac(gnd),
	.datad(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~14 .lut_mask = 16'hCCAA;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y16_N27
dffeas \rom_address[5] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|mux3|_~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_address[5]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_address[5] .is_wysiwyg = "true";
defparam \rom_address[5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y6_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode750w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[3]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y25_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[3]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y5_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode717w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[3]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N20
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|_~15 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|_~15_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a43~portbdataout )) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a35~portbdataout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a43~portbdataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a35~portbdataout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~15 .lut_mask = 16'hFA0C;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y12_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode739w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[3]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N6
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|_~16 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|_~16_combout  = (\ram_inst|altsyncram_component|auto_generated|mux3|_~15_combout  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a59~portbdataout ) # 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\ram_inst|altsyncram_component|auto_generated|mux3|_~15_combout  & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a51~portbdataout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a59~portbdataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|mux3|_~15_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a51~portbdataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~16 .lut_mask = 16'hBC8C;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y30_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode684w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[3]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y14_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[3]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y21_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode695w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[3]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N8
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|_~17 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|_~17_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a19~portbdataout ) # 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout  & 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~17 .lut_mask = 16'hF0CA;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y18_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode706w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[3]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N26
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|_~18 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|_~18_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\ram_inst|altsyncram_component|auto_generated|mux3|_~17_combout  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a27~portbdataout ))) # (!\ram_inst|altsyncram_component|auto_generated|mux3|_~17_combout  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\ram_inst|altsyncram_component|auto_generated|mux3|_~17_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|mux3|_~17_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a27~portbdataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~18 .lut_mask = 16'hF858;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N0
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|_~19 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|_~19_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (\ram_inst|altsyncram_component|auto_generated|mux3|_~16_combout )) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\ram_inst|altsyncram_component|auto_generated|mux3|_~18_combout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|mux3|_~16_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\ram_inst|altsyncram_component|auto_generated|mux3|_~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~19 .lut_mask = 16'hB8B8;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N1
dffeas \rom_address[6] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|mux3|_~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_address[6]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_address[6] .is_wysiwyg = "true";
defparam \rom_address[6] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y27_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode706w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[4]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y29_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode684w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[4]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y24_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode695w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[4]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y13_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[4]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N16
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|_~22 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|_~22_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a20~portbdataout ) # 
// ((\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & 
// !\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~22 .lut_mask = 16'hF0AC;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N10
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|_~23 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|_~23_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\ram_inst|altsyncram_component|auto_generated|mux3|_~22_combout  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a28~portbdataout )) # (!\ram_inst|altsyncram_component|auto_generated|mux3|_~22_combout  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\ram_inst|altsyncram_component|auto_generated|mux3|_~22_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a28~portbdataout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|mux3|_~22_combout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~23 .lut_mask = 16'hDDA0;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y26_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[4]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y7_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode717w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[4]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N12
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|_~20 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|_~20_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a44~portbdataout )) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a36~portbdataout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a44~portbdataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a36~portbdataout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~20 .lut_mask = 16'hFA0C;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y9_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode739w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[4]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y10_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode750w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({ram_write_data[4]}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N22
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|_~21 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|_~21_combout  = (\ram_inst|altsyncram_component|auto_generated|mux3|_~20_combout  & (((\ram_inst|altsyncram_component|auto_generated|ram_block1a60~portbdataout ) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1])))) # (!\ram_inst|altsyncram_component|auto_generated|mux3|_~20_combout  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a52~portbdataout  & 
// (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1])))

	.dataa(\ram_inst|altsyncram_component|auto_generated|mux3|_~20_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a52~portbdataout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a60~portbdataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~21 .lut_mask = 16'hEA4A;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y14_N18
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|_~24 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|_~24_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\ram_inst|altsyncram_component|auto_generated|mux3|_~21_combout ))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (\ram_inst|altsyncram_component|auto_generated|mux3|_~23_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|mux3|_~23_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\ram_inst|altsyncram_component|auto_generated|mux3|_~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~24 .lut_mask = 16'hE2E2;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y14_N19
dffeas \rom_address[7] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|mux3|_~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_address[7]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_address[7] .is_wysiwyg = "true";
defparam \rom_address[7] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y28_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode706w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X22_Y20_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode695w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y13_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N24
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|_~27 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|_~27_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a21~portbdataout )) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~27 .lut_mask = 16'hFA0C;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y31_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode684w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N14
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|_~28 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|_~28_combout  = (\ram_inst|altsyncram_component|auto_generated|mux3|_~27_combout  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a29~portbdataout ) # 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\ram_inst|altsyncram_component|auto_generated|mux3|_~27_combout  & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a29~portbdataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|mux3|_~27_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~28 .lut_mask = 16'hBC8C;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X22_Y4_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode717w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y26_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N18
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|_~25 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|_~25_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a45~portbdataout ))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a37~portbdataout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a37~portbdataout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a45~portbdataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~25 .lut_mask = 16'hF4A4;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y3_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode750w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y10_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode739w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\~GND~combout }),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N12
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|_~26 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|_~26_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|mux3|_~25_combout  & 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a61~portbdataout )) # (!\ram_inst|altsyncram_component|auto_generated|mux3|_~25_combout  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a53~portbdataout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|mux3|_~25_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\ram_inst|altsyncram_component|auto_generated|mux3|_~25_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a61~portbdataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a53~portbdataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~26 .lut_mask = 16'hE6C4;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N2
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|_~29 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|_~29_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\ram_inst|altsyncram_component|auto_generated|mux3|_~26_combout ))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (\ram_inst|altsyncram_component|auto_generated|mux3|_~28_combout ))

	.dataa(gnd),
	.datab(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\ram_inst|altsyncram_component|auto_generated|mux3|_~28_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|mux3|_~26_combout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~29 .lut_mask = 16'hFC30;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N3
dffeas \rom_address[8] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|mux3|_~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_address[8]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_address[8] .is_wysiwyg = "true";
defparam \rom_address[8] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y21_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode615w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode706w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y15_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode578w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode666w[3]~1_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y18_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode605w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode695w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N20
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|_~32 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|_~32_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\ram_inst|altsyncram_component|auto_generated|ram_block1a22~portbdataout )))) # (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))

	.dataa(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~32 .lut_mask = 16'hAEA4;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y30_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode595w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode684w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N22
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|_~33 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|_~33_combout  = (\ram_inst|altsyncram_component|auto_generated|mux3|_~32_combout  & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a30~portbdataout ) # 
// ((!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (!\ram_inst|altsyncram_component|auto_generated|mux3|_~32_combout  & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// \ram_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|ram_block1a30~portbdataout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|mux3|_~32_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~33 .lut_mask = 16'hBC8C;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y22_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode635w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode728w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y4_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode625w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode717w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N0
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|_~30 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|_~30_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & (\ram_inst|altsyncram_component|auto_generated|ram_block1a46~portbdataout )) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\ram_inst|altsyncram_component|auto_generated|ram_block1a38~portbdataout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\ram_inst|altsyncram_component|auto_generated|ram_block1a46~portbdataout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a38~portbdataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~30 .lut_mask = 16'hE5E0;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y9_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode645w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode739w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
// synopsys translate_on

// Location: M9K_X33_Y8_N0
cyclone10lp_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.clk1(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.ena0(\ram_inst|altsyncram_component|auto_generated|decode2|w_anode655w[3]~0_combout ),
	.ena1(\ram_inst|altsyncram_component|auto_generated|rden_decode_b|w_anode750w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc}),
	.portaaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\my_lvds|x[6]~9_combout ,\my_lvds|x[5]~8_combout ,\my_lvds|x[4]~7_combout ,\my_lvds|x[3]~6_combout ,\my_lvds|x[2]~5_combout ,\~GND~combout ,\my_lvds|y[9]~9_combout ,\my_lvds|y[8]~8_combout ,\my_lvds|y[7]~7_combout ,\my_lvds|y[6]~6_combout ,\my_lvds|y[5]~5_combout ,
\my_lvds|y[4]~4_combout ,\my_lvds|y[3]~3_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_toj1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N10
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|_~31 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|_~31_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\ram_inst|altsyncram_component|auto_generated|mux3|_~30_combout  & 
// ((\ram_inst|altsyncram_component|auto_generated|ram_block1a62~portbdataout ))) # (!\ram_inst|altsyncram_component|auto_generated|mux3|_~30_combout  & (\ram_inst|altsyncram_component|auto_generated|ram_block1a54~portbdataout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1] & (\ram_inst|altsyncram_component|auto_generated|mux3|_~30_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(\ram_inst|altsyncram_component|auto_generated|mux3|_~30_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|ram_block1a54~portbdataout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|ram_block1a62~portbdataout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~31 .lut_mask = 16'hEC64;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N4
cyclone10lp_lcell_comb \ram_inst|altsyncram_component|auto_generated|mux3|_~34 (
// Equation(s):
// \ram_inst|altsyncram_component|auto_generated|mux3|_~34_combout  = (\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\ram_inst|altsyncram_component|auto_generated|mux3|_~31_combout ))) # 
// (!\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2] & (\ram_inst|altsyncram_component|auto_generated|mux3|_~33_combout ))

	.dataa(gnd),
	.datab(\ram_inst|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(\ram_inst|altsyncram_component|auto_generated|mux3|_~33_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|mux3|_~31_combout ),
	.cin(gnd),
	.combout(\ram_inst|altsyncram_component|auto_generated|mux3|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~34 .lut_mask = 16'hFC30;
defparam \ram_inst|altsyncram_component|auto_generated|mux3|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N5
dffeas \rom_address[9] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\ram_inst|altsyncram_component|auto_generated|mux3|_~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(rom_address[9]),
	.prn(vcc));
// synopsys translate_off
defparam \rom_address[9] .is_wysiwyg = "true";
defparam \rom_address[9] .power_up = "low";
// synopsys translate_on

// Location: M9K_X22_Y16_N0
cyclone10lp_ram_block \rom_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(9'b000000000),
	.portaaddr({rom_address[9],rom_address[8],rom_address[7],rom_address[6],rom_address[5],rom_address[4],rom_address[3],rom_address[2],rom_address[1],rom_address[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(9'b000000000),
	.portbaddr(10'b0000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\rom_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "rom.hex";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom:rom_inst|altsyncram:altsyncram_component|altsyncram_on91:auto_generated|ALTSYNCRAM";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 9;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 9;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h00000000000000000000000000000000766E0001C180C1C0301807000603018000603018000E0180C038301838000FC4C0C0C8FC00000F8C07C33198CC00000018C6C1C1B18C0000000D8FE7F3598C0000000303C33198CC0000001B86633198CC000000060580C060F818080007C601E018F800000003C0C66370EC00003C0C;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h07C33199B80000078187C66330EC0000000786633198780000000CC66331987C00000018CD67F3F8CC000000078180C06030180E0019C6C1E1B1980C070F0CC6630180C0003000078180C06038000C0019CCC66370D80C070F8C07C33199B800000003C0C06078186C1C00078063F198780000001B866331F0C06038000786603198780000000ECCC661F0180C07001B8663E18078000000000000000060180C7F8000000000000000000000000318D838080007830180C060301E00100C0300C0300C03000780C06030180C1E001FCCC4C0C0C4C67F00078180C0F0CC66330018C6C1C0E0D8C6630018CEE7F3598CC663000303C33198CC6633000FC6633198;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hCC663300078180C060305A3F0007866380701C661E0019CCC361F198CC3F000E03C3B198CC661E0003C0C061F198CC3F000706C633198C6C1C0018CC6733D9BCCE630018CC66B3F9FCEE63001FCCC46030180C0F0019CCC360F0D8CC67000786633180C0607800078180C06030181E000CC66331F8CC6633001F0CC730180CCC3C0003C0C160F0588C7F001FC8C160F0588C7F0007C6C66331986C1F000F0CC030180CCC3C000FCCC661F198CC3F000CC663F198CC3C0C00078067B3D9ECC63E00030000C0C0C0661E000181818180601806000007E00000FC00000006018060181818180303018000003018000003018000003018000003830301F0CC661E00;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h07866330F0CC661E00030180C0C0C0663F0007866330F80C0C1C0007866301807C063F001E0607F198D878380007866300E0C0661E000FC66060E0C0661E000FC180C060301C0C000F8CE6F3D9CCC63E0000406060606060600003018000000000000000000001F800000003030180000000000000000180C1F830180000000CC3C7F8F0CC000001818180C06018060006018060301818180000000000000C0C06001B8663B370706C1C0018CCC0C0C0CCC600000303E300F00C7C0C000D86C7F1B1FC6C36000000000000006C360006000180C0F078180000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \rom_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N24
cyclone10lp_lcell_comb \my_lvds|x[1]~0 (
// Equation(s):
// \my_lvds|x[1]~0_combout  = (!\my_lvds|Add0~14_combout  & (!\my_lvds|Add0~16_combout  & (\my_lvds|hcurrent [1] & \my_lvds|LessThan1~0_combout )))

	.dataa(\my_lvds|Add0~14_combout ),
	.datab(\my_lvds|Add0~16_combout ),
	.datac(\my_lvds|hcurrent [1]),
	.datad(\my_lvds|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\my_lvds|x[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|x[1]~0 .lut_mask = 16'h1000;
defparam \my_lvds|x[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N10
cyclone10lp_lcell_comb \my_lvds|x[0]~1 (
// Equation(s):
// \my_lvds|x[0]~1_combout  = (!\my_lvds|Add0~14_combout  & (!\my_lvds|Add0~16_combout  & (\my_lvds|hcurrent [0] & \my_lvds|LessThan1~0_combout )))

	.dataa(\my_lvds|Add0~14_combout ),
	.datab(\my_lvds|Add0~16_combout ),
	.datac(\my_lvds|hcurrent [0]),
	.datad(\my_lvds|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\my_lvds|x[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|x[0]~1 .lut_mask = 16'h1000;
defparam \my_lvds|x[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N4
cyclone10lp_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\my_lvds|x[1]~0_combout  & (((\my_lvds|x[0]~1_combout )))) # (!\my_lvds|x[1]~0_combout  & ((\my_lvds|x[0]~1_combout  & ((\rom_inst|altsyncram_component|auto_generated|q_a [2]))) # (!\my_lvds|x[0]~1_combout  & 
// (\rom_inst|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\rom_inst|altsyncram_component|auto_generated|q_a [0]),
	.datab(\my_lvds|x[1]~0_combout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|q_a [2]),
	.datad(\my_lvds|x[0]~1_combout ),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hFC22;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N28
cyclone10lp_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\Mux0~0_combout  & (!\rom_inst|altsyncram_component|auto_generated|q_a [6] & ((\my_lvds|x[1]~0_combout )))) # (!\Mux0~0_combout  & (((!\my_lvds|x[1]~0_combout ) # (!\rom_inst|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\rom_inst|altsyncram_component|auto_generated|q_a [6]),
	.datab(\Mux0~0_combout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|q_a [4]),
	.datad(\my_lvds|x[1]~0_combout ),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'h4733;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N29
dffeas \r_color[2] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_color[2]),
	.prn(vcc));
// synopsys translate_off
defparam \r_color[2] .is_wysiwyg = "true";
defparam \r_color[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N8
cyclone10lp_lcell_comb \my_lvds|nextColor[0]~feeder (
// Equation(s):
// \my_lvds|nextColor[0]~feeder_combout  = r_color[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(r_color[2]),
	.cin(gnd),
	.combout(\my_lvds|nextColor[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|nextColor[0]~feeder .lut_mask = 16'hFF00;
defparam \my_lvds|nextColor[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cyclone10lp_lcell_comb \my_lvds|Equal0~0 (
// Equation(s):
// \my_lvds|Equal0~0_combout  = (!\my_lvds|slot [1] & (\my_lvds|slot [0] & \my_lvds|slot [2]))

	.dataa(\my_lvds|slot [1]),
	.datab(\my_lvds|slot [0]),
	.datac(gnd),
	.datad(\my_lvds|slot [2]),
	.cin(gnd),
	.combout(\my_lvds|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|Equal0~0 .lut_mask = 16'h4400;
defparam \my_lvds|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N9
dffeas \my_lvds|nextColor[0] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|nextColor[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_lvds|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_lvds|nextColor [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_lvds|nextColor[0] .is_wysiwyg = "true";
defparam \my_lvds|nextColor[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N28
cyclone10lp_lcell_comb \my_lvds|always0~4 (
// Equation(s):
// \my_lvds|always0~4_combout  = (!\my_lvds|hcurrent [9] & (!\my_lvds|hcurrent [8] & !\my_lvds|hcurrent [7]))

	.dataa(gnd),
	.datab(\my_lvds|hcurrent [9]),
	.datac(\my_lvds|hcurrent [8]),
	.datad(\my_lvds|hcurrent [7]),
	.cin(gnd),
	.combout(\my_lvds|always0~4_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|always0~4 .lut_mask = 16'h0003;
defparam \my_lvds|always0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y15_N2
cyclone10lp_lcell_comb \my_lvds|LessThan4~0 (
// Equation(s):
// \my_lvds|LessThan4~0_combout  = (!\my_lvds|hcurrent [5] & ((!\my_lvds|hcurrent [3]) # (!\my_lvds|hcurrent [4])))

	.dataa(\my_lvds|hcurrent [4]),
	.datab(\my_lvds|hcurrent [5]),
	.datac(gnd),
	.datad(\my_lvds|hcurrent [3]),
	.cin(gnd),
	.combout(\my_lvds|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|LessThan4~0 .lut_mask = 16'h1133;
defparam \my_lvds|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N24
cyclone10lp_lcell_comb \my_lvds|always0~5 (
// Equation(s):
// \my_lvds|always0~5_combout  = (\my_lvds|LessThan4~0_combout  & (!\my_lvds|hcurrent [6] & (\my_lvds|always0~4_combout ))) # (!\my_lvds|LessThan4~0_combout  & (((\my_lvds|Equal2~0_combout ))))

	.dataa(\my_lvds|hcurrent [6]),
	.datab(\my_lvds|always0~4_combout ),
	.datac(\my_lvds|LessThan4~0_combout ),
	.datad(\my_lvds|Equal2~0_combout ),
	.cin(gnd),
	.combout(\my_lvds|always0~5_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|always0~5 .lut_mask = 16'h4F40;
defparam \my_lvds|always0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y15_N16
cyclone10lp_lcell_comb \my_lvds|always0~6 (
// Equation(s):
// \my_lvds|always0~6_combout  = (!\my_lvds|always0~5_combout  & (!\my_lvds|hcurrent [11] & !\my_lvds|hcurrent [10]))

	.dataa(gnd),
	.datab(\my_lvds|always0~5_combout ),
	.datac(\my_lvds|hcurrent [11]),
	.datad(\my_lvds|hcurrent [10]),
	.cin(gnd),
	.combout(\my_lvds|always0~6_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|always0~6 .lut_mask = 16'h0003;
defparam \my_lvds|always0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y15_N17
dffeas \my_lvds|hsync (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|always0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_lvds|hsync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \my_lvds|hsync .is_wysiwyg = "true";
defparam \my_lvds|hsync .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N26
cyclone10lp_lcell_comb \my_lvds|blue~0 (
// Equation(s):
// \my_lvds|blue~0_combout  = (\my_lvds|vsync~q  & (\my_lvds|nextColor [0] & \my_lvds|hsync~q ))

	.dataa(gnd),
	.datab(\my_lvds|vsync~q ),
	.datac(\my_lvds|nextColor [0]),
	.datad(\my_lvds|hsync~q ),
	.cin(gnd),
	.combout(\my_lvds|blue~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|blue~0 .lut_mask = 16'hC000;
defparam \my_lvds|blue~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N27
dffeas \my_lvds|blue[0] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|blue~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_lvds|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_lvds|blue [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_lvds|blue[0] .is_wysiwyg = "true";
defparam \my_lvds|blue[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N14
cyclone10lp_lcell_comb \my_lvds|nextColor_even[6]~feeder (
// Equation(s):
// \my_lvds|nextColor_even[6]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\my_lvds|nextColor_even[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|nextColor_even[6]~feeder .lut_mask = 16'hFFFF;
defparam \my_lvds|nextColor_even[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N15
dffeas \my_lvds|nextColor_even[6] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|nextColor_even[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_lvds|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_lvds|nextColor_even [6]),
	.prn(vcc));
// synopsys translate_off
defparam \my_lvds|nextColor_even[6] .is_wysiwyg = "true";
defparam \my_lvds|nextColor_even[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N12
cyclone10lp_lcell_comb \my_lvds|red~0 (
// Equation(s):
// \my_lvds|red~0_combout  = (\my_lvds|nextColor_even [6] & (\my_lvds|vsync~q  & \my_lvds|hsync~q ))

	.dataa(\my_lvds|nextColor_even [6]),
	.datab(gnd),
	.datac(\my_lvds|vsync~q ),
	.datad(\my_lvds|hsync~q ),
	.cin(gnd),
	.combout(\my_lvds|red~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|red~0 .lut_mask = 16'hA000;
defparam \my_lvds|red~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N13
dffeas \my_lvds|red[0] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|red~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_lvds|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_lvds|red [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_lvds|red[0] .is_wysiwyg = "true";
defparam \my_lvds|red[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N24
cyclone10lp_lcell_comb \my_lvds|Mux0~1 (
// Equation(s):
// \my_lvds|Mux0~1_combout  = (\my_lvds|Mux0~0_combout  & (\my_lvds|blue [0])) # (!\my_lvds|Mux0~0_combout  & ((\my_lvds|red [0])))

	.dataa(\my_lvds|Mux0~0_combout ),
	.datab(gnd),
	.datac(\my_lvds|blue [0]),
	.datad(\my_lvds|red [0]),
	.cin(gnd),
	.combout(\my_lvds|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|Mux0~1 .lut_mask = 16'hF5A0;
defparam \my_lvds|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PSEUDODIFFOUT_X53_Y11_N6
cyclone10lp_pseudo_diff_out \lvds_rx[0]~output_pseudo_diff (
	.i(\my_lvds|Mux0~1_combout ),
	.o(\lvds_rx[0]~output_pseudo_diff_o ),
	.obar(\lvds_rx[0]~output_pseudo_diffoutn ));

// Location: PSEUDODIFFOUT_X53_Y30_N6
cyclone10lp_pseudo_diff_out \lvds_rx[1]~output_pseudo_diff (
	.i(\my_lvds|blue [0]),
	.o(\lvds_rx[1]~output_pseudo_diff_o ),
	.obar(\lvds_rx[1]~output_pseudo_diffoutn ));

// Location: LCCOMB_X27_Y12_N28
cyclone10lp_lcell_comb \my_lvds|Mux2~1 (
// Equation(s):
// \my_lvds|Mux2~1_combout  = (!\my_lvds|slot [2] & ((!\my_lvds|slot [0]) # (!\my_lvds|slot [1])))

	.dataa(\my_lvds|slot [1]),
	.datab(\my_lvds|slot [2]),
	.datac(gnd),
	.datad(\my_lvds|slot [0]),
	.cin(gnd),
	.combout(\my_lvds|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|Mux2~1 .lut_mask = 16'h1133;
defparam \my_lvds|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N2
cyclone10lp_lcell_comb \my_lvds|Mux2~0 (
// Equation(s):
// \my_lvds|Mux2~0_combout  = (\my_lvds|slot [1] & (((\my_lvds|vsync~q )))) # (!\my_lvds|slot [1] & (\my_lvds|hsync~q  & ((\my_lvds|slot [0]) # (\my_lvds|vsync~q ))))

	.dataa(\my_lvds|slot [0]),
	.datab(\my_lvds|hsync~q ),
	.datac(\my_lvds|vsync~q ),
	.datad(\my_lvds|slot [1]),
	.cin(gnd),
	.combout(\my_lvds|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|Mux2~0 .lut_mask = 16'hF0C8;
defparam \my_lvds|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N30
cyclone10lp_lcell_comb \my_lvds|Mux2~2 (
// Equation(s):
// \my_lvds|Mux2~2_combout  = (\my_lvds|Mux2~1_combout  & ((\my_lvds|Mux2~0_combout ))) # (!\my_lvds|Mux2~1_combout  & (\my_lvds|blue [0]))

	.dataa(gnd),
	.datab(\my_lvds|Mux2~1_combout ),
	.datac(\my_lvds|blue [0]),
	.datad(\my_lvds|Mux2~0_combout ),
	.cin(gnd),
	.combout(\my_lvds|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|Mux2~2 .lut_mask = 16'hFC30;
defparam \my_lvds|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PSEUDODIFFOUT_X53_Y13_N13
cyclone10lp_pseudo_diff_out \lvds_rx[2]~output_pseudo_diff (
	.i(\my_lvds|Mux2~2_combout ),
	.o(\lvds_rx[2]~output_pseudo_diff_o ),
	.obar(\lvds_rx[2]~output_pseudo_diffoutn ));

// Location: LCCOMB_X26_Y16_N14
cyclone10lp_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\my_lvds|x[1]~0_combout  & ((\rom_inst|altsyncram_component|auto_generated|q_a [5]) # ((\my_lvds|x[0]~1_combout )))) # (!\my_lvds|x[1]~0_combout  & (((\rom_inst|altsyncram_component|auto_generated|q_a [1] & !\my_lvds|x[0]~1_combout 
// ))))

	.dataa(\rom_inst|altsyncram_component|auto_generated|q_a [5]),
	.datab(\my_lvds|x[1]~0_combout ),
	.datac(\rom_inst|altsyncram_component|auto_generated|q_a [1]),
	.datad(\my_lvds|x[0]~1_combout ),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hCCB8;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y16_N30
cyclone10lp_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (\my_lvds|x[0]~1_combout  & ((\Mux1~0_combout  & (!\rom_inst|altsyncram_component|auto_generated|q_a [7])) # (!\Mux1~0_combout  & ((!\rom_inst|altsyncram_component|auto_generated|q_a [3]))))) # (!\my_lvds|x[0]~1_combout  & 
// (((!\Mux1~0_combout ))))

	.dataa(\my_lvds|x[0]~1_combout ),
	.datab(\rom_inst|altsyncram_component|auto_generated|q_a [7]),
	.datac(\Mux1~0_combout ),
	.datad(\rom_inst|altsyncram_component|auto_generated|q_a [3]),
	.cin(gnd),
	.combout(\Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = 16'h252F;
defparam \Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y16_N31
dffeas \r_color_even[2] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Mux1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(r_color_even[2]),
	.prn(vcc));
// synopsys translate_off
defparam \r_color_even[2] .is_wysiwyg = "true";
defparam \r_color_even[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y16_N19
dffeas \my_lvds|nextColor_even[0] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(r_color_even[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\my_lvds|Equal0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_lvds|nextColor_even [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_lvds|nextColor_even[0] .is_wysiwyg = "true";
defparam \my_lvds|nextColor_even[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N0
cyclone10lp_lcell_comb \my_lvds|blue_even~0 (
// Equation(s):
// \my_lvds|blue_even~0_combout  = (\my_lvds|nextColor_even [0] & (\my_lvds|vsync~q  & \my_lvds|hsync~q ))

	.dataa(gnd),
	.datab(\my_lvds|nextColor_even [0]),
	.datac(\my_lvds|vsync~q ),
	.datad(\my_lvds|hsync~q ),
	.cin(gnd),
	.combout(\my_lvds|blue_even~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|blue_even~0 .lut_mask = 16'hC000;
defparam \my_lvds|blue_even~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y12_N1
dffeas \my_lvds|blue_even[0] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\my_lvds|blue_even~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\my_lvds|Equal1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\my_lvds|blue_even [0]),
	.prn(vcc));
// synopsys translate_off
defparam \my_lvds|blue_even[0] .is_wysiwyg = "true";
defparam \my_lvds|blue_even[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y12_N10
cyclone10lp_lcell_comb \my_lvds|Mux3~0 (
// Equation(s):
// \my_lvds|Mux3~0_combout  = (\my_lvds|Mux0~0_combout  & (\my_lvds|blue_even [0])) # (!\my_lvds|Mux0~0_combout  & ((\my_lvds|red [0])))

	.dataa(\my_lvds|Mux0~0_combout ),
	.datab(\my_lvds|blue_even [0]),
	.datac(gnd),
	.datad(\my_lvds|red [0]),
	.cin(gnd),
	.combout(\my_lvds|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|Mux3~0 .lut_mask = 16'hDD88;
defparam \my_lvds|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PSEUDODIFFOUT_X0_Y4_N20
cyclone10lp_pseudo_diff_out \lvds_even_rx[0]~output_pseudo_diff (
	.i(\my_lvds|Mux3~0_combout ),
	.o(\lvds_even_rx[0]~output_pseudo_diff_o ),
	.obar(\lvds_even_rx[0]~output_pseudo_diffoutn ));

// Location: PSEUDODIFFOUT_X36_Y0_N20
cyclone10lp_pseudo_diff_out \lvds_even_rx[1]~output_pseudo_diff (
	.i(\my_lvds|blue_even [0]),
	.o(\lvds_even_rx[1]~output_pseudo_diff_o ),
	.obar(\lvds_even_rx[1]~output_pseudo_diffoutn ));

// Location: LCCOMB_X27_Y12_N4
cyclone10lp_lcell_comb \my_lvds|Mux5~0 (
// Equation(s):
// \my_lvds|Mux5~0_combout  = (\my_lvds|Mux2~1_combout  & (\my_lvds|Mux2~0_combout )) # (!\my_lvds|Mux2~1_combout  & ((\my_lvds|blue_even [0])))

	.dataa(gnd),
	.datab(\my_lvds|Mux2~0_combout ),
	.datac(\my_lvds|Mux2~1_combout ),
	.datad(\my_lvds|blue_even [0]),
	.cin(gnd),
	.combout(\my_lvds|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \my_lvds|Mux5~0 .lut_mask = 16'hCFC0;
defparam \my_lvds|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PSEUDODIFFOUT_X45_Y0_N27
cyclone10lp_pseudo_diff_out \lvds_even_rx[2]~output_pseudo_diff (
	.i(\my_lvds|Mux5~0_combout ),
	.o(\lvds_even_rx[2]~output_pseudo_diff_o ),
	.obar(\lvds_even_rx[2]~output_pseudo_diffoutn ));

// Location: LCCOMB_X21_Y30_N2
cyclone10lp_lcell_comb \sdram_controlleri|addr[4]~0 (
// Equation(s):
// \sdram_controlleri|addr[4]~0_combout  = (!\sdram_controlleri|state [0] & (\sdram_controlleri|state [1] & (\sdram_controlleri|state [3] & \sdram_controlleri|state [2])))

	.dataa(\sdram_controlleri|state [0]),
	.datab(\sdram_controlleri|state [1]),
	.datac(\sdram_controlleri|state [3]),
	.datad(\sdram_controlleri|state [2]),
	.cin(gnd),
	.combout(\sdram_controlleri|addr[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|addr[4]~0 .lut_mask = 16'h4000;
defparam \sdram_controlleri|addr[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y30_N24
cyclone10lp_lcell_comb \sdram_controlleri|addr[4]~1 (
// Equation(s):
// \sdram_controlleri|addr[4]~1_combout  = (!\sdram_controlleri|state [4] & \sdram_controlleri|addr[4]~0_combout )

	.dataa(\sdram_controlleri|state [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\sdram_controlleri|addr[4]~0_combout ),
	.cin(gnd),
	.combout(\sdram_controlleri|addr[4]~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|addr[4]~1 .lut_mask = 16'h5500;
defparam \sdram_controlleri|addr[4]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N18
cyclone10lp_lcell_comb \sdram_controlleri|WideOr12~0 (
// Equation(s):
// \sdram_controlleri|WideOr12~0_combout  = (!\sdram_controlleri|state [1] & ((\sdram_controlleri|state [0] & (\sdram_controlleri|state [4])) # (!\sdram_controlleri|state [0] & (!\sdram_controlleri|state [4] & \sdram_controlleri|state [3]))))

	.dataa(\sdram_controlleri|state [0]),
	.datab(\sdram_controlleri|state [1]),
	.datac(\sdram_controlleri|state [4]),
	.datad(\sdram_controlleri|state [3]),
	.cin(gnd),
	.combout(\sdram_controlleri|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|WideOr12~0 .lut_mask = 16'h2120;
defparam \sdram_controlleri|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N6
cyclone10lp_lcell_comb \sdram_controlleri|command~0 (
// Equation(s):
// \sdram_controlleri|command~0_combout  = (!\sdram_controlleri|state [2] & (\sdram_controlleri|state[3]~4_combout  & \sdram_controlleri|WideOr12~0_combout ))

	.dataa(gnd),
	.datab(\sdram_controlleri|state [2]),
	.datac(\sdram_controlleri|state[3]~4_combout ),
	.datad(\sdram_controlleri|WideOr12~0_combout ),
	.cin(gnd),
	.combout(\sdram_controlleri|command~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|command~0 .lut_mask = 16'h3000;
defparam \sdram_controlleri|command~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N7
dffeas \sdram_controlleri|command[0] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sdram_controlleri|command~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_controlleri|state[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_controlleri|command [0]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_controlleri|command[0] .is_wysiwyg = "true";
defparam \sdram_controlleri|command[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N28
cyclone10lp_lcell_comb \sdram_controlleri|addr[10]~2 (
// Equation(s):
// \sdram_controlleri|addr[10]~2_combout  = (!\sdram_controlleri|state [0] & (\sdram_controlleri|state [1] & (\sdram_controlleri|state [4] & !\sdram_controlleri|state [2])))

	.dataa(\sdram_controlleri|state [0]),
	.datab(\sdram_controlleri|state [1]),
	.datac(\sdram_controlleri|state [4]),
	.datad(\sdram_controlleri|state [2]),
	.cin(gnd),
	.combout(\sdram_controlleri|addr[10]~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|addr[10]~2 .lut_mask = 16'h0040;
defparam \sdram_controlleri|addr[10]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N0
cyclone10lp_lcell_comb \sdram_controlleri|addr[10]~3 (
// Equation(s):
// \sdram_controlleri|addr[10]~3_combout  = (\sdram_controlleri|addr[10]~2_combout ) # ((\sdram_controlleri|command [0] & (!\sdram_controlleri|state [4] & !\sdram_controlleri|addr[4]~0_combout )))

	.dataa(\sdram_controlleri|command [0]),
	.datab(\sdram_controlleri|addr[10]~2_combout ),
	.datac(\sdram_controlleri|state [4]),
	.datad(\sdram_controlleri|addr[4]~0_combout ),
	.cin(gnd),
	.combout(\sdram_controlleri|addr[10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|addr[10]~3 .lut_mask = 16'hCCCE;
defparam \sdram_controlleri|addr[10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N20
cyclone10lp_lcell_comb \sdram_controlleri|WideOr7~0 (
// Equation(s):
// \sdram_controlleri|WideOr7~0_combout  = (\sdram_controlleri|state [1] & (!\sdram_controlleri|state [2] & (\sdram_controlleri|state [0] $ (!\sdram_controlleri|state [3])))) # (!\sdram_controlleri|state [1] & ((\sdram_controlleri|state [2] & 
// (\sdram_controlleri|state [0])) # (!\sdram_controlleri|state [2] & (!\sdram_controlleri|state [0] & \sdram_controlleri|state [3]))))

	.dataa(\sdram_controlleri|state [1]),
	.datab(\sdram_controlleri|state [2]),
	.datac(\sdram_controlleri|state [0]),
	.datad(\sdram_controlleri|state [3]),
	.cin(gnd),
	.combout(\sdram_controlleri|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|WideOr7~0 .lut_mask = 16'h6142;
defparam \sdram_controlleri|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N22
cyclone10lp_lcell_comb \sdram_controlleri|command~1 (
// Equation(s):
// \sdram_controlleri|command~1_combout  = (\sdram_controlleri|Equal6~0_combout  & (((\sdram_controlleri|state [4])) # (!\sdram_controlleri|WideOr7~0_combout ))) # (!\sdram_controlleri|Equal6~0_combout  & (((!\sdram_ctrl_wr_enable~q ))))

	.dataa(\sdram_controlleri|Equal6~0_combout ),
	.datab(\sdram_controlleri|WideOr7~0_combout ),
	.datac(\sdram_ctrl_wr_enable~q ),
	.datad(\sdram_controlleri|state [4]),
	.cin(gnd),
	.combout(\sdram_controlleri|command~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|command~1 .lut_mask = 16'hAF27;
defparam \sdram_controlleri|command~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N0
cyclone10lp_lcell_comb \sdram_controlleri|command[5]~feeder (
// Equation(s):
// \sdram_controlleri|command[5]~feeder_combout  = \sdram_controlleri|command~1_combout 

	.dataa(\sdram_controlleri|command~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\sdram_controlleri|command[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|command[5]~feeder .lut_mask = 16'hAAAA;
defparam \sdram_controlleri|command[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N1
dffeas \sdram_controlleri|command[5] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sdram_controlleri|command[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\button~input_o ),
	.ena(\sdram_controlleri|state[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_controlleri|command [5]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_controlleri|command[5] .is_wysiwyg = "true";
defparam \sdram_controlleri|command[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N4
cyclone10lp_lcell_comb \sdram_controlleri|WideOr9~0 (
// Equation(s):
// \sdram_controlleri|WideOr9~0_combout  = (\sdram_controlleri|state [1]) # ((\sdram_controlleri|state [0] & (\sdram_controlleri|state [4] $ (!\sdram_controlleri|state [2]))) # (!\sdram_controlleri|state [0] & ((\sdram_controlleri|state [4]) # 
// (\sdram_controlleri|state [2]))))

	.dataa(\sdram_controlleri|state [0]),
	.datab(\sdram_controlleri|state [1]),
	.datac(\sdram_controlleri|state [4]),
	.datad(\sdram_controlleri|state [2]),
	.cin(gnd),
	.combout(\sdram_controlleri|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|WideOr9~0 .lut_mask = 16'hFDDE;
defparam \sdram_controlleri|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y30_N12
cyclone10lp_lcell_comb \sdram_controlleri|command~2 (
// Equation(s):
// \sdram_controlleri|command~2_combout  = ((\sdram_controlleri|WideOr9~0_combout ) # (!\sdram_controlleri|state [3])) # (!\button~input_o )

	.dataa(\button~input_o ),
	.datab(\sdram_controlleri|state [3]),
	.datac(gnd),
	.datad(\sdram_controlleri|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\sdram_controlleri|command~2_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|command~2 .lut_mask = 16'hFF77;
defparam \sdram_controlleri|command~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X20_Y30_N13
dffeas \sdram_controlleri|command[3] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sdram_controlleri|command~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_controlleri|state[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_controlleri|command [3]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_controlleri|command[3] .is_wysiwyg = "true";
defparam \sdram_controlleri|command[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N8
cyclone10lp_lcell_comb \sdram_controlleri|WideOr8~1 (
// Equation(s):
// \sdram_controlleri|WideOr8~1_combout  = (\sdram_controlleri|state [1] & (\sdram_controlleri|state [3] & (!\sdram_controlleri|state [4] & !\sdram_controlleri|state [2]))) # (!\sdram_controlleri|state [1] & ((\sdram_controlleri|state [4] $ 
// (\sdram_controlleri|state [2]))))

	.dataa(\sdram_controlleri|state [3]),
	.datab(\sdram_controlleri|state [1]),
	.datac(\sdram_controlleri|state [4]),
	.datad(\sdram_controlleri|state [2]),
	.cin(gnd),
	.combout(\sdram_controlleri|WideOr8~1_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|WideOr8~1 .lut_mask = 16'h0338;
defparam \sdram_controlleri|WideOr8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y30_N26
cyclone10lp_lcell_comb \sdram_controlleri|command~3 (
// Equation(s):
// \sdram_controlleri|command~3_combout  = ((\sdram_controlleri|state [0] & (!\sdram_controlleri|WideOr8~1_combout )) # (!\sdram_controlleri|state [0] & ((!\sdram_controlleri|WideOr8~0_combout )))) # (!\sdram_controlleri|state[3]~4_combout )

	.dataa(\sdram_controlleri|state [0]),
	.datab(\sdram_controlleri|WideOr8~1_combout ),
	.datac(\sdram_controlleri|state[3]~4_combout ),
	.datad(\sdram_controlleri|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\sdram_controlleri|command~3_combout ),
	.cout());
// synopsys translate_off
defparam \sdram_controlleri|command~3 .lut_mask = 16'h2F7F;
defparam \sdram_controlleri|command~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y30_N27
dffeas \sdram_controlleri|command[4] (
	.clk(\myPLL|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\sdram_controlleri|command~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\sdram_controlleri|state[3]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\sdram_controlleri|command [4]),
	.prn(vcc));
// synopsys translate_off
defparam \sdram_controlleri|command[4] .is_wysiwyg = "true";
defparam \sdram_controlleri|command[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N15
cyclone10lp_io_ibuf \DQ[8]~input (
	.i(DQ[8]),
	.ibar(gnd),
	.o(\DQ[8]~input_o ));
// synopsys translate_off
defparam \DQ[8]~input .bus_hold = "false";
defparam \DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y34_N8
cyclone10lp_io_ibuf \DQ[9]~input (
	.i(DQ[9]),
	.ibar(gnd),
	.o(\DQ[9]~input_o ));
// synopsys translate_off
defparam \DQ[9]~input .bus_hold = "false";
defparam \DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y34_N15
cyclone10lp_io_ibuf \DQ[10]~input (
	.i(DQ[10]),
	.ibar(gnd),
	.o(\DQ[10]~input_o ));
// synopsys translate_off
defparam \DQ[10]~input .bus_hold = "false";
defparam \DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y34_N15
cyclone10lp_io_ibuf \DQ[11]~input (
	.i(DQ[11]),
	.ibar(gnd),
	.o(\DQ[11]~input_o ));
// synopsys translate_off
defparam \DQ[11]~input .bus_hold = "false";
defparam \DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N8
cyclone10lp_io_ibuf \DQ[12]~input (
	.i(DQ[12]),
	.ibar(gnd),
	.o(\DQ[12]~input_o ));
// synopsys translate_off
defparam \DQ[12]~input .bus_hold = "false";
defparam \DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y34_N1
cyclone10lp_io_ibuf \DQ[13]~input (
	.i(DQ[13]),
	.ibar(gnd),
	.o(\DQ[13]~input_o ));
// synopsys translate_off
defparam \DQ[13]~input .bus_hold = "false";
defparam \DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N1
cyclone10lp_io_ibuf \DQ[14]~input (
	.i(DQ[14]),
	.ibar(gnd),
	.o(\DQ[14]~input_o ));
// synopsys translate_off
defparam \DQ[14]~input .bus_hold = "false";
defparam \DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X47_Y34_N22
cyclone10lp_io_ibuf \DQ[15]~input (
	.i(DQ[15]),
	.ibar(gnd),
	.o(\DQ[15]~input_o ));
// synopsys translate_off
defparam \DQ[15]~input .bus_hold = "false";
defparam \DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
