// Seed: 3024549742
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  output wand id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_12 = 1;
  assign id_9 = 1;
endmodule
module module_1 (
    input  wor   id_0,
    output tri   id_1
    , id_5,
    output logic id_2,
    output tri1  id_3
);
  logic id_6;
  ;
  initial id_2 <= id_5;
  wire id_7, id_8, id_9;
  wire  id_10;
  logic id_11;
  wire  id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_5,
      id_6,
      id_5,
      id_5,
      id_7,
      id_11,
      id_8,
      id_9
  );
  assign modCall_1.id_9 = 0;
endmodule
