<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ESC FilterWheel Fpga Source: Main.architecture_Main Architecture Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ESC FilterWheel Fpga Source
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('classMain_1_1architecture__Main.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#Components">Components</a> &#124;
<a href="#Constants">Constants</a> &#124;
<a href="#Instantiations">Instantiations</a> &#124;
<a href="#Processes">Processes</a> &#124;
<a href="#Signals">Signals</a>  </div>
  <div class="headertitle"><div class="title">Main.architecture_Main Architecture Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="dynheader">
Collaboration diagram for Main.architecture_Main:</div>
<div class="dyncontent">
<div class="center"><img src="classMain_1_1architecture__Main__coll__graph.png" border="0" usemap="#aMain_8architecture__Main_coll__map" alt="Collaboration graph"/></div>
<map name="aMain_8architecture__Main_coll__map" id="aMain_8architecture__Main_coll__map">
<area shape="rect" title=" " alt="" coords="416,855,591,881"/>
<area shape="rect" title=" " alt="" coords="25,39,188,65"/>
<area shape="poly" title=" " alt="" coords="183,35,236,32,292,36,347,51,372,64,394,82,415,109,432,145,448,188,461,239,481,353,494,477,501,600,505,712,505,855,500,855,499,712,496,601,488,478,475,354,456,240,443,190,428,147,410,112,390,86,369,69,345,56,291,41,236,37,184,40"/>
<area shape="rect" title=" " alt="" coords="67,231,147,257"/>
<area shape="poly" title=" " alt="" coords="161,243,299,253,360,260,393,271,410,291,425,318,449,387,468,472,482,565,499,742,504,855,499,855,493,742,477,566,463,473,444,389,420,320,406,294,391,276,359,266,299,258,160,249"/>
<area shape="rect" title=" " alt="" coords="30,343,183,383"/>
<area shape="poly" title=" " alt="" coords="197,358,312,365,361,374,394,390,407,405,420,426,441,481,459,548,474,621,494,762,504,855,498,855,489,762,469,622,454,549,436,482,415,429,403,409,390,394,359,379,311,370,197,364"/>
<area shape="rect" title=" " alt="" coords="34,505,179,545"/>
<area shape="poly" title=" " alt="" coords="193,522,309,528,359,538,394,552,427,586,453,627,473,670,486,715,501,798,505,855,499,855,496,799,481,717,468,672,449,629,423,590,390,557,358,543,308,534,193,527"/>
<area shape="rect" title=" " alt="" coords="30,653,183,693"/>
<area shape="poly" title=" " alt="" coords="197,672,309,680,359,688,393,700,415,716,435,736,466,779,488,822,500,854,495,856,483,824,461,782,430,739,412,720,391,705,357,693,309,685,197,677"/>
<area shape="rect" title=" " alt="" coords="30,729,183,769"/>
<area shape="poly" title=" " alt="" coords="197,758,308,775,393,795,447,823,488,853,485,857,444,828,391,800,307,780,197,763"/>
<area shape="rect" title=" " alt="" coords="30,793,183,833"/>
<area shape="poly" title=" " alt="" coords="197,823,392,849,416,853,415,858,392,855,196,828"/>
<area shape="rect" title=" " alt="" coords="34,857,179,897"/>
<area shape="poly" title=" " alt="" coords="193,873,416,867,416,873,193,878"/>
<area shape="rect" title=" " alt="" coords="30,921,183,961"/>
<area shape="poly" title=" " alt="" coords="197,926,391,892,452,878,453,883,393,897,198,931"/>
<area shape="rect" title=" " alt="" coords="34,1064,179,1104"/>
<area shape="poly" title=" " alt="" coords="187,1104,236,1113,289,1115,342,1107,367,1099,391,1087,417,1066,438,1041,456,1012,470,981,489,923,498,881,503,882,494,924,475,983,461,1014,443,1044,420,1070,393,1092,369,1104,343,1113,289,1120,235,1118,186,1110"/>
<area shape="rect" title=" " alt="" coords="34,1128,179,1168"/>
<area shape="poly" title=" " alt="" coords="193,1165,242,1170,293,1169,344,1159,368,1149,390,1137,420,1110,444,1077,463,1041,477,1003,493,931,499,881,504,881,498,932,482,1004,468,1043,449,1080,424,1113,394,1141,371,1154,346,1164,294,1174,241,1176,193,1171"/>
<area shape="rect" title=" " alt="" coords="5,1192,208,1232"/>
<area shape="poly" title=" " alt="" coords="190,1232,239,1239,292,1240,344,1230,368,1221,390,1207,427,1172,454,1130,474,1082,487,1033,499,942,500,881,505,881,504,943,492,1034,479,1084,459,1132,431,1176,394,1211,370,1225,345,1235,293,1245,239,1245,189,1237"/>
<area shape="rect" title=" " alt="" coords="21,1256,192,1296"/>
<area shape="poly" title=" " alt="" coords="203,1295,250,1300,300,1297,348,1286,370,1275,390,1262,412,1234,432,1191,449,1137,464,1077,486,960,498,881,503,881,492,961,470,1078,455,1138,437,1193,417,1237,394,1266,373,1280,350,1291,301,1302,250,1305,202,1301"/>
<area shape="rect" title=" " alt="" coords="47,1321,166,1346"/>
<area shape="poly" title=" " alt="" coords="180,1342,240,1348,301,1351,355,1348,376,1343,390,1335,403,1322,416,1302,437,1250,455,1185,470,1113,490,973,498,881,504,881,495,974,475,1113,461,1186,442,1252,420,1305,408,1325,394,1339,378,1348,356,1353,301,1356,239,1353,179,1347"/>
<area shape="rect" title=" " alt="" coords="47,1381,166,1406"/>
<area shape="poly" title=" " alt="" coords="160,1407,213,1418,275,1422,306,1420,336,1414,365,1403,390,1386,405,1370,418,1349,441,1290,459,1217,473,1136,491,981,499,881,504,881,497,982,479,1137,464,1218,446,1291,422,1351,409,1374,394,1390,367,1407,338,1419,307,1425,275,1428,212,1423,159,1412"/>
</map>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<b>Architecture &gt;&gt; </b><a class="el" href="classMain_1_1architecture__Main.html">Main::architecture_Main</a><br />
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Processes" name="Processes"></a>
Processes</h2></td></tr>
 <tr class="memitem:a496c7c1ba2abfa387448702e2d473ddd" id="r_a496c7c1ba2abfa387448702e2d473ddd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a496c7c1ba2abfa387448702e2d473ddd">PROCESS_0</a>&#160;</td><td class="memItemRight" valign="bottom"><b> ( <b><b><a class="el" href="classMain_1_1architecture__Main.html#a62c1f7f9f671ab242e662186b42f2694">MasterReset</a></b> <span class="vhdlchar"> </span></b> , <b><b><a class="el" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a></b> <span class="vhdlchar"> </span></b> )</b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Components" name="Components"></a>
Components</h2></td></tr>
 <tr class="memitem:a53aa0425d6b8ebc7107097476ca1bae1" id="r_a53aa0425d6b8ebc7107097476ca1bae1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a53aa0425d6b8ebc7107097476ca1bae1">IBufP1Ports</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classIBufP1Ports.html">&lt;Entity IBufP1Ports&gt; </a></em></td></tr>
<tr class="memitem:a9108c76bb53920829c1ccca6fce060bb" id="r_a9108c76bb53920829c1ccca6fce060bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a9108c76bb53920829c1ccca6fce060bb">IOBufP1Ports</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  </td></tr>
<tr class="memitem:ad60196fb461e8a9b57fe678f31b93b1e" id="r_ad60196fb461e8a9b57fe678f31b93b1e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ad60196fb461e8a9b57fe678f31b93b1e">IBufP2Ports</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classIBufP2Ports.html">&lt;Entity IBufP2Ports&gt; </a></em></td></tr>
<tr class="memitem:ae4b7dde23bdeed7dae7920dea5ef5171" id="r_ae4b7dde23bdeed7dae7920dea5ef5171"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ae4b7dde23bdeed7dae7920dea5ef5171">IOBufP2Ports</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classIOBufP2Ports.html">&lt;Entity IOBufP2Ports&gt; </a></em></td></tr>
<tr class="memitem:a5e7cef3018c283489263b21ab43ad168" id="r_a5e7cef3018c283489263b21ab43ad168"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a5e7cef3018c283489263b21ab43ad168">IBufP3Ports</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classIBufP3Ports.html">&lt;Entity IBufP3Ports&gt; </a></em></td></tr>
<tr class="memitem:a50e86b5f71af2939a376035dcc37a26b" id="r_a50e86b5f71af2939a376035dcc37a26b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a50e86b5f71af2939a376035dcc37a26b">IOBufP3Ports</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classIOBufP3Ports.html">&lt;Entity IOBufP3Ports&gt; </a></em></td></tr>
<tr class="memitem:a40230d1eabbeb02dc89dc66911451995" id="r_a40230d1eabbeb02dc89dc66911451995"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a40230d1eabbeb02dc89dc66911451995">ClockDividerPorts</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classClockDividerPorts.html">&lt;Entity ClockDividerPorts&gt; </a></em></td></tr>
<tr class="memitem:a64bbe1c9e8f2ac65c64113bc1d23bfcf" id="r_a64bbe1c9e8f2ac65c64113bc1d23bfcf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a64bbe1c9e8f2ac65c64113bc1d23bfcf">VariableClockDividerPorts</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classVariableClockDividerPorts.html">&lt;Entity VariableClockDividerPorts&gt; </a></em></td></tr>
<tr class="memitem:a343724c61e2b30a526da5ee74298b759" id="r_a343724c61e2b30a526da5ee74298b759"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a343724c61e2b30a526da5ee74298b759">OneShotPorts</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classOneShotPorts.html">&lt;Entity OneShotPorts&gt; </a></em></td></tr>
<tr class="memitem:a67c74a3db0bd4faf026aaa5509e0ae6e" id="r_a67c74a3db0bd4faf026aaa5509e0ae6e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a67c74a3db0bd4faf026aaa5509e0ae6e">BuildNumberPorts</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classBuildNumberPorts.html">&lt;Entity BuildNumberPorts&gt; </a></em></td></tr>
<tr class="memitem:a934ca523b0c7d109c22694c07123d83b" id="r_a934ca523b0c7d109c22694c07123d83b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a934ca523b0c7d109c22694c07123d83b">ClockMultiplierPorts</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  </td></tr>
<tr class="memitem:a2d17542406a05345c24cb450eead7727" id="r_a2d17542406a05345c24cb450eead7727"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a2d17542406a05345c24cb450eead7727">SpiDacPorts</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classSpiDacPorts.html">&lt;Entity SpiDacPorts&gt; </a></em></td></tr>
<tr class="memitem:a4b5d73895a77f8631e02231dedc0902a" id="r_a4b5d73895a77f8631e02231dedc0902a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a4b5d73895a77f8631e02231dedc0902a">PPSCountPorts</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classPPSCountPorts.html">&lt;Entity PPSCountPorts&gt; </a></em></td></tr>
<tr class="memitem:ae483d476a623c9db2efa82b34f05af31" id="r_ae483d476a623c9db2efa82b34f05af31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ae483d476a623c9db2efa82b34f05af31">RtcCounterPorts</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classRtcCounterPorts.html">&lt;Entity RtcCounterPorts&gt; </a></em></td></tr>
<tr class="memitem:a576cc2b7670fbb1753a2eb96fe3c0d1d" id="r_a576cc2b7670fbb1753a2eb96fe3c0d1d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a576cc2b7670fbb1753a2eb96fe3c0d1d">fifo</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classfifo.html">&lt;Entity fifo&gt; </a></em></td></tr>
<tr class="memitem:a9f240fb3d10a9da4a3e76a11c0388017" id="r_a9f240fb3d10a9da4a3e76a11c0388017"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a9f240fb3d10a9da4a3e76a11c0388017">UartRxRaw</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classUartRxRaw.html">&lt;Entity UartRxRaw&gt; </a></em></td></tr>
<tr class="memitem:a3166c5e8c58f07a068d12545b4bc5869" id="r_a3166c5e8c58f07a068d12545b4bc5869"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a3166c5e8c58f07a068d12545b4bc5869">UartRx</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classUartRx.html">&lt;Entity UartRx&gt; </a></em></td></tr>
<tr class="memitem:afb4ca23fc0f5acb28d23ca3962b828a4" id="r_afb4ca23fc0f5acb28d23ca3962b828a4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#afb4ca23fc0f5acb28d23ca3962b828a4">UartRxFifo</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  </td></tr>
<tr class="memitem:a08c4ef02d0aebe01b2bcc29f53c9c2a2" id="r_a08c4ef02d0aebe01b2bcc29f53c9c2a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a08c4ef02d0aebe01b2bcc29f53c9c2a2">UartRxFifoExtClk</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classUartRxFifoExtClk.html">&lt;Entity UartRxFifoExtClk&gt; </a></em></td></tr>
<tr class="memitem:a3927035371179c0e400b8bb5c9d76920" id="r_a3927035371179c0e400b8bb5c9d76920"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a3927035371179c0e400b8bb5c9d76920">UartRxMultiFifo</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  </td></tr>
<tr class="memitem:a5d75db2f7ea25396e0ec43cd176c0724" id="r_a5d75db2f7ea25396e0ec43cd176c0724"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a5d75db2f7ea25396e0ec43cd176c0724">UartTx</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classUartTx.html">&lt;Entity UartTx&gt; </a></em></td></tr>
<tr class="memitem:a8e29b1b66d07010740bf5bb0af907caa" id="r_a8e29b1b66d07010740bf5bb0af907caa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a8e29b1b66d07010740bf5bb0af907caa">UartTxFifo</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classUartTxFifo.html">&lt;Entity UartTxFifo&gt; </a></em></td></tr>
<tr class="memitem:a643910c07e2bd2dba243e9d10074110d" id="r_a643910c07e2bd2dba243e9d10074110d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a643910c07e2bd2dba243e9d10074110d">UartTxFifoExtClk</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classUartTxFifoExtClk.html">&lt;Entity UartTxFifoExtClk&gt; </a></em></td></tr>
<tr class="memitem:a96c5e3da48a239c673abf5bf22d67c2e" id="r_a96c5e3da48a239c673abf5bf22d67c2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a96c5e3da48a239c673abf5bf22d67c2e">SRamSlaveBusPorts</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  </td></tr>
<tr class="memitem:ae698750a4b13ac0ea0ec188983e8c618" id="r_ae698750a4b13ac0ea0ec188983e8c618"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ae698750a4b13ac0ea0ec188983e8c618">SpiRegistersPorts</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  </td></tr>
<tr class="memitem:a110d6f97255016ea3c3844987d4b86f9" id="r_a110d6f97255016ea3c3844987d4b86f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a110d6f97255016ea3c3844987d4b86f9">RegisterSpacePorts</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classRegisterSpacePorts.html">&lt;Entity RegisterSpacePorts&gt; </a></em></td></tr>
<tr class="memitem:adf25041b681d9439b5a69cf6abe1d976" id="r_adf25041b681d9439b5a69cf6abe1d976"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#adf25041b681d9439b5a69cf6abe1d976">SpiDeviceDualPorts</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classSpiDeviceDualPorts.html">&lt;Entity SpiDeviceDualPorts&gt; </a></em></td></tr>
<tr class="memitem:acc0c135c9bbb0394687cba7664ad3a20" id="r_acc0c135c9bbb0394687cba7664ad3a20"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#acc0c135c9bbb0394687cba7664ad3a20">gated_fifo</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classgated__fifo.html">&lt;Entity gated_fifo&gt; </a></em></td></tr>
<tr class="memitem:a75e9ff3b76b00f4b87755a5722d5345b" id="r_a75e9ff3b76b00f4b87755a5722d5345b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a75e9ff3b76b00f4b87755a5722d5345b">SpiMasterPorts</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classSpiMasterPorts.html">&lt;Entity SpiMasterPorts&gt; </a></em></td></tr>
<tr class="memitem:ad3dbbf33836d7e3f8a19eef91e4308d7" id="r_ad3dbbf33836d7e3f8a19eef91e4308d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ad3dbbf33836d7e3f8a19eef91e4308d7">Ltc2378AccumQuadPorts</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classLtc2378AccumQuadPorts.html">&lt;Entity Ltc2378AccumQuadPorts&gt; </a></em></td></tr>
<tr class="memitem:a238a532bd5a4a34d3f1bb71796351250" id="r_a238a532bd5a4a34d3f1bb71796351250"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a238a532bd5a4a34d3f1bb71796351250">SpiDacQuadPorts</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classSpiDacQuadPorts.html">&lt;Entity SpiDacQuadPorts&gt; </a></em></td></tr>
<tr class="memitem:a5b3df86019bc4386cacf8e328d6daa6d" id="r_a5b3df86019bc4386cacf8e328d6daa6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a5b3df86019bc4386cacf8e328d6daa6d">SpiExtBusAddrTxPorts</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classSpiExtBusAddrTxPorts.html">&lt;Entity SpiExtBusAddrTxPorts&gt; </a></em></td></tr>
<tr class="memitem:aeeff08a10dda3696733d1407a7fae0f2" id="r_aeeff08a10dda3696733d1407a7fae0f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#aeeff08a10dda3696733d1407a7fae0f2">SpiExtBusPorts</a>&#160;</td><td class="memItemRight" valign="bottom">  <b></b>  <em><a class="el" href="classSpiExtBusPorts.html">&lt;Entity SpiExtBusPorts&gt; </a></em></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Constants" name="Constants"></a>
Constants</h2></td></tr>
 <tr class="memitem:aa2c30a528b55e3d6f1f98122d3f3db54" id="r_aa2c30a528b55e3d6f1f98122d3f3db54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#aa2c30a528b55e3d6f1f98122d3f3db54">BoardMasterClockFreq</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">102000000</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa82b1927909083aeb690b0d21c215ddd" id="r_aa82b1927909083aeb690b0d21c215ddd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#aa82b1927909083aeb690b0d21c215ddd">BoardUartClockFreq</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">102000000</span> <span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a27828e2b97329715b7b7982ada9ba7bd" id="r_a27828e2b97329715b7b7982ada9ba7bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a27828e2b97329715b7b7982ada9ba7bd">nCsEnabled</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a44b5ade8b1ad8bbbc0bfaec2b4a357cc" id="r_a44b5ade8b1ad8bbbc0bfaec2b4a357cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a44b5ade8b1ad8bbbc0bfaec2b4a357cc">nCsNotEnabled</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7023f333307fae3807606215f54ac552" id="r_a7023f333307fae3807606215f54ac552"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a7023f333307fae3807606215f54ac552">JumperNotInserted</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1f1c0149a68a4cb907103772585b0275" id="r_a1f1c0149a68a4cb907103772585b0275"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a1f1c0149a68a4cb907103772585b0275">JumperInserted</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Signals" name="Signals"></a>
Signals</h2></td></tr>
 <tr class="memitem:a3d32b041fc77188c1e90c634422f4355" id="r_a3d32b041fc77188c1e90c634422f4355"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aadc57dc79f99705f782b1fccc9fc78a9" id="r_aadc57dc79f99705f782b1fccc9fc78a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#aadc57dc79f99705f782b1fccc9fc78a9">UartClk</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a62c1f7f9f671ab242e662186b42f2694" id="r_a62c1f7f9f671ab242e662186b42f2694"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a62c1f7f9f671ab242e662186b42f2694">MasterReset</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a40289b9927eedbea8d5a960b5c0c6446" id="r_a40289b9927eedbea8d5a960b5c0c6446"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a40289b9927eedbea8d5a960b5c0c6446">SerialNumber</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:addb9cb7f6022d7a12e2297bf0eb54203" id="r_addb9cb7f6022d7a12e2297bf0eb54203"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#addb9cb7f6022d7a12e2297bf0eb54203">BuildNumber</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a89244c9c042f1940e69d63c92257f9e5" id="r_a89244c9c042f1940e69d63c92257f9e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a89244c9c042f1940e69d63c92257f9e5">RamBusLatch_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a18daa4f72de1bf1c5b354fb3e2e24230" id="r_a18daa4f72de1bf1c5b354fb3e2e24230"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a18daa4f72de1bf1c5b354fb3e2e24230">RamBusCE_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a88fab6884378c8652683e487dc94407b" id="r_a88fab6884378c8652683e487dc94407b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a88fab6884378c8652683e487dc94407b">RamBusWrnRd_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab93a8126e5d6e7bed364efdad7127656" id="r_ab93a8126e5d6e7bed364efdad7127656"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ab93a8126e5d6e7bed364efdad7127656">RamBusAddress_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4c7ca116cc9942da9779895111f39526" id="r_a4c7ca116cc9942da9779895111f39526"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a4c7ca116cc9942da9779895111f39526">RamDataOut</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8404172e0bd8c012634273f710999988" id="r_a8404172e0bd8c012634273f710999988"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a8404172e0bd8c012634273f710999988">RamDataIn</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4bae1ebcf91d13ac99523d3cf9787d6d" id="r_a4bae1ebcf91d13ac99523d3cf9787d6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a4bae1ebcf91d13ac99523d3cf9787d6d">RamBusAck_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab834e3542e9ea8f125e5aaee857e20b2" id="r_ab834e3542e9ea8f125e5aaee857e20b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ab834e3542e9ea8f125e5aaee857e20b2">DataToWrite</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2748e4cd8122f7c60db8430a161b3f96" id="r_a2748e4cd8122f7c60db8430a161b3f96"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a2748e4cd8122f7c60db8430a161b3f96">WriteReq</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a497c211727b737db4387aac78bd46609" id="r_a497c211727b737db4387aac78bd46609"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a497c211727b737db4387aac78bd46609">WriteAck</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a75d876847b9fe9e19f0e2d2624048a42" id="r_a75d876847b9fe9e19f0e2d2624048a42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a75d876847b9fe9e19f0e2d2624048a42">DataFromRead</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a91bac08c1229a282bddf84e408b5e8e0" id="r_a91bac08c1229a282bddf84e408b5e8e0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a91bac08c1229a282bddf84e408b5e8e0">ReadReq</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad23e0399c263048d5a32fd46ab621323" id="r_ad23e0399c263048d5a32fd46ab621323"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ad23e0399c263048d5a32fd46ab621323">ReadAck</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aaa23dbe608f33477242f8e8d79987d4f" id="r_aaa23dbe608f33477242f8e8d79987d4f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#aaa23dbe608f33477242f8e8d79987d4f">DacSelectMaxti</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1f13eb0a34ff678edb508ea4656b4190" id="r_a1f13eb0a34ff678edb508ea4656b4190"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a1f13eb0a34ff678edb508ea4656b4190">nCsDacA_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a18ab5a5e77b6148de1a0d8bf8983399f" id="r_a18ab5a5e77b6148de1a0d8bf8983399f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a18ab5a5e77b6148de1a0d8bf8983399f">nCsDacB_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a909179585584afdfcecb7eab10a41b35" id="r_a909179585584afdfcecb7eab10a41b35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a909179585584afdfcecb7eab10a41b35">nCsDacC_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a60c98d9b86e2d58c822a418e25ab4fee" id="r_a60c98d9b86e2d58c822a418e25ab4fee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a60c98d9b86e2d58c822a418e25ab4fee">nCsDacD_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5760b71b439114772e15320a276e576c" id="r_a5760b71b439114772e15320a276e576c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a5760b71b439114772e15320a276e576c">SckDacs_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2c3fabbd5d38a932668550ef0c431ce5" id="r_a2c3fabbd5d38a932668550ef0c431ce5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a2c3fabbd5d38a932668550ef0c431ce5">MosiDacA_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac880723be0541998d442ef4389878780" id="r_ac880723be0541998d442ef4389878780"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ac880723be0541998d442ef4389878780">MosiDacB_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9bdf5bafa8b308e02e6ba0b0ffa9de74" id="r_a9bdf5bafa8b308e02e6ba0b0ffa9de74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a9bdf5bafa8b308e02e6ba0b0ffa9de74">MosiDacC_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:adf0cb14f12ad7738ea2e9d426018bb7d" id="r_adf0cb14f12ad7738ea2e9d426018bb7d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#adf0cb14f12ad7738ea2e9d426018bb7d">MosiDacD_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a64f078941e8ae4cce9b208ca76e32193" id="r_a64f078941e8ae4cce9b208ca76e32193"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a64f078941e8ae4cce9b208ca76e32193">MisoDacA_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a999c4b20ac3219cd56af1573668a9e9a" id="r_a999c4b20ac3219cd56af1573668a9e9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a999c4b20ac3219cd56af1573668a9e9a">MisoDacB_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac9a18f446f95cc58cbfc1922b351d084" id="r_ac9a18f446f95cc58cbfc1922b351d084"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ac9a18f446f95cc58cbfc1922b351d084">MisoDacC_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a623a16405ee5838b049d428590c0ab36" id="r_a623a16405ee5838b049d428590c0ab36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a623a16405ee5838b049d428590c0ab36">MisoDacD_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae71dffef42d56be897a13f2e251b903a" id="r_ae71dffef42d56be897a13f2e251b903a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ae71dffef42d56be897a13f2e251b903a">DacASetpoint</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a300555c589bd27a71d6fec081ccd458b" id="r_a300555c589bd27a71d6fec081ccd458b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a300555c589bd27a71d6fec081ccd458b">DacBSetpoint</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1b5ebcc5a0192209366c360fe927d025" id="r_a1b5ebcc5a0192209366c360fe927d025"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a1b5ebcc5a0192209366c360fe927d025">DacCSetpoint</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afe82a4101ab4449c7ad664e7f0005d92" id="r_afe82a4101ab4449c7ad664e7f0005d92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#afe82a4101ab4449c7ad664e7f0005d92">DacDSetpoint</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5f5f4af1909467dff3b29d11077127c2" id="r_a5f5f4af1909467dff3b29d11077127c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a5f5f4af1909467dff3b29d11077127c2">WriteDacs</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7456837baeb26dd820561ef2576a6a58" id="r_a7456837baeb26dd820561ef2576a6a58"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a7456837baeb26dd820561ef2576a6a58">DacAReadback</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab3e73f8ed94e501fc1d4c8e40f7b9a88" id="r_ab3e73f8ed94e501fc1d4c8e40f7b9a88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ab3e73f8ed94e501fc1d4c8e40f7b9a88">DacBReadback</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6cf88fbed3d4194ec72a8b8f18f808ac" id="r_a6cf88fbed3d4194ec72a8b8f18f808ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a6cf88fbed3d4194ec72a8b8f18f808ac">DacCReadback</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af7a8fb3b197a87ea27af619ba0b71a6f" id="r_af7a8fb3b197a87ea27af619ba0b71a6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#af7a8fb3b197a87ea27af619ba0b71a6f">DacDReadback</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a421e5da9974c48e59e3a21051ad0623b" id="r_a421e5da9974c48e59e3a21051ad0623b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a421e5da9974c48e59e3a21051ad0623b">nLDacs_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af9f028969ef43c5f1765aed219e29672" id="r_af9f028969ef43c5f1765aed219e29672"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#af9f028969ef43c5f1765aed219e29672">DacTransferComplete</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a08752966acd8d4149c8923d8b85d7a8b" id="r_a08752966acd8d4149c8923d8b85d7a8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a08752966acd8d4149c8923d8b85d7a8b">TrigAdcs_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa52d9100ecf0c69d150ef67e512cac6c" id="r_aa52d9100ecf0c69d150ef67e512cac6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#aa52d9100ecf0c69d150ef67e512cac6c">nDrdyAdcA_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae4e60d362083b6963c5b771082ae0700" id="r_ae4e60d362083b6963c5b771082ae0700"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ae4e60d362083b6963c5b771082ae0700">nDrdyAdcB_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aee74a77f6d082736cec830ec2eb60274" id="r_aee74a77f6d082736cec830ec2eb60274"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#aee74a77f6d082736cec830ec2eb60274">nDrdyAdcC_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afd6ae47164202db7ed9812414f68a206" id="r_afd6ae47164202db7ed9812414f68a206"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#afd6ae47164202db7ed9812414f68a206">nDrdyAdcD_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a759d386730cd000408e736528ed1c32f" id="r_a759d386730cd000408e736528ed1c32f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a759d386730cd000408e736528ed1c32f">SckAdcs_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a652e630d26b6f7944d1135f75a16921e" id="r_a652e630d26b6f7944d1135f75a16921e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a652e630d26b6f7944d1135f75a16921e">MisoAdcA_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2e304d08f1935b06b847a531e4433af1" id="r_a2e304d08f1935b06b847a531e4433af1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a2e304d08f1935b06b847a531e4433af1">MisoAdcB_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a27971e741921aacd11e67e4cd980409d" id="r_a27971e741921aacd11e67e4cd980409d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a27971e741921aacd11e67e4cd980409d">MisoAdcC_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3113cd86621386e1e4406ce4a02ecbab" id="r_a3113cd86621386e1e4406ce4a02ecbab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a3113cd86621386e1e4406ce4a02ecbab">MisoAdcD_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a988df310ad714b8d633a4c31b638b133" id="r_a988df310ad714b8d633a4c31b638b133"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a988df310ad714b8d633a4c31b638b133">nCsAdcA_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac6b82732ae7bf1242bcae7029e3bdef5" id="r_ac6b82732ae7bf1242bcae7029e3bdef5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ac6b82732ae7bf1242bcae7029e3bdef5">nCsAdcB_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a159a0b221dba75f3c84ce3114d0c7839" id="r_a159a0b221dba75f3c84ce3114d0c7839"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a159a0b221dba75f3c84ce3114d0c7839">nCsAdcC_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a73429561ba04e705e5046d7015045cab" id="r_a73429561ba04e705e5046d7015045cab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a73429561ba04e705e5046d7015045cab">nCsAdcD_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2258199886e6ffc8c429acd72e798885" id="r_a2258199886e6ffc8c429acd72e798885"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a2258199886e6ffc8c429acd72e798885">ReadAdcSample</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a05f714faad3c73fd963b177afd02c29b" id="r_a05f714faad3c73fd963b177afd02c29b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a05f714faad3c73fd963b177afd02c29b">AdcSampleToReadA</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">47</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9771c64805ddcf1bd637a4b01ac19895" id="r_a9771c64805ddcf1bd637a4b01ac19895"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a9771c64805ddcf1bd637a4b01ac19895">AdcSampleToReadB</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">47</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a77e87bf57c36184a0ccc62691d559eb5" id="r_a77e87bf57c36184a0ccc62691d559eb5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a77e87bf57c36184a0ccc62691d559eb5">AdcSampleToReadC</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">47</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad5c5257c1f5c227dc4261e09a2a03c08" id="r_ad5c5257c1f5c227dc4261e09a2a03c08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ad5c5257c1f5c227dc4261e09a2a03c08">AdcSampleToReadD</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">47</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aefc1886552b9991dbda7385faf19a7de" id="r_aefc1886552b9991dbda7385faf19a7de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#aefc1886552b9991dbda7385faf19a7de">AdcSampleNumAccums</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af24144707c16d24996848eac89d78226" id="r_af24144707c16d24996848eac89d78226"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#af24144707c16d24996848eac89d78226">ChopperMuxPos_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3b40936433b54fc3d0d0c0e2f3142efe" id="r_a3b40936433b54fc3d0d0c0e2f3142efe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a3b40936433b54fc3d0d0c0e2f3142efe">ChopperMuxNeg_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a56a3d8e922aadde518ec662c41bedb70" id="r_a56a3d8e922aadde518ec662c41bedb70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a56a3d8e922aadde518ec662c41bedb70">nDrdyMonitorAdc0_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a5040b3cb639b97ee302adfbba2bc5e31" id="r_a5040b3cb639b97ee302adfbba2bc5e31"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a5040b3cb639b97ee302adfbba2bc5e31">nDrdyMonitorAdc1_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4beb5fc5d28c4fad594ab3adfdaf8b4b" id="r_a4beb5fc5d28c4fad594ab3adfdaf8b4b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a4beb5fc5d28c4fad594ab3adfdaf8b4b">nCsMonitorAdc_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6619aa6427a03d9e647528a3b39a77bb" id="r_a6619aa6427a03d9e647528a3b39a77bb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a6619aa6427a03d9e647528a3b39a77bb">SckMonitorAdc_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3baa5ea00ba98ad25a6ad7b2dced7a99" id="r_a3baa5ea00ba98ad25a6ad7b2dced7a99"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a3baa5ea00ba98ad25a6ad7b2dced7a99">MosiMonitorAdc_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a775e3f6e7a1902d17ed9b62a47221e29" id="r_a775e3f6e7a1902d17ed9b62a47221e29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a775e3f6e7a1902d17ed9b62a47221e29">MisoMonitorAdc0_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac674532dc1f1b906b078057906b46082" id="r_ac674532dc1f1b906b078057906b46082"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ac674532dc1f1b906b078057906b46082">MisoMonitorAdc1_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af8c1baab4795fe9bc8ecc8fc8aa5dff1" id="r_af8c1baab4795fe9bc8ecc8fc8aa5dff1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#af8c1baab4795fe9bc8ecc8fc8aa5dff1">MonitorAdcChannel</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a44c1b498ffe5ee4db2524a89c5a61f21" id="r_a44c1b498ffe5ee4db2524a89c5a61f21"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a44c1b498ffe5ee4db2524a89c5a61f21">MonitorAdcReadSample</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afc61ec525ce246941cd38efb826c9bea" id="r_afc61ec525ce246941cd38efb826c9bea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#afc61ec525ce246941cd38efb826c9bea">MonitorAdcSample</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">63</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae00669deae647a19dc6c51d4b14e623d" id="r_ae00669deae647a19dc6c51d4b14e623d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ae00669deae647a19dc6c51d4b14e623d">MonitorAdcReset</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:adfdabcdbf0d586965eb5ac8d23209706" id="r_adfdabcdbf0d586965eb5ac8d23209706"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#adfdabcdbf0d586965eb5ac8d23209706">MonitorAdcReset_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0b9e1f3e91c751e1b0ca2c73d457ecc6" id="r_a0b9e1f3e91c751e1b0ca2c73d457ecc6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a0b9e1f3e91c751e1b0ca2c73d457ecc6">MonitorAdcSpiDataIn</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1c8c569cc5ee67615a5e28f3ee03ba8f" id="r_a1c8c569cc5ee67615a5e28f3ee03ba8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a1c8c569cc5ee67615a5e28f3ee03ba8f">MonitorAdcSpiDataOut0</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8c174b80fed280633102c8972786a11f" id="r_a8c174b80fed280633102c8972786a11f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a8c174b80fed280633102c8972786a11f">MonitorAdcSpiDataOut1</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab34c342b82b713cf89cf919ce23c9a2e" id="r_ab34c342b82b713cf89cf919ce23c9a2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ab34c342b82b713cf89cf919ce23c9a2e">MonitorAdcSpiXferStart</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:adb50c366f7024b61832d074a6683f4da" id="r_adb50c366f7024b61832d074a6683f4da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#adb50c366f7024b61832d074a6683f4da">MonitorAdcSpiXferDone</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a572dc186ea6b1bc1f1f40ad487d37795" id="r_a572dc186ea6b1bc1f1f40ad487d37795"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a572dc186ea6b1bc1f1f40ad487d37795">MonitorAdcSpiFrameEnable</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a581bbb883232404164b54fcd8392bff0" id="r_a581bbb883232404164b54fcd8392bff0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a581bbb883232404164b54fcd8392bff0">Uart0FifoReset</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad171d4689893058a948afadb7f558967" id="r_ad171d4689893058a948afadb7f558967"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ad171d4689893058a948afadb7f558967">Uart0FifoReset_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a52fea4ed1dc7950a260254b048ed4418" id="r_a52fea4ed1dc7950a260254b048ed4418"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a52fea4ed1dc7950a260254b048ed4418">ReadUart0</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab366594018b076ed1a9bdb680a24dd0a" id="r_ab366594018b076ed1a9bdb680a24dd0a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ab366594018b076ed1a9bdb680a24dd0a">Uart0RxFifoFull</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae18c0335de5659dcb7fbd6c941f8794f" id="r_ae18c0335de5659dcb7fbd6c941f8794f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ae18c0335de5659dcb7fbd6c941f8794f">Uart0RxFifoEmpty</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9ede147a37709b2bdb5113612f2ab55e" id="r_a9ede147a37709b2bdb5113612f2ab55e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a9ede147a37709b2bdb5113612f2ab55e">Uart0RxFifoReadAck</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a54ca8813b99194b0446d864b47ae844f" id="r_a54ca8813b99194b0446d864b47ae844f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a54ca8813b99194b0446d864b47ae844f">Uart0RxFifoData</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae278a7d3608a0e87746b151ad667806d" id="r_ae278a7d3608a0e87746b151ad667806d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ae278a7d3608a0e87746b151ad667806d">Uart0RxFifoCount</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a677d33016bf52e475951c1c77a7ebb6b" id="r_a677d33016bf52e475951c1c77a7ebb6b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a677d33016bf52e475951c1c77a7ebb6b">WriteUart0</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a52fed9f58ac81fa5b132cecb8b75232b" id="r_a52fed9f58ac81fa5b132cecb8b75232b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a52fed9f58ac81fa5b132cecb8b75232b">Uart0TxFifoFull</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aba98e523319a7b9fbc1d2f814e19daf2" id="r_aba98e523319a7b9fbc1d2f814e19daf2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#aba98e523319a7b9fbc1d2f814e19daf2">Uart0TxFifoEmpty</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af04532d21919601096a8b7e8c2bb9021" id="r_af04532d21919601096a8b7e8c2bb9021"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#af04532d21919601096a8b7e8c2bb9021">Uart0TxFifoData</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a099b30b6fa4bad5bbe839a434e5351eb" id="r_a099b30b6fa4bad5bbe839a434e5351eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a099b30b6fa4bad5bbe839a434e5351eb">Uart0TxFifoCount</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:adb71ad80d8374eb20b7f24fd298c5729" id="r_adb71ad80d8374eb20b7f24fd298c5729"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#adb71ad80d8374eb20b7f24fd298c5729">Uart0ClkDivider</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a95737d0e491f9a1f55a921efd14693a8" id="r_a95737d0e491f9a1f55a921efd14693a8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a95737d0e491f9a1f55a921efd14693a8">UartClk0</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a67ea097e57c66c2b1af0a9c0ea82d4ed" id="r_a67ea097e57c66c2b1af0a9c0ea82d4ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a67ea097e57c66c2b1af0a9c0ea82d4ed">UartTxClk0</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae28e4e9566f5b265350e741476da82df" id="r_ae28e4e9566f5b265350e741476da82df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ae28e4e9566f5b265350e741476da82df">Txd0_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae4baefa988d9cfdced89afda8556aee0" id="r_ae4baefa988d9cfdced89afda8556aee0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ae4baefa988d9cfdced89afda8556aee0">Rxd0_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7cfa761ba4e7ae3c27fcb38174cf67c1" id="r_a7cfa761ba4e7ae3c27fcb38174cf67c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a7cfa761ba4e7ae3c27fcb38174cf67c1">UartRx0Dbg</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6cabd0ab0efb446f526815d40f56e9fb" id="r_a6cabd0ab0efb446f526815d40f56e9fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a6cabd0ab0efb446f526815d40f56e9fb">Uart1FifoReset</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa865f2bb3c1b19d57c625859c879f7c3" id="r_aa865f2bb3c1b19d57c625859c879f7c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#aa865f2bb3c1b19d57c625859c879f7c3">Uart1FifoReset_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a48f59cb48db408cf9d4b9dd3a46e6fae" id="r_a48f59cb48db408cf9d4b9dd3a46e6fae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a48f59cb48db408cf9d4b9dd3a46e6fae">ReadUart1</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab49270e4f6e838002bdc1ac6656cafaa" id="r_ab49270e4f6e838002bdc1ac6656cafaa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ab49270e4f6e838002bdc1ac6656cafaa">Uart1RxFifoFull</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a393772ea55197f11716b7daabea2538e" id="r_a393772ea55197f11716b7daabea2538e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a393772ea55197f11716b7daabea2538e">Uart1RxFifoEmpty</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2b05ad34583f2c6a6212d590c044f5e5" id="r_a2b05ad34583f2c6a6212d590c044f5e5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a2b05ad34583f2c6a6212d590c044f5e5">Uart1RxFifoReadAck</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4b6561aebcce5a80deff61f43713d6d7" id="r_a4b6561aebcce5a80deff61f43713d6d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a4b6561aebcce5a80deff61f43713d6d7">Uart1RxFifoData</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:add50188d3612acbb2594e6f2721b8a79" id="r_add50188d3612acbb2594e6f2721b8a79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#add50188d3612acbb2594e6f2721b8a79">Uart1RxFifoCount</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9139bb126ecbd5138419df0ad2a7deda" id="r_a9139bb126ecbd5138419df0ad2a7deda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a9139bb126ecbd5138419df0ad2a7deda">WriteUart1</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a75bc10a86631d3ffa80d6ee97e339452" id="r_a75bc10a86631d3ffa80d6ee97e339452"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a75bc10a86631d3ffa80d6ee97e339452">Uart1TxFifoFull</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad4203a0b3ca74d19489dca2975b1d2f7" id="r_ad4203a0b3ca74d19489dca2975b1d2f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ad4203a0b3ca74d19489dca2975b1d2f7">Uart1TxFifoEmpty</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6c68c8d59af8c87f706cd8d07221c625" id="r_a6c68c8d59af8c87f706cd8d07221c625"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a6c68c8d59af8c87f706cd8d07221c625">Uart1TxFifoData</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab850bc60182593aa6ff3bda6e486a297" id="r_ab850bc60182593aa6ff3bda6e486a297"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ab850bc60182593aa6ff3bda6e486a297">Uart1TxFifoCount</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a19d983e04fb7593bc4cebc6768488776" id="r_a19d983e04fb7593bc4cebc6768488776"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a19d983e04fb7593bc4cebc6768488776">Uart1ClkDivider</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad97e80dc63499867e3cc8468d216a794" id="r_ad97e80dc63499867e3cc8468d216a794"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ad97e80dc63499867e3cc8468d216a794">UartClk1</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a302fc96f2e01a31395de1a12ebd1783b" id="r_a302fc96f2e01a31395de1a12ebd1783b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a302fc96f2e01a31395de1a12ebd1783b">UartTxClk1</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2de7be14df85ff1fd29235d08853da55" id="r_a2de7be14df85ff1fd29235d08853da55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a2de7be14df85ff1fd29235d08853da55">Txd1_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a962853a205a161be34721f6795122286" id="r_a962853a205a161be34721f6795122286"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a962853a205a161be34721f6795122286">Rxd1_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae4d487f6b6ef8c4c779699e965631294" id="r_ae4d487f6b6ef8c4c779699e965631294"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ae4d487f6b6ef8c4c779699e965631294">UartRx1Dbg</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:abce2f63c461fad2b690a594ef5920922" id="r_abce2f63c461fad2b690a594ef5920922"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#abce2f63c461fad2b690a594ef5920922">Uart2FifoReset</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0a0ce92e6a210561738026f51fc75c98" id="r_a0a0ce92e6a210561738026f51fc75c98"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a0a0ce92e6a210561738026f51fc75c98">Uart2FifoReset_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a37c62c9322b45ffa7ab4c696b9ce89d0" id="r_a37c62c9322b45ffa7ab4c696b9ce89d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a37c62c9322b45ffa7ab4c696b9ce89d0">ReadUart2</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a60dcea0283ddc927ea417227a444f718" id="r_a60dcea0283ddc927ea417227a444f718"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a60dcea0283ddc927ea417227a444f718">Uart2RxFifoFull</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab87efacb8cafad8b9925b11d7eb44d44" id="r_ab87efacb8cafad8b9925b11d7eb44d44"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ab87efacb8cafad8b9925b11d7eb44d44">Uart2RxFifoEmpty</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8bd48de0e707b530f9fcbf22ca38c2e7" id="r_a8bd48de0e707b530f9fcbf22ca38c2e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a8bd48de0e707b530f9fcbf22ca38c2e7">Uart2RxFifoReadAck</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a68d8fccf4206d9a0d45b0c86ba67a668" id="r_a68d8fccf4206d9a0d45b0c86ba67a668"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a68d8fccf4206d9a0d45b0c86ba67a668">Uart2RxFifoData</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af813b4e4bf7f72dd970e7c2cf15cc63e" id="r_af813b4e4bf7f72dd970e7c2cf15cc63e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#af813b4e4bf7f72dd970e7c2cf15cc63e">Uart2RxFifoCount</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a009ecb093dc824c6d3d92a9a4827e58e" id="r_a009ecb093dc824c6d3d92a9a4827e58e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a009ecb093dc824c6d3d92a9a4827e58e">WriteUart2</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae67682e5b2c5bd3dfb8048bf0894678e" id="r_ae67682e5b2c5bd3dfb8048bf0894678e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ae67682e5b2c5bd3dfb8048bf0894678e">Uart2TxFifoFull</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a80d01ccbdbaca47948be45c8763bcd13" id="r_a80d01ccbdbaca47948be45c8763bcd13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a80d01ccbdbaca47948be45c8763bcd13">Uart2TxFifoEmpty</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a996de9bf23422ec6a2cc99b621566136" id="r_a996de9bf23422ec6a2cc99b621566136"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a996de9bf23422ec6a2cc99b621566136">Uart2TxFifoData</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a021f5d87d2f46aec8578f82725035575" id="r_a021f5d87d2f46aec8578f82725035575"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a021f5d87d2f46aec8578f82725035575">Uart2TxFifoCount</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0b5b8adfd6bf1b3f93dceb3048592d2c" id="r_a0b5b8adfd6bf1b3f93dceb3048592d2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a0b5b8adfd6bf1b3f93dceb3048592d2c">Uart2ClkDivider</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:acb86be37726a6e4b3dd058a096d4db30" id="r_acb86be37726a6e4b3dd058a096d4db30"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#acb86be37726a6e4b3dd058a096d4db30">UartClk2</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad1d91a5b47972cd7a15e2589637a9ebc" id="r_ad1d91a5b47972cd7a15e2589637a9ebc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ad1d91a5b47972cd7a15e2589637a9ebc">UartTxClk2</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2c93d1a69481aba15c694eecdf916869" id="r_a2c93d1a69481aba15c694eecdf916869"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a2c93d1a69481aba15c694eecdf916869">Txd2_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a884f4e879e71db6a837995e4b2fdd748" id="r_a884f4e879e71db6a837995e4b2fdd748"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a884f4e879e71db6a837995e4b2fdd748">Rxd2_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aa1ae7a772186d938fd79b9bef42dc414" id="r_aa1ae7a772186d938fd79b9bef42dc414"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#aa1ae7a772186d938fd79b9bef42dc414">UartRx2Dbg</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a56d17a3b782306f8f9546d56ebdbd099" id="r_a56d17a3b782306f8f9546d56ebdbd099"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a56d17a3b782306f8f9546d56ebdbd099">Uart3FifoReset</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3e68efcc417c6e06ab8b3e9a098503f4" id="r_a3e68efcc417c6e06ab8b3e9a098503f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a3e68efcc417c6e06ab8b3e9a098503f4">Uart3FifoReset_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a64c5fe7002601c540a32f9d54df1f3b0" id="r_a64c5fe7002601c540a32f9d54df1f3b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a64c5fe7002601c540a32f9d54df1f3b0">ReadUart3</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7fca826503d16988accc46b7d62f5e39" id="r_a7fca826503d16988accc46b7d62f5e39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a7fca826503d16988accc46b7d62f5e39">Uart3RxFifoFull</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aea29110e5c0532ebbab2e5b75c594cda" id="r_aea29110e5c0532ebbab2e5b75c594cda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#aea29110e5c0532ebbab2e5b75c594cda">Uart3RxFifoEmpty</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a6b4046be3a1bb1f82b7a697cf43d05b8" id="r_a6b4046be3a1bb1f82b7a697cf43d05b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a6b4046be3a1bb1f82b7a697cf43d05b8">Uart3RxFifoReadAck</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aecfb24df23f97725b439f491ffa2d01f" id="r_aecfb24df23f97725b439f491ffa2d01f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#aecfb24df23f97725b439f491ffa2d01f">Uart3RxFifoData</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a7b9d2d6789bdd7590359238a25652298" id="r_a7b9d2d6789bdd7590359238a25652298"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a7b9d2d6789bdd7590359238a25652298">Uart3RxFifoCount</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aace611faa1360c21e61a0ed5cab74f1b" id="r_aace611faa1360c21e61a0ed5cab74f1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#aace611faa1360c21e61a0ed5cab74f1b">WriteUart3</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3bb8412c7b1743b27503a2e8b9b5da4b" id="r_a3bb8412c7b1743b27503a2e8b9b5da4b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a3bb8412c7b1743b27503a2e8b9b5da4b">Uart3TxFifoFull</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a252c6b7d847f0eae28c7182f7b54c3df" id="r_a252c6b7d847f0eae28c7182f7b54c3df"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a252c6b7d847f0eae28c7182f7b54c3df">Uart3TxFifoEmpty</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af0f1ef4e8679255e62fc4252a80fa210" id="r_af0f1ef4e8679255e62fc4252a80fa210"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#af0f1ef4e8679255e62fc4252a80fa210">Uart3TxFifoData</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:acea40362fad8abdc73a248892012172a" id="r_acea40362fad8abdc73a248892012172a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#acea40362fad8abdc73a248892012172a">Uart3TxFifoCount</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aabce1735a2b47e228a3708abbab85b5e" id="r_aabce1735a2b47e228a3708abbab85b5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#aabce1735a2b47e228a3708abbab85b5e">Uart3ClkDivider</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:adc9b6c7b56a7c9f2f8d9e5c435f24cdd" id="r_adc9b6c7b56a7c9f2f8d9e5c435f24cdd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#adc9b6c7b56a7c9f2f8d9e5c435f24cdd">UartClk3</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ade20e847c91358945522e7d628241adb" id="r_ade20e847c91358945522e7d628241adb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ade20e847c91358945522e7d628241adb">UartTxClk3</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a926f90040b2a5fe66da67a583775020a" id="r_a926f90040b2a5fe66da67a583775020a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a926f90040b2a5fe66da67a583775020a">Txd3_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a3e980c1859f65f86c834cdd68aa808dc" id="r_a3e980c1859f65f86c834cdd68aa808dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a3e980c1859f65f86c834cdd68aa808dc">Rxd3_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a98bbab21c14dbb627470c32e86cdd440" id="r_a98bbab21c14dbb627470c32e86cdd440"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a98bbab21c14dbb627470c32e86cdd440">UartRx3Dbg</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a75336daf80d80b4f9508a6c366e08e2e" id="r_a75336daf80d80b4f9508a6c366e08e2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a75336daf80d80b4f9508a6c366e08e2e">TxdUartBitCount</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a73e98c6eada9ba23ea65647f7c74d910" id="r_a73e98c6eada9ba23ea65647f7c74d910"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a73e98c6eada9ba23ea65647f7c74d910">PPS_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a287259d3769ea50ed8b3db1b9893492f" id="r_a287259d3769ea50ed8b3db1b9893492f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a287259d3769ea50ed8b3db1b9893492f">PPSCountReset</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae17ca8d01f619817f59ad63492f9db02" id="r_ae17ca8d01f619817f59ad63492f9db02"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ae17ca8d01f619817f59ad63492f9db02">PPSDetected</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0b44297c424a34711ca43f863578fa3e" id="r_a0b44297c424a34711ca43f863578fa3e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a0b44297c424a34711ca43f863578fa3e">PPSCount</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 00000000 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a84cae0ba2067bdc1ec3b6318e7c3cf40" id="r_a84cae0ba2067bdc1ec3b6318e7c3cf40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a84cae0ba2067bdc1ec3b6318e7c3cf40">PPSCounter</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 00000000 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a09f87fcfa082538be891a5c9c760a3d3" id="r_a09f87fcfa082538be891a5c9c760a3d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a09f87fcfa082538be891a5c9c760a3d3">ClkDacWrite</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 0000 &quot;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a189461809da31b305f00469b04bd27c3" id="r_a189461809da31b305f00469b04bd27c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a189461809da31b305f00469b04bd27c3">WriteClkDac</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ac7f9185608c4e9acf2515a1645ba49c4" id="r_ac7f9185608c4e9acf2515a1645ba49c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ac7f9185608c4e9acf2515a1645ba49c4">ClkDacReadback</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aad873afe5574109af14cb752f4dc7831" id="r_aad873afe5574109af14cb752f4dc7831"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#aad873afe5574109af14cb752f4dc7831">nCsXO_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:afc4ad7235039bb32333301b57f72a389" id="r_afc4ad7235039bb32333301b57f72a389"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#afc4ad7235039bb32333301b57f72a389">SckXO_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1863f749d1eda2e834319f94b15d272d" id="r_a1863f749d1eda2e834319f94b15d272d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a1863f749d1eda2e834319f94b15d272d">MosiXO_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a0c76dd583ad72d1cf6c233be4ed2670d" id="r_a0c76dd583ad72d1cf6c233be4ed2670d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a0c76dd583ad72d1cf6c233be4ed2670d">MisoXO_i</a> &#160;</td><td class="memItemRight" valign="bottom"><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Instantiations" name="Instantiations"></a>
Instantiations</h2></td></tr>
 <tr class="memitem:acbfdffba6566ddf5d2b5dd3984cad586" id="r_acbfdffba6566ddf5d2b5dd3984cad586"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#acbfdffba6566ddf5d2b5dd3984cad586">buildnumber_i</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>BuildNumberPorts</b>  <em><a class="el" href="classBuildNumberPorts.html">&lt;Entity BuildNumberPorts&gt;</a></em></td></tr>
<tr class="memitem:a8024070b2329631c351504b90f832f62" id="r_a8024070b2329631c351504b90f832f62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a8024070b2329631c351504b90f832f62">bootupreset</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>OneShotPorts</b>  <em><a class="el" href="classOneShotPorts.html">&lt;Entity OneShotPorts&gt;</a></em></td></tr>
<tr class="memitem:a3adc9d1929e9b89378c12b2aa3673dd7" id="r_a3adc9d1929e9b89378c12b2aa3673dd7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a3adc9d1929e9b89378c12b2aa3673dd7">ibufce</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>IBufP2Ports</b>  <em><a class="el" href="classIBufP2Ports.html">&lt;Entity IBufP2Ports&gt;</a></em></td></tr>
<tr class="memitem:af183a170bc9e35dbf957d822266d42e3" id="r_af183a170bc9e35dbf957d822266d42e3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#af183a170bc9e35dbf957d822266d42e3">ibufwrnrd</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>IBufP2Ports</b>  <em><a class="el" href="classIBufP2Ports.html">&lt;Entity IBufP2Ports&gt;</a></em></td></tr>
<tr class="memitem:ad832e67aee04d513032d42434294854e" id="r_ad832e67aee04d513032d42434294854e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ad832e67aee04d513032d42434294854e">ibuf_ramaddr_i</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>IBufP1Ports</b>  <em><a class="el" href="classIBufP1Ports.html">&lt;Entity IBufP1Ports&gt;</a></em></td></tr>
<tr class="memitem:a79df738ce1c96e745e802bd26f997df0" id="r_a79df738ce1c96e745e802bd26f997df0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a79df738ce1c96e745e802bd26f997df0">ibuf_ramdata_i</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>IBufP1Ports</b>  <em><a class="el" href="classIBufP1Ports.html">&lt;Entity IBufP1Ports&gt;</a></em></td></tr>
<tr class="memitem:a8c65edd09f650cf692dff43c02c1419e" id="r_a8c65edd09f650cf692dff43c02c1419e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a8c65edd09f650cf692dff43c02c1419e">registerspace</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>RegisterSpacePorts</b>  <em><a class="el" href="classRegisterSpacePorts.html">&lt;Entity RegisterSpacePorts&gt;</a></em></td></tr>
<tr class="memitem:a095878ccc5215f11511b2991ca7a4c30" id="r_a095878ccc5215f11511b2991ca7a4c30"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a095878ccc5215f11511b2991ca7a4c30">fsmdacs_i</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>SpiDacQuadPorts</b>  <em><a class="el" href="classSpiDacQuadPorts.html">&lt;Entity SpiDacQuadPorts&gt;</a></em></td></tr>
<tr class="memitem:a4716d2cd7524940bfdb8aa44d944fcec" id="r_a4716d2cd7524940bfdb8aa44d944fcec"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a4716d2cd7524940bfdb8aa44d944fcec">nldacsoneshot</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>OneShotPorts</b>  <em><a class="el" href="classOneShotPorts.html">&lt;Entity OneShotPorts&gt;</a></em></td></tr>
<tr class="memitem:a532dc2aab2903b4b9bf877529b627953" id="r_a532dc2aab2903b4b9bf877529b627953"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a532dc2aab2903b4b9bf877529b627953">ibufsaradcndrdya</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>IBufP2Ports</b>  <em><a class="el" href="classIBufP2Ports.html">&lt;Entity IBufP2Ports&gt;</a></em></td></tr>
<tr class="memitem:a23037f6f1e93de4e433a27b57e417e1e" id="r_a23037f6f1e93de4e433a27b57e417e1e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a23037f6f1e93de4e433a27b57e417e1e">ibufsaradcndrdyb</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>IBufP2Ports</b>  <em><a class="el" href="classIBufP2Ports.html">&lt;Entity IBufP2Ports&gt;</a></em></td></tr>
<tr class="memitem:aaba2ba1e17fa6f60c6e61dae96fdd950" id="r_aaba2ba1e17fa6f60c6e61dae96fdd950"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#aaba2ba1e17fa6f60c6e61dae96fdd950">ibufsaradcndrdyc</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>IBufP2Ports</b>  <em><a class="el" href="classIBufP2Ports.html">&lt;Entity IBufP2Ports&gt;</a></em></td></tr>
<tr class="memitem:a5be19a3d9f84b0e658cb32f9fc87e337" id="r_a5be19a3d9f84b0e658cb32f9fc87e337"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a5be19a3d9f84b0e658cb32f9fc87e337">ibufsaradcndrdyd</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>IBufP2Ports</b>  <em><a class="el" href="classIBufP2Ports.html">&lt;Entity IBufP2Ports&gt;</a></em></td></tr>
<tr class="memitem:aa90ba55a6bce0383b8c55757db7db2cc" id="r_aa90ba55a6bce0383b8c55757db7db2cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#aa90ba55a6bce0383b8c55757db7db2cc">ibufsaradcmisoa</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>IBufP2Ports</b>  <em><a class="el" href="classIBufP2Ports.html">&lt;Entity IBufP2Ports&gt;</a></em></td></tr>
<tr class="memitem:ad03a0b69784e672cd90324060f7ff028" id="r_ad03a0b69784e672cd90324060f7ff028"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ad03a0b69784e672cd90324060f7ff028">ibufsaradcmisob</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>IBufP2Ports</b>  <em><a class="el" href="classIBufP2Ports.html">&lt;Entity IBufP2Ports&gt;</a></em></td></tr>
<tr class="memitem:aa36a99ec01e171465b7125fa648a5284" id="r_aa36a99ec01e171465b7125fa648a5284"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#aa36a99ec01e171465b7125fa648a5284">ibufsaradcmisoc</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>IBufP2Ports</b>  <em><a class="el" href="classIBufP2Ports.html">&lt;Entity IBufP2Ports&gt;</a></em></td></tr>
<tr class="memitem:a2e7eee2c2f7704cd214dea62b4276933" id="r_a2e7eee2c2f7704cd214dea62b4276933"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a2e7eee2c2f7704cd214dea62b4276933">ibufsaradcmisod</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>IBufP2Ports</b>  <em><a class="el" href="classIBufP2Ports.html">&lt;Entity IBufP2Ports&gt;</a></em></td></tr>
<tr class="memitem:a8efbba2ae2cb4795366c2b28bbf9fba4" id="r_a8efbba2ae2cb4795366c2b28bbf9fba4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a8efbba2ae2cb4795366c2b28bbf9fba4">ltc2378</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>Ltc2378AccumQuadPorts</b>  <em><a class="el" href="classLtc2378AccumQuadPorts.html">&lt;Entity Ltc2378AccumQuadPorts&gt;</a></em></td></tr>
<tr class="memitem:a43600b76ce4aadb218e45de20e9ba0cc" id="r_a43600b76ce4aadb218e45de20e9ba0cc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a43600b76ce4aadb218e45de20e9ba0cc">ibufndrdyadc0</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>IBufP3Ports</b>  <em><a class="el" href="classIBufP3Ports.html">&lt;Entity IBufP3Ports&gt;</a></em></td></tr>
<tr class="memitem:add0092a092482dca0c342d55dd7a8b1c" id="r_add0092a092482dca0c342d55dd7a8b1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#add0092a092482dca0c342d55dd7a8b1c">ibufmisoadc0</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>IBufP3Ports</b>  <em><a class="el" href="classIBufP3Ports.html">&lt;Entity IBufP3Ports&gt;</a></em></td></tr>
<tr class="memitem:aa6665015abcd7f5f208be37d38769c14" id="r_aa6665015abcd7f5f208be37d38769c14"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#aa6665015abcd7f5f208be37d38769c14">ibufndrdyadc1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>IBufP3Ports</b>  <em><a class="el" href="classIBufP3Ports.html">&lt;Entity IBufP3Ports&gt;</a></em></td></tr>
<tr class="memitem:af2796b2929f884d57d9d6fbd726f9842" id="r_af2796b2929f884d57d9d6fbd726f9842"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#af2796b2929f884d57d9d6fbd726f9842">ibufmisoadc1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>IBufP3Ports</b>  <em><a class="el" href="classIBufP3Ports.html">&lt;Entity IBufP3Ports&gt;</a></em></td></tr>
<tr class="memitem:a9b2c2a89d940c228fd55529366b1fbf8" id="r_a9b2c2a89d940c228fd55529366b1fbf8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a9b2c2a89d940c228fd55529366b1fbf8">ads1258</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>SpiDeviceDualPorts</b>  <em><a class="el" href="classSpiDeviceDualPorts.html">&lt;Entity SpiDeviceDualPorts&gt;</a></em></td></tr>
<tr class="memitem:a9879eb4fd3af2350bea69e378f65fcb3" id="r_a9879eb4fd3af2350bea69e378f65fcb3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a9879eb4fd3af2350bea69e378f65fcb3">uart0bitclockdiv</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>VariableClockDividerPorts</b>  <em><a class="el" href="classVariableClockDividerPorts.html">&lt;Entity VariableClockDividerPorts&gt;</a></em></td></tr>
<tr class="memitem:a3bcabcfc4a45f351dc28da136a824ed8" id="r_a3bcabcfc4a45f351dc28da136a824ed8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a3bcabcfc4a45f351dc28da136a824ed8">uart0txbitclockdiv</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>ClockDividerPorts</b>  <em><a class="el" href="classClockDividerPorts.html">&lt;Entity ClockDividerPorts&gt;</a></em></td></tr>
<tr class="memitem:a562c0c050a881e5810cd3b316b01a119" id="r_a562c0c050a881e5810cd3b316b01a119"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a562c0c050a881e5810cd3b316b01a119">ibufrxd0</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>IBufP3Ports</b>  <em><a class="el" href="classIBufP3Ports.html">&lt;Entity IBufP3Ports&gt;</a></em></td></tr>
<tr class="memitem:ae6c51ba99e0c13a2cd79fb652d495735" id="r_ae6c51ba99e0c13a2cd79fb652d495735"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ae6c51ba99e0c13a2cd79fb652d495735">rs422_rx0</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>UartRxFifoExtClk</b>  <em><a class="el" href="classUartRxFifoExtClk.html">&lt;Entity UartRxFifoExtClk&gt;</a></em></td></tr>
<tr class="memitem:ae748ebf44d35fbed30bf90ae3dff0976" id="r_ae748ebf44d35fbed30bf90ae3dff0976"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ae748ebf44d35fbed30bf90ae3dff0976">rs422_tx0</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>UartTxFifoExtClk</b>  <em><a class="el" href="classUartTxFifoExtClk.html">&lt;Entity UartTxFifoExtClk&gt;</a></em></td></tr>
<tr class="memitem:a454cd420508d4bfe4b04d172d90c17d1" id="r_a454cd420508d4bfe4b04d172d90c17d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a454cd420508d4bfe4b04d172d90c17d1">uart1bitclockdiv</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>VariableClockDividerPorts</b>  <em><a class="el" href="classVariableClockDividerPorts.html">&lt;Entity VariableClockDividerPorts&gt;</a></em></td></tr>
<tr class="memitem:a85a16c9199a736762de3a08bec133513" id="r_a85a16c9199a736762de3a08bec133513"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a85a16c9199a736762de3a08bec133513">uart1txbitclockdiv</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>ClockDividerPorts</b>  <em><a class="el" href="classClockDividerPorts.html">&lt;Entity ClockDividerPorts&gt;</a></em></td></tr>
<tr class="memitem:a1ccc342911164048a704ef55e55a568e" id="r_a1ccc342911164048a704ef55e55a568e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a1ccc342911164048a704ef55e55a568e">ibufrxd1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>IBufP3Ports</b>  <em><a class="el" href="classIBufP3Ports.html">&lt;Entity IBufP3Ports&gt;</a></em></td></tr>
<tr class="memitem:a44b6053b013c991dc953294174e71606" id="r_a44b6053b013c991dc953294174e71606"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a44b6053b013c991dc953294174e71606">rs422_rx1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>UartRxFifoExtClk</b>  <em><a class="el" href="classUartRxFifoExtClk.html">&lt;Entity UartRxFifoExtClk&gt;</a></em></td></tr>
<tr class="memitem:a1b2d6a4c8492a515955de5ebe0b5beab" id="r_a1b2d6a4c8492a515955de5ebe0b5beab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a1b2d6a4c8492a515955de5ebe0b5beab">rs422_tx1</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>UartTxFifoExtClk</b>  <em><a class="el" href="classUartTxFifoExtClk.html">&lt;Entity UartTxFifoExtClk&gt;</a></em></td></tr>
<tr class="memitem:a95a19fe1da6abb43f1ba95952d589281" id="r_a95a19fe1da6abb43f1ba95952d589281"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a95a19fe1da6abb43f1ba95952d589281">uart2bitclockdiv</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>VariableClockDividerPorts</b>  <em><a class="el" href="classVariableClockDividerPorts.html">&lt;Entity VariableClockDividerPorts&gt;</a></em></td></tr>
<tr class="memitem:ab90a6ae1854a05005dea26118cfd22fa" id="r_ab90a6ae1854a05005dea26118cfd22fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ab90a6ae1854a05005dea26118cfd22fa">uart2txbitclockdiv</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>ClockDividerPorts</b>  <em><a class="el" href="classClockDividerPorts.html">&lt;Entity ClockDividerPorts&gt;</a></em></td></tr>
<tr class="memitem:a4cf8a30896862650bde318eac54129ba" id="r_a4cf8a30896862650bde318eac54129ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a4cf8a30896862650bde318eac54129ba">ibufrxd2</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>IBufP3Ports</b>  <em><a class="el" href="classIBufP3Ports.html">&lt;Entity IBufP3Ports&gt;</a></em></td></tr>
<tr class="memitem:a39ca8a0309e36a5f42fc041f40ba71b2" id="r_a39ca8a0309e36a5f42fc041f40ba71b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a39ca8a0309e36a5f42fc041f40ba71b2">rs422_rx2</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>UartRxFifoExtClk</b>  <em><a class="el" href="classUartRxFifoExtClk.html">&lt;Entity UartRxFifoExtClk&gt;</a></em></td></tr>
<tr class="memitem:a0e63570967eb467cd9edea426125b132" id="r_a0e63570967eb467cd9edea426125b132"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a0e63570967eb467cd9edea426125b132">rs422_tx2</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>UartTxFifoExtClk</b>  <em><a class="el" href="classUartTxFifoExtClk.html">&lt;Entity UartTxFifoExtClk&gt;</a></em></td></tr>
<tr class="memitem:a2f52f961301e4a59a1bb8ff995d84f4d" id="r_a2f52f961301e4a59a1bb8ff995d84f4d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a2f52f961301e4a59a1bb8ff995d84f4d">uart3bitclockdiv</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>VariableClockDividerPorts</b>  <em><a class="el" href="classVariableClockDividerPorts.html">&lt;Entity VariableClockDividerPorts&gt;</a></em></td></tr>
<tr class="memitem:aae13dac58138c5c05f1ed02ab77ff1e4" id="r_aae13dac58138c5c05f1ed02ab77ff1e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#aae13dac58138c5c05f1ed02ab77ff1e4">uart3txbitclockdiv</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>ClockDividerPorts</b>  <em><a class="el" href="classClockDividerPorts.html">&lt;Entity ClockDividerPorts&gt;</a></em></td></tr>
<tr class="memitem:ab98cbd146d0f1a17d65e5be4cdf3daa1" id="r_ab98cbd146d0f1a17d65e5be4cdf3daa1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ab98cbd146d0f1a17d65e5be4cdf3daa1">ibufrxd3</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>IBufP3Ports</b>  <em><a class="el" href="classIBufP3Ports.html">&lt;Entity IBufP3Ports&gt;</a></em></td></tr>
<tr class="memitem:a6296d364b617fcfde09642b97ff789ef" id="r_a6296d364b617fcfde09642b97ff789ef"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a6296d364b617fcfde09642b97ff789ef">rs433_rx3</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>UartRxFifoExtClk</b>  <em><a class="el" href="classUartRxFifoExtClk.html">&lt;Entity UartRxFifoExtClk&gt;</a></em></td></tr>
<tr class="memitem:add31c1680b8af2e9ab4476c1f76b0a10" id="r_add31c1680b8af2e9ab4476c1f76b0a10"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#add31c1680b8af2e9ab4476c1f76b0a10">rs433_tx3</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>UartTxFifoExtClk</b>  <em><a class="el" href="classUartTxFifoExtClk.html">&lt;Entity UartTxFifoExtClk&gt;</a></em></td></tr>
<tr class="memitem:a6172a19eda347b7c6e010ed3aa12158d" id="r_a6172a19eda347b7c6e010ed3aa12158d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a6172a19eda347b7c6e010ed3aa12158d">ibufpps</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>IBufP2Ports</b>  <em><a class="el" href="classIBufP2Ports.html">&lt;Entity IBufP2Ports&gt;</a></em></td></tr>
<tr class="memitem:a7a7d257a45bc68efff0f8a36b9179bfb" id="r_a7a7d257a45bc68efff0f8a36b9179bfb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#a7a7d257a45bc68efff0f8a36b9179bfb">ppsaccumulator</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>PPSCountPorts</b>  <em><a class="el" href="classPPSCountPorts.html">&lt;Entity PPSCountPorts&gt;</a></em></td></tr>
<tr class="memitem:ad3c1a59a4e66dc27cd26d35bc9e21d12" id="r_ad3c1a59a4e66dc27cd26d35bc9e21d12"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMain_1_1architecture__Main.html#ad3c1a59a4e66dc27cd26d35bc9e21d12">clkdac_i</a>&#160;</td><td class="memItemRight" valign="bottom">  <b>SpiDacPorts</b>  <em><a class="el" href="classSpiDacPorts.html">&lt;Entity SpiDacPorts&gt;</a></em></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00140">140</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>
</div><h2 class="groupheader">Member Function/Procedure/Process Documentation</h2>
<a id="a496c7c1ba2abfa387448702e2d473ddd" name="a496c7c1ba2abfa387448702e2d473ddd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a496c7c1ba2abfa387448702e2d473ddd">&#9670;&#160;</a></span>PROCESS_0()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PROCESS_0 </td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>MasterReset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><em>MasterClk</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l02309">2309</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="aefc1886552b9991dbda7385faf19a7de" name="aefc1886552b9991dbda7385faf19a7de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefc1886552b9991dbda7385faf19a7de">&#9670;&#160;</a></span>AdcSampleNumAccums</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#aefc1886552b9991dbda7385faf19a7de">AdcSampleNumAccums</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01059">1059</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a05f714faad3c73fd963b177afd02c29b" name="a05f714faad3c73fd963b177afd02c29b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05f714faad3c73fd963b177afd02c29b">&#9670;&#160;</a></span>AdcSampleToReadA</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a05f714faad3c73fd963b177afd02c29b">AdcSampleToReadA</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">47</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01055">1055</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a9771c64805ddcf1bd637a4b01ac19895" name="a9771c64805ddcf1bd637a4b01ac19895"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9771c64805ddcf1bd637a4b01ac19895">&#9670;&#160;</a></span>AdcSampleToReadB</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a9771c64805ddcf1bd637a4b01ac19895">AdcSampleToReadB</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">47</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01056">1056</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a77e87bf57c36184a0ccc62691d559eb5" name="a77e87bf57c36184a0ccc62691d559eb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77e87bf57c36184a0ccc62691d559eb5">&#9670;&#160;</a></span>AdcSampleToReadC</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a77e87bf57c36184a0ccc62691d559eb5">AdcSampleToReadC</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">47</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01057">1057</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ad5c5257c1f5c227dc4261e09a2a03c08" name="ad5c5257c1f5c227dc4261e09a2a03c08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5c5257c1f5c227dc4261e09a2a03c08">&#9670;&#160;</a></span>AdcSampleToReadD</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ad5c5257c1f5c227dc4261e09a2a03c08">AdcSampleToReadD</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">47</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01058">1058</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a9b2c2a89d940c228fd55529366b1fbf8" name="a9b2c2a89d940c228fd55529366b1fbf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b2c2a89d940c228fd55529366b1fbf8">&#9670;&#160;</a></span>ads1258</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a9b2c2a89d940c228fd55529366b1fbf8">ads1258</a> <b><span class="vhdlchar">SpiDeviceDualPorts</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01684">1684</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="aa2c30a528b55e3d6f1f98122d3f3db54" name="aa2c30a528b55e3d6f1f98122d3f3db54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2c30a528b55e3d6f1f98122d3f3db54">&#9670;&#160;</a></span>BoardMasterClockFreq</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#aa2c30a528b55e3d6f1f98122d3f3db54">BoardMasterClockFreq</a> <b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">102000000</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00973">973</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="aa82b1927909083aeb690b0d21c215ddd" name="aa82b1927909083aeb690b0d21c215ddd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa82b1927909083aeb690b0d21c215ddd">&#9670;&#160;</a></span>BoardUartClockFreq</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#aa82b1927909083aeb690b0d21c215ddd">BoardUartClockFreq</a> <b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">102000000</span> <span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00975">975</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a8024070b2329631c351504b90f832f62" name="a8024070b2329631c351504b90f832f62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8024070b2329631c351504b90f832f62">&#9670;&#160;</a></span>bootupreset</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a8024070b2329631c351504b90f832f62">bootupreset</a> <b><span class="vhdlchar">OneShotPorts</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01221">1221</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="addb9cb7f6022d7a12e2297bf0eb54203" name="addb9cb7f6022d7a12e2297bf0eb54203"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addb9cb7f6022d7a12e2297bf0eb54203">&#9670;&#160;</a></span>BuildNumber</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#addb9cb7f6022d7a12e2297bf0eb54203">BuildNumber</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00988">988</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="acbfdffba6566ddf5d2b5dd3984cad586" name="acbfdffba6566ddf5d2b5dd3984cad586"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbfdffba6566ddf5d2b5dd3984cad586">&#9670;&#160;</a></span>buildnumber_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#acbfdffba6566ddf5d2b5dd3984cad586">buildnumber_i</a> <b><span class="vhdlchar">BuildNumberPorts</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01205">1205</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a67c74a3db0bd4faf026aaa5509e0ae6e" name="a67c74a3db0bd4faf026aaa5509e0ae6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67c74a3db0bd4faf026aaa5509e0ae6e">&#9670;&#160;</a></span>BuildNumberPorts</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a67c74a3db0bd4faf026aaa5509e0ae6e">BuildNumberPorts</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00238">238</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a3b40936433b54fc3d0d0c0e2f3142efe" name="a3b40936433b54fc3d0d0c0e2f3142efe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b40936433b54fc3d0d0c0e2f3142efe">&#9670;&#160;</a></span>ChopperMuxNeg_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a3b40936433b54fc3d0d0c0e2f3142efe">ChopperMuxNeg_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01061">1061</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="af24144707c16d24996848eac89d78226" name="af24144707c16d24996848eac89d78226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af24144707c16d24996848eac89d78226">&#9670;&#160;</a></span>ChopperMuxPos_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#af24144707c16d24996848eac89d78226">ChopperMuxPos_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01060">1060</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ad3c1a59a4e66dc27cd26d35bc9e21d12" name="ad3c1a59a4e66dc27cd26d35bc9e21d12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3c1a59a4e66dc27cd26d35bc9e21d12">&#9670;&#160;</a></span>clkdac_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ad3c1a59a4e66dc27cd26d35bc9e21d12">clkdac_i</a> <b><span class="vhdlchar">SpiDacPorts</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l02278">2278</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ac7f9185608c4e9acf2515a1645ba49c4" name="ac7f9185608c4e9acf2515a1645ba49c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7f9185608c4e9acf2515a1645ba49c4">&#9670;&#160;</a></span>ClkDacReadback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ac7f9185608c4e9acf2515a1645ba49c4">ClkDacReadback</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01180">1180</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a09f87fcfa082538be891a5c9c760a3d3" name="a09f87fcfa082538be891a5c9c760a3d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09f87fcfa082538be891a5c9c760a3d3">&#9670;&#160;</a></span>ClkDacWrite</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a09f87fcfa082538be891a5c9c760a3d3">ClkDacWrite</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">15</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 0000 &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01178">1178</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a40230d1eabbeb02dc89dc66911451995" name="a40230d1eabbeb02dc89dc66911451995"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40230d1eabbeb02dc89dc66911451995">&#9670;&#160;</a></span>ClockDividerPorts</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a40230d1eabbeb02dc89dc66911451995">ClockDividerPorts</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00196">196</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a934ca523b0c7d109c22694c07123d83b" name="a934ca523b0c7d109c22694c07123d83b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a934ca523b0c7d109c22694c07123d83b">&#9670;&#160;</a></span>ClockMultiplierPorts</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a934ca523b0c7d109c22694c07123d83b">ClockMultiplierPorts</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00244">244</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a7456837baeb26dd820561ef2576a6a58" name="a7456837baeb26dd820561ef2576a6a58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7456837baeb26dd820561ef2576a6a58">&#9670;&#160;</a></span>DacAReadback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a7456837baeb26dd820561ef2576a6a58">DacAReadback</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01030">1030</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ae71dffef42d56be897a13f2e251b903a" name="ae71dffef42d56be897a13f2e251b903a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae71dffef42d56be897a13f2e251b903a">&#9670;&#160;</a></span>DacASetpoint</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ae71dffef42d56be897a13f2e251b903a">DacASetpoint</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01025">1025</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ab3e73f8ed94e501fc1d4c8e40f7b9a88" name="ab3e73f8ed94e501fc1d4c8e40f7b9a88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3e73f8ed94e501fc1d4c8e40f7b9a88">&#9670;&#160;</a></span>DacBReadback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ab3e73f8ed94e501fc1d4c8e40f7b9a88">DacBReadback</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01031">1031</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a300555c589bd27a71d6fec081ccd458b" name="a300555c589bd27a71d6fec081ccd458b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a300555c589bd27a71d6fec081ccd458b">&#9670;&#160;</a></span>DacBSetpoint</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a300555c589bd27a71d6fec081ccd458b">DacBSetpoint</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01026">1026</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a6cf88fbed3d4194ec72a8b8f18f808ac" name="a6cf88fbed3d4194ec72a8b8f18f808ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cf88fbed3d4194ec72a8b8f18f808ac">&#9670;&#160;</a></span>DacCReadback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a6cf88fbed3d4194ec72a8b8f18f808ac">DacCReadback</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01032">1032</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a1b5ebcc5a0192209366c360fe927d025" name="a1b5ebcc5a0192209366c360fe927d025"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b5ebcc5a0192209366c360fe927d025">&#9670;&#160;</a></span>DacCSetpoint</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a1b5ebcc5a0192209366c360fe927d025">DacCSetpoint</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01027">1027</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="af7a8fb3b197a87ea27af619ba0b71a6f" name="af7a8fb3b197a87ea27af619ba0b71a6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7a8fb3b197a87ea27af619ba0b71a6f">&#9670;&#160;</a></span>DacDReadback</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#af7a8fb3b197a87ea27af619ba0b71a6f">DacDReadback</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01033">1033</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="afe82a4101ab4449c7ad664e7f0005d92" name="afe82a4101ab4449c7ad664e7f0005d92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe82a4101ab4449c7ad664e7f0005d92">&#9670;&#160;</a></span>DacDSetpoint</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#afe82a4101ab4449c7ad664e7f0005d92">DacDSetpoint</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">23</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01028">1028</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="aaa23dbe608f33477242f8e8d79987d4f" name="aaa23dbe608f33477242f8e8d79987d4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa23dbe608f33477242f8e8d79987d4f">&#9670;&#160;</a></span>DacSelectMaxti</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#aaa23dbe608f33477242f8e8d79987d4f">DacSelectMaxti</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01011">1011</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="af9f028969ef43c5f1765aed219e29672" name="af9f028969ef43c5f1765aed219e29672"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9f028969ef43c5f1765aed219e29672">&#9670;&#160;</a></span>DacTransferComplete</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#af9f028969ef43c5f1765aed219e29672">DacTransferComplete</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01035">1035</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a75d876847b9fe9e19f0e2d2624048a42" name="a75d876847b9fe9e19f0e2d2624048a42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75d876847b9fe9e19f0e2d2624048a42">&#9670;&#160;</a></span>DataFromRead</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a75d876847b9fe9e19f0e2d2624048a42">DataFromRead</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01005">1005</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ab834e3542e9ea8f125e5aaee857e20b2" name="ab834e3542e9ea8f125e5aaee857e20b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab834e3542e9ea8f125e5aaee857e20b2">&#9670;&#160;</a></span>DataToWrite</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ab834e3542e9ea8f125e5aaee857e20b2">DataToWrite</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01002">1002</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a576cc2b7670fbb1753a2eb96fe3c0d1d" name="a576cc2b7670fbb1753a2eb96fe3c0d1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a576cc2b7670fbb1753a2eb96fe3c0d1d">&#9670;&#160;</a></span>fifo</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a576cc2b7670fbb1753a2eb96fe3c0d1d">fifo</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00314">314</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a095878ccc5215f11511b2991ca7a4c30" name="a095878ccc5215f11511b2991ca7a4c30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a095878ccc5215f11511b2991ca7a4c30">&#9670;&#160;</a></span>fsmdacs_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a095878ccc5215f11511b2991ca7a4c30">fsmdacs_i</a> <b><span class="vhdlchar">SpiDacQuadPorts</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01472">1472</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="acc0c135c9bbb0394687cba7664ad3a20" name="acc0c135c9bbb0394687cba7664ad3a20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc0c135c9bbb0394687cba7664ad3a20">&#9670;&#160;</a></span>gated_fifo</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#acc0c135c9bbb0394687cba7664ad3a20">gated_fifo</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00791">791</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ad832e67aee04d513032d42434294854e" name="ad832e67aee04d513032d42434294854e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad832e67aee04d513032d42434294854e">&#9670;&#160;</a></span>ibuf_ramaddr_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ad832e67aee04d513032d42434294854e">ibuf_ramaddr_i</a> <b><span class="vhdlchar">IBufP1Ports</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01236">1236</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a79df738ce1c96e745e802bd26f997df0" name="a79df738ce1c96e745e802bd26f997df0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79df738ce1c96e745e802bd26f997df0">&#9670;&#160;</a></span>ibuf_ramdata_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a79df738ce1c96e745e802bd26f997df0">ibuf_ramdata_i</a> <b><span class="vhdlchar">IBufP1Ports</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01246">1246</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a3adc9d1929e9b89378c12b2aa3673dd7" name="a3adc9d1929e9b89378c12b2aa3673dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3adc9d1929e9b89378c12b2aa3673dd7">&#9670;&#160;</a></span>ibufce</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a3adc9d1929e9b89378c12b2aa3673dd7">ibufce</a> <b><span class="vhdlchar">IBufP2Ports</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01226">1226</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="add0092a092482dca0c342d55dd7a8b1c" name="add0092a092482dca0c342d55dd7a8b1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add0092a092482dca0c342d55dd7a8b1c">&#9670;&#160;</a></span>ibufmisoadc0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#add0092a092482dca0c342d55dd7a8b1c">ibufmisoadc0</a> <b><span class="vhdlchar">IBufP3Ports</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01617">1617</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="af2796b2929f884d57d9d6fbd726f9842" name="af2796b2929f884d57d9d6fbd726f9842"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2796b2929f884d57d9d6fbd726f9842">&#9670;&#160;</a></span>ibufmisoadc1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#af2796b2929f884d57d9d6fbd726f9842">ibufmisoadc1</a> <b><span class="vhdlchar">IBufP3Ports</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01619">1619</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a43600b76ce4aadb218e45de20e9ba0cc" name="a43600b76ce4aadb218e45de20e9ba0cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43600b76ce4aadb218e45de20e9ba0cc">&#9670;&#160;</a></span>ibufndrdyadc0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a43600b76ce4aadb218e45de20e9ba0cc">ibufndrdyadc0</a> <b><span class="vhdlchar">IBufP3Ports</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01616">1616</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="aa6665015abcd7f5f208be37d38769c14" name="aa6665015abcd7f5f208be37d38769c14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6665015abcd7f5f208be37d38769c14">&#9670;&#160;</a></span>ibufndrdyadc1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#aa6665015abcd7f5f208be37d38769c14">ibufndrdyadc1</a> <b><span class="vhdlchar">IBufP3Ports</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01618">1618</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a53aa0425d6b8ebc7107097476ca1bae1" name="a53aa0425d6b8ebc7107097476ca1bae1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53aa0425d6b8ebc7107097476ca1bae1">&#9670;&#160;</a></span>IBufP1Ports</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a53aa0425d6b8ebc7107097476ca1bae1">IBufP1Ports</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00142">142</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ad60196fb461e8a9b57fe678f31b93b1e" name="ad60196fb461e8a9b57fe678f31b93b1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad60196fb461e8a9b57fe678f31b93b1e">&#9670;&#160;</a></span>IBufP2Ports</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ad60196fb461e8a9b57fe678f31b93b1e">IBufP2Ports</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00160">160</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a5e7cef3018c283489263b21ab43ad168" name="a5e7cef3018c283489263b21ab43ad168"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e7cef3018c283489263b21ab43ad168">&#9670;&#160;</a></span>IBufP3Ports</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a5e7cef3018c283489263b21ab43ad168">IBufP3Ports</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00178">178</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a6172a19eda347b7c6e010ed3aa12158d" name="a6172a19eda347b7c6e010ed3aa12158d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6172a19eda347b7c6e010ed3aa12158d">&#9670;&#160;</a></span>ibufpps</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a6172a19eda347b7c6e010ed3aa12158d">ibufpps</a> <b><span class="vhdlchar">IBufP2Ports</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l02198">2198</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a562c0c050a881e5810cd3b316b01a119" name="a562c0c050a881e5810cd3b316b01a119"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a562c0c050a881e5810cd3b316b01a119">&#9670;&#160;</a></span>ibufrxd0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a562c0c050a881e5810cd3b316b01a119">ibufrxd0</a> <b><span class="vhdlchar">IBufP3Ports</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01784">1784</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a1ccc342911164048a704ef55e55a568e" name="a1ccc342911164048a704ef55e55a568e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ccc342911164048a704ef55e55a568e">&#9670;&#160;</a></span>ibufrxd1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a1ccc342911164048a704ef55e55a568e">ibufrxd1</a> <b><span class="vhdlchar">IBufP3Ports</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01886">1886</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a4cf8a30896862650bde318eac54129ba" name="a4cf8a30896862650bde318eac54129ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cf8a30896862650bde318eac54129ba">&#9670;&#160;</a></span>ibufrxd2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a4cf8a30896862650bde318eac54129ba">ibufrxd2</a> <b><span class="vhdlchar">IBufP3Ports</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01984">1984</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ab98cbd146d0f1a17d65e5be4cdf3daa1" name="ab98cbd146d0f1a17d65e5be4cdf3daa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab98cbd146d0f1a17d65e5be4cdf3daa1">&#9670;&#160;</a></span>ibufrxd3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ab98cbd146d0f1a17d65e5be4cdf3daa1">ibufrxd3</a> <b><span class="vhdlchar">IBufP3Ports</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l02095">2095</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="aa90ba55a6bce0383b8c55757db7db2cc" name="aa90ba55a6bce0383b8c55757db7db2cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa90ba55a6bce0383b8c55757db7db2cc">&#9670;&#160;</a></span>ibufsaradcmisoa</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#aa90ba55a6bce0383b8c55757db7db2cc">ibufsaradcmisoa</a> <b><span class="vhdlchar">IBufP2Ports</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01530">1530</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ad03a0b69784e672cd90324060f7ff028" name="ad03a0b69784e672cd90324060f7ff028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad03a0b69784e672cd90324060f7ff028">&#9670;&#160;</a></span>ibufsaradcmisob</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ad03a0b69784e672cd90324060f7ff028">ibufsaradcmisob</a> <b><span class="vhdlchar">IBufP2Ports</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01531">1531</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="aa36a99ec01e171465b7125fa648a5284" name="aa36a99ec01e171465b7125fa648a5284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa36a99ec01e171465b7125fa648a5284">&#9670;&#160;</a></span>ibufsaradcmisoc</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#aa36a99ec01e171465b7125fa648a5284">ibufsaradcmisoc</a> <b><span class="vhdlchar">IBufP2Ports</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01532">1532</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a2e7eee2c2f7704cd214dea62b4276933" name="a2e7eee2c2f7704cd214dea62b4276933"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e7eee2c2f7704cd214dea62b4276933">&#9670;&#160;</a></span>ibufsaradcmisod</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a2e7eee2c2f7704cd214dea62b4276933">ibufsaradcmisod</a> <b><span class="vhdlchar">IBufP2Ports</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01533">1533</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a532dc2aab2903b4b9bf877529b627953" name="a532dc2aab2903b4b9bf877529b627953"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a532dc2aab2903b4b9bf877529b627953">&#9670;&#160;</a></span>ibufsaradcndrdya</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a532dc2aab2903b4b9bf877529b627953">ibufsaradcndrdya</a> <b><span class="vhdlchar">IBufP2Ports</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01525">1525</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a23037f6f1e93de4e433a27b57e417e1e" name="a23037f6f1e93de4e433a27b57e417e1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23037f6f1e93de4e433a27b57e417e1e">&#9670;&#160;</a></span>ibufsaradcndrdyb</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a23037f6f1e93de4e433a27b57e417e1e">ibufsaradcndrdyb</a> <b><span class="vhdlchar">IBufP2Ports</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01526">1526</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="aaba2ba1e17fa6f60c6e61dae96fdd950" name="aaba2ba1e17fa6f60c6e61dae96fdd950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaba2ba1e17fa6f60c6e61dae96fdd950">&#9670;&#160;</a></span>ibufsaradcndrdyc</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#aaba2ba1e17fa6f60c6e61dae96fdd950">ibufsaradcndrdyc</a> <b><span class="vhdlchar">IBufP2Ports</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01527">1527</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a5be19a3d9f84b0e658cb32f9fc87e337" name="a5be19a3d9f84b0e658cb32f9fc87e337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5be19a3d9f84b0e658cb32f9fc87e337">&#9670;&#160;</a></span>ibufsaradcndrdyd</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a5be19a3d9f84b0e658cb32f9fc87e337">ibufsaradcndrdyd</a> <b><span class="vhdlchar">IBufP2Ports</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01528">1528</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="af183a170bc9e35dbf957d822266d42e3" name="af183a170bc9e35dbf957d822266d42e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af183a170bc9e35dbf957d822266d42e3">&#9670;&#160;</a></span>ibufwrnrd</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#af183a170bc9e35dbf957d822266d42e3">ibufwrnrd</a> <b><span class="vhdlchar">IBufP2Ports</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01227">1227</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a9108c76bb53920829c1ccca6fce060bb" name="a9108c76bb53920829c1ccca6fce060bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9108c76bb53920829c1ccca6fce060bb">&#9670;&#160;</a></span>IOBufP1Ports</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a9108c76bb53920829c1ccca6fce060bb">IOBufP1Ports</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00150">150</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ae4b7dde23bdeed7dae7920dea5ef5171" name="ae4b7dde23bdeed7dae7920dea5ef5171"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4b7dde23bdeed7dae7920dea5ef5171">&#9670;&#160;</a></span>IOBufP2Ports</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ae4b7dde23bdeed7dae7920dea5ef5171">IOBufP2Ports</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00168">168</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a50e86b5f71af2939a376035dcc37a26b" name="a50e86b5f71af2939a376035dcc37a26b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50e86b5f71af2939a376035dcc37a26b">&#9670;&#160;</a></span>IOBufP3Ports</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a50e86b5f71af2939a376035dcc37a26b">IOBufP3Ports</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00186">186</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a1f1c0149a68a4cb907103772585b0275" name="a1f1c0149a68a4cb907103772585b0275"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f1c0149a68a4cb907103772585b0275">&#9670;&#160;</a></span>JumperInserted</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a1f1c0149a68a4cb907103772585b0275">JumperInserted</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01190">1190</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a7023f333307fae3807606215f54ac552" name="a7023f333307fae3807606215f54ac552"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7023f333307fae3807606215f54ac552">&#9670;&#160;</a></span>JumperNotInserted</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a7023f333307fae3807606215f54ac552">JumperNotInserted</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01189">1189</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a8efbba2ae2cb4795366c2b28bbf9fba4" name="a8efbba2ae2cb4795366c2b28bbf9fba4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8efbba2ae2cb4795366c2b28bbf9fba4">&#9670;&#160;</a></span>ltc2378</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a8efbba2ae2cb4795366c2b28bbf9fba4">ltc2378</a> <b><span class="vhdlchar">Ltc2378AccumQuadPorts</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01581">1581</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ad3dbbf33836d7e3f8a19eef91e4308d7" name="ad3dbbf33836d7e3f8a19eef91e4308d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3dbbf33836d7e3f8a19eef91e4308d7">&#9670;&#160;</a></span>Ltc2378AccumQuadPorts</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ad3dbbf33836d7e3f8a19eef91e4308d7">Ltc2378AccumQuadPorts</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00829">829</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a3d32b041fc77188c1e90c634422f4355" name="a3d32b041fc77188c1e90c634422f4355"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d32b041fc77188c1e90c634422f4355">&#9670;&#160;</a></span>MasterClk</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a3d32b041fc77188c1e90c634422f4355">MasterClk</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00977">977</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a62c1f7f9f671ab242e662186b42f2694" name="a62c1f7f9f671ab242e662186b42f2694"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a62c1f7f9f671ab242e662186b42f2694">&#9670;&#160;</a></span>MasterReset</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a62c1f7f9f671ab242e662186b42f2694">MasterReset</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00986">986</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a652e630d26b6f7944d1135f75a16921e" name="a652e630d26b6f7944d1135f75a16921e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a652e630d26b6f7944d1135f75a16921e">&#9670;&#160;</a></span>MisoAdcA_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a652e630d26b6f7944d1135f75a16921e">MisoAdcA_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01046">1046</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a2e304d08f1935b06b847a531e4433af1" name="a2e304d08f1935b06b847a531e4433af1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e304d08f1935b06b847a531e4433af1">&#9670;&#160;</a></span>MisoAdcB_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a2e304d08f1935b06b847a531e4433af1">MisoAdcB_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01047">1047</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a27971e741921aacd11e67e4cd980409d" name="a27971e741921aacd11e67e4cd980409d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27971e741921aacd11e67e4cd980409d">&#9670;&#160;</a></span>MisoAdcC_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a27971e741921aacd11e67e4cd980409d">MisoAdcC_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01048">1048</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a3113cd86621386e1e4406ce4a02ecbab" name="a3113cd86621386e1e4406ce4a02ecbab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3113cd86621386e1e4406ce4a02ecbab">&#9670;&#160;</a></span>MisoAdcD_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a3113cd86621386e1e4406ce4a02ecbab">MisoAdcD_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01049">1049</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a64f078941e8ae4cce9b208ca76e32193" name="a64f078941e8ae4cce9b208ca76e32193"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64f078941e8ae4cce9b208ca76e32193">&#9670;&#160;</a></span>MisoDacA_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a64f078941e8ae4cce9b208ca76e32193">MisoDacA_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01021">1021</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a999c4b20ac3219cd56af1573668a9e9a" name="a999c4b20ac3219cd56af1573668a9e9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a999c4b20ac3219cd56af1573668a9e9a">&#9670;&#160;</a></span>MisoDacB_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a999c4b20ac3219cd56af1573668a9e9a">MisoDacB_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01022">1022</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ac9a18f446f95cc58cbfc1922b351d084" name="ac9a18f446f95cc58cbfc1922b351d084"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9a18f446f95cc58cbfc1922b351d084">&#9670;&#160;</a></span>MisoDacC_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ac9a18f446f95cc58cbfc1922b351d084">MisoDacC_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01023">1023</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a623a16405ee5838b049d428590c0ab36" name="a623a16405ee5838b049d428590c0ab36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a623a16405ee5838b049d428590c0ab36">&#9670;&#160;</a></span>MisoDacD_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a623a16405ee5838b049d428590c0ab36">MisoDacD_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01024">1024</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a775e3f6e7a1902d17ed9b62a47221e29" name="a775e3f6e7a1902d17ed9b62a47221e29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a775e3f6e7a1902d17ed9b62a47221e29">&#9670;&#160;</a></span>MisoMonitorAdc0_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a775e3f6e7a1902d17ed9b62a47221e29">MisoMonitorAdc0_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01071">1071</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ac674532dc1f1b906b078057906b46082" name="ac674532dc1f1b906b078057906b46082"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac674532dc1f1b906b078057906b46082">&#9670;&#160;</a></span>MisoMonitorAdc1_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ac674532dc1f1b906b078057906b46082">MisoMonitorAdc1_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01072">1072</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a0c76dd583ad72d1cf6c233be4ed2670d" name="a0c76dd583ad72d1cf6c233be4ed2670d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c76dd583ad72d1cf6c233be4ed2670d">&#9670;&#160;</a></span>MisoXO_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a0c76dd583ad72d1cf6c233be4ed2670d">MisoXO_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01184">1184</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="af8c1baab4795fe9bc8ecc8fc8aa5dff1" name="af8c1baab4795fe9bc8ecc8fc8aa5dff1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8c1baab4795fe9bc8ecc8fc8aa5dff1">&#9670;&#160;</a></span>MonitorAdcChannel</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#af8c1baab4795fe9bc8ecc8fc8aa5dff1">MonitorAdcChannel</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01073">1073</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a44c1b498ffe5ee4db2524a89c5a61f21" name="a44c1b498ffe5ee4db2524a89c5a61f21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44c1b498ffe5ee4db2524a89c5a61f21">&#9670;&#160;</a></span>MonitorAdcReadSample</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a44c1b498ffe5ee4db2524a89c5a61f21">MonitorAdcReadSample</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01074">1074</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ae00669deae647a19dc6c51d4b14e623d" name="ae00669deae647a19dc6c51d4b14e623d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae00669deae647a19dc6c51d4b14e623d">&#9670;&#160;</a></span>MonitorAdcReset</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ae00669deae647a19dc6c51d4b14e623d">MonitorAdcReset</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01078">1078</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="adfdabcdbf0d586965eb5ac8d23209706" name="adfdabcdbf0d586965eb5ac8d23209706"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfdabcdbf0d586965eb5ac8d23209706">&#9670;&#160;</a></span>MonitorAdcReset_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#adfdabcdbf0d586965eb5ac8d23209706">MonitorAdcReset_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01079">1079</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="afc61ec525ce246941cd38efb826c9bea" name="afc61ec525ce246941cd38efb826c9bea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc61ec525ce246941cd38efb826c9bea">&#9670;&#160;</a></span>MonitorAdcSample</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#afc61ec525ce246941cd38efb826c9bea">MonitorAdcSample</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">63</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01077">1077</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a0b9e1f3e91c751e1b0ca2c73d457ecc6" name="a0b9e1f3e91c751e1b0ca2c73d457ecc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b9e1f3e91c751e1b0ca2c73d457ecc6">&#9670;&#160;</a></span>MonitorAdcSpiDataIn</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a0b9e1f3e91c751e1b0ca2c73d457ecc6">MonitorAdcSpiDataIn</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01080">1080</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a1c8c569cc5ee67615a5e28f3ee03ba8f" name="a1c8c569cc5ee67615a5e28f3ee03ba8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c8c569cc5ee67615a5e28f3ee03ba8f">&#9670;&#160;</a></span>MonitorAdcSpiDataOut0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a1c8c569cc5ee67615a5e28f3ee03ba8f">MonitorAdcSpiDataOut0</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01081">1081</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a8c174b80fed280633102c8972786a11f" name="a8c174b80fed280633102c8972786a11f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c174b80fed280633102c8972786a11f">&#9670;&#160;</a></span>MonitorAdcSpiDataOut1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a8c174b80fed280633102c8972786a11f">MonitorAdcSpiDataOut1</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01082">1082</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a572dc186ea6b1bc1f1f40ad487d37795" name="a572dc186ea6b1bc1f1f40ad487d37795"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a572dc186ea6b1bc1f1f40ad487d37795">&#9670;&#160;</a></span>MonitorAdcSpiFrameEnable</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a572dc186ea6b1bc1f1f40ad487d37795">MonitorAdcSpiFrameEnable</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01085">1085</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="adb50c366f7024b61832d074a6683f4da" name="adb50c366f7024b61832d074a6683f4da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb50c366f7024b61832d074a6683f4da">&#9670;&#160;</a></span>MonitorAdcSpiXferDone</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#adb50c366f7024b61832d074a6683f4da">MonitorAdcSpiXferDone</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01084">1084</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ab34c342b82b713cf89cf919ce23c9a2e" name="ab34c342b82b713cf89cf919ce23c9a2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab34c342b82b713cf89cf919ce23c9a2e">&#9670;&#160;</a></span>MonitorAdcSpiXferStart</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ab34c342b82b713cf89cf919ce23c9a2e">MonitorAdcSpiXferStart</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01083">1083</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a2c3fabbd5d38a932668550ef0c431ce5" name="a2c3fabbd5d38a932668550ef0c431ce5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c3fabbd5d38a932668550ef0c431ce5">&#9670;&#160;</a></span>MosiDacA_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a2c3fabbd5d38a932668550ef0c431ce5">MosiDacA_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01017">1017</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ac880723be0541998d442ef4389878780" name="ac880723be0541998d442ef4389878780"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac880723be0541998d442ef4389878780">&#9670;&#160;</a></span>MosiDacB_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ac880723be0541998d442ef4389878780">MosiDacB_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01018">1018</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a9bdf5bafa8b308e02e6ba0b0ffa9de74" name="a9bdf5bafa8b308e02e6ba0b0ffa9de74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bdf5bafa8b308e02e6ba0b0ffa9de74">&#9670;&#160;</a></span>MosiDacC_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a9bdf5bafa8b308e02e6ba0b0ffa9de74">MosiDacC_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01019">1019</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="adf0cb14f12ad7738ea2e9d426018bb7d" name="adf0cb14f12ad7738ea2e9d426018bb7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf0cb14f12ad7738ea2e9d426018bb7d">&#9670;&#160;</a></span>MosiDacD_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#adf0cb14f12ad7738ea2e9d426018bb7d">MosiDacD_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01020">1020</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a3baa5ea00ba98ad25a6ad7b2dced7a99" name="a3baa5ea00ba98ad25a6ad7b2dced7a99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3baa5ea00ba98ad25a6ad7b2dced7a99">&#9670;&#160;</a></span>MosiMonitorAdc_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a3baa5ea00ba98ad25a6ad7b2dced7a99">MosiMonitorAdc_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01070">1070</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a1863f749d1eda2e834319f94b15d272d" name="a1863f749d1eda2e834319f94b15d272d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1863f749d1eda2e834319f94b15d272d">&#9670;&#160;</a></span>MosiXO_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a1863f749d1eda2e834319f94b15d272d">MosiXO_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01183">1183</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a988df310ad714b8d633a4c31b638b133" name="a988df310ad714b8d633a4c31b638b133"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a988df310ad714b8d633a4c31b638b133">&#9670;&#160;</a></span>nCsAdcA_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a988df310ad714b8d633a4c31b638b133">nCsAdcA_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01050">1050</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ac6b82732ae7bf1242bcae7029e3bdef5" name="ac6b82732ae7bf1242bcae7029e3bdef5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6b82732ae7bf1242bcae7029e3bdef5">&#9670;&#160;</a></span>nCsAdcB_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ac6b82732ae7bf1242bcae7029e3bdef5">nCsAdcB_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01051">1051</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a159a0b221dba75f3c84ce3114d0c7839" name="a159a0b221dba75f3c84ce3114d0c7839"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a159a0b221dba75f3c84ce3114d0c7839">&#9670;&#160;</a></span>nCsAdcC_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a159a0b221dba75f3c84ce3114d0c7839">nCsAdcC_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01052">1052</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a73429561ba04e705e5046d7015045cab" name="a73429561ba04e705e5046d7015045cab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73429561ba04e705e5046d7015045cab">&#9670;&#160;</a></span>nCsAdcD_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a73429561ba04e705e5046d7015045cab">nCsAdcD_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01053">1053</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a1f13eb0a34ff678edb508ea4656b4190" name="a1f13eb0a34ff678edb508ea4656b4190"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f13eb0a34ff678edb508ea4656b4190">&#9670;&#160;</a></span>nCsDacA_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a1f13eb0a34ff678edb508ea4656b4190">nCsDacA_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01012">1012</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a18ab5a5e77b6148de1a0d8bf8983399f" name="a18ab5a5e77b6148de1a0d8bf8983399f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18ab5a5e77b6148de1a0d8bf8983399f">&#9670;&#160;</a></span>nCsDacB_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a18ab5a5e77b6148de1a0d8bf8983399f">nCsDacB_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01013">1013</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a909179585584afdfcecb7eab10a41b35" name="a909179585584afdfcecb7eab10a41b35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a909179585584afdfcecb7eab10a41b35">&#9670;&#160;</a></span>nCsDacC_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a909179585584afdfcecb7eab10a41b35">nCsDacC_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01014">1014</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a60c98d9b86e2d58c822a418e25ab4fee" name="a60c98d9b86e2d58c822a418e25ab4fee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60c98d9b86e2d58c822a418e25ab4fee">&#9670;&#160;</a></span>nCsDacD_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a60c98d9b86e2d58c822a418e25ab4fee">nCsDacD_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01015">1015</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a27828e2b97329715b7b7982ada9ba7bd" name="a27828e2b97329715b7b7982ada9ba7bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27828e2b97329715b7b7982ada9ba7bd">&#9670;&#160;</a></span>nCsEnabled</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a27828e2b97329715b7b7982ada9ba7bd">nCsEnabled</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01186">1186</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a4beb5fc5d28c4fad594ab3adfdaf8b4b" name="a4beb5fc5d28c4fad594ab3adfdaf8b4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4beb5fc5d28c4fad594ab3adfdaf8b4b">&#9670;&#160;</a></span>nCsMonitorAdc_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a4beb5fc5d28c4fad594ab3adfdaf8b4b">nCsMonitorAdc_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01068">1068</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a44b5ade8b1ad8bbbc0bfaec2b4a357cc" name="a44b5ade8b1ad8bbbc0bfaec2b4a357cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44b5ade8b1ad8bbbc0bfaec2b4a357cc">&#9670;&#160;</a></span>nCsNotEnabled</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a44b5ade8b1ad8bbbc0bfaec2b4a357cc">nCsNotEnabled</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Constant</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01187">1187</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="aad873afe5574109af14cb752f4dc7831" name="aad873afe5574109af14cb752f4dc7831"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad873afe5574109af14cb752f4dc7831">&#9670;&#160;</a></span>nCsXO_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#aad873afe5574109af14cb752f4dc7831">nCsXO_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01181">1181</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="aa52d9100ecf0c69d150ef67e512cac6c" name="aa52d9100ecf0c69d150ef67e512cac6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa52d9100ecf0c69d150ef67e512cac6c">&#9670;&#160;</a></span>nDrdyAdcA_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#aa52d9100ecf0c69d150ef67e512cac6c">nDrdyAdcA_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01041">1041</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ae4e60d362083b6963c5b771082ae0700" name="ae4e60d362083b6963c5b771082ae0700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4e60d362083b6963c5b771082ae0700">&#9670;&#160;</a></span>nDrdyAdcB_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ae4e60d362083b6963c5b771082ae0700">nDrdyAdcB_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01042">1042</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="aee74a77f6d082736cec830ec2eb60274" name="aee74a77f6d082736cec830ec2eb60274"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee74a77f6d082736cec830ec2eb60274">&#9670;&#160;</a></span>nDrdyAdcC_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#aee74a77f6d082736cec830ec2eb60274">nDrdyAdcC_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01043">1043</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="afd6ae47164202db7ed9812414f68a206" name="afd6ae47164202db7ed9812414f68a206"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd6ae47164202db7ed9812414f68a206">&#9670;&#160;</a></span>nDrdyAdcD_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#afd6ae47164202db7ed9812414f68a206">nDrdyAdcD_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01044">1044</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a56a3d8e922aadde518ec662c41bedb70" name="a56a3d8e922aadde518ec662c41bedb70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56a3d8e922aadde518ec662c41bedb70">&#9670;&#160;</a></span>nDrdyMonitorAdc0_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a56a3d8e922aadde518ec662c41bedb70">nDrdyMonitorAdc0_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01066">1066</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a5040b3cb639b97ee302adfbba2bc5e31" name="a5040b3cb639b97ee302adfbba2bc5e31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5040b3cb639b97ee302adfbba2bc5e31">&#9670;&#160;</a></span>nDrdyMonitorAdc1_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a5040b3cb639b97ee302adfbba2bc5e31">nDrdyMonitorAdc1_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01067">1067</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a421e5da9974c48e59e3a21051ad0623b" name="a421e5da9974c48e59e3a21051ad0623b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a421e5da9974c48e59e3a21051ad0623b">&#9670;&#160;</a></span>nLDacs_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a421e5da9974c48e59e3a21051ad0623b">nLDacs_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01034">1034</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a4716d2cd7524940bfdb8aa44d944fcec" name="a4716d2cd7524940bfdb8aa44d944fcec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4716d2cd7524940bfdb8aa44d944fcec">&#9670;&#160;</a></span>nldacsoneshot</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a4716d2cd7524940bfdb8aa44d944fcec">nldacsoneshot</a> <b><span class="vhdlchar">OneShotPorts</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01492">1492</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a343724c61e2b30a526da5ee74298b759" name="a343724c61e2b30a526da5ee74298b759"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a343724c61e2b30a526da5ee74298b759">&#9670;&#160;</a></span>OneShotPorts</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a343724c61e2b30a526da5ee74298b759">OneShotPorts</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00224">224</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a73e98c6eada9ba23ea65647f7c74d910" name="a73e98c6eada9ba23ea65647f7c74d910"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73e98c6eada9ba23ea65647f7c74d910">&#9670;&#160;</a></span>PPS_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a73e98c6eada9ba23ea65647f7c74d910">PPS_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01173">1173</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a7a7d257a45bc68efff0f8a36b9179bfb" name="a7a7d257a45bc68efff0f8a36b9179bfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a7d257a45bc68efff0f8a36b9179bfb">&#9670;&#160;</a></span>ppsaccumulator</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a7a7d257a45bc68efff0f8a36b9179bfb">ppsaccumulator</a> <b><span class="vhdlchar">PPSCountPorts</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l02210">2210</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a0b44297c424a34711ca43f863578fa3e" name="a0b44297c424a34711ca43f863578fa3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b44297c424a34711ca43f863578fa3e">&#9670;&#160;</a></span>PPSCount</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a0b44297c424a34711ca43f863578fa3e">PPSCount</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 00000000 &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01176">1176</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a84cae0ba2067bdc1ec3b6318e7c3cf40" name="a84cae0ba2067bdc1ec3b6318e7c3cf40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84cae0ba2067bdc1ec3b6318e7c3cf40">&#9670;&#160;</a></span>PPSCounter</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a84cae0ba2067bdc1ec3b6318e7c3cf40">PPSCounter</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">x</span><span class="vhdlchar"> </span><span class="keyword">&quot; 00000000 &quot;</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01177">1177</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a4b5d73895a77f8631e02231dedc0902a" name="a4b5d73895a77f8631e02231dedc0902a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b5d73895a77f8631e02231dedc0902a">&#9670;&#160;</a></span>PPSCountPorts</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a4b5d73895a77f8631e02231dedc0902a">PPSCountPorts</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00282">282</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a287259d3769ea50ed8b3db1b9893492f" name="a287259d3769ea50ed8b3db1b9893492f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a287259d3769ea50ed8b3db1b9893492f">&#9670;&#160;</a></span>PPSCountReset</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a287259d3769ea50ed8b3db1b9893492f">PPSCountReset</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01174">1174</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ae17ca8d01f619817f59ad63492f9db02" name="ae17ca8d01f619817f59ad63492f9db02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae17ca8d01f619817f59ad63492f9db02">&#9670;&#160;</a></span>PPSDetected</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ae17ca8d01f619817f59ad63492f9db02">PPSDetected</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01175">1175</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a4bae1ebcf91d13ac99523d3cf9787d6d" name="a4bae1ebcf91d13ac99523d3cf9787d6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bae1ebcf91d13ac99523d3cf9787d6d">&#9670;&#160;</a></span>RamBusAck_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a4bae1ebcf91d13ac99523d3cf9787d6d">RamBusAck_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00998">998</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ab93a8126e5d6e7bed364efdad7127656" name="ab93a8126e5d6e7bed364efdad7127656"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab93a8126e5d6e7bed364efdad7127656">&#9670;&#160;</a></span>RamBusAddress_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ab93a8126e5d6e7bed364efdad7127656">RamBusAddress_i</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00995">995</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a18daa4f72de1bf1c5b354fb3e2e24230" name="a18daa4f72de1bf1c5b354fb3e2e24230"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18daa4f72de1bf1c5b354fb3e2e24230">&#9670;&#160;</a></span>RamBusCE_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a18daa4f72de1bf1c5b354fb3e2e24230">RamBusCE_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00993">993</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a89244c9c042f1940e69d63c92257f9e5" name="a89244c9c042f1940e69d63c92257f9e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89244c9c042f1940e69d63c92257f9e5">&#9670;&#160;</a></span>RamBusLatch_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a89244c9c042f1940e69d63c92257f9e5">RamBusLatch_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00992">992</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a88fab6884378c8652683e487dc94407b" name="a88fab6884378c8652683e487dc94407b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88fab6884378c8652683e487dc94407b">&#9670;&#160;</a></span>RamBusWrnRd_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a88fab6884378c8652683e487dc94407b">RamBusWrnRd_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00994">994</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a8404172e0bd8c012634273f710999988" name="a8404172e0bd8c012634273f710999988"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8404172e0bd8c012634273f710999988">&#9670;&#160;</a></span>RamDataIn</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a8404172e0bd8c012634273f710999988">RamDataIn</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00997">997</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a4c7ca116cc9942da9779895111f39526" name="a4c7ca116cc9942da9779895111f39526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c7ca116cc9942da9779895111f39526">&#9670;&#160;</a></span>RamDataOut</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a4c7ca116cc9942da9779895111f39526">RamDataOut</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00996">996</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ad23e0399c263048d5a32fd46ab621323" name="ad23e0399c263048d5a32fd46ab621323"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad23e0399c263048d5a32fd46ab621323">&#9670;&#160;</a></span>ReadAck</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ad23e0399c263048d5a32fd46ab621323">ReadAck</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01007">1007</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a2258199886e6ffc8c429acd72e798885" name="a2258199886e6ffc8c429acd72e798885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2258199886e6ffc8c429acd72e798885">&#9670;&#160;</a></span>ReadAdcSample</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a2258199886e6ffc8c429acd72e798885">ReadAdcSample</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01054">1054</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a91bac08c1229a282bddf84e408b5e8e0" name="a91bac08c1229a282bddf84e408b5e8e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91bac08c1229a282bddf84e408b5e8e0">&#9670;&#160;</a></span>ReadReq</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a91bac08c1229a282bddf84e408b5e8e0">ReadReq</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01006">1006</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a52fea4ed1dc7950a260254b048ed4418" name="a52fea4ed1dc7950a260254b048ed4418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52fea4ed1dc7950a260254b048ed4418">&#9670;&#160;</a></span>ReadUart0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a52fea4ed1dc7950a260254b048ed4418">ReadUart0</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01091">1091</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a48f59cb48db408cf9d4b9dd3a46e6fae" name="a48f59cb48db408cf9d4b9dd3a46e6fae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48f59cb48db408cf9d4b9dd3a46e6fae">&#9670;&#160;</a></span>ReadUart1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a48f59cb48db408cf9d4b9dd3a46e6fae">ReadUart1</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01111">1111</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a37c62c9322b45ffa7ab4c696b9ce89d0" name="a37c62c9322b45ffa7ab4c696b9ce89d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37c62c9322b45ffa7ab4c696b9ce89d0">&#9670;&#160;</a></span>ReadUart2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a37c62c9322b45ffa7ab4c696b9ce89d0">ReadUart2</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01131">1131</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a64c5fe7002601c540a32f9d54df1f3b0" name="a64c5fe7002601c540a32f9d54df1f3b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64c5fe7002601c540a32f9d54df1f3b0">&#9670;&#160;</a></span>ReadUart3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a64c5fe7002601c540a32f9d54df1f3b0">ReadUart3</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01151">1151</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a8c65edd09f650cf692dff43c02c1419e" name="a8c65edd09f650cf692dff43c02c1419e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c65edd09f650cf692dff43c02c1419e">&#9670;&#160;</a></span>registerspace</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a8c65edd09f650cf692dff43c02c1419e">registerspace</a> <b><span class="vhdlchar">RegisterSpacePorts</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01430">1430</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a110d6f97255016ea3c3844987d4b86f9" name="a110d6f97255016ea3c3844987d4b86f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a110d6f97255016ea3c3844987d4b86f9">&#9670;&#160;</a></span>RegisterSpacePorts</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a110d6f97255016ea3c3844987d4b86f9">RegisterSpacePorts</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00561">561</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ae6c51ba99e0c13a2cd79fb652d495735" name="ae6c51ba99e0c13a2cd79fb652d495735"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6c51ba99e0c13a2cd79fb652d495735">&#9670;&#160;</a></span>rs422_rx0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ae6c51ba99e0c13a2cd79fb652d495735">rs422_rx0</a> <b><span class="vhdlchar">UartRxFifoExtClk</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01817">1817</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a44b6053b013c991dc953294174e71606" name="a44b6053b013c991dc953294174e71606"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44b6053b013c991dc953294174e71606">&#9670;&#160;</a></span>rs422_rx1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a44b6053b013c991dc953294174e71606">rs422_rx1</a> <b><span class="vhdlchar">UartRxFifoExtClk</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01916">1916</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a39ca8a0309e36a5f42fc041f40ba71b2" name="a39ca8a0309e36a5f42fc041f40ba71b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39ca8a0309e36a5f42fc041f40ba71b2">&#9670;&#160;</a></span>rs422_rx2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a39ca8a0309e36a5f42fc041f40ba71b2">rs422_rx2</a> <b><span class="vhdlchar">UartRxFifoExtClk</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l02015">2015</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ae748ebf44d35fbed30bf90ae3dff0976" name="ae748ebf44d35fbed30bf90ae3dff0976"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae748ebf44d35fbed30bf90ae3dff0976">&#9670;&#160;</a></span>rs422_tx0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ae748ebf44d35fbed30bf90ae3dff0976">rs422_tx0</a> <b><span class="vhdlchar">UartTxFifoExtClk</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01852">1852</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a1b2d6a4c8492a515955de5ebe0b5beab" name="a1b2d6a4c8492a515955de5ebe0b5beab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b2d6a4c8492a515955de5ebe0b5beab">&#9670;&#160;</a></span>rs422_tx1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a1b2d6a4c8492a515955de5ebe0b5beab">rs422_tx1</a> <b><span class="vhdlchar">UartTxFifoExtClk</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01948">1948</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a0e63570967eb467cd9edea426125b132" name="a0e63570967eb467cd9edea426125b132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e63570967eb467cd9edea426125b132">&#9670;&#160;</a></span>rs422_tx2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a0e63570967eb467cd9edea426125b132">rs422_tx2</a> <b><span class="vhdlchar">UartTxFifoExtClk</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l02050">2050</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a6296d364b617fcfde09642b97ff789ef" name="a6296d364b617fcfde09642b97ff789ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6296d364b617fcfde09642b97ff789ef">&#9670;&#160;</a></span>rs433_rx3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a6296d364b617fcfde09642b97ff789ef">rs433_rx3</a> <b><span class="vhdlchar">UartRxFifoExtClk</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l02126">2126</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="add31c1680b8af2e9ab4476c1f76b0a10" name="add31c1680b8af2e9ab4476c1f76b0a10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add31c1680b8af2e9ab4476c1f76b0a10">&#9670;&#160;</a></span>rs433_tx3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#add31c1680b8af2e9ab4476c1f76b0a10">rs433_tx3</a> <b><span class="vhdlchar">UartTxFifoExtClk</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l02161">2161</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ae483d476a623c9db2efa82b34f05af31" name="ae483d476a623c9db2efa82b34f05af31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae483d476a623c9db2efa82b34f05af31">&#9670;&#160;</a></span>RtcCounterPorts</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ae483d476a623c9db2efa82b34f05af31">RtcCounterPorts</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00294">294</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ae4baefa988d9cfdced89afda8556aee0" name="ae4baefa988d9cfdced89afda8556aee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4baefa988d9cfdced89afda8556aee0">&#9670;&#160;</a></span>Rxd0_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ae4baefa988d9cfdced89afda8556aee0">Rxd0_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01106">1106</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a962853a205a161be34721f6795122286" name="a962853a205a161be34721f6795122286"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a962853a205a161be34721f6795122286">&#9670;&#160;</a></span>Rxd1_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a962853a205a161be34721f6795122286">Rxd1_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01126">1126</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a884f4e879e71db6a837995e4b2fdd748" name="a884f4e879e71db6a837995e4b2fdd748"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a884f4e879e71db6a837995e4b2fdd748">&#9670;&#160;</a></span>Rxd2_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a884f4e879e71db6a837995e4b2fdd748">Rxd2_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01146">1146</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a3e980c1859f65f86c834cdd68aa808dc" name="a3e980c1859f65f86c834cdd68aa808dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e980c1859f65f86c834cdd68aa808dc">&#9670;&#160;</a></span>Rxd3_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a3e980c1859f65f86c834cdd68aa808dc">Rxd3_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01166">1166</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a759d386730cd000408e736528ed1c32f" name="a759d386730cd000408e736528ed1c32f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a759d386730cd000408e736528ed1c32f">&#9670;&#160;</a></span>SckAdcs_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a759d386730cd000408e736528ed1c32f">SckAdcs_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01045">1045</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a5760b71b439114772e15320a276e576c" name="a5760b71b439114772e15320a276e576c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5760b71b439114772e15320a276e576c">&#9670;&#160;</a></span>SckDacs_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a5760b71b439114772e15320a276e576c">SckDacs_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01016">1016</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a6619aa6427a03d9e647528a3b39a77bb" name="a6619aa6427a03d9e647528a3b39a77bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6619aa6427a03d9e647528a3b39a77bb">&#9670;&#160;</a></span>SckMonitorAdc_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a6619aa6427a03d9e647528a3b39a77bb">SckMonitorAdc_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01069">1069</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="afc4ad7235039bb32333301b57f72a389" name="afc4ad7235039bb32333301b57f72a389"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc4ad7235039bb32333301b57f72a389">&#9670;&#160;</a></span>SckXO_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#afc4ad7235039bb32333301b57f72a389">SckXO_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01182">1182</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a40289b9927eedbea8d5a960b5c0c6446" name="a40289b9927eedbea8d5a960b5c0c6446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40289b9927eedbea8d5a960b5c0c6446">&#9670;&#160;</a></span>SerialNumber</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a40289b9927eedbea8d5a960b5c0c6446">SerialNumber</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00987">987</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a2d17542406a05345c24cb450eead7727" name="a2d17542406a05345c24cb450eead7727"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d17542406a05345c24cb450eead7727">&#9670;&#160;</a></span>SpiDacPorts</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a2d17542406a05345c24cb450eead7727">SpiDacPorts</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00258">258</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a238a532bd5a4a34d3f1bb71796351250" name="a238a532bd5a4a34d3f1bb71796351250"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a238a532bd5a4a34d3f1bb71796351250">&#9670;&#160;</a></span>SpiDacQuadPorts</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a238a532bd5a4a34d3f1bb71796351250">SpiDacQuadPorts</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00880">880</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="adf25041b681d9439b5a69cf6abe1d976" name="adf25041b681d9439b5a69cf6abe1d976"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf25041b681d9439b5a69cf6abe1d976">&#9670;&#160;</a></span>SpiDeviceDualPorts</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#adf25041b681d9439b5a69cf6abe1d976">SpiDeviceDualPorts</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00760">760</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a5b3df86019bc4386cacf8e328d6daa6d" name="a5b3df86019bc4386cacf8e328d6daa6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b3df86019bc4386cacf8e328d6daa6d">&#9670;&#160;</a></span>SpiExtBusAddrTxPorts</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a5b3df86019bc4386cacf8e328d6daa6d">SpiExtBusAddrTxPorts</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00920">920</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="aeeff08a10dda3696733d1407a7fae0f2" name="aeeff08a10dda3696733d1407a7fae0f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeeff08a10dda3696733d1407a7fae0f2">&#9670;&#160;</a></span>SpiExtBusPorts</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#aeeff08a10dda3696733d1407a7fae0f2">SpiExtBusPorts</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00936">936</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a75e9ff3b76b00f4b87755a5722d5345b" name="a75e9ff3b76b00f4b87755a5722d5345b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75e9ff3b76b00f4b87755a5722d5345b">&#9670;&#160;</a></span>SpiMasterPorts</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a75e9ff3b76b00f4b87755a5722d5345b">SpiMasterPorts</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00810">810</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ae698750a4b13ac0ea0ec188983e8c618" name="ae698750a4b13ac0ea0ec188983e8c618"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae698750a4b13ac0ea0ec188983e8c618">&#9670;&#160;</a></span>SpiRegistersPorts</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ae698750a4b13ac0ea0ec188983e8c618">SpiRegistersPorts</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00535">535</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a96c5e3da48a239c673abf5bf22d67c2e" name="a96c5e3da48a239c673abf5bf22d67c2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96c5e3da48a239c673abf5bf22d67c2e">&#9670;&#160;</a></span>SRamSlaveBusPorts</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a96c5e3da48a239c673abf5bf22d67c2e">SRamSlaveBusPorts</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00508">508</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a08752966acd8d4149c8923d8b85d7a8b" name="a08752966acd8d4149c8923d8b85d7a8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08752966acd8d4149c8923d8b85d7a8b">&#9670;&#160;</a></span>TrigAdcs_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a08752966acd8d4149c8923d8b85d7a8b">TrigAdcs_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01040">1040</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ae28e4e9566f5b265350e741476da82df" name="ae28e4e9566f5b265350e741476da82df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae28e4e9566f5b265350e741476da82df">&#9670;&#160;</a></span>Txd0_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ae28e4e9566f5b265350e741476da82df">Txd0_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01105">1105</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a2de7be14df85ff1fd29235d08853da55" name="a2de7be14df85ff1fd29235d08853da55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2de7be14df85ff1fd29235d08853da55">&#9670;&#160;</a></span>Txd1_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a2de7be14df85ff1fd29235d08853da55">Txd1_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01125">1125</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a2c93d1a69481aba15c694eecdf916869" name="a2c93d1a69481aba15c694eecdf916869"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c93d1a69481aba15c694eecdf916869">&#9670;&#160;</a></span>Txd2_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a2c93d1a69481aba15c694eecdf916869">Txd2_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01145">1145</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a926f90040b2a5fe66da67a583775020a" name="a926f90040b2a5fe66da67a583775020a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a926f90040b2a5fe66da67a583775020a">&#9670;&#160;</a></span>Txd3_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a926f90040b2a5fe66da67a583775020a">Txd3_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01165">1165</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a75336daf80d80b4f9508a6c366e08e2e" name="a75336daf80d80b4f9508a6c366e08e2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75336daf80d80b4f9508a6c366e08e2e">&#9670;&#160;</a></span>TxdUartBitCount</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a75336daf80d80b4f9508a6c366e08e2e">TxdUartBitCount</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01169">1169</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a9879eb4fd3af2350bea69e378f65fcb3" name="a9879eb4fd3af2350bea69e378f65fcb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9879eb4fd3af2350bea69e378f65fcb3">&#9670;&#160;</a></span>uart0bitclockdiv</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a9879eb4fd3af2350bea69e378f65fcb3">uart0bitclockdiv</a> <b><span class="vhdlchar">VariableClockDividerPorts</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01770">1770</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="adb71ad80d8374eb20b7f24fd298c5729" name="adb71ad80d8374eb20b7f24fd298c5729"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb71ad80d8374eb20b7f24fd298c5729">&#9670;&#160;</a></span>Uart0ClkDivider</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#adb71ad80d8374eb20b7f24fd298c5729">Uart0ClkDivider</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01102">1102</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a581bbb883232404164b54fcd8392bff0" name="a581bbb883232404164b54fcd8392bff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a581bbb883232404164b54fcd8392bff0">&#9670;&#160;</a></span>Uart0FifoReset</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a581bbb883232404164b54fcd8392bff0">Uart0FifoReset</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01089">1089</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ad171d4689893058a948afadb7f558967" name="ad171d4689893058a948afadb7f558967"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad171d4689893058a948afadb7f558967">&#9670;&#160;</a></span>Uart0FifoReset_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ad171d4689893058a948afadb7f558967">Uart0FifoReset_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01090">1090</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ae278a7d3608a0e87746b151ad667806d" name="ae278a7d3608a0e87746b151ad667806d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae278a7d3608a0e87746b151ad667806d">&#9670;&#160;</a></span>Uart0RxFifoCount</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ae278a7d3608a0e87746b151ad667806d">Uart0RxFifoCount</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01096">1096</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a54ca8813b99194b0446d864b47ae844f" name="a54ca8813b99194b0446d864b47ae844f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54ca8813b99194b0446d864b47ae844f">&#9670;&#160;</a></span>Uart0RxFifoData</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a54ca8813b99194b0446d864b47ae844f">Uart0RxFifoData</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01095">1095</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ae18c0335de5659dcb7fbd6c941f8794f" name="ae18c0335de5659dcb7fbd6c941f8794f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae18c0335de5659dcb7fbd6c941f8794f">&#9670;&#160;</a></span>Uart0RxFifoEmpty</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ae18c0335de5659dcb7fbd6c941f8794f">Uart0RxFifoEmpty</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01093">1093</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ab366594018b076ed1a9bdb680a24dd0a" name="ab366594018b076ed1a9bdb680a24dd0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab366594018b076ed1a9bdb680a24dd0a">&#9670;&#160;</a></span>Uart0RxFifoFull</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ab366594018b076ed1a9bdb680a24dd0a">Uart0RxFifoFull</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01092">1092</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a9ede147a37709b2bdb5113612f2ab55e" name="a9ede147a37709b2bdb5113612f2ab55e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ede147a37709b2bdb5113612f2ab55e">&#9670;&#160;</a></span>Uart0RxFifoReadAck</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a9ede147a37709b2bdb5113612f2ab55e">Uart0RxFifoReadAck</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01094">1094</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a3bcabcfc4a45f351dc28da136a824ed8" name="a3bcabcfc4a45f351dc28da136a824ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bcabcfc4a45f351dc28da136a824ed8">&#9670;&#160;</a></span>uart0txbitclockdiv</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a3bcabcfc4a45f351dc28da136a824ed8">uart0txbitclockdiv</a> <b><span class="vhdlchar">ClockDividerPorts</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01782">1782</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a099b30b6fa4bad5bbe839a434e5351eb" name="a099b30b6fa4bad5bbe839a434e5351eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a099b30b6fa4bad5bbe839a434e5351eb">&#9670;&#160;</a></span>Uart0TxFifoCount</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a099b30b6fa4bad5bbe839a434e5351eb">Uart0TxFifoCount</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01101">1101</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="af04532d21919601096a8b7e8c2bb9021" name="af04532d21919601096a8b7e8c2bb9021"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af04532d21919601096a8b7e8c2bb9021">&#9670;&#160;</a></span>Uart0TxFifoData</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#af04532d21919601096a8b7e8c2bb9021">Uart0TxFifoData</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01100">1100</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="aba98e523319a7b9fbc1d2f814e19daf2" name="aba98e523319a7b9fbc1d2f814e19daf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba98e523319a7b9fbc1d2f814e19daf2">&#9670;&#160;</a></span>Uart0TxFifoEmpty</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#aba98e523319a7b9fbc1d2f814e19daf2">Uart0TxFifoEmpty</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01099">1099</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a52fed9f58ac81fa5b132cecb8b75232b" name="a52fed9f58ac81fa5b132cecb8b75232b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52fed9f58ac81fa5b132cecb8b75232b">&#9670;&#160;</a></span>Uart0TxFifoFull</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a52fed9f58ac81fa5b132cecb8b75232b">Uart0TxFifoFull</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01098">1098</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a454cd420508d4bfe4b04d172d90c17d1" name="a454cd420508d4bfe4b04d172d90c17d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a454cd420508d4bfe4b04d172d90c17d1">&#9670;&#160;</a></span>uart1bitclockdiv</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a454cd420508d4bfe4b04d172d90c17d1">uart1bitclockdiv</a> <b><span class="vhdlchar">VariableClockDividerPorts</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01872">1872</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a19d983e04fb7593bc4cebc6768488776" name="a19d983e04fb7593bc4cebc6768488776"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19d983e04fb7593bc4cebc6768488776">&#9670;&#160;</a></span>Uart1ClkDivider</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a19d983e04fb7593bc4cebc6768488776">Uart1ClkDivider</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01122">1122</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a6cabd0ab0efb446f526815d40f56e9fb" name="a6cabd0ab0efb446f526815d40f56e9fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cabd0ab0efb446f526815d40f56e9fb">&#9670;&#160;</a></span>Uart1FifoReset</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a6cabd0ab0efb446f526815d40f56e9fb">Uart1FifoReset</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01109">1109</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="aa865f2bb3c1b19d57c625859c879f7c3" name="aa865f2bb3c1b19d57c625859c879f7c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa865f2bb3c1b19d57c625859c879f7c3">&#9670;&#160;</a></span>Uart1FifoReset_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#aa865f2bb3c1b19d57c625859c879f7c3">Uart1FifoReset_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01110">1110</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="add50188d3612acbb2594e6f2721b8a79" name="add50188d3612acbb2594e6f2721b8a79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add50188d3612acbb2594e6f2721b8a79">&#9670;&#160;</a></span>Uart1RxFifoCount</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#add50188d3612acbb2594e6f2721b8a79">Uart1RxFifoCount</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01116">1116</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a4b6561aebcce5a80deff61f43713d6d7" name="a4b6561aebcce5a80deff61f43713d6d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b6561aebcce5a80deff61f43713d6d7">&#9670;&#160;</a></span>Uart1RxFifoData</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a4b6561aebcce5a80deff61f43713d6d7">Uart1RxFifoData</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01115">1115</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a393772ea55197f11716b7daabea2538e" name="a393772ea55197f11716b7daabea2538e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a393772ea55197f11716b7daabea2538e">&#9670;&#160;</a></span>Uart1RxFifoEmpty</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a393772ea55197f11716b7daabea2538e">Uart1RxFifoEmpty</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01113">1113</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ab49270e4f6e838002bdc1ac6656cafaa" name="ab49270e4f6e838002bdc1ac6656cafaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab49270e4f6e838002bdc1ac6656cafaa">&#9670;&#160;</a></span>Uart1RxFifoFull</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ab49270e4f6e838002bdc1ac6656cafaa">Uart1RxFifoFull</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01112">1112</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a2b05ad34583f2c6a6212d590c044f5e5" name="a2b05ad34583f2c6a6212d590c044f5e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b05ad34583f2c6a6212d590c044f5e5">&#9670;&#160;</a></span>Uart1RxFifoReadAck</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a2b05ad34583f2c6a6212d590c044f5e5">Uart1RxFifoReadAck</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01114">1114</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a85a16c9199a736762de3a08bec133513" name="a85a16c9199a736762de3a08bec133513"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85a16c9199a736762de3a08bec133513">&#9670;&#160;</a></span>uart1txbitclockdiv</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a85a16c9199a736762de3a08bec133513">uart1txbitclockdiv</a> <b><span class="vhdlchar">ClockDividerPorts</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01884">1884</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ab850bc60182593aa6ff3bda6e486a297" name="ab850bc60182593aa6ff3bda6e486a297"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab850bc60182593aa6ff3bda6e486a297">&#9670;&#160;</a></span>Uart1TxFifoCount</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ab850bc60182593aa6ff3bda6e486a297">Uart1TxFifoCount</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01121">1121</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a6c68c8d59af8c87f706cd8d07221c625" name="a6c68c8d59af8c87f706cd8d07221c625"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c68c8d59af8c87f706cd8d07221c625">&#9670;&#160;</a></span>Uart1TxFifoData</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a6c68c8d59af8c87f706cd8d07221c625">Uart1TxFifoData</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01120">1120</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ad4203a0b3ca74d19489dca2975b1d2f7" name="ad4203a0b3ca74d19489dca2975b1d2f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4203a0b3ca74d19489dca2975b1d2f7">&#9670;&#160;</a></span>Uart1TxFifoEmpty</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ad4203a0b3ca74d19489dca2975b1d2f7">Uart1TxFifoEmpty</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01119">1119</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a75bc10a86631d3ffa80d6ee97e339452" name="a75bc10a86631d3ffa80d6ee97e339452"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75bc10a86631d3ffa80d6ee97e339452">&#9670;&#160;</a></span>Uart1TxFifoFull</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a75bc10a86631d3ffa80d6ee97e339452">Uart1TxFifoFull</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01118">1118</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a95a19fe1da6abb43f1ba95952d589281" name="a95a19fe1da6abb43f1ba95952d589281"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95a19fe1da6abb43f1ba95952d589281">&#9670;&#160;</a></span>uart2bitclockdiv</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a95a19fe1da6abb43f1ba95952d589281">uart2bitclockdiv</a> <b><span class="vhdlchar">VariableClockDividerPorts</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01968">1968</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a0b5b8adfd6bf1b3f93dceb3048592d2c" name="a0b5b8adfd6bf1b3f93dceb3048592d2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b5b8adfd6bf1b3f93dceb3048592d2c">&#9670;&#160;</a></span>Uart2ClkDivider</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a0b5b8adfd6bf1b3f93dceb3048592d2c">Uart2ClkDivider</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01142">1142</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="abce2f63c461fad2b690a594ef5920922" name="abce2f63c461fad2b690a594ef5920922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abce2f63c461fad2b690a594ef5920922">&#9670;&#160;</a></span>Uart2FifoReset</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#abce2f63c461fad2b690a594ef5920922">Uart2FifoReset</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01129">1129</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a0a0ce92e6a210561738026f51fc75c98" name="a0a0ce92e6a210561738026f51fc75c98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a0ce92e6a210561738026f51fc75c98">&#9670;&#160;</a></span>Uart2FifoReset_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a0a0ce92e6a210561738026f51fc75c98">Uart2FifoReset_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01130">1130</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="af813b4e4bf7f72dd970e7c2cf15cc63e" name="af813b4e4bf7f72dd970e7c2cf15cc63e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af813b4e4bf7f72dd970e7c2cf15cc63e">&#9670;&#160;</a></span>Uart2RxFifoCount</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#af813b4e4bf7f72dd970e7c2cf15cc63e">Uart2RxFifoCount</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01136">1136</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a68d8fccf4206d9a0d45b0c86ba67a668" name="a68d8fccf4206d9a0d45b0c86ba67a668"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68d8fccf4206d9a0d45b0c86ba67a668">&#9670;&#160;</a></span>Uart2RxFifoData</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a68d8fccf4206d9a0d45b0c86ba67a668">Uart2RxFifoData</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01135">1135</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ab87efacb8cafad8b9925b11d7eb44d44" name="ab87efacb8cafad8b9925b11d7eb44d44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab87efacb8cafad8b9925b11d7eb44d44">&#9670;&#160;</a></span>Uart2RxFifoEmpty</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ab87efacb8cafad8b9925b11d7eb44d44">Uart2RxFifoEmpty</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01133">1133</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a60dcea0283ddc927ea417227a444f718" name="a60dcea0283ddc927ea417227a444f718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60dcea0283ddc927ea417227a444f718">&#9670;&#160;</a></span>Uart2RxFifoFull</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a60dcea0283ddc927ea417227a444f718">Uart2RxFifoFull</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01132">1132</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a8bd48de0e707b530f9fcbf22ca38c2e7" name="a8bd48de0e707b530f9fcbf22ca38c2e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bd48de0e707b530f9fcbf22ca38c2e7">&#9670;&#160;</a></span>Uart2RxFifoReadAck</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a8bd48de0e707b530f9fcbf22ca38c2e7">Uart2RxFifoReadAck</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01134">1134</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ab90a6ae1854a05005dea26118cfd22fa" name="ab90a6ae1854a05005dea26118cfd22fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab90a6ae1854a05005dea26118cfd22fa">&#9670;&#160;</a></span>uart2txbitclockdiv</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ab90a6ae1854a05005dea26118cfd22fa">uart2txbitclockdiv</a> <b><span class="vhdlchar">ClockDividerPorts</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01980">1980</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a021f5d87d2f46aec8578f82725035575" name="a021f5d87d2f46aec8578f82725035575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a021f5d87d2f46aec8578f82725035575">&#9670;&#160;</a></span>Uart2TxFifoCount</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a021f5d87d2f46aec8578f82725035575">Uart2TxFifoCount</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01141">1141</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a996de9bf23422ec6a2cc99b621566136" name="a996de9bf23422ec6a2cc99b621566136"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a996de9bf23422ec6a2cc99b621566136">&#9670;&#160;</a></span>Uart2TxFifoData</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a996de9bf23422ec6a2cc99b621566136">Uart2TxFifoData</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01140">1140</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a80d01ccbdbaca47948be45c8763bcd13" name="a80d01ccbdbaca47948be45c8763bcd13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80d01ccbdbaca47948be45c8763bcd13">&#9670;&#160;</a></span>Uart2TxFifoEmpty</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a80d01ccbdbaca47948be45c8763bcd13">Uart2TxFifoEmpty</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01139">1139</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ae67682e5b2c5bd3dfb8048bf0894678e" name="ae67682e5b2c5bd3dfb8048bf0894678e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae67682e5b2c5bd3dfb8048bf0894678e">&#9670;&#160;</a></span>Uart2TxFifoFull</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ae67682e5b2c5bd3dfb8048bf0894678e">Uart2TxFifoFull</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01138">1138</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a2f52f961301e4a59a1bb8ff995d84f4d" name="a2f52f961301e4a59a1bb8ff995d84f4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f52f961301e4a59a1bb8ff995d84f4d">&#9670;&#160;</a></span>uart3bitclockdiv</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a2f52f961301e4a59a1bb8ff995d84f4d">uart3bitclockdiv</a> <b><span class="vhdlchar">VariableClockDividerPorts</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l02079">2079</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="aabce1735a2b47e228a3708abbab85b5e" name="aabce1735a2b47e228a3708abbab85b5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabce1735a2b47e228a3708abbab85b5e">&#9670;&#160;</a></span>Uart3ClkDivider</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#aabce1735a2b47e228a3708abbab85b5e">Uart3ClkDivider</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01162">1162</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a56d17a3b782306f8f9546d56ebdbd099" name="a56d17a3b782306f8f9546d56ebdbd099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56d17a3b782306f8f9546d56ebdbd099">&#9670;&#160;</a></span>Uart3FifoReset</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a56d17a3b782306f8f9546d56ebdbd099">Uart3FifoReset</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01149">1149</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a3e68efcc417c6e06ab8b3e9a098503f4" name="a3e68efcc417c6e06ab8b3e9a098503f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e68efcc417c6e06ab8b3e9a098503f4">&#9670;&#160;</a></span>Uart3FifoReset_i</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a3e68efcc417c6e06ab8b3e9a098503f4">Uart3FifoReset_i</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01150">1150</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a7b9d2d6789bdd7590359238a25652298" name="a7b9d2d6789bdd7590359238a25652298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b9d2d6789bdd7590359238a25652298">&#9670;&#160;</a></span>Uart3RxFifoCount</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a7b9d2d6789bdd7590359238a25652298">Uart3RxFifoCount</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01156">1156</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="aecfb24df23f97725b439f491ffa2d01f" name="aecfb24df23f97725b439f491ffa2d01f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecfb24df23f97725b439f491ffa2d01f">&#9670;&#160;</a></span>Uart3RxFifoData</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#aecfb24df23f97725b439f491ffa2d01f">Uart3RxFifoData</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01155">1155</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="aea29110e5c0532ebbab2e5b75c594cda" name="aea29110e5c0532ebbab2e5b75c594cda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea29110e5c0532ebbab2e5b75c594cda">&#9670;&#160;</a></span>Uart3RxFifoEmpty</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#aea29110e5c0532ebbab2e5b75c594cda">Uart3RxFifoEmpty</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01153">1153</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a7fca826503d16988accc46b7d62f5e39" name="a7fca826503d16988accc46b7d62f5e39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fca826503d16988accc46b7d62f5e39">&#9670;&#160;</a></span>Uart3RxFifoFull</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a7fca826503d16988accc46b7d62f5e39">Uart3RxFifoFull</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01152">1152</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a6b4046be3a1bb1f82b7a697cf43d05b8" name="a6b4046be3a1bb1f82b7a697cf43d05b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b4046be3a1bb1f82b7a697cf43d05b8">&#9670;&#160;</a></span>Uart3RxFifoReadAck</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a6b4046be3a1bb1f82b7a697cf43d05b8">Uart3RxFifoReadAck</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01154">1154</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="aae13dac58138c5c05f1ed02ab77ff1e4" name="aae13dac58138c5c05f1ed02ab77ff1e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae13dac58138c5c05f1ed02ab77ff1e4">&#9670;&#160;</a></span>uart3txbitclockdiv</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#aae13dac58138c5c05f1ed02ab77ff1e4">uart3txbitclockdiv</a> <b><span class="vhdlchar">ClockDividerPorts</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Instantiation</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l02091">2091</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="acea40362fad8abdc73a248892012172a" name="acea40362fad8abdc73a248892012172a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acea40362fad8abdc73a248892012172a">&#9670;&#160;</a></span>Uart3TxFifoCount</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#acea40362fad8abdc73a248892012172a">Uart3TxFifoCount</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">9</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01161">1161</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="af0f1ef4e8679255e62fc4252a80fa210" name="af0f1ef4e8679255e62fc4252a80fa210"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0f1ef4e8679255e62fc4252a80fa210">&#9670;&#160;</a></span>Uart3TxFifoData</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#af0f1ef4e8679255e62fc4252a80fa210">Uart3TxFifoData</a> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">7</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01160">1160</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a252c6b7d847f0eae28c7182f7b54c3df" name="a252c6b7d847f0eae28c7182f7b54c3df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a252c6b7d847f0eae28c7182f7b54c3df">&#9670;&#160;</a></span>Uart3TxFifoEmpty</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a252c6b7d847f0eae28c7182f7b54c3df">Uart3TxFifoEmpty</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01159">1159</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a3bb8412c7b1743b27503a2e8b9b5da4b" name="a3bb8412c7b1743b27503a2e8b9b5da4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bb8412c7b1743b27503a2e8b9b5da4b">&#9670;&#160;</a></span>Uart3TxFifoFull</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a3bb8412c7b1743b27503a2e8b9b5da4b">Uart3TxFifoFull</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01158">1158</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="aadc57dc79f99705f782b1fccc9fc78a9" name="aadc57dc79f99705f782b1fccc9fc78a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadc57dc79f99705f782b1fccc9fc78a9">&#9670;&#160;</a></span>UartClk</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#aadc57dc79f99705f782b1fccc9fc78a9">UartClk</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00978">978</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a95737d0e491f9a1f55a921efd14693a8" name="a95737d0e491f9a1f55a921efd14693a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95737d0e491f9a1f55a921efd14693a8">&#9670;&#160;</a></span>UartClk0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a95737d0e491f9a1f55a921efd14693a8">UartClk0</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01103">1103</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ad97e80dc63499867e3cc8468d216a794" name="ad97e80dc63499867e3cc8468d216a794"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad97e80dc63499867e3cc8468d216a794">&#9670;&#160;</a></span>UartClk1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ad97e80dc63499867e3cc8468d216a794">UartClk1</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01123">1123</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="acb86be37726a6e4b3dd058a096d4db30" name="acb86be37726a6e4b3dd058a096d4db30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb86be37726a6e4b3dd058a096d4db30">&#9670;&#160;</a></span>UartClk2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#acb86be37726a6e4b3dd058a096d4db30">UartClk2</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01143">1143</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="adc9b6c7b56a7c9f2f8d9e5c435f24cdd" name="adc9b6c7b56a7c9f2f8d9e5c435f24cdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc9b6c7b56a7c9f2f8d9e5c435f24cdd">&#9670;&#160;</a></span>UartClk3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#adc9b6c7b56a7c9f2f8d9e5c435f24cdd">UartClk3</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01163">1163</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a3166c5e8c58f07a068d12545b4bc5869" name="a3166c5e8c58f07a068d12545b4bc5869"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3166c5e8c58f07a068d12545b4bc5869">&#9670;&#160;</a></span>UartRx</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a3166c5e8c58f07a068d12545b4bc5869">UartRx</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00345">345</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a7cfa761ba4e7ae3c27fcb38174cf67c1" name="a7cfa761ba4e7ae3c27fcb38174cf67c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cfa761ba4e7ae3c27fcb38174cf67c1">&#9670;&#160;</a></span>UartRx0Dbg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a7cfa761ba4e7ae3c27fcb38174cf67c1">UartRx0Dbg</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01107">1107</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ae4d487f6b6ef8c4c779699e965631294" name="ae4d487f6b6ef8c4c779699e965631294"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4d487f6b6ef8c4c779699e965631294">&#9670;&#160;</a></span>UartRx1Dbg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ae4d487f6b6ef8c4c779699e965631294">UartRx1Dbg</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01127">1127</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="aa1ae7a772186d938fd79b9bef42dc414" name="aa1ae7a772186d938fd79b9bef42dc414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1ae7a772186d938fd79b9bef42dc414">&#9670;&#160;</a></span>UartRx2Dbg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#aa1ae7a772186d938fd79b9bef42dc414">UartRx2Dbg</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01147">1147</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a98bbab21c14dbb627470c32e86cdd440" name="a98bbab21c14dbb627470c32e86cdd440"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98bbab21c14dbb627470c32e86cdd440">&#9670;&#160;</a></span>UartRx3Dbg</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a98bbab21c14dbb627470c32e86cdd440">UartRx3Dbg</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01167">1167</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="afb4ca23fc0f5acb28d23ca3962b828a4" name="afb4ca23fc0f5acb28d23ca3962b828a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb4ca23fc0f5acb28d23ca3962b828a4">&#9670;&#160;</a></span>UartRxFifo</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#afb4ca23fc0f5acb28d23ca3962b828a4">UartRxFifo</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00360">360</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a08c4ef02d0aebe01b2bcc29f53c9c2a2" name="a08c4ef02d0aebe01b2bcc29f53c9c2a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08c4ef02d0aebe01b2bcc29f53c9c2a2">&#9670;&#160;</a></span>UartRxFifoExtClk</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a08c4ef02d0aebe01b2bcc29f53c9c2a2">UartRxFifoExtClk</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00387">387</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a3927035371179c0e400b8bb5c9d76920" name="a3927035371179c0e400b8bb5c9d76920"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3927035371179c0e400b8bb5c9d76920">&#9670;&#160;</a></span>UartRxMultiFifo</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a3927035371179c0e400b8bb5c9d76920">UartRxMultiFifo</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00413">413</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a9f240fb3d10a9da4a3e76a11c0388017" name="a9f240fb3d10a9da4a3e76a11c0388017"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f240fb3d10a9da4a3e76a11c0388017">&#9670;&#160;</a></span>UartRxRaw</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a9f240fb3d10a9da4a3e76a11c0388017">UartRxRaw</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00333">333</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a5d75db2f7ea25396e0ec43cd176c0724" name="a5d75db2f7ea25396e0ec43cd176c0724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d75db2f7ea25396e0ec43cd176c0724">&#9670;&#160;</a></span>UartTx</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a5d75db2f7ea25396e0ec43cd176c0724">UartTx</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00439">439</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a67ea097e57c66c2b1af0a9c0ea82d4ed" name="a67ea097e57c66c2b1af0a9c0ea82d4ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67ea097e57c66c2b1af0a9c0ea82d4ed">&#9670;&#160;</a></span>UartTxClk0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a67ea097e57c66c2b1af0a9c0ea82d4ed">UartTxClk0</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01104">1104</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a302fc96f2e01a31395de1a12ebd1783b" name="a302fc96f2e01a31395de1a12ebd1783b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a302fc96f2e01a31395de1a12ebd1783b">&#9670;&#160;</a></span>UartTxClk1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a302fc96f2e01a31395de1a12ebd1783b">UartTxClk1</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01124">1124</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ad1d91a5b47972cd7a15e2589637a9ebc" name="ad1d91a5b47972cd7a15e2589637a9ebc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1d91a5b47972cd7a15e2589637a9ebc">&#9670;&#160;</a></span>UartTxClk2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ad1d91a5b47972cd7a15e2589637a9ebc">UartTxClk2</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01144">1144</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="ade20e847c91358945522e7d628241adb" name="ade20e847c91358945522e7d628241adb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade20e847c91358945522e7d628241adb">&#9670;&#160;</a></span>UartTxClk3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#ade20e847c91358945522e7d628241adb">UartTxClk3</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01164">1164</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a8e29b1b66d07010740bf5bb0af907caa" name="a8e29b1b66d07010740bf5bb0af907caa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e29b1b66d07010740bf5bb0af907caa">&#9670;&#160;</a></span>UartTxFifo</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a8e29b1b66d07010740bf5bb0af907caa">UartTxFifo</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00451">451</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a643910c07e2bd2dba243e9d10074110d" name="a643910c07e2bd2dba243e9d10074110d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a643910c07e2bd2dba243e9d10074110d">&#9670;&#160;</a></span>UartTxFifoExtClk</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a643910c07e2bd2dba243e9d10074110d">UartTxFifoExtClk</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00480">480</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a64bbe1c9e8f2ac65c64113bc1d23bfcf" name="a64bbe1c9e8f2ac65c64113bc1d23bfcf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64bbe1c9e8f2ac65c64113bc1d23bfcf">&#9670;&#160;</a></span>VariableClockDividerPorts</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a64bbe1c9e8f2ac65c64113bc1d23bfcf">VariableClockDividerPorts</a> <b><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Component</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l00209">209</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a497c211727b737db4387aac78bd46609" name="a497c211727b737db4387aac78bd46609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a497c211727b737db4387aac78bd46609">&#9670;&#160;</a></span>WriteAck</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a497c211727b737db4387aac78bd46609">WriteAck</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01004">1004</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a189461809da31b305f00469b04bd27c3" name="a189461809da31b305f00469b04bd27c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a189461809da31b305f00469b04bd27c3">&#9670;&#160;</a></span>WriteClkDac</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a189461809da31b305f00469b04bd27c3">WriteClkDac</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01179">1179</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a5f5f4af1909467dff3b29d11077127c2" name="a5f5f4af1909467dff3b29d11077127c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f5f4af1909467dff3b29d11077127c2">&#9670;&#160;</a></span>WriteDacs</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a5f5f4af1909467dff3b29d11077127c2">WriteDacs</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01029">1029</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a2748e4cd8122f7c60db8430a161b3f96" name="a2748e4cd8122f7c60db8430a161b3f96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2748e4cd8122f7c60db8430a161b3f96">&#9670;&#160;</a></span>WriteReq</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a2748e4cd8122f7c60db8430a161b3f96">WriteReq</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01003">1003</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a677d33016bf52e475951c1c77a7ebb6b" name="a677d33016bf52e475951c1c77a7ebb6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a677d33016bf52e475951c1c77a7ebb6b">&#9670;&#160;</a></span>WriteUart0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a677d33016bf52e475951c1c77a7ebb6b">WriteUart0</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01097">1097</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a9139bb126ecbd5138419df0ad2a7deda" name="a9139bb126ecbd5138419df0ad2a7deda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9139bb126ecbd5138419df0ad2a7deda">&#9670;&#160;</a></span>WriteUart1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a9139bb126ecbd5138419df0ad2a7deda">WriteUart1</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01117">1117</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="a009ecb093dc824c6d3d92a9a4827e58e" name="a009ecb093dc824c6d3d92a9a4827e58e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a009ecb093dc824c6d3d92a9a4827e58e">&#9670;&#160;</a></span>WriteUart2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#a009ecb093dc824c6d3d92a9a4827e58e">WriteUart2</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01137">1137</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<a id="aace611faa1360c21e61a0ed5cab74f1b" name="aace611faa1360c21e61a0ed5cab74f1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aace611faa1360c21e61a0ed5cab74f1b">&#9670;&#160;</a></span>WriteUart3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMain_1_1architecture__Main.html#aace611faa1360c21e61a0ed5cab74f1b">WriteUart3</a> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b> </td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">Signal</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="Main_8vhd_source.html#l01157">1157</a> of file <a class="el" href="Main_8vhd_source.html">Main.vhd</a>.</p>

</div>
</div>
<hr/>The documentation for this design unit was generated from the following file:<ul>
<li><a class="el" href="Main_8vhd_source.html">Main.vhd</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classMain.html">Main</a></li><li class="navelem"><a class="el" href="classMain_1_1architecture__Main.html">architecture_Main</a></li>
    <li class="footer">Generated on Thu Jul 3 2025 22:34:34 for ESC FilterWheel Fpga Source by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
