tree_rom.v,verilog,xil_defaultlib,../../../../final_project.gen/sources_1/ip/tree_rom_1/sim/tree_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
