<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="pro1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="alu_74181.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="pro1.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="pro1.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="pro1.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="pro1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="pro1.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="pro1.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="pro1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="pro1.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="pro1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="pro1.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="pro1.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="pro1.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="pro1.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="pro1.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pro1.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="pro1.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="pro1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="pro1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="pro1.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="pro1.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="pro1.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="pro1.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="pro1.vhf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="pro1.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="pro1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="pro1_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="pro1_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="pro1_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="pro1_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="pro1_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="pro1_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pro1_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pro1_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="pro1_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="pro1_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pro1_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="pro1_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="pro1_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="pro1_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pro1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1507863292" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1507863292">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1507863438" xil_pn:in_ck="4924896882350" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5285207181246111098" xil_pn:start_ts="1507863438">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="pro1.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1507863292" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="697835989947344350" xil_pn:start_ts="1507863292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507863292" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1507863292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507863292" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-513510372772213688" xil_pn:start_ts="1507863292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507863292" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1507863292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507863292" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8473650104488983080" xil_pn:start_ts="1507863292">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507863445" xil_pn:in_ck="5926563672533416394" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="8575926643896232784" xil_pn:start_ts="1507863438">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="pro1.jhd"/>
      <outfile xil_pn:name="pro1.lso"/>
      <outfile xil_pn:name="pro1.ngc"/>
      <outfile xil_pn:name="pro1.ngr"/>
      <outfile xil_pn:name="pro1.prj"/>
      <outfile xil_pn:name="pro1.stx"/>
      <outfile xil_pn:name="pro1.syr"/>
      <outfile xil_pn:name="pro1.xst"/>
      <outfile xil_pn:name="pro1_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1507863446" xil_pn:in_ck="158610469892592" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="123229027436054116" xil_pn:start_ts="1507863445">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1507863449" xil_pn:in_ck="5272612739376528344" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2763568364577077961" xil_pn:start_ts="1507863446">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="pro1.bld"/>
      <outfile xil_pn:name="pro1.ngd"/>
      <outfile xil_pn:name="pro1_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1507863460" xil_pn:in_ck="5272612739376528345" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4245753365082497697" xil_pn:start_ts="1507863449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="pro1.pcf"/>
      <outfile xil_pn:name="pro1_map.map"/>
      <outfile xil_pn:name="pro1_map.mrp"/>
      <outfile xil_pn:name="pro1_map.ncd"/>
      <outfile xil_pn:name="pro1_map.ngm"/>
      <outfile xil_pn:name="pro1_map.xrpt"/>
      <outfile xil_pn:name="pro1_summary.xml"/>
      <outfile xil_pn:name="pro1_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1507863475" xil_pn:in_ck="-9112913161755963534" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-8069197479544554484" xil_pn:start_ts="1507863460">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="pro1.ncd"/>
      <outfile xil_pn:name="pro1.pad"/>
      <outfile xil_pn:name="pro1.par"/>
      <outfile xil_pn:name="pro1.ptwx"/>
      <outfile xil_pn:name="pro1.unroutes"/>
      <outfile xil_pn:name="pro1.xpi"/>
      <outfile xil_pn:name="pro1_pad.csv"/>
      <outfile xil_pn:name="pro1_pad.txt"/>
      <outfile xil_pn:name="pro1_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1507863486" xil_pn:in_ck="4924896876901" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1507863475">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="pro1.bgn"/>
      <outfile xil_pn:name="pro1.bit"/>
      <outfile xil_pn:name="pro1.drc"/>
      <outfile xil_pn:name="pro1.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1507863475" xil_pn:in_ck="5272612739376528213" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1507863469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="pro1.twr"/>
      <outfile xil_pn:name="pro1.twx"/>
    </transform>
  </transforms>

</generated_project>
