//! **************************************************************************
// Written by: Map P.20131013 on Thu Jul 25 05:13:45 2019
//! **************************************************************************

SCHEMATIC START;
CONFIG VCCAUX = "3.3";
COMP "fx2_reset" LOCATE = SITE "G22" LEVEL 1;
COMP "spiflash4x_cs_n" LOCATE = SITE "AA3" LEVEL 1;
COMP "ddram_cas_n" LOCATE = SITE "M4" LEVEL 1;
COMP "spiflash4x_dq<0>" LOCATE = SITE "AB20" LEVEL 1;
COMP "spiflash4x_dq<1>" LOCATE = SITE "AA20" LEVEL 1;
COMP "spiflash4x_dq<2>" LOCATE = SITE "R13" LEVEL 1;
COMP "spiflash4x_dq<3>" LOCATE = SITE "T14" LEVEL 1;
COMP "ddram_cke" LOCATE = SITE "F2" LEVEL 1;
COMP "hdled" LOCATE = SITE "J7" LEVEL 1;
COMP "ddram_odt" LOCATE = SITE "L6" LEVEL 1;
COMP "ddram_clock_n" LOCATE = SITE "K3" LEVEL 1;
COMP "ddram_clock_p" LOCATE = SITE "K4" LEVEL 1;
COMP "pwled" LOCATE = SITE "H8" LEVEL 1;
COMP "pwrsw" LOCATE = SITE "F5" LEVEL 1;
COMP "cpu_reset" LOCATE = SITE "Y3" LEVEL 1;
COMP "ddram_a<0>" LOCATE = SITE "K2" LEVEL 1;
COMP "ddram_a<1>" LOCATE = SITE "K1" LEVEL 1;
COMP "ddram_a<2>" LOCATE = SITE "K5" LEVEL 1;
COMP "ddram_a<3>" LOCATE = SITE "M6" LEVEL 1;
COMP "ddram_a<4>" LOCATE = SITE "H3" LEVEL 1;
COMP "ddram_a<5>" LOCATE = SITE "L4" LEVEL 1;
COMP "ddram_a<6>" LOCATE = SITE "M3" LEVEL 1;
COMP "ddram_a<7>" LOCATE = SITE "K6" LEVEL 1;
COMP "ddram_a<8>" LOCATE = SITE "G3" LEVEL 1;
COMP "ddram_a<9>" LOCATE = SITE "G1" LEVEL 1;
COMP "spiflash4x_clk" LOCATE = SITE "Y20" LEVEL 1;
COMP "ddram_ras_n" LOCATE = SITE "M5" LEVEL 1;
COMP "ddram_dq<10>" LOCATE = SITE "U3" LEVEL 1;
COMP "ddram_dq<11>" LOCATE = SITE "U1" LEVEL 1;
COMP "ddram_dq<12>" LOCATE = SITE "W3" LEVEL 1;
COMP "ddram_dq<13>" LOCATE = SITE "W1" LEVEL 1;
COMP "ddram_dq<14>" LOCATE = SITE "Y2" LEVEL 1;
COMP "ddram_dq<15>" LOCATE = SITE "Y1" LEVEL 1;
COMP "clk100" LOCATE = SITE "AB13" LEVEL 1;
COMP "ddram_dqs<0>" LOCATE = SITE "N3" LEVEL 1;
COMP "ddram_dqs<1>" LOCATE = SITE "V2" LEVEL 1;
COMP "ddram_dqs_n<0>" LOCATE = SITE "N1" LEVEL 1;
COMP "ddram_dqs_n<1>" LOCATE = SITE "V1" LEVEL 1;
COMP "ddram_a<10>" LOCATE = SITE "J4" LEVEL 1;
COMP "ddram_a<11>" LOCATE = SITE "E1" LEVEL 1;
COMP "ddram_a<12>" LOCATE = SITE "F1" LEVEL 1;
COMP "ddram_a<13>" LOCATE = SITE "J6" LEVEL 1;
COMP "ddram_a<14>" LOCATE = SITE "H5" LEVEL 1;
COMP "ddram_ba<0>" LOCATE = SITE "J3" LEVEL 1;
COMP "ddram_ba<1>" LOCATE = SITE "J1" LEVEL 1;
COMP "ddram_ba<2>" LOCATE = SITE "H1" LEVEL 1;
COMP "opsis_i2c_sda" LOCATE = SITE "C1" LEVEL 1;
COMP "ddram_dm<0>" LOCATE = SITE "N4" LEVEL 1;
COMP "ddram_we_n" LOCATE = SITE "H2" LEVEL 1;
COMP "ddram_dm<1>" LOCATE = SITE "P3" LEVEL 1;
COMP "opsis_i2c_scl" LOCATE = SITE "G6" LEVEL 1;
COMP "ddram_dq<0>" LOCATE = SITE "R3" LEVEL 1;
COMP "ddram_dq<1>" LOCATE = SITE "R1" LEVEL 1;
COMP "ddram_dq<2>" LOCATE = SITE "P2" LEVEL 1;
COMP "ddram_dq<3>" LOCATE = SITE "P1" LEVEL 1;
COMP "ddram_dq<4>" LOCATE = SITE "L3" LEVEL 1;
COMP "ddram_dq<5>" LOCATE = SITE "L1" LEVEL 1;
COMP "ddram_dq<6>" LOCATE = SITE "M2" LEVEL 1;
COMP "ddram_dq<7>" LOCATE = SITE "M1" LEVEL 1;
COMP "ddram_dq<8>" LOCATE = SITE "T2" LEVEL 1;
COMP "ddram_dq<9>" LOCATE = SITE "T1" LEVEL 1;
COMP "ddram_reset_n" LOCATE = SITE "E3" LEVEL 1;
COMP "fx2_serial_rx" LOCATE = SITE "T17" LEVEL 1;
COMP "fx2_serial_tx" LOCATE = SITE "P18" LEVEL 1;
PIN Mram_tag_mem_pins<9> = BEL "Mram_tag_mem" PINNAME CLKA;
PIN Mram_mem_11_pins<9> = BEL "Mram_mem_11" PINNAME CLKA;
PIN Mram_mem_12_pins<9> = BEL "Mram_mem_12" PINNAME CLKA;
PIN Mram_mem_13_pins<9> = BEL "Mram_mem_13" PINNAME CLKA;
PIN Mram_mem_14_pins<9> = BEL "Mram_mem_14" PINNAME CLKA;
PIN Mram_mem_15_pins<9> = BEL "Mram_mem_15" PINNAME CLKA;
PIN Mram_mem_16_pins<9> = BEL "Mram_mem_16" PINNAME CLKA;
PIN Mram_mem_17_pins<9> = BEL "Mram_mem_17" PINNAME CLKA;
PIN Mram_mem_18_pins<9> = BEL "Mram_mem_18" PINNAME CLKA;
PIN Mram_mem_19_pins<9> = BEL "Mram_mem_19" PINNAME CLKA;
PIN Mram_mem_110_pins<9> = BEL "Mram_mem_110" PINNAME CLKA;
PIN Mram_mem_111_pins<9> = BEL "Mram_mem_111" PINNAME CLKA;
PIN Mram_mem_112_pins<9> = BEL "Mram_mem_112" PINNAME CLKA;
PIN Mram_mem_113_pins<9> = BEL "Mram_mem_113" PINNAME CLKA;
PIN Mram_mem_114_pins<9> = BEL "Mram_mem_114" PINNAME CLKA;
PIN Mram_mem_115_pins<9> = BEL "Mram_mem_115" PINNAME CLKA;
PIN Mram_mem_116_pins<9> = BEL "Mram_mem_116" PINNAME CLKA;
PIN Mram_data_mem1_pins<9> = BEL "Mram_data_mem1" PINNAME CLKA;
PIN Mram_data_mem2_pins<9> = BEL "Mram_data_mem2" PINNAME CLKA;
PIN Mram_data_mem3_pins<9> = BEL "Mram_data_mem3" PINNAME CLKA;
PIN Mram_data_mem4_pins<9> = BEL "Mram_data_mem4" PINNAME CLKA;
PIN Mram_mem16_pins<13> = BEL "Mram_mem16" PINNAME CLKA;
PIN Mram_mem15_pins<13> = BEL "Mram_mem15" PINNAME CLKA;
PIN Mram_mem14_pins<13> = BEL "Mram_mem14" PINNAME CLKA;
PIN Mram_mem13_pins<13> = BEL "Mram_mem13" PINNAME CLKA;
PIN Mram_mem12_pins<13> = BEL "Mram_mem12" PINNAME CLKA;
PIN Mram_mem11_pins<13> = BEL "Mram_mem11" PINNAME CLKA;
PIN Mram_mem10_pins<13> = BEL "Mram_mem10" PINNAME CLKA;
PIN Mram_mem9_pins<13> = BEL "Mram_mem9" PINNAME CLKA;
PIN Mram_mem8_pins<13> = BEL "Mram_mem8" PINNAME CLKA;
PIN Mram_mem7_pins<13> = BEL "Mram_mem7" PINNAME CLKA;
PIN Mram_mem6_pins<13> = BEL "Mram_mem6" PINNAME CLKA;
PIN Mram_mem5_pins<13> = BEL "Mram_mem5" PINNAME CLKA;
PIN Mram_mem4_pins<13> = BEL "Mram_mem4" PINNAME CLKA;
PIN Mram_mem3_pins<13> = BEL "Mram_mem3" PINNAME CLKA;
PIN Mram_mem2_pins<13> = BEL "Mram_mem2" PINNAME CLKA;
PIN Mram_mem1_pins<13> = BEL "Mram_mem1" PINNAME CLKA;
TIMEGRP PRDsys_clk = BEL "xilinxmultiregimpl2_regs0" BEL
        "xilinxmultiregimpl3_regs0" BEL "xilinxmultiregimpl2_regs1" BEL
        "xilinxmultiregimpl3_regs1" BEL "suart_rx_r" BEL "suart_rx_reg_0" BEL
        "suart_rx_reg_1" BEL "suart_rx_reg_2" BEL "suart_rx_reg_3" BEL
        "suart_rx_reg_4" BEL "suart_rx_reg_5" BEL "suart_rx_reg_6" BEL
        "suart_rx_reg_7" BEL "basesoc_rom_bus_ack" BEL
        "basesoc_bus_wishbone_dat_r_0" BEL "basesoc_bus_wishbone_dat_r_1" BEL
        "basesoc_bus_wishbone_dat_r_2" BEL "basesoc_bus_wishbone_dat_r_3" BEL
        "basesoc_bus_wishbone_dat_r_4" BEL "basesoc_bus_wishbone_dat_r_5" BEL
        "basesoc_bus_wishbone_dat_r_6" BEL "basesoc_bus_wishbone_dat_r_7" BEL
        "basesoc_zero_old_trigger" BEL "suart_sink_ready" BEL
        "suart_tx_old_trigger" BEL "suart_rx_old_trigger" BEL
        "basesoc_sdram_cmd_payload_we" BEL "basesoc_sdram_cmd_payload_a_10"
        BEL "basesoc_sdram_cmd_payload_cas" BEL "basesoc_sdram_generator_done"
        BEL "basesoc_slave_sel_r_0" BEL "basesoc_slave_sel_r_1" BEL
        "basesoc_slave_sel_r_2" BEL "basesoc_slave_sel_r_3" BEL
        "basesoc_slave_sel_r_4" BEL "basesoc_csrbankarray_sel_r" BEL
        "basesoc_sdram_dfi_p0_we_n" BEL "basesoc_sdram_dfi_p0_cas_n" BEL
        "basesoc_sdram_dfi_p0_ras_n" BEL "basesoc_sdram_dfi_p1_we_n" BEL
        "basesoc_sdram_dfi_p1_cas_n" BEL "basesoc_sdram_dfi_p1_ras_n" BEL
        "opsis_i2c_counter_0" BEL "opsis_i2c_counter_1" BEL
        "opsis_i2c_counter_2" BEL "opsis_i2c_counter_3" BEL
        "spiflash_counter_0" BEL "spiflash_counter_1" BEL "spiflash_counter_2"
        BEL "spiflash_counter_3" BEL "spiflash_counter_4" BEL
        "spiflash_counter_5" BEL "spiflash_counter_6" BEL "spiflash_counter_7"
        BEL "basesoc_sdram_generator_counter_0" BEL
        "basesoc_sdram_generator_counter_1" BEL
        "basesoc_sdram_generator_counter_2" BEL
        "basesoc_sdram_generator_counter_3" BEL
        "basesoc_sdram_generator_counter_4" BEL
        "basesoc_sdram_generator_counter_5" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_valid_n" BEL
        "opsis_i2c_samp_carry" BEL "opsis_i2c_samp_count_1" BEL
        "opsis_i2c_samp_count_2" BEL "basesoc_sdram_bandwidth_counter_2" BEL
        "basesoc_sdram_bandwidth_counter_3" BEL
        "basesoc_sdram_bandwidth_counter_4" BEL
        "basesoc_sdram_bandwidth_counter_5" BEL
        "basesoc_sdram_bandwidth_counter_6" BEL
        "basesoc_sdram_bandwidth_counter_7" BEL
        "basesoc_sdram_bandwidth_counter_8" BEL
        "basesoc_sdram_bandwidth_counter_9" BEL
        "basesoc_sdram_bandwidth_counter_10" BEL
        "basesoc_sdram_bandwidth_counter_11" BEL
        "basesoc_sdram_bandwidth_counter_12" BEL
        "basesoc_sdram_bandwidth_counter_13" BEL
        "basesoc_sdram_bandwidth_counter_14" BEL
        "basesoc_sdram_bandwidth_counter_15" BEL
        "basesoc_sdram_bandwidth_counter_16" BEL
        "basesoc_sdram_bandwidth_counter_17" BEL
        "basesoc_sdram_bandwidth_counter_18" BEL
        "basesoc_sdram_bandwidth_counter_19" BEL
        "basesoc_sdram_bandwidth_counter_20" BEL
        "basesoc_sdram_bandwidth_counter_21" BEL
        "basesoc_sdram_bandwidth_counter_22" BEL
        "basesoc_sdram_bandwidth_counter_23" BEL "phase_sys" BEL
        "dfi_dfi_p2_rddata_valid" BEL "new_master_wdata_ready1" BEL
        "opsis_i2c_scl_i" BEL "suart_source_payload_data_0" BEL
        "suart_source_payload_data_1" BEL "suart_source_payload_data_2" BEL
        "suart_source_payload_data_3" BEL "suart_source_payload_data_4" BEL
        "suart_source_payload_data_5" BEL "suart_source_payload_data_6" BEL
        "suart_source_payload_data_7" BEL "basesoc_interface_dat_w_0" BEL
        "basesoc_interface_dat_w_1" BEL "basesoc_interface_dat_w_2" BEL
        "basesoc_interface_dat_w_3" BEL "basesoc_interface_dat_w_4" BEL
        "basesoc_interface_dat_w_5" BEL "basesoc_interface_dat_w_6" BEL
        "basesoc_interface_dat_w_7" BEL "basesoc_interface_adr_0" BEL
        "basesoc_interface_adr_1" BEL "basesoc_interface_adr_2" BEL
        "basesoc_interface_adr_3" BEL "basesoc_interface_adr_4" BEL
        "basesoc_interface_adr_5" BEL "basesoc_interface_adr_9" BEL
        "basesoc_interface_adr_10" BEL "basesoc_interface_adr_11" BEL
        "basesoc_interface_adr_12" BEL "basesoc_interface_adr_13" BEL
        "opsis_i2c_scl_r" BEL "suart_uart_clk_txen" BEL
        "suart_phase_accumulator_tx_2" BEL "suart_phase_accumulator_tx_3" BEL
        "suart_phase_accumulator_tx_4" BEL "suart_phase_accumulator_tx_5" BEL
        "suart_phase_accumulator_tx_6" BEL "suart_phase_accumulator_tx_7" BEL
        "suart_phase_accumulator_tx_8" BEL "suart_phase_accumulator_tx_9" BEL
        "suart_phase_accumulator_tx_10" BEL "suart_phase_accumulator_tx_11"
        BEL "suart_phase_accumulator_tx_12" BEL
        "suart_phase_accumulator_tx_13" BEL "suart_phase_accumulator_tx_14"
        BEL "suart_phase_accumulator_tx_15" BEL
        "suart_phase_accumulator_tx_16" BEL "suart_phase_accumulator_tx_17"
        BEL "suart_phase_accumulator_tx_18" BEL
        "suart_phase_accumulator_tx_19" BEL "suart_phase_accumulator_tx_20"
        BEL "suart_phase_accumulator_tx_21" BEL
        "suart_phase_accumulator_tx_22" BEL "suart_phase_accumulator_tx_23"
        BEL "suart_phase_accumulator_tx_24" BEL
        "suart_phase_accumulator_tx_25" BEL "suart_phase_accumulator_tx_26"
        BEL "suart_phase_accumulator_tx_27" BEL
        "suart_phase_accumulator_tx_28" BEL "suart_phase_accumulator_tx_29"
        BEL "suart_phase_accumulator_tx_30" BEL
        "suart_phase_accumulator_tx_31" BEL "suart_phase_accumulator_rx_2" BEL
        "suart_phase_accumulator_rx_3" BEL "suart_phase_accumulator_rx_4" BEL
        "suart_phase_accumulator_rx_5" BEL "suart_phase_accumulator_rx_6" BEL
        "suart_phase_accumulator_rx_7" BEL "suart_phase_accumulator_rx_8" BEL
        "suart_phase_accumulator_rx_9" BEL "suart_phase_accumulator_rx_10" BEL
        "suart_phase_accumulator_rx_11" BEL "suart_phase_accumulator_rx_12"
        BEL "suart_phase_accumulator_rx_13" BEL
        "suart_phase_accumulator_rx_14" BEL "suart_phase_accumulator_rx_15"
        BEL "suart_phase_accumulator_rx_16" BEL
        "suart_phase_accumulator_rx_17" BEL "suart_phase_accumulator_rx_18"
        BEL "suart_phase_accumulator_rx_19" BEL
        "suart_phase_accumulator_rx_20" BEL "suart_phase_accumulator_rx_21"
        BEL "suart_phase_accumulator_rx_22" BEL
        "suart_phase_accumulator_rx_23" BEL "suart_phase_accumulator_rx_24"
        BEL "suart_phase_accumulator_rx_25" BEL
        "suart_phase_accumulator_rx_26" BEL "suart_phase_accumulator_rx_27"
        BEL "suart_phase_accumulator_rx_28" BEL
        "suart_phase_accumulator_rx_29" BEL "suart_phase_accumulator_rx_30"
        BEL "suart_phase_accumulator_rx_31" BEL "dfi_dfi_p0_rddata_valid" BEL
        "basesoc_sdram_bandwidth_nreads_r_0" BEL
        "basesoc_sdram_bandwidth_nreads_r_1" BEL
        "basesoc_sdram_bandwidth_nreads_r_2" BEL
        "basesoc_sdram_bandwidth_nreads_r_3" BEL
        "basesoc_sdram_bandwidth_nreads_r_4" BEL
        "basesoc_sdram_bandwidth_nreads_r_5" BEL
        "basesoc_sdram_bandwidth_nreads_r_6" BEL
        "basesoc_sdram_bandwidth_nreads_r_7" BEL
        "basesoc_sdram_bandwidth_nreads_r_8" BEL
        "basesoc_sdram_bandwidth_nreads_r_9" BEL
        "basesoc_sdram_bandwidth_nreads_r_10" BEL
        "basesoc_sdram_bandwidth_nreads_r_11" BEL
        "basesoc_sdram_bandwidth_nreads_r_12" BEL
        "basesoc_sdram_bandwidth_nreads_r_13" BEL
        "basesoc_sdram_bandwidth_nreads_r_14" BEL
        "basesoc_sdram_bandwidth_nreads_r_15" BEL
        "basesoc_sdram_bandwidth_nreads_r_16" BEL
        "basesoc_sdram_bandwidth_nreads_r_17" BEL
        "basesoc_sdram_bandwidth_nreads_r_18" BEL
        "basesoc_sdram_bandwidth_nreads_r_19" BEL
        "basesoc_sdram_bandwidth_nreads_r_20" BEL
        "basesoc_sdram_bandwidth_nreads_r_21" BEL
        "basesoc_sdram_bandwidth_nreads_r_22" BEL
        "basesoc_sdram_bandwidth_nreads_r_23" BEL
        "basesoc_sdram_bandwidth_nwrites_r_0" BEL
        "basesoc_sdram_bandwidth_nwrites_r_1" BEL
        "basesoc_sdram_bandwidth_nwrites_r_2" BEL
        "basesoc_sdram_bandwidth_nwrites_r_3" BEL
        "basesoc_sdram_bandwidth_nwrites_r_4" BEL
        "basesoc_sdram_bandwidth_nwrites_r_5" BEL
        "basesoc_sdram_bandwidth_nwrites_r_6" BEL
        "basesoc_sdram_bandwidth_nwrites_r_7" BEL
        "basesoc_sdram_bandwidth_nwrites_r_8" BEL
        "basesoc_sdram_bandwidth_nwrites_r_9" BEL
        "basesoc_sdram_bandwidth_nwrites_r_10" BEL
        "basesoc_sdram_bandwidth_nwrites_r_11" BEL
        "basesoc_sdram_bandwidth_nwrites_r_12" BEL
        "basesoc_sdram_bandwidth_nwrites_r_13" BEL
        "basesoc_sdram_bandwidth_nwrites_r_14" BEL
        "basesoc_sdram_bandwidth_nwrites_r_15" BEL
        "basesoc_sdram_bandwidth_nwrites_r_16" BEL
        "basesoc_sdram_bandwidth_nwrites_r_17" BEL
        "basesoc_sdram_bandwidth_nwrites_r_18" BEL
        "basesoc_sdram_bandwidth_nwrites_r_19" BEL
        "basesoc_sdram_bandwidth_nwrites_r_20" BEL
        "basesoc_sdram_bandwidth_nwrites_r_21" BEL
        "basesoc_sdram_bandwidth_nwrites_r_22" BEL
        "basesoc_sdram_bandwidth_nwrites_r_23" BEL "memadr_2_0" BEL
        "memadr_2_1" BEL "memadr_2_2" BEL "memdat_3_0" BEL "memdat_3_1" BEL
        "memdat_3_2" BEL "memdat_3_3" BEL "memdat_3_4" BEL "memdat_3_5" BEL
        "memdat_3_6" BEL "memdat_3_7" BEL "dna_status_0" BEL "dna_status_1"
        BEL "dna_status_2" BEL "dna_status_3" BEL "dna_status_4" BEL
        "dna_status_5" BEL "dna_status_6" BEL "dna_status_7" BEL
        "dna_status_8" BEL "dna_status_9" BEL "dna_status_10" BEL
        "dna_status_11" BEL "dna_status_12" BEL "dna_status_13" BEL
        "dna_status_14" BEL "dna_status_15" BEL "dna_status_16" BEL
        "dna_status_17" BEL "dna_status_18" BEL "dna_status_19" BEL
        "dna_status_20" BEL "dna_status_21" BEL "dna_status_22" BEL
        "dna_status_23" BEL "dna_status_24" BEL "dna_status_25" BEL
        "dna_status_26" BEL "dna_status_27" BEL "dna_status_28" BEL
        "dna_status_29" BEL "dna_status_30" BEL "dna_status_31" BEL
        "dna_status_32" BEL "dna_status_33" BEL "dna_status_34" BEL
        "dna_status_35" BEL "dna_status_36" BEL "dna_status_37" BEL
        "dna_status_38" BEL "dna_status_39" BEL "dna_status_40" BEL
        "dna_status_41" BEL "dna_status_42" BEL "dna_status_43" BEL
        "dna_status_44" BEL "dna_status_45" BEL "dna_status_46" BEL
        "dna_status_47" BEL "dna_status_48" BEL "dna_status_49" BEL
        "dna_status_50" BEL "dna_status_51" BEL "dna_status_52" BEL
        "dna_status_53" BEL "dna_status_54" BEL "dna_status_55" BEL
        "dna_status_56" BEL "basesoc_sdram_bandwidth_nwrites_status_0" BEL
        "basesoc_sdram_bandwidth_nwrites_status_1" BEL
        "basesoc_sdram_bandwidth_nwrites_status_2" BEL
        "basesoc_sdram_bandwidth_nwrites_status_3" BEL
        "basesoc_sdram_bandwidth_nwrites_status_4" BEL
        "basesoc_sdram_bandwidth_nwrites_status_5" BEL
        "basesoc_sdram_bandwidth_nwrites_status_6" BEL
        "basesoc_sdram_bandwidth_nwrites_status_7" BEL
        "basesoc_sdram_bandwidth_nwrites_status_8" BEL
        "basesoc_sdram_bandwidth_nwrites_status_9" BEL
        "basesoc_sdram_bandwidth_nwrites_status_10" BEL
        "basesoc_sdram_bandwidth_nwrites_status_11" BEL
        "basesoc_sdram_bandwidth_nwrites_status_12" BEL
        "basesoc_sdram_bandwidth_nwrites_status_13" BEL
        "basesoc_sdram_bandwidth_nwrites_status_14" BEL
        "basesoc_sdram_bandwidth_nwrites_status_15" BEL
        "basesoc_sdram_bandwidth_nwrites_status_16" BEL
        "basesoc_sdram_bandwidth_nwrites_status_17" BEL
        "basesoc_sdram_bandwidth_nwrites_status_18" BEL
        "basesoc_sdram_bandwidth_nwrites_status_19" BEL
        "basesoc_sdram_bandwidth_nwrites_status_20" BEL
        "basesoc_sdram_bandwidth_nwrites_status_21" BEL
        "basesoc_sdram_bandwidth_nwrites_status_22" BEL
        "basesoc_sdram_bandwidth_nwrites_status_23" BEL
        "basesoc_sdram_bandwidth_nreads_status_0" BEL
        "basesoc_sdram_bandwidth_nreads_status_1" BEL
        "basesoc_sdram_bandwidth_nreads_status_2" BEL
        "basesoc_sdram_bandwidth_nreads_status_3" BEL
        "basesoc_sdram_bandwidth_nreads_status_4" BEL
        "basesoc_sdram_bandwidth_nreads_status_5" BEL
        "basesoc_sdram_bandwidth_nreads_status_6" BEL
        "basesoc_sdram_bandwidth_nreads_status_7" BEL
        "basesoc_sdram_bandwidth_nreads_status_8" BEL
        "basesoc_sdram_bandwidth_nreads_status_9" BEL
        "basesoc_sdram_bandwidth_nreads_status_10" BEL
        "basesoc_sdram_bandwidth_nreads_status_11" BEL
        "basesoc_sdram_bandwidth_nreads_status_12" BEL
        "basesoc_sdram_bandwidth_nreads_status_13" BEL
        "basesoc_sdram_bandwidth_nreads_status_14" BEL
        "basesoc_sdram_bandwidth_nreads_status_15" BEL
        "basesoc_sdram_bandwidth_nreads_status_16" BEL
        "basesoc_sdram_bandwidth_nreads_status_17" BEL
        "basesoc_sdram_bandwidth_nreads_status_18" BEL
        "basesoc_sdram_bandwidth_nreads_status_19" BEL
        "basesoc_sdram_bandwidth_nreads_status_20" BEL
        "basesoc_sdram_bandwidth_nreads_status_21" BEL
        "basesoc_sdram_bandwidth_nreads_status_22" BEL
        "basesoc_sdram_bandwidth_nreads_status_23" BEL
        "basesoc_ctrl_storage_full_29" BEL "basesoc_ctrl_storage_full_31" BEL
        "basesoc_ctrl_storage_full_30" BEL "basesoc_ctrl_storage_full_24" BEL
        "basesoc_ctrl_storage_full_27" BEL "basesoc_ctrl_storage_full_26" BEL
        "basesoc_ctrl_storage_full_23" BEL "basesoc_ctrl_storage_full_22" BEL
        "basesoc_ctrl_storage_full_19" BEL "basesoc_ctrl_storage_full_17" BEL
        "basesoc_ctrl_storage_full_13" BEL "basesoc_ctrl_storage_full_16" BEL
        "basesoc_ctrl_storage_full_15" BEL "basesoc_ctrl_storage_full_11" BEL
        "basesoc_ctrl_storage_full_8" BEL "basesoc_ctrl_storage_full_7" BEL
        "basesoc_ctrl_storage_full_2" BEL "front_panel_leds_storage_full_0"
        BEL "front_panel_leds_storage_full_1" BEL
        "basesoc_ctrl_storage_full_1" BEL "basesoc_ctrl_storage_full_0" BEL
        "opsis_i2c_slave_addr_storage_full_0" BEL
        "opsis_i2c_slave_addr_storage_full_1" BEL
        "opsis_i2c_slave_addr_storage_full_2" BEL
        "opsis_i2c_slave_addr_storage_full_3" BEL
        "opsis_i2c_slave_addr_storage_full_4" BEL
        "opsis_i2c_slave_addr_storage_full_5" BEL
        "opsis_i2c_slave_addr_storage_full_6" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_13" BEL
        "basesoc_sdram_storage_full_0" BEL "basesoc_sdram_storage_full_1" BEL
        "basesoc_sdram_storage_full_2" BEL "basesoc_sdram_storage_full_3" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_0" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_1" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_2" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_3" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_4" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_5" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_10" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_12" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_11" BEL
        "basesoc_sdram_phaseinjector0_baddress_storage_full_0" BEL
        "basesoc_sdram_phaseinjector0_baddress_storage_full_1" BEL
        "basesoc_sdram_phaseinjector0_baddress_storage_full_2" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_9" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_8" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_0" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_1" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_2" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_3" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_4" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_5" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_13" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_12" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_11" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_8" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_10" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_9" BEL
        "basesoc_sdram_phaseinjector1_baddress_storage_full_0" BEL
        "basesoc_sdram_phaseinjector1_baddress_storage_full_1" BEL
        "basesoc_sdram_phaseinjector1_baddress_storage_full_2" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_0" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_1" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_2" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_3" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_4" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_5" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_13" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_12" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_9" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_11" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_10" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_8" BEL
        "basesoc_sdram_phaseinjector2_baddress_storage_full_0" BEL
        "basesoc_sdram_phaseinjector2_baddress_storage_full_1" BEL
        "basesoc_sdram_phaseinjector2_baddress_storage_full_2" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_0" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_1" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_2" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_3" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_4" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_5" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_13" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_10" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_12" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_11" BEL
        "basesoc_sdram_phaseinjector3_baddress_storage_full_0" BEL
        "basesoc_sdram_phaseinjector3_baddress_storage_full_1" BEL
        "basesoc_sdram_phaseinjector3_baddress_storage_full_2" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_9" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_8" BEL
        "spiflash_bitbang_storage_full_0" BEL
        "spiflash_bitbang_storage_full_1" BEL
        "spiflash_bitbang_storage_full_2" BEL
        "spiflash_bitbang_storage_full_3" BEL
        "suart_eventmanager_storage_full_0" BEL
        "suart_eventmanager_storage_full_1" BEL "basesoc_ctrl_storage_full_28"
        BEL "basesoc_ctrl_storage_full_25" BEL "basesoc_ctrl_storage_full_18"
        BEL "basesoc_ctrl_storage_full_21" BEL "basesoc_ctrl_storage_full_20"
        BEL "basesoc_ctrl_storage_full_14" BEL "basesoc_ctrl_storage_full_12"
        BEL "basesoc_ctrl_storage_full_10" BEL "basesoc_ctrl_storage_full_9"
        BEL "basesoc_ctrl_storage_full_4" BEL "basesoc_ctrl_storage_full_6"
        BEL "basesoc_ctrl_storage_full_5" BEL "basesoc_ctrl_storage_full_3"
        BEL "opsis_i2c_master_storage_full_0" BEL
        "opsis_i2c_master_storage_full_1" BEL
        "opsis_i2c_master_storage_full_2" BEL
        "opsis_i2c_master_storage_full_3" BEL
        "opsis_i2c_master_storage_full_4" BEL
        "opsis_i2c_master_storage_full_5" BEL
        "opsis_i2c_master_storage_full_6" BEL
        "opsis_i2c_master_storage_full_7" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_24" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_25" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_26" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_27" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_28" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_29" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_30" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_31" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_0" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_1" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_2" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_3" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_4" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_5" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_6" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_7" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_16" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_17" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_18" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_19" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_20" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_21" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_22" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_23" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_8" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_9" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_10" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_11" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_12" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_13" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_14" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_15" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_0" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_1" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_2" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_3" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_4" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_5" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_6" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_7" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_0" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_1" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_2" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_3" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_4" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_5" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_6" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_7" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_8" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_9" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_10" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_11" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_12" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_13" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_14" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_15" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_24" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_25" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_26" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_27" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_28" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_29" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_30" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_31" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_16" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_17" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_18" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_19" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_20" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_21" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_22" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_23" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_24" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_25" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_26" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_27" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_28" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_29" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_30" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_31" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_0" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_1" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_2" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_3" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_4" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_5" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_6" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_7" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_0" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_1" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_2" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_3" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_4" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_5" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_6" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_7" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_0" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_1" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_2" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_3" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_4" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_5" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_6" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_7" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_16" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_17" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_18" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_19" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_20" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_21" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_22" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_23" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_8" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_9" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_10" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_11" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_12" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_13" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_14" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_15" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_0" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_1" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_2" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_3" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_4" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_5" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_6" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_7" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_24" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_25" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_26" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_27" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_28" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_29" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_30" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_31" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_16" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_17" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_18" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_19" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_20" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_21" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_22" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_23" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_8" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_9" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_10" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_11" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_12" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_13" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_14" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_15" BEL
        "basesoc_load_storage_full_16" BEL "basesoc_load_storage_full_17" BEL
        "basesoc_load_storage_full_18" BEL "basesoc_load_storage_full_19" BEL
        "basesoc_load_storage_full_20" BEL "basesoc_load_storage_full_21" BEL
        "basesoc_load_storage_full_22" BEL "basesoc_load_storage_full_23" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_0" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_1" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_2" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_3" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_4" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_5" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_6" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_7" BEL
        "basesoc_load_storage_full_24" BEL "basesoc_load_storage_full_25" BEL
        "basesoc_load_storage_full_26" BEL "basesoc_load_storage_full_27" BEL
        "basesoc_load_storage_full_28" BEL "basesoc_load_storage_full_29" BEL
        "basesoc_load_storage_full_30" BEL "basesoc_load_storage_full_31" BEL
        "basesoc_load_storage_full_8" BEL "basesoc_load_storage_full_9" BEL
        "basesoc_load_storage_full_10" BEL "basesoc_load_storage_full_11" BEL
        "basesoc_load_storage_full_12" BEL "basesoc_load_storage_full_13" BEL
        "basesoc_load_storage_full_14" BEL "basesoc_load_storage_full_15" BEL
        "basesoc_load_storage_full_0" BEL "basesoc_load_storage_full_1" BEL
        "basesoc_load_storage_full_2" BEL "basesoc_load_storage_full_3" BEL
        "basesoc_load_storage_full_4" BEL "basesoc_load_storage_full_5" BEL
        "basesoc_load_storage_full_6" BEL "basesoc_load_storage_full_7" BEL
        "basesoc_reload_storage_full_24" BEL "basesoc_reload_storage_full_25"
        BEL "basesoc_reload_storage_full_26" BEL
        "basesoc_reload_storage_full_27" BEL "basesoc_reload_storage_full_28"
        BEL "basesoc_reload_storage_full_29" BEL
        "basesoc_reload_storage_full_30" BEL "basesoc_reload_storage_full_31"
        BEL "basesoc_reload_storage_full_16" BEL
        "basesoc_reload_storage_full_17" BEL "basesoc_reload_storage_full_18"
        BEL "basesoc_reload_storage_full_19" BEL
        "basesoc_reload_storage_full_20" BEL "basesoc_reload_storage_full_21"
        BEL "basesoc_reload_storage_full_22" BEL
        "basesoc_reload_storage_full_23" BEL "basesoc_reload_storage_full_8"
        BEL "basesoc_reload_storage_full_9" BEL
        "basesoc_reload_storage_full_10" BEL "basesoc_reload_storage_full_11"
        BEL "basesoc_reload_storage_full_12" BEL
        "basesoc_reload_storage_full_13" BEL "basesoc_reload_storage_full_14"
        BEL "basesoc_reload_storage_full_15" BEL
        "basesoc_reload_storage_full_0" BEL "basesoc_reload_storage_full_1"
        BEL "basesoc_reload_storage_full_2" BEL
        "basesoc_reload_storage_full_3" BEL "basesoc_reload_storage_full_4"
        BEL "basesoc_reload_storage_full_5" BEL
        "basesoc_reload_storage_full_6" BEL "basesoc_reload_storage_full_7"
        BEL "basesoc_sdram_bandwidth_cmd_ready" BEL "new_master_rdata_valid4"
        BEL "memdat_1_0" BEL "memdat_1_1" BEL "memdat_1_2" BEL "memdat_1_3"
        BEL "memdat_1_4" BEL "memdat_1_5" BEL "memdat_1_6" BEL "memdat_1_7"
        BEL "opsis_i2c_status_storage_full_0" BEL
        "opsis_i2c_status_storage_full_1" BEL "suart_uart_clk_rxen" BEL
        "basesoc_sdram_dfi_p0_rddata_en" BEL "basesoc_sdram_dfi_p1_rddata_en"
        BEL "basesoc_sdram_dfi_p1_wrdata_en" BEL "basesoc_value_0" BEL
        "basesoc_value_1" BEL "basesoc_value_2" BEL "basesoc_value_3" BEL
        "basesoc_value_4" BEL "basesoc_value_5" BEL "basesoc_value_6" BEL
        "basesoc_value_7" BEL "basesoc_value_8" BEL "basesoc_value_9" BEL
        "basesoc_value_10" BEL "basesoc_value_11" BEL "basesoc_value_12" BEL
        "basesoc_value_13" BEL "basesoc_value_14" BEL "basesoc_value_15" BEL
        "basesoc_value_16" BEL "basesoc_value_17" BEL "basesoc_value_18" BEL
        "basesoc_value_19" BEL "basesoc_value_20" BEL "basesoc_value_21" BEL
        "basesoc_value_22" BEL "basesoc_value_23" BEL "basesoc_value_24" BEL
        "basesoc_value_25" BEL "basesoc_value_26" BEL "basesoc_value_27" BEL
        "basesoc_value_28" BEL "basesoc_value_29" BEL "basesoc_value_30" BEL
        "basesoc_value_31" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_7" BEL
        "basesoc_csrbankarray_interface1_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface1_bank_bus_dat_r_1" BEL
        "xilinxmultiregimpl1_regs0" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_7" BEL
        "suart_tx_reg_0" BEL "suart_tx_reg_1" BEL "suart_tx_reg_2" BEL
        "suart_tx_reg_3" BEL "suart_tx_reg_4" BEL "suart_tx_reg_5" BEL
        "suart_tx_reg_6" BEL "suart_tx_reg_7" BEL "spiflash_dqi_0" BEL
        "spiflash_dqi_1" BEL "spiflash_dqi_2" BEL "spiflash_dqi_3" BEL
        "xilinxmultiregimpl1_regs1" BEL "basesoc_value_status_0" BEL
        "basesoc_value_status_1" BEL "basesoc_value_status_2" BEL
        "basesoc_value_status_3" BEL "basesoc_value_status_4" BEL
        "basesoc_value_status_5" BEL "basesoc_value_status_6" BEL
        "basesoc_value_status_7" BEL "basesoc_value_status_8" BEL
        "basesoc_value_status_9" BEL "basesoc_value_status_10" BEL
        "basesoc_value_status_11" BEL "basesoc_value_status_12" BEL
        "basesoc_value_status_13" BEL "basesoc_value_status_14" BEL
        "basesoc_value_status_15" BEL "basesoc_value_status_16" BEL
        "basesoc_value_status_17" BEL "basesoc_value_status_18" BEL
        "basesoc_value_status_19" BEL "basesoc_value_status_20" BEL
        "basesoc_value_status_21" BEL "basesoc_value_status_22" BEL
        "basesoc_value_status_23" BEL "basesoc_value_status_24" BEL
        "basesoc_value_status_25" BEL "basesoc_value_status_26" BEL
        "basesoc_value_status_27" BEL "basesoc_value_status_28" BEL
        "basesoc_value_status_29" BEL "basesoc_value_status_30" BEL
        "basesoc_value_status_31" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_20" BEL
        "suart_source_valid" BEL "opsis_i2c_sda_i" BEL
        "basesoc_sdram_bankmachine0_row_0" BEL
        "basesoc_sdram_bankmachine0_row_1" BEL
        "basesoc_sdram_bankmachine0_row_2" BEL
        "basesoc_sdram_bankmachine0_row_3" BEL
        "basesoc_sdram_bankmachine0_row_4" BEL
        "basesoc_sdram_bankmachine0_row_5" BEL
        "basesoc_sdram_bankmachine0_row_6" BEL
        "basesoc_sdram_bankmachine0_row_7" BEL
        "basesoc_sdram_bankmachine0_row_8" BEL
        "basesoc_sdram_bankmachine0_row_9" BEL
        "basesoc_sdram_bankmachine0_row_10" BEL
        "basesoc_sdram_bankmachine0_row_11" BEL
        "basesoc_sdram_bankmachine0_row_12" BEL
        "basesoc_sdram_bankmachine0_row_13" BEL
        "basesoc_sdram_bankmachine1_row_0" BEL
        "basesoc_sdram_bankmachine1_row_1" BEL
        "basesoc_sdram_bankmachine1_row_2" BEL
        "basesoc_sdram_bankmachine1_row_3" BEL
        "basesoc_sdram_bankmachine1_row_4" BEL
        "basesoc_sdram_bankmachine1_row_5" BEL
        "basesoc_sdram_bankmachine1_row_6" BEL
        "basesoc_sdram_bankmachine1_row_7" BEL
        "basesoc_sdram_bankmachine1_row_8" BEL
        "basesoc_sdram_bankmachine1_row_9" BEL
        "basesoc_sdram_bankmachine1_row_10" BEL
        "basesoc_sdram_bankmachine1_row_11" BEL
        "basesoc_sdram_bankmachine1_row_12" BEL
        "basesoc_sdram_bankmachine1_row_13" BEL
        "basesoc_sdram_bankmachine2_row_0" BEL
        "basesoc_sdram_bankmachine2_row_1" BEL
        "basesoc_sdram_bankmachine2_row_2" BEL
        "basesoc_sdram_bankmachine2_row_3" BEL
        "basesoc_sdram_bankmachine2_row_4" BEL
        "basesoc_sdram_bankmachine2_row_5" BEL
        "basesoc_sdram_bankmachine2_row_6" BEL
        "basesoc_sdram_bankmachine2_row_7" BEL
        "basesoc_sdram_bankmachine2_row_8" BEL
        "basesoc_sdram_bankmachine2_row_9" BEL
        "basesoc_sdram_bankmachine2_row_10" BEL
        "basesoc_sdram_bankmachine2_row_11" BEL
        "basesoc_sdram_bankmachine2_row_12" BEL
        "basesoc_sdram_bankmachine2_row_13" BEL
        "basesoc_sdram_bankmachine3_row_0" BEL
        "basesoc_sdram_bankmachine3_row_1" BEL
        "basesoc_sdram_bankmachine3_row_2" BEL
        "basesoc_sdram_bankmachine3_row_3" BEL
        "basesoc_sdram_bankmachine3_row_4" BEL
        "basesoc_sdram_bankmachine3_row_5" BEL
        "basesoc_sdram_bankmachine3_row_6" BEL
        "basesoc_sdram_bankmachine3_row_7" BEL
        "basesoc_sdram_bankmachine3_row_8" BEL
        "basesoc_sdram_bankmachine3_row_9" BEL
        "basesoc_sdram_bankmachine3_row_10" BEL
        "basesoc_sdram_bankmachine3_row_11" BEL
        "basesoc_sdram_bankmachine3_row_12" BEL
        "basesoc_sdram_bankmachine3_row_13" BEL
        "basesoc_sdram_bankmachine4_row_0" BEL
        "basesoc_sdram_bankmachine4_row_1" BEL
        "basesoc_sdram_bankmachine4_row_2" BEL
        "basesoc_sdram_bankmachine4_row_3" BEL
        "basesoc_sdram_bankmachine4_row_4" BEL
        "basesoc_sdram_bankmachine4_row_5" BEL
        "basesoc_sdram_bankmachine4_row_6" BEL
        "basesoc_sdram_bankmachine4_row_7" BEL
        "basesoc_sdram_bankmachine4_row_8" BEL
        "basesoc_sdram_bankmachine4_row_9" BEL
        "basesoc_sdram_bankmachine4_row_10" BEL
        "basesoc_sdram_bankmachine4_row_11" BEL
        "basesoc_sdram_bankmachine4_row_12" BEL
        "basesoc_sdram_bankmachine4_row_13" BEL
        "basesoc_sdram_bankmachine5_row_0" BEL
        "basesoc_sdram_bankmachine5_row_1" BEL
        "basesoc_sdram_bankmachine5_row_2" BEL
        "basesoc_sdram_bankmachine5_row_3" BEL
        "basesoc_sdram_bankmachine5_row_4" BEL
        "basesoc_sdram_bankmachine5_row_5" BEL
        "basesoc_sdram_bankmachine5_row_6" BEL
        "basesoc_sdram_bankmachine5_row_7" BEL
        "basesoc_sdram_bankmachine5_row_8" BEL
        "basesoc_sdram_bankmachine5_row_9" BEL
        "basesoc_sdram_bankmachine5_row_10" BEL
        "basesoc_sdram_bankmachine5_row_11" BEL
        "basesoc_sdram_bankmachine5_row_12" BEL
        "basesoc_sdram_bankmachine5_row_13" BEL
        "basesoc_sdram_bankmachine6_row_0" BEL
        "basesoc_sdram_bankmachine6_row_1" BEL
        "basesoc_sdram_bankmachine6_row_2" BEL
        "basesoc_sdram_bankmachine6_row_3" BEL
        "basesoc_sdram_bankmachine6_row_4" BEL
        "basesoc_sdram_bankmachine6_row_5" BEL
        "basesoc_sdram_bankmachine6_row_6" BEL
        "basesoc_sdram_bankmachine6_row_7" BEL
        "basesoc_sdram_bankmachine6_row_8" BEL
        "basesoc_sdram_bankmachine6_row_9" BEL
        "basesoc_sdram_bankmachine6_row_10" BEL
        "basesoc_sdram_bankmachine6_row_11" BEL
        "basesoc_sdram_bankmachine6_row_12" BEL
        "basesoc_sdram_bankmachine6_row_13" BEL
        "basesoc_sdram_bankmachine7_row_0" BEL
        "basesoc_sdram_bankmachine7_row_1" BEL
        "basesoc_sdram_bankmachine7_row_2" BEL
        "basesoc_sdram_bankmachine7_row_3" BEL
        "basesoc_sdram_bankmachine7_row_4" BEL
        "basesoc_sdram_bankmachine7_row_5" BEL
        "basesoc_sdram_bankmachine7_row_6" BEL
        "basesoc_sdram_bankmachine7_row_7" BEL
        "basesoc_sdram_bankmachine7_row_8" BEL
        "basesoc_sdram_bankmachine7_row_9" BEL
        "basesoc_sdram_bankmachine7_row_10" BEL
        "basesoc_sdram_bankmachine7_row_11" BEL
        "basesoc_sdram_bankmachine7_row_12" BEL
        "basesoc_sdram_bankmachine7_row_13" BEL "opsis_i2c_sda_r" BEL
        "opsis_i2c_din_0" BEL "opsis_i2c_din_1" BEL "opsis_i2c_din_2" BEL
        "opsis_i2c_din_3" BEL "opsis_i2c_din_4" BEL "opsis_i2c_din_5" BEL
        "opsis_i2c_din_6" BEL "opsis_i2c_din_7" BEL "spiflash_sr_0" BEL
        "spiflash_sr_1" BEL "spiflash_sr_2" BEL "spiflash_sr_3" BEL
        "spiflash_sr_4" BEL "spiflash_sr_5" BEL "spiflash_sr_6" BEL
        "spiflash_sr_7" BEL "spiflash_sr_8" BEL "spiflash_sr_9" BEL
        "spiflash_sr_10" BEL "spiflash_sr_11" BEL "spiflash_sr_12" BEL
        "spiflash_sr_13" BEL "spiflash_sr_14" BEL "spiflash_sr_15" BEL
        "spiflash_sr_16" BEL "spiflash_sr_17" BEL "spiflash_sr_18" BEL
        "spiflash_sr_19" BEL "spiflash_sr_20" BEL "spiflash_sr_21" BEL
        "spiflash_sr_22" BEL "spiflash_sr_23" BEL "spiflash_sr_24" BEL
        "spiflash_sr_25" BEL "spiflash_sr_26" BEL "spiflash_sr_27" BEL
        "spiflash_sr_28" BEL "spiflash_sr_29" BEL "spiflash_sr_30" BEL
        "spiflash_sr_31" BEL "dfi_dfi_p2_rddata_0" BEL "dfi_dfi_p2_rddata_1"
        BEL "dfi_dfi_p2_rddata_2" BEL "dfi_dfi_p2_rddata_3" BEL
        "dfi_dfi_p2_rddata_4" BEL "dfi_dfi_p2_rddata_5" BEL
        "dfi_dfi_p2_rddata_6" BEL "dfi_dfi_p2_rddata_7" BEL
        "dfi_dfi_p2_rddata_8" BEL "dfi_dfi_p2_rddata_9" BEL
        "dfi_dfi_p2_rddata_10" BEL "dfi_dfi_p2_rddata_11" BEL
        "dfi_dfi_p2_rddata_12" BEL "dfi_dfi_p2_rddata_13" BEL
        "dfi_dfi_p2_rddata_14" BEL "dfi_dfi_p2_rddata_15" BEL
        "dfi_dfi_p2_rddata_16" BEL "dfi_dfi_p2_rddata_17" BEL
        "dfi_dfi_p2_rddata_18" BEL "dfi_dfi_p2_rddata_19" BEL
        "dfi_dfi_p2_rddata_20" BEL "dfi_dfi_p2_rddata_21" BEL
        "dfi_dfi_p2_rddata_22" BEL "dfi_dfi_p2_rddata_23" BEL
        "dfi_dfi_p2_rddata_24" BEL "dfi_dfi_p2_rddata_25" BEL
        "dfi_dfi_p2_rddata_26" BEL "dfi_dfi_p2_rddata_27" BEL
        "dfi_dfi_p2_rddata_28" BEL "dfi_dfi_p2_rddata_29" BEL
        "dfi_dfi_p2_rddata_30" BEL "dfi_dfi_p2_rddata_31" BEL
        "dfi_dfi_p3_rddata_0" BEL "dfi_dfi_p3_rddata_1" BEL
        "dfi_dfi_p3_rddata_2" BEL "dfi_dfi_p3_rddata_3" BEL
        "dfi_dfi_p3_rddata_4" BEL "dfi_dfi_p3_rddata_5" BEL
        "dfi_dfi_p3_rddata_6" BEL "dfi_dfi_p3_rddata_7" BEL
        "dfi_dfi_p3_rddata_8" BEL "dfi_dfi_p3_rddata_9" BEL
        "dfi_dfi_p3_rddata_10" BEL "dfi_dfi_p3_rddata_11" BEL
        "dfi_dfi_p3_rddata_12" BEL "dfi_dfi_p3_rddata_13" BEL
        "dfi_dfi_p3_rddata_14" BEL "dfi_dfi_p3_rddata_15" BEL
        "dfi_dfi_p3_rddata_16" BEL "dfi_dfi_p3_rddata_17" BEL
        "dfi_dfi_p3_rddata_18" BEL "dfi_dfi_p3_rddata_19" BEL
        "dfi_dfi_p3_rddata_20" BEL "dfi_dfi_p3_rddata_21" BEL
        "dfi_dfi_p3_rddata_22" BEL "dfi_dfi_p3_rddata_23" BEL
        "dfi_dfi_p3_rddata_24" BEL "dfi_dfi_p3_rddata_25" BEL
        "dfi_dfi_p3_rddata_26" BEL "dfi_dfi_p3_rddata_27" BEL
        "dfi_dfi_p3_rddata_28" BEL "dfi_dfi_p3_rddata_29" BEL
        "dfi_dfi_p3_rddata_30" BEL "dfi_dfi_p3_rddata_31" BEL
        "basesoc_csrbankarray_interface5_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface5_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface5_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface5_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_7" BEL
        "dfi_dfi_p0_rddata_0" BEL "dfi_dfi_p0_rddata_1" BEL
        "dfi_dfi_p0_rddata_2" BEL "dfi_dfi_p0_rddata_3" BEL
        "dfi_dfi_p0_rddata_4" BEL "dfi_dfi_p0_rddata_5" BEL
        "dfi_dfi_p0_rddata_6" BEL "dfi_dfi_p0_rddata_7" BEL
        "dfi_dfi_p0_rddata_8" BEL "dfi_dfi_p0_rddata_9" BEL
        "dfi_dfi_p0_rddata_10" BEL "dfi_dfi_p0_rddata_11" BEL
        "dfi_dfi_p0_rddata_12" BEL "dfi_dfi_p0_rddata_13" BEL
        "dfi_dfi_p0_rddata_14" BEL "dfi_dfi_p0_rddata_15" BEL
        "dfi_dfi_p0_rddata_16" BEL "dfi_dfi_p0_rddata_17" BEL
        "dfi_dfi_p0_rddata_18" BEL "dfi_dfi_p0_rddata_19" BEL
        "dfi_dfi_p0_rddata_20" BEL "dfi_dfi_p0_rddata_21" BEL
        "dfi_dfi_p0_rddata_22" BEL "dfi_dfi_p0_rddata_23" BEL
        "dfi_dfi_p0_rddata_24" BEL "dfi_dfi_p0_rddata_25" BEL
        "dfi_dfi_p0_rddata_26" BEL "dfi_dfi_p0_rddata_27" BEL
        "dfi_dfi_p0_rddata_28" BEL "dfi_dfi_p0_rddata_29" BEL
        "dfi_dfi_p0_rddata_30" BEL "dfi_dfi_p0_rddata_31" BEL
        "dfi_dfi_p1_rddata_0" BEL "dfi_dfi_p1_rddata_1" BEL
        "dfi_dfi_p1_rddata_2" BEL "dfi_dfi_p1_rddata_3" BEL
        "dfi_dfi_p1_rddata_4" BEL "dfi_dfi_p1_rddata_5" BEL
        "dfi_dfi_p1_rddata_6" BEL "dfi_dfi_p1_rddata_7" BEL
        "dfi_dfi_p1_rddata_8" BEL "dfi_dfi_p1_rddata_9" BEL
        "dfi_dfi_p1_rddata_10" BEL "dfi_dfi_p1_rddata_11" BEL
        "dfi_dfi_p1_rddata_12" BEL "dfi_dfi_p1_rddata_13" BEL
        "dfi_dfi_p1_rddata_14" BEL "dfi_dfi_p1_rddata_15" BEL
        "dfi_dfi_p1_rddata_16" BEL "dfi_dfi_p1_rddata_17" BEL
        "dfi_dfi_p1_rddata_18" BEL "dfi_dfi_p1_rddata_19" BEL
        "dfi_dfi_p1_rddata_20" BEL "dfi_dfi_p1_rddata_21" BEL
        "dfi_dfi_p1_rddata_22" BEL "dfi_dfi_p1_rddata_23" BEL
        "dfi_dfi_p1_rddata_24" BEL "dfi_dfi_p1_rddata_25" BEL
        "dfi_dfi_p1_rddata_26" BEL "dfi_dfi_p1_rddata_27" BEL
        "dfi_dfi_p1_rddata_28" BEL "dfi_dfi_p1_rddata_29" BEL
        "dfi_dfi_p1_rddata_30" BEL "dfi_dfi_p1_rddata_31" BEL
        "basesoc_sdram_phaseinjector2_status_0" BEL
        "basesoc_sdram_phaseinjector2_status_1" BEL
        "basesoc_sdram_phaseinjector2_status_2" BEL
        "basesoc_sdram_phaseinjector2_status_3" BEL
        "basesoc_sdram_phaseinjector2_status_4" BEL
        "basesoc_sdram_phaseinjector2_status_5" BEL
        "basesoc_sdram_phaseinjector2_status_6" BEL
        "basesoc_sdram_phaseinjector2_status_7" BEL
        "basesoc_sdram_phaseinjector2_status_8" BEL
        "basesoc_sdram_phaseinjector2_status_9" BEL
        "basesoc_sdram_phaseinjector2_status_10" BEL
        "basesoc_sdram_phaseinjector2_status_11" BEL
        "basesoc_sdram_phaseinjector2_status_12" BEL
        "basesoc_sdram_phaseinjector2_status_13" BEL
        "basesoc_sdram_phaseinjector2_status_14" BEL
        "basesoc_sdram_phaseinjector2_status_15" BEL
        "basesoc_sdram_phaseinjector2_status_16" BEL
        "basesoc_sdram_phaseinjector2_status_17" BEL
        "basesoc_sdram_phaseinjector2_status_18" BEL
        "basesoc_sdram_phaseinjector2_status_19" BEL
        "basesoc_sdram_phaseinjector2_status_20" BEL
        "basesoc_sdram_phaseinjector2_status_21" BEL
        "basesoc_sdram_phaseinjector2_status_22" BEL
        "basesoc_sdram_phaseinjector2_status_23" BEL
        "basesoc_sdram_phaseinjector2_status_24" BEL
        "basesoc_sdram_phaseinjector2_status_25" BEL
        "basesoc_sdram_phaseinjector2_status_26" BEL
        "basesoc_sdram_phaseinjector2_status_27" BEL
        "basesoc_sdram_phaseinjector2_status_28" BEL
        "basesoc_sdram_phaseinjector2_status_29" BEL
        "basesoc_sdram_phaseinjector2_status_30" BEL
        "basesoc_sdram_phaseinjector2_status_31" BEL
        "basesoc_sdram_phaseinjector3_status_0" BEL
        "basesoc_sdram_phaseinjector3_status_1" BEL
        "basesoc_sdram_phaseinjector3_status_2" BEL
        "basesoc_sdram_phaseinjector3_status_3" BEL
        "basesoc_sdram_phaseinjector3_status_4" BEL
        "basesoc_sdram_phaseinjector3_status_5" BEL
        "basesoc_sdram_phaseinjector3_status_6" BEL
        "basesoc_sdram_phaseinjector3_status_7" BEL
        "basesoc_sdram_phaseinjector3_status_8" BEL
        "basesoc_sdram_phaseinjector3_status_9" BEL
        "basesoc_sdram_phaseinjector3_status_10" BEL
        "basesoc_sdram_phaseinjector3_status_11" BEL
        "basesoc_sdram_phaseinjector3_status_12" BEL
        "basesoc_sdram_phaseinjector3_status_13" BEL
        "basesoc_sdram_phaseinjector3_status_14" BEL
        "basesoc_sdram_phaseinjector3_status_15" BEL
        "basesoc_sdram_phaseinjector3_status_16" BEL
        "basesoc_sdram_phaseinjector3_status_17" BEL
        "basesoc_sdram_phaseinjector3_status_18" BEL
        "basesoc_sdram_phaseinjector3_status_19" BEL
        "basesoc_sdram_phaseinjector3_status_20" BEL
        "basesoc_sdram_phaseinjector3_status_21" BEL
        "basesoc_sdram_phaseinjector3_status_22" BEL
        "basesoc_sdram_phaseinjector3_status_23" BEL
        "basesoc_sdram_phaseinjector3_status_24" BEL
        "basesoc_sdram_phaseinjector3_status_25" BEL
        "basesoc_sdram_phaseinjector3_status_26" BEL
        "basesoc_sdram_phaseinjector3_status_27" BEL
        "basesoc_sdram_phaseinjector3_status_28" BEL
        "basesoc_sdram_phaseinjector3_status_29" BEL
        "basesoc_sdram_phaseinjector3_status_30" BEL
        "basesoc_sdram_phaseinjector3_status_31" BEL
        "basesoc_sdram_phaseinjector0_status_0" BEL
        "basesoc_sdram_phaseinjector0_status_1" BEL
        "basesoc_sdram_phaseinjector0_status_2" BEL
        "basesoc_sdram_phaseinjector0_status_3" BEL
        "basesoc_sdram_phaseinjector0_status_4" BEL
        "basesoc_sdram_phaseinjector0_status_5" BEL
        "basesoc_sdram_phaseinjector0_status_6" BEL
        "basesoc_sdram_phaseinjector0_status_7" BEL
        "basesoc_sdram_phaseinjector0_status_8" BEL
        "basesoc_sdram_phaseinjector0_status_9" BEL
        "basesoc_sdram_phaseinjector0_status_10" BEL
        "basesoc_sdram_phaseinjector0_status_11" BEL
        "basesoc_sdram_phaseinjector0_status_12" BEL
        "basesoc_sdram_phaseinjector0_status_13" BEL
        "basesoc_sdram_phaseinjector0_status_14" BEL
        "basesoc_sdram_phaseinjector0_status_15" BEL
        "basesoc_sdram_phaseinjector0_status_16" BEL
        "basesoc_sdram_phaseinjector0_status_17" BEL
        "basesoc_sdram_phaseinjector0_status_18" BEL
        "basesoc_sdram_phaseinjector0_status_19" BEL
        "basesoc_sdram_phaseinjector0_status_20" BEL
        "basesoc_sdram_phaseinjector0_status_21" BEL
        "basesoc_sdram_phaseinjector0_status_22" BEL
        "basesoc_sdram_phaseinjector0_status_23" BEL
        "basesoc_sdram_phaseinjector0_status_24" BEL
        "basesoc_sdram_phaseinjector0_status_25" BEL
        "basesoc_sdram_phaseinjector0_status_26" BEL
        "basesoc_sdram_phaseinjector0_status_27" BEL
        "basesoc_sdram_phaseinjector0_status_28" BEL
        "basesoc_sdram_phaseinjector0_status_29" BEL
        "basesoc_sdram_phaseinjector0_status_30" BEL
        "basesoc_sdram_phaseinjector0_status_31" BEL
        "basesoc_sdram_phaseinjector1_status_0" BEL
        "basesoc_sdram_phaseinjector1_status_1" BEL
        "basesoc_sdram_phaseinjector1_status_2" BEL
        "basesoc_sdram_phaseinjector1_status_3" BEL
        "basesoc_sdram_phaseinjector1_status_4" BEL
        "basesoc_sdram_phaseinjector1_status_5" BEL
        "basesoc_sdram_phaseinjector1_status_6" BEL
        "basesoc_sdram_phaseinjector1_status_7" BEL
        "basesoc_sdram_phaseinjector1_status_8" BEL
        "basesoc_sdram_phaseinjector1_status_9" BEL
        "basesoc_sdram_phaseinjector1_status_10" BEL
        "basesoc_sdram_phaseinjector1_status_11" BEL
        "basesoc_sdram_phaseinjector1_status_12" BEL
        "basesoc_sdram_phaseinjector1_status_13" BEL
        "basesoc_sdram_phaseinjector1_status_14" BEL
        "basesoc_sdram_phaseinjector1_status_15" BEL
        "basesoc_sdram_phaseinjector1_status_16" BEL
        "basesoc_sdram_phaseinjector1_status_17" BEL
        "basesoc_sdram_phaseinjector1_status_18" BEL
        "basesoc_sdram_phaseinjector1_status_19" BEL
        "basesoc_sdram_phaseinjector1_status_20" BEL
        "basesoc_sdram_phaseinjector1_status_21" BEL
        "basesoc_sdram_phaseinjector1_status_22" BEL
        "basesoc_sdram_phaseinjector1_status_23" BEL
        "basesoc_sdram_phaseinjector1_status_24" BEL
        "basesoc_sdram_phaseinjector1_status_25" BEL
        "basesoc_sdram_phaseinjector1_status_26" BEL
        "basesoc_sdram_phaseinjector1_status_27" BEL
        "basesoc_sdram_phaseinjector1_status_28" BEL
        "basesoc_sdram_phaseinjector1_status_29" BEL
        "basesoc_sdram_phaseinjector1_status_30" BEL
        "basesoc_sdram_phaseinjector1_status_31" BEL
        "opsis_i2c_shift_reg_storage_full_0" BEL
        "opsis_i2c_shift_reg_storage_full_1" BEL
        "opsis_i2c_shift_reg_storage_full_2" BEL
        "opsis_i2c_shift_reg_storage_full_3" BEL
        "opsis_i2c_shift_reg_storage_full_4" BEL
        "opsis_i2c_shift_reg_storage_full_5" BEL
        "opsis_i2c_shift_reg_storage_full_6" BEL
        "opsis_i2c_shift_reg_storage_full_7" BEL "opsis_i2c_scl_drv_reg" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_7" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_7" BEL
        "xilinxmultiregimpl0_regs0" BEL "xilinxmultiregimpl0_regs1" BEL
        "basesoc_sdram_dfi_p0_bank_0" BEL "basesoc_sdram_dfi_p0_bank_1" BEL
        "basesoc_sdram_dfi_p0_bank_2" BEL "basesoc_sdram_dfi_p1_bank_0" BEL
        "basesoc_sdram_dfi_p1_bank_1" BEL "basesoc_sdram_dfi_p1_bank_2" BEL
        "basesoc_sdram_bandwidth_cmd_valid" BEL
        "basesoc_sdram_bandwidth_cmd_is_write" BEL
        "basesoc_sdram_bandwidth_cmd_is_read" BEL
        "basesoc_sdram_dfi_p0_address_0" BEL "basesoc_sdram_dfi_p0_address_1"
        BEL "basesoc_sdram_dfi_p0_address_2" BEL
        "basesoc_sdram_dfi_p0_address_3" BEL "basesoc_sdram_dfi_p0_address_4"
        BEL "basesoc_sdram_dfi_p0_address_5" BEL
        "basesoc_sdram_dfi_p0_address_6" BEL "basesoc_sdram_dfi_p0_address_7"
        BEL "basesoc_sdram_dfi_p0_address_8" BEL
        "basesoc_sdram_dfi_p0_address_9" BEL "basesoc_sdram_dfi_p0_address_10"
        BEL "basesoc_sdram_dfi_p0_address_11" BEL
        "basesoc_sdram_dfi_p0_address_12" BEL
        "basesoc_sdram_dfi_p0_address_13" BEL "basesoc_sdram_dfi_p1_address_0"
        BEL "basesoc_sdram_dfi_p1_address_1" BEL
        "basesoc_sdram_dfi_p1_address_2" BEL "basesoc_sdram_dfi_p1_address_3"
        BEL "basesoc_sdram_dfi_p1_address_4" BEL
        "basesoc_sdram_dfi_p1_address_5" BEL "basesoc_sdram_dfi_p1_address_6"
        BEL "basesoc_sdram_dfi_p1_address_7" BEL
        "basesoc_sdram_dfi_p1_address_8" BEL "basesoc_sdram_dfi_p1_address_9"
        BEL "basesoc_sdram_dfi_p1_address_10" BEL
        "basesoc_sdram_dfi_p1_address_11" BEL
        "basesoc_sdram_dfi_p1_address_12" BEL
        "basesoc_sdram_dfi_p1_address_13" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_7" BEL
        "opsisi2c_state_FSM_FFd3" BEL "opsisi2c_state_FSM_FFd4" BEL
        "multiplexer_state_FSM_FFd3" BEL "opsisi2c_state_FSM_FFd2" BEL
        "opsisi2c_state_FSM_FFd1" BEL "litedramwishbone2native_state_FSM_FFd4"
        BEL "multiplexer_state_FSM_FFd2" BEL "multiplexer_state_FSM_FFd1" BEL
        "litedramwishbone2native_state_FSM_FFd1" BEL
        "litedramwishbone2native_state_FSM_FFd3" BEL
        "litedramwishbone2native_state_FSM_FFd2" BEL "front_panel_count_2" BEL
        "front_panel_count_0" BEL "front_panel_count_1" BEL
        "front_panel_count_5" BEL "front_panel_count_3" BEL
        "front_panel_count_4" BEL "front_panel_count_8" BEL
        "front_panel_count_6" BEL "front_panel_count_7" BEL
        "front_panel_count_11" BEL "front_panel_count_9" BEL
        "front_panel_count_10" BEL "front_panel_count_14" BEL
        "front_panel_count_12" BEL "front_panel_count_13" BEL
        "front_panel_count_17" BEL "front_panel_count_15" BEL
        "front_panel_count_16" BEL "front_panel_count_20" BEL
        "front_panel_count_18" BEL "front_panel_count_19" BEL
        "front_panel_count_23" BEL "front_panel_count_21" BEL
        "front_panel_count_22" BEL "front_panel_count_24" BEL
        "front_panel_count_25" BEL "crg_por_0" BEL "crg_por_1" BEL "crg_por_2"
        BEL "crg_por_3" BEL "crg_por_4" BEL "crg_por_5" BEL "crg_por_6" BEL
        "crg_por_7" BEL "crg_por_8" BEL "crg_por_9" BEL "crg_por_10" BEL
        "basesoc_sdram_timer_count_5" BEL "basesoc_sdram_timer_count_3" BEL
        "basesoc_sdram_timer_count_4" BEL "basesoc_sdram_timer_count_8" BEL
        "basesoc_sdram_timer_count_6" BEL "basesoc_sdram_timer_count_7" BEL
        "dna_cnt_0" BEL "dna_cnt_1" BEL "dna_cnt_2" BEL "dna_cnt_3" BEL
        "dna_cnt_4" BEL "dna_cnt_5" BEL "dna_cnt_6" BEL
        "basesoc_ctrl_bus_errors_0" BEL "basesoc_ctrl_bus_errors_1" BEL
        "basesoc_ctrl_bus_errors_2" BEL "basesoc_ctrl_bus_errors_3" BEL
        "basesoc_ctrl_bus_errors_4" BEL "basesoc_ctrl_bus_errors_5" BEL
        "basesoc_ctrl_bus_errors_6" BEL "basesoc_ctrl_bus_errors_7" BEL
        "basesoc_ctrl_bus_errors_8" BEL "basesoc_ctrl_bus_errors_9" BEL
        "basesoc_ctrl_bus_errors_10" BEL "basesoc_ctrl_bus_errors_11" BEL
        "basesoc_ctrl_bus_errors_12" BEL "basesoc_ctrl_bus_errors_13" BEL
        "basesoc_ctrl_bus_errors_14" BEL "basesoc_ctrl_bus_errors_15" BEL
        "basesoc_ctrl_bus_errors_16" BEL "basesoc_ctrl_bus_errors_17" BEL
        "basesoc_ctrl_bus_errors_18" BEL "basesoc_ctrl_bus_errors_19" BEL
        "basesoc_ctrl_bus_errors_20" BEL "basesoc_ctrl_bus_errors_21" BEL
        "basesoc_ctrl_bus_errors_22" BEL "basesoc_ctrl_bus_errors_23" BEL
        "basesoc_ctrl_bus_errors_24" BEL "basesoc_ctrl_bus_errors_25" BEL
        "basesoc_ctrl_bus_errors_26" BEL "basesoc_ctrl_bus_errors_27" BEL
        "basesoc_ctrl_bus_errors_28" BEL "basesoc_ctrl_bus_errors_29" BEL
        "basesoc_ctrl_bus_errors_30" BEL "basesoc_ctrl_bus_errors_31" BEL
        "basesoc_counter_0" BEL "basesoc_counter_1" BEL "suart_rx_bitcount_0"
        BEL "suart_rx_bitcount_1" BEL "suart_rx_bitcount_2" BEL
        "suart_rx_bitcount_3" BEL "suart_tx_fifo_produce_0" BEL
        "suart_tx_fifo_produce_1" BEL "suart_tx_fifo_produce_2" BEL
        "suart_tx_fifo_produce_3" BEL "suart_tx_bitcount_0" BEL
        "suart_tx_bitcount_1" BEL "suart_tx_bitcount_2" BEL
        "suart_tx_bitcount_3" BEL "suart_tx_fifo_consume_0" BEL
        "suart_tx_fifo_consume_1" BEL "suart_tx_fifo_consume_2" BEL
        "suart_tx_fifo_consume_3" BEL "suart_rx_fifo_produce_0" BEL
        "suart_rx_fifo_produce_1" BEL "suart_rx_fifo_produce_2" BEL
        "suart_rx_fifo_produce_3" BEL "suart_tx_fifo_level0_0" BEL
        "suart_tx_fifo_level0_1" BEL "suart_tx_fifo_level0_2" BEL
        "suart_tx_fifo_level0_3" BEL "suart_tx_fifo_level0_4" BEL
        "suart_rx_fifo_consume_0" BEL "suart_rx_fifo_consume_1" BEL
        "suart_rx_fifo_consume_2" BEL "suart_rx_fifo_consume_3" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2" BEL
        "suart_rx_fifo_level0_0" BEL "suart_rx_fifo_level0_1" BEL
        "suart_rx_fifo_level0_2" BEL "suart_rx_fifo_level0_3" BEL
        "suart_rx_fifo_level0_4" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine0_trascon_count_0" BEL
        "basesoc_sdram_bankmachine0_trascon_count_1" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine0_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine0_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine0_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine1_trascon_count_0" BEL
        "basesoc_sdram_bankmachine1_trascon_count_1" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine1_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine1_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine1_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine2_trascon_count_0" BEL
        "basesoc_sdram_bankmachine2_trascon_count_1" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine2_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine2_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine2_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine3_trascon_count_0" BEL
        "basesoc_sdram_bankmachine3_trascon_count_1" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine3_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine3_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine3_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine4_trascon_count_0" BEL
        "basesoc_sdram_bankmachine4_trascon_count_1" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine4_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine4_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine4_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine5_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine5_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine5_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine5_trascon_count_0" BEL
        "basesoc_sdram_bankmachine5_trascon_count_1" BEL
        "basesoc_sdram_bankmachine6_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine6_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine6_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine6_trascon_count_0" BEL
        "basesoc_sdram_bankmachine6_trascon_count_1" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine7_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine7_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine7_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_twtrcon_count_0" BEL "basesoc_sdram_twtrcon_count_1"
        BEL "basesoc_sdram_twtrcon_count_2" BEL
        "basesoc_sdram_bankmachine7_trascon_count_0" BEL
        "basesoc_sdram_bankmachine7_trascon_count_1" BEL
        "basesoc_sdram_bandwidth_nreads_0" BEL
        "basesoc_sdram_bandwidth_nreads_1" BEL
        "basesoc_sdram_bandwidth_nreads_2" BEL
        "basesoc_sdram_bandwidth_nreads_3" BEL
        "basesoc_sdram_bandwidth_nreads_4" BEL
        "basesoc_sdram_bandwidth_nreads_5" BEL
        "basesoc_sdram_bandwidth_nreads_6" BEL
        "basesoc_sdram_bandwidth_nreads_7" BEL
        "basesoc_sdram_bandwidth_nreads_8" BEL
        "basesoc_sdram_bandwidth_nreads_9" BEL
        "basesoc_sdram_bandwidth_nreads_10" BEL
        "basesoc_sdram_bandwidth_nreads_11" BEL
        "basesoc_sdram_bandwidth_nreads_12" BEL
        "basesoc_sdram_bandwidth_nreads_13" BEL
        "basesoc_sdram_bandwidth_nreads_14" BEL
        "basesoc_sdram_bandwidth_nreads_15" BEL
        "basesoc_sdram_bandwidth_nreads_16" BEL
        "basesoc_sdram_bandwidth_nreads_17" BEL
        "basesoc_sdram_bandwidth_nreads_18" BEL
        "basesoc_sdram_bandwidth_nreads_19" BEL
        "basesoc_sdram_bandwidth_nreads_20" BEL
        "basesoc_sdram_bandwidth_nreads_21" BEL
        "basesoc_sdram_bandwidth_nreads_22" BEL
        "basesoc_sdram_bandwidth_nreads_23" BEL
        "basesoc_sdram_bandwidth_nwrites_0" BEL
        "basesoc_sdram_bandwidth_nwrites_1" BEL
        "basesoc_sdram_bandwidth_nwrites_2" BEL
        "basesoc_sdram_bandwidth_nwrites_3" BEL
        "basesoc_sdram_bandwidth_nwrites_4" BEL
        "basesoc_sdram_bandwidth_nwrites_5" BEL
        "basesoc_sdram_bandwidth_nwrites_6" BEL
        "basesoc_sdram_bandwidth_nwrites_7" BEL
        "basesoc_sdram_bandwidth_nwrites_8" BEL
        "basesoc_sdram_bandwidth_nwrites_9" BEL
        "basesoc_sdram_bandwidth_nwrites_10" BEL
        "basesoc_sdram_bandwidth_nwrites_11" BEL
        "basesoc_sdram_bandwidth_nwrites_12" BEL
        "basesoc_sdram_bandwidth_nwrites_13" BEL
        "basesoc_sdram_bandwidth_nwrites_14" BEL
        "basesoc_sdram_bandwidth_nwrites_15" BEL
        "basesoc_sdram_bandwidth_nwrites_16" BEL
        "basesoc_sdram_bandwidth_nwrites_17" BEL
        "basesoc_sdram_bandwidth_nwrites_18" BEL
        "basesoc_sdram_bandwidth_nwrites_19" BEL
        "basesoc_sdram_bandwidth_nwrites_20" BEL
        "basesoc_sdram_bandwidth_nwrites_21" BEL
        "basesoc_sdram_bandwidth_nwrites_22" BEL
        "basesoc_sdram_bandwidth_nwrites_23" BEL "basesoc_count_2" BEL
        "basesoc_count_0" BEL "basesoc_count_1" BEL "basesoc_count_5" BEL
        "basesoc_count_3" BEL "basesoc_count_4" BEL "basesoc_count_8" BEL
        "basesoc_count_6" BEL "basesoc_count_7" BEL "basesoc_count_9" BEL
        "basesoc_count_10" BEL "basesoc_count_13" BEL "basesoc_count_11" BEL
        "basesoc_count_12" BEL "basesoc_count_16" BEL "basesoc_count_14" BEL
        "basesoc_count_15" BEL "basesoc_count_19" BEL "basesoc_count_17" BEL
        "basesoc_count_18" BEL "refresher_state_FSM_FFd2" BEL
        "refresher_state_FSM_FFd1" BEL "cache_state_FSM_FFd2" BEL
        "cache_state_FSM_FFd3" BEL "bankmachine1_state_FSM_FFd2" BEL
        "cache_state_FSM_FFd1" BEL "bankmachine1_state_FSM_FFd3" BEL
        "bankmachine0_state_FSM_FFd2" BEL "bankmachine1_state_FSM_FFd1" BEL
        "bankmachine0_state_FSM_FFd3" BEL "bankmachine2_state_FSM_FFd2" BEL
        "bankmachine0_state_FSM_FFd1" BEL "bankmachine2_state_FSM_FFd3" BEL
        "bankmachine3_state_FSM_FFd2" BEL "bankmachine2_state_FSM_FFd1" BEL
        "bankmachine3_state_FSM_FFd3" BEL "bankmachine4_state_FSM_FFd2" BEL
        "bankmachine3_state_FSM_FFd1" BEL "bankmachine4_state_FSM_FFd3" BEL
        "bankmachine5_state_FSM_FFd2" BEL "bankmachine4_state_FSM_FFd1" BEL
        "bankmachine5_state_FSM_FFd3" BEL "bankmachine6_state_FSM_FFd2" BEL
        "bankmachine5_state_FSM_FFd1" BEL "bankmachine6_state_FSM_FFd3" BEL
        "bankmachine7_state_FSM_FFd2" BEL "bankmachine6_state_FSM_FFd1" BEL
        "bankmachine7_state_FSM_FFd3" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd7" BEL
        "bankmachine7_state_FSM_FFd1" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd8" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd4" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd6" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd5" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd1" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd3" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd2" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd6" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd8" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd7" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd3" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd5" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd4" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd2" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd1" BEL "inst_LPM_FF_3" BEL
        "inst_LPM_FF_2" BEL "inst_LPM_FF_1" BEL "inst_LPM_FF_0" BEL
        "lm32_cpu/cc_31" BEL "lm32_cpu/cc_30" BEL "lm32_cpu/cc_29" BEL
        "lm32_cpu/cc_28" BEL "lm32_cpu/cc_27" BEL "lm32_cpu/cc_26" BEL
        "lm32_cpu/cc_25" BEL "lm32_cpu/cc_24" BEL "lm32_cpu/cc_23" BEL
        "lm32_cpu/cc_22" BEL "lm32_cpu/cc_21" BEL "lm32_cpu/cc_20" BEL
        "lm32_cpu/cc_19" BEL "lm32_cpu/cc_18" BEL "lm32_cpu/cc_17" BEL
        "lm32_cpu/cc_16" BEL "lm32_cpu/cc_15" BEL "lm32_cpu/cc_14" BEL
        "lm32_cpu/cc_13" BEL "lm32_cpu/cc_12" BEL "lm32_cpu/cc_11" BEL
        "lm32_cpu/cc_10" BEL "lm32_cpu/cc_9" BEL "lm32_cpu/cc_8" BEL
        "lm32_cpu/cc_7" BEL "lm32_cpu/cc_6" BEL "lm32_cpu/cc_5" BEL
        "lm32_cpu/cc_4" BEL "lm32_cpu/cc_3" BEL "lm32_cpu/cc_2" BEL
        "lm32_cpu/cc_1" BEL "lm32_cpu/cc_0" BEL "lm32_cpu/write_enable_w" BEL
        "lm32_cpu/branch_m" BEL "lm32_cpu/m_bypass_enable_m" BEL
        "lm32_cpu/csr_write_enable_x" BEL "lm32_cpu/eret_x" BEL
        "lm32_cpu/scall_x" BEL "lm32_cpu/csr_x_2" BEL "lm32_cpu/csr_x_1" BEL
        "lm32_cpu/csr_x_0" BEL "lm32_cpu/write_enable_x" BEL
        "lm32_cpu/x_bypass_enable_x" BEL "lm32_cpu/branch_target_m_31" BEL
        "lm32_cpu/branch_target_m_30" BEL "lm32_cpu/branch_target_m_29" BEL
        "lm32_cpu/branch_target_m_28" BEL "lm32_cpu/branch_target_m_27" BEL
        "lm32_cpu/branch_target_m_26" BEL "lm32_cpu/branch_target_m_25" BEL
        "lm32_cpu/branch_target_m_24" BEL "lm32_cpu/branch_target_m_23" BEL
        "lm32_cpu/branch_target_m_22" BEL "lm32_cpu/branch_target_m_21" BEL
        "lm32_cpu/branch_target_m_20" BEL "lm32_cpu/branch_target_m_19" BEL
        "lm32_cpu/branch_target_m_18" BEL "lm32_cpu/branch_target_m_17" BEL
        "lm32_cpu/branch_target_m_16" BEL "lm32_cpu/branch_target_m_15" BEL
        "lm32_cpu/branch_target_m_14" BEL "lm32_cpu/branch_target_m_13" BEL
        "lm32_cpu/branch_target_m_12" BEL "lm32_cpu/branch_target_m_11" BEL
        "lm32_cpu/branch_target_m_10" BEL "lm32_cpu/branch_target_m_9" BEL
        "lm32_cpu/branch_target_m_8" BEL "lm32_cpu/branch_target_m_7" BEL
        "lm32_cpu/branch_target_m_6" BEL "lm32_cpu/branch_target_m_5" BEL
        "lm32_cpu/branch_target_m_4" BEL "lm32_cpu/branch_target_m_3" BEL
        "lm32_cpu/branch_target_m_2" BEL "lm32_cpu/branch_target_x_31" BEL
        "lm32_cpu/branch_target_x_30" BEL "lm32_cpu/branch_target_x_29" BEL
        "lm32_cpu/branch_target_x_28" BEL "lm32_cpu/branch_target_x_27" BEL
        "lm32_cpu/branch_target_x_26" BEL "lm32_cpu/branch_target_x_25" BEL
        "lm32_cpu/branch_target_x_24" BEL "lm32_cpu/branch_target_x_23" BEL
        "lm32_cpu/branch_target_x_22" BEL "lm32_cpu/branch_target_x_21" BEL
        "lm32_cpu/branch_target_x_20" BEL "lm32_cpu/branch_target_x_19" BEL
        "lm32_cpu/branch_target_x_18" BEL "lm32_cpu/branch_target_x_17" BEL
        "lm32_cpu/branch_target_x_16" BEL "lm32_cpu/branch_target_x_15" BEL
        "lm32_cpu/branch_target_x_14" BEL "lm32_cpu/branch_target_x_13" BEL
        "lm32_cpu/branch_target_x_12" BEL "lm32_cpu/branch_target_x_11" BEL
        "lm32_cpu/branch_target_x_10" BEL "lm32_cpu/branch_target_x_9" BEL
        "lm32_cpu/branch_target_x_8" BEL "lm32_cpu/branch_target_x_7" BEL
        "lm32_cpu/branch_target_x_6" BEL "lm32_cpu/branch_target_x_5" BEL
        "lm32_cpu/branch_target_x_4" BEL "lm32_cpu/branch_target_x_3" BEL
        "lm32_cpu/branch_target_x_2" BEL "lm32_cpu/operand_w_31" BEL
        "lm32_cpu/operand_w_30" BEL "lm32_cpu/operand_w_29" BEL
        "lm32_cpu/operand_w_28" BEL "lm32_cpu/operand_w_27" BEL
        "lm32_cpu/operand_w_26" BEL "lm32_cpu/operand_w_25" BEL
        "lm32_cpu/operand_w_24" BEL "lm32_cpu/operand_w_23" BEL
        "lm32_cpu/operand_w_22" BEL "lm32_cpu/operand_w_21" BEL
        "lm32_cpu/operand_w_20" BEL "lm32_cpu/operand_w_19" BEL
        "lm32_cpu/operand_w_18" BEL "lm32_cpu/operand_w_17" BEL
        "lm32_cpu/operand_w_16" BEL "lm32_cpu/operand_w_15" BEL
        "lm32_cpu/operand_w_14" BEL "lm32_cpu/operand_w_13" BEL
        "lm32_cpu/operand_w_12" BEL "lm32_cpu/operand_w_11" BEL
        "lm32_cpu/operand_w_10" BEL "lm32_cpu/operand_w_9" BEL
        "lm32_cpu/operand_w_8" BEL "lm32_cpu/operand_w_7" BEL
        "lm32_cpu/operand_w_6" BEL "lm32_cpu/operand_w_5" BEL
        "lm32_cpu/operand_w_4" BEL "lm32_cpu/operand_w_3" BEL
        "lm32_cpu/operand_w_2" BEL "lm32_cpu/operand_w_1" BEL
        "lm32_cpu/operand_w_0" BEL "lm32_cpu/operand_m_31" BEL
        "lm32_cpu/operand_m_30" BEL "lm32_cpu/operand_m_29" BEL
        "lm32_cpu/operand_m_28" BEL "lm32_cpu/operand_m_27" BEL
        "lm32_cpu/operand_m_26" BEL "lm32_cpu/operand_m_25" BEL
        "lm32_cpu/operand_m_24" BEL "lm32_cpu/operand_m_23" BEL
        "lm32_cpu/operand_m_22" BEL "lm32_cpu/operand_m_21" BEL
        "lm32_cpu/operand_m_20" BEL "lm32_cpu/operand_m_19" BEL
        "lm32_cpu/operand_m_18" BEL "lm32_cpu/operand_m_17" BEL
        "lm32_cpu/operand_m_16" BEL "lm32_cpu/operand_m_15" BEL
        "lm32_cpu/operand_m_14" BEL "lm32_cpu/operand_m_13" BEL
        "lm32_cpu/operand_m_12" BEL "lm32_cpu/operand_m_11" BEL
        "lm32_cpu/operand_m_10" BEL "lm32_cpu/operand_m_9" BEL
        "lm32_cpu/operand_m_8" BEL "lm32_cpu/operand_m_7" BEL
        "lm32_cpu/operand_m_6" BEL "lm32_cpu/operand_m_5" BEL
        "lm32_cpu/operand_m_4" BEL "lm32_cpu/operand_m_3" BEL
        "lm32_cpu/operand_m_2" BEL "lm32_cpu/operand_m_1" BEL
        "lm32_cpu/operand_m_0" BEL "lm32_cpu/condition_met_m" BEL
        "lm32_cpu/eba_31" BEL "lm32_cpu/eba_30" BEL "lm32_cpu/eba_29" BEL
        "lm32_cpu/eba_28" BEL "lm32_cpu/eba_27" BEL "lm32_cpu/eba_26" BEL
        "lm32_cpu/eba_25" BEL "lm32_cpu/eba_24" BEL "lm32_cpu/eba_23" BEL
        "lm32_cpu/eba_22" BEL "lm32_cpu/eba_21" BEL "lm32_cpu/eba_20" BEL
        "lm32_cpu/eba_19" BEL "lm32_cpu/eba_18" BEL "lm32_cpu/eba_17" BEL
        "lm32_cpu/eba_16" BEL "lm32_cpu/eba_15" BEL "lm32_cpu/eba_14" BEL
        "lm32_cpu/eba_13" BEL "lm32_cpu/eba_12" BEL "lm32_cpu/eba_11" BEL
        "lm32_cpu/eba_10" BEL "lm32_cpu/eba_9" BEL "lm32_cpu/operand_1_x_31"
        BEL "lm32_cpu/operand_1_x_30" BEL "lm32_cpu/operand_1_x_29" BEL
        "lm32_cpu/operand_1_x_28" BEL "lm32_cpu/operand_1_x_27" BEL
        "lm32_cpu/operand_1_x_26" BEL "lm32_cpu/operand_1_x_25" BEL
        "lm32_cpu/operand_1_x_24" BEL "lm32_cpu/operand_1_x_23" BEL
        "lm32_cpu/operand_1_x_22" BEL "lm32_cpu/operand_1_x_21" BEL
        "lm32_cpu/operand_1_x_20" BEL "lm32_cpu/operand_1_x_19" BEL
        "lm32_cpu/operand_1_x_18" BEL "lm32_cpu/operand_1_x_17" BEL
        "lm32_cpu/operand_1_x_16" BEL "lm32_cpu/operand_1_x_15" BEL
        "lm32_cpu/operand_1_x_14" BEL "lm32_cpu/operand_1_x_13" BEL
        "lm32_cpu/operand_1_x_12" BEL "lm32_cpu/operand_1_x_11" BEL
        "lm32_cpu/operand_1_x_10" BEL "lm32_cpu/operand_1_x_9" BEL
        "lm32_cpu/operand_1_x_8" BEL "lm32_cpu/operand_1_x_7" BEL
        "lm32_cpu/operand_1_x_6" BEL "lm32_cpu/operand_1_x_5" BEL
        "lm32_cpu/operand_1_x_4" BEL "lm32_cpu/operand_1_x_3" BEL
        "lm32_cpu/operand_1_x_2" BEL "lm32_cpu/operand_1_x_1" BEL
        "lm32_cpu/operand_1_x_0" BEL "lm32_cpu/store_operand_x_31" BEL
        "lm32_cpu/store_operand_x_30" BEL "lm32_cpu/store_operand_x_29" BEL
        "lm32_cpu/store_operand_x_28" BEL "lm32_cpu/store_operand_x_27" BEL
        "lm32_cpu/store_operand_x_26" BEL "lm32_cpu/store_operand_x_25" BEL
        "lm32_cpu/store_operand_x_24" BEL "lm32_cpu/store_operand_x_23" BEL
        "lm32_cpu/store_operand_x_22" BEL "lm32_cpu/store_operand_x_21" BEL
        "lm32_cpu/store_operand_x_20" BEL "lm32_cpu/store_operand_x_19" BEL
        "lm32_cpu/store_operand_x_18" BEL "lm32_cpu/store_operand_x_17" BEL
        "lm32_cpu/store_operand_x_16" BEL "lm32_cpu/store_operand_x_15" BEL
        "lm32_cpu/store_operand_x_14" BEL "lm32_cpu/store_operand_x_13" BEL
        "lm32_cpu/store_operand_x_12" BEL "lm32_cpu/store_operand_x_11" BEL
        "lm32_cpu/store_operand_x_10" BEL "lm32_cpu/store_operand_x_9" BEL
        "lm32_cpu/store_operand_x_8" BEL "lm32_cpu/store_operand_x_7" BEL
        "lm32_cpu/store_operand_x_6" BEL "lm32_cpu/store_operand_x_5" BEL
        "lm32_cpu/store_operand_x_4" BEL "lm32_cpu/store_operand_x_3" BEL
        "lm32_cpu/store_operand_x_2" BEL "lm32_cpu/store_operand_x_1" BEL
        "lm32_cpu/store_operand_x_0" BEL "lm32_cpu/branch_predict_taken_m" BEL
        "lm32_cpu/write_idx_w_4" BEL "lm32_cpu/write_idx_w_3" BEL
        "lm32_cpu/write_idx_w_2" BEL "lm32_cpu/write_idx_w_1" BEL
        "lm32_cpu/write_idx_w_0" BEL "lm32_cpu/w_result_sel_load_w" BEL
        "lm32_cpu/valid_w" BEL "lm32_cpu/write_idx_m_4" BEL
        "lm32_cpu/write_idx_m_3" BEL "lm32_cpu/write_idx_m_2" BEL
        "lm32_cpu/write_idx_m_1" BEL "lm32_cpu/write_idx_m_0" BEL
        "lm32_cpu/branch_predict_taken_x" BEL "lm32_cpu/store_m" BEL
        "lm32_cpu/load_m" BEL "lm32_cpu/branch_predict_m" BEL
        "lm32_cpu/m_result_sel_compare_m" BEL "lm32_cpu/operand_0_x_31" BEL
        "lm32_cpu/operand_0_x_30" BEL "lm32_cpu/operand_0_x_29" BEL
        "lm32_cpu/operand_0_x_28" BEL "lm32_cpu/operand_0_x_27" BEL
        "lm32_cpu/operand_0_x_26" BEL "lm32_cpu/operand_0_x_25" BEL
        "lm32_cpu/operand_0_x_24" BEL "lm32_cpu/operand_0_x_23" BEL
        "lm32_cpu/operand_0_x_22" BEL "lm32_cpu/operand_0_x_21" BEL
        "lm32_cpu/operand_0_x_20" BEL "lm32_cpu/operand_0_x_19" BEL
        "lm32_cpu/operand_0_x_18" BEL "lm32_cpu/operand_0_x_17" BEL
        "lm32_cpu/operand_0_x_16" BEL "lm32_cpu/operand_0_x_15" BEL
        "lm32_cpu/operand_0_x_14" BEL "lm32_cpu/operand_0_x_13" BEL
        "lm32_cpu/operand_0_x_12" BEL "lm32_cpu/operand_0_x_11" BEL
        "lm32_cpu/operand_0_x_10" BEL "lm32_cpu/operand_0_x_9" BEL
        "lm32_cpu/operand_0_x_8" BEL "lm32_cpu/operand_0_x_7" BEL
        "lm32_cpu/operand_0_x_6" BEL "lm32_cpu/operand_0_x_5" BEL
        "lm32_cpu/operand_0_x_4" BEL "lm32_cpu/operand_0_x_3" BEL
        "lm32_cpu/operand_0_x_2" BEL "lm32_cpu/operand_0_x_1" BEL
        "lm32_cpu/operand_0_x_0" BEL "lm32_cpu/valid_m" BEL
        "lm32_cpu/exception_w" BEL "lm32_cpu/exception_m" BEL
        "lm32_cpu/condition_x_2" BEL "lm32_cpu/condition_x_1" BEL
        "lm32_cpu/condition_x_0" BEL "lm32_cpu/logic_op_x_3" BEL
        "lm32_cpu/adder_op_x_n" BEL "lm32_cpu/adder_op_x" BEL
        "lm32_cpu/load_x" BEL "lm32_cpu/store_x" BEL "lm32_cpu/write_idx_x_4"
        BEL "lm32_cpu/write_idx_x_3" BEL "lm32_cpu/write_idx_x_2" BEL
        "lm32_cpu/write_idx_x_1" BEL "lm32_cpu/write_idx_x_0" BEL
        "lm32_cpu/x_result_sel_sext_x" BEL "lm32_cpu/x_result_sel_mc_arith_x"
        BEL "lm32_cpu/x_result_sel_add_x" BEL "lm32_cpu/x_result_sel_csr_x"
        BEL "lm32_cpu/interrupt_unit/im_31" BEL
        "lm32_cpu/interrupt_unit/im_30" BEL "lm32_cpu/interrupt_unit/im_29"
        BEL "lm32_cpu/interrupt_unit/im_28" BEL
        "lm32_cpu/interrupt_unit/im_27" BEL "lm32_cpu/interrupt_unit/im_26"
        BEL "lm32_cpu/interrupt_unit/im_25" BEL
        "lm32_cpu/interrupt_unit/im_24" BEL "lm32_cpu/interrupt_unit/im_23"
        BEL "lm32_cpu/interrupt_unit/im_22" BEL
        "lm32_cpu/interrupt_unit/im_21" BEL "lm32_cpu/interrupt_unit/im_20"
        BEL "lm32_cpu/interrupt_unit/im_19" BEL
        "lm32_cpu/interrupt_unit/im_18" BEL "lm32_cpu/interrupt_unit/im_17"
        BEL "lm32_cpu/interrupt_unit/im_16" BEL
        "lm32_cpu/interrupt_unit/im_15" BEL "lm32_cpu/interrupt_unit/im_14"
        BEL "lm32_cpu/interrupt_unit/im_13" BEL
        "lm32_cpu/interrupt_unit/im_12" BEL "lm32_cpu/interrupt_unit/im_11"
        BEL "lm32_cpu/interrupt_unit/im_10" BEL "lm32_cpu/interrupt_unit/im_9"
        BEL "lm32_cpu/interrupt_unit/im_8" BEL "lm32_cpu/interrupt_unit/im_7"
        BEL "lm32_cpu/interrupt_unit/im_6" BEL "lm32_cpu/interrupt_unit/im_5"
        BEL "lm32_cpu/interrupt_unit/im_4" BEL "lm32_cpu/interrupt_unit/im_3"
        BEL "lm32_cpu/interrupt_unit/im_2" BEL "lm32_cpu/interrupt_unit/im_1"
        BEL "lm32_cpu/interrupt_unit/im_0" BEL
        "lm32_cpu/instruction_unit/i_adr_o_31" BEL
        "lm32_cpu/instruction_unit/i_adr_o_30" BEL
        "lm32_cpu/instruction_unit/i_adr_o_29" BEL
        "lm32_cpu/instruction_unit/i_adr_o_28" BEL
        "lm32_cpu/instruction_unit/i_adr_o_27" BEL
        "lm32_cpu/instruction_unit/i_adr_o_26" BEL
        "lm32_cpu/instruction_unit/i_adr_o_25" BEL
        "lm32_cpu/instruction_unit/i_adr_o_24" BEL
        "lm32_cpu/instruction_unit/i_adr_o_23" BEL
        "lm32_cpu/instruction_unit/i_adr_o_22" BEL
        "lm32_cpu/instruction_unit/i_adr_o_21" BEL
        "lm32_cpu/instruction_unit/i_adr_o_20" BEL
        "lm32_cpu/instruction_unit/i_adr_o_19" BEL
        "lm32_cpu/instruction_unit/i_adr_o_18" BEL
        "lm32_cpu/instruction_unit/i_adr_o_17" BEL
        "lm32_cpu/instruction_unit/i_adr_o_16" BEL
        "lm32_cpu/instruction_unit/i_adr_o_15" BEL
        "lm32_cpu/instruction_unit/i_adr_o_14" BEL
        "lm32_cpu/instruction_unit/i_adr_o_13" BEL
        "lm32_cpu/instruction_unit/i_adr_o_12" BEL
        "lm32_cpu/instruction_unit/i_adr_o_11" BEL
        "lm32_cpu/instruction_unit/i_adr_o_10" BEL
        "lm32_cpu/instruction_unit/i_adr_o_9" BEL
        "lm32_cpu/instruction_unit/i_adr_o_8" BEL
        "lm32_cpu/instruction_unit/i_adr_o_7" BEL
        "lm32_cpu/instruction_unit/i_adr_o_6" BEL
        "lm32_cpu/instruction_unit/i_adr_o_5" BEL
        "lm32_cpu/instruction_unit/i_adr_o_4" BEL
        "lm32_cpu/instruction_unit/i_adr_o_3" BEL
        "lm32_cpu/instruction_unit/i_adr_o_2" BEL
        "lm32_cpu/instruction_unit/pc_f_31" BEL
        "lm32_cpu/instruction_unit/pc_f_30" BEL
        "lm32_cpu/instruction_unit/pc_f_29" BEL
        "lm32_cpu/instruction_unit/pc_f_28" BEL
        "lm32_cpu/instruction_unit/pc_f_27" BEL
        "lm32_cpu/instruction_unit/pc_f_26" BEL
        "lm32_cpu/instruction_unit/pc_f_25" BEL
        "lm32_cpu/instruction_unit/pc_f_24" BEL
        "lm32_cpu/instruction_unit/pc_f_23" BEL
        "lm32_cpu/instruction_unit/pc_f_22" BEL
        "lm32_cpu/instruction_unit/pc_f_21" BEL
        "lm32_cpu/instruction_unit/pc_f_20" BEL
        "lm32_cpu/instruction_unit/pc_f_19" BEL
        "lm32_cpu/instruction_unit/pc_f_18" BEL
        "lm32_cpu/instruction_unit/pc_f_17" BEL
        "lm32_cpu/instruction_unit/pc_f_16" BEL
        "lm32_cpu/instruction_unit/pc_f_15" BEL
        "lm32_cpu/instruction_unit/pc_f_14" BEL
        "lm32_cpu/instruction_unit/pc_f_13" BEL
        "lm32_cpu/instruction_unit/pc_f_12" BEL
        "lm32_cpu/instruction_unit/pc_f_11" BEL
        "lm32_cpu/instruction_unit/pc_f_10" BEL
        "lm32_cpu/instruction_unit/pc_f_9" BEL
        "lm32_cpu/instruction_unit/pc_f_8" BEL
        "lm32_cpu/instruction_unit/pc_f_7" BEL
        "lm32_cpu/instruction_unit/pc_f_6" BEL
        "lm32_cpu/instruction_unit/pc_f_5" BEL
        "lm32_cpu/instruction_unit/pc_f_4" BEL
        "lm32_cpu/instruction_unit/pc_f_3" BEL
        "lm32_cpu/instruction_unit/pc_f_2" BEL
        "lm32_cpu/instruction_unit/pc_m_31" BEL
        "lm32_cpu/instruction_unit/pc_m_30" BEL
        "lm32_cpu/instruction_unit/pc_m_29" BEL
        "lm32_cpu/instruction_unit/pc_m_28" BEL
        "lm32_cpu/instruction_unit/pc_m_27" BEL
        "lm32_cpu/instruction_unit/pc_m_26" BEL
        "lm32_cpu/instruction_unit/pc_m_25" BEL
        "lm32_cpu/instruction_unit/pc_m_24" BEL
        "lm32_cpu/instruction_unit/pc_m_23" BEL
        "lm32_cpu/instruction_unit/pc_m_22" BEL
        "lm32_cpu/instruction_unit/pc_m_21" BEL
        "lm32_cpu/instruction_unit/pc_m_20" BEL
        "lm32_cpu/instruction_unit/pc_m_19" BEL
        "lm32_cpu/instruction_unit/pc_m_18" BEL
        "lm32_cpu/instruction_unit/pc_m_17" BEL
        "lm32_cpu/instruction_unit/pc_m_16" BEL
        "lm32_cpu/instruction_unit/pc_m_15" BEL
        "lm32_cpu/instruction_unit/pc_m_14" BEL
        "lm32_cpu/instruction_unit/pc_m_13" BEL
        "lm32_cpu/instruction_unit/pc_m_12" BEL
        "lm32_cpu/instruction_unit/pc_m_11" BEL
        "lm32_cpu/instruction_unit/pc_m_10" BEL
        "lm32_cpu/instruction_unit/pc_m_9" BEL
        "lm32_cpu/instruction_unit/pc_m_8" BEL
        "lm32_cpu/instruction_unit/pc_m_7" BEL
        "lm32_cpu/instruction_unit/pc_m_6" BEL
        "lm32_cpu/instruction_unit/pc_m_5" BEL
        "lm32_cpu/instruction_unit/pc_m_4" BEL
        "lm32_cpu/instruction_unit/pc_m_3" BEL
        "lm32_cpu/instruction_unit/pc_m_2" BEL
        "lm32_cpu/instruction_unit/instruction_d_31" BEL
        "lm32_cpu/instruction_unit/instruction_d_30" BEL
        "lm32_cpu/instruction_unit/instruction_d_29" BEL
        "lm32_cpu/instruction_unit/instruction_d_28" BEL
        "lm32_cpu/instruction_unit/instruction_d_27" BEL
        "lm32_cpu/instruction_unit/instruction_d_26" BEL
        "lm32_cpu/instruction_unit/instruction_d_25" BEL
        "lm32_cpu/instruction_unit/instruction_d_24" BEL
        "lm32_cpu/instruction_unit/instruction_d_23" BEL
        "lm32_cpu/instruction_unit/instruction_d_22" BEL
        "lm32_cpu/instruction_unit/instruction_d_21" BEL
        "lm32_cpu/instruction_unit/instruction_d_20" BEL
        "lm32_cpu/instruction_unit/instruction_d_19" BEL
        "lm32_cpu/instruction_unit/instruction_d_18" BEL
        "lm32_cpu/instruction_unit/instruction_d_17" BEL
        "lm32_cpu/instruction_unit/instruction_d_16" BEL
        "lm32_cpu/instruction_unit/instruction_d_15" BEL
        "lm32_cpu/instruction_unit/instruction_d_14" BEL
        "lm32_cpu/instruction_unit/instruction_d_13" BEL
        "lm32_cpu/instruction_unit/instruction_d_12" BEL
        "lm32_cpu/instruction_unit/instruction_d_11" BEL
        "lm32_cpu/instruction_unit/instruction_d_10" BEL
        "lm32_cpu/instruction_unit/instruction_d_9" BEL
        "lm32_cpu/instruction_unit/instruction_d_8" BEL
        "lm32_cpu/instruction_unit/instruction_d_7" BEL
        "lm32_cpu/instruction_unit/instruction_d_6" BEL
        "lm32_cpu/instruction_unit/instruction_d_5" BEL
        "lm32_cpu/instruction_unit/instruction_d_4" BEL
        "lm32_cpu/instruction_unit/instruction_d_3" BEL
        "lm32_cpu/instruction_unit/instruction_d_2" BEL
        "lm32_cpu/instruction_unit/instruction_d_1" BEL
        "lm32_cpu/instruction_unit/instruction_d_0" BEL
        "lm32_cpu/instruction_unit/pc_x_31" BEL
        "lm32_cpu/instruction_unit/pc_x_30" BEL
        "lm32_cpu/instruction_unit/pc_x_29" BEL
        "lm32_cpu/instruction_unit/pc_x_28" BEL
        "lm32_cpu/instruction_unit/pc_x_27" BEL
        "lm32_cpu/instruction_unit/pc_x_26" BEL
        "lm32_cpu/instruction_unit/pc_x_25" BEL
        "lm32_cpu/instruction_unit/pc_x_24" BEL
        "lm32_cpu/instruction_unit/pc_x_23" BEL
        "lm32_cpu/instruction_unit/pc_x_22" BEL
        "lm32_cpu/instruction_unit/pc_x_21" BEL
        "lm32_cpu/instruction_unit/pc_x_20" BEL
        "lm32_cpu/instruction_unit/pc_x_19" BEL
        "lm32_cpu/instruction_unit/pc_x_18" BEL
        "lm32_cpu/instruction_unit/pc_x_17" BEL
        "lm32_cpu/instruction_unit/pc_x_16" BEL
        "lm32_cpu/instruction_unit/pc_x_15" BEL
        "lm32_cpu/instruction_unit/pc_x_14" BEL
        "lm32_cpu/instruction_unit/pc_x_13" BEL
        "lm32_cpu/instruction_unit/pc_x_12" BEL
        "lm32_cpu/instruction_unit/pc_x_11" BEL
        "lm32_cpu/instruction_unit/pc_x_10" BEL
        "lm32_cpu/instruction_unit/pc_x_9" BEL
        "lm32_cpu/instruction_unit/pc_x_8" BEL
        "lm32_cpu/instruction_unit/pc_x_7" BEL
        "lm32_cpu/instruction_unit/pc_x_6" BEL
        "lm32_cpu/instruction_unit/pc_x_5" BEL
        "lm32_cpu/instruction_unit/pc_x_4" BEL
        "lm32_cpu/instruction_unit/pc_x_3" BEL
        "lm32_cpu/instruction_unit/pc_x_2" BEL
        "lm32_cpu/instruction_unit/pc_d_31" BEL
        "lm32_cpu/instruction_unit/pc_d_30" BEL
        "lm32_cpu/instruction_unit/pc_d_29" BEL
        "lm32_cpu/instruction_unit/pc_d_28" BEL
        "lm32_cpu/instruction_unit/pc_d_27" BEL
        "lm32_cpu/instruction_unit/pc_d_26" BEL
        "lm32_cpu/instruction_unit/pc_d_25" BEL
        "lm32_cpu/instruction_unit/pc_d_24" BEL
        "lm32_cpu/instruction_unit/pc_d_23" BEL
        "lm32_cpu/instruction_unit/pc_d_22" BEL
        "lm32_cpu/instruction_unit/pc_d_21" BEL
        "lm32_cpu/instruction_unit/pc_d_20" BEL
        "lm32_cpu/instruction_unit/pc_d_19" BEL
        "lm32_cpu/instruction_unit/pc_d_18" BEL
        "lm32_cpu/instruction_unit/pc_d_17" BEL
        "lm32_cpu/instruction_unit/pc_d_16" BEL
        "lm32_cpu/instruction_unit/pc_d_15" BEL
        "lm32_cpu/instruction_unit/pc_d_14" BEL
        "lm32_cpu/instruction_unit/pc_d_13" BEL
        "lm32_cpu/instruction_unit/pc_d_12" BEL
        "lm32_cpu/instruction_unit/pc_d_11" BEL
        "lm32_cpu/instruction_unit/pc_d_10" BEL
        "lm32_cpu/instruction_unit/pc_d_9" BEL
        "lm32_cpu/instruction_unit/pc_d_8" BEL
        "lm32_cpu/instruction_unit/pc_d_7" BEL
        "lm32_cpu/instruction_unit/pc_d_6" BEL
        "lm32_cpu/instruction_unit/pc_d_5" BEL
        "lm32_cpu/instruction_unit/pc_d_4" BEL
        "lm32_cpu/instruction_unit/pc_d_3" BEL
        "lm32_cpu/instruction_unit/pc_d_2" BEL
        "lm32_cpu/instruction_unit/wb_data_f_31" BEL
        "lm32_cpu/instruction_unit/wb_data_f_30" BEL
        "lm32_cpu/instruction_unit/wb_data_f_29" BEL
        "lm32_cpu/instruction_unit/wb_data_f_28" BEL
        "lm32_cpu/instruction_unit/wb_data_f_27" BEL
        "lm32_cpu/instruction_unit/wb_data_f_26" BEL
        "lm32_cpu/instruction_unit/wb_data_f_25" BEL
        "lm32_cpu/instruction_unit/wb_data_f_24" BEL
        "lm32_cpu/instruction_unit/wb_data_f_23" BEL
        "lm32_cpu/instruction_unit/wb_data_f_22" BEL
        "lm32_cpu/instruction_unit/wb_data_f_21" BEL
        "lm32_cpu/instruction_unit/wb_data_f_20" BEL
        "lm32_cpu/instruction_unit/wb_data_f_19" BEL
        "lm32_cpu/instruction_unit/wb_data_f_18" BEL
        "lm32_cpu/instruction_unit/wb_data_f_17" BEL
        "lm32_cpu/instruction_unit/wb_data_f_16" BEL
        "lm32_cpu/instruction_unit/wb_data_f_15" BEL
        "lm32_cpu/instruction_unit/wb_data_f_14" BEL
        "lm32_cpu/instruction_unit/wb_data_f_13" BEL
        "lm32_cpu/instruction_unit/wb_data_f_12" BEL
        "lm32_cpu/instruction_unit/wb_data_f_11" BEL
        "lm32_cpu/instruction_unit/wb_data_f_10" BEL
        "lm32_cpu/instruction_unit/wb_data_f_9" BEL
        "lm32_cpu/instruction_unit/wb_data_f_8" BEL
        "lm32_cpu/instruction_unit/wb_data_f_7" BEL
        "lm32_cpu/instruction_unit/wb_data_f_6" BEL
        "lm32_cpu/instruction_unit/wb_data_f_5" BEL
        "lm32_cpu/instruction_unit/wb_data_f_4" BEL
        "lm32_cpu/instruction_unit/wb_data_f_3" BEL
        "lm32_cpu/instruction_unit/wb_data_f_2" BEL
        "lm32_cpu/instruction_unit/wb_data_f_1" BEL
        "lm32_cpu/instruction_unit/wb_data_f_0" BEL
        "lm32_cpu/load_store_unit/d_dat_o_31" BEL
        "lm32_cpu/load_store_unit/d_dat_o_30" BEL
        "lm32_cpu/load_store_unit/d_dat_o_29" BEL
        "lm32_cpu/load_store_unit/d_dat_o_28" BEL
        "lm32_cpu/load_store_unit/d_dat_o_27" BEL
        "lm32_cpu/load_store_unit/d_dat_o_26" BEL
        "lm32_cpu/load_store_unit/d_dat_o_25" BEL
        "lm32_cpu/load_store_unit/d_dat_o_24" BEL
        "lm32_cpu/load_store_unit/d_dat_o_23" BEL
        "lm32_cpu/load_store_unit/d_dat_o_22" BEL
        "lm32_cpu/load_store_unit/d_dat_o_21" BEL
        "lm32_cpu/load_store_unit/d_dat_o_20" BEL
        "lm32_cpu/load_store_unit/d_dat_o_19" BEL
        "lm32_cpu/load_store_unit/d_dat_o_18" BEL
        "lm32_cpu/load_store_unit/d_dat_o_17" BEL
        "lm32_cpu/load_store_unit/d_dat_o_16" BEL
        "lm32_cpu/load_store_unit/d_dat_o_15" BEL
        "lm32_cpu/load_store_unit/d_dat_o_14" BEL
        "lm32_cpu/load_store_unit/d_dat_o_13" BEL
        "lm32_cpu/load_store_unit/d_dat_o_12" BEL
        "lm32_cpu/load_store_unit/d_dat_o_11" BEL
        "lm32_cpu/load_store_unit/d_dat_o_10" BEL
        "lm32_cpu/load_store_unit/d_dat_o_9" BEL
        "lm32_cpu/load_store_unit/d_dat_o_8" BEL
        "lm32_cpu/load_store_unit/d_dat_o_7" BEL
        "lm32_cpu/load_store_unit/d_dat_o_6" BEL
        "lm32_cpu/load_store_unit/d_dat_o_5" BEL
        "lm32_cpu/load_store_unit/d_dat_o_4" BEL
        "lm32_cpu/load_store_unit/d_dat_o_3" BEL
        "lm32_cpu/load_store_unit/d_dat_o_2" BEL
        "lm32_cpu/load_store_unit/d_dat_o_1" BEL
        "lm32_cpu/load_store_unit/d_dat_o_0" BEL
        "lm32_cpu/load_store_unit/store_data_m_7" BEL
        "lm32_cpu/load_store_unit/store_data_m_6" BEL
        "lm32_cpu/load_store_unit/store_data_m_5" BEL
        "lm32_cpu/load_store_unit/store_data_m_4" BEL
        "lm32_cpu/load_store_unit/store_data_m_3" BEL
        "lm32_cpu/load_store_unit/store_data_m_2" BEL
        "lm32_cpu/load_store_unit/store_data_m_1" BEL
        "lm32_cpu/load_store_unit/store_data_m_0" BEL
        "lm32_cpu/load_store_unit/d_sel_o_3" BEL
        "lm32_cpu/load_store_unit/d_sel_o_2" BEL
        "lm32_cpu/load_store_unit/d_sel_o_1" BEL
        "lm32_cpu/load_store_unit/d_sel_o_0" BEL
        "lm32_cpu/load_store_unit/sign_extend_w" BEL
        "lm32_cpu/load_store_unit/data_w_31" BEL
        "lm32_cpu/load_store_unit/data_w_30" BEL
        "lm32_cpu/load_store_unit/data_w_29" BEL
        "lm32_cpu/load_store_unit/data_w_28" BEL
        "lm32_cpu/load_store_unit/data_w_27" BEL
        "lm32_cpu/load_store_unit/data_w_26" BEL
        "lm32_cpu/load_store_unit/data_w_25" BEL
        "lm32_cpu/load_store_unit/data_w_24" BEL
        "lm32_cpu/load_store_unit/data_w_23" BEL
        "lm32_cpu/load_store_unit/data_w_22" BEL
        "lm32_cpu/load_store_unit/data_w_21" BEL
        "lm32_cpu/load_store_unit/data_w_20" BEL
        "lm32_cpu/load_store_unit/data_w_19" BEL
        "lm32_cpu/load_store_unit/data_w_18" BEL
        "lm32_cpu/load_store_unit/data_w_17" BEL
        "lm32_cpu/load_store_unit/data_w_16" BEL
        "lm32_cpu/load_store_unit/data_w_15" BEL
        "lm32_cpu/load_store_unit/data_w_14" BEL
        "lm32_cpu/load_store_unit/data_w_13" BEL
        "lm32_cpu/load_store_unit/data_w_12" BEL
        "lm32_cpu/load_store_unit/data_w_11" BEL
        "lm32_cpu/load_store_unit/data_w_10" BEL
        "lm32_cpu/load_store_unit/data_w_9" BEL
        "lm32_cpu/load_store_unit/data_w_8" BEL
        "lm32_cpu/load_store_unit/data_w_7" BEL
        "lm32_cpu/load_store_unit/data_w_6" BEL
        "lm32_cpu/load_store_unit/data_w_5" BEL
        "lm32_cpu/load_store_unit/data_w_4" BEL
        "lm32_cpu/load_store_unit/data_w_3" BEL
        "lm32_cpu/load_store_unit/data_w_2" BEL
        "lm32_cpu/load_store_unit/data_w_1" BEL
        "lm32_cpu/load_store_unit/data_w_0" BEL
        "lm32_cpu/load_store_unit/size_w_1" BEL
        "lm32_cpu/load_store_unit/size_w_0" BEL
        "lm32_cpu/load_store_unit/sign_extend_m" BEL
        "lm32_cpu/load_store_unit/wb_data_m_31" BEL
        "lm32_cpu/load_store_unit/wb_data_m_30" BEL
        "lm32_cpu/load_store_unit/wb_data_m_29" BEL
        "lm32_cpu/load_store_unit/wb_data_m_28" BEL
        "lm32_cpu/load_store_unit/wb_data_m_27" BEL
        "lm32_cpu/load_store_unit/wb_data_m_26" BEL
        "lm32_cpu/load_store_unit/wb_data_m_25" BEL
        "lm32_cpu/load_store_unit/wb_data_m_24" BEL
        "lm32_cpu/load_store_unit/wb_data_m_23" BEL
        "lm32_cpu/load_store_unit/wb_data_m_22" BEL
        "lm32_cpu/load_store_unit/wb_data_m_21" BEL
        "lm32_cpu/load_store_unit/wb_data_m_20" BEL
        "lm32_cpu/load_store_unit/wb_data_m_19" BEL
        "lm32_cpu/load_store_unit/wb_data_m_18" BEL
        "lm32_cpu/load_store_unit/wb_data_m_17" BEL
        "lm32_cpu/load_store_unit/wb_data_m_16" BEL
        "lm32_cpu/load_store_unit/wb_data_m_15" BEL
        "lm32_cpu/load_store_unit/wb_data_m_14" BEL
        "lm32_cpu/load_store_unit/wb_data_m_13" BEL
        "lm32_cpu/load_store_unit/wb_data_m_12" BEL
        "lm32_cpu/load_store_unit/wb_data_m_11" BEL
        "lm32_cpu/load_store_unit/wb_data_m_10" BEL
        "lm32_cpu/load_store_unit/wb_data_m_9" BEL
        "lm32_cpu/load_store_unit/wb_data_m_8" BEL
        "lm32_cpu/load_store_unit/wb_data_m_7" BEL
        "lm32_cpu/load_store_unit/wb_data_m_6" BEL
        "lm32_cpu/load_store_unit/wb_data_m_5" BEL
        "lm32_cpu/load_store_unit/wb_data_m_4" BEL
        "lm32_cpu/load_store_unit/wb_data_m_3" BEL
        "lm32_cpu/load_store_unit/wb_data_m_2" BEL
        "lm32_cpu/load_store_unit/wb_data_m_1" BEL
        "lm32_cpu/load_store_unit/wb_data_m_0" BEL
        "lm32_cpu/load_store_unit/d_adr_o_31" BEL
        "lm32_cpu/load_store_unit/d_adr_o_30" BEL
        "lm32_cpu/load_store_unit/d_adr_o_29" BEL
        "lm32_cpu/load_store_unit/d_adr_o_28" BEL
        "lm32_cpu/load_store_unit/d_adr_o_27" BEL
        "lm32_cpu/load_store_unit/d_adr_o_26" BEL
        "lm32_cpu/load_store_unit/d_adr_o_25" BEL
        "lm32_cpu/load_store_unit/d_adr_o_24" BEL
        "lm32_cpu/load_store_unit/d_adr_o_23" BEL
        "lm32_cpu/load_store_unit/d_adr_o_22" BEL
        "lm32_cpu/load_store_unit/d_adr_o_21" BEL
        "lm32_cpu/load_store_unit/d_adr_o_20" BEL
        "lm32_cpu/load_store_unit/d_adr_o_19" BEL
        "lm32_cpu/load_store_unit/d_adr_o_18" BEL
        "lm32_cpu/load_store_unit/d_adr_o_17" BEL
        "lm32_cpu/load_store_unit/d_adr_o_16" BEL
        "lm32_cpu/load_store_unit/d_adr_o_15" BEL
        "lm32_cpu/load_store_unit/d_adr_o_14" BEL
        "lm32_cpu/load_store_unit/d_adr_o_13" BEL
        "lm32_cpu/load_store_unit/d_adr_o_12" BEL
        "lm32_cpu/load_store_unit/d_adr_o_11" BEL
        "lm32_cpu/load_store_unit/d_adr_o_10" BEL
        "lm32_cpu/load_store_unit/d_adr_o_9" BEL
        "lm32_cpu/load_store_unit/d_adr_o_8" BEL
        "lm32_cpu/load_store_unit/d_adr_o_7" BEL
        "lm32_cpu/load_store_unit/d_adr_o_6" BEL
        "lm32_cpu/load_store_unit/d_adr_o_5" BEL
        "lm32_cpu/load_store_unit/d_adr_o_4" BEL
        "lm32_cpu/load_store_unit/d_adr_o_3" BEL
        "lm32_cpu/load_store_unit/d_adr_o_2" BEL
        "lm32_cpu/load_store_unit/size_m_1" BEL
        "lm32_cpu/load_store_unit/size_m_0" BEL
        "lm32_cpu/mc_arithmetic/state_FSM_FFd2" BEL
        "lm32_cpu/mc_arithmetic/state_FSM_FFd3" BEL
        "lm32_cpu/mc_arithmetic/state_FSM_FFd1" BEL
        "lm32_cpu/mc_arithmetic/result_x_31" BEL
        "lm32_cpu/mc_arithmetic/result_x_30" BEL
        "lm32_cpu/mc_arithmetic/result_x_29" BEL
        "lm32_cpu/mc_arithmetic/result_x_28" BEL
        "lm32_cpu/mc_arithmetic/result_x_27" BEL
        "lm32_cpu/mc_arithmetic/result_x_26" BEL
        "lm32_cpu/mc_arithmetic/result_x_25" BEL
        "lm32_cpu/mc_arithmetic/result_x_24" BEL
        "lm32_cpu/mc_arithmetic/result_x_23" BEL
        "lm32_cpu/mc_arithmetic/result_x_22" BEL
        "lm32_cpu/mc_arithmetic/result_x_21" BEL
        "lm32_cpu/mc_arithmetic/result_x_20" BEL
        "lm32_cpu/mc_arithmetic/result_x_19" BEL
        "lm32_cpu/mc_arithmetic/result_x_18" BEL
        "lm32_cpu/mc_arithmetic/result_x_17" BEL
        "lm32_cpu/mc_arithmetic/result_x_16" BEL
        "lm32_cpu/mc_arithmetic/result_x_15" BEL
        "lm32_cpu/mc_arithmetic/result_x_14" BEL
        "lm32_cpu/mc_arithmetic/result_x_13" BEL
        "lm32_cpu/mc_arithmetic/result_x_12" BEL
        "lm32_cpu/mc_arithmetic/result_x_11" BEL
        "lm32_cpu/mc_arithmetic/result_x_10" BEL
        "lm32_cpu/mc_arithmetic/result_x_9" BEL
        "lm32_cpu/mc_arithmetic/result_x_8" BEL
        "lm32_cpu/mc_arithmetic/result_x_7" BEL
        "lm32_cpu/mc_arithmetic/result_x_6" BEL
        "lm32_cpu/mc_arithmetic/result_x_5" BEL
        "lm32_cpu/mc_arithmetic/result_x_4" BEL
        "lm32_cpu/mc_arithmetic/result_x_3" BEL
        "lm32_cpu/mc_arithmetic/result_x_2" BEL
        "lm32_cpu/mc_arithmetic/result_x_1" BEL
        "lm32_cpu/mc_arithmetic/result_x_0" BEL "lm32_cpu/mc_arithmetic/p_31"
        BEL "lm32_cpu/mc_arithmetic/p_30" BEL "lm32_cpu/mc_arithmetic/p_29"
        BEL "lm32_cpu/mc_arithmetic/p_28" BEL "lm32_cpu/mc_arithmetic/p_27"
        BEL "lm32_cpu/mc_arithmetic/p_26" BEL "lm32_cpu/mc_arithmetic/p_25"
        BEL "lm32_cpu/mc_arithmetic/p_24" BEL "lm32_cpu/mc_arithmetic/p_23"
        BEL "lm32_cpu/mc_arithmetic/p_22" BEL "lm32_cpu/mc_arithmetic/p_21"
        BEL "lm32_cpu/mc_arithmetic/p_20" BEL "lm32_cpu/mc_arithmetic/p_19"
        BEL "lm32_cpu/mc_arithmetic/p_18" BEL "lm32_cpu/mc_arithmetic/p_17"
        BEL "lm32_cpu/mc_arithmetic/p_16" BEL "lm32_cpu/mc_arithmetic/p_15"
        BEL "lm32_cpu/mc_arithmetic/p_14" BEL "lm32_cpu/mc_arithmetic/p_13"
        BEL "lm32_cpu/mc_arithmetic/p_12" BEL "lm32_cpu/mc_arithmetic/p_11"
        BEL "lm32_cpu/mc_arithmetic/p_10" BEL "lm32_cpu/mc_arithmetic/p_9" BEL
        "lm32_cpu/mc_arithmetic/p_8" BEL "lm32_cpu/mc_arithmetic/p_7" BEL
        "lm32_cpu/mc_arithmetic/p_6" BEL "lm32_cpu/mc_arithmetic/p_5" BEL
        "lm32_cpu/mc_arithmetic/p_4" BEL "lm32_cpu/mc_arithmetic/p_3" BEL
        "lm32_cpu/mc_arithmetic/p_2" BEL "lm32_cpu/mc_arithmetic/p_1" BEL
        "lm32_cpu/mc_arithmetic/p_0" BEL "lm32_cpu/mc_arithmetic/cycles_5" BEL
        "lm32_cpu/mc_arithmetic/cycles_4" BEL
        "lm32_cpu/mc_arithmetic/cycles_3" BEL
        "lm32_cpu/mc_arithmetic/cycles_2" BEL
        "lm32_cpu/mc_arithmetic/cycles_1" BEL
        "lm32_cpu/mc_arithmetic/cycles_0" BEL "lm32_cpu/mc_arithmetic/b_31"
        BEL "lm32_cpu/mc_arithmetic/b_30" BEL "lm32_cpu/mc_arithmetic/b_29"
        BEL "lm32_cpu/mc_arithmetic/b_28" BEL "lm32_cpu/mc_arithmetic/b_27"
        BEL "lm32_cpu/mc_arithmetic/b_26" BEL "lm32_cpu/mc_arithmetic/b_25"
        BEL "lm32_cpu/mc_arithmetic/b_24" BEL "lm32_cpu/mc_arithmetic/b_23"
        BEL "lm32_cpu/mc_arithmetic/b_22" BEL "lm32_cpu/mc_arithmetic/b_21"
        BEL "lm32_cpu/mc_arithmetic/b_20" BEL "lm32_cpu/mc_arithmetic/b_19"
        BEL "lm32_cpu/mc_arithmetic/b_18" BEL "lm32_cpu/mc_arithmetic/b_17"
        BEL "lm32_cpu/mc_arithmetic/b_16" BEL "lm32_cpu/mc_arithmetic/b_15"
        BEL "lm32_cpu/mc_arithmetic/b_14" BEL "lm32_cpu/mc_arithmetic/b_13"
        BEL "lm32_cpu/mc_arithmetic/b_12" BEL "lm32_cpu/mc_arithmetic/b_11"
        BEL "lm32_cpu/mc_arithmetic/b_10" BEL "lm32_cpu/mc_arithmetic/b_9" BEL
        "lm32_cpu/mc_arithmetic/b_8" BEL "lm32_cpu/mc_arithmetic/b_7" BEL
        "lm32_cpu/mc_arithmetic/b_6" BEL "lm32_cpu/mc_arithmetic/b_5" BEL
        "lm32_cpu/mc_arithmetic/b_4" BEL "lm32_cpu/mc_arithmetic/b_3" BEL
        "lm32_cpu/mc_arithmetic/b_2" BEL "lm32_cpu/mc_arithmetic/b_1" BEL
        "lm32_cpu/mc_arithmetic/b_0" BEL "lm32_cpu/mc_arithmetic/a_31" BEL
        "lm32_cpu/mc_arithmetic/a_30" BEL "lm32_cpu/mc_arithmetic/a_29" BEL
        "lm32_cpu/mc_arithmetic/a_28" BEL "lm32_cpu/mc_arithmetic/a_27" BEL
        "lm32_cpu/mc_arithmetic/a_26" BEL "lm32_cpu/mc_arithmetic/a_25" BEL
        "lm32_cpu/mc_arithmetic/a_24" BEL "lm32_cpu/mc_arithmetic/a_23" BEL
        "lm32_cpu/mc_arithmetic/a_22" BEL "lm32_cpu/mc_arithmetic/a_21" BEL
        "lm32_cpu/mc_arithmetic/a_20" BEL "lm32_cpu/mc_arithmetic/a_19" BEL
        "lm32_cpu/mc_arithmetic/a_18" BEL "lm32_cpu/mc_arithmetic/a_17" BEL
        "lm32_cpu/mc_arithmetic/a_16" BEL "lm32_cpu/mc_arithmetic/a_15" BEL
        "lm32_cpu/mc_arithmetic/a_14" BEL "lm32_cpu/mc_arithmetic/a_13" BEL
        "lm32_cpu/mc_arithmetic/a_12" BEL "lm32_cpu/mc_arithmetic/a_11" BEL
        "lm32_cpu/mc_arithmetic/a_10" BEL "lm32_cpu/mc_arithmetic/a_9" BEL
        "lm32_cpu/mc_arithmetic/a_8" BEL "lm32_cpu/mc_arithmetic/a_7" BEL
        "lm32_cpu/mc_arithmetic/a_6" BEL "lm32_cpu/mc_arithmetic/a_5" BEL
        "lm32_cpu/mc_arithmetic/a_4" BEL "lm32_cpu/mc_arithmetic/a_3" BEL
        "lm32_cpu/mc_arithmetic/a_2" BEL "lm32_cpu/mc_arithmetic/a_1" BEL
        "lm32_cpu/mc_arithmetic/a_0" BEL
        "lm32_cpu/mc_arithmetic/divide_by_zero_x" BEL
        "basesoc_sdram_cmd_payload_ras" BEL "basesoc_zero_pending" BEL
        "opsis_i2c_data_drv" BEL "suart_tx_busy" BEL "suart_tx_pending" BEL
        "suart_rx_busy" BEL "suart_rx_fifo_readable" BEL "suart_rx_pending"
        BEL "spiflash_bus_ack" BEL "spiflash_dq_oe" BEL "spiflash_cs_n" BEL
        "basesoc_sdram_bankmachine0_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine0_trccon_ready" BEL
        "basesoc_sdram_bankmachine0_trascon_ready" BEL
        "basesoc_sdram_bankmachine1_trccon_ready" BEL
        "basesoc_sdram_bankmachine1_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine1_trascon_ready" BEL
        "basesoc_sdram_bankmachine2_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine2_trccon_ready" BEL
        "basesoc_sdram_bankmachine3_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine2_trascon_ready" BEL
        "basesoc_sdram_bankmachine3_trccon_ready" BEL
        "basesoc_sdram_bankmachine3_trascon_ready" BEL
        "basesoc_sdram_bankmachine4_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine4_trccon_ready" BEL
        "basesoc_sdram_bankmachine4_trascon_ready" BEL
        "basesoc_sdram_bankmachine5_trascon_ready" BEL
        "basesoc_sdram_bankmachine5_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine5_trccon_ready" BEL
        "basesoc_sdram_bankmachine6_trccon_ready" BEL
        "basesoc_sdram_bankmachine6_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine6_trascon_ready" BEL
        "basesoc_sdram_bankmachine7_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine7_trccon_ready" BEL
        "basesoc_sdram_twtrcon_ready" BEL
        "basesoc_sdram_bankmachine7_trascon_ready" BEL
        "basesoc_sdram_trrdcon_ready" BEL "basesoc_grant" BEL
        "suart_tx_fifo_readable" BEL "opsis_i2c_sda_drv_reg" BEL "suart_tx"
        BEL "basesoc_sdram_bankmachine0_row_opened" BEL
        "basesoc_sdram_bankmachine1_row_opened" BEL
        "basesoc_sdram_bankmachine2_row_opened" BEL
        "basesoc_sdram_bankmachine3_row_opened" BEL
        "basesoc_sdram_bankmachine4_row_opened" BEL
        "basesoc_sdram_bankmachine5_row_opened" BEL
        "basesoc_sdram_bankmachine6_row_opened" BEL
        "basesoc_sdram_bankmachine7_row_opened" BEL
        "basesoc_sdram_bankmachine0_trccon_count_0" BEL
        "basesoc_sdram_bankmachine0_trccon_count_1" BEL
        "basesoc_sdram_bankmachine1_trccon_count_0" BEL
        "basesoc_sdram_bankmachine1_trccon_count_1" BEL
        "basesoc_sdram_bankmachine3_trccon_count_0" BEL
        "basesoc_sdram_bankmachine3_trccon_count_1" BEL
        "basesoc_sdram_bankmachine2_trccon_count_0" BEL
        "basesoc_sdram_bankmachine2_trccon_count_1" BEL
        "basesoc_sdram_bankmachine5_trccon_count_0" BEL
        "basesoc_sdram_bankmachine5_trccon_count_1" BEL
        "basesoc_sdram_bankmachine4_trccon_count_0" BEL
        "basesoc_sdram_bankmachine4_trccon_count_1" BEL
        "basesoc_sdram_bankmachine6_trccon_count_0" BEL
        "basesoc_sdram_bankmachine6_trccon_count_1" BEL
        "basesoc_sdram_trrdcon_count" BEL
        "basesoc_sdram_bankmachine7_trccon_count_0" BEL
        "basesoc_sdram_bankmachine7_trccon_count_1" BEL
        "basesoc_sdram_time1_0" BEL "basesoc_sdram_time1_1" BEL
        "basesoc_sdram_time1_2" BEL "basesoc_sdram_time1_3" BEL
        "basesoc_sdram_time0_0" BEL "basesoc_sdram_time0_1" BEL
        "basesoc_sdram_time0_2" BEL "basesoc_sdram_time0_3" BEL
        "basesoc_sdram_time0_4" BEL "lm32_cpu/write_enable_m" BEL
        "lm32_cpu/valid_f" BEL "lm32_cpu/instruction_unit/i_cyc_o" BEL
        "lm32_cpu/load_store_unit/stall_wb_load" BEL
        "lm32_cpu/load_store_unit/d_we_o" BEL
        "lm32_cpu/load_store_unit/d_stb_o" BEL
        "lm32_cpu/load_store_unit/wb_select_m" BEL "spiflash_clk" BEL
        "basesoc_bus_wishbone_ack" BEL "opsis_i2c_fx2_reset_storage_full" BEL
        "opsisi2c_storage_full" BEL "basesoc_en_storage_full" BEL
        "spiflash_bitbang_en_storage_full" BEL
        "basesoc_eventmanager_storage_full" BEL "opsis_i2c_is_read" BEL
        "opsis_i2c_data_bit" BEL "lm32_cpu/valid_d" BEL "lm32_cpu/valid_x" BEL
        "lm32_cpu/interrupt_unit/ie" BEL "lm32_cpu/interrupt_unit/eie" BEL
        "lm32_cpu/load_store_unit/wb_load_complete" BEL
        "lm32_cpu/mc_arithmetic/sign_extend_x" BEL "basesoc_sram_bus_ack" BEL
        "opsis_i2c_slave_addr_re" BEL "basesoc_interface_we" BEL
        "basesoc_csrbankarray_csrbank4_sel<13>1_FRB" BEL
        "Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2139_OUT1031_FRB"
        BEL "basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re11_FRB" BEL
        "_n1111411_FRB" BEL
        "basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re11_FRB" BEL
        "_n110261_FRB" BEL "lm32_cpu/w_result_sel_load_m_BRB0" BEL
        "lm32_cpu/w_result_sel_load_m_BRB1" BEL
        "lm32_cpu/branch_predict_x_BRB0" BEL "lm32_cpu/branch_predict_x_BRB1"
        BEL "lm32_cpu/load_store_unit/byte_enable_m_3_BRB0" BEL
        "lm32_cpu/load_store_unit/byte_enable_m_3_BRB1" BEL
        "lm32_cpu/load_store_unit/byte_enable_m_3_BRB2" BEL
        "lm32_cpu/load_store_unit/byte_enable_m_3_BRB3" BEL
        "lm32_cpu/load_store_unit/byte_enable_m_1_BRB1" BEL
        "new_master_wdata_ready0_BRB0" BEL "new_master_wdata_ready0_BRB1" BEL
        "new_master_wdata_ready0_BRB2" BEL "new_master_wdata_ready0_BRB3" BEL
        "new_master_wdata_ready0_BRB4" BEL "new_master_wdata_ready0_BRB5" BEL
        "lm32_cpu/branch_x_BRB0" BEL "lm32_cpu/branch_x_BRB1" BEL
        "lm32_cpu/branch_x_BRB2" BEL "lm32_cpu/branch_x_BRB3" BEL
        "lm32_cpu/branch_x_BRB4" BEL
        "lm32_cpu/load_store_unit/store_data_m_15_BRB2" BEL
        "lm32_cpu/load_store_unit/store_data_m_14_BRB2" BEL
        "lm32_cpu/load_store_unit/store_data_m_13_BRB2" BEL
        "lm32_cpu/load_store_unit/store_data_m_12_BRB2" BEL
        "lm32_cpu/load_store_unit/store_data_m_11_BRB2" BEL
        "lm32_cpu/load_store_unit/store_data_m_10_BRB2" BEL
        "lm32_cpu/load_store_unit/store_data_m_9_BRB2" BEL
        "lm32_cpu/load_store_unit/store_data_m_8_BRB2" BEL
        "lm32_cpu/load_store_unit/store_data_m_23_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_22_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_21_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_20_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_19_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_18_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_17_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_16_BRB3" BEL
        "lm32_cpu/m_result_sel_compare_x_BRB4" BEL
        "lm32_cpu/load_store_unit/store_data_m_31_BRB2" BEL
        "lm32_cpu/load_store_unit/store_data_m_31_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_30_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_29_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_28_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_27_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_26_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_25_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_24_BRB3" BEL
        "lm32_cpu/m_bypass_enable_x_BRB2" BEL
        "lm32_cpu/m_bypass_enable_x_BRB5" BEL "new_master_rdata_valid1_BRB0"
        BEL "new_master_rdata_valid2_BRB0" BEL "new_master_rdata_valid3_BRB0"
        BEL "new_master_rdata_valid3_BRB1" BEL "new_master_rdata_valid3_BRB2"
        BEL "new_master_rdata_valid3_BRB3" BEL "new_master_rdata_valid3_BRB4"
        BEL "new_master_rdata_valid3_BRB5" BEL "new_master_rdata_valid2_BRB6"
        BEL "new_master_rdata_valid2_BRB7" BEL "new_master_rdata_valid2_BRB8"
        BEL "new_master_rdata_valid2_BRB9" BEL "FDPE" BEL "FDPE_1" BEL
        "FDPE_2" BEL "FDPE_3" BEL "basesoc_sdram_storage_full_0_1" BEL
        "basesoc_interface_adr_5_1" BEL
        "basesoc_csrbankarray_csrbank4_sel<13>1_FRB_1" BEL
        "basesoc_interface_adr_0_1" BEL "basesoc_interface_adr_1_1" BEL
        "basesoc_interface_adr_2_1" BEL "basesoc_interface_adr_3_1" BEL
        "basesoc_sdram_storage_full_0_2" BEL "basesoc_sdram_storage_full_0_3"
        BEL "basesoc_sdram_storage_full_0_4" BEL
        "basesoc_sdram_storage_full_0_5" BEL "basesoc_interface_adr_5_2" BEL
        "basesoc_interface_we_1" BEL
        "basesoc_csrbankarray_csrbank4_sel<13>1_FRB_2" PIN
        "Mram_tag_mem_pins<9>" PIN "Mram_mem_11_pins<9>" PIN
        "Mram_mem_12_pins<9>" PIN "Mram_mem_13_pins<9>" PIN
        "Mram_mem_14_pins<9>" PIN "Mram_mem_15_pins<9>" PIN
        "Mram_mem_16_pins<9>" PIN "Mram_mem_17_pins<9>" PIN
        "Mram_mem_18_pins<9>" PIN "Mram_mem_19_pins<9>" PIN
        "Mram_mem_110_pins<9>" PIN "Mram_mem_111_pins<9>" PIN
        "Mram_mem_112_pins<9>" PIN "Mram_mem_113_pins<9>" PIN
        "Mram_mem_114_pins<9>" PIN "Mram_mem_115_pins<9>" PIN
        "Mram_mem_116_pins<9>" PIN "Mram_data_mem1_pins<9>" PIN
        "Mram_data_mem2_pins<9>" PIN "Mram_data_mem3_pins<9>" PIN
        "Mram_data_mem4_pins<9>" PIN "Mram_mem16_pins<13>" PIN
        "Mram_mem15_pins<13>" PIN "Mram_mem14_pins<13>" PIN
        "Mram_mem13_pins<13>" PIN "Mram_mem12_pins<13>" PIN
        "Mram_mem11_pins<13>" PIN "Mram_mem10_pins<13>" PIN
        "Mram_mem9_pins<13>" PIN "Mram_mem8_pins<13>" PIN "Mram_mem7_pins<13>"
        PIN "Mram_mem6_pins<13>" PIN "Mram_mem5_pins<13>" PIN
        "Mram_mem4_pins<13>" PIN "Mram_mem3_pins<13>" PIN "Mram_mem2_pins<13>"
        PIN "Mram_mem1_pins<13>" BEL "Mshreg_new_master_rdata_valid2_BRB4" BEL
        "new_master_rdata_valid2_BRB4" BEL
        "Mshreg_new_master_rdata_valid2_BRB10" BEL
        "new_master_rdata_valid2_BRB10" BEL
        "Mshreg_new_master_rdata_valid2_BRB11" BEL
        "new_master_rdata_valid2_BRB11" BEL
        "Mshreg_new_master_rdata_valid2_BRB12" BEL
        "new_master_rdata_valid2_BRB12" BEL
        "Mshreg_new_master_rdata_valid2_BRB13" BEL
        "new_master_rdata_valid2_BRB13" BEL
        "Mshreg_new_master_rdata_valid2_BRB14" BEL
        "new_master_rdata_valid2_BRB14" BEL
        "Mshreg_new_master_rdata_valid2_BRB1" BEL
        "new_master_rdata_valid2_BRB1" BEL
        "Mshreg_new_master_rdata_valid2_BRB15" BEL
        "new_master_rdata_valid2_BRB15" BEL
        "Mshreg_new_master_rdata_valid2_BRB16" BEL
        "new_master_rdata_valid2_BRB16" BEL
        "Mshreg_new_master_rdata_valid2_BRB17" BEL
        "new_master_rdata_valid2_BRB17" BEL
        "Mshreg_new_master_rdata_valid2_BRB18" BEL
        "new_master_rdata_valid2_BRB18" BEL
        "Mshreg_new_master_rdata_valid2_BRB19" BEL
        "new_master_rdata_valid2_BRB19" BEL
        "Mshreg_new_master_rdata_valid2_BRB2" BEL
        "new_master_rdata_valid2_BRB2" BEL
        "Mshreg_new_master_rdata_valid2_BRB20" BEL
        "new_master_rdata_valid2_BRB20" BEL
        "Mshreg_new_master_rdata_valid2_BRB21" BEL
        "new_master_rdata_valid2_BRB21" BEL
        "Mshreg_new_master_rdata_valid2_BRB22" BEL
        "new_master_rdata_valid2_BRB22" BEL
        "Mshreg_new_master_rdata_valid2_BRB23" BEL
        "new_master_rdata_valid2_BRB23" BEL
        "Mshreg_new_master_rdata_valid2_BRB24" BEL
        "new_master_rdata_valid2_BRB24" BEL
        "Mshreg_new_master_rdata_valid2_BRB3" BEL
        "new_master_rdata_valid2_BRB3" BEL
        "Mshreg_new_master_rdata_valid2_BRB25" BEL
        "new_master_rdata_valid2_BRB25" BEL
        "Mshreg_new_master_rdata_valid2_BRB26" BEL
        "new_master_rdata_valid2_BRB26" BEL
        "Mshreg_new_master_rdata_valid2_BRB27" BEL
        "new_master_rdata_valid2_BRB27" BEL
        "Mshreg_new_master_rdata_valid2_BRB28" BEL
        "new_master_rdata_valid2_BRB28" BEL
        "Mshreg_new_master_rdata_valid2_BRB29" BEL
        "new_master_rdata_valid2_BRB29" BEL
        "Mshreg_new_master_rdata_valid1_BRB5" BEL
        "new_master_rdata_valid1_BRB5" BEL
        "Mshreg_new_master_rdata_valid1_BRB30" BEL
        "new_master_rdata_valid1_BRB30" BEL
        "Mshreg_new_master_rdata_valid1_BRB31" BEL
        "new_master_rdata_valid1_BRB31" BEL
        "Mshreg_new_master_rdata_valid1_BRB32" BEL
        "new_master_rdata_valid1_BRB32" BEL
        "Mshreg_new_master_rdata_valid1_BRB33" BEL
        "new_master_rdata_valid1_BRB33" BEL
        "Mshreg_new_master_rdata_valid1_BRB34" BEL
        "new_master_rdata_valid1_BRB34" BEL
        "Mshreg_new_master_rdata_valid1_BRB6" BEL
        "new_master_rdata_valid1_BRB6" BEL
        "Mshreg_new_master_rdata_valid1_BRB35" BEL
        "new_master_rdata_valid1_BRB35" BEL
        "Mshreg_new_master_rdata_valid1_BRB36" BEL
        "new_master_rdata_valid1_BRB36" BEL
        "Mshreg_new_master_rdata_valid1_BRB37" BEL
        "new_master_rdata_valid1_BRB37" BEL
        "Mshreg_new_master_rdata_valid1_BRB38" BEL
        "new_master_rdata_valid1_BRB38" BEL
        "Mshreg_new_master_rdata_valid1_BRB39" BEL
        "new_master_rdata_valid1_BRB39" BEL
        "Mshreg_new_master_rdata_valid1_BRB7" BEL
        "new_master_rdata_valid1_BRB7" BEL
        "Mshreg_new_master_rdata_valid1_BRB40" BEL
        "new_master_rdata_valid1_BRB40" BEL
        "Mshreg_new_master_rdata_valid1_BRB41" BEL
        "new_master_rdata_valid1_BRB41" BEL
        "Mshreg_new_master_rdata_valid1_BRB42" BEL
        "new_master_rdata_valid1_BRB42" BEL
        "Mshreg_new_master_rdata_valid1_BRB43" BEL
        "new_master_rdata_valid1_BRB43" BEL
        "Mshreg_new_master_rdata_valid1_BRB44" BEL
        "new_master_rdata_valid1_BRB44" BEL
        "Mshreg_new_master_rdata_valid1_BRB8" BEL
        "new_master_rdata_valid1_BRB8" BEL
        "Mshreg_new_master_rdata_valid1_BRB45" BEL
        "new_master_rdata_valid1_BRB45" BEL
        "Mshreg_new_master_rdata_valid1_BRB46" BEL
        "new_master_rdata_valid1_BRB46" BEL
        "Mshreg_new_master_rdata_valid1_BRB47" BEL
        "new_master_rdata_valid1_BRB47" BEL
        "Mshreg_new_master_rdata_valid1_BRB48" BEL
        "new_master_rdata_valid1_BRB48" BEL
        "Mshreg_new_master_rdata_valid1_BRB49" BEL
        "new_master_rdata_valid1_BRB49" BEL "Mram_storage1/SP" BEL
        "Mram_storage1/DP" BEL "Mram_storage2/SP" BEL "Mram_storage2/DP" BEL
        "Mram_storage3/SP" BEL "Mram_storage3/DP" BEL "Mram_storage4/SP" BEL
        "Mram_storage4/DP" BEL "Mram_storage5/SP" BEL "Mram_storage5/DP" BEL
        "Mram_storage6/SP" BEL "Mram_storage6/DP" BEL "Mram_storage7/SP" BEL
        "Mram_storage7/DP" BEL "Mram_storage8/SP" BEL "Mram_storage8/DP" BEL
        "Mram_storage_11/SP" BEL "Mram_storage_11/DP" BEL "Mram_storage_12/SP"
        BEL "Mram_storage_12/DP" BEL "Mram_storage_13/SP" BEL
        "Mram_storage_13/DP" BEL "Mram_storage_14/SP" BEL "Mram_storage_14/DP"
        BEL "Mram_storage_15/SP" BEL "Mram_storage_15/DP" BEL
        "Mram_storage_16/SP" BEL "Mram_storage_16/DP" BEL "Mram_storage_17/SP"
        BEL "Mram_storage_17/DP" BEL "Mram_storage_18/SP" BEL
        "Mram_storage_18/DP" BEL "lm32_cpu/Mram_registers141/SP" BEL
        "lm32_cpu/Mram_registers141/DP" BEL "lm32_cpu/Mram_registers140/SP"
        BEL "lm32_cpu/Mram_registers140/DP" BEL
        "lm32_cpu/Mram_registers138/SP" BEL "lm32_cpu/Mram_registers138/DP"
        BEL "lm32_cpu/Mram_registers137/SP" BEL
        "lm32_cpu/Mram_registers137/DP" BEL "lm32_cpu/Mram_registers139/SP"
        BEL "lm32_cpu/Mram_registers139/DP" BEL
        "lm32_cpu/Mram_registers135/SP" BEL "lm32_cpu/Mram_registers135/DP"
        BEL "lm32_cpu/Mram_registers134/SP" BEL
        "lm32_cpu/Mram_registers134/DP" BEL "lm32_cpu/Mram_registers136/SP"
        BEL "lm32_cpu/Mram_registers136/DP" BEL
        "lm32_cpu/Mram_registers132/SP" BEL "lm32_cpu/Mram_registers132/DP"
        BEL "lm32_cpu/Mram_registers131/SP" BEL
        "lm32_cpu/Mram_registers131/DP" BEL "lm32_cpu/Mram_registers133/SP"
        BEL "lm32_cpu/Mram_registers133/DP" BEL
        "lm32_cpu/Mram_registers130/SP" BEL "lm32_cpu/Mram_registers130/DP"
        BEL "lm32_cpu/Mram_registers129/SP" BEL
        "lm32_cpu/Mram_registers129/DP" BEL "lm32_cpu/Mram_registers127/SP"
        BEL "lm32_cpu/Mram_registers127/DP" BEL
        "lm32_cpu/Mram_registers126/SP" BEL "lm32_cpu/Mram_registers126/DP"
        BEL "lm32_cpu/Mram_registers128/SP" BEL
        "lm32_cpu/Mram_registers128/DP" BEL "lm32_cpu/Mram_registers124/SP"
        BEL "lm32_cpu/Mram_registers124/DP" BEL
        "lm32_cpu/Mram_registers123/SP" BEL "lm32_cpu/Mram_registers123/DP"
        BEL "lm32_cpu/Mram_registers125/SP" BEL
        "lm32_cpu/Mram_registers125/DP" BEL "lm32_cpu/Mram_registers121/SP"
        BEL "lm32_cpu/Mram_registers121/DP" BEL
        "lm32_cpu/Mram_registers120/SP" BEL "lm32_cpu/Mram_registers120/DP"
        BEL "lm32_cpu/Mram_registers122/SP" BEL
        "lm32_cpu/Mram_registers122/DP" BEL "lm32_cpu/Mram_registers119/SP"
        BEL "lm32_cpu/Mram_registers119/DP" BEL
        "lm32_cpu/Mram_registers118/SP" BEL "lm32_cpu/Mram_registers118/DP"
        BEL "lm32_cpu/Mram_registers116/SP" BEL
        "lm32_cpu/Mram_registers116/DP" BEL "lm32_cpu/Mram_registers115/SP"
        BEL "lm32_cpu/Mram_registers115/DP" BEL
        "lm32_cpu/Mram_registers117/SP" BEL "lm32_cpu/Mram_registers117/DP"
        BEL "lm32_cpu/Mram_registers113/SP" BEL
        "lm32_cpu/Mram_registers113/DP" BEL "lm32_cpu/Mram_registers112/SP"
        BEL "lm32_cpu/Mram_registers112/DP" BEL
        "lm32_cpu/Mram_registers114/SP" BEL "lm32_cpu/Mram_registers114/DP"
        BEL "lm32_cpu/Mram_registers110/SP" BEL
        "lm32_cpu/Mram_registers110/DP" BEL "lm32_cpu/Mram_registers33/SP" BEL
        "lm32_cpu/Mram_registers33/DP" BEL "lm32_cpu/Mram_registers111/SP" BEL
        "lm32_cpu/Mram_registers111/DP" BEL "lm32_cpu/Mram_registers31/SP" BEL
        "lm32_cpu/Mram_registers31/DP" BEL "lm32_cpu/Mram_registers30/SP" BEL
        "lm32_cpu/Mram_registers30/DP" BEL "lm32_cpu/Mram_registers32/SP" BEL
        "lm32_cpu/Mram_registers32/DP" BEL "lm32_cpu/Mram_registers28/SP" BEL
        "lm32_cpu/Mram_registers28/DP" BEL "lm32_cpu/Mram_registers27/SP" BEL
        "lm32_cpu/Mram_registers27/DP" BEL "lm32_cpu/Mram_registers29/SP" BEL
        "lm32_cpu/Mram_registers29/DP" BEL "lm32_cpu/Mram_registers25/SP" BEL
        "lm32_cpu/Mram_registers25/DP" BEL "lm32_cpu/Mram_registers24/SP" BEL
        "lm32_cpu/Mram_registers24/DP" BEL "lm32_cpu/Mram_registers26/SP" BEL
        "lm32_cpu/Mram_registers26/DP" BEL "lm32_cpu/Mram_registers22/SP" BEL
        "lm32_cpu/Mram_registers22/DP" BEL "lm32_cpu/Mram_registers21/SP" BEL
        "lm32_cpu/Mram_registers21/DP" BEL "lm32_cpu/Mram_registers23/SP" BEL
        "lm32_cpu/Mram_registers23/DP" BEL "lm32_cpu/Mram_registers20/SP" BEL
        "lm32_cpu/Mram_registers20/DP" BEL "lm32_cpu/Mram_registers19/SP" BEL
        "lm32_cpu/Mram_registers19/DP" BEL "lm32_cpu/Mram_registers17/SP" BEL
        "lm32_cpu/Mram_registers17/DP" BEL "lm32_cpu/Mram_registers16/SP" BEL
        "lm32_cpu/Mram_registers16/DP" BEL "lm32_cpu/Mram_registers18/SP" BEL
        "lm32_cpu/Mram_registers18/DP" BEL "lm32_cpu/Mram_registers14/SP" BEL
        "lm32_cpu/Mram_registers14/DP" BEL "lm32_cpu/Mram_registers13/SP" BEL
        "lm32_cpu/Mram_registers13/DP" BEL "lm32_cpu/Mram_registers15/SP" BEL
        "lm32_cpu/Mram_registers15/DP" BEL "lm32_cpu/Mram_registers11/SP" BEL
        "lm32_cpu/Mram_registers11/DP" BEL "lm32_cpu/Mram_registers10/SP" BEL
        "lm32_cpu/Mram_registers10/DP" BEL "lm32_cpu/Mram_registers12/SP" BEL
        "lm32_cpu/Mram_registers12/DP" BEL "lm32_cpu/Mram_registers8/SP" BEL
        "lm32_cpu/Mram_registers8/DP" BEL "lm32_cpu/Mram_registers7/SP" BEL
        "lm32_cpu/Mram_registers7/DP" BEL "lm32_cpu/Mram_registers9/SP" BEL
        "lm32_cpu/Mram_registers9/DP" BEL "lm32_cpu/Mram_registers5/SP" BEL
        "lm32_cpu/Mram_registers5/DP" BEL "lm32_cpu/Mram_registers4/SP" BEL
        "lm32_cpu/Mram_registers4/DP" BEL "lm32_cpu/Mram_registers6/SP" BEL
        "lm32_cpu/Mram_registers6/DP" BEL "lm32_cpu/Mram_registers2/SP" BEL
        "lm32_cpu/Mram_registers2/DP" BEL "lm32_cpu/Mram_registers3/SP" BEL
        "lm32_cpu/Mram_registers3/DP" BEL "Mram_storage_21/DP" BEL
        "Mram_storage_21/SP" BEL "Mram_storage_210/DP" BEL
        "Mram_storage_210/SP" BEL "Mram_storage_211/DP" BEL
        "Mram_storage_211/SP" BEL "Mram_storage_212/DP" BEL
        "Mram_storage_212/SP" BEL "Mram_storage_213/DP" BEL
        "Mram_storage_213/SP" BEL "Mram_storage_214/DP" BEL
        "Mram_storage_214/SP" BEL "Mram_storage_215/DP" BEL
        "Mram_storage_215/SP" BEL "Mram_storage_216/DP" BEL
        "Mram_storage_216/SP" BEL "Mram_storage_217/DP" BEL
        "Mram_storage_217/SP" BEL "Mram_storage_218/DP" BEL
        "Mram_storage_218/SP" BEL "Mram_storage_219/DP" BEL
        "Mram_storage_219/SP" BEL "Mram_storage_22/DP" BEL
        "Mram_storage_22/SP" BEL "Mram_storage_220/DP" BEL
        "Mram_storage_220/SP" BEL "Mram_storage_221/DP" BEL
        "Mram_storage_221/SP" BEL "Mram_storage_222/DP" BEL
        "Mram_storage_222/SP" BEL "Mram_storage_23/DP" BEL
        "Mram_storage_23/SP" BEL "Mram_storage_24/DP" BEL "Mram_storage_24/SP"
        BEL "Mram_storage_25/DP" BEL "Mram_storage_25/SP" BEL
        "Mram_storage_26/DP" BEL "Mram_storage_26/SP" BEL "Mram_storage_27/DP"
        BEL "Mram_storage_27/SP" BEL "Mram_storage_28/DP" BEL
        "Mram_storage_28/SP" BEL "Mram_storage_29/DP" BEL "Mram_storage_29/SP"
        BEL "Mram_storage_31/DP" BEL "Mram_storage_31/SP" BEL
        "Mram_storage_310/DP" BEL "Mram_storage_310/SP" BEL
        "Mram_storage_311/DP" BEL "Mram_storage_311/SP" BEL
        "Mram_storage_312/DP" BEL "Mram_storage_312/SP" BEL
        "Mram_storage_313/DP" BEL "Mram_storage_313/SP" BEL
        "Mram_storage_314/DP" BEL "Mram_storage_314/SP" BEL
        "Mram_storage_315/DP" BEL "Mram_storage_315/SP" BEL
        "Mram_storage_316/DP" BEL "Mram_storage_316/SP" BEL
        "Mram_storage_317/DP" BEL "Mram_storage_317/SP" BEL
        "Mram_storage_318/DP" BEL "Mram_storage_318/SP" BEL
        "Mram_storage_319/DP" BEL "Mram_storage_319/SP" BEL
        "Mram_storage_32/DP" BEL "Mram_storage_32/SP" BEL
        "Mram_storage_320/DP" BEL "Mram_storage_320/SP" BEL
        "Mram_storage_321/DP" BEL "Mram_storage_321/SP" BEL
        "Mram_storage_322/DP" BEL "Mram_storage_322/SP" BEL
        "Mram_storage_33/DP" BEL "Mram_storage_33/SP" BEL "Mram_storage_34/DP"
        BEL "Mram_storage_34/SP" BEL "Mram_storage_35/DP" BEL
        "Mram_storage_35/SP" BEL "Mram_storage_36/DP" BEL "Mram_storage_36/SP"
        BEL "Mram_storage_37/DP" BEL "Mram_storage_37/SP" BEL
        "Mram_storage_38/DP" BEL "Mram_storage_38/SP" BEL "Mram_storage_39/DP"
        BEL "Mram_storage_39/SP" BEL "Mram_storage_41/DP" BEL
        "Mram_storage_41/SP" BEL "Mram_storage_410/DP" BEL
        "Mram_storage_410/SP" BEL "Mram_storage_411/DP" BEL
        "Mram_storage_411/SP" BEL "Mram_storage_412/DP" BEL
        "Mram_storage_412/SP" BEL "Mram_storage_413/DP" BEL
        "Mram_storage_413/SP" BEL "Mram_storage_414/DP" BEL
        "Mram_storage_414/SP" BEL "Mram_storage_415/DP" BEL
        "Mram_storage_415/SP" BEL "Mram_storage_416/DP" BEL
        "Mram_storage_416/SP" BEL "Mram_storage_417/DP" BEL
        "Mram_storage_417/SP" BEL "Mram_storage_418/DP" BEL
        "Mram_storage_418/SP" BEL "Mram_storage_419/DP" BEL
        "Mram_storage_419/SP" BEL "Mram_storage_42/DP" BEL
        "Mram_storage_42/SP" BEL "Mram_storage_420/DP" BEL
        "Mram_storage_420/SP" BEL "Mram_storage_421/DP" BEL
        "Mram_storage_421/SP" BEL "Mram_storage_422/DP" BEL
        "Mram_storage_422/SP" BEL "Mram_storage_43/DP" BEL
        "Mram_storage_43/SP" BEL "Mram_storage_44/DP" BEL "Mram_storage_44/SP"
        BEL "Mram_storage_45/DP" BEL "Mram_storage_45/SP" BEL
        "Mram_storage_46/DP" BEL "Mram_storage_46/SP" BEL "Mram_storage_47/DP"
        BEL "Mram_storage_47/SP" BEL "Mram_storage_48/DP" BEL
        "Mram_storage_48/SP" BEL "Mram_storage_49/DP" BEL "Mram_storage_49/SP"
        BEL "Mram_storage_51/DP" BEL "Mram_storage_51/SP" BEL
        "Mram_storage_510/DP" BEL "Mram_storage_510/SP" BEL
        "Mram_storage_511/DP" BEL "Mram_storage_511/SP" BEL
        "Mram_storage_512/DP" BEL "Mram_storage_512/SP" BEL
        "Mram_storage_513/DP" BEL "Mram_storage_513/SP" BEL
        "Mram_storage_514/DP" BEL "Mram_storage_514/SP" BEL
        "Mram_storage_515/DP" BEL "Mram_storage_515/SP" BEL
        "Mram_storage_516/DP" BEL "Mram_storage_516/SP" BEL
        "Mram_storage_517/DP" BEL "Mram_storage_517/SP" BEL
        "Mram_storage_518/DP" BEL "Mram_storage_518/SP" BEL
        "Mram_storage_519/DP" BEL "Mram_storage_519/SP" BEL
        "Mram_storage_52/DP" BEL "Mram_storage_52/SP" BEL
        "Mram_storage_520/DP" BEL "Mram_storage_520/SP" BEL
        "Mram_storage_521/DP" BEL "Mram_storage_521/SP" BEL
        "Mram_storage_522/DP" BEL "Mram_storage_522/SP" BEL
        "Mram_storage_53/DP" BEL "Mram_storage_53/SP" BEL "Mram_storage_54/DP"
        BEL "Mram_storage_54/SP" BEL "Mram_storage_55/DP" BEL
        "Mram_storage_55/SP" BEL "Mram_storage_56/DP" BEL "Mram_storage_56/SP"
        BEL "Mram_storage_57/DP" BEL "Mram_storage_57/SP" BEL
        "Mram_storage_58/DP" BEL "Mram_storage_58/SP" BEL "Mram_storage_59/DP"
        BEL "Mram_storage_59/SP" BEL "Mram_storage_61/DP" BEL
        "Mram_storage_61/SP" BEL "Mram_storage_610/DP" BEL
        "Mram_storage_610/SP" BEL "Mram_storage_611/DP" BEL
        "Mram_storage_611/SP" BEL "Mram_storage_612/DP" BEL
        "Mram_storage_612/SP" BEL "Mram_storage_613/DP" BEL
        "Mram_storage_613/SP" BEL "Mram_storage_614/DP" BEL
        "Mram_storage_614/SP" BEL "Mram_storage_615/DP" BEL
        "Mram_storage_615/SP" BEL "Mram_storage_616/DP" BEL
        "Mram_storage_616/SP" BEL "Mram_storage_617/DP" BEL
        "Mram_storage_617/SP" BEL "Mram_storage_618/DP" BEL
        "Mram_storage_618/SP" BEL "Mram_storage_619/DP" BEL
        "Mram_storage_619/SP" BEL "Mram_storage_62/DP" BEL
        "Mram_storage_62/SP" BEL "Mram_storage_620/DP" BEL
        "Mram_storage_620/SP" BEL "Mram_storage_621/DP" BEL
        "Mram_storage_621/SP" BEL "Mram_storage_622/DP" BEL
        "Mram_storage_622/SP" BEL "Mram_storage_63/DP" BEL
        "Mram_storage_63/SP" BEL "Mram_storage_64/DP" BEL "Mram_storage_64/SP"
        BEL "Mram_storage_65/DP" BEL "Mram_storage_65/SP" BEL
        "Mram_storage_66/DP" BEL "Mram_storage_66/SP" BEL "Mram_storage_67/DP"
        BEL "Mram_storage_67/SP" BEL "Mram_storage_68/DP" BEL
        "Mram_storage_68/SP" BEL "Mram_storage_69/DP" BEL "Mram_storage_69/SP"
        BEL "Mram_storage_71/DP" BEL "Mram_storage_71/SP" BEL
        "Mram_storage_710/DP" BEL "Mram_storage_710/SP" BEL
        "Mram_storage_711/DP" BEL "Mram_storage_711/SP" BEL
        "Mram_storage_712/DP" BEL "Mram_storage_712/SP" BEL
        "Mram_storage_713/DP" BEL "Mram_storage_713/SP" BEL
        "Mram_storage_714/DP" BEL "Mram_storage_714/SP" BEL
        "Mram_storage_715/DP" BEL "Mram_storage_715/SP" BEL
        "Mram_storage_716/DP" BEL "Mram_storage_716/SP" BEL
        "Mram_storage_717/DP" BEL "Mram_storage_717/SP" BEL
        "Mram_storage_718/DP" BEL "Mram_storage_718/SP" BEL
        "Mram_storage_719/DP" BEL "Mram_storage_719/SP" BEL
        "Mram_storage_72/DP" BEL "Mram_storage_72/SP" BEL
        "Mram_storage_720/DP" BEL "Mram_storage_720/SP" BEL
        "Mram_storage_721/DP" BEL "Mram_storage_721/SP" BEL
        "Mram_storage_722/DP" BEL "Mram_storage_722/SP" BEL
        "Mram_storage_73/DP" BEL "Mram_storage_73/SP" BEL "Mram_storage_74/DP"
        BEL "Mram_storage_74/SP" BEL "Mram_storage_75/DP" BEL
        "Mram_storage_75/SP" BEL "Mram_storage_76/DP" BEL "Mram_storage_76/SP"
        BEL "Mram_storage_77/DP" BEL "Mram_storage_77/SP" BEL
        "Mram_storage_78/DP" BEL "Mram_storage_78/SP" BEL "Mram_storage_79/DP"
        BEL "Mram_storage_79/SP" BEL "Mram_storage_81/DP" BEL
        "Mram_storage_81/SP" BEL "Mram_storage_810/DP" BEL
        "Mram_storage_810/SP" BEL "Mram_storage_811/DP" BEL
        "Mram_storage_811/SP" BEL "Mram_storage_812/DP" BEL
        "Mram_storage_812/SP" BEL "Mram_storage_813/DP" BEL
        "Mram_storage_813/SP" BEL "Mram_storage_814/DP" BEL
        "Mram_storage_814/SP" BEL "Mram_storage_815/DP" BEL
        "Mram_storage_815/SP" BEL "Mram_storage_816/DP" BEL
        "Mram_storage_816/SP" BEL "Mram_storage_817/DP" BEL
        "Mram_storage_817/SP" BEL "Mram_storage_818/DP" BEL
        "Mram_storage_818/SP" BEL "Mram_storage_819/DP" BEL
        "Mram_storage_819/SP" BEL "Mram_storage_82/DP" BEL
        "Mram_storage_82/SP" BEL "Mram_storage_820/DP" BEL
        "Mram_storage_820/SP" BEL "Mram_storage_821/DP" BEL
        "Mram_storage_821/SP" BEL "Mram_storage_822/DP" BEL
        "Mram_storage_822/SP" BEL "Mram_storage_83/DP" BEL
        "Mram_storage_83/SP" BEL "Mram_storage_84/DP" BEL "Mram_storage_84/SP"
        BEL "Mram_storage_85/DP" BEL "Mram_storage_85/SP" BEL
        "Mram_storage_86/DP" BEL "Mram_storage_86/SP" BEL "Mram_storage_87/DP"
        BEL "Mram_storage_87/SP" BEL "Mram_storage_88/DP" BEL
        "Mram_storage_88/SP" BEL "Mram_storage_89/DP" BEL "Mram_storage_89/SP"
        BEL "Mram_storage_91/DP" BEL "Mram_storage_91/SP" BEL
        "Mram_storage_910/DP" BEL "Mram_storage_910/SP" BEL
        "Mram_storage_911/DP" BEL "Mram_storage_911/SP" BEL
        "Mram_storage_912/DP" BEL "Mram_storage_912/SP" BEL
        "Mram_storage_913/DP" BEL "Mram_storage_913/SP" BEL
        "Mram_storage_914/DP" BEL "Mram_storage_914/SP" BEL
        "Mram_storage_915/DP" BEL "Mram_storage_915/SP" BEL
        "Mram_storage_916/DP" BEL "Mram_storage_916/SP" BEL
        "Mram_storage_917/DP" BEL "Mram_storage_917/SP" BEL
        "Mram_storage_918/DP" BEL "Mram_storage_918/SP" BEL
        "Mram_storage_919/DP" BEL "Mram_storage_919/SP" BEL
        "Mram_storage_92/DP" BEL "Mram_storage_92/SP" BEL
        "Mram_storage_920/DP" BEL "Mram_storage_920/SP" BEL
        "Mram_storage_921/DP" BEL "Mram_storage_921/SP" BEL
        "Mram_storage_922/DP" BEL "Mram_storage_922/SP" BEL
        "Mram_storage_93/DP" BEL "Mram_storage_93/SP" BEL "Mram_storage_94/DP"
        BEL "Mram_storage_94/SP" BEL "Mram_storage_95/DP" BEL
        "Mram_storage_95/SP" BEL "Mram_storage_96/DP" BEL "Mram_storage_96/SP"
        BEL "Mram_storage_97/DP" BEL "Mram_storage_97/SP" BEL
        "Mram_storage_98/DP" BEL "Mram_storage_98/SP" BEL "Mram_storage_99/DP"
        BEL "Mram_storage_99/SP";
TIMEGRP crg_unbuf_sys = BEL "xilinxmultiregimpl2_regs0" BEL
        "xilinxmultiregimpl3_regs0" BEL "xilinxmultiregimpl2_regs1" BEL
        "xilinxmultiregimpl3_regs1" BEL "suart_rx_r" BEL "suart_rx_reg_0" BEL
        "suart_rx_reg_1" BEL "suart_rx_reg_2" BEL "suart_rx_reg_3" BEL
        "suart_rx_reg_4" BEL "suart_rx_reg_5" BEL "suart_rx_reg_6" BEL
        "suart_rx_reg_7" BEL "basesoc_rom_bus_ack" BEL
        "basesoc_bus_wishbone_dat_r_0" BEL "basesoc_bus_wishbone_dat_r_1" BEL
        "basesoc_bus_wishbone_dat_r_2" BEL "basesoc_bus_wishbone_dat_r_3" BEL
        "basesoc_bus_wishbone_dat_r_4" BEL "basesoc_bus_wishbone_dat_r_5" BEL
        "basesoc_bus_wishbone_dat_r_6" BEL "basesoc_bus_wishbone_dat_r_7" BEL
        "basesoc_zero_old_trigger" BEL "suart_sink_ready" BEL
        "suart_tx_old_trigger" BEL "suart_rx_old_trigger" BEL
        "basesoc_sdram_cmd_payload_we" BEL "basesoc_sdram_cmd_payload_a_10"
        BEL "basesoc_sdram_cmd_payload_cas" BEL "basesoc_sdram_generator_done"
        BEL "basesoc_slave_sel_r_0" BEL "basesoc_slave_sel_r_1" BEL
        "basesoc_slave_sel_r_2" BEL "basesoc_slave_sel_r_3" BEL
        "basesoc_slave_sel_r_4" BEL "basesoc_csrbankarray_sel_r" BEL
        "basesoc_sdram_dfi_p0_we_n" BEL "basesoc_sdram_dfi_p0_cas_n" BEL
        "basesoc_sdram_dfi_p0_ras_n" BEL "basesoc_sdram_dfi_p1_we_n" BEL
        "basesoc_sdram_dfi_p1_cas_n" BEL "basesoc_sdram_dfi_p1_ras_n" BEL
        "opsis_i2c_counter_0" BEL "opsis_i2c_counter_1" BEL
        "opsis_i2c_counter_2" BEL "opsis_i2c_counter_3" BEL
        "spiflash_counter_0" BEL "spiflash_counter_1" BEL "spiflash_counter_2"
        BEL "spiflash_counter_3" BEL "spiflash_counter_4" BEL
        "spiflash_counter_5" BEL "spiflash_counter_6" BEL "spiflash_counter_7"
        BEL "basesoc_sdram_generator_counter_0" BEL
        "basesoc_sdram_generator_counter_1" BEL
        "basesoc_sdram_generator_counter_2" BEL
        "basesoc_sdram_generator_counter_3" BEL
        "basesoc_sdram_generator_counter_4" BEL
        "basesoc_sdram_generator_counter_5" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_valid_n" BEL
        "opsis_i2c_samp_carry" BEL "opsis_i2c_samp_count_1" BEL
        "opsis_i2c_samp_count_2" BEL "basesoc_sdram_bandwidth_counter_2" BEL
        "basesoc_sdram_bandwidth_counter_3" BEL
        "basesoc_sdram_bandwidth_counter_4" BEL
        "basesoc_sdram_bandwidth_counter_5" BEL
        "basesoc_sdram_bandwidth_counter_6" BEL
        "basesoc_sdram_bandwidth_counter_7" BEL
        "basesoc_sdram_bandwidth_counter_8" BEL
        "basesoc_sdram_bandwidth_counter_9" BEL
        "basesoc_sdram_bandwidth_counter_10" BEL
        "basesoc_sdram_bandwidth_counter_11" BEL
        "basesoc_sdram_bandwidth_counter_12" BEL
        "basesoc_sdram_bandwidth_counter_13" BEL
        "basesoc_sdram_bandwidth_counter_14" BEL
        "basesoc_sdram_bandwidth_counter_15" BEL
        "basesoc_sdram_bandwidth_counter_16" BEL
        "basesoc_sdram_bandwidth_counter_17" BEL
        "basesoc_sdram_bandwidth_counter_18" BEL
        "basesoc_sdram_bandwidth_counter_19" BEL
        "basesoc_sdram_bandwidth_counter_20" BEL
        "basesoc_sdram_bandwidth_counter_21" BEL
        "basesoc_sdram_bandwidth_counter_22" BEL
        "basesoc_sdram_bandwidth_counter_23" BEL "phase_sys" BEL
        "dfi_dfi_p2_rddata_valid" BEL "new_master_wdata_ready1" BEL
        "opsis_i2c_scl_i" BEL "suart_source_payload_data_0" BEL
        "suart_source_payload_data_1" BEL "suart_source_payload_data_2" BEL
        "suart_source_payload_data_3" BEL "suart_source_payload_data_4" BEL
        "suart_source_payload_data_5" BEL "suart_source_payload_data_6" BEL
        "suart_source_payload_data_7" BEL "basesoc_interface_dat_w_0" BEL
        "basesoc_interface_dat_w_1" BEL "basesoc_interface_dat_w_2" BEL
        "basesoc_interface_dat_w_3" BEL "basesoc_interface_dat_w_4" BEL
        "basesoc_interface_dat_w_5" BEL "basesoc_interface_dat_w_6" BEL
        "basesoc_interface_dat_w_7" BEL "basesoc_interface_adr_0" BEL
        "basesoc_interface_adr_1" BEL "basesoc_interface_adr_2" BEL
        "basesoc_interface_adr_3" BEL "basesoc_interface_adr_4" BEL
        "basesoc_interface_adr_5" BEL "basesoc_interface_adr_9" BEL
        "basesoc_interface_adr_10" BEL "basesoc_interface_adr_11" BEL
        "basesoc_interface_adr_12" BEL "basesoc_interface_adr_13" BEL
        "opsis_i2c_scl_r" BEL "suart_uart_clk_txen" BEL
        "suart_phase_accumulator_tx_2" BEL "suart_phase_accumulator_tx_3" BEL
        "suart_phase_accumulator_tx_4" BEL "suart_phase_accumulator_tx_5" BEL
        "suart_phase_accumulator_tx_6" BEL "suart_phase_accumulator_tx_7" BEL
        "suart_phase_accumulator_tx_8" BEL "suart_phase_accumulator_tx_9" BEL
        "suart_phase_accumulator_tx_10" BEL "suart_phase_accumulator_tx_11"
        BEL "suart_phase_accumulator_tx_12" BEL
        "suart_phase_accumulator_tx_13" BEL "suart_phase_accumulator_tx_14"
        BEL "suart_phase_accumulator_tx_15" BEL
        "suart_phase_accumulator_tx_16" BEL "suart_phase_accumulator_tx_17"
        BEL "suart_phase_accumulator_tx_18" BEL
        "suart_phase_accumulator_tx_19" BEL "suart_phase_accumulator_tx_20"
        BEL "suart_phase_accumulator_tx_21" BEL
        "suart_phase_accumulator_tx_22" BEL "suart_phase_accumulator_tx_23"
        BEL "suart_phase_accumulator_tx_24" BEL
        "suart_phase_accumulator_tx_25" BEL "suart_phase_accumulator_tx_26"
        BEL "suart_phase_accumulator_tx_27" BEL
        "suart_phase_accumulator_tx_28" BEL "suart_phase_accumulator_tx_29"
        BEL "suart_phase_accumulator_tx_30" BEL
        "suart_phase_accumulator_tx_31" BEL "suart_phase_accumulator_rx_2" BEL
        "suart_phase_accumulator_rx_3" BEL "suart_phase_accumulator_rx_4" BEL
        "suart_phase_accumulator_rx_5" BEL "suart_phase_accumulator_rx_6" BEL
        "suart_phase_accumulator_rx_7" BEL "suart_phase_accumulator_rx_8" BEL
        "suart_phase_accumulator_rx_9" BEL "suart_phase_accumulator_rx_10" BEL
        "suart_phase_accumulator_rx_11" BEL "suart_phase_accumulator_rx_12"
        BEL "suart_phase_accumulator_rx_13" BEL
        "suart_phase_accumulator_rx_14" BEL "suart_phase_accumulator_rx_15"
        BEL "suart_phase_accumulator_rx_16" BEL
        "suart_phase_accumulator_rx_17" BEL "suart_phase_accumulator_rx_18"
        BEL "suart_phase_accumulator_rx_19" BEL
        "suart_phase_accumulator_rx_20" BEL "suart_phase_accumulator_rx_21"
        BEL "suart_phase_accumulator_rx_22" BEL
        "suart_phase_accumulator_rx_23" BEL "suart_phase_accumulator_rx_24"
        BEL "suart_phase_accumulator_rx_25" BEL
        "suart_phase_accumulator_rx_26" BEL "suart_phase_accumulator_rx_27"
        BEL "suart_phase_accumulator_rx_28" BEL
        "suart_phase_accumulator_rx_29" BEL "suart_phase_accumulator_rx_30"
        BEL "suart_phase_accumulator_rx_31" BEL "dfi_dfi_p0_rddata_valid" BEL
        "basesoc_sdram_bandwidth_nreads_r_0" BEL
        "basesoc_sdram_bandwidth_nreads_r_1" BEL
        "basesoc_sdram_bandwidth_nreads_r_2" BEL
        "basesoc_sdram_bandwidth_nreads_r_3" BEL
        "basesoc_sdram_bandwidth_nreads_r_4" BEL
        "basesoc_sdram_bandwidth_nreads_r_5" BEL
        "basesoc_sdram_bandwidth_nreads_r_6" BEL
        "basesoc_sdram_bandwidth_nreads_r_7" BEL
        "basesoc_sdram_bandwidth_nreads_r_8" BEL
        "basesoc_sdram_bandwidth_nreads_r_9" BEL
        "basesoc_sdram_bandwidth_nreads_r_10" BEL
        "basesoc_sdram_bandwidth_nreads_r_11" BEL
        "basesoc_sdram_bandwidth_nreads_r_12" BEL
        "basesoc_sdram_bandwidth_nreads_r_13" BEL
        "basesoc_sdram_bandwidth_nreads_r_14" BEL
        "basesoc_sdram_bandwidth_nreads_r_15" BEL
        "basesoc_sdram_bandwidth_nreads_r_16" BEL
        "basesoc_sdram_bandwidth_nreads_r_17" BEL
        "basesoc_sdram_bandwidth_nreads_r_18" BEL
        "basesoc_sdram_bandwidth_nreads_r_19" BEL
        "basesoc_sdram_bandwidth_nreads_r_20" BEL
        "basesoc_sdram_bandwidth_nreads_r_21" BEL
        "basesoc_sdram_bandwidth_nreads_r_22" BEL
        "basesoc_sdram_bandwidth_nreads_r_23" BEL
        "basesoc_sdram_bandwidth_nwrites_r_0" BEL
        "basesoc_sdram_bandwidth_nwrites_r_1" BEL
        "basesoc_sdram_bandwidth_nwrites_r_2" BEL
        "basesoc_sdram_bandwidth_nwrites_r_3" BEL
        "basesoc_sdram_bandwidth_nwrites_r_4" BEL
        "basesoc_sdram_bandwidth_nwrites_r_5" BEL
        "basesoc_sdram_bandwidth_nwrites_r_6" BEL
        "basesoc_sdram_bandwidth_nwrites_r_7" BEL
        "basesoc_sdram_bandwidth_nwrites_r_8" BEL
        "basesoc_sdram_bandwidth_nwrites_r_9" BEL
        "basesoc_sdram_bandwidth_nwrites_r_10" BEL
        "basesoc_sdram_bandwidth_nwrites_r_11" BEL
        "basesoc_sdram_bandwidth_nwrites_r_12" BEL
        "basesoc_sdram_bandwidth_nwrites_r_13" BEL
        "basesoc_sdram_bandwidth_nwrites_r_14" BEL
        "basesoc_sdram_bandwidth_nwrites_r_15" BEL
        "basesoc_sdram_bandwidth_nwrites_r_16" BEL
        "basesoc_sdram_bandwidth_nwrites_r_17" BEL
        "basesoc_sdram_bandwidth_nwrites_r_18" BEL
        "basesoc_sdram_bandwidth_nwrites_r_19" BEL
        "basesoc_sdram_bandwidth_nwrites_r_20" BEL
        "basesoc_sdram_bandwidth_nwrites_r_21" BEL
        "basesoc_sdram_bandwidth_nwrites_r_22" BEL
        "basesoc_sdram_bandwidth_nwrites_r_23" BEL "memadr_2_0" BEL
        "memadr_2_1" BEL "memadr_2_2" BEL "memdat_3_0" BEL "memdat_3_1" BEL
        "memdat_3_2" BEL "memdat_3_3" BEL "memdat_3_4" BEL "memdat_3_5" BEL
        "memdat_3_6" BEL "memdat_3_7" BEL "dna_status_0" BEL "dna_status_1"
        BEL "dna_status_2" BEL "dna_status_3" BEL "dna_status_4" BEL
        "dna_status_5" BEL "dna_status_6" BEL "dna_status_7" BEL
        "dna_status_8" BEL "dna_status_9" BEL "dna_status_10" BEL
        "dna_status_11" BEL "dna_status_12" BEL "dna_status_13" BEL
        "dna_status_14" BEL "dna_status_15" BEL "dna_status_16" BEL
        "dna_status_17" BEL "dna_status_18" BEL "dna_status_19" BEL
        "dna_status_20" BEL "dna_status_21" BEL "dna_status_22" BEL
        "dna_status_23" BEL "dna_status_24" BEL "dna_status_25" BEL
        "dna_status_26" BEL "dna_status_27" BEL "dna_status_28" BEL
        "dna_status_29" BEL "dna_status_30" BEL "dna_status_31" BEL
        "dna_status_32" BEL "dna_status_33" BEL "dna_status_34" BEL
        "dna_status_35" BEL "dna_status_36" BEL "dna_status_37" BEL
        "dna_status_38" BEL "dna_status_39" BEL "dna_status_40" BEL
        "dna_status_41" BEL "dna_status_42" BEL "dna_status_43" BEL
        "dna_status_44" BEL "dna_status_45" BEL "dna_status_46" BEL
        "dna_status_47" BEL "dna_status_48" BEL "dna_status_49" BEL
        "dna_status_50" BEL "dna_status_51" BEL "dna_status_52" BEL
        "dna_status_53" BEL "dna_status_54" BEL "dna_status_55" BEL
        "dna_status_56" BEL "basesoc_sdram_bandwidth_nwrites_status_0" BEL
        "basesoc_sdram_bandwidth_nwrites_status_1" BEL
        "basesoc_sdram_bandwidth_nwrites_status_2" BEL
        "basesoc_sdram_bandwidth_nwrites_status_3" BEL
        "basesoc_sdram_bandwidth_nwrites_status_4" BEL
        "basesoc_sdram_bandwidth_nwrites_status_5" BEL
        "basesoc_sdram_bandwidth_nwrites_status_6" BEL
        "basesoc_sdram_bandwidth_nwrites_status_7" BEL
        "basesoc_sdram_bandwidth_nwrites_status_8" BEL
        "basesoc_sdram_bandwidth_nwrites_status_9" BEL
        "basesoc_sdram_bandwidth_nwrites_status_10" BEL
        "basesoc_sdram_bandwidth_nwrites_status_11" BEL
        "basesoc_sdram_bandwidth_nwrites_status_12" BEL
        "basesoc_sdram_bandwidth_nwrites_status_13" BEL
        "basesoc_sdram_bandwidth_nwrites_status_14" BEL
        "basesoc_sdram_bandwidth_nwrites_status_15" BEL
        "basesoc_sdram_bandwidth_nwrites_status_16" BEL
        "basesoc_sdram_bandwidth_nwrites_status_17" BEL
        "basesoc_sdram_bandwidth_nwrites_status_18" BEL
        "basesoc_sdram_bandwidth_nwrites_status_19" BEL
        "basesoc_sdram_bandwidth_nwrites_status_20" BEL
        "basesoc_sdram_bandwidth_nwrites_status_21" BEL
        "basesoc_sdram_bandwidth_nwrites_status_22" BEL
        "basesoc_sdram_bandwidth_nwrites_status_23" BEL
        "basesoc_sdram_bandwidth_nreads_status_0" BEL
        "basesoc_sdram_bandwidth_nreads_status_1" BEL
        "basesoc_sdram_bandwidth_nreads_status_2" BEL
        "basesoc_sdram_bandwidth_nreads_status_3" BEL
        "basesoc_sdram_bandwidth_nreads_status_4" BEL
        "basesoc_sdram_bandwidth_nreads_status_5" BEL
        "basesoc_sdram_bandwidth_nreads_status_6" BEL
        "basesoc_sdram_bandwidth_nreads_status_7" BEL
        "basesoc_sdram_bandwidth_nreads_status_8" BEL
        "basesoc_sdram_bandwidth_nreads_status_9" BEL
        "basesoc_sdram_bandwidth_nreads_status_10" BEL
        "basesoc_sdram_bandwidth_nreads_status_11" BEL
        "basesoc_sdram_bandwidth_nreads_status_12" BEL
        "basesoc_sdram_bandwidth_nreads_status_13" BEL
        "basesoc_sdram_bandwidth_nreads_status_14" BEL
        "basesoc_sdram_bandwidth_nreads_status_15" BEL
        "basesoc_sdram_bandwidth_nreads_status_16" BEL
        "basesoc_sdram_bandwidth_nreads_status_17" BEL
        "basesoc_sdram_bandwidth_nreads_status_18" BEL
        "basesoc_sdram_bandwidth_nreads_status_19" BEL
        "basesoc_sdram_bandwidth_nreads_status_20" BEL
        "basesoc_sdram_bandwidth_nreads_status_21" BEL
        "basesoc_sdram_bandwidth_nreads_status_22" BEL
        "basesoc_sdram_bandwidth_nreads_status_23" BEL
        "basesoc_ctrl_storage_full_29" BEL "basesoc_ctrl_storage_full_31" BEL
        "basesoc_ctrl_storage_full_30" BEL "basesoc_ctrl_storage_full_24" BEL
        "basesoc_ctrl_storage_full_27" BEL "basesoc_ctrl_storage_full_26" BEL
        "basesoc_ctrl_storage_full_23" BEL "basesoc_ctrl_storage_full_22" BEL
        "basesoc_ctrl_storage_full_19" BEL "basesoc_ctrl_storage_full_17" BEL
        "basesoc_ctrl_storage_full_13" BEL "basesoc_ctrl_storage_full_16" BEL
        "basesoc_ctrl_storage_full_15" BEL "basesoc_ctrl_storage_full_11" BEL
        "basesoc_ctrl_storage_full_8" BEL "basesoc_ctrl_storage_full_7" BEL
        "basesoc_ctrl_storage_full_2" BEL "front_panel_leds_storage_full_0"
        BEL "front_panel_leds_storage_full_1" BEL
        "basesoc_ctrl_storage_full_1" BEL "basesoc_ctrl_storage_full_0" BEL
        "opsis_i2c_slave_addr_storage_full_0" BEL
        "opsis_i2c_slave_addr_storage_full_1" BEL
        "opsis_i2c_slave_addr_storage_full_2" BEL
        "opsis_i2c_slave_addr_storage_full_3" BEL
        "opsis_i2c_slave_addr_storage_full_4" BEL
        "opsis_i2c_slave_addr_storage_full_5" BEL
        "opsis_i2c_slave_addr_storage_full_6" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_13" BEL
        "basesoc_sdram_storage_full_0" BEL "basesoc_sdram_storage_full_1" BEL
        "basesoc_sdram_storage_full_2" BEL "basesoc_sdram_storage_full_3" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_0" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_1" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_2" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_3" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_4" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_5" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_10" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_12" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_11" BEL
        "basesoc_sdram_phaseinjector0_baddress_storage_full_0" BEL
        "basesoc_sdram_phaseinjector0_baddress_storage_full_1" BEL
        "basesoc_sdram_phaseinjector0_baddress_storage_full_2" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_9" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_8" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_0" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_1" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_2" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_3" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_4" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_5" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_13" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_12" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_11" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_8" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_10" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_9" BEL
        "basesoc_sdram_phaseinjector1_baddress_storage_full_0" BEL
        "basesoc_sdram_phaseinjector1_baddress_storage_full_1" BEL
        "basesoc_sdram_phaseinjector1_baddress_storage_full_2" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_0" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_1" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_2" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_3" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_4" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_5" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_13" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_12" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_9" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_11" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_10" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_8" BEL
        "basesoc_sdram_phaseinjector2_baddress_storage_full_0" BEL
        "basesoc_sdram_phaseinjector2_baddress_storage_full_1" BEL
        "basesoc_sdram_phaseinjector2_baddress_storage_full_2" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_0" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_1" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_2" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_3" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_4" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_5" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_13" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_10" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_12" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_11" BEL
        "basesoc_sdram_phaseinjector3_baddress_storage_full_0" BEL
        "basesoc_sdram_phaseinjector3_baddress_storage_full_1" BEL
        "basesoc_sdram_phaseinjector3_baddress_storage_full_2" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_9" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_8" BEL
        "spiflash_bitbang_storage_full_0" BEL
        "spiflash_bitbang_storage_full_1" BEL
        "spiflash_bitbang_storage_full_2" BEL
        "spiflash_bitbang_storage_full_3" BEL
        "suart_eventmanager_storage_full_0" BEL
        "suart_eventmanager_storage_full_1" BEL "basesoc_ctrl_storage_full_28"
        BEL "basesoc_ctrl_storage_full_25" BEL "basesoc_ctrl_storage_full_18"
        BEL "basesoc_ctrl_storage_full_21" BEL "basesoc_ctrl_storage_full_20"
        BEL "basesoc_ctrl_storage_full_14" BEL "basesoc_ctrl_storage_full_12"
        BEL "basesoc_ctrl_storage_full_10" BEL "basesoc_ctrl_storage_full_9"
        BEL "basesoc_ctrl_storage_full_4" BEL "basesoc_ctrl_storage_full_6"
        BEL "basesoc_ctrl_storage_full_5" BEL "basesoc_ctrl_storage_full_3"
        BEL "opsis_i2c_master_storage_full_0" BEL
        "opsis_i2c_master_storage_full_1" BEL
        "opsis_i2c_master_storage_full_2" BEL
        "opsis_i2c_master_storage_full_3" BEL
        "opsis_i2c_master_storage_full_4" BEL
        "opsis_i2c_master_storage_full_5" BEL
        "opsis_i2c_master_storage_full_6" BEL
        "opsis_i2c_master_storage_full_7" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_24" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_25" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_26" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_27" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_28" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_29" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_30" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_31" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_0" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_1" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_2" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_3" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_4" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_5" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_6" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_7" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_16" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_17" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_18" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_19" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_20" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_21" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_22" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_23" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_8" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_9" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_10" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_11" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_12" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_13" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_14" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_15" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_0" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_1" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_2" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_3" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_4" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_5" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_6" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_7" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_0" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_1" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_2" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_3" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_4" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_5" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_6" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_7" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_8" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_9" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_10" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_11" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_12" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_13" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_14" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_15" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_24" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_25" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_26" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_27" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_28" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_29" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_30" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_31" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_16" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_17" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_18" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_19" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_20" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_21" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_22" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_23" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_24" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_25" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_26" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_27" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_28" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_29" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_30" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_31" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_0" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_1" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_2" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_3" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_4" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_5" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_6" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_7" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_0" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_1" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_2" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_3" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_4" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_5" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_6" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_7" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_0" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_1" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_2" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_3" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_4" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_5" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_6" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_7" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_16" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_17" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_18" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_19" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_20" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_21" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_22" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_23" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_8" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_9" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_10" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_11" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_12" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_13" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_14" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_15" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_0" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_1" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_2" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_3" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_4" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_5" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_6" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_7" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_24" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_25" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_26" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_27" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_28" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_29" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_30" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_31" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_16" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_17" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_18" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_19" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_20" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_21" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_22" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_23" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_8" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_9" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_10" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_11" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_12" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_13" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_14" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_15" BEL
        "basesoc_load_storage_full_16" BEL "basesoc_load_storage_full_17" BEL
        "basesoc_load_storage_full_18" BEL "basesoc_load_storage_full_19" BEL
        "basesoc_load_storage_full_20" BEL "basesoc_load_storage_full_21" BEL
        "basesoc_load_storage_full_22" BEL "basesoc_load_storage_full_23" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_0" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_1" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_2" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_3" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_4" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_5" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_6" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_7" BEL
        "basesoc_load_storage_full_24" BEL "basesoc_load_storage_full_25" BEL
        "basesoc_load_storage_full_26" BEL "basesoc_load_storage_full_27" BEL
        "basesoc_load_storage_full_28" BEL "basesoc_load_storage_full_29" BEL
        "basesoc_load_storage_full_30" BEL "basesoc_load_storage_full_31" BEL
        "basesoc_load_storage_full_8" BEL "basesoc_load_storage_full_9" BEL
        "basesoc_load_storage_full_10" BEL "basesoc_load_storage_full_11" BEL
        "basesoc_load_storage_full_12" BEL "basesoc_load_storage_full_13" BEL
        "basesoc_load_storage_full_14" BEL "basesoc_load_storage_full_15" BEL
        "basesoc_load_storage_full_0" BEL "basesoc_load_storage_full_1" BEL
        "basesoc_load_storage_full_2" BEL "basesoc_load_storage_full_3" BEL
        "basesoc_load_storage_full_4" BEL "basesoc_load_storage_full_5" BEL
        "basesoc_load_storage_full_6" BEL "basesoc_load_storage_full_7" BEL
        "basesoc_reload_storage_full_24" BEL "basesoc_reload_storage_full_25"
        BEL "basesoc_reload_storage_full_26" BEL
        "basesoc_reload_storage_full_27" BEL "basesoc_reload_storage_full_28"
        BEL "basesoc_reload_storage_full_29" BEL
        "basesoc_reload_storage_full_30" BEL "basesoc_reload_storage_full_31"
        BEL "basesoc_reload_storage_full_16" BEL
        "basesoc_reload_storage_full_17" BEL "basesoc_reload_storage_full_18"
        BEL "basesoc_reload_storage_full_19" BEL
        "basesoc_reload_storage_full_20" BEL "basesoc_reload_storage_full_21"
        BEL "basesoc_reload_storage_full_22" BEL
        "basesoc_reload_storage_full_23" BEL "basesoc_reload_storage_full_8"
        BEL "basesoc_reload_storage_full_9" BEL
        "basesoc_reload_storage_full_10" BEL "basesoc_reload_storage_full_11"
        BEL "basesoc_reload_storage_full_12" BEL
        "basesoc_reload_storage_full_13" BEL "basesoc_reload_storage_full_14"
        BEL "basesoc_reload_storage_full_15" BEL
        "basesoc_reload_storage_full_0" BEL "basesoc_reload_storage_full_1"
        BEL "basesoc_reload_storage_full_2" BEL
        "basesoc_reload_storage_full_3" BEL "basesoc_reload_storage_full_4"
        BEL "basesoc_reload_storage_full_5" BEL
        "basesoc_reload_storage_full_6" BEL "basesoc_reload_storage_full_7"
        BEL "basesoc_sdram_bandwidth_cmd_ready" BEL "new_master_rdata_valid4"
        BEL "memdat_1_0" BEL "memdat_1_1" BEL "memdat_1_2" BEL "memdat_1_3"
        BEL "memdat_1_4" BEL "memdat_1_5" BEL "memdat_1_6" BEL "memdat_1_7"
        BEL "opsis_i2c_status_storage_full_0" BEL
        "opsis_i2c_status_storage_full_1" BEL "suart_uart_clk_rxen" BEL
        "basesoc_sdram_dfi_p0_rddata_en" BEL "basesoc_sdram_dfi_p1_rddata_en"
        BEL "basesoc_sdram_dfi_p1_wrdata_en" BEL "basesoc_value_0" BEL
        "basesoc_value_1" BEL "basesoc_value_2" BEL "basesoc_value_3" BEL
        "basesoc_value_4" BEL "basesoc_value_5" BEL "basesoc_value_6" BEL
        "basesoc_value_7" BEL "basesoc_value_8" BEL "basesoc_value_9" BEL
        "basesoc_value_10" BEL "basesoc_value_11" BEL "basesoc_value_12" BEL
        "basesoc_value_13" BEL "basesoc_value_14" BEL "basesoc_value_15" BEL
        "basesoc_value_16" BEL "basesoc_value_17" BEL "basesoc_value_18" BEL
        "basesoc_value_19" BEL "basesoc_value_20" BEL "basesoc_value_21" BEL
        "basesoc_value_22" BEL "basesoc_value_23" BEL "basesoc_value_24" BEL
        "basesoc_value_25" BEL "basesoc_value_26" BEL "basesoc_value_27" BEL
        "basesoc_value_28" BEL "basesoc_value_29" BEL "basesoc_value_30" BEL
        "basesoc_value_31" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_7" BEL
        "basesoc_csrbankarray_interface1_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface1_bank_bus_dat_r_1" BEL
        "xilinxmultiregimpl1_regs0" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_7" BEL
        "suart_tx_reg_0" BEL "suart_tx_reg_1" BEL "suart_tx_reg_2" BEL
        "suart_tx_reg_3" BEL "suart_tx_reg_4" BEL "suart_tx_reg_5" BEL
        "suart_tx_reg_6" BEL "suart_tx_reg_7" BEL "spiflash_dqi_0" BEL
        "spiflash_dqi_1" BEL "spiflash_dqi_2" BEL "spiflash_dqi_3" BEL
        "xilinxmultiregimpl1_regs1" BEL "basesoc_value_status_0" BEL
        "basesoc_value_status_1" BEL "basesoc_value_status_2" BEL
        "basesoc_value_status_3" BEL "basesoc_value_status_4" BEL
        "basesoc_value_status_5" BEL "basesoc_value_status_6" BEL
        "basesoc_value_status_7" BEL "basesoc_value_status_8" BEL
        "basesoc_value_status_9" BEL "basesoc_value_status_10" BEL
        "basesoc_value_status_11" BEL "basesoc_value_status_12" BEL
        "basesoc_value_status_13" BEL "basesoc_value_status_14" BEL
        "basesoc_value_status_15" BEL "basesoc_value_status_16" BEL
        "basesoc_value_status_17" BEL "basesoc_value_status_18" BEL
        "basesoc_value_status_19" BEL "basesoc_value_status_20" BEL
        "basesoc_value_status_21" BEL "basesoc_value_status_22" BEL
        "basesoc_value_status_23" BEL "basesoc_value_status_24" BEL
        "basesoc_value_status_25" BEL "basesoc_value_status_26" BEL
        "basesoc_value_status_27" BEL "basesoc_value_status_28" BEL
        "basesoc_value_status_29" BEL "basesoc_value_status_30" BEL
        "basesoc_value_status_31" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_20" BEL
        "suart_source_valid" BEL "opsis_i2c_sda_i" BEL
        "basesoc_sdram_bankmachine0_row_0" BEL
        "basesoc_sdram_bankmachine0_row_1" BEL
        "basesoc_sdram_bankmachine0_row_2" BEL
        "basesoc_sdram_bankmachine0_row_3" BEL
        "basesoc_sdram_bankmachine0_row_4" BEL
        "basesoc_sdram_bankmachine0_row_5" BEL
        "basesoc_sdram_bankmachine0_row_6" BEL
        "basesoc_sdram_bankmachine0_row_7" BEL
        "basesoc_sdram_bankmachine0_row_8" BEL
        "basesoc_sdram_bankmachine0_row_9" BEL
        "basesoc_sdram_bankmachine0_row_10" BEL
        "basesoc_sdram_bankmachine0_row_11" BEL
        "basesoc_sdram_bankmachine0_row_12" BEL
        "basesoc_sdram_bankmachine0_row_13" BEL
        "basesoc_sdram_bankmachine1_row_0" BEL
        "basesoc_sdram_bankmachine1_row_1" BEL
        "basesoc_sdram_bankmachine1_row_2" BEL
        "basesoc_sdram_bankmachine1_row_3" BEL
        "basesoc_sdram_bankmachine1_row_4" BEL
        "basesoc_sdram_bankmachine1_row_5" BEL
        "basesoc_sdram_bankmachine1_row_6" BEL
        "basesoc_sdram_bankmachine1_row_7" BEL
        "basesoc_sdram_bankmachine1_row_8" BEL
        "basesoc_sdram_bankmachine1_row_9" BEL
        "basesoc_sdram_bankmachine1_row_10" BEL
        "basesoc_sdram_bankmachine1_row_11" BEL
        "basesoc_sdram_bankmachine1_row_12" BEL
        "basesoc_sdram_bankmachine1_row_13" BEL
        "basesoc_sdram_bankmachine2_row_0" BEL
        "basesoc_sdram_bankmachine2_row_1" BEL
        "basesoc_sdram_bankmachine2_row_2" BEL
        "basesoc_sdram_bankmachine2_row_3" BEL
        "basesoc_sdram_bankmachine2_row_4" BEL
        "basesoc_sdram_bankmachine2_row_5" BEL
        "basesoc_sdram_bankmachine2_row_6" BEL
        "basesoc_sdram_bankmachine2_row_7" BEL
        "basesoc_sdram_bankmachine2_row_8" BEL
        "basesoc_sdram_bankmachine2_row_9" BEL
        "basesoc_sdram_bankmachine2_row_10" BEL
        "basesoc_sdram_bankmachine2_row_11" BEL
        "basesoc_sdram_bankmachine2_row_12" BEL
        "basesoc_sdram_bankmachine2_row_13" BEL
        "basesoc_sdram_bankmachine3_row_0" BEL
        "basesoc_sdram_bankmachine3_row_1" BEL
        "basesoc_sdram_bankmachine3_row_2" BEL
        "basesoc_sdram_bankmachine3_row_3" BEL
        "basesoc_sdram_bankmachine3_row_4" BEL
        "basesoc_sdram_bankmachine3_row_5" BEL
        "basesoc_sdram_bankmachine3_row_6" BEL
        "basesoc_sdram_bankmachine3_row_7" BEL
        "basesoc_sdram_bankmachine3_row_8" BEL
        "basesoc_sdram_bankmachine3_row_9" BEL
        "basesoc_sdram_bankmachine3_row_10" BEL
        "basesoc_sdram_bankmachine3_row_11" BEL
        "basesoc_sdram_bankmachine3_row_12" BEL
        "basesoc_sdram_bankmachine3_row_13" BEL
        "basesoc_sdram_bankmachine4_row_0" BEL
        "basesoc_sdram_bankmachine4_row_1" BEL
        "basesoc_sdram_bankmachine4_row_2" BEL
        "basesoc_sdram_bankmachine4_row_3" BEL
        "basesoc_sdram_bankmachine4_row_4" BEL
        "basesoc_sdram_bankmachine4_row_5" BEL
        "basesoc_sdram_bankmachine4_row_6" BEL
        "basesoc_sdram_bankmachine4_row_7" BEL
        "basesoc_sdram_bankmachine4_row_8" BEL
        "basesoc_sdram_bankmachine4_row_9" BEL
        "basesoc_sdram_bankmachine4_row_10" BEL
        "basesoc_sdram_bankmachine4_row_11" BEL
        "basesoc_sdram_bankmachine4_row_12" BEL
        "basesoc_sdram_bankmachine4_row_13" BEL
        "basesoc_sdram_bankmachine5_row_0" BEL
        "basesoc_sdram_bankmachine5_row_1" BEL
        "basesoc_sdram_bankmachine5_row_2" BEL
        "basesoc_sdram_bankmachine5_row_3" BEL
        "basesoc_sdram_bankmachine5_row_4" BEL
        "basesoc_sdram_bankmachine5_row_5" BEL
        "basesoc_sdram_bankmachine5_row_6" BEL
        "basesoc_sdram_bankmachine5_row_7" BEL
        "basesoc_sdram_bankmachine5_row_8" BEL
        "basesoc_sdram_bankmachine5_row_9" BEL
        "basesoc_sdram_bankmachine5_row_10" BEL
        "basesoc_sdram_bankmachine5_row_11" BEL
        "basesoc_sdram_bankmachine5_row_12" BEL
        "basesoc_sdram_bankmachine5_row_13" BEL
        "basesoc_sdram_bankmachine6_row_0" BEL
        "basesoc_sdram_bankmachine6_row_1" BEL
        "basesoc_sdram_bankmachine6_row_2" BEL
        "basesoc_sdram_bankmachine6_row_3" BEL
        "basesoc_sdram_bankmachine6_row_4" BEL
        "basesoc_sdram_bankmachine6_row_5" BEL
        "basesoc_sdram_bankmachine6_row_6" BEL
        "basesoc_sdram_bankmachine6_row_7" BEL
        "basesoc_sdram_bankmachine6_row_8" BEL
        "basesoc_sdram_bankmachine6_row_9" BEL
        "basesoc_sdram_bankmachine6_row_10" BEL
        "basesoc_sdram_bankmachine6_row_11" BEL
        "basesoc_sdram_bankmachine6_row_12" BEL
        "basesoc_sdram_bankmachine6_row_13" BEL
        "basesoc_sdram_bankmachine7_row_0" BEL
        "basesoc_sdram_bankmachine7_row_1" BEL
        "basesoc_sdram_bankmachine7_row_2" BEL
        "basesoc_sdram_bankmachine7_row_3" BEL
        "basesoc_sdram_bankmachine7_row_4" BEL
        "basesoc_sdram_bankmachine7_row_5" BEL
        "basesoc_sdram_bankmachine7_row_6" BEL
        "basesoc_sdram_bankmachine7_row_7" BEL
        "basesoc_sdram_bankmachine7_row_8" BEL
        "basesoc_sdram_bankmachine7_row_9" BEL
        "basesoc_sdram_bankmachine7_row_10" BEL
        "basesoc_sdram_bankmachine7_row_11" BEL
        "basesoc_sdram_bankmachine7_row_12" BEL
        "basesoc_sdram_bankmachine7_row_13" BEL "opsis_i2c_sda_r" BEL
        "opsis_i2c_din_0" BEL "opsis_i2c_din_1" BEL "opsis_i2c_din_2" BEL
        "opsis_i2c_din_3" BEL "opsis_i2c_din_4" BEL "opsis_i2c_din_5" BEL
        "opsis_i2c_din_6" BEL "opsis_i2c_din_7" BEL "spiflash_sr_0" BEL
        "spiflash_sr_1" BEL "spiflash_sr_2" BEL "spiflash_sr_3" BEL
        "spiflash_sr_4" BEL "spiflash_sr_5" BEL "spiflash_sr_6" BEL
        "spiflash_sr_7" BEL "spiflash_sr_8" BEL "spiflash_sr_9" BEL
        "spiflash_sr_10" BEL "spiflash_sr_11" BEL "spiflash_sr_12" BEL
        "spiflash_sr_13" BEL "spiflash_sr_14" BEL "spiflash_sr_15" BEL
        "spiflash_sr_16" BEL "spiflash_sr_17" BEL "spiflash_sr_18" BEL
        "spiflash_sr_19" BEL "spiflash_sr_20" BEL "spiflash_sr_21" BEL
        "spiflash_sr_22" BEL "spiflash_sr_23" BEL "spiflash_sr_24" BEL
        "spiflash_sr_25" BEL "spiflash_sr_26" BEL "spiflash_sr_27" BEL
        "spiflash_sr_28" BEL "spiflash_sr_29" BEL "spiflash_sr_30" BEL
        "spiflash_sr_31" BEL "dfi_dfi_p2_rddata_0" BEL "dfi_dfi_p2_rddata_1"
        BEL "dfi_dfi_p2_rddata_2" BEL "dfi_dfi_p2_rddata_3" BEL
        "dfi_dfi_p2_rddata_4" BEL "dfi_dfi_p2_rddata_5" BEL
        "dfi_dfi_p2_rddata_6" BEL "dfi_dfi_p2_rddata_7" BEL
        "dfi_dfi_p2_rddata_8" BEL "dfi_dfi_p2_rddata_9" BEL
        "dfi_dfi_p2_rddata_10" BEL "dfi_dfi_p2_rddata_11" BEL
        "dfi_dfi_p2_rddata_12" BEL "dfi_dfi_p2_rddata_13" BEL
        "dfi_dfi_p2_rddata_14" BEL "dfi_dfi_p2_rddata_15" BEL
        "dfi_dfi_p2_rddata_16" BEL "dfi_dfi_p2_rddata_17" BEL
        "dfi_dfi_p2_rddata_18" BEL "dfi_dfi_p2_rddata_19" BEL
        "dfi_dfi_p2_rddata_20" BEL "dfi_dfi_p2_rddata_21" BEL
        "dfi_dfi_p2_rddata_22" BEL "dfi_dfi_p2_rddata_23" BEL
        "dfi_dfi_p2_rddata_24" BEL "dfi_dfi_p2_rddata_25" BEL
        "dfi_dfi_p2_rddata_26" BEL "dfi_dfi_p2_rddata_27" BEL
        "dfi_dfi_p2_rddata_28" BEL "dfi_dfi_p2_rddata_29" BEL
        "dfi_dfi_p2_rddata_30" BEL "dfi_dfi_p2_rddata_31" BEL
        "dfi_dfi_p3_rddata_0" BEL "dfi_dfi_p3_rddata_1" BEL
        "dfi_dfi_p3_rddata_2" BEL "dfi_dfi_p3_rddata_3" BEL
        "dfi_dfi_p3_rddata_4" BEL "dfi_dfi_p3_rddata_5" BEL
        "dfi_dfi_p3_rddata_6" BEL "dfi_dfi_p3_rddata_7" BEL
        "dfi_dfi_p3_rddata_8" BEL "dfi_dfi_p3_rddata_9" BEL
        "dfi_dfi_p3_rddata_10" BEL "dfi_dfi_p3_rddata_11" BEL
        "dfi_dfi_p3_rddata_12" BEL "dfi_dfi_p3_rddata_13" BEL
        "dfi_dfi_p3_rddata_14" BEL "dfi_dfi_p3_rddata_15" BEL
        "dfi_dfi_p3_rddata_16" BEL "dfi_dfi_p3_rddata_17" BEL
        "dfi_dfi_p3_rddata_18" BEL "dfi_dfi_p3_rddata_19" BEL
        "dfi_dfi_p3_rddata_20" BEL "dfi_dfi_p3_rddata_21" BEL
        "dfi_dfi_p3_rddata_22" BEL "dfi_dfi_p3_rddata_23" BEL
        "dfi_dfi_p3_rddata_24" BEL "dfi_dfi_p3_rddata_25" BEL
        "dfi_dfi_p3_rddata_26" BEL "dfi_dfi_p3_rddata_27" BEL
        "dfi_dfi_p3_rddata_28" BEL "dfi_dfi_p3_rddata_29" BEL
        "dfi_dfi_p3_rddata_30" BEL "dfi_dfi_p3_rddata_31" BEL
        "basesoc_csrbankarray_interface5_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface5_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface5_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface5_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_7" BEL
        "dfi_dfi_p0_rddata_0" BEL "dfi_dfi_p0_rddata_1" BEL
        "dfi_dfi_p0_rddata_2" BEL "dfi_dfi_p0_rddata_3" BEL
        "dfi_dfi_p0_rddata_4" BEL "dfi_dfi_p0_rddata_5" BEL
        "dfi_dfi_p0_rddata_6" BEL "dfi_dfi_p0_rddata_7" BEL
        "dfi_dfi_p0_rddata_8" BEL "dfi_dfi_p0_rddata_9" BEL
        "dfi_dfi_p0_rddata_10" BEL "dfi_dfi_p0_rddata_11" BEL
        "dfi_dfi_p0_rddata_12" BEL "dfi_dfi_p0_rddata_13" BEL
        "dfi_dfi_p0_rddata_14" BEL "dfi_dfi_p0_rddata_15" BEL
        "dfi_dfi_p0_rddata_16" BEL "dfi_dfi_p0_rddata_17" BEL
        "dfi_dfi_p0_rddata_18" BEL "dfi_dfi_p0_rddata_19" BEL
        "dfi_dfi_p0_rddata_20" BEL "dfi_dfi_p0_rddata_21" BEL
        "dfi_dfi_p0_rddata_22" BEL "dfi_dfi_p0_rddata_23" BEL
        "dfi_dfi_p0_rddata_24" BEL "dfi_dfi_p0_rddata_25" BEL
        "dfi_dfi_p0_rddata_26" BEL "dfi_dfi_p0_rddata_27" BEL
        "dfi_dfi_p0_rddata_28" BEL "dfi_dfi_p0_rddata_29" BEL
        "dfi_dfi_p0_rddata_30" BEL "dfi_dfi_p0_rddata_31" BEL
        "dfi_dfi_p1_rddata_0" BEL "dfi_dfi_p1_rddata_1" BEL
        "dfi_dfi_p1_rddata_2" BEL "dfi_dfi_p1_rddata_3" BEL
        "dfi_dfi_p1_rddata_4" BEL "dfi_dfi_p1_rddata_5" BEL
        "dfi_dfi_p1_rddata_6" BEL "dfi_dfi_p1_rddata_7" BEL
        "dfi_dfi_p1_rddata_8" BEL "dfi_dfi_p1_rddata_9" BEL
        "dfi_dfi_p1_rddata_10" BEL "dfi_dfi_p1_rddata_11" BEL
        "dfi_dfi_p1_rddata_12" BEL "dfi_dfi_p1_rddata_13" BEL
        "dfi_dfi_p1_rddata_14" BEL "dfi_dfi_p1_rddata_15" BEL
        "dfi_dfi_p1_rddata_16" BEL "dfi_dfi_p1_rddata_17" BEL
        "dfi_dfi_p1_rddata_18" BEL "dfi_dfi_p1_rddata_19" BEL
        "dfi_dfi_p1_rddata_20" BEL "dfi_dfi_p1_rddata_21" BEL
        "dfi_dfi_p1_rddata_22" BEL "dfi_dfi_p1_rddata_23" BEL
        "dfi_dfi_p1_rddata_24" BEL "dfi_dfi_p1_rddata_25" BEL
        "dfi_dfi_p1_rddata_26" BEL "dfi_dfi_p1_rddata_27" BEL
        "dfi_dfi_p1_rddata_28" BEL "dfi_dfi_p1_rddata_29" BEL
        "dfi_dfi_p1_rddata_30" BEL "dfi_dfi_p1_rddata_31" BEL
        "basesoc_sdram_phaseinjector2_status_0" BEL
        "basesoc_sdram_phaseinjector2_status_1" BEL
        "basesoc_sdram_phaseinjector2_status_2" BEL
        "basesoc_sdram_phaseinjector2_status_3" BEL
        "basesoc_sdram_phaseinjector2_status_4" BEL
        "basesoc_sdram_phaseinjector2_status_5" BEL
        "basesoc_sdram_phaseinjector2_status_6" BEL
        "basesoc_sdram_phaseinjector2_status_7" BEL
        "basesoc_sdram_phaseinjector2_status_8" BEL
        "basesoc_sdram_phaseinjector2_status_9" BEL
        "basesoc_sdram_phaseinjector2_status_10" BEL
        "basesoc_sdram_phaseinjector2_status_11" BEL
        "basesoc_sdram_phaseinjector2_status_12" BEL
        "basesoc_sdram_phaseinjector2_status_13" BEL
        "basesoc_sdram_phaseinjector2_status_14" BEL
        "basesoc_sdram_phaseinjector2_status_15" BEL
        "basesoc_sdram_phaseinjector2_status_16" BEL
        "basesoc_sdram_phaseinjector2_status_17" BEL
        "basesoc_sdram_phaseinjector2_status_18" BEL
        "basesoc_sdram_phaseinjector2_status_19" BEL
        "basesoc_sdram_phaseinjector2_status_20" BEL
        "basesoc_sdram_phaseinjector2_status_21" BEL
        "basesoc_sdram_phaseinjector2_status_22" BEL
        "basesoc_sdram_phaseinjector2_status_23" BEL
        "basesoc_sdram_phaseinjector2_status_24" BEL
        "basesoc_sdram_phaseinjector2_status_25" BEL
        "basesoc_sdram_phaseinjector2_status_26" BEL
        "basesoc_sdram_phaseinjector2_status_27" BEL
        "basesoc_sdram_phaseinjector2_status_28" BEL
        "basesoc_sdram_phaseinjector2_status_29" BEL
        "basesoc_sdram_phaseinjector2_status_30" BEL
        "basesoc_sdram_phaseinjector2_status_31" BEL
        "basesoc_sdram_phaseinjector3_status_0" BEL
        "basesoc_sdram_phaseinjector3_status_1" BEL
        "basesoc_sdram_phaseinjector3_status_2" BEL
        "basesoc_sdram_phaseinjector3_status_3" BEL
        "basesoc_sdram_phaseinjector3_status_4" BEL
        "basesoc_sdram_phaseinjector3_status_5" BEL
        "basesoc_sdram_phaseinjector3_status_6" BEL
        "basesoc_sdram_phaseinjector3_status_7" BEL
        "basesoc_sdram_phaseinjector3_status_8" BEL
        "basesoc_sdram_phaseinjector3_status_9" BEL
        "basesoc_sdram_phaseinjector3_status_10" BEL
        "basesoc_sdram_phaseinjector3_status_11" BEL
        "basesoc_sdram_phaseinjector3_status_12" BEL
        "basesoc_sdram_phaseinjector3_status_13" BEL
        "basesoc_sdram_phaseinjector3_status_14" BEL
        "basesoc_sdram_phaseinjector3_status_15" BEL
        "basesoc_sdram_phaseinjector3_status_16" BEL
        "basesoc_sdram_phaseinjector3_status_17" BEL
        "basesoc_sdram_phaseinjector3_status_18" BEL
        "basesoc_sdram_phaseinjector3_status_19" BEL
        "basesoc_sdram_phaseinjector3_status_20" BEL
        "basesoc_sdram_phaseinjector3_status_21" BEL
        "basesoc_sdram_phaseinjector3_status_22" BEL
        "basesoc_sdram_phaseinjector3_status_23" BEL
        "basesoc_sdram_phaseinjector3_status_24" BEL
        "basesoc_sdram_phaseinjector3_status_25" BEL
        "basesoc_sdram_phaseinjector3_status_26" BEL
        "basesoc_sdram_phaseinjector3_status_27" BEL
        "basesoc_sdram_phaseinjector3_status_28" BEL
        "basesoc_sdram_phaseinjector3_status_29" BEL
        "basesoc_sdram_phaseinjector3_status_30" BEL
        "basesoc_sdram_phaseinjector3_status_31" BEL
        "basesoc_sdram_phaseinjector0_status_0" BEL
        "basesoc_sdram_phaseinjector0_status_1" BEL
        "basesoc_sdram_phaseinjector0_status_2" BEL
        "basesoc_sdram_phaseinjector0_status_3" BEL
        "basesoc_sdram_phaseinjector0_status_4" BEL
        "basesoc_sdram_phaseinjector0_status_5" BEL
        "basesoc_sdram_phaseinjector0_status_6" BEL
        "basesoc_sdram_phaseinjector0_status_7" BEL
        "basesoc_sdram_phaseinjector0_status_8" BEL
        "basesoc_sdram_phaseinjector0_status_9" BEL
        "basesoc_sdram_phaseinjector0_status_10" BEL
        "basesoc_sdram_phaseinjector0_status_11" BEL
        "basesoc_sdram_phaseinjector0_status_12" BEL
        "basesoc_sdram_phaseinjector0_status_13" BEL
        "basesoc_sdram_phaseinjector0_status_14" BEL
        "basesoc_sdram_phaseinjector0_status_15" BEL
        "basesoc_sdram_phaseinjector0_status_16" BEL
        "basesoc_sdram_phaseinjector0_status_17" BEL
        "basesoc_sdram_phaseinjector0_status_18" BEL
        "basesoc_sdram_phaseinjector0_status_19" BEL
        "basesoc_sdram_phaseinjector0_status_20" BEL
        "basesoc_sdram_phaseinjector0_status_21" BEL
        "basesoc_sdram_phaseinjector0_status_22" BEL
        "basesoc_sdram_phaseinjector0_status_23" BEL
        "basesoc_sdram_phaseinjector0_status_24" BEL
        "basesoc_sdram_phaseinjector0_status_25" BEL
        "basesoc_sdram_phaseinjector0_status_26" BEL
        "basesoc_sdram_phaseinjector0_status_27" BEL
        "basesoc_sdram_phaseinjector0_status_28" BEL
        "basesoc_sdram_phaseinjector0_status_29" BEL
        "basesoc_sdram_phaseinjector0_status_30" BEL
        "basesoc_sdram_phaseinjector0_status_31" BEL
        "basesoc_sdram_phaseinjector1_status_0" BEL
        "basesoc_sdram_phaseinjector1_status_1" BEL
        "basesoc_sdram_phaseinjector1_status_2" BEL
        "basesoc_sdram_phaseinjector1_status_3" BEL
        "basesoc_sdram_phaseinjector1_status_4" BEL
        "basesoc_sdram_phaseinjector1_status_5" BEL
        "basesoc_sdram_phaseinjector1_status_6" BEL
        "basesoc_sdram_phaseinjector1_status_7" BEL
        "basesoc_sdram_phaseinjector1_status_8" BEL
        "basesoc_sdram_phaseinjector1_status_9" BEL
        "basesoc_sdram_phaseinjector1_status_10" BEL
        "basesoc_sdram_phaseinjector1_status_11" BEL
        "basesoc_sdram_phaseinjector1_status_12" BEL
        "basesoc_sdram_phaseinjector1_status_13" BEL
        "basesoc_sdram_phaseinjector1_status_14" BEL
        "basesoc_sdram_phaseinjector1_status_15" BEL
        "basesoc_sdram_phaseinjector1_status_16" BEL
        "basesoc_sdram_phaseinjector1_status_17" BEL
        "basesoc_sdram_phaseinjector1_status_18" BEL
        "basesoc_sdram_phaseinjector1_status_19" BEL
        "basesoc_sdram_phaseinjector1_status_20" BEL
        "basesoc_sdram_phaseinjector1_status_21" BEL
        "basesoc_sdram_phaseinjector1_status_22" BEL
        "basesoc_sdram_phaseinjector1_status_23" BEL
        "basesoc_sdram_phaseinjector1_status_24" BEL
        "basesoc_sdram_phaseinjector1_status_25" BEL
        "basesoc_sdram_phaseinjector1_status_26" BEL
        "basesoc_sdram_phaseinjector1_status_27" BEL
        "basesoc_sdram_phaseinjector1_status_28" BEL
        "basesoc_sdram_phaseinjector1_status_29" BEL
        "basesoc_sdram_phaseinjector1_status_30" BEL
        "basesoc_sdram_phaseinjector1_status_31" BEL
        "opsis_i2c_shift_reg_storage_full_0" BEL
        "opsis_i2c_shift_reg_storage_full_1" BEL
        "opsis_i2c_shift_reg_storage_full_2" BEL
        "opsis_i2c_shift_reg_storage_full_3" BEL
        "opsis_i2c_shift_reg_storage_full_4" BEL
        "opsis_i2c_shift_reg_storage_full_5" BEL
        "opsis_i2c_shift_reg_storage_full_6" BEL
        "opsis_i2c_shift_reg_storage_full_7" BEL "opsis_i2c_scl_drv_reg" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_7" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_7" BEL
        "xilinxmultiregimpl0_regs0" BEL "xilinxmultiregimpl0_regs1" BEL
        "basesoc_sdram_dfi_p0_bank_0" BEL "basesoc_sdram_dfi_p0_bank_1" BEL
        "basesoc_sdram_dfi_p0_bank_2" BEL "basesoc_sdram_dfi_p1_bank_0" BEL
        "basesoc_sdram_dfi_p1_bank_1" BEL "basesoc_sdram_dfi_p1_bank_2" BEL
        "basesoc_sdram_bandwidth_cmd_valid" BEL
        "basesoc_sdram_bandwidth_cmd_is_write" BEL
        "basesoc_sdram_bandwidth_cmd_is_read" BEL
        "basesoc_sdram_dfi_p0_address_0" BEL "basesoc_sdram_dfi_p0_address_1"
        BEL "basesoc_sdram_dfi_p0_address_2" BEL
        "basesoc_sdram_dfi_p0_address_3" BEL "basesoc_sdram_dfi_p0_address_4"
        BEL "basesoc_sdram_dfi_p0_address_5" BEL
        "basesoc_sdram_dfi_p0_address_6" BEL "basesoc_sdram_dfi_p0_address_7"
        BEL "basesoc_sdram_dfi_p0_address_8" BEL
        "basesoc_sdram_dfi_p0_address_9" BEL "basesoc_sdram_dfi_p0_address_10"
        BEL "basesoc_sdram_dfi_p0_address_11" BEL
        "basesoc_sdram_dfi_p0_address_12" BEL
        "basesoc_sdram_dfi_p0_address_13" BEL "basesoc_sdram_dfi_p1_address_0"
        BEL "basesoc_sdram_dfi_p1_address_1" BEL
        "basesoc_sdram_dfi_p1_address_2" BEL "basesoc_sdram_dfi_p1_address_3"
        BEL "basesoc_sdram_dfi_p1_address_4" BEL
        "basesoc_sdram_dfi_p1_address_5" BEL "basesoc_sdram_dfi_p1_address_6"
        BEL "basesoc_sdram_dfi_p1_address_7" BEL
        "basesoc_sdram_dfi_p1_address_8" BEL "basesoc_sdram_dfi_p1_address_9"
        BEL "basesoc_sdram_dfi_p1_address_10" BEL
        "basesoc_sdram_dfi_p1_address_11" BEL
        "basesoc_sdram_dfi_p1_address_12" BEL
        "basesoc_sdram_dfi_p1_address_13" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_7" BEL
        "opsisi2c_state_FSM_FFd3" BEL "opsisi2c_state_FSM_FFd4" BEL
        "multiplexer_state_FSM_FFd3" BEL "opsisi2c_state_FSM_FFd2" BEL
        "opsisi2c_state_FSM_FFd1" BEL "litedramwishbone2native_state_FSM_FFd4"
        BEL "multiplexer_state_FSM_FFd2" BEL "multiplexer_state_FSM_FFd1" BEL
        "litedramwishbone2native_state_FSM_FFd1" BEL
        "litedramwishbone2native_state_FSM_FFd3" BEL
        "litedramwishbone2native_state_FSM_FFd2" BEL "front_panel_count_2" BEL
        "front_panel_count_0" BEL "front_panel_count_1" BEL
        "front_panel_count_5" BEL "front_panel_count_3" BEL
        "front_panel_count_4" BEL "front_panel_count_8" BEL
        "front_panel_count_6" BEL "front_panel_count_7" BEL
        "front_panel_count_11" BEL "front_panel_count_9" BEL
        "front_panel_count_10" BEL "front_panel_count_14" BEL
        "front_panel_count_12" BEL "front_panel_count_13" BEL
        "front_panel_count_17" BEL "front_panel_count_15" BEL
        "front_panel_count_16" BEL "front_panel_count_20" BEL
        "front_panel_count_18" BEL "front_panel_count_19" BEL
        "front_panel_count_23" BEL "front_panel_count_21" BEL
        "front_panel_count_22" BEL "front_panel_count_24" BEL
        "front_panel_count_25" BEL "crg_por_0" BEL "crg_por_1" BEL "crg_por_2"
        BEL "crg_por_3" BEL "crg_por_4" BEL "crg_por_5" BEL "crg_por_6" BEL
        "crg_por_7" BEL "crg_por_8" BEL "crg_por_9" BEL "crg_por_10" BEL
        "basesoc_sdram_timer_count_5" BEL "basesoc_sdram_timer_count_3" BEL
        "basesoc_sdram_timer_count_4" BEL "basesoc_sdram_timer_count_8" BEL
        "basesoc_sdram_timer_count_6" BEL "basesoc_sdram_timer_count_7" BEL
        "dna_cnt_0" BEL "dna_cnt_1" BEL "dna_cnt_2" BEL "dna_cnt_3" BEL
        "dna_cnt_4" BEL "dna_cnt_5" BEL "dna_cnt_6" BEL
        "basesoc_ctrl_bus_errors_0" BEL "basesoc_ctrl_bus_errors_1" BEL
        "basesoc_ctrl_bus_errors_2" BEL "basesoc_ctrl_bus_errors_3" BEL
        "basesoc_ctrl_bus_errors_4" BEL "basesoc_ctrl_bus_errors_5" BEL
        "basesoc_ctrl_bus_errors_6" BEL "basesoc_ctrl_bus_errors_7" BEL
        "basesoc_ctrl_bus_errors_8" BEL "basesoc_ctrl_bus_errors_9" BEL
        "basesoc_ctrl_bus_errors_10" BEL "basesoc_ctrl_bus_errors_11" BEL
        "basesoc_ctrl_bus_errors_12" BEL "basesoc_ctrl_bus_errors_13" BEL
        "basesoc_ctrl_bus_errors_14" BEL "basesoc_ctrl_bus_errors_15" BEL
        "basesoc_ctrl_bus_errors_16" BEL "basesoc_ctrl_bus_errors_17" BEL
        "basesoc_ctrl_bus_errors_18" BEL "basesoc_ctrl_bus_errors_19" BEL
        "basesoc_ctrl_bus_errors_20" BEL "basesoc_ctrl_bus_errors_21" BEL
        "basesoc_ctrl_bus_errors_22" BEL "basesoc_ctrl_bus_errors_23" BEL
        "basesoc_ctrl_bus_errors_24" BEL "basesoc_ctrl_bus_errors_25" BEL
        "basesoc_ctrl_bus_errors_26" BEL "basesoc_ctrl_bus_errors_27" BEL
        "basesoc_ctrl_bus_errors_28" BEL "basesoc_ctrl_bus_errors_29" BEL
        "basesoc_ctrl_bus_errors_30" BEL "basesoc_ctrl_bus_errors_31" BEL
        "basesoc_counter_0" BEL "basesoc_counter_1" BEL "suart_rx_bitcount_0"
        BEL "suart_rx_bitcount_1" BEL "suart_rx_bitcount_2" BEL
        "suart_rx_bitcount_3" BEL "suart_tx_fifo_produce_0" BEL
        "suart_tx_fifo_produce_1" BEL "suart_tx_fifo_produce_2" BEL
        "suart_tx_fifo_produce_3" BEL "suart_tx_bitcount_0" BEL
        "suart_tx_bitcount_1" BEL "suart_tx_bitcount_2" BEL
        "suart_tx_bitcount_3" BEL "suart_tx_fifo_consume_0" BEL
        "suart_tx_fifo_consume_1" BEL "suart_tx_fifo_consume_2" BEL
        "suart_tx_fifo_consume_3" BEL "suart_rx_fifo_produce_0" BEL
        "suart_rx_fifo_produce_1" BEL "suart_rx_fifo_produce_2" BEL
        "suart_rx_fifo_produce_3" BEL "suart_tx_fifo_level0_0" BEL
        "suart_tx_fifo_level0_1" BEL "suart_tx_fifo_level0_2" BEL
        "suart_tx_fifo_level0_3" BEL "suart_tx_fifo_level0_4" BEL
        "suart_rx_fifo_consume_0" BEL "suart_rx_fifo_consume_1" BEL
        "suart_rx_fifo_consume_2" BEL "suart_rx_fifo_consume_3" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2" BEL
        "suart_rx_fifo_level0_0" BEL "suart_rx_fifo_level0_1" BEL
        "suart_rx_fifo_level0_2" BEL "suart_rx_fifo_level0_3" BEL
        "suart_rx_fifo_level0_4" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine0_trascon_count_0" BEL
        "basesoc_sdram_bankmachine0_trascon_count_1" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine0_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine0_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine0_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine1_trascon_count_0" BEL
        "basesoc_sdram_bankmachine1_trascon_count_1" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine1_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine1_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine1_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine2_trascon_count_0" BEL
        "basesoc_sdram_bankmachine2_trascon_count_1" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine2_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine2_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine2_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine3_trascon_count_0" BEL
        "basesoc_sdram_bankmachine3_trascon_count_1" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine3_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine3_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine3_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine4_trascon_count_0" BEL
        "basesoc_sdram_bankmachine4_trascon_count_1" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine4_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine4_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine4_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine5_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine5_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine5_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine5_trascon_count_0" BEL
        "basesoc_sdram_bankmachine5_trascon_count_1" BEL
        "basesoc_sdram_bankmachine6_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine6_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine6_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine6_trascon_count_0" BEL
        "basesoc_sdram_bankmachine6_trascon_count_1" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine7_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine7_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine7_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_twtrcon_count_0" BEL "basesoc_sdram_twtrcon_count_1"
        BEL "basesoc_sdram_twtrcon_count_2" BEL
        "basesoc_sdram_bankmachine7_trascon_count_0" BEL
        "basesoc_sdram_bankmachine7_trascon_count_1" BEL
        "basesoc_sdram_bandwidth_nreads_0" BEL
        "basesoc_sdram_bandwidth_nreads_1" BEL
        "basesoc_sdram_bandwidth_nreads_2" BEL
        "basesoc_sdram_bandwidth_nreads_3" BEL
        "basesoc_sdram_bandwidth_nreads_4" BEL
        "basesoc_sdram_bandwidth_nreads_5" BEL
        "basesoc_sdram_bandwidth_nreads_6" BEL
        "basesoc_sdram_bandwidth_nreads_7" BEL
        "basesoc_sdram_bandwidth_nreads_8" BEL
        "basesoc_sdram_bandwidth_nreads_9" BEL
        "basesoc_sdram_bandwidth_nreads_10" BEL
        "basesoc_sdram_bandwidth_nreads_11" BEL
        "basesoc_sdram_bandwidth_nreads_12" BEL
        "basesoc_sdram_bandwidth_nreads_13" BEL
        "basesoc_sdram_bandwidth_nreads_14" BEL
        "basesoc_sdram_bandwidth_nreads_15" BEL
        "basesoc_sdram_bandwidth_nreads_16" BEL
        "basesoc_sdram_bandwidth_nreads_17" BEL
        "basesoc_sdram_bandwidth_nreads_18" BEL
        "basesoc_sdram_bandwidth_nreads_19" BEL
        "basesoc_sdram_bandwidth_nreads_20" BEL
        "basesoc_sdram_bandwidth_nreads_21" BEL
        "basesoc_sdram_bandwidth_nreads_22" BEL
        "basesoc_sdram_bandwidth_nreads_23" BEL
        "basesoc_sdram_bandwidth_nwrites_0" BEL
        "basesoc_sdram_bandwidth_nwrites_1" BEL
        "basesoc_sdram_bandwidth_nwrites_2" BEL
        "basesoc_sdram_bandwidth_nwrites_3" BEL
        "basesoc_sdram_bandwidth_nwrites_4" BEL
        "basesoc_sdram_bandwidth_nwrites_5" BEL
        "basesoc_sdram_bandwidth_nwrites_6" BEL
        "basesoc_sdram_bandwidth_nwrites_7" BEL
        "basesoc_sdram_bandwidth_nwrites_8" BEL
        "basesoc_sdram_bandwidth_nwrites_9" BEL
        "basesoc_sdram_bandwidth_nwrites_10" BEL
        "basesoc_sdram_bandwidth_nwrites_11" BEL
        "basesoc_sdram_bandwidth_nwrites_12" BEL
        "basesoc_sdram_bandwidth_nwrites_13" BEL
        "basesoc_sdram_bandwidth_nwrites_14" BEL
        "basesoc_sdram_bandwidth_nwrites_15" BEL
        "basesoc_sdram_bandwidth_nwrites_16" BEL
        "basesoc_sdram_bandwidth_nwrites_17" BEL
        "basesoc_sdram_bandwidth_nwrites_18" BEL
        "basesoc_sdram_bandwidth_nwrites_19" BEL
        "basesoc_sdram_bandwidth_nwrites_20" BEL
        "basesoc_sdram_bandwidth_nwrites_21" BEL
        "basesoc_sdram_bandwidth_nwrites_22" BEL
        "basesoc_sdram_bandwidth_nwrites_23" BEL "basesoc_count_2" BEL
        "basesoc_count_0" BEL "basesoc_count_1" BEL "basesoc_count_5" BEL
        "basesoc_count_3" BEL "basesoc_count_4" BEL "basesoc_count_8" BEL
        "basesoc_count_6" BEL "basesoc_count_7" BEL "basesoc_count_9" BEL
        "basesoc_count_10" BEL "basesoc_count_13" BEL "basesoc_count_11" BEL
        "basesoc_count_12" BEL "basesoc_count_16" BEL "basesoc_count_14" BEL
        "basesoc_count_15" BEL "basesoc_count_19" BEL "basesoc_count_17" BEL
        "basesoc_count_18" BEL "refresher_state_FSM_FFd2" BEL
        "refresher_state_FSM_FFd1" BEL "cache_state_FSM_FFd2" BEL
        "cache_state_FSM_FFd3" BEL "bankmachine1_state_FSM_FFd2" BEL
        "cache_state_FSM_FFd1" BEL "bankmachine1_state_FSM_FFd3" BEL
        "bankmachine0_state_FSM_FFd2" BEL "bankmachine1_state_FSM_FFd1" BEL
        "bankmachine0_state_FSM_FFd3" BEL "bankmachine2_state_FSM_FFd2" BEL
        "bankmachine0_state_FSM_FFd1" BEL "bankmachine2_state_FSM_FFd3" BEL
        "bankmachine3_state_FSM_FFd2" BEL "bankmachine2_state_FSM_FFd1" BEL
        "bankmachine3_state_FSM_FFd3" BEL "bankmachine4_state_FSM_FFd2" BEL
        "bankmachine3_state_FSM_FFd1" BEL "bankmachine4_state_FSM_FFd3" BEL
        "bankmachine5_state_FSM_FFd2" BEL "bankmachine4_state_FSM_FFd1" BEL
        "bankmachine5_state_FSM_FFd3" BEL "bankmachine6_state_FSM_FFd2" BEL
        "bankmachine5_state_FSM_FFd1" BEL "bankmachine6_state_FSM_FFd3" BEL
        "bankmachine7_state_FSM_FFd2" BEL "bankmachine6_state_FSM_FFd1" BEL
        "bankmachine7_state_FSM_FFd3" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd7" BEL
        "bankmachine7_state_FSM_FFd1" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd8" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd4" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd6" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd5" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd1" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd3" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd2" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd6" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd8" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd7" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd3" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd5" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd4" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd2" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd1" BEL "inst_LPM_FF_3" BEL
        "inst_LPM_FF_2" BEL "inst_LPM_FF_1" BEL "inst_LPM_FF_0" BEL "sys_bufg"
        BEL "lm32_cpu/cc_31" BEL "lm32_cpu/cc_30" BEL "lm32_cpu/cc_29" BEL
        "lm32_cpu/cc_28" BEL "lm32_cpu/cc_27" BEL "lm32_cpu/cc_26" BEL
        "lm32_cpu/cc_25" BEL "lm32_cpu/cc_24" BEL "lm32_cpu/cc_23" BEL
        "lm32_cpu/cc_22" BEL "lm32_cpu/cc_21" BEL "lm32_cpu/cc_20" BEL
        "lm32_cpu/cc_19" BEL "lm32_cpu/cc_18" BEL "lm32_cpu/cc_17" BEL
        "lm32_cpu/cc_16" BEL "lm32_cpu/cc_15" BEL "lm32_cpu/cc_14" BEL
        "lm32_cpu/cc_13" BEL "lm32_cpu/cc_12" BEL "lm32_cpu/cc_11" BEL
        "lm32_cpu/cc_10" BEL "lm32_cpu/cc_9" BEL "lm32_cpu/cc_8" BEL
        "lm32_cpu/cc_7" BEL "lm32_cpu/cc_6" BEL "lm32_cpu/cc_5" BEL
        "lm32_cpu/cc_4" BEL "lm32_cpu/cc_3" BEL "lm32_cpu/cc_2" BEL
        "lm32_cpu/cc_1" BEL "lm32_cpu/cc_0" BEL "lm32_cpu/write_enable_w" BEL
        "lm32_cpu/branch_m" BEL "lm32_cpu/m_bypass_enable_m" BEL
        "lm32_cpu/csr_write_enable_x" BEL "lm32_cpu/eret_x" BEL
        "lm32_cpu/scall_x" BEL "lm32_cpu/csr_x_2" BEL "lm32_cpu/csr_x_1" BEL
        "lm32_cpu/csr_x_0" BEL "lm32_cpu/write_enable_x" BEL
        "lm32_cpu/x_bypass_enable_x" BEL "lm32_cpu/branch_target_m_31" BEL
        "lm32_cpu/branch_target_m_30" BEL "lm32_cpu/branch_target_m_29" BEL
        "lm32_cpu/branch_target_m_28" BEL "lm32_cpu/branch_target_m_27" BEL
        "lm32_cpu/branch_target_m_26" BEL "lm32_cpu/branch_target_m_25" BEL
        "lm32_cpu/branch_target_m_24" BEL "lm32_cpu/branch_target_m_23" BEL
        "lm32_cpu/branch_target_m_22" BEL "lm32_cpu/branch_target_m_21" BEL
        "lm32_cpu/branch_target_m_20" BEL "lm32_cpu/branch_target_m_19" BEL
        "lm32_cpu/branch_target_m_18" BEL "lm32_cpu/branch_target_m_17" BEL
        "lm32_cpu/branch_target_m_16" BEL "lm32_cpu/branch_target_m_15" BEL
        "lm32_cpu/branch_target_m_14" BEL "lm32_cpu/branch_target_m_13" BEL
        "lm32_cpu/branch_target_m_12" BEL "lm32_cpu/branch_target_m_11" BEL
        "lm32_cpu/branch_target_m_10" BEL "lm32_cpu/branch_target_m_9" BEL
        "lm32_cpu/branch_target_m_8" BEL "lm32_cpu/branch_target_m_7" BEL
        "lm32_cpu/branch_target_m_6" BEL "lm32_cpu/branch_target_m_5" BEL
        "lm32_cpu/branch_target_m_4" BEL "lm32_cpu/branch_target_m_3" BEL
        "lm32_cpu/branch_target_m_2" BEL "lm32_cpu/branch_target_x_31" BEL
        "lm32_cpu/branch_target_x_30" BEL "lm32_cpu/branch_target_x_29" BEL
        "lm32_cpu/branch_target_x_28" BEL "lm32_cpu/branch_target_x_27" BEL
        "lm32_cpu/branch_target_x_26" BEL "lm32_cpu/branch_target_x_25" BEL
        "lm32_cpu/branch_target_x_24" BEL "lm32_cpu/branch_target_x_23" BEL
        "lm32_cpu/branch_target_x_22" BEL "lm32_cpu/branch_target_x_21" BEL
        "lm32_cpu/branch_target_x_20" BEL "lm32_cpu/branch_target_x_19" BEL
        "lm32_cpu/branch_target_x_18" BEL "lm32_cpu/branch_target_x_17" BEL
        "lm32_cpu/branch_target_x_16" BEL "lm32_cpu/branch_target_x_15" BEL
        "lm32_cpu/branch_target_x_14" BEL "lm32_cpu/branch_target_x_13" BEL
        "lm32_cpu/branch_target_x_12" BEL "lm32_cpu/branch_target_x_11" BEL
        "lm32_cpu/branch_target_x_10" BEL "lm32_cpu/branch_target_x_9" BEL
        "lm32_cpu/branch_target_x_8" BEL "lm32_cpu/branch_target_x_7" BEL
        "lm32_cpu/branch_target_x_6" BEL "lm32_cpu/branch_target_x_5" BEL
        "lm32_cpu/branch_target_x_4" BEL "lm32_cpu/branch_target_x_3" BEL
        "lm32_cpu/branch_target_x_2" BEL "lm32_cpu/operand_w_31" BEL
        "lm32_cpu/operand_w_30" BEL "lm32_cpu/operand_w_29" BEL
        "lm32_cpu/operand_w_28" BEL "lm32_cpu/operand_w_27" BEL
        "lm32_cpu/operand_w_26" BEL "lm32_cpu/operand_w_25" BEL
        "lm32_cpu/operand_w_24" BEL "lm32_cpu/operand_w_23" BEL
        "lm32_cpu/operand_w_22" BEL "lm32_cpu/operand_w_21" BEL
        "lm32_cpu/operand_w_20" BEL "lm32_cpu/operand_w_19" BEL
        "lm32_cpu/operand_w_18" BEL "lm32_cpu/operand_w_17" BEL
        "lm32_cpu/operand_w_16" BEL "lm32_cpu/operand_w_15" BEL
        "lm32_cpu/operand_w_14" BEL "lm32_cpu/operand_w_13" BEL
        "lm32_cpu/operand_w_12" BEL "lm32_cpu/operand_w_11" BEL
        "lm32_cpu/operand_w_10" BEL "lm32_cpu/operand_w_9" BEL
        "lm32_cpu/operand_w_8" BEL "lm32_cpu/operand_w_7" BEL
        "lm32_cpu/operand_w_6" BEL "lm32_cpu/operand_w_5" BEL
        "lm32_cpu/operand_w_4" BEL "lm32_cpu/operand_w_3" BEL
        "lm32_cpu/operand_w_2" BEL "lm32_cpu/operand_w_1" BEL
        "lm32_cpu/operand_w_0" BEL "lm32_cpu/operand_m_31" BEL
        "lm32_cpu/operand_m_30" BEL "lm32_cpu/operand_m_29" BEL
        "lm32_cpu/operand_m_28" BEL "lm32_cpu/operand_m_27" BEL
        "lm32_cpu/operand_m_26" BEL "lm32_cpu/operand_m_25" BEL
        "lm32_cpu/operand_m_24" BEL "lm32_cpu/operand_m_23" BEL
        "lm32_cpu/operand_m_22" BEL "lm32_cpu/operand_m_21" BEL
        "lm32_cpu/operand_m_20" BEL "lm32_cpu/operand_m_19" BEL
        "lm32_cpu/operand_m_18" BEL "lm32_cpu/operand_m_17" BEL
        "lm32_cpu/operand_m_16" BEL "lm32_cpu/operand_m_15" BEL
        "lm32_cpu/operand_m_14" BEL "lm32_cpu/operand_m_13" BEL
        "lm32_cpu/operand_m_12" BEL "lm32_cpu/operand_m_11" BEL
        "lm32_cpu/operand_m_10" BEL "lm32_cpu/operand_m_9" BEL
        "lm32_cpu/operand_m_8" BEL "lm32_cpu/operand_m_7" BEL
        "lm32_cpu/operand_m_6" BEL "lm32_cpu/operand_m_5" BEL
        "lm32_cpu/operand_m_4" BEL "lm32_cpu/operand_m_3" BEL
        "lm32_cpu/operand_m_2" BEL "lm32_cpu/operand_m_1" BEL
        "lm32_cpu/operand_m_0" BEL "lm32_cpu/condition_met_m" BEL
        "lm32_cpu/eba_31" BEL "lm32_cpu/eba_30" BEL "lm32_cpu/eba_29" BEL
        "lm32_cpu/eba_28" BEL "lm32_cpu/eba_27" BEL "lm32_cpu/eba_26" BEL
        "lm32_cpu/eba_25" BEL "lm32_cpu/eba_24" BEL "lm32_cpu/eba_23" BEL
        "lm32_cpu/eba_22" BEL "lm32_cpu/eba_21" BEL "lm32_cpu/eba_20" BEL
        "lm32_cpu/eba_19" BEL "lm32_cpu/eba_18" BEL "lm32_cpu/eba_17" BEL
        "lm32_cpu/eba_16" BEL "lm32_cpu/eba_15" BEL "lm32_cpu/eba_14" BEL
        "lm32_cpu/eba_13" BEL "lm32_cpu/eba_12" BEL "lm32_cpu/eba_11" BEL
        "lm32_cpu/eba_10" BEL "lm32_cpu/eba_9" BEL "lm32_cpu/operand_1_x_31"
        BEL "lm32_cpu/operand_1_x_30" BEL "lm32_cpu/operand_1_x_29" BEL
        "lm32_cpu/operand_1_x_28" BEL "lm32_cpu/operand_1_x_27" BEL
        "lm32_cpu/operand_1_x_26" BEL "lm32_cpu/operand_1_x_25" BEL
        "lm32_cpu/operand_1_x_24" BEL "lm32_cpu/operand_1_x_23" BEL
        "lm32_cpu/operand_1_x_22" BEL "lm32_cpu/operand_1_x_21" BEL
        "lm32_cpu/operand_1_x_20" BEL "lm32_cpu/operand_1_x_19" BEL
        "lm32_cpu/operand_1_x_18" BEL "lm32_cpu/operand_1_x_17" BEL
        "lm32_cpu/operand_1_x_16" BEL "lm32_cpu/operand_1_x_15" BEL
        "lm32_cpu/operand_1_x_14" BEL "lm32_cpu/operand_1_x_13" BEL
        "lm32_cpu/operand_1_x_12" BEL "lm32_cpu/operand_1_x_11" BEL
        "lm32_cpu/operand_1_x_10" BEL "lm32_cpu/operand_1_x_9" BEL
        "lm32_cpu/operand_1_x_8" BEL "lm32_cpu/operand_1_x_7" BEL
        "lm32_cpu/operand_1_x_6" BEL "lm32_cpu/operand_1_x_5" BEL
        "lm32_cpu/operand_1_x_4" BEL "lm32_cpu/operand_1_x_3" BEL
        "lm32_cpu/operand_1_x_2" BEL "lm32_cpu/operand_1_x_1" BEL
        "lm32_cpu/operand_1_x_0" BEL "lm32_cpu/store_operand_x_31" BEL
        "lm32_cpu/store_operand_x_30" BEL "lm32_cpu/store_operand_x_29" BEL
        "lm32_cpu/store_operand_x_28" BEL "lm32_cpu/store_operand_x_27" BEL
        "lm32_cpu/store_operand_x_26" BEL "lm32_cpu/store_operand_x_25" BEL
        "lm32_cpu/store_operand_x_24" BEL "lm32_cpu/store_operand_x_23" BEL
        "lm32_cpu/store_operand_x_22" BEL "lm32_cpu/store_operand_x_21" BEL
        "lm32_cpu/store_operand_x_20" BEL "lm32_cpu/store_operand_x_19" BEL
        "lm32_cpu/store_operand_x_18" BEL "lm32_cpu/store_operand_x_17" BEL
        "lm32_cpu/store_operand_x_16" BEL "lm32_cpu/store_operand_x_15" BEL
        "lm32_cpu/store_operand_x_14" BEL "lm32_cpu/store_operand_x_13" BEL
        "lm32_cpu/store_operand_x_12" BEL "lm32_cpu/store_operand_x_11" BEL
        "lm32_cpu/store_operand_x_10" BEL "lm32_cpu/store_operand_x_9" BEL
        "lm32_cpu/store_operand_x_8" BEL "lm32_cpu/store_operand_x_7" BEL
        "lm32_cpu/store_operand_x_6" BEL "lm32_cpu/store_operand_x_5" BEL
        "lm32_cpu/store_operand_x_4" BEL "lm32_cpu/store_operand_x_3" BEL
        "lm32_cpu/store_operand_x_2" BEL "lm32_cpu/store_operand_x_1" BEL
        "lm32_cpu/store_operand_x_0" BEL "lm32_cpu/branch_predict_taken_m" BEL
        "lm32_cpu/write_idx_w_4" BEL "lm32_cpu/write_idx_w_3" BEL
        "lm32_cpu/write_idx_w_2" BEL "lm32_cpu/write_idx_w_1" BEL
        "lm32_cpu/write_idx_w_0" BEL "lm32_cpu/w_result_sel_load_w" BEL
        "lm32_cpu/valid_w" BEL "lm32_cpu/write_idx_m_4" BEL
        "lm32_cpu/write_idx_m_3" BEL "lm32_cpu/write_idx_m_2" BEL
        "lm32_cpu/write_idx_m_1" BEL "lm32_cpu/write_idx_m_0" BEL
        "lm32_cpu/branch_predict_taken_x" BEL "lm32_cpu/store_m" BEL
        "lm32_cpu/load_m" BEL "lm32_cpu/branch_predict_m" BEL
        "lm32_cpu/m_result_sel_compare_m" BEL "lm32_cpu/operand_0_x_31" BEL
        "lm32_cpu/operand_0_x_30" BEL "lm32_cpu/operand_0_x_29" BEL
        "lm32_cpu/operand_0_x_28" BEL "lm32_cpu/operand_0_x_27" BEL
        "lm32_cpu/operand_0_x_26" BEL "lm32_cpu/operand_0_x_25" BEL
        "lm32_cpu/operand_0_x_24" BEL "lm32_cpu/operand_0_x_23" BEL
        "lm32_cpu/operand_0_x_22" BEL "lm32_cpu/operand_0_x_21" BEL
        "lm32_cpu/operand_0_x_20" BEL "lm32_cpu/operand_0_x_19" BEL
        "lm32_cpu/operand_0_x_18" BEL "lm32_cpu/operand_0_x_17" BEL
        "lm32_cpu/operand_0_x_16" BEL "lm32_cpu/operand_0_x_15" BEL
        "lm32_cpu/operand_0_x_14" BEL "lm32_cpu/operand_0_x_13" BEL
        "lm32_cpu/operand_0_x_12" BEL "lm32_cpu/operand_0_x_11" BEL
        "lm32_cpu/operand_0_x_10" BEL "lm32_cpu/operand_0_x_9" BEL
        "lm32_cpu/operand_0_x_8" BEL "lm32_cpu/operand_0_x_7" BEL
        "lm32_cpu/operand_0_x_6" BEL "lm32_cpu/operand_0_x_5" BEL
        "lm32_cpu/operand_0_x_4" BEL "lm32_cpu/operand_0_x_3" BEL
        "lm32_cpu/operand_0_x_2" BEL "lm32_cpu/operand_0_x_1" BEL
        "lm32_cpu/operand_0_x_0" BEL "lm32_cpu/valid_m" BEL
        "lm32_cpu/exception_w" BEL "lm32_cpu/exception_m" BEL
        "lm32_cpu/condition_x_2" BEL "lm32_cpu/condition_x_1" BEL
        "lm32_cpu/condition_x_0" BEL "lm32_cpu/logic_op_x_3" BEL
        "lm32_cpu/adder_op_x_n" BEL "lm32_cpu/adder_op_x" BEL
        "lm32_cpu/load_x" BEL "lm32_cpu/store_x" BEL "lm32_cpu/write_idx_x_4"
        BEL "lm32_cpu/write_idx_x_3" BEL "lm32_cpu/write_idx_x_2" BEL
        "lm32_cpu/write_idx_x_1" BEL "lm32_cpu/write_idx_x_0" BEL
        "lm32_cpu/x_result_sel_sext_x" BEL "lm32_cpu/x_result_sel_mc_arith_x"
        BEL "lm32_cpu/x_result_sel_add_x" BEL "lm32_cpu/x_result_sel_csr_x"
        BEL "lm32_cpu/interrupt_unit/im_31" BEL
        "lm32_cpu/interrupt_unit/im_30" BEL "lm32_cpu/interrupt_unit/im_29"
        BEL "lm32_cpu/interrupt_unit/im_28" BEL
        "lm32_cpu/interrupt_unit/im_27" BEL "lm32_cpu/interrupt_unit/im_26"
        BEL "lm32_cpu/interrupt_unit/im_25" BEL
        "lm32_cpu/interrupt_unit/im_24" BEL "lm32_cpu/interrupt_unit/im_23"
        BEL "lm32_cpu/interrupt_unit/im_22" BEL
        "lm32_cpu/interrupt_unit/im_21" BEL "lm32_cpu/interrupt_unit/im_20"
        BEL "lm32_cpu/interrupt_unit/im_19" BEL
        "lm32_cpu/interrupt_unit/im_18" BEL "lm32_cpu/interrupt_unit/im_17"
        BEL "lm32_cpu/interrupt_unit/im_16" BEL
        "lm32_cpu/interrupt_unit/im_15" BEL "lm32_cpu/interrupt_unit/im_14"
        BEL "lm32_cpu/interrupt_unit/im_13" BEL
        "lm32_cpu/interrupt_unit/im_12" BEL "lm32_cpu/interrupt_unit/im_11"
        BEL "lm32_cpu/interrupt_unit/im_10" BEL "lm32_cpu/interrupt_unit/im_9"
        BEL "lm32_cpu/interrupt_unit/im_8" BEL "lm32_cpu/interrupt_unit/im_7"
        BEL "lm32_cpu/interrupt_unit/im_6" BEL "lm32_cpu/interrupt_unit/im_5"
        BEL "lm32_cpu/interrupt_unit/im_4" BEL "lm32_cpu/interrupt_unit/im_3"
        BEL "lm32_cpu/interrupt_unit/im_2" BEL "lm32_cpu/interrupt_unit/im_1"
        BEL "lm32_cpu/interrupt_unit/im_0" BEL
        "lm32_cpu/instruction_unit/i_adr_o_31" BEL
        "lm32_cpu/instruction_unit/i_adr_o_30" BEL
        "lm32_cpu/instruction_unit/i_adr_o_29" BEL
        "lm32_cpu/instruction_unit/i_adr_o_28" BEL
        "lm32_cpu/instruction_unit/i_adr_o_27" BEL
        "lm32_cpu/instruction_unit/i_adr_o_26" BEL
        "lm32_cpu/instruction_unit/i_adr_o_25" BEL
        "lm32_cpu/instruction_unit/i_adr_o_24" BEL
        "lm32_cpu/instruction_unit/i_adr_o_23" BEL
        "lm32_cpu/instruction_unit/i_adr_o_22" BEL
        "lm32_cpu/instruction_unit/i_adr_o_21" BEL
        "lm32_cpu/instruction_unit/i_adr_o_20" BEL
        "lm32_cpu/instruction_unit/i_adr_o_19" BEL
        "lm32_cpu/instruction_unit/i_adr_o_18" BEL
        "lm32_cpu/instruction_unit/i_adr_o_17" BEL
        "lm32_cpu/instruction_unit/i_adr_o_16" BEL
        "lm32_cpu/instruction_unit/i_adr_o_15" BEL
        "lm32_cpu/instruction_unit/i_adr_o_14" BEL
        "lm32_cpu/instruction_unit/i_adr_o_13" BEL
        "lm32_cpu/instruction_unit/i_adr_o_12" BEL
        "lm32_cpu/instruction_unit/i_adr_o_11" BEL
        "lm32_cpu/instruction_unit/i_adr_o_10" BEL
        "lm32_cpu/instruction_unit/i_adr_o_9" BEL
        "lm32_cpu/instruction_unit/i_adr_o_8" BEL
        "lm32_cpu/instruction_unit/i_adr_o_7" BEL
        "lm32_cpu/instruction_unit/i_adr_o_6" BEL
        "lm32_cpu/instruction_unit/i_adr_o_5" BEL
        "lm32_cpu/instruction_unit/i_adr_o_4" BEL
        "lm32_cpu/instruction_unit/i_adr_o_3" BEL
        "lm32_cpu/instruction_unit/i_adr_o_2" BEL
        "lm32_cpu/instruction_unit/pc_f_31" BEL
        "lm32_cpu/instruction_unit/pc_f_30" BEL
        "lm32_cpu/instruction_unit/pc_f_29" BEL
        "lm32_cpu/instruction_unit/pc_f_28" BEL
        "lm32_cpu/instruction_unit/pc_f_27" BEL
        "lm32_cpu/instruction_unit/pc_f_26" BEL
        "lm32_cpu/instruction_unit/pc_f_25" BEL
        "lm32_cpu/instruction_unit/pc_f_24" BEL
        "lm32_cpu/instruction_unit/pc_f_23" BEL
        "lm32_cpu/instruction_unit/pc_f_22" BEL
        "lm32_cpu/instruction_unit/pc_f_21" BEL
        "lm32_cpu/instruction_unit/pc_f_20" BEL
        "lm32_cpu/instruction_unit/pc_f_19" BEL
        "lm32_cpu/instruction_unit/pc_f_18" BEL
        "lm32_cpu/instruction_unit/pc_f_17" BEL
        "lm32_cpu/instruction_unit/pc_f_16" BEL
        "lm32_cpu/instruction_unit/pc_f_15" BEL
        "lm32_cpu/instruction_unit/pc_f_14" BEL
        "lm32_cpu/instruction_unit/pc_f_13" BEL
        "lm32_cpu/instruction_unit/pc_f_12" BEL
        "lm32_cpu/instruction_unit/pc_f_11" BEL
        "lm32_cpu/instruction_unit/pc_f_10" BEL
        "lm32_cpu/instruction_unit/pc_f_9" BEL
        "lm32_cpu/instruction_unit/pc_f_8" BEL
        "lm32_cpu/instruction_unit/pc_f_7" BEL
        "lm32_cpu/instruction_unit/pc_f_6" BEL
        "lm32_cpu/instruction_unit/pc_f_5" BEL
        "lm32_cpu/instruction_unit/pc_f_4" BEL
        "lm32_cpu/instruction_unit/pc_f_3" BEL
        "lm32_cpu/instruction_unit/pc_f_2" BEL
        "lm32_cpu/instruction_unit/pc_m_31" BEL
        "lm32_cpu/instruction_unit/pc_m_30" BEL
        "lm32_cpu/instruction_unit/pc_m_29" BEL
        "lm32_cpu/instruction_unit/pc_m_28" BEL
        "lm32_cpu/instruction_unit/pc_m_27" BEL
        "lm32_cpu/instruction_unit/pc_m_26" BEL
        "lm32_cpu/instruction_unit/pc_m_25" BEL
        "lm32_cpu/instruction_unit/pc_m_24" BEL
        "lm32_cpu/instruction_unit/pc_m_23" BEL
        "lm32_cpu/instruction_unit/pc_m_22" BEL
        "lm32_cpu/instruction_unit/pc_m_21" BEL
        "lm32_cpu/instruction_unit/pc_m_20" BEL
        "lm32_cpu/instruction_unit/pc_m_19" BEL
        "lm32_cpu/instruction_unit/pc_m_18" BEL
        "lm32_cpu/instruction_unit/pc_m_17" BEL
        "lm32_cpu/instruction_unit/pc_m_16" BEL
        "lm32_cpu/instruction_unit/pc_m_15" BEL
        "lm32_cpu/instruction_unit/pc_m_14" BEL
        "lm32_cpu/instruction_unit/pc_m_13" BEL
        "lm32_cpu/instruction_unit/pc_m_12" BEL
        "lm32_cpu/instruction_unit/pc_m_11" BEL
        "lm32_cpu/instruction_unit/pc_m_10" BEL
        "lm32_cpu/instruction_unit/pc_m_9" BEL
        "lm32_cpu/instruction_unit/pc_m_8" BEL
        "lm32_cpu/instruction_unit/pc_m_7" BEL
        "lm32_cpu/instruction_unit/pc_m_6" BEL
        "lm32_cpu/instruction_unit/pc_m_5" BEL
        "lm32_cpu/instruction_unit/pc_m_4" BEL
        "lm32_cpu/instruction_unit/pc_m_3" BEL
        "lm32_cpu/instruction_unit/pc_m_2" BEL
        "lm32_cpu/instruction_unit/instruction_d_31" BEL
        "lm32_cpu/instruction_unit/instruction_d_30" BEL
        "lm32_cpu/instruction_unit/instruction_d_29" BEL
        "lm32_cpu/instruction_unit/instruction_d_28" BEL
        "lm32_cpu/instruction_unit/instruction_d_27" BEL
        "lm32_cpu/instruction_unit/instruction_d_26" BEL
        "lm32_cpu/instruction_unit/instruction_d_25" BEL
        "lm32_cpu/instruction_unit/instruction_d_24" BEL
        "lm32_cpu/instruction_unit/instruction_d_23" BEL
        "lm32_cpu/instruction_unit/instruction_d_22" BEL
        "lm32_cpu/instruction_unit/instruction_d_21" BEL
        "lm32_cpu/instruction_unit/instruction_d_20" BEL
        "lm32_cpu/instruction_unit/instruction_d_19" BEL
        "lm32_cpu/instruction_unit/instruction_d_18" BEL
        "lm32_cpu/instruction_unit/instruction_d_17" BEL
        "lm32_cpu/instruction_unit/instruction_d_16" BEL
        "lm32_cpu/instruction_unit/instruction_d_15" BEL
        "lm32_cpu/instruction_unit/instruction_d_14" BEL
        "lm32_cpu/instruction_unit/instruction_d_13" BEL
        "lm32_cpu/instruction_unit/instruction_d_12" BEL
        "lm32_cpu/instruction_unit/instruction_d_11" BEL
        "lm32_cpu/instruction_unit/instruction_d_10" BEL
        "lm32_cpu/instruction_unit/instruction_d_9" BEL
        "lm32_cpu/instruction_unit/instruction_d_8" BEL
        "lm32_cpu/instruction_unit/instruction_d_7" BEL
        "lm32_cpu/instruction_unit/instruction_d_6" BEL
        "lm32_cpu/instruction_unit/instruction_d_5" BEL
        "lm32_cpu/instruction_unit/instruction_d_4" BEL
        "lm32_cpu/instruction_unit/instruction_d_3" BEL
        "lm32_cpu/instruction_unit/instruction_d_2" BEL
        "lm32_cpu/instruction_unit/instruction_d_1" BEL
        "lm32_cpu/instruction_unit/instruction_d_0" BEL
        "lm32_cpu/instruction_unit/pc_x_31" BEL
        "lm32_cpu/instruction_unit/pc_x_30" BEL
        "lm32_cpu/instruction_unit/pc_x_29" BEL
        "lm32_cpu/instruction_unit/pc_x_28" BEL
        "lm32_cpu/instruction_unit/pc_x_27" BEL
        "lm32_cpu/instruction_unit/pc_x_26" BEL
        "lm32_cpu/instruction_unit/pc_x_25" BEL
        "lm32_cpu/instruction_unit/pc_x_24" BEL
        "lm32_cpu/instruction_unit/pc_x_23" BEL
        "lm32_cpu/instruction_unit/pc_x_22" BEL
        "lm32_cpu/instruction_unit/pc_x_21" BEL
        "lm32_cpu/instruction_unit/pc_x_20" BEL
        "lm32_cpu/instruction_unit/pc_x_19" BEL
        "lm32_cpu/instruction_unit/pc_x_18" BEL
        "lm32_cpu/instruction_unit/pc_x_17" BEL
        "lm32_cpu/instruction_unit/pc_x_16" BEL
        "lm32_cpu/instruction_unit/pc_x_15" BEL
        "lm32_cpu/instruction_unit/pc_x_14" BEL
        "lm32_cpu/instruction_unit/pc_x_13" BEL
        "lm32_cpu/instruction_unit/pc_x_12" BEL
        "lm32_cpu/instruction_unit/pc_x_11" BEL
        "lm32_cpu/instruction_unit/pc_x_10" BEL
        "lm32_cpu/instruction_unit/pc_x_9" BEL
        "lm32_cpu/instruction_unit/pc_x_8" BEL
        "lm32_cpu/instruction_unit/pc_x_7" BEL
        "lm32_cpu/instruction_unit/pc_x_6" BEL
        "lm32_cpu/instruction_unit/pc_x_5" BEL
        "lm32_cpu/instruction_unit/pc_x_4" BEL
        "lm32_cpu/instruction_unit/pc_x_3" BEL
        "lm32_cpu/instruction_unit/pc_x_2" BEL
        "lm32_cpu/instruction_unit/pc_d_31" BEL
        "lm32_cpu/instruction_unit/pc_d_30" BEL
        "lm32_cpu/instruction_unit/pc_d_29" BEL
        "lm32_cpu/instruction_unit/pc_d_28" BEL
        "lm32_cpu/instruction_unit/pc_d_27" BEL
        "lm32_cpu/instruction_unit/pc_d_26" BEL
        "lm32_cpu/instruction_unit/pc_d_25" BEL
        "lm32_cpu/instruction_unit/pc_d_24" BEL
        "lm32_cpu/instruction_unit/pc_d_23" BEL
        "lm32_cpu/instruction_unit/pc_d_22" BEL
        "lm32_cpu/instruction_unit/pc_d_21" BEL
        "lm32_cpu/instruction_unit/pc_d_20" BEL
        "lm32_cpu/instruction_unit/pc_d_19" BEL
        "lm32_cpu/instruction_unit/pc_d_18" BEL
        "lm32_cpu/instruction_unit/pc_d_17" BEL
        "lm32_cpu/instruction_unit/pc_d_16" BEL
        "lm32_cpu/instruction_unit/pc_d_15" BEL
        "lm32_cpu/instruction_unit/pc_d_14" BEL
        "lm32_cpu/instruction_unit/pc_d_13" BEL
        "lm32_cpu/instruction_unit/pc_d_12" BEL
        "lm32_cpu/instruction_unit/pc_d_11" BEL
        "lm32_cpu/instruction_unit/pc_d_10" BEL
        "lm32_cpu/instruction_unit/pc_d_9" BEL
        "lm32_cpu/instruction_unit/pc_d_8" BEL
        "lm32_cpu/instruction_unit/pc_d_7" BEL
        "lm32_cpu/instruction_unit/pc_d_6" BEL
        "lm32_cpu/instruction_unit/pc_d_5" BEL
        "lm32_cpu/instruction_unit/pc_d_4" BEL
        "lm32_cpu/instruction_unit/pc_d_3" BEL
        "lm32_cpu/instruction_unit/pc_d_2" BEL
        "lm32_cpu/instruction_unit/wb_data_f_31" BEL
        "lm32_cpu/instruction_unit/wb_data_f_30" BEL
        "lm32_cpu/instruction_unit/wb_data_f_29" BEL
        "lm32_cpu/instruction_unit/wb_data_f_28" BEL
        "lm32_cpu/instruction_unit/wb_data_f_27" BEL
        "lm32_cpu/instruction_unit/wb_data_f_26" BEL
        "lm32_cpu/instruction_unit/wb_data_f_25" BEL
        "lm32_cpu/instruction_unit/wb_data_f_24" BEL
        "lm32_cpu/instruction_unit/wb_data_f_23" BEL
        "lm32_cpu/instruction_unit/wb_data_f_22" BEL
        "lm32_cpu/instruction_unit/wb_data_f_21" BEL
        "lm32_cpu/instruction_unit/wb_data_f_20" BEL
        "lm32_cpu/instruction_unit/wb_data_f_19" BEL
        "lm32_cpu/instruction_unit/wb_data_f_18" BEL
        "lm32_cpu/instruction_unit/wb_data_f_17" BEL
        "lm32_cpu/instruction_unit/wb_data_f_16" BEL
        "lm32_cpu/instruction_unit/wb_data_f_15" BEL
        "lm32_cpu/instruction_unit/wb_data_f_14" BEL
        "lm32_cpu/instruction_unit/wb_data_f_13" BEL
        "lm32_cpu/instruction_unit/wb_data_f_12" BEL
        "lm32_cpu/instruction_unit/wb_data_f_11" BEL
        "lm32_cpu/instruction_unit/wb_data_f_10" BEL
        "lm32_cpu/instruction_unit/wb_data_f_9" BEL
        "lm32_cpu/instruction_unit/wb_data_f_8" BEL
        "lm32_cpu/instruction_unit/wb_data_f_7" BEL
        "lm32_cpu/instruction_unit/wb_data_f_6" BEL
        "lm32_cpu/instruction_unit/wb_data_f_5" BEL
        "lm32_cpu/instruction_unit/wb_data_f_4" BEL
        "lm32_cpu/instruction_unit/wb_data_f_3" BEL
        "lm32_cpu/instruction_unit/wb_data_f_2" BEL
        "lm32_cpu/instruction_unit/wb_data_f_1" BEL
        "lm32_cpu/instruction_unit/wb_data_f_0" BEL
        "lm32_cpu/load_store_unit/d_dat_o_31" BEL
        "lm32_cpu/load_store_unit/d_dat_o_30" BEL
        "lm32_cpu/load_store_unit/d_dat_o_29" BEL
        "lm32_cpu/load_store_unit/d_dat_o_28" BEL
        "lm32_cpu/load_store_unit/d_dat_o_27" BEL
        "lm32_cpu/load_store_unit/d_dat_o_26" BEL
        "lm32_cpu/load_store_unit/d_dat_o_25" BEL
        "lm32_cpu/load_store_unit/d_dat_o_24" BEL
        "lm32_cpu/load_store_unit/d_dat_o_23" BEL
        "lm32_cpu/load_store_unit/d_dat_o_22" BEL
        "lm32_cpu/load_store_unit/d_dat_o_21" BEL
        "lm32_cpu/load_store_unit/d_dat_o_20" BEL
        "lm32_cpu/load_store_unit/d_dat_o_19" BEL
        "lm32_cpu/load_store_unit/d_dat_o_18" BEL
        "lm32_cpu/load_store_unit/d_dat_o_17" BEL
        "lm32_cpu/load_store_unit/d_dat_o_16" BEL
        "lm32_cpu/load_store_unit/d_dat_o_15" BEL
        "lm32_cpu/load_store_unit/d_dat_o_14" BEL
        "lm32_cpu/load_store_unit/d_dat_o_13" BEL
        "lm32_cpu/load_store_unit/d_dat_o_12" BEL
        "lm32_cpu/load_store_unit/d_dat_o_11" BEL
        "lm32_cpu/load_store_unit/d_dat_o_10" BEL
        "lm32_cpu/load_store_unit/d_dat_o_9" BEL
        "lm32_cpu/load_store_unit/d_dat_o_8" BEL
        "lm32_cpu/load_store_unit/d_dat_o_7" BEL
        "lm32_cpu/load_store_unit/d_dat_o_6" BEL
        "lm32_cpu/load_store_unit/d_dat_o_5" BEL
        "lm32_cpu/load_store_unit/d_dat_o_4" BEL
        "lm32_cpu/load_store_unit/d_dat_o_3" BEL
        "lm32_cpu/load_store_unit/d_dat_o_2" BEL
        "lm32_cpu/load_store_unit/d_dat_o_1" BEL
        "lm32_cpu/load_store_unit/d_dat_o_0" BEL
        "lm32_cpu/load_store_unit/store_data_m_7" BEL
        "lm32_cpu/load_store_unit/store_data_m_6" BEL
        "lm32_cpu/load_store_unit/store_data_m_5" BEL
        "lm32_cpu/load_store_unit/store_data_m_4" BEL
        "lm32_cpu/load_store_unit/store_data_m_3" BEL
        "lm32_cpu/load_store_unit/store_data_m_2" BEL
        "lm32_cpu/load_store_unit/store_data_m_1" BEL
        "lm32_cpu/load_store_unit/store_data_m_0" BEL
        "lm32_cpu/load_store_unit/d_sel_o_3" BEL
        "lm32_cpu/load_store_unit/d_sel_o_2" BEL
        "lm32_cpu/load_store_unit/d_sel_o_1" BEL
        "lm32_cpu/load_store_unit/d_sel_o_0" BEL
        "lm32_cpu/load_store_unit/sign_extend_w" BEL
        "lm32_cpu/load_store_unit/data_w_31" BEL
        "lm32_cpu/load_store_unit/data_w_30" BEL
        "lm32_cpu/load_store_unit/data_w_29" BEL
        "lm32_cpu/load_store_unit/data_w_28" BEL
        "lm32_cpu/load_store_unit/data_w_27" BEL
        "lm32_cpu/load_store_unit/data_w_26" BEL
        "lm32_cpu/load_store_unit/data_w_25" BEL
        "lm32_cpu/load_store_unit/data_w_24" BEL
        "lm32_cpu/load_store_unit/data_w_23" BEL
        "lm32_cpu/load_store_unit/data_w_22" BEL
        "lm32_cpu/load_store_unit/data_w_21" BEL
        "lm32_cpu/load_store_unit/data_w_20" BEL
        "lm32_cpu/load_store_unit/data_w_19" BEL
        "lm32_cpu/load_store_unit/data_w_18" BEL
        "lm32_cpu/load_store_unit/data_w_17" BEL
        "lm32_cpu/load_store_unit/data_w_16" BEL
        "lm32_cpu/load_store_unit/data_w_15" BEL
        "lm32_cpu/load_store_unit/data_w_14" BEL
        "lm32_cpu/load_store_unit/data_w_13" BEL
        "lm32_cpu/load_store_unit/data_w_12" BEL
        "lm32_cpu/load_store_unit/data_w_11" BEL
        "lm32_cpu/load_store_unit/data_w_10" BEL
        "lm32_cpu/load_store_unit/data_w_9" BEL
        "lm32_cpu/load_store_unit/data_w_8" BEL
        "lm32_cpu/load_store_unit/data_w_7" BEL
        "lm32_cpu/load_store_unit/data_w_6" BEL
        "lm32_cpu/load_store_unit/data_w_5" BEL
        "lm32_cpu/load_store_unit/data_w_4" BEL
        "lm32_cpu/load_store_unit/data_w_3" BEL
        "lm32_cpu/load_store_unit/data_w_2" BEL
        "lm32_cpu/load_store_unit/data_w_1" BEL
        "lm32_cpu/load_store_unit/data_w_0" BEL
        "lm32_cpu/load_store_unit/size_w_1" BEL
        "lm32_cpu/load_store_unit/size_w_0" BEL
        "lm32_cpu/load_store_unit/sign_extend_m" BEL
        "lm32_cpu/load_store_unit/wb_data_m_31" BEL
        "lm32_cpu/load_store_unit/wb_data_m_30" BEL
        "lm32_cpu/load_store_unit/wb_data_m_29" BEL
        "lm32_cpu/load_store_unit/wb_data_m_28" BEL
        "lm32_cpu/load_store_unit/wb_data_m_27" BEL
        "lm32_cpu/load_store_unit/wb_data_m_26" BEL
        "lm32_cpu/load_store_unit/wb_data_m_25" BEL
        "lm32_cpu/load_store_unit/wb_data_m_24" BEL
        "lm32_cpu/load_store_unit/wb_data_m_23" BEL
        "lm32_cpu/load_store_unit/wb_data_m_22" BEL
        "lm32_cpu/load_store_unit/wb_data_m_21" BEL
        "lm32_cpu/load_store_unit/wb_data_m_20" BEL
        "lm32_cpu/load_store_unit/wb_data_m_19" BEL
        "lm32_cpu/load_store_unit/wb_data_m_18" BEL
        "lm32_cpu/load_store_unit/wb_data_m_17" BEL
        "lm32_cpu/load_store_unit/wb_data_m_16" BEL
        "lm32_cpu/load_store_unit/wb_data_m_15" BEL
        "lm32_cpu/load_store_unit/wb_data_m_14" BEL
        "lm32_cpu/load_store_unit/wb_data_m_13" BEL
        "lm32_cpu/load_store_unit/wb_data_m_12" BEL
        "lm32_cpu/load_store_unit/wb_data_m_11" BEL
        "lm32_cpu/load_store_unit/wb_data_m_10" BEL
        "lm32_cpu/load_store_unit/wb_data_m_9" BEL
        "lm32_cpu/load_store_unit/wb_data_m_8" BEL
        "lm32_cpu/load_store_unit/wb_data_m_7" BEL
        "lm32_cpu/load_store_unit/wb_data_m_6" BEL
        "lm32_cpu/load_store_unit/wb_data_m_5" BEL
        "lm32_cpu/load_store_unit/wb_data_m_4" BEL
        "lm32_cpu/load_store_unit/wb_data_m_3" BEL
        "lm32_cpu/load_store_unit/wb_data_m_2" BEL
        "lm32_cpu/load_store_unit/wb_data_m_1" BEL
        "lm32_cpu/load_store_unit/wb_data_m_0" BEL
        "lm32_cpu/load_store_unit/d_adr_o_31" BEL
        "lm32_cpu/load_store_unit/d_adr_o_30" BEL
        "lm32_cpu/load_store_unit/d_adr_o_29" BEL
        "lm32_cpu/load_store_unit/d_adr_o_28" BEL
        "lm32_cpu/load_store_unit/d_adr_o_27" BEL
        "lm32_cpu/load_store_unit/d_adr_o_26" BEL
        "lm32_cpu/load_store_unit/d_adr_o_25" BEL
        "lm32_cpu/load_store_unit/d_adr_o_24" BEL
        "lm32_cpu/load_store_unit/d_adr_o_23" BEL
        "lm32_cpu/load_store_unit/d_adr_o_22" BEL
        "lm32_cpu/load_store_unit/d_adr_o_21" BEL
        "lm32_cpu/load_store_unit/d_adr_o_20" BEL
        "lm32_cpu/load_store_unit/d_adr_o_19" BEL
        "lm32_cpu/load_store_unit/d_adr_o_18" BEL
        "lm32_cpu/load_store_unit/d_adr_o_17" BEL
        "lm32_cpu/load_store_unit/d_adr_o_16" BEL
        "lm32_cpu/load_store_unit/d_adr_o_15" BEL
        "lm32_cpu/load_store_unit/d_adr_o_14" BEL
        "lm32_cpu/load_store_unit/d_adr_o_13" BEL
        "lm32_cpu/load_store_unit/d_adr_o_12" BEL
        "lm32_cpu/load_store_unit/d_adr_o_11" BEL
        "lm32_cpu/load_store_unit/d_adr_o_10" BEL
        "lm32_cpu/load_store_unit/d_adr_o_9" BEL
        "lm32_cpu/load_store_unit/d_adr_o_8" BEL
        "lm32_cpu/load_store_unit/d_adr_o_7" BEL
        "lm32_cpu/load_store_unit/d_adr_o_6" BEL
        "lm32_cpu/load_store_unit/d_adr_o_5" BEL
        "lm32_cpu/load_store_unit/d_adr_o_4" BEL
        "lm32_cpu/load_store_unit/d_adr_o_3" BEL
        "lm32_cpu/load_store_unit/d_adr_o_2" BEL
        "lm32_cpu/load_store_unit/size_m_1" BEL
        "lm32_cpu/load_store_unit/size_m_0" BEL
        "lm32_cpu/mc_arithmetic/state_FSM_FFd2" BEL
        "lm32_cpu/mc_arithmetic/state_FSM_FFd3" BEL
        "lm32_cpu/mc_arithmetic/state_FSM_FFd1" BEL
        "lm32_cpu/mc_arithmetic/result_x_31" BEL
        "lm32_cpu/mc_arithmetic/result_x_30" BEL
        "lm32_cpu/mc_arithmetic/result_x_29" BEL
        "lm32_cpu/mc_arithmetic/result_x_28" BEL
        "lm32_cpu/mc_arithmetic/result_x_27" BEL
        "lm32_cpu/mc_arithmetic/result_x_26" BEL
        "lm32_cpu/mc_arithmetic/result_x_25" BEL
        "lm32_cpu/mc_arithmetic/result_x_24" BEL
        "lm32_cpu/mc_arithmetic/result_x_23" BEL
        "lm32_cpu/mc_arithmetic/result_x_22" BEL
        "lm32_cpu/mc_arithmetic/result_x_21" BEL
        "lm32_cpu/mc_arithmetic/result_x_20" BEL
        "lm32_cpu/mc_arithmetic/result_x_19" BEL
        "lm32_cpu/mc_arithmetic/result_x_18" BEL
        "lm32_cpu/mc_arithmetic/result_x_17" BEL
        "lm32_cpu/mc_arithmetic/result_x_16" BEL
        "lm32_cpu/mc_arithmetic/result_x_15" BEL
        "lm32_cpu/mc_arithmetic/result_x_14" BEL
        "lm32_cpu/mc_arithmetic/result_x_13" BEL
        "lm32_cpu/mc_arithmetic/result_x_12" BEL
        "lm32_cpu/mc_arithmetic/result_x_11" BEL
        "lm32_cpu/mc_arithmetic/result_x_10" BEL
        "lm32_cpu/mc_arithmetic/result_x_9" BEL
        "lm32_cpu/mc_arithmetic/result_x_8" BEL
        "lm32_cpu/mc_arithmetic/result_x_7" BEL
        "lm32_cpu/mc_arithmetic/result_x_6" BEL
        "lm32_cpu/mc_arithmetic/result_x_5" BEL
        "lm32_cpu/mc_arithmetic/result_x_4" BEL
        "lm32_cpu/mc_arithmetic/result_x_3" BEL
        "lm32_cpu/mc_arithmetic/result_x_2" BEL
        "lm32_cpu/mc_arithmetic/result_x_1" BEL
        "lm32_cpu/mc_arithmetic/result_x_0" BEL "lm32_cpu/mc_arithmetic/p_31"
        BEL "lm32_cpu/mc_arithmetic/p_30" BEL "lm32_cpu/mc_arithmetic/p_29"
        BEL "lm32_cpu/mc_arithmetic/p_28" BEL "lm32_cpu/mc_arithmetic/p_27"
        BEL "lm32_cpu/mc_arithmetic/p_26" BEL "lm32_cpu/mc_arithmetic/p_25"
        BEL "lm32_cpu/mc_arithmetic/p_24" BEL "lm32_cpu/mc_arithmetic/p_23"
        BEL "lm32_cpu/mc_arithmetic/p_22" BEL "lm32_cpu/mc_arithmetic/p_21"
        BEL "lm32_cpu/mc_arithmetic/p_20" BEL "lm32_cpu/mc_arithmetic/p_19"
        BEL "lm32_cpu/mc_arithmetic/p_18" BEL "lm32_cpu/mc_arithmetic/p_17"
        BEL "lm32_cpu/mc_arithmetic/p_16" BEL "lm32_cpu/mc_arithmetic/p_15"
        BEL "lm32_cpu/mc_arithmetic/p_14" BEL "lm32_cpu/mc_arithmetic/p_13"
        BEL "lm32_cpu/mc_arithmetic/p_12" BEL "lm32_cpu/mc_arithmetic/p_11"
        BEL "lm32_cpu/mc_arithmetic/p_10" BEL "lm32_cpu/mc_arithmetic/p_9" BEL
        "lm32_cpu/mc_arithmetic/p_8" BEL "lm32_cpu/mc_arithmetic/p_7" BEL
        "lm32_cpu/mc_arithmetic/p_6" BEL "lm32_cpu/mc_arithmetic/p_5" BEL
        "lm32_cpu/mc_arithmetic/p_4" BEL "lm32_cpu/mc_arithmetic/p_3" BEL
        "lm32_cpu/mc_arithmetic/p_2" BEL "lm32_cpu/mc_arithmetic/p_1" BEL
        "lm32_cpu/mc_arithmetic/p_0" BEL "lm32_cpu/mc_arithmetic/cycles_5" BEL
        "lm32_cpu/mc_arithmetic/cycles_4" BEL
        "lm32_cpu/mc_arithmetic/cycles_3" BEL
        "lm32_cpu/mc_arithmetic/cycles_2" BEL
        "lm32_cpu/mc_arithmetic/cycles_1" BEL
        "lm32_cpu/mc_arithmetic/cycles_0" BEL "lm32_cpu/mc_arithmetic/b_31"
        BEL "lm32_cpu/mc_arithmetic/b_30" BEL "lm32_cpu/mc_arithmetic/b_29"
        BEL "lm32_cpu/mc_arithmetic/b_28" BEL "lm32_cpu/mc_arithmetic/b_27"
        BEL "lm32_cpu/mc_arithmetic/b_26" BEL "lm32_cpu/mc_arithmetic/b_25"
        BEL "lm32_cpu/mc_arithmetic/b_24" BEL "lm32_cpu/mc_arithmetic/b_23"
        BEL "lm32_cpu/mc_arithmetic/b_22" BEL "lm32_cpu/mc_arithmetic/b_21"
        BEL "lm32_cpu/mc_arithmetic/b_20" BEL "lm32_cpu/mc_arithmetic/b_19"
        BEL "lm32_cpu/mc_arithmetic/b_18" BEL "lm32_cpu/mc_arithmetic/b_17"
        BEL "lm32_cpu/mc_arithmetic/b_16" BEL "lm32_cpu/mc_arithmetic/b_15"
        BEL "lm32_cpu/mc_arithmetic/b_14" BEL "lm32_cpu/mc_arithmetic/b_13"
        BEL "lm32_cpu/mc_arithmetic/b_12" BEL "lm32_cpu/mc_arithmetic/b_11"
        BEL "lm32_cpu/mc_arithmetic/b_10" BEL "lm32_cpu/mc_arithmetic/b_9" BEL
        "lm32_cpu/mc_arithmetic/b_8" BEL "lm32_cpu/mc_arithmetic/b_7" BEL
        "lm32_cpu/mc_arithmetic/b_6" BEL "lm32_cpu/mc_arithmetic/b_5" BEL
        "lm32_cpu/mc_arithmetic/b_4" BEL "lm32_cpu/mc_arithmetic/b_3" BEL
        "lm32_cpu/mc_arithmetic/b_2" BEL "lm32_cpu/mc_arithmetic/b_1" BEL
        "lm32_cpu/mc_arithmetic/b_0" BEL "lm32_cpu/mc_arithmetic/a_31" BEL
        "lm32_cpu/mc_arithmetic/a_30" BEL "lm32_cpu/mc_arithmetic/a_29" BEL
        "lm32_cpu/mc_arithmetic/a_28" BEL "lm32_cpu/mc_arithmetic/a_27" BEL
        "lm32_cpu/mc_arithmetic/a_26" BEL "lm32_cpu/mc_arithmetic/a_25" BEL
        "lm32_cpu/mc_arithmetic/a_24" BEL "lm32_cpu/mc_arithmetic/a_23" BEL
        "lm32_cpu/mc_arithmetic/a_22" BEL "lm32_cpu/mc_arithmetic/a_21" BEL
        "lm32_cpu/mc_arithmetic/a_20" BEL "lm32_cpu/mc_arithmetic/a_19" BEL
        "lm32_cpu/mc_arithmetic/a_18" BEL "lm32_cpu/mc_arithmetic/a_17" BEL
        "lm32_cpu/mc_arithmetic/a_16" BEL "lm32_cpu/mc_arithmetic/a_15" BEL
        "lm32_cpu/mc_arithmetic/a_14" BEL "lm32_cpu/mc_arithmetic/a_13" BEL
        "lm32_cpu/mc_arithmetic/a_12" BEL "lm32_cpu/mc_arithmetic/a_11" BEL
        "lm32_cpu/mc_arithmetic/a_10" BEL "lm32_cpu/mc_arithmetic/a_9" BEL
        "lm32_cpu/mc_arithmetic/a_8" BEL "lm32_cpu/mc_arithmetic/a_7" BEL
        "lm32_cpu/mc_arithmetic/a_6" BEL "lm32_cpu/mc_arithmetic/a_5" BEL
        "lm32_cpu/mc_arithmetic/a_4" BEL "lm32_cpu/mc_arithmetic/a_3" BEL
        "lm32_cpu/mc_arithmetic/a_2" BEL "lm32_cpu/mc_arithmetic/a_1" BEL
        "lm32_cpu/mc_arithmetic/a_0" BEL
        "lm32_cpu/mc_arithmetic/divide_by_zero_x" BEL
        "basesoc_sdram_cmd_payload_ras" BEL "basesoc_zero_pending" BEL
        "opsis_i2c_data_drv" BEL "suart_tx_busy" BEL "suart_tx_pending" BEL
        "suart_rx_busy" BEL "suart_rx_fifo_readable" BEL "suart_rx_pending"
        BEL "spiflash_bus_ack" BEL "spiflash_dq_oe" BEL "spiflash_cs_n" BEL
        "basesoc_sdram_bankmachine0_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine0_trccon_ready" BEL
        "basesoc_sdram_bankmachine0_trascon_ready" BEL
        "basesoc_sdram_bankmachine1_trccon_ready" BEL
        "basesoc_sdram_bankmachine1_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine1_trascon_ready" BEL
        "basesoc_sdram_bankmachine2_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine2_trccon_ready" BEL
        "basesoc_sdram_bankmachine3_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine2_trascon_ready" BEL
        "basesoc_sdram_bankmachine3_trccon_ready" BEL
        "basesoc_sdram_bankmachine3_trascon_ready" BEL
        "basesoc_sdram_bankmachine4_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine4_trccon_ready" BEL
        "basesoc_sdram_bankmachine4_trascon_ready" BEL
        "basesoc_sdram_bankmachine5_trascon_ready" BEL
        "basesoc_sdram_bankmachine5_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine5_trccon_ready" BEL
        "basesoc_sdram_bankmachine6_trccon_ready" BEL
        "basesoc_sdram_bankmachine6_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine6_trascon_ready" BEL
        "basesoc_sdram_bankmachine7_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine7_trccon_ready" BEL
        "basesoc_sdram_twtrcon_ready" BEL
        "basesoc_sdram_bankmachine7_trascon_ready" BEL
        "basesoc_sdram_trrdcon_ready" BEL "basesoc_grant" BEL
        "suart_tx_fifo_readable" BEL "opsis_i2c_sda_drv_reg" BEL "suart_tx"
        BEL "basesoc_sdram_bankmachine0_row_opened" BEL
        "basesoc_sdram_bankmachine1_row_opened" BEL
        "basesoc_sdram_bankmachine2_row_opened" BEL
        "basesoc_sdram_bankmachine3_row_opened" BEL
        "basesoc_sdram_bankmachine4_row_opened" BEL
        "basesoc_sdram_bankmachine5_row_opened" BEL
        "basesoc_sdram_bankmachine6_row_opened" BEL
        "basesoc_sdram_bankmachine7_row_opened" BEL
        "basesoc_sdram_bankmachine0_trccon_count_0" BEL
        "basesoc_sdram_bankmachine0_trccon_count_1" BEL
        "basesoc_sdram_bankmachine1_trccon_count_0" BEL
        "basesoc_sdram_bankmachine1_trccon_count_1" BEL
        "basesoc_sdram_bankmachine3_trccon_count_0" BEL
        "basesoc_sdram_bankmachine3_trccon_count_1" BEL
        "basesoc_sdram_bankmachine2_trccon_count_0" BEL
        "basesoc_sdram_bankmachine2_trccon_count_1" BEL
        "basesoc_sdram_bankmachine5_trccon_count_0" BEL
        "basesoc_sdram_bankmachine5_trccon_count_1" BEL
        "basesoc_sdram_bankmachine4_trccon_count_0" BEL
        "basesoc_sdram_bankmachine4_trccon_count_1" BEL
        "basesoc_sdram_bankmachine6_trccon_count_0" BEL
        "basesoc_sdram_bankmachine6_trccon_count_1" BEL
        "basesoc_sdram_trrdcon_count" BEL
        "basesoc_sdram_bankmachine7_trccon_count_0" BEL
        "basesoc_sdram_bankmachine7_trccon_count_1" BEL
        "basesoc_sdram_time1_0" BEL "basesoc_sdram_time1_1" BEL
        "basesoc_sdram_time1_2" BEL "basesoc_sdram_time1_3" BEL
        "basesoc_sdram_time0_0" BEL "basesoc_sdram_time0_1" BEL
        "basesoc_sdram_time0_2" BEL "basesoc_sdram_time0_3" BEL
        "basesoc_sdram_time0_4" BEL "lm32_cpu/write_enable_m" BEL
        "lm32_cpu/valid_f" BEL "lm32_cpu/instruction_unit/i_cyc_o" BEL
        "lm32_cpu/load_store_unit/stall_wb_load" BEL
        "lm32_cpu/load_store_unit/d_we_o" BEL
        "lm32_cpu/load_store_unit/d_stb_o" BEL
        "lm32_cpu/load_store_unit/wb_select_m" BEL "spiflash_clk" BEL
        "basesoc_bus_wishbone_ack" BEL "opsis_i2c_fx2_reset_storage_full" BEL
        "opsisi2c_storage_full" BEL "basesoc_en_storage_full" BEL
        "spiflash_bitbang_en_storage_full" BEL
        "basesoc_eventmanager_storage_full" BEL "opsis_i2c_is_read" BEL
        "opsis_i2c_data_bit" BEL "lm32_cpu/valid_d" BEL "lm32_cpu/valid_x" BEL
        "lm32_cpu/interrupt_unit/ie" BEL "lm32_cpu/interrupt_unit/eie" BEL
        "lm32_cpu/load_store_unit/wb_load_complete" BEL
        "lm32_cpu/mc_arithmetic/sign_extend_x" BEL "basesoc_sram_bus_ack" BEL
        "opsis_i2c_slave_addr_re" BEL "basesoc_interface_we" BEL
        "basesoc_csrbankarray_csrbank4_sel<13>1_FRB" BEL
        "Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2139_OUT1031_FRB"
        BEL "basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re11_FRB" BEL
        "_n1111411_FRB" BEL
        "basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re11_FRB" BEL
        "_n110261_FRB" BEL "lm32_cpu/w_result_sel_load_m_BRB0" BEL
        "lm32_cpu/w_result_sel_load_m_BRB1" BEL
        "lm32_cpu/branch_predict_x_BRB0" BEL "lm32_cpu/branch_predict_x_BRB1"
        BEL "lm32_cpu/load_store_unit/byte_enable_m_3_BRB0" BEL
        "lm32_cpu/load_store_unit/byte_enable_m_3_BRB1" BEL
        "lm32_cpu/load_store_unit/byte_enable_m_3_BRB2" BEL
        "lm32_cpu/load_store_unit/byte_enable_m_3_BRB3" BEL
        "lm32_cpu/load_store_unit/byte_enable_m_1_BRB1" BEL
        "new_master_wdata_ready0_BRB0" BEL "new_master_wdata_ready0_BRB1" BEL
        "new_master_wdata_ready0_BRB2" BEL "new_master_wdata_ready0_BRB3" BEL
        "new_master_wdata_ready0_BRB4" BEL "new_master_wdata_ready0_BRB5" BEL
        "lm32_cpu/branch_x_BRB0" BEL "lm32_cpu/branch_x_BRB1" BEL
        "lm32_cpu/branch_x_BRB2" BEL "lm32_cpu/branch_x_BRB3" BEL
        "lm32_cpu/branch_x_BRB4" BEL
        "lm32_cpu/load_store_unit/store_data_m_15_BRB2" BEL
        "lm32_cpu/load_store_unit/store_data_m_14_BRB2" BEL
        "lm32_cpu/load_store_unit/store_data_m_13_BRB2" BEL
        "lm32_cpu/load_store_unit/store_data_m_12_BRB2" BEL
        "lm32_cpu/load_store_unit/store_data_m_11_BRB2" BEL
        "lm32_cpu/load_store_unit/store_data_m_10_BRB2" BEL
        "lm32_cpu/load_store_unit/store_data_m_9_BRB2" BEL
        "lm32_cpu/load_store_unit/store_data_m_8_BRB2" BEL
        "lm32_cpu/load_store_unit/store_data_m_23_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_22_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_21_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_20_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_19_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_18_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_17_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_16_BRB3" BEL
        "lm32_cpu/m_result_sel_compare_x_BRB4" BEL
        "lm32_cpu/load_store_unit/store_data_m_31_BRB2" BEL
        "lm32_cpu/load_store_unit/store_data_m_31_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_30_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_29_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_28_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_27_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_26_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_25_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_24_BRB3" BEL
        "lm32_cpu/m_bypass_enable_x_BRB2" BEL
        "lm32_cpu/m_bypass_enable_x_BRB5" BEL "new_master_rdata_valid1_BRB0"
        BEL "new_master_rdata_valid2_BRB0" BEL "new_master_rdata_valid3_BRB0"
        BEL "new_master_rdata_valid3_BRB1" BEL "new_master_rdata_valid3_BRB2"
        BEL "new_master_rdata_valid3_BRB3" BEL "new_master_rdata_valid3_BRB4"
        BEL "new_master_rdata_valid3_BRB5" BEL "new_master_rdata_valid2_BRB6"
        BEL "new_master_rdata_valid2_BRB7" BEL "new_master_rdata_valid2_BRB8"
        BEL "new_master_rdata_valid2_BRB9" BEL "FDPE" BEL "FDPE_1" BEL
        "FDPE_2" BEL "FDPE_3" BEL "basesoc_sdram_storage_full_0_1" BEL
        "basesoc_interface_adr_5_1" BEL
        "basesoc_csrbankarray_csrbank4_sel<13>1_FRB_1" BEL
        "basesoc_interface_adr_0_1" BEL "basesoc_interface_adr_1_1" BEL
        "basesoc_interface_adr_2_1" BEL "basesoc_interface_adr_3_1" BEL
        "basesoc_sdram_storage_full_0_2" BEL "basesoc_sdram_storage_full_0_3"
        BEL "basesoc_sdram_storage_full_0_4" BEL
        "basesoc_sdram_storage_full_0_5" BEL "basesoc_interface_adr_5_2" BEL
        "basesoc_interface_we_1" BEL
        "basesoc_csrbankarray_csrbank4_sel<13>1_FRB_2" PIN
        "Mram_tag_mem_pins<9>" PIN "Mram_mem_11_pins<9>" PIN
        "Mram_mem_12_pins<9>" PIN "Mram_mem_13_pins<9>" PIN
        "Mram_mem_14_pins<9>" PIN "Mram_mem_15_pins<9>" PIN
        "Mram_mem_16_pins<9>" PIN "Mram_mem_17_pins<9>" PIN
        "Mram_mem_18_pins<9>" PIN "Mram_mem_19_pins<9>" PIN
        "Mram_mem_110_pins<9>" PIN "Mram_mem_111_pins<9>" PIN
        "Mram_mem_112_pins<9>" PIN "Mram_mem_113_pins<9>" PIN
        "Mram_mem_114_pins<9>" PIN "Mram_mem_115_pins<9>" PIN
        "Mram_mem_116_pins<9>" PIN "Mram_data_mem1_pins<9>" PIN
        "Mram_data_mem2_pins<9>" PIN "Mram_data_mem3_pins<9>" PIN
        "Mram_data_mem4_pins<9>" PIN "Mram_mem16_pins<13>" PIN
        "Mram_mem15_pins<13>" PIN "Mram_mem14_pins<13>" PIN
        "Mram_mem13_pins<13>" PIN "Mram_mem12_pins<13>" PIN
        "Mram_mem11_pins<13>" PIN "Mram_mem10_pins<13>" PIN
        "Mram_mem9_pins<13>" PIN "Mram_mem8_pins<13>" PIN "Mram_mem7_pins<13>"
        PIN "Mram_mem6_pins<13>" PIN "Mram_mem5_pins<13>" PIN
        "Mram_mem4_pins<13>" PIN "Mram_mem3_pins<13>" PIN "Mram_mem2_pins<13>"
        PIN "Mram_mem1_pins<13>" BEL "Mshreg_new_master_rdata_valid2_BRB4" BEL
        "new_master_rdata_valid2_BRB4" BEL
        "Mshreg_new_master_rdata_valid2_BRB10" BEL
        "new_master_rdata_valid2_BRB10" BEL
        "Mshreg_new_master_rdata_valid2_BRB11" BEL
        "new_master_rdata_valid2_BRB11" BEL
        "Mshreg_new_master_rdata_valid2_BRB12" BEL
        "new_master_rdata_valid2_BRB12" BEL
        "Mshreg_new_master_rdata_valid2_BRB13" BEL
        "new_master_rdata_valid2_BRB13" BEL
        "Mshreg_new_master_rdata_valid2_BRB14" BEL
        "new_master_rdata_valid2_BRB14" BEL
        "Mshreg_new_master_rdata_valid2_BRB1" BEL
        "new_master_rdata_valid2_BRB1" BEL
        "Mshreg_new_master_rdata_valid2_BRB15" BEL
        "new_master_rdata_valid2_BRB15" BEL
        "Mshreg_new_master_rdata_valid2_BRB16" BEL
        "new_master_rdata_valid2_BRB16" BEL
        "Mshreg_new_master_rdata_valid2_BRB17" BEL
        "new_master_rdata_valid2_BRB17" BEL
        "Mshreg_new_master_rdata_valid2_BRB18" BEL
        "new_master_rdata_valid2_BRB18" BEL
        "Mshreg_new_master_rdata_valid2_BRB19" BEL
        "new_master_rdata_valid2_BRB19" BEL
        "Mshreg_new_master_rdata_valid2_BRB2" BEL
        "new_master_rdata_valid2_BRB2" BEL
        "Mshreg_new_master_rdata_valid2_BRB20" BEL
        "new_master_rdata_valid2_BRB20" BEL
        "Mshreg_new_master_rdata_valid2_BRB21" BEL
        "new_master_rdata_valid2_BRB21" BEL
        "Mshreg_new_master_rdata_valid2_BRB22" BEL
        "new_master_rdata_valid2_BRB22" BEL
        "Mshreg_new_master_rdata_valid2_BRB23" BEL
        "new_master_rdata_valid2_BRB23" BEL
        "Mshreg_new_master_rdata_valid2_BRB24" BEL
        "new_master_rdata_valid2_BRB24" BEL
        "Mshreg_new_master_rdata_valid2_BRB3" BEL
        "new_master_rdata_valid2_BRB3" BEL
        "Mshreg_new_master_rdata_valid2_BRB25" BEL
        "new_master_rdata_valid2_BRB25" BEL
        "Mshreg_new_master_rdata_valid2_BRB26" BEL
        "new_master_rdata_valid2_BRB26" BEL
        "Mshreg_new_master_rdata_valid2_BRB27" BEL
        "new_master_rdata_valid2_BRB27" BEL
        "Mshreg_new_master_rdata_valid2_BRB28" BEL
        "new_master_rdata_valid2_BRB28" BEL
        "Mshreg_new_master_rdata_valid2_BRB29" BEL
        "new_master_rdata_valid2_BRB29" BEL
        "Mshreg_new_master_rdata_valid1_BRB5" BEL
        "new_master_rdata_valid1_BRB5" BEL
        "Mshreg_new_master_rdata_valid1_BRB30" BEL
        "new_master_rdata_valid1_BRB30" BEL
        "Mshreg_new_master_rdata_valid1_BRB31" BEL
        "new_master_rdata_valid1_BRB31" BEL
        "Mshreg_new_master_rdata_valid1_BRB32" BEL
        "new_master_rdata_valid1_BRB32" BEL
        "Mshreg_new_master_rdata_valid1_BRB33" BEL
        "new_master_rdata_valid1_BRB33" BEL
        "Mshreg_new_master_rdata_valid1_BRB34" BEL
        "new_master_rdata_valid1_BRB34" BEL
        "Mshreg_new_master_rdata_valid1_BRB6" BEL
        "new_master_rdata_valid1_BRB6" BEL
        "Mshreg_new_master_rdata_valid1_BRB35" BEL
        "new_master_rdata_valid1_BRB35" BEL
        "Mshreg_new_master_rdata_valid1_BRB36" BEL
        "new_master_rdata_valid1_BRB36" BEL
        "Mshreg_new_master_rdata_valid1_BRB37" BEL
        "new_master_rdata_valid1_BRB37" BEL
        "Mshreg_new_master_rdata_valid1_BRB38" BEL
        "new_master_rdata_valid1_BRB38" BEL
        "Mshreg_new_master_rdata_valid1_BRB39" BEL
        "new_master_rdata_valid1_BRB39" BEL
        "Mshreg_new_master_rdata_valid1_BRB7" BEL
        "new_master_rdata_valid1_BRB7" BEL
        "Mshreg_new_master_rdata_valid1_BRB40" BEL
        "new_master_rdata_valid1_BRB40" BEL
        "Mshreg_new_master_rdata_valid1_BRB41" BEL
        "new_master_rdata_valid1_BRB41" BEL
        "Mshreg_new_master_rdata_valid1_BRB42" BEL
        "new_master_rdata_valid1_BRB42" BEL
        "Mshreg_new_master_rdata_valid1_BRB43" BEL
        "new_master_rdata_valid1_BRB43" BEL
        "Mshreg_new_master_rdata_valid1_BRB44" BEL
        "new_master_rdata_valid1_BRB44" BEL
        "Mshreg_new_master_rdata_valid1_BRB8" BEL
        "new_master_rdata_valid1_BRB8" BEL
        "Mshreg_new_master_rdata_valid1_BRB45" BEL
        "new_master_rdata_valid1_BRB45" BEL
        "Mshreg_new_master_rdata_valid1_BRB46" BEL
        "new_master_rdata_valid1_BRB46" BEL
        "Mshreg_new_master_rdata_valid1_BRB47" BEL
        "new_master_rdata_valid1_BRB47" BEL
        "Mshreg_new_master_rdata_valid1_BRB48" BEL
        "new_master_rdata_valid1_BRB48" BEL
        "Mshreg_new_master_rdata_valid1_BRB49" BEL
        "new_master_rdata_valid1_BRB49" BEL "Mram_storage1/SP" BEL
        "Mram_storage1/DP" BEL "Mram_storage2/SP" BEL "Mram_storage2/DP" BEL
        "Mram_storage3/SP" BEL "Mram_storage3/DP" BEL "Mram_storage4/SP" BEL
        "Mram_storage4/DP" BEL "Mram_storage5/SP" BEL "Mram_storage5/DP" BEL
        "Mram_storage6/SP" BEL "Mram_storage6/DP" BEL "Mram_storage7/SP" BEL
        "Mram_storage7/DP" BEL "Mram_storage8/SP" BEL "Mram_storage8/DP" BEL
        "Mram_storage_11/SP" BEL "Mram_storage_11/DP" BEL "Mram_storage_12/SP"
        BEL "Mram_storage_12/DP" BEL "Mram_storage_13/SP" BEL
        "Mram_storage_13/DP" BEL "Mram_storage_14/SP" BEL "Mram_storage_14/DP"
        BEL "Mram_storage_15/SP" BEL "Mram_storage_15/DP" BEL
        "Mram_storage_16/SP" BEL "Mram_storage_16/DP" BEL "Mram_storage_17/SP"
        BEL "Mram_storage_17/DP" BEL "Mram_storage_18/SP" BEL
        "Mram_storage_18/DP" BEL "lm32_cpu/Mram_registers141/SP" BEL
        "lm32_cpu/Mram_registers141/DP" BEL "lm32_cpu/Mram_registers140/SP"
        BEL "lm32_cpu/Mram_registers140/DP" BEL
        "lm32_cpu/Mram_registers138/SP" BEL "lm32_cpu/Mram_registers138/DP"
        BEL "lm32_cpu/Mram_registers137/SP" BEL
        "lm32_cpu/Mram_registers137/DP" BEL "lm32_cpu/Mram_registers139/SP"
        BEL "lm32_cpu/Mram_registers139/DP" BEL
        "lm32_cpu/Mram_registers135/SP" BEL "lm32_cpu/Mram_registers135/DP"
        BEL "lm32_cpu/Mram_registers134/SP" BEL
        "lm32_cpu/Mram_registers134/DP" BEL "lm32_cpu/Mram_registers136/SP"
        BEL "lm32_cpu/Mram_registers136/DP" BEL
        "lm32_cpu/Mram_registers132/SP" BEL "lm32_cpu/Mram_registers132/DP"
        BEL "lm32_cpu/Mram_registers131/SP" BEL
        "lm32_cpu/Mram_registers131/DP" BEL "lm32_cpu/Mram_registers133/SP"
        BEL "lm32_cpu/Mram_registers133/DP" BEL
        "lm32_cpu/Mram_registers130/SP" BEL "lm32_cpu/Mram_registers130/DP"
        BEL "lm32_cpu/Mram_registers129/SP" BEL
        "lm32_cpu/Mram_registers129/DP" BEL "lm32_cpu/Mram_registers127/SP"
        BEL "lm32_cpu/Mram_registers127/DP" BEL
        "lm32_cpu/Mram_registers126/SP" BEL "lm32_cpu/Mram_registers126/DP"
        BEL "lm32_cpu/Mram_registers128/SP" BEL
        "lm32_cpu/Mram_registers128/DP" BEL "lm32_cpu/Mram_registers124/SP"
        BEL "lm32_cpu/Mram_registers124/DP" BEL
        "lm32_cpu/Mram_registers123/SP" BEL "lm32_cpu/Mram_registers123/DP"
        BEL "lm32_cpu/Mram_registers125/SP" BEL
        "lm32_cpu/Mram_registers125/DP" BEL "lm32_cpu/Mram_registers121/SP"
        BEL "lm32_cpu/Mram_registers121/DP" BEL
        "lm32_cpu/Mram_registers120/SP" BEL "lm32_cpu/Mram_registers120/DP"
        BEL "lm32_cpu/Mram_registers122/SP" BEL
        "lm32_cpu/Mram_registers122/DP" BEL "lm32_cpu/Mram_registers119/SP"
        BEL "lm32_cpu/Mram_registers119/DP" BEL
        "lm32_cpu/Mram_registers118/SP" BEL "lm32_cpu/Mram_registers118/DP"
        BEL "lm32_cpu/Mram_registers116/SP" BEL
        "lm32_cpu/Mram_registers116/DP" BEL "lm32_cpu/Mram_registers115/SP"
        BEL "lm32_cpu/Mram_registers115/DP" BEL
        "lm32_cpu/Mram_registers117/SP" BEL "lm32_cpu/Mram_registers117/DP"
        BEL "lm32_cpu/Mram_registers113/SP" BEL
        "lm32_cpu/Mram_registers113/DP" BEL "lm32_cpu/Mram_registers112/SP"
        BEL "lm32_cpu/Mram_registers112/DP" BEL
        "lm32_cpu/Mram_registers114/SP" BEL "lm32_cpu/Mram_registers114/DP"
        BEL "lm32_cpu/Mram_registers110/SP" BEL
        "lm32_cpu/Mram_registers110/DP" BEL "lm32_cpu/Mram_registers33/SP" BEL
        "lm32_cpu/Mram_registers33/DP" BEL "lm32_cpu/Mram_registers111/SP" BEL
        "lm32_cpu/Mram_registers111/DP" BEL "lm32_cpu/Mram_registers31/SP" BEL
        "lm32_cpu/Mram_registers31/DP" BEL "lm32_cpu/Mram_registers30/SP" BEL
        "lm32_cpu/Mram_registers30/DP" BEL "lm32_cpu/Mram_registers32/SP" BEL
        "lm32_cpu/Mram_registers32/DP" BEL "lm32_cpu/Mram_registers28/SP" BEL
        "lm32_cpu/Mram_registers28/DP" BEL "lm32_cpu/Mram_registers27/SP" BEL
        "lm32_cpu/Mram_registers27/DP" BEL "lm32_cpu/Mram_registers29/SP" BEL
        "lm32_cpu/Mram_registers29/DP" BEL "lm32_cpu/Mram_registers25/SP" BEL
        "lm32_cpu/Mram_registers25/DP" BEL "lm32_cpu/Mram_registers24/SP" BEL
        "lm32_cpu/Mram_registers24/DP" BEL "lm32_cpu/Mram_registers26/SP" BEL
        "lm32_cpu/Mram_registers26/DP" BEL "lm32_cpu/Mram_registers22/SP" BEL
        "lm32_cpu/Mram_registers22/DP" BEL "lm32_cpu/Mram_registers21/SP" BEL
        "lm32_cpu/Mram_registers21/DP" BEL "lm32_cpu/Mram_registers23/SP" BEL
        "lm32_cpu/Mram_registers23/DP" BEL "lm32_cpu/Mram_registers20/SP" BEL
        "lm32_cpu/Mram_registers20/DP" BEL "lm32_cpu/Mram_registers19/SP" BEL
        "lm32_cpu/Mram_registers19/DP" BEL "lm32_cpu/Mram_registers17/SP" BEL
        "lm32_cpu/Mram_registers17/DP" BEL "lm32_cpu/Mram_registers16/SP" BEL
        "lm32_cpu/Mram_registers16/DP" BEL "lm32_cpu/Mram_registers18/SP" BEL
        "lm32_cpu/Mram_registers18/DP" BEL "lm32_cpu/Mram_registers14/SP" BEL
        "lm32_cpu/Mram_registers14/DP" BEL "lm32_cpu/Mram_registers13/SP" BEL
        "lm32_cpu/Mram_registers13/DP" BEL "lm32_cpu/Mram_registers15/SP" BEL
        "lm32_cpu/Mram_registers15/DP" BEL "lm32_cpu/Mram_registers11/SP" BEL
        "lm32_cpu/Mram_registers11/DP" BEL "lm32_cpu/Mram_registers10/SP" BEL
        "lm32_cpu/Mram_registers10/DP" BEL "lm32_cpu/Mram_registers12/SP" BEL
        "lm32_cpu/Mram_registers12/DP" BEL "lm32_cpu/Mram_registers8/SP" BEL
        "lm32_cpu/Mram_registers8/DP" BEL "lm32_cpu/Mram_registers7/SP" BEL
        "lm32_cpu/Mram_registers7/DP" BEL "lm32_cpu/Mram_registers9/SP" BEL
        "lm32_cpu/Mram_registers9/DP" BEL "lm32_cpu/Mram_registers5/SP" BEL
        "lm32_cpu/Mram_registers5/DP" BEL "lm32_cpu/Mram_registers4/SP" BEL
        "lm32_cpu/Mram_registers4/DP" BEL "lm32_cpu/Mram_registers6/SP" BEL
        "lm32_cpu/Mram_registers6/DP" BEL "lm32_cpu/Mram_registers2/SP" BEL
        "lm32_cpu/Mram_registers2/DP" BEL "lm32_cpu/Mram_registers3/SP" BEL
        "lm32_cpu/Mram_registers3/DP" BEL "Mram_storage_21/DP" BEL
        "Mram_storage_21/SP" BEL "Mram_storage_210/DP" BEL
        "Mram_storage_210/SP" BEL "Mram_storage_211/DP" BEL
        "Mram_storage_211/SP" BEL "Mram_storage_212/DP" BEL
        "Mram_storage_212/SP" BEL "Mram_storage_213/DP" BEL
        "Mram_storage_213/SP" BEL "Mram_storage_214/DP" BEL
        "Mram_storage_214/SP" BEL "Mram_storage_215/DP" BEL
        "Mram_storage_215/SP" BEL "Mram_storage_216/DP" BEL
        "Mram_storage_216/SP" BEL "Mram_storage_217/DP" BEL
        "Mram_storage_217/SP" BEL "Mram_storage_218/DP" BEL
        "Mram_storage_218/SP" BEL "Mram_storage_219/DP" BEL
        "Mram_storage_219/SP" BEL "Mram_storage_22/DP" BEL
        "Mram_storage_22/SP" BEL "Mram_storage_220/DP" BEL
        "Mram_storage_220/SP" BEL "Mram_storage_221/DP" BEL
        "Mram_storage_221/SP" BEL "Mram_storage_222/DP" BEL
        "Mram_storage_222/SP" BEL "Mram_storage_23/DP" BEL
        "Mram_storage_23/SP" BEL "Mram_storage_24/DP" BEL "Mram_storage_24/SP"
        BEL "Mram_storage_25/DP" BEL "Mram_storage_25/SP" BEL
        "Mram_storage_26/DP" BEL "Mram_storage_26/SP" BEL "Mram_storage_27/DP"
        BEL "Mram_storage_27/SP" BEL "Mram_storage_28/DP" BEL
        "Mram_storage_28/SP" BEL "Mram_storage_29/DP" BEL "Mram_storage_29/SP"
        BEL "Mram_storage_31/DP" BEL "Mram_storage_31/SP" BEL
        "Mram_storage_310/DP" BEL "Mram_storage_310/SP" BEL
        "Mram_storage_311/DP" BEL "Mram_storage_311/SP" BEL
        "Mram_storage_312/DP" BEL "Mram_storage_312/SP" BEL
        "Mram_storage_313/DP" BEL "Mram_storage_313/SP" BEL
        "Mram_storage_314/DP" BEL "Mram_storage_314/SP" BEL
        "Mram_storage_315/DP" BEL "Mram_storage_315/SP" BEL
        "Mram_storage_316/DP" BEL "Mram_storage_316/SP" BEL
        "Mram_storage_317/DP" BEL "Mram_storage_317/SP" BEL
        "Mram_storage_318/DP" BEL "Mram_storage_318/SP" BEL
        "Mram_storage_319/DP" BEL "Mram_storage_319/SP" BEL
        "Mram_storage_32/DP" BEL "Mram_storage_32/SP" BEL
        "Mram_storage_320/DP" BEL "Mram_storage_320/SP" BEL
        "Mram_storage_321/DP" BEL "Mram_storage_321/SP" BEL
        "Mram_storage_322/DP" BEL "Mram_storage_322/SP" BEL
        "Mram_storage_33/DP" BEL "Mram_storage_33/SP" BEL "Mram_storage_34/DP"
        BEL "Mram_storage_34/SP" BEL "Mram_storage_35/DP" BEL
        "Mram_storage_35/SP" BEL "Mram_storage_36/DP" BEL "Mram_storage_36/SP"
        BEL "Mram_storage_37/DP" BEL "Mram_storage_37/SP" BEL
        "Mram_storage_38/DP" BEL "Mram_storage_38/SP" BEL "Mram_storage_39/DP"
        BEL "Mram_storage_39/SP" BEL "Mram_storage_41/DP" BEL
        "Mram_storage_41/SP" BEL "Mram_storage_410/DP" BEL
        "Mram_storage_410/SP" BEL "Mram_storage_411/DP" BEL
        "Mram_storage_411/SP" BEL "Mram_storage_412/DP" BEL
        "Mram_storage_412/SP" BEL "Mram_storage_413/DP" BEL
        "Mram_storage_413/SP" BEL "Mram_storage_414/DP" BEL
        "Mram_storage_414/SP" BEL "Mram_storage_415/DP" BEL
        "Mram_storage_415/SP" BEL "Mram_storage_416/DP" BEL
        "Mram_storage_416/SP" BEL "Mram_storage_417/DP" BEL
        "Mram_storage_417/SP" BEL "Mram_storage_418/DP" BEL
        "Mram_storage_418/SP" BEL "Mram_storage_419/DP" BEL
        "Mram_storage_419/SP" BEL "Mram_storage_42/DP" BEL
        "Mram_storage_42/SP" BEL "Mram_storage_420/DP" BEL
        "Mram_storage_420/SP" BEL "Mram_storage_421/DP" BEL
        "Mram_storage_421/SP" BEL "Mram_storage_422/DP" BEL
        "Mram_storage_422/SP" BEL "Mram_storage_43/DP" BEL
        "Mram_storage_43/SP" BEL "Mram_storage_44/DP" BEL "Mram_storage_44/SP"
        BEL "Mram_storage_45/DP" BEL "Mram_storage_45/SP" BEL
        "Mram_storage_46/DP" BEL "Mram_storage_46/SP" BEL "Mram_storage_47/DP"
        BEL "Mram_storage_47/SP" BEL "Mram_storage_48/DP" BEL
        "Mram_storage_48/SP" BEL "Mram_storage_49/DP" BEL "Mram_storage_49/SP"
        BEL "Mram_storage_51/DP" BEL "Mram_storage_51/SP" BEL
        "Mram_storage_510/DP" BEL "Mram_storage_510/SP" BEL
        "Mram_storage_511/DP" BEL "Mram_storage_511/SP" BEL
        "Mram_storage_512/DP" BEL "Mram_storage_512/SP" BEL
        "Mram_storage_513/DP" BEL "Mram_storage_513/SP" BEL
        "Mram_storage_514/DP" BEL "Mram_storage_514/SP" BEL
        "Mram_storage_515/DP" BEL "Mram_storage_515/SP" BEL
        "Mram_storage_516/DP" BEL "Mram_storage_516/SP" BEL
        "Mram_storage_517/DP" BEL "Mram_storage_517/SP" BEL
        "Mram_storage_518/DP" BEL "Mram_storage_518/SP" BEL
        "Mram_storage_519/DP" BEL "Mram_storage_519/SP" BEL
        "Mram_storage_52/DP" BEL "Mram_storage_52/SP" BEL
        "Mram_storage_520/DP" BEL "Mram_storage_520/SP" BEL
        "Mram_storage_521/DP" BEL "Mram_storage_521/SP" BEL
        "Mram_storage_522/DP" BEL "Mram_storage_522/SP" BEL
        "Mram_storage_53/DP" BEL "Mram_storage_53/SP" BEL "Mram_storage_54/DP"
        BEL "Mram_storage_54/SP" BEL "Mram_storage_55/DP" BEL
        "Mram_storage_55/SP" BEL "Mram_storage_56/DP" BEL "Mram_storage_56/SP"
        BEL "Mram_storage_57/DP" BEL "Mram_storage_57/SP" BEL
        "Mram_storage_58/DP" BEL "Mram_storage_58/SP" BEL "Mram_storage_59/DP"
        BEL "Mram_storage_59/SP" BEL "Mram_storage_61/DP" BEL
        "Mram_storage_61/SP" BEL "Mram_storage_610/DP" BEL
        "Mram_storage_610/SP" BEL "Mram_storage_611/DP" BEL
        "Mram_storage_611/SP" BEL "Mram_storage_612/DP" BEL
        "Mram_storage_612/SP" BEL "Mram_storage_613/DP" BEL
        "Mram_storage_613/SP" BEL "Mram_storage_614/DP" BEL
        "Mram_storage_614/SP" BEL "Mram_storage_615/DP" BEL
        "Mram_storage_615/SP" BEL "Mram_storage_616/DP" BEL
        "Mram_storage_616/SP" BEL "Mram_storage_617/DP" BEL
        "Mram_storage_617/SP" BEL "Mram_storage_618/DP" BEL
        "Mram_storage_618/SP" BEL "Mram_storage_619/DP" BEL
        "Mram_storage_619/SP" BEL "Mram_storage_62/DP" BEL
        "Mram_storage_62/SP" BEL "Mram_storage_620/DP" BEL
        "Mram_storage_620/SP" BEL "Mram_storage_621/DP" BEL
        "Mram_storage_621/SP" BEL "Mram_storage_622/DP" BEL
        "Mram_storage_622/SP" BEL "Mram_storage_63/DP" BEL
        "Mram_storage_63/SP" BEL "Mram_storage_64/DP" BEL "Mram_storage_64/SP"
        BEL "Mram_storage_65/DP" BEL "Mram_storage_65/SP" BEL
        "Mram_storage_66/DP" BEL "Mram_storage_66/SP" BEL "Mram_storage_67/DP"
        BEL "Mram_storage_67/SP" BEL "Mram_storage_68/DP" BEL
        "Mram_storage_68/SP" BEL "Mram_storage_69/DP" BEL "Mram_storage_69/SP"
        BEL "Mram_storage_71/DP" BEL "Mram_storage_71/SP" BEL
        "Mram_storage_710/DP" BEL "Mram_storage_710/SP" BEL
        "Mram_storage_711/DP" BEL "Mram_storage_711/SP" BEL
        "Mram_storage_712/DP" BEL "Mram_storage_712/SP" BEL
        "Mram_storage_713/DP" BEL "Mram_storage_713/SP" BEL
        "Mram_storage_714/DP" BEL "Mram_storage_714/SP" BEL
        "Mram_storage_715/DP" BEL "Mram_storage_715/SP" BEL
        "Mram_storage_716/DP" BEL "Mram_storage_716/SP" BEL
        "Mram_storage_717/DP" BEL "Mram_storage_717/SP" BEL
        "Mram_storage_718/DP" BEL "Mram_storage_718/SP" BEL
        "Mram_storage_719/DP" BEL "Mram_storage_719/SP" BEL
        "Mram_storage_72/DP" BEL "Mram_storage_72/SP" BEL
        "Mram_storage_720/DP" BEL "Mram_storage_720/SP" BEL
        "Mram_storage_721/DP" BEL "Mram_storage_721/SP" BEL
        "Mram_storage_722/DP" BEL "Mram_storage_722/SP" BEL
        "Mram_storage_73/DP" BEL "Mram_storage_73/SP" BEL "Mram_storage_74/DP"
        BEL "Mram_storage_74/SP" BEL "Mram_storage_75/DP" BEL
        "Mram_storage_75/SP" BEL "Mram_storage_76/DP" BEL "Mram_storage_76/SP"
        BEL "Mram_storage_77/DP" BEL "Mram_storage_77/SP" BEL
        "Mram_storage_78/DP" BEL "Mram_storage_78/SP" BEL "Mram_storage_79/DP"
        BEL "Mram_storage_79/SP" BEL "Mram_storage_81/DP" BEL
        "Mram_storage_81/SP" BEL "Mram_storage_810/DP" BEL
        "Mram_storage_810/SP" BEL "Mram_storage_811/DP" BEL
        "Mram_storage_811/SP" BEL "Mram_storage_812/DP" BEL
        "Mram_storage_812/SP" BEL "Mram_storage_813/DP" BEL
        "Mram_storage_813/SP" BEL "Mram_storage_814/DP" BEL
        "Mram_storage_814/SP" BEL "Mram_storage_815/DP" BEL
        "Mram_storage_815/SP" BEL "Mram_storage_816/DP" BEL
        "Mram_storage_816/SP" BEL "Mram_storage_817/DP" BEL
        "Mram_storage_817/SP" BEL "Mram_storage_818/DP" BEL
        "Mram_storage_818/SP" BEL "Mram_storage_819/DP" BEL
        "Mram_storage_819/SP" BEL "Mram_storage_82/DP" BEL
        "Mram_storage_82/SP" BEL "Mram_storage_820/DP" BEL
        "Mram_storage_820/SP" BEL "Mram_storage_821/DP" BEL
        "Mram_storage_821/SP" BEL "Mram_storage_822/DP" BEL
        "Mram_storage_822/SP" BEL "Mram_storage_83/DP" BEL
        "Mram_storage_83/SP" BEL "Mram_storage_84/DP" BEL "Mram_storage_84/SP"
        BEL "Mram_storage_85/DP" BEL "Mram_storage_85/SP" BEL
        "Mram_storage_86/DP" BEL "Mram_storage_86/SP" BEL "Mram_storage_87/DP"
        BEL "Mram_storage_87/SP" BEL "Mram_storage_88/DP" BEL
        "Mram_storage_88/SP" BEL "Mram_storage_89/DP" BEL "Mram_storage_89/SP"
        BEL "Mram_storage_91/DP" BEL "Mram_storage_91/SP" BEL
        "Mram_storage_910/DP" BEL "Mram_storage_910/SP" BEL
        "Mram_storage_911/DP" BEL "Mram_storage_911/SP" BEL
        "Mram_storage_912/DP" BEL "Mram_storage_912/SP" BEL
        "Mram_storage_913/DP" BEL "Mram_storage_913/SP" BEL
        "Mram_storage_914/DP" BEL "Mram_storage_914/SP" BEL
        "Mram_storage_915/DP" BEL "Mram_storage_915/SP" BEL
        "Mram_storage_916/DP" BEL "Mram_storage_916/SP" BEL
        "Mram_storage_917/DP" BEL "Mram_storage_917/SP" BEL
        "Mram_storage_918/DP" BEL "Mram_storage_918/SP" BEL
        "Mram_storage_919/DP" BEL "Mram_storage_919/SP" BEL
        "Mram_storage_92/DP" BEL "Mram_storage_92/SP" BEL
        "Mram_storage_920/DP" BEL "Mram_storage_920/SP" BEL
        "Mram_storage_921/DP" BEL "Mram_storage_921/SP" BEL
        "Mram_storage_922/DP" BEL "Mram_storage_922/SP" BEL
        "Mram_storage_93/DP" BEL "Mram_storage_93/SP" BEL "Mram_storage_94/DP"
        BEL "Mram_storage_94/SP" BEL "Mram_storage_95/DP" BEL
        "Mram_storage_95/SP" BEL "Mram_storage_96/DP" BEL "Mram_storage_96/SP"
        BEL "Mram_storage_97/DP" BEL "Mram_storage_97/SP" BEL
        "Mram_storage_98/DP" BEL "Mram_storage_98/SP" BEL "Mram_storage_99/DP"
        BEL "Mram_storage_99/SP";
TIMEGRP crg_unbuf_sys_0 = BEL "xilinxmultiregimpl2_regs0" BEL
        "xilinxmultiregimpl3_regs0" BEL "xilinxmultiregimpl2_regs1" BEL
        "xilinxmultiregimpl3_regs1" BEL "suart_rx_r" BEL "suart_rx_reg_0" BEL
        "suart_rx_reg_1" BEL "suart_rx_reg_2" BEL "suart_rx_reg_3" BEL
        "suart_rx_reg_4" BEL "suart_rx_reg_5" BEL "suart_rx_reg_6" BEL
        "suart_rx_reg_7" BEL "basesoc_rom_bus_ack" BEL
        "basesoc_bus_wishbone_dat_r_0" BEL "basesoc_bus_wishbone_dat_r_1" BEL
        "basesoc_bus_wishbone_dat_r_2" BEL "basesoc_bus_wishbone_dat_r_3" BEL
        "basesoc_bus_wishbone_dat_r_4" BEL "basesoc_bus_wishbone_dat_r_5" BEL
        "basesoc_bus_wishbone_dat_r_6" BEL "basesoc_bus_wishbone_dat_r_7" BEL
        "basesoc_zero_old_trigger" BEL "suart_sink_ready" BEL
        "suart_tx_old_trigger" BEL "suart_rx_old_trigger" BEL
        "basesoc_sdram_cmd_payload_we" BEL "basesoc_sdram_cmd_payload_a_10"
        BEL "basesoc_sdram_cmd_payload_cas" BEL "basesoc_sdram_generator_done"
        BEL "basesoc_slave_sel_r_0" BEL "basesoc_slave_sel_r_1" BEL
        "basesoc_slave_sel_r_2" BEL "basesoc_slave_sel_r_3" BEL
        "basesoc_slave_sel_r_4" BEL "basesoc_csrbankarray_sel_r" BEL
        "basesoc_sdram_dfi_p0_we_n" BEL "basesoc_sdram_dfi_p0_cas_n" BEL
        "basesoc_sdram_dfi_p0_ras_n" BEL "basesoc_sdram_dfi_p1_we_n" BEL
        "basesoc_sdram_dfi_p1_cas_n" BEL "basesoc_sdram_dfi_p1_ras_n" BEL
        "opsis_i2c_counter_0" BEL "opsis_i2c_counter_1" BEL
        "opsis_i2c_counter_2" BEL "opsis_i2c_counter_3" BEL
        "spiflash_counter_0" BEL "spiflash_counter_1" BEL "spiflash_counter_2"
        BEL "spiflash_counter_3" BEL "spiflash_counter_4" BEL
        "spiflash_counter_5" BEL "spiflash_counter_6" BEL "spiflash_counter_7"
        BEL "basesoc_sdram_generator_counter_0" BEL
        "basesoc_sdram_generator_counter_1" BEL
        "basesoc_sdram_generator_counter_2" BEL
        "basesoc_sdram_generator_counter_3" BEL
        "basesoc_sdram_generator_counter_4" BEL
        "basesoc_sdram_generator_counter_5" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_valid_n" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_valid_n" BEL
        "opsis_i2c_samp_carry" BEL "opsis_i2c_samp_count_1" BEL
        "opsis_i2c_samp_count_2" BEL "basesoc_sdram_bandwidth_counter_2" BEL
        "basesoc_sdram_bandwidth_counter_3" BEL
        "basesoc_sdram_bandwidth_counter_4" BEL
        "basesoc_sdram_bandwidth_counter_5" BEL
        "basesoc_sdram_bandwidth_counter_6" BEL
        "basesoc_sdram_bandwidth_counter_7" BEL
        "basesoc_sdram_bandwidth_counter_8" BEL
        "basesoc_sdram_bandwidth_counter_9" BEL
        "basesoc_sdram_bandwidth_counter_10" BEL
        "basesoc_sdram_bandwidth_counter_11" BEL
        "basesoc_sdram_bandwidth_counter_12" BEL
        "basesoc_sdram_bandwidth_counter_13" BEL
        "basesoc_sdram_bandwidth_counter_14" BEL
        "basesoc_sdram_bandwidth_counter_15" BEL
        "basesoc_sdram_bandwidth_counter_16" BEL
        "basesoc_sdram_bandwidth_counter_17" BEL
        "basesoc_sdram_bandwidth_counter_18" BEL
        "basesoc_sdram_bandwidth_counter_19" BEL
        "basesoc_sdram_bandwidth_counter_20" BEL
        "basesoc_sdram_bandwidth_counter_21" BEL
        "basesoc_sdram_bandwidth_counter_22" BEL
        "basesoc_sdram_bandwidth_counter_23" BEL "phase_sys" BEL
        "dfi_dfi_p2_rddata_valid" BEL "new_master_wdata_ready1" BEL
        "opsis_i2c_scl_i" BEL "suart_source_payload_data_0" BEL
        "suart_source_payload_data_1" BEL "suart_source_payload_data_2" BEL
        "suart_source_payload_data_3" BEL "suart_source_payload_data_4" BEL
        "suart_source_payload_data_5" BEL "suart_source_payload_data_6" BEL
        "suart_source_payload_data_7" BEL "basesoc_interface_dat_w_0" BEL
        "basesoc_interface_dat_w_1" BEL "basesoc_interface_dat_w_2" BEL
        "basesoc_interface_dat_w_3" BEL "basesoc_interface_dat_w_4" BEL
        "basesoc_interface_dat_w_5" BEL "basesoc_interface_dat_w_6" BEL
        "basesoc_interface_dat_w_7" BEL "basesoc_interface_adr_0" BEL
        "basesoc_interface_adr_1" BEL "basesoc_interface_adr_2" BEL
        "basesoc_interface_adr_3" BEL "basesoc_interface_adr_4" BEL
        "basesoc_interface_adr_5" BEL "basesoc_interface_adr_9" BEL
        "basesoc_interface_adr_10" BEL "basesoc_interface_adr_11" BEL
        "basesoc_interface_adr_12" BEL "basesoc_interface_adr_13" BEL
        "opsis_i2c_scl_r" BEL "suart_uart_clk_txen" BEL
        "suart_phase_accumulator_tx_2" BEL "suart_phase_accumulator_tx_3" BEL
        "suart_phase_accumulator_tx_4" BEL "suart_phase_accumulator_tx_5" BEL
        "suart_phase_accumulator_tx_6" BEL "suart_phase_accumulator_tx_7" BEL
        "suart_phase_accumulator_tx_8" BEL "suart_phase_accumulator_tx_9" BEL
        "suart_phase_accumulator_tx_10" BEL "suart_phase_accumulator_tx_11"
        BEL "suart_phase_accumulator_tx_12" BEL
        "suart_phase_accumulator_tx_13" BEL "suart_phase_accumulator_tx_14"
        BEL "suart_phase_accumulator_tx_15" BEL
        "suart_phase_accumulator_tx_16" BEL "suart_phase_accumulator_tx_17"
        BEL "suart_phase_accumulator_tx_18" BEL
        "suart_phase_accumulator_tx_19" BEL "suart_phase_accumulator_tx_20"
        BEL "suart_phase_accumulator_tx_21" BEL
        "suart_phase_accumulator_tx_22" BEL "suart_phase_accumulator_tx_23"
        BEL "suart_phase_accumulator_tx_24" BEL
        "suart_phase_accumulator_tx_25" BEL "suart_phase_accumulator_tx_26"
        BEL "suart_phase_accumulator_tx_27" BEL
        "suart_phase_accumulator_tx_28" BEL "suart_phase_accumulator_tx_29"
        BEL "suart_phase_accumulator_tx_30" BEL
        "suart_phase_accumulator_tx_31" BEL "suart_phase_accumulator_rx_2" BEL
        "suart_phase_accumulator_rx_3" BEL "suart_phase_accumulator_rx_4" BEL
        "suart_phase_accumulator_rx_5" BEL "suart_phase_accumulator_rx_6" BEL
        "suart_phase_accumulator_rx_7" BEL "suart_phase_accumulator_rx_8" BEL
        "suart_phase_accumulator_rx_9" BEL "suart_phase_accumulator_rx_10" BEL
        "suart_phase_accumulator_rx_11" BEL "suart_phase_accumulator_rx_12"
        BEL "suart_phase_accumulator_rx_13" BEL
        "suart_phase_accumulator_rx_14" BEL "suart_phase_accumulator_rx_15"
        BEL "suart_phase_accumulator_rx_16" BEL
        "suart_phase_accumulator_rx_17" BEL "suart_phase_accumulator_rx_18"
        BEL "suart_phase_accumulator_rx_19" BEL
        "suart_phase_accumulator_rx_20" BEL "suart_phase_accumulator_rx_21"
        BEL "suart_phase_accumulator_rx_22" BEL
        "suart_phase_accumulator_rx_23" BEL "suart_phase_accumulator_rx_24"
        BEL "suart_phase_accumulator_rx_25" BEL
        "suart_phase_accumulator_rx_26" BEL "suart_phase_accumulator_rx_27"
        BEL "suart_phase_accumulator_rx_28" BEL
        "suart_phase_accumulator_rx_29" BEL "suart_phase_accumulator_rx_30"
        BEL "suart_phase_accumulator_rx_31" BEL "dfi_dfi_p0_rddata_valid" BEL
        "basesoc_sdram_bandwidth_nreads_r_0" BEL
        "basesoc_sdram_bandwidth_nreads_r_1" BEL
        "basesoc_sdram_bandwidth_nreads_r_2" BEL
        "basesoc_sdram_bandwidth_nreads_r_3" BEL
        "basesoc_sdram_bandwidth_nreads_r_4" BEL
        "basesoc_sdram_bandwidth_nreads_r_5" BEL
        "basesoc_sdram_bandwidth_nreads_r_6" BEL
        "basesoc_sdram_bandwidth_nreads_r_7" BEL
        "basesoc_sdram_bandwidth_nreads_r_8" BEL
        "basesoc_sdram_bandwidth_nreads_r_9" BEL
        "basesoc_sdram_bandwidth_nreads_r_10" BEL
        "basesoc_sdram_bandwidth_nreads_r_11" BEL
        "basesoc_sdram_bandwidth_nreads_r_12" BEL
        "basesoc_sdram_bandwidth_nreads_r_13" BEL
        "basesoc_sdram_bandwidth_nreads_r_14" BEL
        "basesoc_sdram_bandwidth_nreads_r_15" BEL
        "basesoc_sdram_bandwidth_nreads_r_16" BEL
        "basesoc_sdram_bandwidth_nreads_r_17" BEL
        "basesoc_sdram_bandwidth_nreads_r_18" BEL
        "basesoc_sdram_bandwidth_nreads_r_19" BEL
        "basesoc_sdram_bandwidth_nreads_r_20" BEL
        "basesoc_sdram_bandwidth_nreads_r_21" BEL
        "basesoc_sdram_bandwidth_nreads_r_22" BEL
        "basesoc_sdram_bandwidth_nreads_r_23" BEL
        "basesoc_sdram_bandwidth_nwrites_r_0" BEL
        "basesoc_sdram_bandwidth_nwrites_r_1" BEL
        "basesoc_sdram_bandwidth_nwrites_r_2" BEL
        "basesoc_sdram_bandwidth_nwrites_r_3" BEL
        "basesoc_sdram_bandwidth_nwrites_r_4" BEL
        "basesoc_sdram_bandwidth_nwrites_r_5" BEL
        "basesoc_sdram_bandwidth_nwrites_r_6" BEL
        "basesoc_sdram_bandwidth_nwrites_r_7" BEL
        "basesoc_sdram_bandwidth_nwrites_r_8" BEL
        "basesoc_sdram_bandwidth_nwrites_r_9" BEL
        "basesoc_sdram_bandwidth_nwrites_r_10" BEL
        "basesoc_sdram_bandwidth_nwrites_r_11" BEL
        "basesoc_sdram_bandwidth_nwrites_r_12" BEL
        "basesoc_sdram_bandwidth_nwrites_r_13" BEL
        "basesoc_sdram_bandwidth_nwrites_r_14" BEL
        "basesoc_sdram_bandwidth_nwrites_r_15" BEL
        "basesoc_sdram_bandwidth_nwrites_r_16" BEL
        "basesoc_sdram_bandwidth_nwrites_r_17" BEL
        "basesoc_sdram_bandwidth_nwrites_r_18" BEL
        "basesoc_sdram_bandwidth_nwrites_r_19" BEL
        "basesoc_sdram_bandwidth_nwrites_r_20" BEL
        "basesoc_sdram_bandwidth_nwrites_r_21" BEL
        "basesoc_sdram_bandwidth_nwrites_r_22" BEL
        "basesoc_sdram_bandwidth_nwrites_r_23" BEL "memadr_2_0" BEL
        "memadr_2_1" BEL "memadr_2_2" BEL "memdat_3_0" BEL "memdat_3_1" BEL
        "memdat_3_2" BEL "memdat_3_3" BEL "memdat_3_4" BEL "memdat_3_5" BEL
        "memdat_3_6" BEL "memdat_3_7" BEL "dna_status_0" BEL "dna_status_1"
        BEL "dna_status_2" BEL "dna_status_3" BEL "dna_status_4" BEL
        "dna_status_5" BEL "dna_status_6" BEL "dna_status_7" BEL
        "dna_status_8" BEL "dna_status_9" BEL "dna_status_10" BEL
        "dna_status_11" BEL "dna_status_12" BEL "dna_status_13" BEL
        "dna_status_14" BEL "dna_status_15" BEL "dna_status_16" BEL
        "dna_status_17" BEL "dna_status_18" BEL "dna_status_19" BEL
        "dna_status_20" BEL "dna_status_21" BEL "dna_status_22" BEL
        "dna_status_23" BEL "dna_status_24" BEL "dna_status_25" BEL
        "dna_status_26" BEL "dna_status_27" BEL "dna_status_28" BEL
        "dna_status_29" BEL "dna_status_30" BEL "dna_status_31" BEL
        "dna_status_32" BEL "dna_status_33" BEL "dna_status_34" BEL
        "dna_status_35" BEL "dna_status_36" BEL "dna_status_37" BEL
        "dna_status_38" BEL "dna_status_39" BEL "dna_status_40" BEL
        "dna_status_41" BEL "dna_status_42" BEL "dna_status_43" BEL
        "dna_status_44" BEL "dna_status_45" BEL "dna_status_46" BEL
        "dna_status_47" BEL "dna_status_48" BEL "dna_status_49" BEL
        "dna_status_50" BEL "dna_status_51" BEL "dna_status_52" BEL
        "dna_status_53" BEL "dna_status_54" BEL "dna_status_55" BEL
        "dna_status_56" BEL "basesoc_sdram_bandwidth_nwrites_status_0" BEL
        "basesoc_sdram_bandwidth_nwrites_status_1" BEL
        "basesoc_sdram_bandwidth_nwrites_status_2" BEL
        "basesoc_sdram_bandwidth_nwrites_status_3" BEL
        "basesoc_sdram_bandwidth_nwrites_status_4" BEL
        "basesoc_sdram_bandwidth_nwrites_status_5" BEL
        "basesoc_sdram_bandwidth_nwrites_status_6" BEL
        "basesoc_sdram_bandwidth_nwrites_status_7" BEL
        "basesoc_sdram_bandwidth_nwrites_status_8" BEL
        "basesoc_sdram_bandwidth_nwrites_status_9" BEL
        "basesoc_sdram_bandwidth_nwrites_status_10" BEL
        "basesoc_sdram_bandwidth_nwrites_status_11" BEL
        "basesoc_sdram_bandwidth_nwrites_status_12" BEL
        "basesoc_sdram_bandwidth_nwrites_status_13" BEL
        "basesoc_sdram_bandwidth_nwrites_status_14" BEL
        "basesoc_sdram_bandwidth_nwrites_status_15" BEL
        "basesoc_sdram_bandwidth_nwrites_status_16" BEL
        "basesoc_sdram_bandwidth_nwrites_status_17" BEL
        "basesoc_sdram_bandwidth_nwrites_status_18" BEL
        "basesoc_sdram_bandwidth_nwrites_status_19" BEL
        "basesoc_sdram_bandwidth_nwrites_status_20" BEL
        "basesoc_sdram_bandwidth_nwrites_status_21" BEL
        "basesoc_sdram_bandwidth_nwrites_status_22" BEL
        "basesoc_sdram_bandwidth_nwrites_status_23" BEL
        "basesoc_sdram_bandwidth_nreads_status_0" BEL
        "basesoc_sdram_bandwidth_nreads_status_1" BEL
        "basesoc_sdram_bandwidth_nreads_status_2" BEL
        "basesoc_sdram_bandwidth_nreads_status_3" BEL
        "basesoc_sdram_bandwidth_nreads_status_4" BEL
        "basesoc_sdram_bandwidth_nreads_status_5" BEL
        "basesoc_sdram_bandwidth_nreads_status_6" BEL
        "basesoc_sdram_bandwidth_nreads_status_7" BEL
        "basesoc_sdram_bandwidth_nreads_status_8" BEL
        "basesoc_sdram_bandwidth_nreads_status_9" BEL
        "basesoc_sdram_bandwidth_nreads_status_10" BEL
        "basesoc_sdram_bandwidth_nreads_status_11" BEL
        "basesoc_sdram_bandwidth_nreads_status_12" BEL
        "basesoc_sdram_bandwidth_nreads_status_13" BEL
        "basesoc_sdram_bandwidth_nreads_status_14" BEL
        "basesoc_sdram_bandwidth_nreads_status_15" BEL
        "basesoc_sdram_bandwidth_nreads_status_16" BEL
        "basesoc_sdram_bandwidth_nreads_status_17" BEL
        "basesoc_sdram_bandwidth_nreads_status_18" BEL
        "basesoc_sdram_bandwidth_nreads_status_19" BEL
        "basesoc_sdram_bandwidth_nreads_status_20" BEL
        "basesoc_sdram_bandwidth_nreads_status_21" BEL
        "basesoc_sdram_bandwidth_nreads_status_22" BEL
        "basesoc_sdram_bandwidth_nreads_status_23" BEL
        "basesoc_ctrl_storage_full_29" BEL "basesoc_ctrl_storage_full_31" BEL
        "basesoc_ctrl_storage_full_30" BEL "basesoc_ctrl_storage_full_24" BEL
        "basesoc_ctrl_storage_full_27" BEL "basesoc_ctrl_storage_full_26" BEL
        "basesoc_ctrl_storage_full_23" BEL "basesoc_ctrl_storage_full_22" BEL
        "basesoc_ctrl_storage_full_19" BEL "basesoc_ctrl_storage_full_17" BEL
        "basesoc_ctrl_storage_full_13" BEL "basesoc_ctrl_storage_full_16" BEL
        "basesoc_ctrl_storage_full_15" BEL "basesoc_ctrl_storage_full_11" BEL
        "basesoc_ctrl_storage_full_8" BEL "basesoc_ctrl_storage_full_7" BEL
        "basesoc_ctrl_storage_full_2" BEL "front_panel_leds_storage_full_0"
        BEL "front_panel_leds_storage_full_1" BEL
        "basesoc_ctrl_storage_full_1" BEL "basesoc_ctrl_storage_full_0" BEL
        "opsis_i2c_slave_addr_storage_full_0" BEL
        "opsis_i2c_slave_addr_storage_full_1" BEL
        "opsis_i2c_slave_addr_storage_full_2" BEL
        "opsis_i2c_slave_addr_storage_full_3" BEL
        "opsis_i2c_slave_addr_storage_full_4" BEL
        "opsis_i2c_slave_addr_storage_full_5" BEL
        "opsis_i2c_slave_addr_storage_full_6" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_13" BEL
        "basesoc_sdram_storage_full_0" BEL "basesoc_sdram_storage_full_1" BEL
        "basesoc_sdram_storage_full_2" BEL "basesoc_sdram_storage_full_3" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_0" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_1" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_2" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_3" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_4" BEL
        "basesoc_sdram_phaseinjector0_command_storage_full_5" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_10" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_12" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_11" BEL
        "basesoc_sdram_phaseinjector0_baddress_storage_full_0" BEL
        "basesoc_sdram_phaseinjector0_baddress_storage_full_1" BEL
        "basesoc_sdram_phaseinjector0_baddress_storage_full_2" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_9" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_8" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_0" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_1" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_2" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_3" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_4" BEL
        "basesoc_sdram_phaseinjector1_command_storage_full_5" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_13" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_12" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_11" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_8" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_10" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_9" BEL
        "basesoc_sdram_phaseinjector1_baddress_storage_full_0" BEL
        "basesoc_sdram_phaseinjector1_baddress_storage_full_1" BEL
        "basesoc_sdram_phaseinjector1_baddress_storage_full_2" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_0" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_1" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_2" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_3" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_4" BEL
        "basesoc_sdram_phaseinjector2_command_storage_full_5" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_13" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_12" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_9" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_11" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_10" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_8" BEL
        "basesoc_sdram_phaseinjector2_baddress_storage_full_0" BEL
        "basesoc_sdram_phaseinjector2_baddress_storage_full_1" BEL
        "basesoc_sdram_phaseinjector2_baddress_storage_full_2" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_0" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_1" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_2" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_3" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_4" BEL
        "basesoc_sdram_phaseinjector3_command_storage_full_5" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_13" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_10" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_12" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_11" BEL
        "basesoc_sdram_phaseinjector3_baddress_storage_full_0" BEL
        "basesoc_sdram_phaseinjector3_baddress_storage_full_1" BEL
        "basesoc_sdram_phaseinjector3_baddress_storage_full_2" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_9" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_8" BEL
        "spiflash_bitbang_storage_full_0" BEL
        "spiflash_bitbang_storage_full_1" BEL
        "spiflash_bitbang_storage_full_2" BEL
        "spiflash_bitbang_storage_full_3" BEL
        "suart_eventmanager_storage_full_0" BEL
        "suart_eventmanager_storage_full_1" BEL "basesoc_ctrl_storage_full_28"
        BEL "basesoc_ctrl_storage_full_25" BEL "basesoc_ctrl_storage_full_18"
        BEL "basesoc_ctrl_storage_full_21" BEL "basesoc_ctrl_storage_full_20"
        BEL "basesoc_ctrl_storage_full_14" BEL "basesoc_ctrl_storage_full_12"
        BEL "basesoc_ctrl_storage_full_10" BEL "basesoc_ctrl_storage_full_9"
        BEL "basesoc_ctrl_storage_full_4" BEL "basesoc_ctrl_storage_full_6"
        BEL "basesoc_ctrl_storage_full_5" BEL "basesoc_ctrl_storage_full_3"
        BEL "opsis_i2c_master_storage_full_0" BEL
        "opsis_i2c_master_storage_full_1" BEL
        "opsis_i2c_master_storage_full_2" BEL
        "opsis_i2c_master_storage_full_3" BEL
        "opsis_i2c_master_storage_full_4" BEL
        "opsis_i2c_master_storage_full_5" BEL
        "opsis_i2c_master_storage_full_6" BEL
        "opsis_i2c_master_storage_full_7" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_24" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_25" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_26" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_27" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_28" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_29" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_30" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_31" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_0" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_1" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_2" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_3" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_4" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_5" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_6" BEL
        "basesoc_sdram_phaseinjector0_address_storage_full_7" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_16" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_17" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_18" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_19" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_20" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_21" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_22" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_23" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_8" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_9" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_10" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_11" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_12" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_13" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_14" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_15" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_0" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_1" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_2" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_3" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_4" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_5" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_6" BEL
        "basesoc_sdram_phaseinjector0_wrdata_storage_full_7" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_0" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_1" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_2" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_3" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_4" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_5" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_6" BEL
        "basesoc_sdram_phaseinjector1_address_storage_full_7" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_8" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_9" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_10" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_11" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_12" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_13" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_14" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_15" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_24" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_25" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_26" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_27" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_28" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_29" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_30" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_31" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_16" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_17" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_18" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_19" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_20" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_21" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_22" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_23" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_24" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_25" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_26" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_27" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_28" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_29" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_30" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_31" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_0" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_1" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_2" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_3" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_4" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_5" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_6" BEL
        "basesoc_sdram_phaseinjector1_wrdata_storage_full_7" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_0" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_1" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_2" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_3" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_4" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_5" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_6" BEL
        "basesoc_sdram_phaseinjector2_address_storage_full_7" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_0" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_1" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_2" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_3" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_4" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_5" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_6" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_7" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_16" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_17" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_18" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_19" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_20" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_21" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_22" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_23" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_8" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_9" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_10" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_11" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_12" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_13" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_14" BEL
        "basesoc_sdram_phaseinjector2_wrdata_storage_full_15" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_0" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_1" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_2" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_3" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_4" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_5" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_6" BEL
        "basesoc_sdram_phaseinjector3_address_storage_full_7" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_24" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_25" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_26" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_27" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_28" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_29" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_30" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_31" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_16" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_17" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_18" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_19" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_20" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_21" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_22" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_23" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_8" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_9" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_10" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_11" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_12" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_13" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_14" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_15" BEL
        "basesoc_load_storage_full_16" BEL "basesoc_load_storage_full_17" BEL
        "basesoc_load_storage_full_18" BEL "basesoc_load_storage_full_19" BEL
        "basesoc_load_storage_full_20" BEL "basesoc_load_storage_full_21" BEL
        "basesoc_load_storage_full_22" BEL "basesoc_load_storage_full_23" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_0" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_1" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_2" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_3" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_4" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_5" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_6" BEL
        "basesoc_sdram_phaseinjector3_wrdata_storage_full_7" BEL
        "basesoc_load_storage_full_24" BEL "basesoc_load_storage_full_25" BEL
        "basesoc_load_storage_full_26" BEL "basesoc_load_storage_full_27" BEL
        "basesoc_load_storage_full_28" BEL "basesoc_load_storage_full_29" BEL
        "basesoc_load_storage_full_30" BEL "basesoc_load_storage_full_31" BEL
        "basesoc_load_storage_full_8" BEL "basesoc_load_storage_full_9" BEL
        "basesoc_load_storage_full_10" BEL "basesoc_load_storage_full_11" BEL
        "basesoc_load_storage_full_12" BEL "basesoc_load_storage_full_13" BEL
        "basesoc_load_storage_full_14" BEL "basesoc_load_storage_full_15" BEL
        "basesoc_load_storage_full_0" BEL "basesoc_load_storage_full_1" BEL
        "basesoc_load_storage_full_2" BEL "basesoc_load_storage_full_3" BEL
        "basesoc_load_storage_full_4" BEL "basesoc_load_storage_full_5" BEL
        "basesoc_load_storage_full_6" BEL "basesoc_load_storage_full_7" BEL
        "basesoc_reload_storage_full_24" BEL "basesoc_reload_storage_full_25"
        BEL "basesoc_reload_storage_full_26" BEL
        "basesoc_reload_storage_full_27" BEL "basesoc_reload_storage_full_28"
        BEL "basesoc_reload_storage_full_29" BEL
        "basesoc_reload_storage_full_30" BEL "basesoc_reload_storage_full_31"
        BEL "basesoc_reload_storage_full_16" BEL
        "basesoc_reload_storage_full_17" BEL "basesoc_reload_storage_full_18"
        BEL "basesoc_reload_storage_full_19" BEL
        "basesoc_reload_storage_full_20" BEL "basesoc_reload_storage_full_21"
        BEL "basesoc_reload_storage_full_22" BEL
        "basesoc_reload_storage_full_23" BEL "basesoc_reload_storage_full_8"
        BEL "basesoc_reload_storage_full_9" BEL
        "basesoc_reload_storage_full_10" BEL "basesoc_reload_storage_full_11"
        BEL "basesoc_reload_storage_full_12" BEL
        "basesoc_reload_storage_full_13" BEL "basesoc_reload_storage_full_14"
        BEL "basesoc_reload_storage_full_15" BEL
        "basesoc_reload_storage_full_0" BEL "basesoc_reload_storage_full_1"
        BEL "basesoc_reload_storage_full_2" BEL
        "basesoc_reload_storage_full_3" BEL "basesoc_reload_storage_full_4"
        BEL "basesoc_reload_storage_full_5" BEL
        "basesoc_reload_storage_full_6" BEL "basesoc_reload_storage_full_7"
        BEL "basesoc_sdram_bandwidth_cmd_ready" BEL "new_master_rdata_valid4"
        BEL "memdat_1_0" BEL "memdat_1_1" BEL "memdat_1_2" BEL "memdat_1_3"
        BEL "memdat_1_4" BEL "memdat_1_5" BEL "memdat_1_6" BEL "memdat_1_7"
        BEL "opsis_i2c_status_storage_full_0" BEL
        "opsis_i2c_status_storage_full_1" BEL "suart_uart_clk_rxen" BEL
        "basesoc_sdram_dfi_p0_rddata_en" BEL "basesoc_sdram_dfi_p1_rddata_en"
        BEL "basesoc_sdram_dfi_p1_wrdata_en" BEL "basesoc_value_0" BEL
        "basesoc_value_1" BEL "basesoc_value_2" BEL "basesoc_value_3" BEL
        "basesoc_value_4" BEL "basesoc_value_5" BEL "basesoc_value_6" BEL
        "basesoc_value_7" BEL "basesoc_value_8" BEL "basesoc_value_9" BEL
        "basesoc_value_10" BEL "basesoc_value_11" BEL "basesoc_value_12" BEL
        "basesoc_value_13" BEL "basesoc_value_14" BEL "basesoc_value_15" BEL
        "basesoc_value_16" BEL "basesoc_value_17" BEL "basesoc_value_18" BEL
        "basesoc_value_19" BEL "basesoc_value_20" BEL "basesoc_value_21" BEL
        "basesoc_value_22" BEL "basesoc_value_23" BEL "basesoc_value_24" BEL
        "basesoc_value_25" BEL "basesoc_value_26" BEL "basesoc_value_27" BEL
        "basesoc_value_28" BEL "basesoc_value_29" BEL "basesoc_value_30" BEL
        "basesoc_value_31" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface0_bank_bus_dat_r_7" BEL
        "basesoc_csrbankarray_interface1_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface1_bank_bus_dat_r_1" BEL
        "xilinxmultiregimpl1_regs0" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface7_bank_bus_dat_r_7" BEL
        "suart_tx_reg_0" BEL "suart_tx_reg_1" BEL "suart_tx_reg_2" BEL
        "suart_tx_reg_3" BEL "suart_tx_reg_4" BEL "suart_tx_reg_5" BEL
        "suart_tx_reg_6" BEL "suart_tx_reg_7" BEL "spiflash_dqi_0" BEL
        "spiflash_dqi_1" BEL "spiflash_dqi_2" BEL "spiflash_dqi_3" BEL
        "xilinxmultiregimpl1_regs1" BEL "basesoc_value_status_0" BEL
        "basesoc_value_status_1" BEL "basesoc_value_status_2" BEL
        "basesoc_value_status_3" BEL "basesoc_value_status_4" BEL
        "basesoc_value_status_5" BEL "basesoc_value_status_6" BEL
        "basesoc_value_status_7" BEL "basesoc_value_status_8" BEL
        "basesoc_value_status_9" BEL "basesoc_value_status_10" BEL
        "basesoc_value_status_11" BEL "basesoc_value_status_12" BEL
        "basesoc_value_status_13" BEL "basesoc_value_status_14" BEL
        "basesoc_value_status_15" BEL "basesoc_value_status_16" BEL
        "basesoc_value_status_17" BEL "basesoc_value_status_18" BEL
        "basesoc_value_status_19" BEL "basesoc_value_status_20" BEL
        "basesoc_value_status_21" BEL "basesoc_value_status_22" BEL
        "basesoc_value_status_23" BEL "basesoc_value_status_24" BEL
        "basesoc_value_status_25" BEL "basesoc_value_status_26" BEL
        "basesoc_value_status_27" BEL "basesoc_value_status_28" BEL
        "basesoc_value_status_29" BEL "basesoc_value_status_30" BEL
        "basesoc_value_status_31" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_20" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_0" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_1" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_2" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_3" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_4" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_5" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_6" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_7" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_8" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_9" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_10" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_11" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_12" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_13" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_14" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_15" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_16" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_17" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_18" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_19" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_20" BEL
        "suart_source_valid" BEL "opsis_i2c_sda_i" BEL
        "basesoc_sdram_bankmachine0_row_0" BEL
        "basesoc_sdram_bankmachine0_row_1" BEL
        "basesoc_sdram_bankmachine0_row_2" BEL
        "basesoc_sdram_bankmachine0_row_3" BEL
        "basesoc_sdram_bankmachine0_row_4" BEL
        "basesoc_sdram_bankmachine0_row_5" BEL
        "basesoc_sdram_bankmachine0_row_6" BEL
        "basesoc_sdram_bankmachine0_row_7" BEL
        "basesoc_sdram_bankmachine0_row_8" BEL
        "basesoc_sdram_bankmachine0_row_9" BEL
        "basesoc_sdram_bankmachine0_row_10" BEL
        "basesoc_sdram_bankmachine0_row_11" BEL
        "basesoc_sdram_bankmachine0_row_12" BEL
        "basesoc_sdram_bankmachine0_row_13" BEL
        "basesoc_sdram_bankmachine1_row_0" BEL
        "basesoc_sdram_bankmachine1_row_1" BEL
        "basesoc_sdram_bankmachine1_row_2" BEL
        "basesoc_sdram_bankmachine1_row_3" BEL
        "basesoc_sdram_bankmachine1_row_4" BEL
        "basesoc_sdram_bankmachine1_row_5" BEL
        "basesoc_sdram_bankmachine1_row_6" BEL
        "basesoc_sdram_bankmachine1_row_7" BEL
        "basesoc_sdram_bankmachine1_row_8" BEL
        "basesoc_sdram_bankmachine1_row_9" BEL
        "basesoc_sdram_bankmachine1_row_10" BEL
        "basesoc_sdram_bankmachine1_row_11" BEL
        "basesoc_sdram_bankmachine1_row_12" BEL
        "basesoc_sdram_bankmachine1_row_13" BEL
        "basesoc_sdram_bankmachine2_row_0" BEL
        "basesoc_sdram_bankmachine2_row_1" BEL
        "basesoc_sdram_bankmachine2_row_2" BEL
        "basesoc_sdram_bankmachine2_row_3" BEL
        "basesoc_sdram_bankmachine2_row_4" BEL
        "basesoc_sdram_bankmachine2_row_5" BEL
        "basesoc_sdram_bankmachine2_row_6" BEL
        "basesoc_sdram_bankmachine2_row_7" BEL
        "basesoc_sdram_bankmachine2_row_8" BEL
        "basesoc_sdram_bankmachine2_row_9" BEL
        "basesoc_sdram_bankmachine2_row_10" BEL
        "basesoc_sdram_bankmachine2_row_11" BEL
        "basesoc_sdram_bankmachine2_row_12" BEL
        "basesoc_sdram_bankmachine2_row_13" BEL
        "basesoc_sdram_bankmachine3_row_0" BEL
        "basesoc_sdram_bankmachine3_row_1" BEL
        "basesoc_sdram_bankmachine3_row_2" BEL
        "basesoc_sdram_bankmachine3_row_3" BEL
        "basesoc_sdram_bankmachine3_row_4" BEL
        "basesoc_sdram_bankmachine3_row_5" BEL
        "basesoc_sdram_bankmachine3_row_6" BEL
        "basesoc_sdram_bankmachine3_row_7" BEL
        "basesoc_sdram_bankmachine3_row_8" BEL
        "basesoc_sdram_bankmachine3_row_9" BEL
        "basesoc_sdram_bankmachine3_row_10" BEL
        "basesoc_sdram_bankmachine3_row_11" BEL
        "basesoc_sdram_bankmachine3_row_12" BEL
        "basesoc_sdram_bankmachine3_row_13" BEL
        "basesoc_sdram_bankmachine4_row_0" BEL
        "basesoc_sdram_bankmachine4_row_1" BEL
        "basesoc_sdram_bankmachine4_row_2" BEL
        "basesoc_sdram_bankmachine4_row_3" BEL
        "basesoc_sdram_bankmachine4_row_4" BEL
        "basesoc_sdram_bankmachine4_row_5" BEL
        "basesoc_sdram_bankmachine4_row_6" BEL
        "basesoc_sdram_bankmachine4_row_7" BEL
        "basesoc_sdram_bankmachine4_row_8" BEL
        "basesoc_sdram_bankmachine4_row_9" BEL
        "basesoc_sdram_bankmachine4_row_10" BEL
        "basesoc_sdram_bankmachine4_row_11" BEL
        "basesoc_sdram_bankmachine4_row_12" BEL
        "basesoc_sdram_bankmachine4_row_13" BEL
        "basesoc_sdram_bankmachine5_row_0" BEL
        "basesoc_sdram_bankmachine5_row_1" BEL
        "basesoc_sdram_bankmachine5_row_2" BEL
        "basesoc_sdram_bankmachine5_row_3" BEL
        "basesoc_sdram_bankmachine5_row_4" BEL
        "basesoc_sdram_bankmachine5_row_5" BEL
        "basesoc_sdram_bankmachine5_row_6" BEL
        "basesoc_sdram_bankmachine5_row_7" BEL
        "basesoc_sdram_bankmachine5_row_8" BEL
        "basesoc_sdram_bankmachine5_row_9" BEL
        "basesoc_sdram_bankmachine5_row_10" BEL
        "basesoc_sdram_bankmachine5_row_11" BEL
        "basesoc_sdram_bankmachine5_row_12" BEL
        "basesoc_sdram_bankmachine5_row_13" BEL
        "basesoc_sdram_bankmachine6_row_0" BEL
        "basesoc_sdram_bankmachine6_row_1" BEL
        "basesoc_sdram_bankmachine6_row_2" BEL
        "basesoc_sdram_bankmachine6_row_3" BEL
        "basesoc_sdram_bankmachine6_row_4" BEL
        "basesoc_sdram_bankmachine6_row_5" BEL
        "basesoc_sdram_bankmachine6_row_6" BEL
        "basesoc_sdram_bankmachine6_row_7" BEL
        "basesoc_sdram_bankmachine6_row_8" BEL
        "basesoc_sdram_bankmachine6_row_9" BEL
        "basesoc_sdram_bankmachine6_row_10" BEL
        "basesoc_sdram_bankmachine6_row_11" BEL
        "basesoc_sdram_bankmachine6_row_12" BEL
        "basesoc_sdram_bankmachine6_row_13" BEL
        "basesoc_sdram_bankmachine7_row_0" BEL
        "basesoc_sdram_bankmachine7_row_1" BEL
        "basesoc_sdram_bankmachine7_row_2" BEL
        "basesoc_sdram_bankmachine7_row_3" BEL
        "basesoc_sdram_bankmachine7_row_4" BEL
        "basesoc_sdram_bankmachine7_row_5" BEL
        "basesoc_sdram_bankmachine7_row_6" BEL
        "basesoc_sdram_bankmachine7_row_7" BEL
        "basesoc_sdram_bankmachine7_row_8" BEL
        "basesoc_sdram_bankmachine7_row_9" BEL
        "basesoc_sdram_bankmachine7_row_10" BEL
        "basesoc_sdram_bankmachine7_row_11" BEL
        "basesoc_sdram_bankmachine7_row_12" BEL
        "basesoc_sdram_bankmachine7_row_13" BEL "opsis_i2c_sda_r" BEL
        "opsis_i2c_din_0" BEL "opsis_i2c_din_1" BEL "opsis_i2c_din_2" BEL
        "opsis_i2c_din_3" BEL "opsis_i2c_din_4" BEL "opsis_i2c_din_5" BEL
        "opsis_i2c_din_6" BEL "opsis_i2c_din_7" BEL "spiflash_sr_0" BEL
        "spiflash_sr_1" BEL "spiflash_sr_2" BEL "spiflash_sr_3" BEL
        "spiflash_sr_4" BEL "spiflash_sr_5" BEL "spiflash_sr_6" BEL
        "spiflash_sr_7" BEL "spiflash_sr_8" BEL "spiflash_sr_9" BEL
        "spiflash_sr_10" BEL "spiflash_sr_11" BEL "spiflash_sr_12" BEL
        "spiflash_sr_13" BEL "spiflash_sr_14" BEL "spiflash_sr_15" BEL
        "spiflash_sr_16" BEL "spiflash_sr_17" BEL "spiflash_sr_18" BEL
        "spiflash_sr_19" BEL "spiflash_sr_20" BEL "spiflash_sr_21" BEL
        "spiflash_sr_22" BEL "spiflash_sr_23" BEL "spiflash_sr_24" BEL
        "spiflash_sr_25" BEL "spiflash_sr_26" BEL "spiflash_sr_27" BEL
        "spiflash_sr_28" BEL "spiflash_sr_29" BEL "spiflash_sr_30" BEL
        "spiflash_sr_31" BEL "dfi_dfi_p2_rddata_0" BEL "dfi_dfi_p2_rddata_1"
        BEL "dfi_dfi_p2_rddata_2" BEL "dfi_dfi_p2_rddata_3" BEL
        "dfi_dfi_p2_rddata_4" BEL "dfi_dfi_p2_rddata_5" BEL
        "dfi_dfi_p2_rddata_6" BEL "dfi_dfi_p2_rddata_7" BEL
        "dfi_dfi_p2_rddata_8" BEL "dfi_dfi_p2_rddata_9" BEL
        "dfi_dfi_p2_rddata_10" BEL "dfi_dfi_p2_rddata_11" BEL
        "dfi_dfi_p2_rddata_12" BEL "dfi_dfi_p2_rddata_13" BEL
        "dfi_dfi_p2_rddata_14" BEL "dfi_dfi_p2_rddata_15" BEL
        "dfi_dfi_p2_rddata_16" BEL "dfi_dfi_p2_rddata_17" BEL
        "dfi_dfi_p2_rddata_18" BEL "dfi_dfi_p2_rddata_19" BEL
        "dfi_dfi_p2_rddata_20" BEL "dfi_dfi_p2_rddata_21" BEL
        "dfi_dfi_p2_rddata_22" BEL "dfi_dfi_p2_rddata_23" BEL
        "dfi_dfi_p2_rddata_24" BEL "dfi_dfi_p2_rddata_25" BEL
        "dfi_dfi_p2_rddata_26" BEL "dfi_dfi_p2_rddata_27" BEL
        "dfi_dfi_p2_rddata_28" BEL "dfi_dfi_p2_rddata_29" BEL
        "dfi_dfi_p2_rddata_30" BEL "dfi_dfi_p2_rddata_31" BEL
        "dfi_dfi_p3_rddata_0" BEL "dfi_dfi_p3_rddata_1" BEL
        "dfi_dfi_p3_rddata_2" BEL "dfi_dfi_p3_rddata_3" BEL
        "dfi_dfi_p3_rddata_4" BEL "dfi_dfi_p3_rddata_5" BEL
        "dfi_dfi_p3_rddata_6" BEL "dfi_dfi_p3_rddata_7" BEL
        "dfi_dfi_p3_rddata_8" BEL "dfi_dfi_p3_rddata_9" BEL
        "dfi_dfi_p3_rddata_10" BEL "dfi_dfi_p3_rddata_11" BEL
        "dfi_dfi_p3_rddata_12" BEL "dfi_dfi_p3_rddata_13" BEL
        "dfi_dfi_p3_rddata_14" BEL "dfi_dfi_p3_rddata_15" BEL
        "dfi_dfi_p3_rddata_16" BEL "dfi_dfi_p3_rddata_17" BEL
        "dfi_dfi_p3_rddata_18" BEL "dfi_dfi_p3_rddata_19" BEL
        "dfi_dfi_p3_rddata_20" BEL "dfi_dfi_p3_rddata_21" BEL
        "dfi_dfi_p3_rddata_22" BEL "dfi_dfi_p3_rddata_23" BEL
        "dfi_dfi_p3_rddata_24" BEL "dfi_dfi_p3_rddata_25" BEL
        "dfi_dfi_p3_rddata_26" BEL "dfi_dfi_p3_rddata_27" BEL
        "dfi_dfi_p3_rddata_28" BEL "dfi_dfi_p3_rddata_29" BEL
        "dfi_dfi_p3_rddata_30" BEL "dfi_dfi_p3_rddata_31" BEL
        "basesoc_csrbankarray_interface5_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface5_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface5_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface5_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface6_bank_bus_dat_r_7" BEL
        "dfi_dfi_p0_rddata_0" BEL "dfi_dfi_p0_rddata_1" BEL
        "dfi_dfi_p0_rddata_2" BEL "dfi_dfi_p0_rddata_3" BEL
        "dfi_dfi_p0_rddata_4" BEL "dfi_dfi_p0_rddata_5" BEL
        "dfi_dfi_p0_rddata_6" BEL "dfi_dfi_p0_rddata_7" BEL
        "dfi_dfi_p0_rddata_8" BEL "dfi_dfi_p0_rddata_9" BEL
        "dfi_dfi_p0_rddata_10" BEL "dfi_dfi_p0_rddata_11" BEL
        "dfi_dfi_p0_rddata_12" BEL "dfi_dfi_p0_rddata_13" BEL
        "dfi_dfi_p0_rddata_14" BEL "dfi_dfi_p0_rddata_15" BEL
        "dfi_dfi_p0_rddata_16" BEL "dfi_dfi_p0_rddata_17" BEL
        "dfi_dfi_p0_rddata_18" BEL "dfi_dfi_p0_rddata_19" BEL
        "dfi_dfi_p0_rddata_20" BEL "dfi_dfi_p0_rddata_21" BEL
        "dfi_dfi_p0_rddata_22" BEL "dfi_dfi_p0_rddata_23" BEL
        "dfi_dfi_p0_rddata_24" BEL "dfi_dfi_p0_rddata_25" BEL
        "dfi_dfi_p0_rddata_26" BEL "dfi_dfi_p0_rddata_27" BEL
        "dfi_dfi_p0_rddata_28" BEL "dfi_dfi_p0_rddata_29" BEL
        "dfi_dfi_p0_rddata_30" BEL "dfi_dfi_p0_rddata_31" BEL
        "dfi_dfi_p1_rddata_0" BEL "dfi_dfi_p1_rddata_1" BEL
        "dfi_dfi_p1_rddata_2" BEL "dfi_dfi_p1_rddata_3" BEL
        "dfi_dfi_p1_rddata_4" BEL "dfi_dfi_p1_rddata_5" BEL
        "dfi_dfi_p1_rddata_6" BEL "dfi_dfi_p1_rddata_7" BEL
        "dfi_dfi_p1_rddata_8" BEL "dfi_dfi_p1_rddata_9" BEL
        "dfi_dfi_p1_rddata_10" BEL "dfi_dfi_p1_rddata_11" BEL
        "dfi_dfi_p1_rddata_12" BEL "dfi_dfi_p1_rddata_13" BEL
        "dfi_dfi_p1_rddata_14" BEL "dfi_dfi_p1_rddata_15" BEL
        "dfi_dfi_p1_rddata_16" BEL "dfi_dfi_p1_rddata_17" BEL
        "dfi_dfi_p1_rddata_18" BEL "dfi_dfi_p1_rddata_19" BEL
        "dfi_dfi_p1_rddata_20" BEL "dfi_dfi_p1_rddata_21" BEL
        "dfi_dfi_p1_rddata_22" BEL "dfi_dfi_p1_rddata_23" BEL
        "dfi_dfi_p1_rddata_24" BEL "dfi_dfi_p1_rddata_25" BEL
        "dfi_dfi_p1_rddata_26" BEL "dfi_dfi_p1_rddata_27" BEL
        "dfi_dfi_p1_rddata_28" BEL "dfi_dfi_p1_rddata_29" BEL
        "dfi_dfi_p1_rddata_30" BEL "dfi_dfi_p1_rddata_31" BEL
        "basesoc_sdram_phaseinjector2_status_0" BEL
        "basesoc_sdram_phaseinjector2_status_1" BEL
        "basesoc_sdram_phaseinjector2_status_2" BEL
        "basesoc_sdram_phaseinjector2_status_3" BEL
        "basesoc_sdram_phaseinjector2_status_4" BEL
        "basesoc_sdram_phaseinjector2_status_5" BEL
        "basesoc_sdram_phaseinjector2_status_6" BEL
        "basesoc_sdram_phaseinjector2_status_7" BEL
        "basesoc_sdram_phaseinjector2_status_8" BEL
        "basesoc_sdram_phaseinjector2_status_9" BEL
        "basesoc_sdram_phaseinjector2_status_10" BEL
        "basesoc_sdram_phaseinjector2_status_11" BEL
        "basesoc_sdram_phaseinjector2_status_12" BEL
        "basesoc_sdram_phaseinjector2_status_13" BEL
        "basesoc_sdram_phaseinjector2_status_14" BEL
        "basesoc_sdram_phaseinjector2_status_15" BEL
        "basesoc_sdram_phaseinjector2_status_16" BEL
        "basesoc_sdram_phaseinjector2_status_17" BEL
        "basesoc_sdram_phaseinjector2_status_18" BEL
        "basesoc_sdram_phaseinjector2_status_19" BEL
        "basesoc_sdram_phaseinjector2_status_20" BEL
        "basesoc_sdram_phaseinjector2_status_21" BEL
        "basesoc_sdram_phaseinjector2_status_22" BEL
        "basesoc_sdram_phaseinjector2_status_23" BEL
        "basesoc_sdram_phaseinjector2_status_24" BEL
        "basesoc_sdram_phaseinjector2_status_25" BEL
        "basesoc_sdram_phaseinjector2_status_26" BEL
        "basesoc_sdram_phaseinjector2_status_27" BEL
        "basesoc_sdram_phaseinjector2_status_28" BEL
        "basesoc_sdram_phaseinjector2_status_29" BEL
        "basesoc_sdram_phaseinjector2_status_30" BEL
        "basesoc_sdram_phaseinjector2_status_31" BEL
        "basesoc_sdram_phaseinjector3_status_0" BEL
        "basesoc_sdram_phaseinjector3_status_1" BEL
        "basesoc_sdram_phaseinjector3_status_2" BEL
        "basesoc_sdram_phaseinjector3_status_3" BEL
        "basesoc_sdram_phaseinjector3_status_4" BEL
        "basesoc_sdram_phaseinjector3_status_5" BEL
        "basesoc_sdram_phaseinjector3_status_6" BEL
        "basesoc_sdram_phaseinjector3_status_7" BEL
        "basesoc_sdram_phaseinjector3_status_8" BEL
        "basesoc_sdram_phaseinjector3_status_9" BEL
        "basesoc_sdram_phaseinjector3_status_10" BEL
        "basesoc_sdram_phaseinjector3_status_11" BEL
        "basesoc_sdram_phaseinjector3_status_12" BEL
        "basesoc_sdram_phaseinjector3_status_13" BEL
        "basesoc_sdram_phaseinjector3_status_14" BEL
        "basesoc_sdram_phaseinjector3_status_15" BEL
        "basesoc_sdram_phaseinjector3_status_16" BEL
        "basesoc_sdram_phaseinjector3_status_17" BEL
        "basesoc_sdram_phaseinjector3_status_18" BEL
        "basesoc_sdram_phaseinjector3_status_19" BEL
        "basesoc_sdram_phaseinjector3_status_20" BEL
        "basesoc_sdram_phaseinjector3_status_21" BEL
        "basesoc_sdram_phaseinjector3_status_22" BEL
        "basesoc_sdram_phaseinjector3_status_23" BEL
        "basesoc_sdram_phaseinjector3_status_24" BEL
        "basesoc_sdram_phaseinjector3_status_25" BEL
        "basesoc_sdram_phaseinjector3_status_26" BEL
        "basesoc_sdram_phaseinjector3_status_27" BEL
        "basesoc_sdram_phaseinjector3_status_28" BEL
        "basesoc_sdram_phaseinjector3_status_29" BEL
        "basesoc_sdram_phaseinjector3_status_30" BEL
        "basesoc_sdram_phaseinjector3_status_31" BEL
        "basesoc_sdram_phaseinjector0_status_0" BEL
        "basesoc_sdram_phaseinjector0_status_1" BEL
        "basesoc_sdram_phaseinjector0_status_2" BEL
        "basesoc_sdram_phaseinjector0_status_3" BEL
        "basesoc_sdram_phaseinjector0_status_4" BEL
        "basesoc_sdram_phaseinjector0_status_5" BEL
        "basesoc_sdram_phaseinjector0_status_6" BEL
        "basesoc_sdram_phaseinjector0_status_7" BEL
        "basesoc_sdram_phaseinjector0_status_8" BEL
        "basesoc_sdram_phaseinjector0_status_9" BEL
        "basesoc_sdram_phaseinjector0_status_10" BEL
        "basesoc_sdram_phaseinjector0_status_11" BEL
        "basesoc_sdram_phaseinjector0_status_12" BEL
        "basesoc_sdram_phaseinjector0_status_13" BEL
        "basesoc_sdram_phaseinjector0_status_14" BEL
        "basesoc_sdram_phaseinjector0_status_15" BEL
        "basesoc_sdram_phaseinjector0_status_16" BEL
        "basesoc_sdram_phaseinjector0_status_17" BEL
        "basesoc_sdram_phaseinjector0_status_18" BEL
        "basesoc_sdram_phaseinjector0_status_19" BEL
        "basesoc_sdram_phaseinjector0_status_20" BEL
        "basesoc_sdram_phaseinjector0_status_21" BEL
        "basesoc_sdram_phaseinjector0_status_22" BEL
        "basesoc_sdram_phaseinjector0_status_23" BEL
        "basesoc_sdram_phaseinjector0_status_24" BEL
        "basesoc_sdram_phaseinjector0_status_25" BEL
        "basesoc_sdram_phaseinjector0_status_26" BEL
        "basesoc_sdram_phaseinjector0_status_27" BEL
        "basesoc_sdram_phaseinjector0_status_28" BEL
        "basesoc_sdram_phaseinjector0_status_29" BEL
        "basesoc_sdram_phaseinjector0_status_30" BEL
        "basesoc_sdram_phaseinjector0_status_31" BEL
        "basesoc_sdram_phaseinjector1_status_0" BEL
        "basesoc_sdram_phaseinjector1_status_1" BEL
        "basesoc_sdram_phaseinjector1_status_2" BEL
        "basesoc_sdram_phaseinjector1_status_3" BEL
        "basesoc_sdram_phaseinjector1_status_4" BEL
        "basesoc_sdram_phaseinjector1_status_5" BEL
        "basesoc_sdram_phaseinjector1_status_6" BEL
        "basesoc_sdram_phaseinjector1_status_7" BEL
        "basesoc_sdram_phaseinjector1_status_8" BEL
        "basesoc_sdram_phaseinjector1_status_9" BEL
        "basesoc_sdram_phaseinjector1_status_10" BEL
        "basesoc_sdram_phaseinjector1_status_11" BEL
        "basesoc_sdram_phaseinjector1_status_12" BEL
        "basesoc_sdram_phaseinjector1_status_13" BEL
        "basesoc_sdram_phaseinjector1_status_14" BEL
        "basesoc_sdram_phaseinjector1_status_15" BEL
        "basesoc_sdram_phaseinjector1_status_16" BEL
        "basesoc_sdram_phaseinjector1_status_17" BEL
        "basesoc_sdram_phaseinjector1_status_18" BEL
        "basesoc_sdram_phaseinjector1_status_19" BEL
        "basesoc_sdram_phaseinjector1_status_20" BEL
        "basesoc_sdram_phaseinjector1_status_21" BEL
        "basesoc_sdram_phaseinjector1_status_22" BEL
        "basesoc_sdram_phaseinjector1_status_23" BEL
        "basesoc_sdram_phaseinjector1_status_24" BEL
        "basesoc_sdram_phaseinjector1_status_25" BEL
        "basesoc_sdram_phaseinjector1_status_26" BEL
        "basesoc_sdram_phaseinjector1_status_27" BEL
        "basesoc_sdram_phaseinjector1_status_28" BEL
        "basesoc_sdram_phaseinjector1_status_29" BEL
        "basesoc_sdram_phaseinjector1_status_30" BEL
        "basesoc_sdram_phaseinjector1_status_31" BEL
        "opsis_i2c_shift_reg_storage_full_0" BEL
        "opsis_i2c_shift_reg_storage_full_1" BEL
        "opsis_i2c_shift_reg_storage_full_2" BEL
        "opsis_i2c_shift_reg_storage_full_3" BEL
        "opsis_i2c_shift_reg_storage_full_4" BEL
        "opsis_i2c_shift_reg_storage_full_5" BEL
        "opsis_i2c_shift_reg_storage_full_6" BEL
        "opsis_i2c_shift_reg_storage_full_7" BEL "opsis_i2c_scl_drv_reg" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface3_bank_bus_dat_r_7" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface4_bank_bus_dat_r_7" BEL
        "xilinxmultiregimpl0_regs0" BEL "xilinxmultiregimpl0_regs1" BEL
        "basesoc_sdram_dfi_p0_bank_0" BEL "basesoc_sdram_dfi_p0_bank_1" BEL
        "basesoc_sdram_dfi_p0_bank_2" BEL "basesoc_sdram_dfi_p1_bank_0" BEL
        "basesoc_sdram_dfi_p1_bank_1" BEL "basesoc_sdram_dfi_p1_bank_2" BEL
        "basesoc_sdram_bandwidth_cmd_valid" BEL
        "basesoc_sdram_bandwidth_cmd_is_write" BEL
        "basesoc_sdram_bandwidth_cmd_is_read" BEL
        "basesoc_sdram_dfi_p0_address_0" BEL "basesoc_sdram_dfi_p0_address_1"
        BEL "basesoc_sdram_dfi_p0_address_2" BEL
        "basesoc_sdram_dfi_p0_address_3" BEL "basesoc_sdram_dfi_p0_address_4"
        BEL "basesoc_sdram_dfi_p0_address_5" BEL
        "basesoc_sdram_dfi_p0_address_6" BEL "basesoc_sdram_dfi_p0_address_7"
        BEL "basesoc_sdram_dfi_p0_address_8" BEL
        "basesoc_sdram_dfi_p0_address_9" BEL "basesoc_sdram_dfi_p0_address_10"
        BEL "basesoc_sdram_dfi_p0_address_11" BEL
        "basesoc_sdram_dfi_p0_address_12" BEL
        "basesoc_sdram_dfi_p0_address_13" BEL "basesoc_sdram_dfi_p1_address_0"
        BEL "basesoc_sdram_dfi_p1_address_1" BEL
        "basesoc_sdram_dfi_p1_address_2" BEL "basesoc_sdram_dfi_p1_address_3"
        BEL "basesoc_sdram_dfi_p1_address_4" BEL
        "basesoc_sdram_dfi_p1_address_5" BEL "basesoc_sdram_dfi_p1_address_6"
        BEL "basesoc_sdram_dfi_p1_address_7" BEL
        "basesoc_sdram_dfi_p1_address_8" BEL "basesoc_sdram_dfi_p1_address_9"
        BEL "basesoc_sdram_dfi_p1_address_10" BEL
        "basesoc_sdram_dfi_p1_address_11" BEL
        "basesoc_sdram_dfi_p1_address_12" BEL
        "basesoc_sdram_dfi_p1_address_13" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_0" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_1" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_2" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_3" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_4" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_5" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_6" BEL
        "basesoc_csrbankarray_interface2_bank_bus_dat_r_7" BEL
        "opsisi2c_state_FSM_FFd3" BEL "opsisi2c_state_FSM_FFd4" BEL
        "multiplexer_state_FSM_FFd3" BEL "opsisi2c_state_FSM_FFd2" BEL
        "opsisi2c_state_FSM_FFd1" BEL "litedramwishbone2native_state_FSM_FFd4"
        BEL "multiplexer_state_FSM_FFd2" BEL "multiplexer_state_FSM_FFd1" BEL
        "litedramwishbone2native_state_FSM_FFd1" BEL
        "litedramwishbone2native_state_FSM_FFd3" BEL
        "litedramwishbone2native_state_FSM_FFd2" BEL "front_panel_count_2" BEL
        "front_panel_count_0" BEL "front_panel_count_1" BEL
        "front_panel_count_5" BEL "front_panel_count_3" BEL
        "front_panel_count_4" BEL "front_panel_count_8" BEL
        "front_panel_count_6" BEL "front_panel_count_7" BEL
        "front_panel_count_11" BEL "front_panel_count_9" BEL
        "front_panel_count_10" BEL "front_panel_count_14" BEL
        "front_panel_count_12" BEL "front_panel_count_13" BEL
        "front_panel_count_17" BEL "front_panel_count_15" BEL
        "front_panel_count_16" BEL "front_panel_count_20" BEL
        "front_panel_count_18" BEL "front_panel_count_19" BEL
        "front_panel_count_23" BEL "front_panel_count_21" BEL
        "front_panel_count_22" BEL "front_panel_count_24" BEL
        "front_panel_count_25" BEL "crg_por_0" BEL "crg_por_1" BEL "crg_por_2"
        BEL "crg_por_3" BEL "crg_por_4" BEL "crg_por_5" BEL "crg_por_6" BEL
        "crg_por_7" BEL "crg_por_8" BEL "crg_por_9" BEL "crg_por_10" BEL
        "basesoc_sdram_timer_count_5" BEL "basesoc_sdram_timer_count_3" BEL
        "basesoc_sdram_timer_count_4" BEL "basesoc_sdram_timer_count_8" BEL
        "basesoc_sdram_timer_count_6" BEL "basesoc_sdram_timer_count_7" BEL
        "dna_cnt_0" BEL "dna_cnt_1" BEL "dna_cnt_2" BEL "dna_cnt_3" BEL
        "dna_cnt_4" BEL "dna_cnt_5" BEL "dna_cnt_6" BEL
        "basesoc_ctrl_bus_errors_0" BEL "basesoc_ctrl_bus_errors_1" BEL
        "basesoc_ctrl_bus_errors_2" BEL "basesoc_ctrl_bus_errors_3" BEL
        "basesoc_ctrl_bus_errors_4" BEL "basesoc_ctrl_bus_errors_5" BEL
        "basesoc_ctrl_bus_errors_6" BEL "basesoc_ctrl_bus_errors_7" BEL
        "basesoc_ctrl_bus_errors_8" BEL "basesoc_ctrl_bus_errors_9" BEL
        "basesoc_ctrl_bus_errors_10" BEL "basesoc_ctrl_bus_errors_11" BEL
        "basesoc_ctrl_bus_errors_12" BEL "basesoc_ctrl_bus_errors_13" BEL
        "basesoc_ctrl_bus_errors_14" BEL "basesoc_ctrl_bus_errors_15" BEL
        "basesoc_ctrl_bus_errors_16" BEL "basesoc_ctrl_bus_errors_17" BEL
        "basesoc_ctrl_bus_errors_18" BEL "basesoc_ctrl_bus_errors_19" BEL
        "basesoc_ctrl_bus_errors_20" BEL "basesoc_ctrl_bus_errors_21" BEL
        "basesoc_ctrl_bus_errors_22" BEL "basesoc_ctrl_bus_errors_23" BEL
        "basesoc_ctrl_bus_errors_24" BEL "basesoc_ctrl_bus_errors_25" BEL
        "basesoc_ctrl_bus_errors_26" BEL "basesoc_ctrl_bus_errors_27" BEL
        "basesoc_ctrl_bus_errors_28" BEL "basesoc_ctrl_bus_errors_29" BEL
        "basesoc_ctrl_bus_errors_30" BEL "basesoc_ctrl_bus_errors_31" BEL
        "basesoc_counter_0" BEL "basesoc_counter_1" BEL "suart_rx_bitcount_0"
        BEL "suart_rx_bitcount_1" BEL "suart_rx_bitcount_2" BEL
        "suart_rx_bitcount_3" BEL "suart_tx_fifo_produce_0" BEL
        "suart_tx_fifo_produce_1" BEL "suart_tx_fifo_produce_2" BEL
        "suart_tx_fifo_produce_3" BEL "suart_tx_bitcount_0" BEL
        "suart_tx_bitcount_1" BEL "suart_tx_bitcount_2" BEL
        "suart_tx_bitcount_3" BEL "suart_tx_fifo_consume_0" BEL
        "suart_tx_fifo_consume_1" BEL "suart_tx_fifo_consume_2" BEL
        "suart_tx_fifo_consume_3" BEL "suart_rx_fifo_produce_0" BEL
        "suart_rx_fifo_produce_1" BEL "suart_rx_fifo_produce_2" BEL
        "suart_rx_fifo_produce_3" BEL "suart_tx_fifo_level0_0" BEL
        "suart_tx_fifo_level0_1" BEL "suart_tx_fifo_level0_2" BEL
        "suart_tx_fifo_level0_3" BEL "suart_tx_fifo_level0_4" BEL
        "suart_rx_fifo_consume_0" BEL "suart_rx_fifo_consume_1" BEL
        "suart_rx_fifo_consume_2" BEL "suart_rx_fifo_consume_3" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2" BEL
        "suart_rx_fifo_level0_0" BEL "suart_rx_fifo_level0_1" BEL
        "suart_rx_fifo_level0_2" BEL "suart_rx_fifo_level0_3" BEL
        "suart_rx_fifo_level0_4" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine0_trascon_count_0" BEL
        "basesoc_sdram_bankmachine0_trascon_count_1" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine0_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine0_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine0_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine1_trascon_count_0" BEL
        "basesoc_sdram_bankmachine1_trascon_count_1" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine1_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine1_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine1_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine2_trascon_count_0" BEL
        "basesoc_sdram_bankmachine2_trascon_count_1" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine2_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine2_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine2_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine3_trascon_count_0" BEL
        "basesoc_sdram_bankmachine3_trascon_count_1" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine3_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine3_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine3_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine4_trascon_count_0" BEL
        "basesoc_sdram_bankmachine4_trascon_count_1" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine4_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine4_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine4_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine5_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine5_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine5_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine5_trascon_count_0" BEL
        "basesoc_sdram_bankmachine5_trascon_count_1" BEL
        "basesoc_sdram_bankmachine6_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine6_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine6_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_0" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_1" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_2" BEL
        "basesoc_sdram_bankmachine6_trascon_count_0" BEL
        "basesoc_sdram_bankmachine6_trascon_count_1" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_0" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_1" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_2" BEL
        "basesoc_sdram_bankmachine7_twtpcon_count_0" BEL
        "basesoc_sdram_bankmachine7_twtpcon_count_1" BEL
        "basesoc_sdram_bankmachine7_twtpcon_count_2" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_0" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_1" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_2" BEL
        "basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_3" BEL
        "basesoc_sdram_twtrcon_count_0" BEL "basesoc_sdram_twtrcon_count_1"
        BEL "basesoc_sdram_twtrcon_count_2" BEL
        "basesoc_sdram_bankmachine7_trascon_count_0" BEL
        "basesoc_sdram_bankmachine7_trascon_count_1" BEL
        "basesoc_sdram_bandwidth_nreads_0" BEL
        "basesoc_sdram_bandwidth_nreads_1" BEL
        "basesoc_sdram_bandwidth_nreads_2" BEL
        "basesoc_sdram_bandwidth_nreads_3" BEL
        "basesoc_sdram_bandwidth_nreads_4" BEL
        "basesoc_sdram_bandwidth_nreads_5" BEL
        "basesoc_sdram_bandwidth_nreads_6" BEL
        "basesoc_sdram_bandwidth_nreads_7" BEL
        "basesoc_sdram_bandwidth_nreads_8" BEL
        "basesoc_sdram_bandwidth_nreads_9" BEL
        "basesoc_sdram_bandwidth_nreads_10" BEL
        "basesoc_sdram_bandwidth_nreads_11" BEL
        "basesoc_sdram_bandwidth_nreads_12" BEL
        "basesoc_sdram_bandwidth_nreads_13" BEL
        "basesoc_sdram_bandwidth_nreads_14" BEL
        "basesoc_sdram_bandwidth_nreads_15" BEL
        "basesoc_sdram_bandwidth_nreads_16" BEL
        "basesoc_sdram_bandwidth_nreads_17" BEL
        "basesoc_sdram_bandwidth_nreads_18" BEL
        "basesoc_sdram_bandwidth_nreads_19" BEL
        "basesoc_sdram_bandwidth_nreads_20" BEL
        "basesoc_sdram_bandwidth_nreads_21" BEL
        "basesoc_sdram_bandwidth_nreads_22" BEL
        "basesoc_sdram_bandwidth_nreads_23" BEL
        "basesoc_sdram_bandwidth_nwrites_0" BEL
        "basesoc_sdram_bandwidth_nwrites_1" BEL
        "basesoc_sdram_bandwidth_nwrites_2" BEL
        "basesoc_sdram_bandwidth_nwrites_3" BEL
        "basesoc_sdram_bandwidth_nwrites_4" BEL
        "basesoc_sdram_bandwidth_nwrites_5" BEL
        "basesoc_sdram_bandwidth_nwrites_6" BEL
        "basesoc_sdram_bandwidth_nwrites_7" BEL
        "basesoc_sdram_bandwidth_nwrites_8" BEL
        "basesoc_sdram_bandwidth_nwrites_9" BEL
        "basesoc_sdram_bandwidth_nwrites_10" BEL
        "basesoc_sdram_bandwidth_nwrites_11" BEL
        "basesoc_sdram_bandwidth_nwrites_12" BEL
        "basesoc_sdram_bandwidth_nwrites_13" BEL
        "basesoc_sdram_bandwidth_nwrites_14" BEL
        "basesoc_sdram_bandwidth_nwrites_15" BEL
        "basesoc_sdram_bandwidth_nwrites_16" BEL
        "basesoc_sdram_bandwidth_nwrites_17" BEL
        "basesoc_sdram_bandwidth_nwrites_18" BEL
        "basesoc_sdram_bandwidth_nwrites_19" BEL
        "basesoc_sdram_bandwidth_nwrites_20" BEL
        "basesoc_sdram_bandwidth_nwrites_21" BEL
        "basesoc_sdram_bandwidth_nwrites_22" BEL
        "basesoc_sdram_bandwidth_nwrites_23" BEL "basesoc_count_2" BEL
        "basesoc_count_0" BEL "basesoc_count_1" BEL "basesoc_count_5" BEL
        "basesoc_count_3" BEL "basesoc_count_4" BEL "basesoc_count_8" BEL
        "basesoc_count_6" BEL "basesoc_count_7" BEL "basesoc_count_9" BEL
        "basesoc_count_10" BEL "basesoc_count_13" BEL "basesoc_count_11" BEL
        "basesoc_count_12" BEL "basesoc_count_16" BEL "basesoc_count_14" BEL
        "basesoc_count_15" BEL "basesoc_count_19" BEL "basesoc_count_17" BEL
        "basesoc_count_18" BEL "refresher_state_FSM_FFd2" BEL
        "refresher_state_FSM_FFd1" BEL "cache_state_FSM_FFd2" BEL
        "cache_state_FSM_FFd3" BEL "bankmachine1_state_FSM_FFd2" BEL
        "cache_state_FSM_FFd1" BEL "bankmachine1_state_FSM_FFd3" BEL
        "bankmachine0_state_FSM_FFd2" BEL "bankmachine1_state_FSM_FFd1" BEL
        "bankmachine0_state_FSM_FFd3" BEL "bankmachine2_state_FSM_FFd2" BEL
        "bankmachine0_state_FSM_FFd1" BEL "bankmachine2_state_FSM_FFd3" BEL
        "bankmachine3_state_FSM_FFd2" BEL "bankmachine2_state_FSM_FFd1" BEL
        "bankmachine3_state_FSM_FFd3" BEL "bankmachine4_state_FSM_FFd2" BEL
        "bankmachine3_state_FSM_FFd1" BEL "bankmachine4_state_FSM_FFd3" BEL
        "bankmachine5_state_FSM_FFd2" BEL "bankmachine4_state_FSM_FFd1" BEL
        "bankmachine5_state_FSM_FFd3" BEL "bankmachine6_state_FSM_FFd2" BEL
        "bankmachine5_state_FSM_FFd1" BEL "bankmachine6_state_FSM_FFd3" BEL
        "bankmachine7_state_FSM_FFd2" BEL "bankmachine6_state_FSM_FFd1" BEL
        "bankmachine7_state_FSM_FFd3" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd7" BEL
        "bankmachine7_state_FSM_FFd1" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd8" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd4" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd6" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd5" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd1" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd3" BEL
        "basesoc_sdram_choose_cmd_grant_FSM_FFd2" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd6" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd8" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd7" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd3" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd5" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd4" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd2" BEL
        "basesoc_sdram_choose_req_grant_FSM_FFd1" BEL "inst_LPM_FF_3" BEL
        "inst_LPM_FF_2" BEL "inst_LPM_FF_1" BEL "inst_LPM_FF_0" BEL "sys_bufg"
        BEL "lm32_cpu/cc_31" BEL "lm32_cpu/cc_30" BEL "lm32_cpu/cc_29" BEL
        "lm32_cpu/cc_28" BEL "lm32_cpu/cc_27" BEL "lm32_cpu/cc_26" BEL
        "lm32_cpu/cc_25" BEL "lm32_cpu/cc_24" BEL "lm32_cpu/cc_23" BEL
        "lm32_cpu/cc_22" BEL "lm32_cpu/cc_21" BEL "lm32_cpu/cc_20" BEL
        "lm32_cpu/cc_19" BEL "lm32_cpu/cc_18" BEL "lm32_cpu/cc_17" BEL
        "lm32_cpu/cc_16" BEL "lm32_cpu/cc_15" BEL "lm32_cpu/cc_14" BEL
        "lm32_cpu/cc_13" BEL "lm32_cpu/cc_12" BEL "lm32_cpu/cc_11" BEL
        "lm32_cpu/cc_10" BEL "lm32_cpu/cc_9" BEL "lm32_cpu/cc_8" BEL
        "lm32_cpu/cc_7" BEL "lm32_cpu/cc_6" BEL "lm32_cpu/cc_5" BEL
        "lm32_cpu/cc_4" BEL "lm32_cpu/cc_3" BEL "lm32_cpu/cc_2" BEL
        "lm32_cpu/cc_1" BEL "lm32_cpu/cc_0" BEL "lm32_cpu/write_enable_w" BEL
        "lm32_cpu/branch_m" BEL "lm32_cpu/m_bypass_enable_m" BEL
        "lm32_cpu/csr_write_enable_x" BEL "lm32_cpu/eret_x" BEL
        "lm32_cpu/scall_x" BEL "lm32_cpu/csr_x_2" BEL "lm32_cpu/csr_x_1" BEL
        "lm32_cpu/csr_x_0" BEL "lm32_cpu/write_enable_x" BEL
        "lm32_cpu/x_bypass_enable_x" BEL "lm32_cpu/branch_target_m_31" BEL
        "lm32_cpu/branch_target_m_30" BEL "lm32_cpu/branch_target_m_29" BEL
        "lm32_cpu/branch_target_m_28" BEL "lm32_cpu/branch_target_m_27" BEL
        "lm32_cpu/branch_target_m_26" BEL "lm32_cpu/branch_target_m_25" BEL
        "lm32_cpu/branch_target_m_24" BEL "lm32_cpu/branch_target_m_23" BEL
        "lm32_cpu/branch_target_m_22" BEL "lm32_cpu/branch_target_m_21" BEL
        "lm32_cpu/branch_target_m_20" BEL "lm32_cpu/branch_target_m_19" BEL
        "lm32_cpu/branch_target_m_18" BEL "lm32_cpu/branch_target_m_17" BEL
        "lm32_cpu/branch_target_m_16" BEL "lm32_cpu/branch_target_m_15" BEL
        "lm32_cpu/branch_target_m_14" BEL "lm32_cpu/branch_target_m_13" BEL
        "lm32_cpu/branch_target_m_12" BEL "lm32_cpu/branch_target_m_11" BEL
        "lm32_cpu/branch_target_m_10" BEL "lm32_cpu/branch_target_m_9" BEL
        "lm32_cpu/branch_target_m_8" BEL "lm32_cpu/branch_target_m_7" BEL
        "lm32_cpu/branch_target_m_6" BEL "lm32_cpu/branch_target_m_5" BEL
        "lm32_cpu/branch_target_m_4" BEL "lm32_cpu/branch_target_m_3" BEL
        "lm32_cpu/branch_target_m_2" BEL "lm32_cpu/branch_target_x_31" BEL
        "lm32_cpu/branch_target_x_30" BEL "lm32_cpu/branch_target_x_29" BEL
        "lm32_cpu/branch_target_x_28" BEL "lm32_cpu/branch_target_x_27" BEL
        "lm32_cpu/branch_target_x_26" BEL "lm32_cpu/branch_target_x_25" BEL
        "lm32_cpu/branch_target_x_24" BEL "lm32_cpu/branch_target_x_23" BEL
        "lm32_cpu/branch_target_x_22" BEL "lm32_cpu/branch_target_x_21" BEL
        "lm32_cpu/branch_target_x_20" BEL "lm32_cpu/branch_target_x_19" BEL
        "lm32_cpu/branch_target_x_18" BEL "lm32_cpu/branch_target_x_17" BEL
        "lm32_cpu/branch_target_x_16" BEL "lm32_cpu/branch_target_x_15" BEL
        "lm32_cpu/branch_target_x_14" BEL "lm32_cpu/branch_target_x_13" BEL
        "lm32_cpu/branch_target_x_12" BEL "lm32_cpu/branch_target_x_11" BEL
        "lm32_cpu/branch_target_x_10" BEL "lm32_cpu/branch_target_x_9" BEL
        "lm32_cpu/branch_target_x_8" BEL "lm32_cpu/branch_target_x_7" BEL
        "lm32_cpu/branch_target_x_6" BEL "lm32_cpu/branch_target_x_5" BEL
        "lm32_cpu/branch_target_x_4" BEL "lm32_cpu/branch_target_x_3" BEL
        "lm32_cpu/branch_target_x_2" BEL "lm32_cpu/operand_w_31" BEL
        "lm32_cpu/operand_w_30" BEL "lm32_cpu/operand_w_29" BEL
        "lm32_cpu/operand_w_28" BEL "lm32_cpu/operand_w_27" BEL
        "lm32_cpu/operand_w_26" BEL "lm32_cpu/operand_w_25" BEL
        "lm32_cpu/operand_w_24" BEL "lm32_cpu/operand_w_23" BEL
        "lm32_cpu/operand_w_22" BEL "lm32_cpu/operand_w_21" BEL
        "lm32_cpu/operand_w_20" BEL "lm32_cpu/operand_w_19" BEL
        "lm32_cpu/operand_w_18" BEL "lm32_cpu/operand_w_17" BEL
        "lm32_cpu/operand_w_16" BEL "lm32_cpu/operand_w_15" BEL
        "lm32_cpu/operand_w_14" BEL "lm32_cpu/operand_w_13" BEL
        "lm32_cpu/operand_w_12" BEL "lm32_cpu/operand_w_11" BEL
        "lm32_cpu/operand_w_10" BEL "lm32_cpu/operand_w_9" BEL
        "lm32_cpu/operand_w_8" BEL "lm32_cpu/operand_w_7" BEL
        "lm32_cpu/operand_w_6" BEL "lm32_cpu/operand_w_5" BEL
        "lm32_cpu/operand_w_4" BEL "lm32_cpu/operand_w_3" BEL
        "lm32_cpu/operand_w_2" BEL "lm32_cpu/operand_w_1" BEL
        "lm32_cpu/operand_w_0" BEL "lm32_cpu/operand_m_31" BEL
        "lm32_cpu/operand_m_30" BEL "lm32_cpu/operand_m_29" BEL
        "lm32_cpu/operand_m_28" BEL "lm32_cpu/operand_m_27" BEL
        "lm32_cpu/operand_m_26" BEL "lm32_cpu/operand_m_25" BEL
        "lm32_cpu/operand_m_24" BEL "lm32_cpu/operand_m_23" BEL
        "lm32_cpu/operand_m_22" BEL "lm32_cpu/operand_m_21" BEL
        "lm32_cpu/operand_m_20" BEL "lm32_cpu/operand_m_19" BEL
        "lm32_cpu/operand_m_18" BEL "lm32_cpu/operand_m_17" BEL
        "lm32_cpu/operand_m_16" BEL "lm32_cpu/operand_m_15" BEL
        "lm32_cpu/operand_m_14" BEL "lm32_cpu/operand_m_13" BEL
        "lm32_cpu/operand_m_12" BEL "lm32_cpu/operand_m_11" BEL
        "lm32_cpu/operand_m_10" BEL "lm32_cpu/operand_m_9" BEL
        "lm32_cpu/operand_m_8" BEL "lm32_cpu/operand_m_7" BEL
        "lm32_cpu/operand_m_6" BEL "lm32_cpu/operand_m_5" BEL
        "lm32_cpu/operand_m_4" BEL "lm32_cpu/operand_m_3" BEL
        "lm32_cpu/operand_m_2" BEL "lm32_cpu/operand_m_1" BEL
        "lm32_cpu/operand_m_0" BEL "lm32_cpu/condition_met_m" BEL
        "lm32_cpu/eba_31" BEL "lm32_cpu/eba_30" BEL "lm32_cpu/eba_29" BEL
        "lm32_cpu/eba_28" BEL "lm32_cpu/eba_27" BEL "lm32_cpu/eba_26" BEL
        "lm32_cpu/eba_25" BEL "lm32_cpu/eba_24" BEL "lm32_cpu/eba_23" BEL
        "lm32_cpu/eba_22" BEL "lm32_cpu/eba_21" BEL "lm32_cpu/eba_20" BEL
        "lm32_cpu/eba_19" BEL "lm32_cpu/eba_18" BEL "lm32_cpu/eba_17" BEL
        "lm32_cpu/eba_16" BEL "lm32_cpu/eba_15" BEL "lm32_cpu/eba_14" BEL
        "lm32_cpu/eba_13" BEL "lm32_cpu/eba_12" BEL "lm32_cpu/eba_11" BEL
        "lm32_cpu/eba_10" BEL "lm32_cpu/eba_9" BEL "lm32_cpu/operand_1_x_31"
        BEL "lm32_cpu/operand_1_x_30" BEL "lm32_cpu/operand_1_x_29" BEL
        "lm32_cpu/operand_1_x_28" BEL "lm32_cpu/operand_1_x_27" BEL
        "lm32_cpu/operand_1_x_26" BEL "lm32_cpu/operand_1_x_25" BEL
        "lm32_cpu/operand_1_x_24" BEL "lm32_cpu/operand_1_x_23" BEL
        "lm32_cpu/operand_1_x_22" BEL "lm32_cpu/operand_1_x_21" BEL
        "lm32_cpu/operand_1_x_20" BEL "lm32_cpu/operand_1_x_19" BEL
        "lm32_cpu/operand_1_x_18" BEL "lm32_cpu/operand_1_x_17" BEL
        "lm32_cpu/operand_1_x_16" BEL "lm32_cpu/operand_1_x_15" BEL
        "lm32_cpu/operand_1_x_14" BEL "lm32_cpu/operand_1_x_13" BEL
        "lm32_cpu/operand_1_x_12" BEL "lm32_cpu/operand_1_x_11" BEL
        "lm32_cpu/operand_1_x_10" BEL "lm32_cpu/operand_1_x_9" BEL
        "lm32_cpu/operand_1_x_8" BEL "lm32_cpu/operand_1_x_7" BEL
        "lm32_cpu/operand_1_x_6" BEL "lm32_cpu/operand_1_x_5" BEL
        "lm32_cpu/operand_1_x_4" BEL "lm32_cpu/operand_1_x_3" BEL
        "lm32_cpu/operand_1_x_2" BEL "lm32_cpu/operand_1_x_1" BEL
        "lm32_cpu/operand_1_x_0" BEL "lm32_cpu/store_operand_x_31" BEL
        "lm32_cpu/store_operand_x_30" BEL "lm32_cpu/store_operand_x_29" BEL
        "lm32_cpu/store_operand_x_28" BEL "lm32_cpu/store_operand_x_27" BEL
        "lm32_cpu/store_operand_x_26" BEL "lm32_cpu/store_operand_x_25" BEL
        "lm32_cpu/store_operand_x_24" BEL "lm32_cpu/store_operand_x_23" BEL
        "lm32_cpu/store_operand_x_22" BEL "lm32_cpu/store_operand_x_21" BEL
        "lm32_cpu/store_operand_x_20" BEL "lm32_cpu/store_operand_x_19" BEL
        "lm32_cpu/store_operand_x_18" BEL "lm32_cpu/store_operand_x_17" BEL
        "lm32_cpu/store_operand_x_16" BEL "lm32_cpu/store_operand_x_15" BEL
        "lm32_cpu/store_operand_x_14" BEL "lm32_cpu/store_operand_x_13" BEL
        "lm32_cpu/store_operand_x_12" BEL "lm32_cpu/store_operand_x_11" BEL
        "lm32_cpu/store_operand_x_10" BEL "lm32_cpu/store_operand_x_9" BEL
        "lm32_cpu/store_operand_x_8" BEL "lm32_cpu/store_operand_x_7" BEL
        "lm32_cpu/store_operand_x_6" BEL "lm32_cpu/store_operand_x_5" BEL
        "lm32_cpu/store_operand_x_4" BEL "lm32_cpu/store_operand_x_3" BEL
        "lm32_cpu/store_operand_x_2" BEL "lm32_cpu/store_operand_x_1" BEL
        "lm32_cpu/store_operand_x_0" BEL "lm32_cpu/branch_predict_taken_m" BEL
        "lm32_cpu/write_idx_w_4" BEL "lm32_cpu/write_idx_w_3" BEL
        "lm32_cpu/write_idx_w_2" BEL "lm32_cpu/write_idx_w_1" BEL
        "lm32_cpu/write_idx_w_0" BEL "lm32_cpu/w_result_sel_load_w" BEL
        "lm32_cpu/valid_w" BEL "lm32_cpu/write_idx_m_4" BEL
        "lm32_cpu/write_idx_m_3" BEL "lm32_cpu/write_idx_m_2" BEL
        "lm32_cpu/write_idx_m_1" BEL "lm32_cpu/write_idx_m_0" BEL
        "lm32_cpu/branch_predict_taken_x" BEL "lm32_cpu/store_m" BEL
        "lm32_cpu/load_m" BEL "lm32_cpu/branch_predict_m" BEL
        "lm32_cpu/m_result_sel_compare_m" BEL "lm32_cpu/operand_0_x_31" BEL
        "lm32_cpu/operand_0_x_30" BEL "lm32_cpu/operand_0_x_29" BEL
        "lm32_cpu/operand_0_x_28" BEL "lm32_cpu/operand_0_x_27" BEL
        "lm32_cpu/operand_0_x_26" BEL "lm32_cpu/operand_0_x_25" BEL
        "lm32_cpu/operand_0_x_24" BEL "lm32_cpu/operand_0_x_23" BEL
        "lm32_cpu/operand_0_x_22" BEL "lm32_cpu/operand_0_x_21" BEL
        "lm32_cpu/operand_0_x_20" BEL "lm32_cpu/operand_0_x_19" BEL
        "lm32_cpu/operand_0_x_18" BEL "lm32_cpu/operand_0_x_17" BEL
        "lm32_cpu/operand_0_x_16" BEL "lm32_cpu/operand_0_x_15" BEL
        "lm32_cpu/operand_0_x_14" BEL "lm32_cpu/operand_0_x_13" BEL
        "lm32_cpu/operand_0_x_12" BEL "lm32_cpu/operand_0_x_11" BEL
        "lm32_cpu/operand_0_x_10" BEL "lm32_cpu/operand_0_x_9" BEL
        "lm32_cpu/operand_0_x_8" BEL "lm32_cpu/operand_0_x_7" BEL
        "lm32_cpu/operand_0_x_6" BEL "lm32_cpu/operand_0_x_5" BEL
        "lm32_cpu/operand_0_x_4" BEL "lm32_cpu/operand_0_x_3" BEL
        "lm32_cpu/operand_0_x_2" BEL "lm32_cpu/operand_0_x_1" BEL
        "lm32_cpu/operand_0_x_0" BEL "lm32_cpu/valid_m" BEL
        "lm32_cpu/exception_w" BEL "lm32_cpu/exception_m" BEL
        "lm32_cpu/condition_x_2" BEL "lm32_cpu/condition_x_1" BEL
        "lm32_cpu/condition_x_0" BEL "lm32_cpu/logic_op_x_3" BEL
        "lm32_cpu/adder_op_x_n" BEL "lm32_cpu/adder_op_x" BEL
        "lm32_cpu/load_x" BEL "lm32_cpu/store_x" BEL "lm32_cpu/write_idx_x_4"
        BEL "lm32_cpu/write_idx_x_3" BEL "lm32_cpu/write_idx_x_2" BEL
        "lm32_cpu/write_idx_x_1" BEL "lm32_cpu/write_idx_x_0" BEL
        "lm32_cpu/x_result_sel_sext_x" BEL "lm32_cpu/x_result_sel_mc_arith_x"
        BEL "lm32_cpu/x_result_sel_add_x" BEL "lm32_cpu/x_result_sel_csr_x"
        BEL "lm32_cpu/interrupt_unit/im_31" BEL
        "lm32_cpu/interrupt_unit/im_30" BEL "lm32_cpu/interrupt_unit/im_29"
        BEL "lm32_cpu/interrupt_unit/im_28" BEL
        "lm32_cpu/interrupt_unit/im_27" BEL "lm32_cpu/interrupt_unit/im_26"
        BEL "lm32_cpu/interrupt_unit/im_25" BEL
        "lm32_cpu/interrupt_unit/im_24" BEL "lm32_cpu/interrupt_unit/im_23"
        BEL "lm32_cpu/interrupt_unit/im_22" BEL
        "lm32_cpu/interrupt_unit/im_21" BEL "lm32_cpu/interrupt_unit/im_20"
        BEL "lm32_cpu/interrupt_unit/im_19" BEL
        "lm32_cpu/interrupt_unit/im_18" BEL "lm32_cpu/interrupt_unit/im_17"
        BEL "lm32_cpu/interrupt_unit/im_16" BEL
        "lm32_cpu/interrupt_unit/im_15" BEL "lm32_cpu/interrupt_unit/im_14"
        BEL "lm32_cpu/interrupt_unit/im_13" BEL
        "lm32_cpu/interrupt_unit/im_12" BEL "lm32_cpu/interrupt_unit/im_11"
        BEL "lm32_cpu/interrupt_unit/im_10" BEL "lm32_cpu/interrupt_unit/im_9"
        BEL "lm32_cpu/interrupt_unit/im_8" BEL "lm32_cpu/interrupt_unit/im_7"
        BEL "lm32_cpu/interrupt_unit/im_6" BEL "lm32_cpu/interrupt_unit/im_5"
        BEL "lm32_cpu/interrupt_unit/im_4" BEL "lm32_cpu/interrupt_unit/im_3"
        BEL "lm32_cpu/interrupt_unit/im_2" BEL "lm32_cpu/interrupt_unit/im_1"
        BEL "lm32_cpu/interrupt_unit/im_0" BEL
        "lm32_cpu/instruction_unit/i_adr_o_31" BEL
        "lm32_cpu/instruction_unit/i_adr_o_30" BEL
        "lm32_cpu/instruction_unit/i_adr_o_29" BEL
        "lm32_cpu/instruction_unit/i_adr_o_28" BEL
        "lm32_cpu/instruction_unit/i_adr_o_27" BEL
        "lm32_cpu/instruction_unit/i_adr_o_26" BEL
        "lm32_cpu/instruction_unit/i_adr_o_25" BEL
        "lm32_cpu/instruction_unit/i_adr_o_24" BEL
        "lm32_cpu/instruction_unit/i_adr_o_23" BEL
        "lm32_cpu/instruction_unit/i_adr_o_22" BEL
        "lm32_cpu/instruction_unit/i_adr_o_21" BEL
        "lm32_cpu/instruction_unit/i_adr_o_20" BEL
        "lm32_cpu/instruction_unit/i_adr_o_19" BEL
        "lm32_cpu/instruction_unit/i_adr_o_18" BEL
        "lm32_cpu/instruction_unit/i_adr_o_17" BEL
        "lm32_cpu/instruction_unit/i_adr_o_16" BEL
        "lm32_cpu/instruction_unit/i_adr_o_15" BEL
        "lm32_cpu/instruction_unit/i_adr_o_14" BEL
        "lm32_cpu/instruction_unit/i_adr_o_13" BEL
        "lm32_cpu/instruction_unit/i_adr_o_12" BEL
        "lm32_cpu/instruction_unit/i_adr_o_11" BEL
        "lm32_cpu/instruction_unit/i_adr_o_10" BEL
        "lm32_cpu/instruction_unit/i_adr_o_9" BEL
        "lm32_cpu/instruction_unit/i_adr_o_8" BEL
        "lm32_cpu/instruction_unit/i_adr_o_7" BEL
        "lm32_cpu/instruction_unit/i_adr_o_6" BEL
        "lm32_cpu/instruction_unit/i_adr_o_5" BEL
        "lm32_cpu/instruction_unit/i_adr_o_4" BEL
        "lm32_cpu/instruction_unit/i_adr_o_3" BEL
        "lm32_cpu/instruction_unit/i_adr_o_2" BEL
        "lm32_cpu/instruction_unit/pc_f_31" BEL
        "lm32_cpu/instruction_unit/pc_f_30" BEL
        "lm32_cpu/instruction_unit/pc_f_29" BEL
        "lm32_cpu/instruction_unit/pc_f_28" BEL
        "lm32_cpu/instruction_unit/pc_f_27" BEL
        "lm32_cpu/instruction_unit/pc_f_26" BEL
        "lm32_cpu/instruction_unit/pc_f_25" BEL
        "lm32_cpu/instruction_unit/pc_f_24" BEL
        "lm32_cpu/instruction_unit/pc_f_23" BEL
        "lm32_cpu/instruction_unit/pc_f_22" BEL
        "lm32_cpu/instruction_unit/pc_f_21" BEL
        "lm32_cpu/instruction_unit/pc_f_20" BEL
        "lm32_cpu/instruction_unit/pc_f_19" BEL
        "lm32_cpu/instruction_unit/pc_f_18" BEL
        "lm32_cpu/instruction_unit/pc_f_17" BEL
        "lm32_cpu/instruction_unit/pc_f_16" BEL
        "lm32_cpu/instruction_unit/pc_f_15" BEL
        "lm32_cpu/instruction_unit/pc_f_14" BEL
        "lm32_cpu/instruction_unit/pc_f_13" BEL
        "lm32_cpu/instruction_unit/pc_f_12" BEL
        "lm32_cpu/instruction_unit/pc_f_11" BEL
        "lm32_cpu/instruction_unit/pc_f_10" BEL
        "lm32_cpu/instruction_unit/pc_f_9" BEL
        "lm32_cpu/instruction_unit/pc_f_8" BEL
        "lm32_cpu/instruction_unit/pc_f_7" BEL
        "lm32_cpu/instruction_unit/pc_f_6" BEL
        "lm32_cpu/instruction_unit/pc_f_5" BEL
        "lm32_cpu/instruction_unit/pc_f_4" BEL
        "lm32_cpu/instruction_unit/pc_f_3" BEL
        "lm32_cpu/instruction_unit/pc_f_2" BEL
        "lm32_cpu/instruction_unit/pc_m_31" BEL
        "lm32_cpu/instruction_unit/pc_m_30" BEL
        "lm32_cpu/instruction_unit/pc_m_29" BEL
        "lm32_cpu/instruction_unit/pc_m_28" BEL
        "lm32_cpu/instruction_unit/pc_m_27" BEL
        "lm32_cpu/instruction_unit/pc_m_26" BEL
        "lm32_cpu/instruction_unit/pc_m_25" BEL
        "lm32_cpu/instruction_unit/pc_m_24" BEL
        "lm32_cpu/instruction_unit/pc_m_23" BEL
        "lm32_cpu/instruction_unit/pc_m_22" BEL
        "lm32_cpu/instruction_unit/pc_m_21" BEL
        "lm32_cpu/instruction_unit/pc_m_20" BEL
        "lm32_cpu/instruction_unit/pc_m_19" BEL
        "lm32_cpu/instruction_unit/pc_m_18" BEL
        "lm32_cpu/instruction_unit/pc_m_17" BEL
        "lm32_cpu/instruction_unit/pc_m_16" BEL
        "lm32_cpu/instruction_unit/pc_m_15" BEL
        "lm32_cpu/instruction_unit/pc_m_14" BEL
        "lm32_cpu/instruction_unit/pc_m_13" BEL
        "lm32_cpu/instruction_unit/pc_m_12" BEL
        "lm32_cpu/instruction_unit/pc_m_11" BEL
        "lm32_cpu/instruction_unit/pc_m_10" BEL
        "lm32_cpu/instruction_unit/pc_m_9" BEL
        "lm32_cpu/instruction_unit/pc_m_8" BEL
        "lm32_cpu/instruction_unit/pc_m_7" BEL
        "lm32_cpu/instruction_unit/pc_m_6" BEL
        "lm32_cpu/instruction_unit/pc_m_5" BEL
        "lm32_cpu/instruction_unit/pc_m_4" BEL
        "lm32_cpu/instruction_unit/pc_m_3" BEL
        "lm32_cpu/instruction_unit/pc_m_2" BEL
        "lm32_cpu/instruction_unit/instruction_d_31" BEL
        "lm32_cpu/instruction_unit/instruction_d_30" BEL
        "lm32_cpu/instruction_unit/instruction_d_29" BEL
        "lm32_cpu/instruction_unit/instruction_d_28" BEL
        "lm32_cpu/instruction_unit/instruction_d_27" BEL
        "lm32_cpu/instruction_unit/instruction_d_26" BEL
        "lm32_cpu/instruction_unit/instruction_d_25" BEL
        "lm32_cpu/instruction_unit/instruction_d_24" BEL
        "lm32_cpu/instruction_unit/instruction_d_23" BEL
        "lm32_cpu/instruction_unit/instruction_d_22" BEL
        "lm32_cpu/instruction_unit/instruction_d_21" BEL
        "lm32_cpu/instruction_unit/instruction_d_20" BEL
        "lm32_cpu/instruction_unit/instruction_d_19" BEL
        "lm32_cpu/instruction_unit/instruction_d_18" BEL
        "lm32_cpu/instruction_unit/instruction_d_17" BEL
        "lm32_cpu/instruction_unit/instruction_d_16" BEL
        "lm32_cpu/instruction_unit/instruction_d_15" BEL
        "lm32_cpu/instruction_unit/instruction_d_14" BEL
        "lm32_cpu/instruction_unit/instruction_d_13" BEL
        "lm32_cpu/instruction_unit/instruction_d_12" BEL
        "lm32_cpu/instruction_unit/instruction_d_11" BEL
        "lm32_cpu/instruction_unit/instruction_d_10" BEL
        "lm32_cpu/instruction_unit/instruction_d_9" BEL
        "lm32_cpu/instruction_unit/instruction_d_8" BEL
        "lm32_cpu/instruction_unit/instruction_d_7" BEL
        "lm32_cpu/instruction_unit/instruction_d_6" BEL
        "lm32_cpu/instruction_unit/instruction_d_5" BEL
        "lm32_cpu/instruction_unit/instruction_d_4" BEL
        "lm32_cpu/instruction_unit/instruction_d_3" BEL
        "lm32_cpu/instruction_unit/instruction_d_2" BEL
        "lm32_cpu/instruction_unit/instruction_d_1" BEL
        "lm32_cpu/instruction_unit/instruction_d_0" BEL
        "lm32_cpu/instruction_unit/pc_x_31" BEL
        "lm32_cpu/instruction_unit/pc_x_30" BEL
        "lm32_cpu/instruction_unit/pc_x_29" BEL
        "lm32_cpu/instruction_unit/pc_x_28" BEL
        "lm32_cpu/instruction_unit/pc_x_27" BEL
        "lm32_cpu/instruction_unit/pc_x_26" BEL
        "lm32_cpu/instruction_unit/pc_x_25" BEL
        "lm32_cpu/instruction_unit/pc_x_24" BEL
        "lm32_cpu/instruction_unit/pc_x_23" BEL
        "lm32_cpu/instruction_unit/pc_x_22" BEL
        "lm32_cpu/instruction_unit/pc_x_21" BEL
        "lm32_cpu/instruction_unit/pc_x_20" BEL
        "lm32_cpu/instruction_unit/pc_x_19" BEL
        "lm32_cpu/instruction_unit/pc_x_18" BEL
        "lm32_cpu/instruction_unit/pc_x_17" BEL
        "lm32_cpu/instruction_unit/pc_x_16" BEL
        "lm32_cpu/instruction_unit/pc_x_15" BEL
        "lm32_cpu/instruction_unit/pc_x_14" BEL
        "lm32_cpu/instruction_unit/pc_x_13" BEL
        "lm32_cpu/instruction_unit/pc_x_12" BEL
        "lm32_cpu/instruction_unit/pc_x_11" BEL
        "lm32_cpu/instruction_unit/pc_x_10" BEL
        "lm32_cpu/instruction_unit/pc_x_9" BEL
        "lm32_cpu/instruction_unit/pc_x_8" BEL
        "lm32_cpu/instruction_unit/pc_x_7" BEL
        "lm32_cpu/instruction_unit/pc_x_6" BEL
        "lm32_cpu/instruction_unit/pc_x_5" BEL
        "lm32_cpu/instruction_unit/pc_x_4" BEL
        "lm32_cpu/instruction_unit/pc_x_3" BEL
        "lm32_cpu/instruction_unit/pc_x_2" BEL
        "lm32_cpu/instruction_unit/pc_d_31" BEL
        "lm32_cpu/instruction_unit/pc_d_30" BEL
        "lm32_cpu/instruction_unit/pc_d_29" BEL
        "lm32_cpu/instruction_unit/pc_d_28" BEL
        "lm32_cpu/instruction_unit/pc_d_27" BEL
        "lm32_cpu/instruction_unit/pc_d_26" BEL
        "lm32_cpu/instruction_unit/pc_d_25" BEL
        "lm32_cpu/instruction_unit/pc_d_24" BEL
        "lm32_cpu/instruction_unit/pc_d_23" BEL
        "lm32_cpu/instruction_unit/pc_d_22" BEL
        "lm32_cpu/instruction_unit/pc_d_21" BEL
        "lm32_cpu/instruction_unit/pc_d_20" BEL
        "lm32_cpu/instruction_unit/pc_d_19" BEL
        "lm32_cpu/instruction_unit/pc_d_18" BEL
        "lm32_cpu/instruction_unit/pc_d_17" BEL
        "lm32_cpu/instruction_unit/pc_d_16" BEL
        "lm32_cpu/instruction_unit/pc_d_15" BEL
        "lm32_cpu/instruction_unit/pc_d_14" BEL
        "lm32_cpu/instruction_unit/pc_d_13" BEL
        "lm32_cpu/instruction_unit/pc_d_12" BEL
        "lm32_cpu/instruction_unit/pc_d_11" BEL
        "lm32_cpu/instruction_unit/pc_d_10" BEL
        "lm32_cpu/instruction_unit/pc_d_9" BEL
        "lm32_cpu/instruction_unit/pc_d_8" BEL
        "lm32_cpu/instruction_unit/pc_d_7" BEL
        "lm32_cpu/instruction_unit/pc_d_6" BEL
        "lm32_cpu/instruction_unit/pc_d_5" BEL
        "lm32_cpu/instruction_unit/pc_d_4" BEL
        "lm32_cpu/instruction_unit/pc_d_3" BEL
        "lm32_cpu/instruction_unit/pc_d_2" BEL
        "lm32_cpu/instruction_unit/wb_data_f_31" BEL
        "lm32_cpu/instruction_unit/wb_data_f_30" BEL
        "lm32_cpu/instruction_unit/wb_data_f_29" BEL
        "lm32_cpu/instruction_unit/wb_data_f_28" BEL
        "lm32_cpu/instruction_unit/wb_data_f_27" BEL
        "lm32_cpu/instruction_unit/wb_data_f_26" BEL
        "lm32_cpu/instruction_unit/wb_data_f_25" BEL
        "lm32_cpu/instruction_unit/wb_data_f_24" BEL
        "lm32_cpu/instruction_unit/wb_data_f_23" BEL
        "lm32_cpu/instruction_unit/wb_data_f_22" BEL
        "lm32_cpu/instruction_unit/wb_data_f_21" BEL
        "lm32_cpu/instruction_unit/wb_data_f_20" BEL
        "lm32_cpu/instruction_unit/wb_data_f_19" BEL
        "lm32_cpu/instruction_unit/wb_data_f_18" BEL
        "lm32_cpu/instruction_unit/wb_data_f_17" BEL
        "lm32_cpu/instruction_unit/wb_data_f_16" BEL
        "lm32_cpu/instruction_unit/wb_data_f_15" BEL
        "lm32_cpu/instruction_unit/wb_data_f_14" BEL
        "lm32_cpu/instruction_unit/wb_data_f_13" BEL
        "lm32_cpu/instruction_unit/wb_data_f_12" BEL
        "lm32_cpu/instruction_unit/wb_data_f_11" BEL
        "lm32_cpu/instruction_unit/wb_data_f_10" BEL
        "lm32_cpu/instruction_unit/wb_data_f_9" BEL
        "lm32_cpu/instruction_unit/wb_data_f_8" BEL
        "lm32_cpu/instruction_unit/wb_data_f_7" BEL
        "lm32_cpu/instruction_unit/wb_data_f_6" BEL
        "lm32_cpu/instruction_unit/wb_data_f_5" BEL
        "lm32_cpu/instruction_unit/wb_data_f_4" BEL
        "lm32_cpu/instruction_unit/wb_data_f_3" BEL
        "lm32_cpu/instruction_unit/wb_data_f_2" BEL
        "lm32_cpu/instruction_unit/wb_data_f_1" BEL
        "lm32_cpu/instruction_unit/wb_data_f_0" BEL
        "lm32_cpu/load_store_unit/d_dat_o_31" BEL
        "lm32_cpu/load_store_unit/d_dat_o_30" BEL
        "lm32_cpu/load_store_unit/d_dat_o_29" BEL
        "lm32_cpu/load_store_unit/d_dat_o_28" BEL
        "lm32_cpu/load_store_unit/d_dat_o_27" BEL
        "lm32_cpu/load_store_unit/d_dat_o_26" BEL
        "lm32_cpu/load_store_unit/d_dat_o_25" BEL
        "lm32_cpu/load_store_unit/d_dat_o_24" BEL
        "lm32_cpu/load_store_unit/d_dat_o_23" BEL
        "lm32_cpu/load_store_unit/d_dat_o_22" BEL
        "lm32_cpu/load_store_unit/d_dat_o_21" BEL
        "lm32_cpu/load_store_unit/d_dat_o_20" BEL
        "lm32_cpu/load_store_unit/d_dat_o_19" BEL
        "lm32_cpu/load_store_unit/d_dat_o_18" BEL
        "lm32_cpu/load_store_unit/d_dat_o_17" BEL
        "lm32_cpu/load_store_unit/d_dat_o_16" BEL
        "lm32_cpu/load_store_unit/d_dat_o_15" BEL
        "lm32_cpu/load_store_unit/d_dat_o_14" BEL
        "lm32_cpu/load_store_unit/d_dat_o_13" BEL
        "lm32_cpu/load_store_unit/d_dat_o_12" BEL
        "lm32_cpu/load_store_unit/d_dat_o_11" BEL
        "lm32_cpu/load_store_unit/d_dat_o_10" BEL
        "lm32_cpu/load_store_unit/d_dat_o_9" BEL
        "lm32_cpu/load_store_unit/d_dat_o_8" BEL
        "lm32_cpu/load_store_unit/d_dat_o_7" BEL
        "lm32_cpu/load_store_unit/d_dat_o_6" BEL
        "lm32_cpu/load_store_unit/d_dat_o_5" BEL
        "lm32_cpu/load_store_unit/d_dat_o_4" BEL
        "lm32_cpu/load_store_unit/d_dat_o_3" BEL
        "lm32_cpu/load_store_unit/d_dat_o_2" BEL
        "lm32_cpu/load_store_unit/d_dat_o_1" BEL
        "lm32_cpu/load_store_unit/d_dat_o_0" BEL
        "lm32_cpu/load_store_unit/store_data_m_7" BEL
        "lm32_cpu/load_store_unit/store_data_m_6" BEL
        "lm32_cpu/load_store_unit/store_data_m_5" BEL
        "lm32_cpu/load_store_unit/store_data_m_4" BEL
        "lm32_cpu/load_store_unit/store_data_m_3" BEL
        "lm32_cpu/load_store_unit/store_data_m_2" BEL
        "lm32_cpu/load_store_unit/store_data_m_1" BEL
        "lm32_cpu/load_store_unit/store_data_m_0" BEL
        "lm32_cpu/load_store_unit/d_sel_o_3" BEL
        "lm32_cpu/load_store_unit/d_sel_o_2" BEL
        "lm32_cpu/load_store_unit/d_sel_o_1" BEL
        "lm32_cpu/load_store_unit/d_sel_o_0" BEL
        "lm32_cpu/load_store_unit/sign_extend_w" BEL
        "lm32_cpu/load_store_unit/data_w_31" BEL
        "lm32_cpu/load_store_unit/data_w_30" BEL
        "lm32_cpu/load_store_unit/data_w_29" BEL
        "lm32_cpu/load_store_unit/data_w_28" BEL
        "lm32_cpu/load_store_unit/data_w_27" BEL
        "lm32_cpu/load_store_unit/data_w_26" BEL
        "lm32_cpu/load_store_unit/data_w_25" BEL
        "lm32_cpu/load_store_unit/data_w_24" BEL
        "lm32_cpu/load_store_unit/data_w_23" BEL
        "lm32_cpu/load_store_unit/data_w_22" BEL
        "lm32_cpu/load_store_unit/data_w_21" BEL
        "lm32_cpu/load_store_unit/data_w_20" BEL
        "lm32_cpu/load_store_unit/data_w_19" BEL
        "lm32_cpu/load_store_unit/data_w_18" BEL
        "lm32_cpu/load_store_unit/data_w_17" BEL
        "lm32_cpu/load_store_unit/data_w_16" BEL
        "lm32_cpu/load_store_unit/data_w_15" BEL
        "lm32_cpu/load_store_unit/data_w_14" BEL
        "lm32_cpu/load_store_unit/data_w_13" BEL
        "lm32_cpu/load_store_unit/data_w_12" BEL
        "lm32_cpu/load_store_unit/data_w_11" BEL
        "lm32_cpu/load_store_unit/data_w_10" BEL
        "lm32_cpu/load_store_unit/data_w_9" BEL
        "lm32_cpu/load_store_unit/data_w_8" BEL
        "lm32_cpu/load_store_unit/data_w_7" BEL
        "lm32_cpu/load_store_unit/data_w_6" BEL
        "lm32_cpu/load_store_unit/data_w_5" BEL
        "lm32_cpu/load_store_unit/data_w_4" BEL
        "lm32_cpu/load_store_unit/data_w_3" BEL
        "lm32_cpu/load_store_unit/data_w_2" BEL
        "lm32_cpu/load_store_unit/data_w_1" BEL
        "lm32_cpu/load_store_unit/data_w_0" BEL
        "lm32_cpu/load_store_unit/size_w_1" BEL
        "lm32_cpu/load_store_unit/size_w_0" BEL
        "lm32_cpu/load_store_unit/sign_extend_m" BEL
        "lm32_cpu/load_store_unit/wb_data_m_31" BEL
        "lm32_cpu/load_store_unit/wb_data_m_30" BEL
        "lm32_cpu/load_store_unit/wb_data_m_29" BEL
        "lm32_cpu/load_store_unit/wb_data_m_28" BEL
        "lm32_cpu/load_store_unit/wb_data_m_27" BEL
        "lm32_cpu/load_store_unit/wb_data_m_26" BEL
        "lm32_cpu/load_store_unit/wb_data_m_25" BEL
        "lm32_cpu/load_store_unit/wb_data_m_24" BEL
        "lm32_cpu/load_store_unit/wb_data_m_23" BEL
        "lm32_cpu/load_store_unit/wb_data_m_22" BEL
        "lm32_cpu/load_store_unit/wb_data_m_21" BEL
        "lm32_cpu/load_store_unit/wb_data_m_20" BEL
        "lm32_cpu/load_store_unit/wb_data_m_19" BEL
        "lm32_cpu/load_store_unit/wb_data_m_18" BEL
        "lm32_cpu/load_store_unit/wb_data_m_17" BEL
        "lm32_cpu/load_store_unit/wb_data_m_16" BEL
        "lm32_cpu/load_store_unit/wb_data_m_15" BEL
        "lm32_cpu/load_store_unit/wb_data_m_14" BEL
        "lm32_cpu/load_store_unit/wb_data_m_13" BEL
        "lm32_cpu/load_store_unit/wb_data_m_12" BEL
        "lm32_cpu/load_store_unit/wb_data_m_11" BEL
        "lm32_cpu/load_store_unit/wb_data_m_10" BEL
        "lm32_cpu/load_store_unit/wb_data_m_9" BEL
        "lm32_cpu/load_store_unit/wb_data_m_8" BEL
        "lm32_cpu/load_store_unit/wb_data_m_7" BEL
        "lm32_cpu/load_store_unit/wb_data_m_6" BEL
        "lm32_cpu/load_store_unit/wb_data_m_5" BEL
        "lm32_cpu/load_store_unit/wb_data_m_4" BEL
        "lm32_cpu/load_store_unit/wb_data_m_3" BEL
        "lm32_cpu/load_store_unit/wb_data_m_2" BEL
        "lm32_cpu/load_store_unit/wb_data_m_1" BEL
        "lm32_cpu/load_store_unit/wb_data_m_0" BEL
        "lm32_cpu/load_store_unit/d_adr_o_31" BEL
        "lm32_cpu/load_store_unit/d_adr_o_30" BEL
        "lm32_cpu/load_store_unit/d_adr_o_29" BEL
        "lm32_cpu/load_store_unit/d_adr_o_28" BEL
        "lm32_cpu/load_store_unit/d_adr_o_27" BEL
        "lm32_cpu/load_store_unit/d_adr_o_26" BEL
        "lm32_cpu/load_store_unit/d_adr_o_25" BEL
        "lm32_cpu/load_store_unit/d_adr_o_24" BEL
        "lm32_cpu/load_store_unit/d_adr_o_23" BEL
        "lm32_cpu/load_store_unit/d_adr_o_22" BEL
        "lm32_cpu/load_store_unit/d_adr_o_21" BEL
        "lm32_cpu/load_store_unit/d_adr_o_20" BEL
        "lm32_cpu/load_store_unit/d_adr_o_19" BEL
        "lm32_cpu/load_store_unit/d_adr_o_18" BEL
        "lm32_cpu/load_store_unit/d_adr_o_17" BEL
        "lm32_cpu/load_store_unit/d_adr_o_16" BEL
        "lm32_cpu/load_store_unit/d_adr_o_15" BEL
        "lm32_cpu/load_store_unit/d_adr_o_14" BEL
        "lm32_cpu/load_store_unit/d_adr_o_13" BEL
        "lm32_cpu/load_store_unit/d_adr_o_12" BEL
        "lm32_cpu/load_store_unit/d_adr_o_11" BEL
        "lm32_cpu/load_store_unit/d_adr_o_10" BEL
        "lm32_cpu/load_store_unit/d_adr_o_9" BEL
        "lm32_cpu/load_store_unit/d_adr_o_8" BEL
        "lm32_cpu/load_store_unit/d_adr_o_7" BEL
        "lm32_cpu/load_store_unit/d_adr_o_6" BEL
        "lm32_cpu/load_store_unit/d_adr_o_5" BEL
        "lm32_cpu/load_store_unit/d_adr_o_4" BEL
        "lm32_cpu/load_store_unit/d_adr_o_3" BEL
        "lm32_cpu/load_store_unit/d_adr_o_2" BEL
        "lm32_cpu/load_store_unit/size_m_1" BEL
        "lm32_cpu/load_store_unit/size_m_0" BEL
        "lm32_cpu/mc_arithmetic/state_FSM_FFd2" BEL
        "lm32_cpu/mc_arithmetic/state_FSM_FFd3" BEL
        "lm32_cpu/mc_arithmetic/state_FSM_FFd1" BEL
        "lm32_cpu/mc_arithmetic/result_x_31" BEL
        "lm32_cpu/mc_arithmetic/result_x_30" BEL
        "lm32_cpu/mc_arithmetic/result_x_29" BEL
        "lm32_cpu/mc_arithmetic/result_x_28" BEL
        "lm32_cpu/mc_arithmetic/result_x_27" BEL
        "lm32_cpu/mc_arithmetic/result_x_26" BEL
        "lm32_cpu/mc_arithmetic/result_x_25" BEL
        "lm32_cpu/mc_arithmetic/result_x_24" BEL
        "lm32_cpu/mc_arithmetic/result_x_23" BEL
        "lm32_cpu/mc_arithmetic/result_x_22" BEL
        "lm32_cpu/mc_arithmetic/result_x_21" BEL
        "lm32_cpu/mc_arithmetic/result_x_20" BEL
        "lm32_cpu/mc_arithmetic/result_x_19" BEL
        "lm32_cpu/mc_arithmetic/result_x_18" BEL
        "lm32_cpu/mc_arithmetic/result_x_17" BEL
        "lm32_cpu/mc_arithmetic/result_x_16" BEL
        "lm32_cpu/mc_arithmetic/result_x_15" BEL
        "lm32_cpu/mc_arithmetic/result_x_14" BEL
        "lm32_cpu/mc_arithmetic/result_x_13" BEL
        "lm32_cpu/mc_arithmetic/result_x_12" BEL
        "lm32_cpu/mc_arithmetic/result_x_11" BEL
        "lm32_cpu/mc_arithmetic/result_x_10" BEL
        "lm32_cpu/mc_arithmetic/result_x_9" BEL
        "lm32_cpu/mc_arithmetic/result_x_8" BEL
        "lm32_cpu/mc_arithmetic/result_x_7" BEL
        "lm32_cpu/mc_arithmetic/result_x_6" BEL
        "lm32_cpu/mc_arithmetic/result_x_5" BEL
        "lm32_cpu/mc_arithmetic/result_x_4" BEL
        "lm32_cpu/mc_arithmetic/result_x_3" BEL
        "lm32_cpu/mc_arithmetic/result_x_2" BEL
        "lm32_cpu/mc_arithmetic/result_x_1" BEL
        "lm32_cpu/mc_arithmetic/result_x_0" BEL "lm32_cpu/mc_arithmetic/p_31"
        BEL "lm32_cpu/mc_arithmetic/p_30" BEL "lm32_cpu/mc_arithmetic/p_29"
        BEL "lm32_cpu/mc_arithmetic/p_28" BEL "lm32_cpu/mc_arithmetic/p_27"
        BEL "lm32_cpu/mc_arithmetic/p_26" BEL "lm32_cpu/mc_arithmetic/p_25"
        BEL "lm32_cpu/mc_arithmetic/p_24" BEL "lm32_cpu/mc_arithmetic/p_23"
        BEL "lm32_cpu/mc_arithmetic/p_22" BEL "lm32_cpu/mc_arithmetic/p_21"
        BEL "lm32_cpu/mc_arithmetic/p_20" BEL "lm32_cpu/mc_arithmetic/p_19"
        BEL "lm32_cpu/mc_arithmetic/p_18" BEL "lm32_cpu/mc_arithmetic/p_17"
        BEL "lm32_cpu/mc_arithmetic/p_16" BEL "lm32_cpu/mc_arithmetic/p_15"
        BEL "lm32_cpu/mc_arithmetic/p_14" BEL "lm32_cpu/mc_arithmetic/p_13"
        BEL "lm32_cpu/mc_arithmetic/p_12" BEL "lm32_cpu/mc_arithmetic/p_11"
        BEL "lm32_cpu/mc_arithmetic/p_10" BEL "lm32_cpu/mc_arithmetic/p_9" BEL
        "lm32_cpu/mc_arithmetic/p_8" BEL "lm32_cpu/mc_arithmetic/p_7" BEL
        "lm32_cpu/mc_arithmetic/p_6" BEL "lm32_cpu/mc_arithmetic/p_5" BEL
        "lm32_cpu/mc_arithmetic/p_4" BEL "lm32_cpu/mc_arithmetic/p_3" BEL
        "lm32_cpu/mc_arithmetic/p_2" BEL "lm32_cpu/mc_arithmetic/p_1" BEL
        "lm32_cpu/mc_arithmetic/p_0" BEL "lm32_cpu/mc_arithmetic/cycles_5" BEL
        "lm32_cpu/mc_arithmetic/cycles_4" BEL
        "lm32_cpu/mc_arithmetic/cycles_3" BEL
        "lm32_cpu/mc_arithmetic/cycles_2" BEL
        "lm32_cpu/mc_arithmetic/cycles_1" BEL
        "lm32_cpu/mc_arithmetic/cycles_0" BEL "lm32_cpu/mc_arithmetic/b_31"
        BEL "lm32_cpu/mc_arithmetic/b_30" BEL "lm32_cpu/mc_arithmetic/b_29"
        BEL "lm32_cpu/mc_arithmetic/b_28" BEL "lm32_cpu/mc_arithmetic/b_27"
        BEL "lm32_cpu/mc_arithmetic/b_26" BEL "lm32_cpu/mc_arithmetic/b_25"
        BEL "lm32_cpu/mc_arithmetic/b_24" BEL "lm32_cpu/mc_arithmetic/b_23"
        BEL "lm32_cpu/mc_arithmetic/b_22" BEL "lm32_cpu/mc_arithmetic/b_21"
        BEL "lm32_cpu/mc_arithmetic/b_20" BEL "lm32_cpu/mc_arithmetic/b_19"
        BEL "lm32_cpu/mc_arithmetic/b_18" BEL "lm32_cpu/mc_arithmetic/b_17"
        BEL "lm32_cpu/mc_arithmetic/b_16" BEL "lm32_cpu/mc_arithmetic/b_15"
        BEL "lm32_cpu/mc_arithmetic/b_14" BEL "lm32_cpu/mc_arithmetic/b_13"
        BEL "lm32_cpu/mc_arithmetic/b_12" BEL "lm32_cpu/mc_arithmetic/b_11"
        BEL "lm32_cpu/mc_arithmetic/b_10" BEL "lm32_cpu/mc_arithmetic/b_9" BEL
        "lm32_cpu/mc_arithmetic/b_8" BEL "lm32_cpu/mc_arithmetic/b_7" BEL
        "lm32_cpu/mc_arithmetic/b_6" BEL "lm32_cpu/mc_arithmetic/b_5" BEL
        "lm32_cpu/mc_arithmetic/b_4" BEL "lm32_cpu/mc_arithmetic/b_3" BEL
        "lm32_cpu/mc_arithmetic/b_2" BEL "lm32_cpu/mc_arithmetic/b_1" BEL
        "lm32_cpu/mc_arithmetic/b_0" BEL "lm32_cpu/mc_arithmetic/a_31" BEL
        "lm32_cpu/mc_arithmetic/a_30" BEL "lm32_cpu/mc_arithmetic/a_29" BEL
        "lm32_cpu/mc_arithmetic/a_28" BEL "lm32_cpu/mc_arithmetic/a_27" BEL
        "lm32_cpu/mc_arithmetic/a_26" BEL "lm32_cpu/mc_arithmetic/a_25" BEL
        "lm32_cpu/mc_arithmetic/a_24" BEL "lm32_cpu/mc_arithmetic/a_23" BEL
        "lm32_cpu/mc_arithmetic/a_22" BEL "lm32_cpu/mc_arithmetic/a_21" BEL
        "lm32_cpu/mc_arithmetic/a_20" BEL "lm32_cpu/mc_arithmetic/a_19" BEL
        "lm32_cpu/mc_arithmetic/a_18" BEL "lm32_cpu/mc_arithmetic/a_17" BEL
        "lm32_cpu/mc_arithmetic/a_16" BEL "lm32_cpu/mc_arithmetic/a_15" BEL
        "lm32_cpu/mc_arithmetic/a_14" BEL "lm32_cpu/mc_arithmetic/a_13" BEL
        "lm32_cpu/mc_arithmetic/a_12" BEL "lm32_cpu/mc_arithmetic/a_11" BEL
        "lm32_cpu/mc_arithmetic/a_10" BEL "lm32_cpu/mc_arithmetic/a_9" BEL
        "lm32_cpu/mc_arithmetic/a_8" BEL "lm32_cpu/mc_arithmetic/a_7" BEL
        "lm32_cpu/mc_arithmetic/a_6" BEL "lm32_cpu/mc_arithmetic/a_5" BEL
        "lm32_cpu/mc_arithmetic/a_4" BEL "lm32_cpu/mc_arithmetic/a_3" BEL
        "lm32_cpu/mc_arithmetic/a_2" BEL "lm32_cpu/mc_arithmetic/a_1" BEL
        "lm32_cpu/mc_arithmetic/a_0" BEL
        "lm32_cpu/mc_arithmetic/divide_by_zero_x" BEL
        "basesoc_sdram_cmd_payload_ras" BEL "basesoc_zero_pending" BEL
        "opsis_i2c_data_drv" BEL "suart_tx_busy" BEL "suart_tx_pending" BEL
        "suart_rx_busy" BEL "suart_rx_fifo_readable" BEL "suart_rx_pending"
        BEL "spiflash_bus_ack" BEL "spiflash_dq_oe" BEL "spiflash_cs_n" BEL
        "basesoc_sdram_bankmachine0_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine0_trccon_ready" BEL
        "basesoc_sdram_bankmachine0_trascon_ready" BEL
        "basesoc_sdram_bankmachine1_trccon_ready" BEL
        "basesoc_sdram_bankmachine1_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine1_trascon_ready" BEL
        "basesoc_sdram_bankmachine2_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine2_trccon_ready" BEL
        "basesoc_sdram_bankmachine3_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine2_trascon_ready" BEL
        "basesoc_sdram_bankmachine3_trccon_ready" BEL
        "basesoc_sdram_bankmachine3_trascon_ready" BEL
        "basesoc_sdram_bankmachine4_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine4_trccon_ready" BEL
        "basesoc_sdram_bankmachine4_trascon_ready" BEL
        "basesoc_sdram_bankmachine5_trascon_ready" BEL
        "basesoc_sdram_bankmachine5_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine5_trccon_ready" BEL
        "basesoc_sdram_bankmachine6_trccon_ready" BEL
        "basesoc_sdram_bankmachine6_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine6_trascon_ready" BEL
        "basesoc_sdram_bankmachine7_twtpcon_ready" BEL
        "basesoc_sdram_bankmachine7_trccon_ready" BEL
        "basesoc_sdram_twtrcon_ready" BEL
        "basesoc_sdram_bankmachine7_trascon_ready" BEL
        "basesoc_sdram_trrdcon_ready" BEL "basesoc_grant" BEL
        "suart_tx_fifo_readable" BEL "opsis_i2c_sda_drv_reg" BEL "suart_tx"
        BEL "basesoc_sdram_bankmachine0_row_opened" BEL
        "basesoc_sdram_bankmachine1_row_opened" BEL
        "basesoc_sdram_bankmachine2_row_opened" BEL
        "basesoc_sdram_bankmachine3_row_opened" BEL
        "basesoc_sdram_bankmachine4_row_opened" BEL
        "basesoc_sdram_bankmachine5_row_opened" BEL
        "basesoc_sdram_bankmachine6_row_opened" BEL
        "basesoc_sdram_bankmachine7_row_opened" BEL
        "basesoc_sdram_bankmachine0_trccon_count_0" BEL
        "basesoc_sdram_bankmachine0_trccon_count_1" BEL
        "basesoc_sdram_bankmachine1_trccon_count_0" BEL
        "basesoc_sdram_bankmachine1_trccon_count_1" BEL
        "basesoc_sdram_bankmachine3_trccon_count_0" BEL
        "basesoc_sdram_bankmachine3_trccon_count_1" BEL
        "basesoc_sdram_bankmachine2_trccon_count_0" BEL
        "basesoc_sdram_bankmachine2_trccon_count_1" BEL
        "basesoc_sdram_bankmachine5_trccon_count_0" BEL
        "basesoc_sdram_bankmachine5_trccon_count_1" BEL
        "basesoc_sdram_bankmachine4_trccon_count_0" BEL
        "basesoc_sdram_bankmachine4_trccon_count_1" BEL
        "basesoc_sdram_bankmachine6_trccon_count_0" BEL
        "basesoc_sdram_bankmachine6_trccon_count_1" BEL
        "basesoc_sdram_trrdcon_count" BEL
        "basesoc_sdram_bankmachine7_trccon_count_0" BEL
        "basesoc_sdram_bankmachine7_trccon_count_1" BEL
        "basesoc_sdram_time1_0" BEL "basesoc_sdram_time1_1" BEL
        "basesoc_sdram_time1_2" BEL "basesoc_sdram_time1_3" BEL
        "basesoc_sdram_time0_0" BEL "basesoc_sdram_time0_1" BEL
        "basesoc_sdram_time0_2" BEL "basesoc_sdram_time0_3" BEL
        "basesoc_sdram_time0_4" BEL "lm32_cpu/write_enable_m" BEL
        "lm32_cpu/valid_f" BEL "lm32_cpu/instruction_unit/i_cyc_o" BEL
        "lm32_cpu/load_store_unit/stall_wb_load" BEL
        "lm32_cpu/load_store_unit/d_we_o" BEL
        "lm32_cpu/load_store_unit/d_stb_o" BEL
        "lm32_cpu/load_store_unit/wb_select_m" BEL "spiflash_clk" BEL
        "basesoc_bus_wishbone_ack" BEL "opsis_i2c_fx2_reset_storage_full" BEL
        "opsisi2c_storage_full" BEL "basesoc_en_storage_full" BEL
        "spiflash_bitbang_en_storage_full" BEL
        "basesoc_eventmanager_storage_full" BEL "opsis_i2c_is_read" BEL
        "opsis_i2c_data_bit" BEL "lm32_cpu/valid_d" BEL "lm32_cpu/valid_x" BEL
        "lm32_cpu/interrupt_unit/ie" BEL "lm32_cpu/interrupt_unit/eie" BEL
        "lm32_cpu/load_store_unit/wb_load_complete" BEL
        "lm32_cpu/mc_arithmetic/sign_extend_x" BEL "basesoc_sram_bus_ack" BEL
        "opsis_i2c_slave_addr_re" BEL "basesoc_interface_we" BEL
        "basesoc_csrbankarray_csrbank4_sel<13>1_FRB" BEL
        "Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2139_OUT1031_FRB"
        BEL "basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re11_FRB" BEL
        "_n1111411_FRB" BEL
        "basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re11_FRB" BEL
        "_n110261_FRB" BEL "lm32_cpu/w_result_sel_load_m_BRB0" BEL
        "lm32_cpu/w_result_sel_load_m_BRB1" BEL
        "lm32_cpu/branch_predict_x_BRB0" BEL "lm32_cpu/branch_predict_x_BRB1"
        BEL "lm32_cpu/load_store_unit/byte_enable_m_3_BRB0" BEL
        "lm32_cpu/load_store_unit/byte_enable_m_3_BRB1" BEL
        "lm32_cpu/load_store_unit/byte_enable_m_3_BRB2" BEL
        "lm32_cpu/load_store_unit/byte_enable_m_3_BRB3" BEL
        "lm32_cpu/load_store_unit/byte_enable_m_1_BRB1" BEL
        "new_master_wdata_ready0_BRB0" BEL "new_master_wdata_ready0_BRB1" BEL
        "new_master_wdata_ready0_BRB2" BEL "new_master_wdata_ready0_BRB3" BEL
        "new_master_wdata_ready0_BRB4" BEL "new_master_wdata_ready0_BRB5" BEL
        "lm32_cpu/branch_x_BRB0" BEL "lm32_cpu/branch_x_BRB1" BEL
        "lm32_cpu/branch_x_BRB2" BEL "lm32_cpu/branch_x_BRB3" BEL
        "lm32_cpu/branch_x_BRB4" BEL
        "lm32_cpu/load_store_unit/store_data_m_15_BRB2" BEL
        "lm32_cpu/load_store_unit/store_data_m_14_BRB2" BEL
        "lm32_cpu/load_store_unit/store_data_m_13_BRB2" BEL
        "lm32_cpu/load_store_unit/store_data_m_12_BRB2" BEL
        "lm32_cpu/load_store_unit/store_data_m_11_BRB2" BEL
        "lm32_cpu/load_store_unit/store_data_m_10_BRB2" BEL
        "lm32_cpu/load_store_unit/store_data_m_9_BRB2" BEL
        "lm32_cpu/load_store_unit/store_data_m_8_BRB2" BEL
        "lm32_cpu/load_store_unit/store_data_m_23_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_22_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_21_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_20_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_19_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_18_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_17_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_16_BRB3" BEL
        "lm32_cpu/m_result_sel_compare_x_BRB4" BEL
        "lm32_cpu/load_store_unit/store_data_m_31_BRB2" BEL
        "lm32_cpu/load_store_unit/store_data_m_31_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_30_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_29_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_28_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_27_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_26_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_25_BRB3" BEL
        "lm32_cpu/load_store_unit/store_data_m_24_BRB3" BEL
        "lm32_cpu/m_bypass_enable_x_BRB2" BEL
        "lm32_cpu/m_bypass_enable_x_BRB5" BEL "new_master_rdata_valid1_BRB0"
        BEL "new_master_rdata_valid2_BRB0" BEL "new_master_rdata_valid3_BRB0"
        BEL "new_master_rdata_valid3_BRB1" BEL "new_master_rdata_valid3_BRB2"
        BEL "new_master_rdata_valid3_BRB3" BEL "new_master_rdata_valid3_BRB4"
        BEL "new_master_rdata_valid3_BRB5" BEL "new_master_rdata_valid2_BRB6"
        BEL "new_master_rdata_valid2_BRB7" BEL "new_master_rdata_valid2_BRB8"
        BEL "new_master_rdata_valid2_BRB9" BEL "FDPE" BEL "FDPE_1" BEL
        "FDPE_2" BEL "FDPE_3" BEL "basesoc_sdram_storage_full_0_1" BEL
        "basesoc_interface_adr_5_1" BEL
        "basesoc_csrbankarray_csrbank4_sel<13>1_FRB_1" BEL
        "basesoc_interface_adr_0_1" BEL "basesoc_interface_adr_1_1" BEL
        "basesoc_interface_adr_2_1" BEL "basesoc_interface_adr_3_1" BEL
        "basesoc_sdram_storage_full_0_2" BEL "basesoc_sdram_storage_full_0_3"
        BEL "basesoc_sdram_storage_full_0_4" BEL
        "basesoc_sdram_storage_full_0_5" BEL "basesoc_interface_adr_5_2" BEL
        "basesoc_interface_we_1" BEL
        "basesoc_csrbankarray_csrbank4_sel<13>1_FRB_2" PIN
        "Mram_tag_mem_pins<9>" PIN "Mram_mem_11_pins<9>" PIN
        "Mram_mem_12_pins<9>" PIN "Mram_mem_13_pins<9>" PIN
        "Mram_mem_14_pins<9>" PIN "Mram_mem_15_pins<9>" PIN
        "Mram_mem_16_pins<9>" PIN "Mram_mem_17_pins<9>" PIN
        "Mram_mem_18_pins<9>" PIN "Mram_mem_19_pins<9>" PIN
        "Mram_mem_110_pins<9>" PIN "Mram_mem_111_pins<9>" PIN
        "Mram_mem_112_pins<9>" PIN "Mram_mem_113_pins<9>" PIN
        "Mram_mem_114_pins<9>" PIN "Mram_mem_115_pins<9>" PIN
        "Mram_mem_116_pins<9>" PIN "Mram_data_mem1_pins<9>" PIN
        "Mram_data_mem2_pins<9>" PIN "Mram_data_mem3_pins<9>" PIN
        "Mram_data_mem4_pins<9>" PIN "Mram_mem16_pins<13>" PIN
        "Mram_mem15_pins<13>" PIN "Mram_mem14_pins<13>" PIN
        "Mram_mem13_pins<13>" PIN "Mram_mem12_pins<13>" PIN
        "Mram_mem11_pins<13>" PIN "Mram_mem10_pins<13>" PIN
        "Mram_mem9_pins<13>" PIN "Mram_mem8_pins<13>" PIN "Mram_mem7_pins<13>"
        PIN "Mram_mem6_pins<13>" PIN "Mram_mem5_pins<13>" PIN
        "Mram_mem4_pins<13>" PIN "Mram_mem3_pins<13>" PIN "Mram_mem2_pins<13>"
        PIN "Mram_mem1_pins<13>" BEL "Mshreg_new_master_rdata_valid2_BRB4" BEL
        "new_master_rdata_valid2_BRB4" BEL
        "Mshreg_new_master_rdata_valid2_BRB10" BEL
        "new_master_rdata_valid2_BRB10" BEL
        "Mshreg_new_master_rdata_valid2_BRB11" BEL
        "new_master_rdata_valid2_BRB11" BEL
        "Mshreg_new_master_rdata_valid2_BRB12" BEL
        "new_master_rdata_valid2_BRB12" BEL
        "Mshreg_new_master_rdata_valid2_BRB13" BEL
        "new_master_rdata_valid2_BRB13" BEL
        "Mshreg_new_master_rdata_valid2_BRB14" BEL
        "new_master_rdata_valid2_BRB14" BEL
        "Mshreg_new_master_rdata_valid2_BRB1" BEL
        "new_master_rdata_valid2_BRB1" BEL
        "Mshreg_new_master_rdata_valid2_BRB15" BEL
        "new_master_rdata_valid2_BRB15" BEL
        "Mshreg_new_master_rdata_valid2_BRB16" BEL
        "new_master_rdata_valid2_BRB16" BEL
        "Mshreg_new_master_rdata_valid2_BRB17" BEL
        "new_master_rdata_valid2_BRB17" BEL
        "Mshreg_new_master_rdata_valid2_BRB18" BEL
        "new_master_rdata_valid2_BRB18" BEL
        "Mshreg_new_master_rdata_valid2_BRB19" BEL
        "new_master_rdata_valid2_BRB19" BEL
        "Mshreg_new_master_rdata_valid2_BRB2" BEL
        "new_master_rdata_valid2_BRB2" BEL
        "Mshreg_new_master_rdata_valid2_BRB20" BEL
        "new_master_rdata_valid2_BRB20" BEL
        "Mshreg_new_master_rdata_valid2_BRB21" BEL
        "new_master_rdata_valid2_BRB21" BEL
        "Mshreg_new_master_rdata_valid2_BRB22" BEL
        "new_master_rdata_valid2_BRB22" BEL
        "Mshreg_new_master_rdata_valid2_BRB23" BEL
        "new_master_rdata_valid2_BRB23" BEL
        "Mshreg_new_master_rdata_valid2_BRB24" BEL
        "new_master_rdata_valid2_BRB24" BEL
        "Mshreg_new_master_rdata_valid2_BRB3" BEL
        "new_master_rdata_valid2_BRB3" BEL
        "Mshreg_new_master_rdata_valid2_BRB25" BEL
        "new_master_rdata_valid2_BRB25" BEL
        "Mshreg_new_master_rdata_valid2_BRB26" BEL
        "new_master_rdata_valid2_BRB26" BEL
        "Mshreg_new_master_rdata_valid2_BRB27" BEL
        "new_master_rdata_valid2_BRB27" BEL
        "Mshreg_new_master_rdata_valid2_BRB28" BEL
        "new_master_rdata_valid2_BRB28" BEL
        "Mshreg_new_master_rdata_valid2_BRB29" BEL
        "new_master_rdata_valid2_BRB29" BEL
        "Mshreg_new_master_rdata_valid1_BRB5" BEL
        "new_master_rdata_valid1_BRB5" BEL
        "Mshreg_new_master_rdata_valid1_BRB30" BEL
        "new_master_rdata_valid1_BRB30" BEL
        "Mshreg_new_master_rdata_valid1_BRB31" BEL
        "new_master_rdata_valid1_BRB31" BEL
        "Mshreg_new_master_rdata_valid1_BRB32" BEL
        "new_master_rdata_valid1_BRB32" BEL
        "Mshreg_new_master_rdata_valid1_BRB33" BEL
        "new_master_rdata_valid1_BRB33" BEL
        "Mshreg_new_master_rdata_valid1_BRB34" BEL
        "new_master_rdata_valid1_BRB34" BEL
        "Mshreg_new_master_rdata_valid1_BRB6" BEL
        "new_master_rdata_valid1_BRB6" BEL
        "Mshreg_new_master_rdata_valid1_BRB35" BEL
        "new_master_rdata_valid1_BRB35" BEL
        "Mshreg_new_master_rdata_valid1_BRB36" BEL
        "new_master_rdata_valid1_BRB36" BEL
        "Mshreg_new_master_rdata_valid1_BRB37" BEL
        "new_master_rdata_valid1_BRB37" BEL
        "Mshreg_new_master_rdata_valid1_BRB38" BEL
        "new_master_rdata_valid1_BRB38" BEL
        "Mshreg_new_master_rdata_valid1_BRB39" BEL
        "new_master_rdata_valid1_BRB39" BEL
        "Mshreg_new_master_rdata_valid1_BRB7" BEL
        "new_master_rdata_valid1_BRB7" BEL
        "Mshreg_new_master_rdata_valid1_BRB40" BEL
        "new_master_rdata_valid1_BRB40" BEL
        "Mshreg_new_master_rdata_valid1_BRB41" BEL
        "new_master_rdata_valid1_BRB41" BEL
        "Mshreg_new_master_rdata_valid1_BRB42" BEL
        "new_master_rdata_valid1_BRB42" BEL
        "Mshreg_new_master_rdata_valid1_BRB43" BEL
        "new_master_rdata_valid1_BRB43" BEL
        "Mshreg_new_master_rdata_valid1_BRB44" BEL
        "new_master_rdata_valid1_BRB44" BEL
        "Mshreg_new_master_rdata_valid1_BRB8" BEL
        "new_master_rdata_valid1_BRB8" BEL
        "Mshreg_new_master_rdata_valid1_BRB45" BEL
        "new_master_rdata_valid1_BRB45" BEL
        "Mshreg_new_master_rdata_valid1_BRB46" BEL
        "new_master_rdata_valid1_BRB46" BEL
        "Mshreg_new_master_rdata_valid1_BRB47" BEL
        "new_master_rdata_valid1_BRB47" BEL
        "Mshreg_new_master_rdata_valid1_BRB48" BEL
        "new_master_rdata_valid1_BRB48" BEL
        "Mshreg_new_master_rdata_valid1_BRB49" BEL
        "new_master_rdata_valid1_BRB49" BEL "Mram_storage1/SP" BEL
        "Mram_storage1/DP" BEL "Mram_storage2/SP" BEL "Mram_storage2/DP" BEL
        "Mram_storage3/SP" BEL "Mram_storage3/DP" BEL "Mram_storage4/SP" BEL
        "Mram_storage4/DP" BEL "Mram_storage5/SP" BEL "Mram_storage5/DP" BEL
        "Mram_storage6/SP" BEL "Mram_storage6/DP" BEL "Mram_storage7/SP" BEL
        "Mram_storage7/DP" BEL "Mram_storage8/SP" BEL "Mram_storage8/DP" BEL
        "Mram_storage_11/SP" BEL "Mram_storage_11/DP" BEL "Mram_storage_12/SP"
        BEL "Mram_storage_12/DP" BEL "Mram_storage_13/SP" BEL
        "Mram_storage_13/DP" BEL "Mram_storage_14/SP" BEL "Mram_storage_14/DP"
        BEL "Mram_storage_15/SP" BEL "Mram_storage_15/DP" BEL
        "Mram_storage_16/SP" BEL "Mram_storage_16/DP" BEL "Mram_storage_17/SP"
        BEL "Mram_storage_17/DP" BEL "Mram_storage_18/SP" BEL
        "Mram_storage_18/DP" BEL "lm32_cpu/Mram_registers141/SP" BEL
        "lm32_cpu/Mram_registers141/DP" BEL "lm32_cpu/Mram_registers140/SP"
        BEL "lm32_cpu/Mram_registers140/DP" BEL
        "lm32_cpu/Mram_registers138/SP" BEL "lm32_cpu/Mram_registers138/DP"
        BEL "lm32_cpu/Mram_registers137/SP" BEL
        "lm32_cpu/Mram_registers137/DP" BEL "lm32_cpu/Mram_registers139/SP"
        BEL "lm32_cpu/Mram_registers139/DP" BEL
        "lm32_cpu/Mram_registers135/SP" BEL "lm32_cpu/Mram_registers135/DP"
        BEL "lm32_cpu/Mram_registers134/SP" BEL
        "lm32_cpu/Mram_registers134/DP" BEL "lm32_cpu/Mram_registers136/SP"
        BEL "lm32_cpu/Mram_registers136/DP" BEL
        "lm32_cpu/Mram_registers132/SP" BEL "lm32_cpu/Mram_registers132/DP"
        BEL "lm32_cpu/Mram_registers131/SP" BEL
        "lm32_cpu/Mram_registers131/DP" BEL "lm32_cpu/Mram_registers133/SP"
        BEL "lm32_cpu/Mram_registers133/DP" BEL
        "lm32_cpu/Mram_registers130/SP" BEL "lm32_cpu/Mram_registers130/DP"
        BEL "lm32_cpu/Mram_registers129/SP" BEL
        "lm32_cpu/Mram_registers129/DP" BEL "lm32_cpu/Mram_registers127/SP"
        BEL "lm32_cpu/Mram_registers127/DP" BEL
        "lm32_cpu/Mram_registers126/SP" BEL "lm32_cpu/Mram_registers126/DP"
        BEL "lm32_cpu/Mram_registers128/SP" BEL
        "lm32_cpu/Mram_registers128/DP" BEL "lm32_cpu/Mram_registers124/SP"
        BEL "lm32_cpu/Mram_registers124/DP" BEL
        "lm32_cpu/Mram_registers123/SP" BEL "lm32_cpu/Mram_registers123/DP"
        BEL "lm32_cpu/Mram_registers125/SP" BEL
        "lm32_cpu/Mram_registers125/DP" BEL "lm32_cpu/Mram_registers121/SP"
        BEL "lm32_cpu/Mram_registers121/DP" BEL
        "lm32_cpu/Mram_registers120/SP" BEL "lm32_cpu/Mram_registers120/DP"
        BEL "lm32_cpu/Mram_registers122/SP" BEL
        "lm32_cpu/Mram_registers122/DP" BEL "lm32_cpu/Mram_registers119/SP"
        BEL "lm32_cpu/Mram_registers119/DP" BEL
        "lm32_cpu/Mram_registers118/SP" BEL "lm32_cpu/Mram_registers118/DP"
        BEL "lm32_cpu/Mram_registers116/SP" BEL
        "lm32_cpu/Mram_registers116/DP" BEL "lm32_cpu/Mram_registers115/SP"
        BEL "lm32_cpu/Mram_registers115/DP" BEL
        "lm32_cpu/Mram_registers117/SP" BEL "lm32_cpu/Mram_registers117/DP"
        BEL "lm32_cpu/Mram_registers113/SP" BEL
        "lm32_cpu/Mram_registers113/DP" BEL "lm32_cpu/Mram_registers112/SP"
        BEL "lm32_cpu/Mram_registers112/DP" BEL
        "lm32_cpu/Mram_registers114/SP" BEL "lm32_cpu/Mram_registers114/DP"
        BEL "lm32_cpu/Mram_registers110/SP" BEL
        "lm32_cpu/Mram_registers110/DP" BEL "lm32_cpu/Mram_registers33/SP" BEL
        "lm32_cpu/Mram_registers33/DP" BEL "lm32_cpu/Mram_registers111/SP" BEL
        "lm32_cpu/Mram_registers111/DP" BEL "lm32_cpu/Mram_registers31/SP" BEL
        "lm32_cpu/Mram_registers31/DP" BEL "lm32_cpu/Mram_registers30/SP" BEL
        "lm32_cpu/Mram_registers30/DP" BEL "lm32_cpu/Mram_registers32/SP" BEL
        "lm32_cpu/Mram_registers32/DP" BEL "lm32_cpu/Mram_registers28/SP" BEL
        "lm32_cpu/Mram_registers28/DP" BEL "lm32_cpu/Mram_registers27/SP" BEL
        "lm32_cpu/Mram_registers27/DP" BEL "lm32_cpu/Mram_registers29/SP" BEL
        "lm32_cpu/Mram_registers29/DP" BEL "lm32_cpu/Mram_registers25/SP" BEL
        "lm32_cpu/Mram_registers25/DP" BEL "lm32_cpu/Mram_registers24/SP" BEL
        "lm32_cpu/Mram_registers24/DP" BEL "lm32_cpu/Mram_registers26/SP" BEL
        "lm32_cpu/Mram_registers26/DP" BEL "lm32_cpu/Mram_registers22/SP" BEL
        "lm32_cpu/Mram_registers22/DP" BEL "lm32_cpu/Mram_registers21/SP" BEL
        "lm32_cpu/Mram_registers21/DP" BEL "lm32_cpu/Mram_registers23/SP" BEL
        "lm32_cpu/Mram_registers23/DP" BEL "lm32_cpu/Mram_registers20/SP" BEL
        "lm32_cpu/Mram_registers20/DP" BEL "lm32_cpu/Mram_registers19/SP" BEL
        "lm32_cpu/Mram_registers19/DP" BEL "lm32_cpu/Mram_registers17/SP" BEL
        "lm32_cpu/Mram_registers17/DP" BEL "lm32_cpu/Mram_registers16/SP" BEL
        "lm32_cpu/Mram_registers16/DP" BEL "lm32_cpu/Mram_registers18/SP" BEL
        "lm32_cpu/Mram_registers18/DP" BEL "lm32_cpu/Mram_registers14/SP" BEL
        "lm32_cpu/Mram_registers14/DP" BEL "lm32_cpu/Mram_registers13/SP" BEL
        "lm32_cpu/Mram_registers13/DP" BEL "lm32_cpu/Mram_registers15/SP" BEL
        "lm32_cpu/Mram_registers15/DP" BEL "lm32_cpu/Mram_registers11/SP" BEL
        "lm32_cpu/Mram_registers11/DP" BEL "lm32_cpu/Mram_registers10/SP" BEL
        "lm32_cpu/Mram_registers10/DP" BEL "lm32_cpu/Mram_registers12/SP" BEL
        "lm32_cpu/Mram_registers12/DP" BEL "lm32_cpu/Mram_registers8/SP" BEL
        "lm32_cpu/Mram_registers8/DP" BEL "lm32_cpu/Mram_registers7/SP" BEL
        "lm32_cpu/Mram_registers7/DP" BEL "lm32_cpu/Mram_registers9/SP" BEL
        "lm32_cpu/Mram_registers9/DP" BEL "lm32_cpu/Mram_registers5/SP" BEL
        "lm32_cpu/Mram_registers5/DP" BEL "lm32_cpu/Mram_registers4/SP" BEL
        "lm32_cpu/Mram_registers4/DP" BEL "lm32_cpu/Mram_registers6/SP" BEL
        "lm32_cpu/Mram_registers6/DP" BEL "lm32_cpu/Mram_registers2/SP" BEL
        "lm32_cpu/Mram_registers2/DP" BEL "lm32_cpu/Mram_registers3/SP" BEL
        "lm32_cpu/Mram_registers3/DP" BEL "Mram_storage_21/DP" BEL
        "Mram_storage_21/SP" BEL "Mram_storage_210/DP" BEL
        "Mram_storage_210/SP" BEL "Mram_storage_211/DP" BEL
        "Mram_storage_211/SP" BEL "Mram_storage_212/DP" BEL
        "Mram_storage_212/SP" BEL "Mram_storage_213/DP" BEL
        "Mram_storage_213/SP" BEL "Mram_storage_214/DP" BEL
        "Mram_storage_214/SP" BEL "Mram_storage_215/DP" BEL
        "Mram_storage_215/SP" BEL "Mram_storage_216/DP" BEL
        "Mram_storage_216/SP" BEL "Mram_storage_217/DP" BEL
        "Mram_storage_217/SP" BEL "Mram_storage_218/DP" BEL
        "Mram_storage_218/SP" BEL "Mram_storage_219/DP" BEL
        "Mram_storage_219/SP" BEL "Mram_storage_22/DP" BEL
        "Mram_storage_22/SP" BEL "Mram_storage_220/DP" BEL
        "Mram_storage_220/SP" BEL "Mram_storage_221/DP" BEL
        "Mram_storage_221/SP" BEL "Mram_storage_222/DP" BEL
        "Mram_storage_222/SP" BEL "Mram_storage_23/DP" BEL
        "Mram_storage_23/SP" BEL "Mram_storage_24/DP" BEL "Mram_storage_24/SP"
        BEL "Mram_storage_25/DP" BEL "Mram_storage_25/SP" BEL
        "Mram_storage_26/DP" BEL "Mram_storage_26/SP" BEL "Mram_storage_27/DP"
        BEL "Mram_storage_27/SP" BEL "Mram_storage_28/DP" BEL
        "Mram_storage_28/SP" BEL "Mram_storage_29/DP" BEL "Mram_storage_29/SP"
        BEL "Mram_storage_31/DP" BEL "Mram_storage_31/SP" BEL
        "Mram_storage_310/DP" BEL "Mram_storage_310/SP" BEL
        "Mram_storage_311/DP" BEL "Mram_storage_311/SP" BEL
        "Mram_storage_312/DP" BEL "Mram_storage_312/SP" BEL
        "Mram_storage_313/DP" BEL "Mram_storage_313/SP" BEL
        "Mram_storage_314/DP" BEL "Mram_storage_314/SP" BEL
        "Mram_storage_315/DP" BEL "Mram_storage_315/SP" BEL
        "Mram_storage_316/DP" BEL "Mram_storage_316/SP" BEL
        "Mram_storage_317/DP" BEL "Mram_storage_317/SP" BEL
        "Mram_storage_318/DP" BEL "Mram_storage_318/SP" BEL
        "Mram_storage_319/DP" BEL "Mram_storage_319/SP" BEL
        "Mram_storage_32/DP" BEL "Mram_storage_32/SP" BEL
        "Mram_storage_320/DP" BEL "Mram_storage_320/SP" BEL
        "Mram_storage_321/DP" BEL "Mram_storage_321/SP" BEL
        "Mram_storage_322/DP" BEL "Mram_storage_322/SP" BEL
        "Mram_storage_33/DP" BEL "Mram_storage_33/SP" BEL "Mram_storage_34/DP"
        BEL "Mram_storage_34/SP" BEL "Mram_storage_35/DP" BEL
        "Mram_storage_35/SP" BEL "Mram_storage_36/DP" BEL "Mram_storage_36/SP"
        BEL "Mram_storage_37/DP" BEL "Mram_storage_37/SP" BEL
        "Mram_storage_38/DP" BEL "Mram_storage_38/SP" BEL "Mram_storage_39/DP"
        BEL "Mram_storage_39/SP" BEL "Mram_storage_41/DP" BEL
        "Mram_storage_41/SP" BEL "Mram_storage_410/DP" BEL
        "Mram_storage_410/SP" BEL "Mram_storage_411/DP" BEL
        "Mram_storage_411/SP" BEL "Mram_storage_412/DP" BEL
        "Mram_storage_412/SP" BEL "Mram_storage_413/DP" BEL
        "Mram_storage_413/SP" BEL "Mram_storage_414/DP" BEL
        "Mram_storage_414/SP" BEL "Mram_storage_415/DP" BEL
        "Mram_storage_415/SP" BEL "Mram_storage_416/DP" BEL
        "Mram_storage_416/SP" BEL "Mram_storage_417/DP" BEL
        "Mram_storage_417/SP" BEL "Mram_storage_418/DP" BEL
        "Mram_storage_418/SP" BEL "Mram_storage_419/DP" BEL
        "Mram_storage_419/SP" BEL "Mram_storage_42/DP" BEL
        "Mram_storage_42/SP" BEL "Mram_storage_420/DP" BEL
        "Mram_storage_420/SP" BEL "Mram_storage_421/DP" BEL
        "Mram_storage_421/SP" BEL "Mram_storage_422/DP" BEL
        "Mram_storage_422/SP" BEL "Mram_storage_43/DP" BEL
        "Mram_storage_43/SP" BEL "Mram_storage_44/DP" BEL "Mram_storage_44/SP"
        BEL "Mram_storage_45/DP" BEL "Mram_storage_45/SP" BEL
        "Mram_storage_46/DP" BEL "Mram_storage_46/SP" BEL "Mram_storage_47/DP"
        BEL "Mram_storage_47/SP" BEL "Mram_storage_48/DP" BEL
        "Mram_storage_48/SP" BEL "Mram_storage_49/DP" BEL "Mram_storage_49/SP"
        BEL "Mram_storage_51/DP" BEL "Mram_storage_51/SP" BEL
        "Mram_storage_510/DP" BEL "Mram_storage_510/SP" BEL
        "Mram_storage_511/DP" BEL "Mram_storage_511/SP" BEL
        "Mram_storage_512/DP" BEL "Mram_storage_512/SP" BEL
        "Mram_storage_513/DP" BEL "Mram_storage_513/SP" BEL
        "Mram_storage_514/DP" BEL "Mram_storage_514/SP" BEL
        "Mram_storage_515/DP" BEL "Mram_storage_515/SP" BEL
        "Mram_storage_516/DP" BEL "Mram_storage_516/SP" BEL
        "Mram_storage_517/DP" BEL "Mram_storage_517/SP" BEL
        "Mram_storage_518/DP" BEL "Mram_storage_518/SP" BEL
        "Mram_storage_519/DP" BEL "Mram_storage_519/SP" BEL
        "Mram_storage_52/DP" BEL "Mram_storage_52/SP" BEL
        "Mram_storage_520/DP" BEL "Mram_storage_520/SP" BEL
        "Mram_storage_521/DP" BEL "Mram_storage_521/SP" BEL
        "Mram_storage_522/DP" BEL "Mram_storage_522/SP" BEL
        "Mram_storage_53/DP" BEL "Mram_storage_53/SP" BEL "Mram_storage_54/DP"
        BEL "Mram_storage_54/SP" BEL "Mram_storage_55/DP" BEL
        "Mram_storage_55/SP" BEL "Mram_storage_56/DP" BEL "Mram_storage_56/SP"
        BEL "Mram_storage_57/DP" BEL "Mram_storage_57/SP" BEL
        "Mram_storage_58/DP" BEL "Mram_storage_58/SP" BEL "Mram_storage_59/DP"
        BEL "Mram_storage_59/SP" BEL "Mram_storage_61/DP" BEL
        "Mram_storage_61/SP" BEL "Mram_storage_610/DP" BEL
        "Mram_storage_610/SP" BEL "Mram_storage_611/DP" BEL
        "Mram_storage_611/SP" BEL "Mram_storage_612/DP" BEL
        "Mram_storage_612/SP" BEL "Mram_storage_613/DP" BEL
        "Mram_storage_613/SP" BEL "Mram_storage_614/DP" BEL
        "Mram_storage_614/SP" BEL "Mram_storage_615/DP" BEL
        "Mram_storage_615/SP" BEL "Mram_storage_616/DP" BEL
        "Mram_storage_616/SP" BEL "Mram_storage_617/DP" BEL
        "Mram_storage_617/SP" BEL "Mram_storage_618/DP" BEL
        "Mram_storage_618/SP" BEL "Mram_storage_619/DP" BEL
        "Mram_storage_619/SP" BEL "Mram_storage_62/DP" BEL
        "Mram_storage_62/SP" BEL "Mram_storage_620/DP" BEL
        "Mram_storage_620/SP" BEL "Mram_storage_621/DP" BEL
        "Mram_storage_621/SP" BEL "Mram_storage_622/DP" BEL
        "Mram_storage_622/SP" BEL "Mram_storage_63/DP" BEL
        "Mram_storage_63/SP" BEL "Mram_storage_64/DP" BEL "Mram_storage_64/SP"
        BEL "Mram_storage_65/DP" BEL "Mram_storage_65/SP" BEL
        "Mram_storage_66/DP" BEL "Mram_storage_66/SP" BEL "Mram_storage_67/DP"
        BEL "Mram_storage_67/SP" BEL "Mram_storage_68/DP" BEL
        "Mram_storage_68/SP" BEL "Mram_storage_69/DP" BEL "Mram_storage_69/SP"
        BEL "Mram_storage_71/DP" BEL "Mram_storage_71/SP" BEL
        "Mram_storage_710/DP" BEL "Mram_storage_710/SP" BEL
        "Mram_storage_711/DP" BEL "Mram_storage_711/SP" BEL
        "Mram_storage_712/DP" BEL "Mram_storage_712/SP" BEL
        "Mram_storage_713/DP" BEL "Mram_storage_713/SP" BEL
        "Mram_storage_714/DP" BEL "Mram_storage_714/SP" BEL
        "Mram_storage_715/DP" BEL "Mram_storage_715/SP" BEL
        "Mram_storage_716/DP" BEL "Mram_storage_716/SP" BEL
        "Mram_storage_717/DP" BEL "Mram_storage_717/SP" BEL
        "Mram_storage_718/DP" BEL "Mram_storage_718/SP" BEL
        "Mram_storage_719/DP" BEL "Mram_storage_719/SP" BEL
        "Mram_storage_72/DP" BEL "Mram_storage_72/SP" BEL
        "Mram_storage_720/DP" BEL "Mram_storage_720/SP" BEL
        "Mram_storage_721/DP" BEL "Mram_storage_721/SP" BEL
        "Mram_storage_722/DP" BEL "Mram_storage_722/SP" BEL
        "Mram_storage_73/DP" BEL "Mram_storage_73/SP" BEL "Mram_storage_74/DP"
        BEL "Mram_storage_74/SP" BEL "Mram_storage_75/DP" BEL
        "Mram_storage_75/SP" BEL "Mram_storage_76/DP" BEL "Mram_storage_76/SP"
        BEL "Mram_storage_77/DP" BEL "Mram_storage_77/SP" BEL
        "Mram_storage_78/DP" BEL "Mram_storage_78/SP" BEL "Mram_storage_79/DP"
        BEL "Mram_storage_79/SP" BEL "Mram_storage_81/DP" BEL
        "Mram_storage_81/SP" BEL "Mram_storage_810/DP" BEL
        "Mram_storage_810/SP" BEL "Mram_storage_811/DP" BEL
        "Mram_storage_811/SP" BEL "Mram_storage_812/DP" BEL
        "Mram_storage_812/SP" BEL "Mram_storage_813/DP" BEL
        "Mram_storage_813/SP" BEL "Mram_storage_814/DP" BEL
        "Mram_storage_814/SP" BEL "Mram_storage_815/DP" BEL
        "Mram_storage_815/SP" BEL "Mram_storage_816/DP" BEL
        "Mram_storage_816/SP" BEL "Mram_storage_817/DP" BEL
        "Mram_storage_817/SP" BEL "Mram_storage_818/DP" BEL
        "Mram_storage_818/SP" BEL "Mram_storage_819/DP" BEL
        "Mram_storage_819/SP" BEL "Mram_storage_82/DP" BEL
        "Mram_storage_82/SP" BEL "Mram_storage_820/DP" BEL
        "Mram_storage_820/SP" BEL "Mram_storage_821/DP" BEL
        "Mram_storage_821/SP" BEL "Mram_storage_822/DP" BEL
        "Mram_storage_822/SP" BEL "Mram_storage_83/DP" BEL
        "Mram_storage_83/SP" BEL "Mram_storage_84/DP" BEL "Mram_storage_84/SP"
        BEL "Mram_storage_85/DP" BEL "Mram_storage_85/SP" BEL
        "Mram_storage_86/DP" BEL "Mram_storage_86/SP" BEL "Mram_storage_87/DP"
        BEL "Mram_storage_87/SP" BEL "Mram_storage_88/DP" BEL
        "Mram_storage_88/SP" BEL "Mram_storage_89/DP" BEL "Mram_storage_89/SP"
        BEL "Mram_storage_91/DP" BEL "Mram_storage_91/SP" BEL
        "Mram_storage_910/DP" BEL "Mram_storage_910/SP" BEL
        "Mram_storage_911/DP" BEL "Mram_storage_911/SP" BEL
        "Mram_storage_912/DP" BEL "Mram_storage_912/SP" BEL
        "Mram_storage_913/DP" BEL "Mram_storage_913/SP" BEL
        "Mram_storage_914/DP" BEL "Mram_storage_914/SP" BEL
        "Mram_storage_915/DP" BEL "Mram_storage_915/SP" BEL
        "Mram_storage_916/DP" BEL "Mram_storage_916/SP" BEL
        "Mram_storage_917/DP" BEL "Mram_storage_917/SP" BEL
        "Mram_storage_918/DP" BEL "Mram_storage_918/SP" BEL
        "Mram_storage_919/DP" BEL "Mram_storage_919/SP" BEL
        "Mram_storage_92/DP" BEL "Mram_storage_92/SP" BEL
        "Mram_storage_920/DP" BEL "Mram_storage_920/SP" BEL
        "Mram_storage_921/DP" BEL "Mram_storage_921/SP" BEL
        "Mram_storage_922/DP" BEL "Mram_storage_922/SP" BEL
        "Mram_storage_93/DP" BEL "Mram_storage_93/SP" BEL "Mram_storage_94/DP"
        BEL "Mram_storage_94/SP" BEL "Mram_storage_95/DP" BEL
        "Mram_storage_95/SP" BEL "Mram_storage_96/DP" BEL "Mram_storage_96/SP"
        BEL "Mram_storage_97/DP" BEL "Mram_storage_97/SP" BEL
        "Mram_storage_98/DP" BEL "Mram_storage_98/SP" BEL "Mram_storage_99/DP"
        BEL "Mram_storage_99/SP";
PIN ODDR2_2/N0_pins<1> = BEL "ODDR2_2/N0" PINNAME CK0;
PIN ODDR2_2/N0_pins<2> = BEL "ODDR2_2/N0" PINNAME CK1;
PIN ODDR2_1/N_pins<1> = BEL "ODDR2_1/N" PINNAME CK0;
PIN ODDR2_1/N_pins<2> = BEL "ODDR2_1/N" PINNAME CK1;
PIN ODDR2_2_pins<1> = BEL "ODDR2_2" PINNAME CK0;
PIN ODDR2_2_pins<2> = BEL "ODDR2_2" PINNAME CK1;
PIN ODDR2_1_pins<1> = BEL "ODDR2_1" PINNAME CK0;
PIN ODDR2_1_pins<2> = BEL "ODDR2_1" PINNAME CK1;
PIN ODDR2_4/N1_pins<1> = BEL "ODDR2_4/N1" PINNAME CK0;
PIN ODDR2_4/N1_pins<2> = BEL "ODDR2_4/N1" PINNAME CK1;
PIN ODDR2_3/N_pins<1> = BEL "ODDR2_3/N" PINNAME CK0;
PIN ODDR2_3/N_pins<2> = BEL "ODDR2_3/N" PINNAME CK1;
PIN ODDR2_4_pins<1> = BEL "ODDR2_4" PINNAME CK0;
PIN ODDR2_4_pins<2> = BEL "ODDR2_4" PINNAME CK1;
PIN ODDR2_3_pins<1> = BEL "ODDR2_3" PINNAME CK0;
PIN ODDR2_3_pins<2> = BEL "ODDR2_3" PINNAME CK1;
TIMEGRP crg_unbuf_sdram_half_a = BEL "half_rate_phy_r_drive_dq_0" BEL
        "half_rate_phy_postamble" BEL "ddram_cke" BEL "ddram_reset_n" BEL
        "ddram_odt" BEL "ddram_cas_n" BEL "ddram_ras_n" BEL "ddram_we_n" BEL
        "half_rate_phy_record0_address_0" BEL
        "half_rate_phy_record0_address_1" BEL
        "half_rate_phy_record0_address_2" BEL
        "half_rate_phy_record0_address_3" BEL
        "half_rate_phy_record0_address_4" BEL
        "half_rate_phy_record0_address_5" BEL
        "half_rate_phy_record0_address_6" BEL
        "half_rate_phy_record0_address_7" BEL
        "half_rate_phy_record0_address_8" BEL
        "half_rate_phy_record0_address_9" BEL
        "half_rate_phy_record0_address_10" BEL
        "half_rate_phy_record0_address_11" BEL
        "half_rate_phy_record0_address_12" BEL
        "half_rate_phy_record0_address_13" BEL
        "half_rate_phy_record1_address_0" BEL
        "half_rate_phy_record1_address_1" BEL
        "half_rate_phy_record1_address_2" BEL
        "half_rate_phy_record1_address_3" BEL
        "half_rate_phy_record1_address_4" BEL
        "half_rate_phy_record1_address_5" BEL
        "half_rate_phy_record1_address_6" BEL
        "half_rate_phy_record1_address_7" BEL
        "half_rate_phy_record1_address_8" BEL
        "half_rate_phy_record1_address_9" BEL
        "half_rate_phy_record1_address_10" BEL
        "half_rate_phy_record1_address_11" BEL
        "half_rate_phy_record1_address_12" BEL
        "half_rate_phy_record1_address_13" BEL "ddram_ba_0" BEL "ddram_ba_1"
        BEL "ddram_ba_2" BEL "ddram_a_0" BEL "ddram_a_1" BEL "ddram_a_2" BEL
        "ddram_a_3" BEL "ddram_a_4" BEL "ddram_a_5" BEL "ddram_a_6" BEL
        "ddram_a_7" BEL "ddram_a_8" BEL "ddram_a_9" BEL "ddram_a_10" BEL
        "ddram_a_11" BEL "ddram_a_12" BEL "ddram_a_13" BEL
        "half_rate_phy_phase_half" BEL "sdram_half_a_bufpll" BEL
        "half_rate_phy_record0_ras_n_BRB0" BEL
        "half_rate_phy_record0_ras_n_BRB1" BEL
        "half_rate_phy_record0_ras_n_BRB2" BEL
        "half_rate_phy_record0_ras_n_BRB3" BEL
        "half_rate_phy_record0_ras_n_BRB4" BEL
        "half_rate_phy_record0_cas_n_BRB2" BEL
        "half_rate_phy_record0_cas_n_BRB3" BEL
        "half_rate_phy_record0_we_n_BRB2" BEL
        "half_rate_phy_record0_we_n_BRB3" BEL
        "half_rate_phy_record1_cas_n_BRB1" BEL
        "half_rate_phy_record1_cas_n_BRB2" BEL
        "half_rate_phy_record1_cas_n_BRB3" BEL
        "half_rate_phy_record1_cas_n_BRB4" BEL
        "half_rate_phy_record1_ras_n_BRB2" BEL
        "half_rate_phy_record1_ras_n_BRB3" BEL
        "half_rate_phy_record1_we_n_BRB2" BEL
        "half_rate_phy_record1_we_n_BRB3" BEL "half_rate_phy_record0_odt_BRB0"
        BEL "half_rate_phy_record0_odt_BRB1" BEL
        "half_rate_phy_record0_reset_n_BRB0" BEL
        "half_rate_phy_record0_cke_BRB0" BEL "half_rate_phy_phase_sel_BRB0"
        BEL "half_rate_phy_phase_sel_BRB1" BEL "half_rate_phy_record0_bank_0"
        BEL "half_rate_phy_record0_bank_1" BEL "half_rate_phy_record0_bank_2"
        BEL "half_rate_phy_record1_bank_0" BEL "half_rate_phy_record1_bank_1"
        BEL "half_rate_phy_record1_bank_2" BEL
        "Mshreg_half_rate_phy_r_drive_dq_4" BEL "half_rate_phy_r_drive_dq_4"
        BEL "Mshreg_half_rate_phy_r_dfi_wrdata_en_5" BEL
        "half_rate_phy_r_dfi_wrdata_en_5" PIN "ODDR2_2/N0_pins<1>" PIN
        "ODDR2_2/N0_pins<2>" PIN "ODDR2_2/N0_pins<1>" PIN "ODDR2_2/N0_pins<2>"
        PIN "ODDR2_1/N_pins<1>" PIN "ODDR2_1/N_pins<2>" PIN
        "ODDR2_1/N_pins<1>" PIN "ODDR2_1/N_pins<2>" PIN "ODDR2_2_pins<1>" PIN
        "ODDR2_2_pins<2>" PIN "ODDR2_2_pins<1>" PIN "ODDR2_2_pins<2>" PIN
        "ODDR2_1_pins<1>" PIN "ODDR2_1_pins<2>" PIN "ODDR2_1_pins<1>" PIN
        "ODDR2_1_pins<2>" PIN "ODDR2_4/N1_pins<1>" PIN "ODDR2_4/N1_pins<2>"
        PIN "ODDR2_4/N1_pins<1>" PIN "ODDR2_4/N1_pins<2>" PIN
        "ODDR2_3/N_pins<1>" PIN "ODDR2_3/N_pins<2>" PIN "ODDR2_3/N_pins<1>"
        PIN "ODDR2_3/N_pins<2>" PIN "ODDR2_4_pins<1>" PIN "ODDR2_4_pins<2>"
        PIN "ODDR2_4_pins<1>" PIN "ODDR2_4_pins<2>" PIN "ODDR2_3_pins<1>" PIN
        "ODDR2_3_pins<2>" PIN "ODDR2_3_pins<1>" PIN "ODDR2_3_pins<2>";
TIMEGRP crg_unbuf_sdram_half_a_0 = BEL "half_rate_phy_r_drive_dq_0" BEL
        "half_rate_phy_postamble" BEL "ddram_cke" BEL "ddram_reset_n" BEL
        "ddram_odt" BEL "ddram_cas_n" BEL "ddram_ras_n" BEL "ddram_we_n" BEL
        "half_rate_phy_record0_address_0" BEL
        "half_rate_phy_record0_address_1" BEL
        "half_rate_phy_record0_address_2" BEL
        "half_rate_phy_record0_address_3" BEL
        "half_rate_phy_record0_address_4" BEL
        "half_rate_phy_record0_address_5" BEL
        "half_rate_phy_record0_address_6" BEL
        "half_rate_phy_record0_address_7" BEL
        "half_rate_phy_record0_address_8" BEL
        "half_rate_phy_record0_address_9" BEL
        "half_rate_phy_record0_address_10" BEL
        "half_rate_phy_record0_address_11" BEL
        "half_rate_phy_record0_address_12" BEL
        "half_rate_phy_record0_address_13" BEL
        "half_rate_phy_record1_address_0" BEL
        "half_rate_phy_record1_address_1" BEL
        "half_rate_phy_record1_address_2" BEL
        "half_rate_phy_record1_address_3" BEL
        "half_rate_phy_record1_address_4" BEL
        "half_rate_phy_record1_address_5" BEL
        "half_rate_phy_record1_address_6" BEL
        "half_rate_phy_record1_address_7" BEL
        "half_rate_phy_record1_address_8" BEL
        "half_rate_phy_record1_address_9" BEL
        "half_rate_phy_record1_address_10" BEL
        "half_rate_phy_record1_address_11" BEL
        "half_rate_phy_record1_address_12" BEL
        "half_rate_phy_record1_address_13" BEL "ddram_ba_0" BEL "ddram_ba_1"
        BEL "ddram_ba_2" BEL "ddram_a_0" BEL "ddram_a_1" BEL "ddram_a_2" BEL
        "ddram_a_3" BEL "ddram_a_4" BEL "ddram_a_5" BEL "ddram_a_6" BEL
        "ddram_a_7" BEL "ddram_a_8" BEL "ddram_a_9" BEL "ddram_a_10" BEL
        "ddram_a_11" BEL "ddram_a_12" BEL "ddram_a_13" BEL
        "half_rate_phy_phase_half" BEL "sdram_half_a_bufpll" BEL
        "half_rate_phy_record0_ras_n_BRB0" BEL
        "half_rate_phy_record0_ras_n_BRB1" BEL
        "half_rate_phy_record0_ras_n_BRB2" BEL
        "half_rate_phy_record0_ras_n_BRB3" BEL
        "half_rate_phy_record0_ras_n_BRB4" BEL
        "half_rate_phy_record0_cas_n_BRB2" BEL
        "half_rate_phy_record0_cas_n_BRB3" BEL
        "half_rate_phy_record0_we_n_BRB2" BEL
        "half_rate_phy_record0_we_n_BRB3" BEL
        "half_rate_phy_record1_cas_n_BRB1" BEL
        "half_rate_phy_record1_cas_n_BRB2" BEL
        "half_rate_phy_record1_cas_n_BRB3" BEL
        "half_rate_phy_record1_cas_n_BRB4" BEL
        "half_rate_phy_record1_ras_n_BRB2" BEL
        "half_rate_phy_record1_ras_n_BRB3" BEL
        "half_rate_phy_record1_we_n_BRB2" BEL
        "half_rate_phy_record1_we_n_BRB3" BEL "half_rate_phy_record0_odt_BRB0"
        BEL "half_rate_phy_record0_odt_BRB1" BEL
        "half_rate_phy_record0_reset_n_BRB0" BEL
        "half_rate_phy_record0_cke_BRB0" BEL "half_rate_phy_phase_sel_BRB0"
        BEL "half_rate_phy_phase_sel_BRB1" BEL "half_rate_phy_record0_bank_0"
        BEL "half_rate_phy_record0_bank_1" BEL "half_rate_phy_record0_bank_2"
        BEL "half_rate_phy_record1_bank_0" BEL "half_rate_phy_record1_bank_1"
        BEL "half_rate_phy_record1_bank_2" BEL
        "Mshreg_half_rate_phy_r_drive_dq_4" BEL "half_rate_phy_r_drive_dq_4"
        BEL "Mshreg_half_rate_phy_r_dfi_wrdata_en_5" BEL
        "half_rate_phy_r_dfi_wrdata_en_5" PIN "ODDR2_2/N0_pins<1>" PIN
        "ODDR2_2/N0_pins<2>" PIN "ODDR2_2/N0_pins<1>" PIN "ODDR2_2/N0_pins<2>"
        PIN "ODDR2_1/N_pins<1>" PIN "ODDR2_1/N_pins<2>" PIN
        "ODDR2_1/N_pins<1>" PIN "ODDR2_1/N_pins<2>" PIN "ODDR2_2_pins<1>" PIN
        "ODDR2_2_pins<2>" PIN "ODDR2_2_pins<1>" PIN "ODDR2_2_pins<2>" PIN
        "ODDR2_1_pins<1>" PIN "ODDR2_1_pins<2>" PIN "ODDR2_1_pins<1>" PIN
        "ODDR2_1_pins<2>" PIN "ODDR2_4/N1_pins<1>" PIN "ODDR2_4/N1_pins<2>"
        PIN "ODDR2_4/N1_pins<1>" PIN "ODDR2_4/N1_pins<2>" PIN
        "ODDR2_3/N_pins<1>" PIN "ODDR2_3/N_pins<2>" PIN "ODDR2_3/N_pins<1>"
        PIN "ODDR2_3/N_pins<2>" PIN "ODDR2_4_pins<1>" PIN "ODDR2_4_pins<2>"
        PIN "ODDR2_4_pins<1>" PIN "ODDR2_4_pins<2>" PIN "ODDR2_3_pins<1>" PIN
        "ODDR2_3_pins<2>" PIN "ODDR2_3_pins<1>" PIN "ODDR2_3_pins<2>";
PIN OSERDES2_pins<1> = BEL "OSERDES2" PINNAME CLKDIV;
PIN OSERDES2_1_pins<1> = BEL "OSERDES2_1" PINNAME CLKDIV;
PIN OSERDES2_2_pins<1> = BEL "OSERDES2_2" PINNAME CLKDIV;
PIN OSERDES2_3_pins<1> = BEL "OSERDES2_3" PINNAME CLKDIV;
PIN OSERDES2_4_pins<1> = BEL "OSERDES2_4" PINNAME CLKDIV;
PIN OSERDES2_5_pins<1> = BEL "OSERDES2_5" PINNAME CLKDIV;
PIN OSERDES2_6_pins<1> = BEL "OSERDES2_6" PINNAME CLKDIV;
PIN OSERDES2_7_pins<1> = BEL "OSERDES2_7" PINNAME CLKDIV;
PIN OSERDES2_8_pins<1> = BEL "OSERDES2_8" PINNAME CLKDIV;
PIN OSERDES2_9_pins<1> = BEL "OSERDES2_9" PINNAME CLKDIV;
PIN OSERDES2_10_pins<1> = BEL "OSERDES2_10" PINNAME CLKDIV;
PIN OSERDES2_11_pins<1> = BEL "OSERDES2_11" PINNAME CLKDIV;
PIN OSERDES2_12_pins<1> = BEL "OSERDES2_12" PINNAME CLKDIV;
PIN OSERDES2_13_pins<1> = BEL "OSERDES2_13" PINNAME CLKDIV;
PIN OSERDES2_14_pins<1> = BEL "OSERDES2_14" PINNAME CLKDIV;
PIN OSERDES2_15_pins<1> = BEL "OSERDES2_15" PINNAME CLKDIV;
PIN OSERDES2_16_pins<1> = BEL "OSERDES2_16" PINNAME CLKDIV;
PIN OSERDES2_17_pins<1> = BEL "OSERDES2_17" PINNAME CLKDIV;
PIN ISERDES2_pins<3> = BEL "ISERDES2" PINNAME CLKDIV;
PIN ISERDES2_1_pins<3> = BEL "ISERDES2_1" PINNAME CLKDIV;
PIN ISERDES2_2_pins<3> = BEL "ISERDES2_2" PINNAME CLKDIV;
PIN ISERDES2_3_pins<3> = BEL "ISERDES2_3" PINNAME CLKDIV;
PIN ISERDES2_4_pins<3> = BEL "ISERDES2_4" PINNAME CLKDIV;
PIN ISERDES2_5_pins<3> = BEL "ISERDES2_5" PINNAME CLKDIV;
PIN ISERDES2_6_pins<3> = BEL "ISERDES2_6" PINNAME CLKDIV;
PIN ISERDES2_7_pins<3> = BEL "ISERDES2_7" PINNAME CLKDIV;
PIN ISERDES2_8_pins<3> = BEL "ISERDES2_8" PINNAME CLKDIV;
PIN ISERDES2_9_pins<3> = BEL "ISERDES2_9" PINNAME CLKDIV;
PIN ISERDES2_10_pins<3> = BEL "ISERDES2_10" PINNAME CLKDIV;
PIN ISERDES2_11_pins<3> = BEL "ISERDES2_11" PINNAME CLKDIV;
PIN ISERDES2_12_pins<3> = BEL "ISERDES2_12" PINNAME CLKDIV;
PIN ISERDES2_13_pins<3> = BEL "ISERDES2_13" PINNAME CLKDIV;
PIN ISERDES2_14_pins<3> = BEL "ISERDES2_14" PINNAME CLKDIV;
PIN ISERDES2_15_pins<3> = BEL "ISERDES2_15" PINNAME CLKDIV;
TIMEGRP crg_unbuf_sys2x = BEL "phase_sys2x" BEL "half_rate_phy_phase_sys" BEL
        "half_rate_phy_wrdata_en_d" BEL "half_rate_phy_rddata_sr_0" BEL
        "rddata_valid_0" BEL "phase_sel" BEL
        "half_rate_phy_record2_wrdata_mask_0" BEL
        "half_rate_phy_record3_wrdata_0" BEL "half_rate_phy_record3_wrdata_1"
        BEL "half_rate_phy_record3_wrdata_2" BEL
        "half_rate_phy_record3_wrdata_3" BEL "half_rate_phy_record3_wrdata_4"
        BEL "half_rate_phy_record3_wrdata_5" BEL
        "half_rate_phy_record3_wrdata_6" BEL "half_rate_phy_record3_wrdata_7"
        BEL "half_rate_phy_record3_wrdata_8" BEL
        "half_rate_phy_record3_wrdata_9" BEL "half_rate_phy_record3_wrdata_10"
        BEL "half_rate_phy_record3_wrdata_11" BEL
        "half_rate_phy_record3_wrdata_12" BEL
        "half_rate_phy_record3_wrdata_13" BEL
        "half_rate_phy_record3_wrdata_14" BEL
        "half_rate_phy_record3_wrdata_15" BEL
        "half_rate_phy_record3_wrdata_16" BEL
        "half_rate_phy_record3_wrdata_17" BEL
        "half_rate_phy_record3_wrdata_18" BEL
        "half_rate_phy_record3_wrdata_19" BEL
        "half_rate_phy_record3_wrdata_20" BEL
        "half_rate_phy_record3_wrdata_21" BEL
        "half_rate_phy_record3_wrdata_22" BEL
        "half_rate_phy_record3_wrdata_23" BEL
        "half_rate_phy_record3_wrdata_24" BEL
        "half_rate_phy_record3_wrdata_25" BEL
        "half_rate_phy_record3_wrdata_26" BEL
        "half_rate_phy_record3_wrdata_27" BEL
        "half_rate_phy_record3_wrdata_28" BEL
        "half_rate_phy_record3_wrdata_29" BEL
        "half_rate_phy_record3_wrdata_30" BEL
        "half_rate_phy_record3_wrdata_31" BEL "rddata0_0" BEL "rddata0_1" BEL
        "rddata0_2" BEL "rddata0_3" BEL "rddata0_4" BEL "rddata0_5" BEL
        "rddata0_6" BEL "rddata0_7" BEL "rddata0_8" BEL "rddata0_9" BEL
        "rddata0_10" BEL "rddata0_11" BEL "rddata0_12" BEL "rddata0_13" BEL
        "rddata0_14" BEL "rddata0_15" BEL "rddata0_16" BEL "rddata0_17" BEL
        "rddata0_18" BEL "rddata0_19" BEL "rddata0_20" BEL "rddata0_21" BEL
        "rddata0_22" BEL "rddata0_23" BEL "rddata0_24" BEL "rddata0_25" BEL
        "rddata0_26" BEL "rddata0_27" BEL "rddata0_28" BEL "rddata0_29" BEL
        "rddata0_30" BEL "rddata0_31" BEL "rddata1_0" BEL "rddata1_1" BEL
        "rddata1_2" BEL "rddata1_3" BEL "rddata1_4" BEL "rddata1_5" BEL
        "rddata1_6" BEL "rddata1_7" BEL "rddata1_8" BEL "rddata1_9" BEL
        "rddata1_10" BEL "rddata1_11" BEL "rddata1_12" BEL "rddata1_13" BEL
        "rddata1_14" BEL "rddata1_15" BEL "rddata1_16" BEL "rddata1_17" BEL
        "rddata1_18" BEL "rddata1_19" BEL "rddata1_20" BEL "rddata1_21" BEL
        "rddata1_22" BEL "rddata1_23" BEL "rddata1_24" BEL "rddata1_25" BEL
        "rddata1_26" BEL "rddata1_27" BEL "rddata1_28" BEL "rddata1_29" BEL
        "rddata1_30" BEL "rddata1_31" BEL "half_rate_phy_record2_wrdata_0" BEL
        "half_rate_phy_record2_wrdata_1" BEL "half_rate_phy_record2_wrdata_2"
        BEL "half_rate_phy_record2_wrdata_3" BEL
        "half_rate_phy_record2_wrdata_4" BEL "half_rate_phy_record2_wrdata_5"
        BEL "half_rate_phy_record2_wrdata_6" BEL
        "half_rate_phy_record2_wrdata_7" BEL "half_rate_phy_record2_wrdata_8"
        BEL "half_rate_phy_record2_wrdata_9" BEL
        "half_rate_phy_record2_wrdata_10" BEL
        "half_rate_phy_record2_wrdata_11" BEL
        "half_rate_phy_record2_wrdata_12" BEL
        "half_rate_phy_record2_wrdata_13" BEL
        "half_rate_phy_record2_wrdata_14" BEL
        "half_rate_phy_record2_wrdata_15" BEL
        "half_rate_phy_record2_wrdata_16" BEL
        "half_rate_phy_record2_wrdata_17" BEL
        "half_rate_phy_record2_wrdata_18" BEL
        "half_rate_phy_record2_wrdata_19" BEL
        "half_rate_phy_record2_wrdata_20" BEL
        "half_rate_phy_record2_wrdata_21" BEL
        "half_rate_phy_record2_wrdata_22" BEL
        "half_rate_phy_record2_wrdata_23" BEL
        "half_rate_phy_record2_wrdata_24" BEL
        "half_rate_phy_record2_wrdata_25" BEL
        "half_rate_phy_record2_wrdata_26" BEL
        "half_rate_phy_record2_wrdata_27" BEL
        "half_rate_phy_record2_wrdata_28" BEL
        "half_rate_phy_record2_wrdata_29" BEL
        "half_rate_phy_record2_wrdata_30" BEL
        "half_rate_phy_record2_wrdata_31" BEL "sys2x_bufg" PIN
        "OSERDES2_pins<1>" PIN "OSERDES2_1_pins<1>" PIN "OSERDES2_2_pins<1>"
        PIN "OSERDES2_3_pins<1>" PIN "OSERDES2_4_pins<1>" PIN
        "OSERDES2_5_pins<1>" PIN "OSERDES2_6_pins<1>" PIN "OSERDES2_7_pins<1>"
        PIN "OSERDES2_8_pins<1>" PIN "OSERDES2_9_pins<1>" PIN
        "OSERDES2_10_pins<1>" PIN "OSERDES2_11_pins<1>" PIN
        "OSERDES2_12_pins<1>" PIN "OSERDES2_13_pins<1>" PIN
        "OSERDES2_14_pins<1>" PIN "OSERDES2_15_pins<1>" PIN
        "OSERDES2_16_pins<1>" PIN "OSERDES2_17_pins<1>" PIN "ISERDES2_pins<3>"
        PIN "ISERDES2_1_pins<3>" PIN "ISERDES2_2_pins<3>" PIN
        "ISERDES2_3_pins<3>" PIN "ISERDES2_4_pins<3>" PIN "ISERDES2_5_pins<3>"
        PIN "ISERDES2_6_pins<3>" PIN "ISERDES2_7_pins<3>" PIN
        "ISERDES2_8_pins<3>" PIN "ISERDES2_9_pins<3>" PIN
        "ISERDES2_10_pins<3>" PIN "ISERDES2_11_pins<3>" PIN
        "ISERDES2_12_pins<3>" PIN "ISERDES2_13_pins<3>" PIN
        "ISERDES2_14_pins<3>" PIN "ISERDES2_15_pins<3>" BEL
        "half_rate_phy_drive_dq_n1_BRB0" BEL "half_rate_phy_rddata_sr_1_BRB4"
        BEL "half_rate_phy_rddata_sr_1_BRB5" BEL
        "half_rate_phy_rddata_sr_2_BRB11" BEL "wr_data_en_d" BEL "FDPE_4" BEL
        "FDPE_5" BEL "phase_sel_1" BEL "phase_sel_2" BEL "phase_sel_3" BEL
        "phase_sel_4" BEL "phase_sel_5" BEL
        "Mshreg_half_rate_phy_rddata_sr_1_BRB0" BEL
        "half_rate_phy_rddata_sr_1_BRB01" BEL
        "Mshreg_half_rate_phy_rddata_sr_1_BRB1" BEL
        "half_rate_phy_rddata_sr_1_BRB11" BEL
        "Mshreg_half_rate_phy_rddata_sr_1_BRB2" BEL
        "half_rate_phy_rddata_sr_1_BRB2" BEL
        "Mshreg_half_rate_phy_rddata_sr_1_BRB3" BEL
        "half_rate_phy_rddata_sr_1_BRB3" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB6" BEL
        "half_rate_phy_rddata_sr_2_BRB6" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB7" BEL
        "half_rate_phy_rddata_sr_2_BRB7" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB8" BEL
        "half_rate_phy_rddata_sr_2_BRB8" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB9" BEL
        "half_rate_phy_rddata_sr_2_BRB9" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB5" BEL
        "half_rate_phy_rddata_sr_2_BRB5" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB10" BEL
        "half_rate_phy_rddata_sr_2_BRB10" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB12" BEL
        "half_rate_phy_rddata_sr_2_BRB12" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB13" BEL
        "half_rate_phy_rddata_sr_2_BRB13" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB14" BEL
        "half_rate_phy_rddata_sr_2_BRB14" BEL
        "Mshreg_half_rate_phy_rddata_sr_3_BRB4" BEL
        "half_rate_phy_rddata_sr_3_BRB4" BEL
        "Mshreg_half_rate_phy_rddata_sr_3_BRB15" BEL
        "half_rate_phy_rddata_sr_3_BRB15" BEL "sys2x_rst_shift1" BEL
        "sys2x_rst_shift2" BEL "sys2x_rst_shift3" BEL "sys2x_rst_shift4" BEL
        "half_rate_phy_rddata_sr_1_BRB0" BEL "half_rate_phy_rddata_sr_1_BRB1";
TIMEGRP crg_unbuf_sys2x_0 = BEL "phase_sys2x" BEL "half_rate_phy_phase_sys"
        BEL "half_rate_phy_wrdata_en_d" BEL "half_rate_phy_rddata_sr_0" BEL
        "rddata_valid_0" BEL "phase_sel" BEL
        "half_rate_phy_record2_wrdata_mask_0" BEL
        "half_rate_phy_record3_wrdata_0" BEL "half_rate_phy_record3_wrdata_1"
        BEL "half_rate_phy_record3_wrdata_2" BEL
        "half_rate_phy_record3_wrdata_3" BEL "half_rate_phy_record3_wrdata_4"
        BEL "half_rate_phy_record3_wrdata_5" BEL
        "half_rate_phy_record3_wrdata_6" BEL "half_rate_phy_record3_wrdata_7"
        BEL "half_rate_phy_record3_wrdata_8" BEL
        "half_rate_phy_record3_wrdata_9" BEL "half_rate_phy_record3_wrdata_10"
        BEL "half_rate_phy_record3_wrdata_11" BEL
        "half_rate_phy_record3_wrdata_12" BEL
        "half_rate_phy_record3_wrdata_13" BEL
        "half_rate_phy_record3_wrdata_14" BEL
        "half_rate_phy_record3_wrdata_15" BEL
        "half_rate_phy_record3_wrdata_16" BEL
        "half_rate_phy_record3_wrdata_17" BEL
        "half_rate_phy_record3_wrdata_18" BEL
        "half_rate_phy_record3_wrdata_19" BEL
        "half_rate_phy_record3_wrdata_20" BEL
        "half_rate_phy_record3_wrdata_21" BEL
        "half_rate_phy_record3_wrdata_22" BEL
        "half_rate_phy_record3_wrdata_23" BEL
        "half_rate_phy_record3_wrdata_24" BEL
        "half_rate_phy_record3_wrdata_25" BEL
        "half_rate_phy_record3_wrdata_26" BEL
        "half_rate_phy_record3_wrdata_27" BEL
        "half_rate_phy_record3_wrdata_28" BEL
        "half_rate_phy_record3_wrdata_29" BEL
        "half_rate_phy_record3_wrdata_30" BEL
        "half_rate_phy_record3_wrdata_31" BEL "rddata0_0" BEL "rddata0_1" BEL
        "rddata0_2" BEL "rddata0_3" BEL "rddata0_4" BEL "rddata0_5" BEL
        "rddata0_6" BEL "rddata0_7" BEL "rddata0_8" BEL "rddata0_9" BEL
        "rddata0_10" BEL "rddata0_11" BEL "rddata0_12" BEL "rddata0_13" BEL
        "rddata0_14" BEL "rddata0_15" BEL "rddata0_16" BEL "rddata0_17" BEL
        "rddata0_18" BEL "rddata0_19" BEL "rddata0_20" BEL "rddata0_21" BEL
        "rddata0_22" BEL "rddata0_23" BEL "rddata0_24" BEL "rddata0_25" BEL
        "rddata0_26" BEL "rddata0_27" BEL "rddata0_28" BEL "rddata0_29" BEL
        "rddata0_30" BEL "rddata0_31" BEL "rddata1_0" BEL "rddata1_1" BEL
        "rddata1_2" BEL "rddata1_3" BEL "rddata1_4" BEL "rddata1_5" BEL
        "rddata1_6" BEL "rddata1_7" BEL "rddata1_8" BEL "rddata1_9" BEL
        "rddata1_10" BEL "rddata1_11" BEL "rddata1_12" BEL "rddata1_13" BEL
        "rddata1_14" BEL "rddata1_15" BEL "rddata1_16" BEL "rddata1_17" BEL
        "rddata1_18" BEL "rddata1_19" BEL "rddata1_20" BEL "rddata1_21" BEL
        "rddata1_22" BEL "rddata1_23" BEL "rddata1_24" BEL "rddata1_25" BEL
        "rddata1_26" BEL "rddata1_27" BEL "rddata1_28" BEL "rddata1_29" BEL
        "rddata1_30" BEL "rddata1_31" BEL "half_rate_phy_record2_wrdata_0" BEL
        "half_rate_phy_record2_wrdata_1" BEL "half_rate_phy_record2_wrdata_2"
        BEL "half_rate_phy_record2_wrdata_3" BEL
        "half_rate_phy_record2_wrdata_4" BEL "half_rate_phy_record2_wrdata_5"
        BEL "half_rate_phy_record2_wrdata_6" BEL
        "half_rate_phy_record2_wrdata_7" BEL "half_rate_phy_record2_wrdata_8"
        BEL "half_rate_phy_record2_wrdata_9" BEL
        "half_rate_phy_record2_wrdata_10" BEL
        "half_rate_phy_record2_wrdata_11" BEL
        "half_rate_phy_record2_wrdata_12" BEL
        "half_rate_phy_record2_wrdata_13" BEL
        "half_rate_phy_record2_wrdata_14" BEL
        "half_rate_phy_record2_wrdata_15" BEL
        "half_rate_phy_record2_wrdata_16" BEL
        "half_rate_phy_record2_wrdata_17" BEL
        "half_rate_phy_record2_wrdata_18" BEL
        "half_rate_phy_record2_wrdata_19" BEL
        "half_rate_phy_record2_wrdata_20" BEL
        "half_rate_phy_record2_wrdata_21" BEL
        "half_rate_phy_record2_wrdata_22" BEL
        "half_rate_phy_record2_wrdata_23" BEL
        "half_rate_phy_record2_wrdata_24" BEL
        "half_rate_phy_record2_wrdata_25" BEL
        "half_rate_phy_record2_wrdata_26" BEL
        "half_rate_phy_record2_wrdata_27" BEL
        "half_rate_phy_record2_wrdata_28" BEL
        "half_rate_phy_record2_wrdata_29" BEL
        "half_rate_phy_record2_wrdata_30" BEL
        "half_rate_phy_record2_wrdata_31" BEL "sys2x_bufg" PIN
        "OSERDES2_pins<1>" PIN "OSERDES2_1_pins<1>" PIN "OSERDES2_2_pins<1>"
        PIN "OSERDES2_3_pins<1>" PIN "OSERDES2_4_pins<1>" PIN
        "OSERDES2_5_pins<1>" PIN "OSERDES2_6_pins<1>" PIN "OSERDES2_7_pins<1>"
        PIN "OSERDES2_8_pins<1>" PIN "OSERDES2_9_pins<1>" PIN
        "OSERDES2_10_pins<1>" PIN "OSERDES2_11_pins<1>" PIN
        "OSERDES2_12_pins<1>" PIN "OSERDES2_13_pins<1>" PIN
        "OSERDES2_14_pins<1>" PIN "OSERDES2_15_pins<1>" PIN
        "OSERDES2_16_pins<1>" PIN "OSERDES2_17_pins<1>" PIN "ISERDES2_pins<3>"
        PIN "ISERDES2_1_pins<3>" PIN "ISERDES2_2_pins<3>" PIN
        "ISERDES2_3_pins<3>" PIN "ISERDES2_4_pins<3>" PIN "ISERDES2_5_pins<3>"
        PIN "ISERDES2_6_pins<3>" PIN "ISERDES2_7_pins<3>" PIN
        "ISERDES2_8_pins<3>" PIN "ISERDES2_9_pins<3>" PIN
        "ISERDES2_10_pins<3>" PIN "ISERDES2_11_pins<3>" PIN
        "ISERDES2_12_pins<3>" PIN "ISERDES2_13_pins<3>" PIN
        "ISERDES2_14_pins<3>" PIN "ISERDES2_15_pins<3>" BEL
        "half_rate_phy_drive_dq_n1_BRB0" BEL "half_rate_phy_rddata_sr_1_BRB4"
        BEL "half_rate_phy_rddata_sr_1_BRB5" BEL
        "half_rate_phy_rddata_sr_2_BRB11" BEL "wr_data_en_d" BEL "FDPE_4" BEL
        "FDPE_5" BEL "phase_sel_1" BEL "phase_sel_2" BEL "phase_sel_3" BEL
        "phase_sel_4" BEL "phase_sel_5" BEL
        "Mshreg_half_rate_phy_rddata_sr_1_BRB0" BEL
        "half_rate_phy_rddata_sr_1_BRB01" BEL
        "Mshreg_half_rate_phy_rddata_sr_1_BRB1" BEL
        "half_rate_phy_rddata_sr_1_BRB11" BEL
        "Mshreg_half_rate_phy_rddata_sr_1_BRB2" BEL
        "half_rate_phy_rddata_sr_1_BRB2" BEL
        "Mshreg_half_rate_phy_rddata_sr_1_BRB3" BEL
        "half_rate_phy_rddata_sr_1_BRB3" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB6" BEL
        "half_rate_phy_rddata_sr_2_BRB6" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB7" BEL
        "half_rate_phy_rddata_sr_2_BRB7" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB8" BEL
        "half_rate_phy_rddata_sr_2_BRB8" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB9" BEL
        "half_rate_phy_rddata_sr_2_BRB9" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB5" BEL
        "half_rate_phy_rddata_sr_2_BRB5" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB10" BEL
        "half_rate_phy_rddata_sr_2_BRB10" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB12" BEL
        "half_rate_phy_rddata_sr_2_BRB12" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB13" BEL
        "half_rate_phy_rddata_sr_2_BRB13" BEL
        "Mshreg_half_rate_phy_rddata_sr_2_BRB14" BEL
        "half_rate_phy_rddata_sr_2_BRB14" BEL
        "Mshreg_half_rate_phy_rddata_sr_3_BRB4" BEL
        "half_rate_phy_rddata_sr_3_BRB4" BEL
        "Mshreg_half_rate_phy_rddata_sr_3_BRB15" BEL
        "half_rate_phy_rddata_sr_3_BRB15" BEL "sys2x_rst_shift1" BEL
        "sys2x_rst_shift2" BEL "sys2x_rst_shift3" BEL "sys2x_rst_shift4" BEL
        "half_rate_phy_rddata_sr_1_BRB0" BEL "half_rate_phy_rddata_sr_1_BRB1";
PIN BUFIO2_pins<1> = BEL "BUFIO2" PINNAME I;
TIMEGRP PRDclk100 = PIN "BUFIO2_pins<1>";
PIN crg_pll_adv_pins<2> = BEL "crg_pll_adv" PINNAME CLKIN1;
TIMEGRP crg_clk100b = PIN "crg_pll_adv_pins<2>";
TIMEGRP crg_clk100b_0 = PIN "crg_pll_adv_pins<2>";
PIN ODDR2/N_pins<1> = BEL "ODDR2/N" PINNAME CK0;
PIN ODDR2/N_pins<2> = BEL "ODDR2/N" PINNAME CK1;
PIN ODDR2_pins<1> = BEL "ODDR2" PINNAME CK0;
PIN ODDR2_pins<2> = BEL "ODDR2" PINNAME CK1;
TIMEGRP crg_unbuf_sdram_half_b = BEL "sdram_half_b_bufpll" PIN
        "ODDR2/N_pins<1>" PIN "ODDR2/N_pins<2>" PIN "ODDR2/N_pins<1>" PIN
        "ODDR2/N_pins<2>" PIN "ODDR2_pins<1>" PIN "ODDR2_pins<2>" PIN
        "ODDR2_pins<1>" PIN "ODDR2_pins<2>";
TIMEGRP crg_unbuf_sdram_half_b_0 = BEL "sdram_half_b_bufpll" PIN
        "ODDR2/N_pins<1>" PIN "ODDR2/N_pins<2>" PIN "ODDR2/N_pins<1>" PIN
        "ODDR2/N_pins<2>" PIN "ODDR2_pins<1>" PIN "ODDR2_pins<2>" PIN
        "ODDR2_pins<1>" PIN "ODDR2_pins<2>";
PIN OSERDES2_pins<0> = BEL "OSERDES2" PINNAME CLK0;
PIN OSERDES2_1_pins<0> = BEL "OSERDES2_1" PINNAME CLK0;
PIN OSERDES2_2_pins<0> = BEL "OSERDES2_2" PINNAME CLK0;
PIN OSERDES2_3_pins<0> = BEL "OSERDES2_3" PINNAME CLK0;
PIN OSERDES2_4_pins<0> = BEL "OSERDES2_4" PINNAME CLK0;
PIN OSERDES2_5_pins<0> = BEL "OSERDES2_5" PINNAME CLK0;
PIN OSERDES2_6_pins<0> = BEL "OSERDES2_6" PINNAME CLK0;
PIN OSERDES2_7_pins<0> = BEL "OSERDES2_7" PINNAME CLK0;
PIN OSERDES2_8_pins<0> = BEL "OSERDES2_8" PINNAME CLK0;
PIN OSERDES2_9_pins<0> = BEL "OSERDES2_9" PINNAME CLK0;
PIN OSERDES2_10_pins<0> = BEL "OSERDES2_10" PINNAME CLK0;
PIN OSERDES2_11_pins<0> = BEL "OSERDES2_11" PINNAME CLK0;
PIN OSERDES2_12_pins<0> = BEL "OSERDES2_12" PINNAME CLK0;
PIN OSERDES2_13_pins<0> = BEL "OSERDES2_13" PINNAME CLK0;
PIN OSERDES2_14_pins<0> = BEL "OSERDES2_14" PINNAME CLK0;
PIN OSERDES2_15_pins<0> = BEL "OSERDES2_15" PINNAME CLK0;
PIN OSERDES2_16_pins<0> = BEL "OSERDES2_16" PINNAME CLK0;
PIN OSERDES2_17_pins<0> = BEL "OSERDES2_17" PINNAME CLK0;
PIN ISERDES2_pins<2> = BEL "ISERDES2" PINNAME CLK0;
PIN ISERDES2_1_pins<2> = BEL "ISERDES2_1" PINNAME CLK0;
PIN ISERDES2_2_pins<2> = BEL "ISERDES2_2" PINNAME CLK0;
PIN ISERDES2_3_pins<2> = BEL "ISERDES2_3" PINNAME CLK0;
PIN ISERDES2_4_pins<2> = BEL "ISERDES2_4" PINNAME CLK0;
PIN ISERDES2_5_pins<2> = BEL "ISERDES2_5" PINNAME CLK0;
PIN ISERDES2_6_pins<2> = BEL "ISERDES2_6" PINNAME CLK0;
PIN ISERDES2_7_pins<2> = BEL "ISERDES2_7" PINNAME CLK0;
PIN ISERDES2_8_pins<2> = BEL "ISERDES2_8" PINNAME CLK0;
PIN ISERDES2_9_pins<2> = BEL "ISERDES2_9" PINNAME CLK0;
PIN ISERDES2_10_pins<2> = BEL "ISERDES2_10" PINNAME CLK0;
PIN ISERDES2_11_pins<2> = BEL "ISERDES2_11" PINNAME CLK0;
PIN ISERDES2_12_pins<2> = BEL "ISERDES2_12" PINNAME CLK0;
PIN ISERDES2_13_pins<2> = BEL "ISERDES2_13" PINNAME CLK0;
PIN ISERDES2_14_pins<2> = BEL "ISERDES2_14" PINNAME CLK0;
PIN ISERDES2_15_pins<2> = BEL "ISERDES2_15" PINNAME CLK0;
TIMEGRP crg_unbuf_sdram_full = PIN "OSERDES2_pins<0>" PIN "OSERDES2_1_pins<0>"
        PIN "OSERDES2_2_pins<0>" PIN "OSERDES2_3_pins<0>" PIN
        "OSERDES2_4_pins<0>" PIN "OSERDES2_5_pins<0>" PIN "OSERDES2_6_pins<0>"
        PIN "OSERDES2_7_pins<0>" PIN "OSERDES2_8_pins<0>" PIN
        "OSERDES2_9_pins<0>" PIN "OSERDES2_10_pins<0>" PIN
        "OSERDES2_11_pins<0>" PIN "OSERDES2_12_pins<0>" PIN
        "OSERDES2_13_pins<0>" PIN "OSERDES2_14_pins<0>" PIN
        "OSERDES2_15_pins<0>" PIN "OSERDES2_16_pins<0>" PIN
        "OSERDES2_17_pins<0>" PIN "ISERDES2_pins<2>" PIN "ISERDES2_1_pins<2>"
        PIN "ISERDES2_2_pins<2>" PIN "ISERDES2_3_pins<2>" PIN
        "ISERDES2_4_pins<2>" PIN "ISERDES2_5_pins<2>" PIN "ISERDES2_6_pins<2>"
        PIN "ISERDES2_7_pins<2>" PIN "ISERDES2_8_pins<2>" PIN
        "ISERDES2_9_pins<2>" PIN "ISERDES2_10_pins<2>" PIN
        "ISERDES2_11_pins<2>" PIN "ISERDES2_12_pins<2>" PIN
        "ISERDES2_13_pins<2>" PIN "ISERDES2_14_pins<2>" PIN
        "ISERDES2_15_pins<2>";
TIMEGRP crg_unbuf_sdram_full_0 = PIN "OSERDES2_pins<0>" PIN
        "OSERDES2_1_pins<0>" PIN "OSERDES2_2_pins<0>" PIN "OSERDES2_3_pins<0>"
        PIN "OSERDES2_4_pins<0>" PIN "OSERDES2_5_pins<0>" PIN
        "OSERDES2_6_pins<0>" PIN "OSERDES2_7_pins<0>" PIN "OSERDES2_8_pins<0>"
        PIN "OSERDES2_9_pins<0>" PIN "OSERDES2_10_pins<0>" PIN
        "OSERDES2_11_pins<0>" PIN "OSERDES2_12_pins<0>" PIN
        "OSERDES2_13_pins<0>" PIN "OSERDES2_14_pins<0>" PIN
        "OSERDES2_15_pins<0>" PIN "OSERDES2_16_pins<0>" PIN
        "OSERDES2_17_pins<0>" PIN "ISERDES2_pins<2>" PIN "ISERDES2_1_pins<2>"
        PIN "ISERDES2_2_pins<2>" PIN "ISERDES2_3_pins<2>" PIN
        "ISERDES2_4_pins<2>" PIN "ISERDES2_5_pins<2>" PIN "ISERDES2_6_pins<2>"
        PIN "ISERDES2_7_pins<2>" PIN "ISERDES2_8_pins<2>" PIN
        "ISERDES2_9_pins<2>" PIN "ISERDES2_10_pins<2>" PIN
        "ISERDES2_11_pins<2>" PIN "ISERDES2_12_pins<2>" PIN
        "ISERDES2_13_pins<2>" PIN "ISERDES2_14_pins<2>" PIN
        "ISERDES2_15_pins<2>";
TSsys_clk = PERIOD TIMEGRP "PRDsys_clk" 20 ns HIGH 50%;
TSclk100 = PERIOD TIMEGRP "PRDclk100" 10 ns HIGH 50%;
TS_crg_clk100b_0 = PERIOD TIMEGRP "crg_clk100b_0" TSclk100 HIGH 50%;
TS_crg_unbuf_sdram_half_b_0 = PERIOD TIMEGRP "crg_unbuf_sdram_half_b_0"
        TS_crg_clk100b_0 / 2 PHASE 2.91666667 ns HIGH 50%;
TS_crg_unbuf_sys_0 = PERIOD TIMEGRP "crg_unbuf_sys_0" TS_crg_clk100b_0 / 0.5
        HIGH 50%;
TS_crg_unbuf_sdram_full_0 = PERIOD TIMEGRP "crg_unbuf_sdram_full_0"
        TS_crg_clk100b_0 / 4 HIGH 50%;
TS_crg_unbuf_sys2x_0 = PERIOD TIMEGRP "crg_unbuf_sys2x_0" TS_crg_clk100b_0
        HIGH 50%;
TS_crg_unbuf_sdram_half_a_0 = PERIOD TIMEGRP "crg_unbuf_sdram_half_a_0"
        TS_crg_clk100b_0 / 2 PHASE 3.19444444 ns HIGH 50%;
SCHEMATIC END;

