

================================================================
== Vivado HLS Report for 'cordic'
================================================================
* Date:           Sat Sep  5 15:50:41 2015

* Version:        2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)
* Project:        fixed_32_12_30.prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.61|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   61|   61|   62|   62|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   60|   60|         2|          -|          -|    30|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_4 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %theta_V), !map !7

ST_1: stg_5 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %s_V), !map !13

ST_1: stg_6 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %c_V), !map !17

ST_1: stg_7 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @str) nounwind

ST_1: theta_V_read [1/1] 0.00ns
:4  %theta_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %theta_V)

ST_1: stg_9 [1/1] 1.57ns
:5  br label %1


 <State 2>: 6.61ns
ST_2: p_Val2_4 [1/1] 0.00ns
:0  %p_Val2_4 = phi i32 [ 0, %0 ], [ %current_V, %_ifconv ]

ST_2: p_Val2_3 [1/1] 0.00ns
:1  %p_Val2_3 = phi i32 [ 0, %0 ], [ %Y_V, %_ifconv ]

ST_2: p_Val2_s [1/1] 0.00ns
:2  %p_Val2_s = phi i32 [ 1583349760, %0 ], [ %X_V_2, %_ifconv ]

ST_2: sh_assign [1/1] 0.00ns
:3  %sh_assign = phi i5 [ 0, %0 ], [ %step, %_ifconv ]

ST_2: sh_assign_cast1 [1/1] 0.00ns
:4  %sh_assign_cast1 = zext i5 %sh_assign to i32

ST_2: exitcond [1/1] 1.91ns
:5  %exitcond = icmp eq i5 %sh_assign, -2

ST_2: empty [1/1] 0.00ns
:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)

ST_2: step [1/1] 1.72ns
:7  %step = add i5 %sh_assign, 1

ST_2: stg_18 [1/1] 0.00ns
:8  br i1 %exitcond, label %2, label %_ifconv

ST_2: tmp_2 [1/1] 2.52ns
_ifconv:0  %tmp_2 = icmp slt i32 %p_Val2_4, %theta_V_read

ST_2: p_Val2_1 [1/1] 2.80ns
_ifconv:1  %p_Val2_1 = ashr i32 %p_Val2_3, %sh_assign_cast1

ST_2: T_V [1/1] 2.44ns
_ifconv:2  %T_V = sub i32 %p_Val2_s, %p_Val2_1

ST_2: p_Val2_2 [1/1] 2.80ns
_ifconv:3  %p_Val2_2 = ashr i32 %p_Val2_s, %sh_assign_cast1

ST_2: tmp_6 [1/1] 0.00ns
_ifconv:4  %tmp_6 = zext i5 %sh_assign to i64

ST_2: angles_addr [1/1] 0.00ns
_ifconv:5  %angles_addr = getelementptr [38 x i12]* @angles, i64 0, i64 %tmp_6

ST_2: p_Val2_6 [2/2] 2.39ns
_ifconv:6  %p_Val2_6 = load i12* %angles_addr, align 2

ST_2: T_V_1 [1/1] 2.44ns
_ifconv:9  %T_V_1 = add i32 %p_Val2_1, %p_Val2_s

ST_2: X_V_2 [1/1] 1.37ns
_ifconv:13  %X_V_2 = select i1 %tmp_2, i32 %T_V, i32 %T_V_1

ST_2: stg_28 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %c_V, i32 %p_Val2_s)

ST_2: stg_29 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_auto.i32P(i32* %s_V, i32 %p_Val2_3)

ST_2: stg_30 [1/1] 0.00ns
:2  ret void


 <State 3>: 6.25ns
ST_3: p_Val2_6 [1/2] 2.39ns
_ifconv:6  %p_Val2_6 = load i12* %angles_addr, align 2

ST_3: tmp_s [1/1] 0.00ns
_ifconv:7  %tmp_s = call i32 @_ssdm_op_BitConcatenate.i32.i12.i20(i12 %p_Val2_6, i20 0)

ST_3: p_Val2_8 [1/1] 2.44ns
_ifconv:8  %p_Val2_8 = add i32 %tmp_s, %p_Val2_4

ST_3: p_Val2_s_7 [1/1] 2.44ns
_ifconv:10  %p_Val2_s_7 = sub i32 0, %p_Val2_2

ST_3: p_Val2_5 [1/1] 2.44ns
_ifconv:11  %p_Val2_5 = sub i32 %p_Val2_4, %tmp_s

ST_3: p_Val2_3_pn [1/1] 1.37ns
_ifconv:12  %p_Val2_3_pn = select i1 %tmp_2, i32 %p_Val2_2, i32 %p_Val2_s_7

ST_3: current_V [1/1] 1.37ns
_ifconv:14  %current_V = select i1 %tmp_2, i32 %p_Val2_8, i32 %p_Val2_5

ST_3: Y_V [1/1] 2.44ns
_ifconv:15  %Y_V = add i32 %p_Val2_3_pn, %p_Val2_3

ST_3: stg_39 [1/1] 0.00ns
_ifconv:16  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ theta_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x63167a0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x51b2250; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ c_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4b78db0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ angles]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; mode=0x52aa540; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_4           (specbitsmap      ) [ 0000]
stg_5           (specbitsmap      ) [ 0000]
stg_6           (specbitsmap      ) [ 0000]
stg_7           (spectopmodule    ) [ 0000]
theta_V_read    (read             ) [ 0011]
stg_9           (br               ) [ 0111]
p_Val2_4        (phi              ) [ 0011]
p_Val2_3        (phi              ) [ 0011]
p_Val2_s        (phi              ) [ 0010]
sh_assign       (phi              ) [ 0010]
sh_assign_cast1 (zext             ) [ 0000]
exitcond        (icmp             ) [ 0011]
empty           (speclooptripcount) [ 0000]
step            (add              ) [ 0111]
stg_18          (br               ) [ 0000]
tmp_2           (icmp             ) [ 0001]
p_Val2_1        (ashr             ) [ 0000]
T_V             (sub              ) [ 0000]
p_Val2_2        (ashr             ) [ 0001]
tmp_6           (zext             ) [ 0000]
angles_addr     (getelementptr    ) [ 0001]
T_V_1           (add              ) [ 0000]
X_V_2           (select           ) [ 0111]
stg_28          (write            ) [ 0000]
stg_29          (write            ) [ 0000]
stg_30          (ret              ) [ 0000]
p_Val2_6        (load             ) [ 0000]
tmp_s           (bitconcatenate   ) [ 0000]
p_Val2_8        (add              ) [ 0000]
p_Val2_s_7      (sub              ) [ 0000]
p_Val2_5        (sub              ) [ 0000]
p_Val2_3_pn     (select           ) [ 0000]
current_V       (select           ) [ 0111]
Y_V             (add              ) [ 0111]
stg_39          (br               ) [ 0111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="theta_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="angles">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="angles"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i12.i20"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="theta_V_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="theta_V_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="stg_28_write_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="0" index="2" bw="32" slack="0"/>
<pin id="48" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_28/2 "/>
</bind>
</comp>

<comp id="51" class="1004" name="stg_29_write_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="0" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="0"/>
<pin id="54" dir="0" index="2" bw="32" slack="0"/>
<pin id="55" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_29/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="angles_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="12" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="5" slack="0"/>
<pin id="62" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="angles_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="6" slack="0"/>
<pin id="67" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="68" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_6/2 "/>
</bind>
</comp>

<comp id="70" class="1005" name="p_Val2_4_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="1"/>
<pin id="72" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_Val2_4_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="1"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="32" slack="1"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_4/2 "/>
</bind>
</comp>

<comp id="82" class="1005" name="p_Val2_3_reg_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="1"/>
<pin id="84" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_3 (phireg) "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_Val2_3_phi_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="1"/>
<pin id="88" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="32" slack="1"/>
<pin id="90" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_3/2 "/>
</bind>
</comp>

<comp id="95" class="1005" name="p_Val2_s_reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="1"/>
<pin id="97" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="p_Val2_s_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="32" slack="0"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="107" class="1005" name="sh_assign_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="5" slack="1"/>
<pin id="109" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="sh_assign_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="5" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sh_assign/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="sh_assign_cast1_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="5" slack="0"/>
<pin id="121" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sh_assign_cast1/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="exitcond_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="5" slack="0"/>
<pin id="125" dir="0" index="1" bw="2" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="step_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="5" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="step/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_2_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="1"/>
<pin id="138" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_Val2_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="5" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="p_Val2_1/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="T_V_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="T_V/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_Val2_2_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="5" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="p_Val2_2/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_6_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="T_V_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="32" slack="0"/>
<pin id="166" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="T_V_1/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="X_V_2_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="0" index="2" bw="32" slack="0"/>
<pin id="173" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="X_V_2/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_s_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="12" slack="0"/>
<pin id="180" dir="0" index="2" bw="1" slack="0"/>
<pin id="181" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="p_Val2_8_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="1"/>
<pin id="188" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_8/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="p_Val2_s_7_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="1"/>
<pin id="194" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_s_7/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_Val2_5_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_5/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="p_Val2_3_pn_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="0" index="1" bw="32" slack="1"/>
<pin id="205" dir="0" index="2" bw="32" slack="0"/>
<pin id="206" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_3_pn/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="current_V_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="32" slack="0"/>
<pin id="212" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_V/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="Y_V_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="1"/>
<pin id="218" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Y_V/3 "/>
</bind>
</comp>

<comp id="221" class="1005" name="theta_V_read_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="theta_V_read "/>
</bind>
</comp>

<comp id="229" class="1005" name="step_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="5" slack="0"/>
<pin id="231" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="step "/>
</bind>
</comp>

<comp id="234" class="1005" name="tmp_2_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="240" class="1005" name="p_Val2_2_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_2 "/>
</bind>
</comp>

<comp id="246" class="1005" name="angles_addr_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="1"/>
<pin id="248" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="angles_addr "/>
</bind>
</comp>

<comp id="251" class="1005" name="X_V_2_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="X_V_2 "/>
</bind>
</comp>

<comp id="256" class="1005" name="current_V_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_V "/>
</bind>
</comp>

<comp id="261" class="1005" name="Y_V_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="1"/>
<pin id="263" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Y_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="14" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="32" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="32" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="30" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="70" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="74" pin="4"/><net_sink comp="70" pin=0"/></net>

<net id="85"><net_src comp="16" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="82" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="86" pin="4"/><net_sink comp="51" pin=2"/></net>

<net id="94"><net_src comp="86" pin="4"/><net_sink comp="82" pin=0"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="95" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="106"><net_src comp="99" pin="4"/><net_sink comp="44" pin=2"/></net>

<net id="110"><net_src comp="20" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="111" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="111" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="111" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="28" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="74" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="86" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="119" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="99" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="140" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="99" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="119" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="111" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="167"><net_src comp="140" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="99" pin="4"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="135" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="146" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="163" pin="2"/><net_sink comp="169" pin=2"/></net>

<net id="182"><net_src comp="34" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="65" pin="2"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="36" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="189"><net_src comp="177" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="70" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="16" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="70" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="177" pin="3"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="191" pin="2"/><net_sink comp="202" pin=2"/></net>

<net id="213"><net_src comp="185" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="214"><net_src comp="196" pin="2"/><net_sink comp="208" pin=2"/></net>

<net id="219"><net_src comp="202" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="82" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="38" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="232"><net_src comp="129" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="237"><net_src comp="135" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="243"><net_src comp="152" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="249"><net_src comp="58" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="254"><net_src comp="169" pin="3"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="259"><net_src comp="208" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="264"><net_src comp="215" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="86" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_V | {2 }
	Port: c_V | {2 }
  - Chain level:
	State 1
	State 2
		sh_assign_cast1 : 1
		exitcond : 1
		step : 1
		stg_18 : 2
		tmp_2 : 1
		p_Val2_1 : 2
		T_V : 3
		p_Val2_2 : 2
		tmp_6 : 1
		angles_addr : 2
		p_Val2_6 : 3
		T_V_1 : 3
		X_V_2 : 4
		stg_28 : 1
		stg_29 : 1
	State 3
		tmp_s : 1
		p_Val2_8 : 2
		p_Val2_5 : 2
		p_Val2_3_pn : 1
		current_V : 3
		Y_V : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|   ashr   |     p_Val2_1_fu_140     |    0    |    88   |
|          |     p_Val2_2_fu_152     |    0    |    88   |
|----------|-------------------------|---------|---------|
|          |       step_fu_129       |    0    |    5    |
|    add   |       T_V_1_fu_163      |    0    |    32   |
|          |     p_Val2_8_fu_185     |    0    |    32   |
|          |        Y_V_fu_215       |    0    |    32   |
|----------|-------------------------|---------|---------|
|          |        T_V_fu_146       |    0    |    32   |
|    sub   |    p_Val2_s_7_fu_191    |    0    |    32   |
|          |     p_Val2_5_fu_196     |    0    |    32   |
|----------|-------------------------|---------|---------|
|          |       X_V_2_fu_169      |    0    |    32   |
|  select  |    p_Val2_3_pn_fu_202   |    0    |    32   |
|          |     current_V_fu_208    |    0    |    32   |
|----------|-------------------------|---------|---------|
|   icmp   |     exitcond_fu_123     |    0    |    5    |
|          |       tmp_2_fu_135      |    0    |    40   |
|----------|-------------------------|---------|---------|
|   read   | theta_V_read_read_fu_38 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |    stg_28_write_fu_44   |    0    |    0    |
|          |    stg_29_write_fu_51   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |  sh_assign_cast1_fu_119 |    0    |    0    |
|          |       tmp_6_fu_158      |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|       tmp_s_fu_177      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   514   |
|----------|-------------------------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|angles|    0   |   12   |   76   |
+------+--------+--------+--------+
| Total|    0   |   12   |   76   |
+------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    X_V_2_reg_251   |   32   |
|     Y_V_reg_261    |   32   |
| angles_addr_reg_246|    6   |
|  current_V_reg_256 |   32   |
|  p_Val2_2_reg_240  |   32   |
|   p_Val2_3_reg_82  |   32   |
|   p_Val2_4_reg_70  |   32   |
|   p_Val2_s_reg_95  |   32   |
|  sh_assign_reg_107 |    5   |
|    step_reg_229    |    5   |
|theta_V_read_reg_221|   32   |
|    tmp_2_reg_234   |    1   |
+--------------------+--------+
|        Total       |   273  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |   6  |   12   ||    6    |
|  p_Val2_4_reg_70 |  p0  |   2  |  32  |   64   ||    32   |
|  p_Val2_3_reg_82 |  p0  |   2  |  32  |   64   ||    32   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   140  ||  4.4525 ||    70   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   514  |
|   Memory  |    0   |    -   |   12   |   76   |
|Multiplexer|    -   |    4   |    -   |   70   |
|  Register |    -   |    -   |   273  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    4   |   285  |   660  |
+-----------+--------+--------+--------+--------+
