

================================================================
== Vitis HLS Report for 'pixel_pack_Pipeline_VITIS_LOOP_62_5'
================================================================
* Date:           Sat Apr 29 15:18:47 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        pixel_pack
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  3.415 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_62_5  |        ?|        ?|         4|          4|          4|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 4, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.17>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_out_32_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_out_32_V_user_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %stream_out_32_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %stream_out_32_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stream_out_32_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_in_24_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_in_24_V_user_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %stream_in_24_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %stream_in_24_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_in_24_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%br_ln0 = br void %while.cond51"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%delayed_last = phi i1 %last_4, void %if.end85, i1 0, void %newFuncRoot"   --->   Operation 18 'phi' 'delayed_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%last_4 = phi i1 %last_6_31073, void %if.end85, i1 0, void %newFuncRoot"   --->   Operation 19 'phi' 'last_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %delayed_last, void %for.body60, void %sw.epilog.loopexit6.exitStub" [pixel_pack/pixel_pack.cpp:62]   --->   Operation 20 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln63 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_1" [pixel_pack/pixel_pack.cpp:63]   --->   Operation 21 'specpipeline' 'specpipeline_ln63' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [pixel_pack/pixel_pack.cpp:16]   --->   Operation 22 'specloopname' 'specloopname_ln16' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %last_4, void %if.then61, void %if.end85" [pixel_pack/pixel_pack.cpp:68]   --->   Operation 23 'br' 'br_ln68' <Predicate = (!delayed_last)> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%empty = read i32 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V"   --->   Operation 24 'read' 'empty' <Predicate = (!delayed_last & !last_4)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue i32 %empty"   --->   Operation 25 'extractvalue' 'tmp_data_V_3' <Predicate = (!delayed_last & !last_4)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_user_V_3 = extractvalue i32 %empty"   --->   Operation 26 'extractvalue' 'tmp_user_V_3' <Predicate = (!delayed_last & !last_4)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = extractvalue i32 %empty"   --->   Operation 27 'extractvalue' 'tmp_last_V_1' <Predicate = (!delayed_last & !last_4)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i24 %tmp_data_V_3"   --->   Operation 28 'trunc' 'trunc_ln674' <Predicate = (!delayed_last & !last_4)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 62 'ret' 'ret_ln0' <Predicate = (delayed_last)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_Result_s = partset i32 @_ssdm_op_PartSet.i32.i32.i8.i32.i32, i32 0, i8 %trunc_ln674, i32 0, i32 7"   --->   Operation 29 'partset' 'p_Result_s' <Predicate = (!delayed_last & !last_4)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.82ns)   --->   "%br_ln68 = br i1 %tmp_last_V_1, void %if.then61.1, void %if.then79" [pixel_pack/pixel_pack.cpp:68]   --->   Operation 30 'br' 'br_ln68' <Predicate = (!delayed_last & !last_4)> <Delay = 1.82>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty_29 = read i32 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V"   --->   Operation 31 'read' 'empty_29' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = extractvalue i32 %empty_29"   --->   Operation 32 'extractvalue' 'tmp_data_V_4' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node user_2)   --->   "%tmp_user_V_4 = extractvalue i32 %empty_29"   --->   Operation 33 'extractvalue' 'tmp_user_V_4' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_last_V_2 = extractvalue i32 %empty_29"   --->   Operation 34 'extractvalue' 'tmp_last_V_2' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.97ns) (out node of the LUT)   --->   "%user_2 = or i1 %tmp_user_V_4, i1 %tmp_user_V_3" [pixel_pack/pixel_pack.cpp:70]   --->   Operation 35 'or' 'user_2' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln674_1 = trunc i24 %tmp_data_V_4"   --->   Operation 36 'trunc' 'trunc_ln674_1' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.82>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_1 = partset i32 @_ssdm_op_PartSet.i32.i32.i8.i32.i32, i32 %p_Result_s, i8 %trunc_ln674_1, i32 8, i32 15"   --->   Operation 37 'partset' 'p_Result_1' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.82ns)   --->   "%br_ln68 = br i1 %tmp_last_V_2, void %if.then61.2, void %if.then79" [pixel_pack/pixel_pack.cpp:68]   --->   Operation 38 'br' 'br_ln68' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1)> <Delay = 1.82>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%empty_30 = read i32 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V"   --->   Operation 39 'read' 'empty_30' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1 & !tmp_last_V_2)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = extractvalue i32 %empty_30"   --->   Operation 40 'extractvalue' 'tmp_data_V_5' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1 & !tmp_last_V_2)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node user_3)   --->   "%tmp_user_V_5 = extractvalue i32 %empty_30"   --->   Operation 41 'extractvalue' 'tmp_user_V_5' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1 & !tmp_last_V_2)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_last_V_3 = extractvalue i32 %empty_30"   --->   Operation 42 'extractvalue' 'tmp_last_V_3' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1 & !tmp_last_V_2)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.97ns) (out node of the LUT)   --->   "%user_3 = or i1 %tmp_user_V_5, i1 %user_2" [pixel_pack/pixel_pack.cpp:70]   --->   Operation 43 'or' 'user_3' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1 & !tmp_last_V_2)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln674_2 = trunc i24 %tmp_data_V_5"   --->   Operation 44 'trunc' 'trunc_ln674_2' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1 & !tmp_last_V_2)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_2 = partset i32 @_ssdm_op_PartSet.i32.i32.i8.i32.i32, i32 %p_Result_1, i8 %trunc_ln674_2, i32 16, i32 23"   --->   Operation 45 'partset' 'p_Result_2' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1 & !tmp_last_V_2)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.82ns)   --->   "%br_ln68 = br i1 %tmp_last_V_3, void %if.then61.3, void %if.then79" [pixel_pack/pixel_pack.cpp:68]   --->   Operation 46 'br' 'br_ln68' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1 & !tmp_last_V_2)> <Delay = 1.82>

State 4 <SV = 3> <Delay = 3.41>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty_31 = read i32 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_in_24_V_data_V, i3 %stream_in_24_V_keep_V, i3 %stream_in_24_V_strb_V, i1 %stream_in_24_V_user_V, i1 %stream_in_24_V_last_V"   --->   Operation 47 'read' 'empty_31' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_data_V_6 = extractvalue i32 %empty_31"   --->   Operation 48 'extractvalue' 'tmp_data_V_6' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node user_4)   --->   "%tmp_user_V_6 = extractvalue i32 %empty_31"   --->   Operation 49 'extractvalue' 'tmp_user_V_6' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_last_V_4 = extractvalue i32 %empty_31"   --->   Operation 50 'extractvalue' 'tmp_last_V_4' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.97ns) (out node of the LUT)   --->   "%user_4 = or i1 %tmp_user_V_6, i1 %user_3" [pixel_pack/pixel_pack.cpp:70]   --->   Operation 51 'or' 'user_4' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln674_3 = trunc i24 %tmp_data_V_6"   --->   Operation 52 'trunc' 'trunc_ln674_3' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %trunc_ln674_3, i8 %trunc_ln674_2, i8 %trunc_ln674_1, i8 %trunc_ln674"   --->   Operation 53 'bitconcatenate' 'p_Result_3' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.82ns)   --->   "%br_ln73 = br void %if.then79" [pixel_pack/pixel_pack.cpp:73]   --->   Operation 54 'br' 'br_ln73' <Predicate = (!delayed_last & !last_4 & !tmp_last_V_1 & !tmp_last_V_2 & !tmp_last_V_3)> <Delay = 1.82>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_data_V = phi i32 %p_Result_3, void %if.then61.3, i32 %p_Result_s, void %if.then61, i32 %p_Result_1, void %if.then61.1, i32 %p_Result_2, void %if.then61.2"   --->   Operation 55 'phi' 'tmp_data_V' <Predicate = (!delayed_last & !last_4)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_user_V = phi i1 %user_4, void %if.then61.3, i1 %tmp_user_V_3, void %if.then61, i1 %user_2, void %if.then61.1, i1 %user_3, void %if.then61.2"   --->   Operation 56 'phi' 'tmp_user_V' <Predicate = (!delayed_last & !last_4)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_last_V = phi i1 %tmp_last_V_4, void %if.then61.3, i1 1, void %if.then61, i1 1, void %if.then61.1, i1 1, void %if.then61.2"   --->   Operation 57 'phi' 'tmp_last_V' <Predicate = (!delayed_last & !last_4)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A, i32 %stream_out_32_V_data_V, i4 %stream_out_32_V_keep_V, i4 %stream_out_32_V_strb_V, i1 %stream_out_32_V_user_V, i1 %stream_out_32_V_last_V, i32 %tmp_data_V, i4 0, i4 0, i1 %tmp_user_V, i1 %tmp_last_V"   --->   Operation 58 'write' 'write_ln304' <Predicate = (!delayed_last & !last_4)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 59 [1/1] (1.58ns)   --->   "%br_ln80 = br void %if.end85" [pixel_pack/pixel_pack.cpp:80]   --->   Operation 59 'br' 'br_ln80' <Predicate = (!delayed_last & !last_4)> <Delay = 1.58>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%last_6_31073 = phi i1 %tmp_last_V, void %if.then79, i1 1, void %for.body60"   --->   Operation 60 'phi' 'last_6_31073' <Predicate = (!delayed_last)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln62 = br void %while.cond51" [pixel_pack/pixel_pack.cpp:62]   --->   Operation 61 'br' 'br_ln62' <Predicate = (!delayed_last)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_out_32_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_32_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_32_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_32_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_32_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_24_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_24_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_24_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_24_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_24_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface ) [ 00000]
specinterface_ln0 (specinterface ) [ 00000]
specinterface_ln0 (specinterface ) [ 00000]
specinterface_ln0 (specinterface ) [ 00000]
specinterface_ln0 (specinterface ) [ 00000]
specinterface_ln0 (specinterface ) [ 00000]
specinterface_ln0 (specinterface ) [ 00000]
specinterface_ln0 (specinterface ) [ 00000]
specinterface_ln0 (specinterface ) [ 00000]
specinterface_ln0 (specinterface ) [ 00000]
br_ln0            (br            ) [ 00000]
delayed_last      (phi           ) [ 01111]
last_4            (phi           ) [ 01111]
br_ln62           (br            ) [ 00000]
specpipeline_ln63 (specpipeline  ) [ 00000]
specloopname_ln16 (specloopname  ) [ 00000]
br_ln68           (br            ) [ 01111]
empty             (read          ) [ 00000]
tmp_data_V_3      (extractvalue  ) [ 00000]
tmp_user_V_3      (extractvalue  ) [ 00111]
tmp_last_V_1      (extractvalue  ) [ 00111]
trunc_ln674       (trunc         ) [ 00111]
p_Result_s        (partset       ) [ 00111]
br_ln68           (br            ) [ 00111]
empty_29          (read          ) [ 00000]
tmp_data_V_4      (extractvalue  ) [ 00000]
tmp_user_V_4      (extractvalue  ) [ 00000]
tmp_last_V_2      (extractvalue  ) [ 00011]
user_2            (or            ) [ 00111]
trunc_ln674_1     (trunc         ) [ 00011]
p_Result_1        (partset       ) [ 00111]
br_ln68           (br            ) [ 00111]
empty_30          (read          ) [ 00000]
tmp_data_V_5      (extractvalue  ) [ 00000]
tmp_user_V_5      (extractvalue  ) [ 00000]
tmp_last_V_3      (extractvalue  ) [ 00011]
user_3            (or            ) [ 00111]
trunc_ln674_2     (trunc         ) [ 00001]
p_Result_2        (partset       ) [ 00111]
br_ln68           (br            ) [ 00111]
empty_31          (read          ) [ 00000]
tmp_data_V_6      (extractvalue  ) [ 00000]
tmp_user_V_6      (extractvalue  ) [ 00000]
tmp_last_V_4      (extractvalue  ) [ 00000]
user_4            (or            ) [ 00000]
trunc_ln674_3     (trunc         ) [ 00000]
p_Result_3        (bitconcatenate) [ 00000]
br_ln73           (br            ) [ 00000]
tmp_data_V        (phi           ) [ 00001]
tmp_user_V        (phi           ) [ 00001]
tmp_last_V        (phi           ) [ 00001]
write_ln304       (write         ) [ 00000]
br_ln80           (br            ) [ 00000]
last_6_31073      (phi           ) [ 01111]
br_ln62           (br            ) [ 01001]
ret_ln0           (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_out_32_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_32_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_out_32_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_32_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_out_32_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_32_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_out_32_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_32_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_out_32_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_32_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stream_in_24_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_24_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stream_in_24_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_24_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="stream_in_24_V_strb_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_24_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="stream_in_24_V_user_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_24_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="stream_in_24_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_24_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="grp_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="24" slack="0"/>
<pin id="71" dir="0" index="2" bw="3" slack="0"/>
<pin id="72" dir="0" index="3" bw="3" slack="0"/>
<pin id="73" dir="0" index="4" bw="1" slack="0"/>
<pin id="74" dir="0" index="5" bw="1" slack="0"/>
<pin id="75" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 empty_29/2 empty_30/3 empty_31/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_ln304_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="4" slack="0"/>
<pin id="86" dir="0" index="3" bw="4" slack="0"/>
<pin id="87" dir="0" index="4" bw="1" slack="0"/>
<pin id="88" dir="0" index="5" bw="1" slack="0"/>
<pin id="89" dir="0" index="6" bw="32" slack="0"/>
<pin id="90" dir="0" index="7" bw="1" slack="0"/>
<pin id="91" dir="0" index="8" bw="1" slack="0"/>
<pin id="92" dir="0" index="9" bw="1" slack="0"/>
<pin id="93" dir="0" index="10" bw="1" slack="0"/>
<pin id="94" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/4 "/>
</bind>
</comp>

<comp id="103" class="1005" name="delayed_last_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="delayed_last (phireg) "/>
</bind>
</comp>

<comp id="106" class="1004" name="delayed_last_phi_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="1" slack="0"/>
<pin id="110" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="delayed_last/1 "/>
</bind>
</comp>

<comp id="114" class="1005" name="last_4_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="last_4 (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="last_4_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_4/1 "/>
</bind>
</comp>

<comp id="126" class="1005" name="tmp_data_V_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="128" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_data_V (phireg) "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_data_V_phi_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="32" slack="2"/>
<pin id="133" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="4" bw="32" slack="1"/>
<pin id="135" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="6" bw="32" slack="1"/>
<pin id="137" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_V/4 "/>
</bind>
</comp>

<comp id="140" class="1005" name="tmp_user_V_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="142" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_user_V (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_user_V_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="3"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="4" bw="1" slack="2"/>
<pin id="149" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="6" bw="1" slack="1"/>
<pin id="151" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_user_V/4 "/>
</bind>
</comp>

<comp id="154" class="1005" name="tmp_last_V_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_last_V_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="1" slack="2"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="4" bw="1" slack="1"/>
<pin id="164" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="6" bw="1" slack="1"/>
<pin id="166" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="8" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_last_V/4 "/>
</bind>
</comp>

<comp id="172" class="1005" name="last_6_31073_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="1"/>
<pin id="174" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_6_31073 (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="last_6_31073_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="1" slack="3"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last_6_31073/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_3/1 tmp_data_V_4/2 tmp_data_V_5/3 tmp_data_V_6/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V_1/1 tmp_last_V_2/2 tmp_last_V_3/3 tmp_last_V_4/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_user_V_3_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V_3/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="trunc_ln674_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="24" slack="0"/>
<pin id="201" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="p_Result_s_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="8" slack="1"/>
<pin id="207" dir="0" index="3" bw="1" slack="0"/>
<pin id="208" dir="0" index="4" bw="4" slack="0"/>
<pin id="209" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_user_V_4_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V_4/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="user_2_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="1"/>
<pin id="221" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="user_2/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="trunc_ln674_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="24" slack="0"/>
<pin id="225" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="p_Result_1_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="1"/>
<pin id="230" dir="0" index="2" bw="8" slack="1"/>
<pin id="231" dir="0" index="3" bw="5" slack="0"/>
<pin id="232" dir="0" index="4" bw="5" slack="0"/>
<pin id="233" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_1/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_user_V_5_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V_5/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="user_3_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="1"/>
<pin id="244" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="user_3/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="trunc_ln674_2_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="24" slack="0"/>
<pin id="248" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_2/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="p_Result_2_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="0" index="2" bw="8" slack="0"/>
<pin id="254" dir="0" index="3" bw="6" slack="0"/>
<pin id="255" dir="0" index="4" bw="6" slack="0"/>
<pin id="256" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_2/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_user_V_6_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V_6/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="user_4_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="1"/>
<pin id="269" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="user_4/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="trunc_ln674_3_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="24" slack="0"/>
<pin id="274" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_3/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_Result_3_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="0" index="2" bw="8" slack="1"/>
<pin id="280" dir="0" index="3" bw="8" slack="2"/>
<pin id="281" dir="0" index="4" bw="8" slack="3"/>
<pin id="282" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3/4 "/>
</bind>
</comp>

<comp id="286" class="1005" name="tmp_user_V_3_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_3 "/>
</bind>
</comp>

<comp id="292" class="1005" name="tmp_last_V_1_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="1"/>
<pin id="294" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V_1 "/>
</bind>
</comp>

<comp id="296" class="1005" name="trunc_ln674_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="1"/>
<pin id="298" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln674 "/>
</bind>
</comp>

<comp id="302" class="1005" name="p_Result_s_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="308" class="1005" name="tmp_last_V_2_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V_2 "/>
</bind>
</comp>

<comp id="312" class="1005" name="user_2_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="user_2 "/>
</bind>
</comp>

<comp id="318" class="1005" name="trunc_ln674_1_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="1"/>
<pin id="320" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln674_1 "/>
</bind>
</comp>

<comp id="324" class="1005" name="p_Result_1_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="329" class="1005" name="tmp_last_V_3_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="1"/>
<pin id="331" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_last_V_3 "/>
</bind>
</comp>

<comp id="333" class="1005" name="user_3_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="user_3 "/>
</bind>
</comp>

<comp id="339" class="1005" name="trunc_ln674_2_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="1"/>
<pin id="341" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln674_2 "/>
</bind>
</comp>

<comp id="344" class="1005" name="p_Result_2_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="44" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="12" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="68" pin=3"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="68" pin=4"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="68" pin=5"/></net>

<net id="95"><net_src comp="64" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="82" pin=4"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="82" pin=5"/></net>

<net id="101"><net_src comp="66" pin="0"/><net_sink comp="82" pin=7"/></net>

<net id="102"><net_src comp="66" pin="0"/><net_sink comp="82" pin=8"/></net>

<net id="112"><net_src comp="34" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="113"><net_src comp="106" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="117"><net_src comp="114" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="125"><net_src comp="118" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="139"><net_src comp="129" pin="8"/><net_sink comp="82" pin=6"/></net>

<net id="153"><net_src comp="143" pin="8"/><net_sink comp="82" pin=9"/></net>

<net id="157"><net_src comp="62" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="168"><net_src comp="154" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="154" pin="1"/><net_sink comp="158" pin=4"/></net>

<net id="170"><net_src comp="154" pin="1"/><net_sink comp="158" pin=6"/></net>

<net id="171"><net_src comp="158" pin="8"/><net_sink comp="82" pin=10"/></net>

<net id="175"><net_src comp="62" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="183"><net_src comp="158" pin="8"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="172" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="185"><net_src comp="177" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="189"><net_src comp="68" pin="6"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="68" pin="6"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="198"><net_src comp="68" pin="6"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="186" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="46" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="48" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="24" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="213"><net_src comp="50" pin="0"/><net_sink comp="203" pin=4"/></net>

<net id="217"><net_src comp="68" pin="6"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="186" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="234"><net_src comp="46" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="52" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="236"><net_src comp="54" pin="0"/><net_sink comp="227" pin=4"/></net>

<net id="240"><net_src comp="68" pin="6"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="237" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="249"><net_src comp="186" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="46" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="227" pin="5"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="246" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="260"><net_src comp="56" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="261"><net_src comp="58" pin="0"/><net_sink comp="250" pin=4"/></net>

<net id="265"><net_src comp="68" pin="6"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="266" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="275"><net_src comp="186" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="60" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="272" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="276" pin="5"/><net_sink comp="129" pin=0"/></net>

<net id="289"><net_src comp="195" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="295"><net_src comp="190" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="199" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="301"><net_src comp="296" pin="1"/><net_sink comp="276" pin=4"/></net>

<net id="305"><net_src comp="203" pin="5"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="311"><net_src comp="190" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="218" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="143" pin=4"/></net>

<net id="321"><net_src comp="223" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="276" pin=3"/></net>

<net id="327"><net_src comp="227" pin="5"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="129" pin=4"/></net>

<net id="332"><net_src comp="190" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="241" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="143" pin=6"/></net>

<net id="342"><net_src comp="246" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="347"><net_src comp="250" pin="5"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="129" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_32_V_data_V | {4 }
	Port: stream_out_32_V_keep_V | {4 }
	Port: stream_out_32_V_strb_V | {4 }
	Port: stream_out_32_V_user_V | {4 }
	Port: stream_out_32_V_last_V | {4 }
 - Input state : 
	Port: pixel_pack_Pipeline_VITIS_LOOP_62_5 : stream_in_24_V_data_V | {1 2 3 4 }
	Port: pixel_pack_Pipeline_VITIS_LOOP_62_5 : stream_in_24_V_keep_V | {1 2 3 4 }
	Port: pixel_pack_Pipeline_VITIS_LOOP_62_5 : stream_in_24_V_strb_V | {1 2 3 4 }
	Port: pixel_pack_Pipeline_VITIS_LOOP_62_5 : stream_in_24_V_user_V | {1 2 3 4 }
	Port: pixel_pack_Pipeline_VITIS_LOOP_62_5 : stream_in_24_V_last_V | {1 2 3 4 }
  - Chain level:
	State 1
		delayed_last : 1
		last_4 : 1
		br_ln62 : 2
		br_ln68 : 2
		trunc_ln674 : 1
	State 2
		user_2 : 1
		trunc_ln674_1 : 1
	State 3
		user_3 : 1
		trunc_ln674_2 : 1
		p_Result_2 : 2
		br_ln68 : 1
	State 4
		user_4 : 1
		trunc_ln674_3 : 1
		p_Result_3 : 2
		tmp_data_V : 3
		tmp_user_V : 1
		tmp_last_V : 1
		write_ln304 : 4
		last_6_31073 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |      user_2_fu_218      |    0    |    2    |
|    or    |      user_3_fu_241      |    0    |    2    |
|          |      user_4_fu_266      |    0    |    2    |
|----------|-------------------------|---------|---------|
|   read   |      grp_read_fu_68     |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln304_write_fu_82 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |        grp_fu_186       |    0    |    0    |
|          |        grp_fu_190       |    0    |    0    |
|extractvalue|   tmp_user_V_3_fu_195   |    0    |    0    |
|          |   tmp_user_V_4_fu_214   |    0    |    0    |
|          |   tmp_user_V_5_fu_237   |    0    |    0    |
|          |   tmp_user_V_6_fu_262   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    trunc_ln674_fu_199   |    0    |    0    |
|   trunc  |   trunc_ln674_1_fu_223  |    0    |    0    |
|          |   trunc_ln674_2_fu_246  |    0    |    0    |
|          |   trunc_ln674_3_fu_272  |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    p_Result_s_fu_203    |    0    |    0    |
|  partset |    p_Result_1_fu_227    |    0    |    0    |
|          |    p_Result_2_fu_250    |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|    p_Result_3_fu_276    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    6    |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| delayed_last_reg_103|    1   |
|    last_4_reg_114   |    1   |
| last_6_31073_reg_172|    1   |
|  p_Result_1_reg_324 |   32   |
|  p_Result_2_reg_344 |   32   |
|  p_Result_s_reg_302 |   32   |
|  tmp_data_V_reg_126 |   32   |
| tmp_last_V_1_reg_292|    1   |
| tmp_last_V_2_reg_308|    1   |
| tmp_last_V_3_reg_329|    1   |
|  tmp_last_V_reg_154 |    1   |
| tmp_user_V_3_reg_286|    1   |
|  tmp_user_V_reg_140 |    1   |
|trunc_ln674_1_reg_318|    8   |
|trunc_ln674_2_reg_339|    8   |
| trunc_ln674_reg_296 |    8   |
|    user_2_reg_312   |    1   |
|    user_3_reg_333   |    1   |
+---------------------+--------+
|        Total        |   163  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| last_6_31073_reg_172 |  p0  |   2  |   1  |    2   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |    2   ||  1.588  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |    6   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   163  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   163  |   15   |
+-----------+--------+--------+--------+
