Projects
========

Various memorable things and projects I did during studies. Including:

ERLANG
======

Simple Masterming playing server and a Riemann integral calculator implemented on Erlang VM.

STATISTICS
==========

My thesis regarding Monte Carlo algorithms family.

VHDL
====

My engineering thesis regarding sound synthesis basing on Maclaurin series expansion. Implemented on SPARTAN-3E, it worked, proof: see Pictures.
