ENTITY vdd IS
  PORT (
  iovss : in BIT;	
  vdd : in BIT;	
  iovdd : in BIT;	
  vss : in BIT	
  );
END vdd;

ARCHITECTURE behaviour_data_flow OF vdd IS

BEGIN

  ASSERT ((((vdd and iovss) and not (iovss)) and not (vss)) = '1')
    REPORT "power supply is missing on iovss"
    SEVERITY WARNING;
END;
