# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project lab3_testing
# Compile of debouncer_testbench.sv failed with 4 errors.
# Compile of key_decode_testbench.sv was successful.
# Compile of lab3_testbench.sv failed with 6 errors.
# Compile of lab3_wc_testbench.sv was successful.
# Compile of scanner_testbench.sv failed with 1 errors.
# Compile of debouncer.sv failed with 6 errors.
# Compile of demux2_1.sv was successful.
# Compile of key_decode.sv was successful.
# Compile of lab3_wc.sv failed with 3 errors.
# Compile of mux.sv was successful.
# Compile of scanner.sv failed with 8 errors.
# Compile of seg_disp_write.sv failed with 1 errors.
# 12 compiles, 7 failed with 29 errors.
vsim -gui work.key_decode_testbench
# vsim -gui work.key_decode_testbench 
# Start time: 15:34:54 on Sep 19,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.key_decode_testbench(fast)
run 800
# Compile of key_decode_testbench.sv was successful.
# Break key hit
# Break in file C:/Users/wchan/Documents/GitHub/e155Lab3/fpga/sim/key_decode_testbench.sv

restart -f
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.key_decode_testbench(fast)
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.key_decode_testbench(fast)













restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading work.key_decode_testbench(fast)
run 30
# Break key hit
# Break in file C:/Users/wchan/Documents/GitHub/e155Lab3/fpga/sim/key_decode_testbench.sv
# Compile of key_decode_testbench.sv was successful.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.key_decode_testbench(fast)
run 30
# Break key hit
# Break in file C:/Users/wchan/Documents/GitHub/e155Lab3/fpga/sim/key_decode_testbench.sv
quit -sim
# End time: 15:48:02 on Sep 19,2025, Elapsed time: 0:13:08
# Errors: 0, Warnings: 1
# Compile of debouncer.sv failed with 2 errors.
# Compile of debouncer.sv was successful.
# Compile of debouncer_testbench.sv failed with 1 errors.
# Compile of debouncer_testbench.sv failed with 1 errors.
# Compile of debouncer_testbench.sv was successful.
# Compile of debouncer_testbench.sv was successful.
# Compile of key_decode_testbench.sv was successful.
# Compile of lab3_testbench.sv failed with 6 errors.
# Compile of lab3_wc_testbench.sv was successful.
# Compile of scanner_testbench.sv failed with 1 errors.
# Compile of debouncer.sv was successful.
# Compile of demux2_1.sv was successful.
# Compile of key_decode.sv was successful.
# Compile of lab3_wc.sv failed with 2 errors.
# Compile of mux.sv was successful.
# Compile of scanner.sv was successful.
# Compile of seg_disp_write.sv was successful.
# 12 compiles, 3 failed with 9 errors.
