// Seed: 3611255499
module module_0 (
    output wire  id_0,
    input  uwire id_1,
    input  tri   id_2,
    output wor   id_3
);
  logic id_5 = {{id_5{1}} {1}};
endmodule
module module_1 #(
    parameter id_1 = 32'd30
) (
    input tri0 id_0,
    input tri _id_1,
    output wire id_2,
    input tri0 id_3,
    input tri1 id_4,
    output supply0 id_5,
    input wand id_6
    , id_8
);
  wand [-1 'd0 : id_1] id_9 = 1'b0;
  assign id_2 = -1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6,
      id_2
  );
  assign modCall_1.id_0 = 0;
  assign id_9 = -1;
endmodule
