{
  "board": {
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.09999999999999999,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": true,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 3,
        "dimension_units": 2,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.15,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": true,
        "pads": {
          "drill": 1.0,
          "height": 1.7,
          "width": 1.7
        },
        "silk_line_width": 0.15,
        "silk_text_italic": false,
        "silk_text_size_h": 1.0,
        "silk_text_size_v": 1.0,
        "silk_text_thickness": 0.15,
        "silk_text_upright": true,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.19999999999999998
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.0,
          "via_gap": 0.0,
          "width": 0.0
        }
      ],
      "drc_exclusions": [],
      "meta": {
        "version": 1
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "copper_edge_clearance": "error",
        "courtyards_overlap": "error",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_too_small": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "keepout": "error",
        "length_out_of_range": "error",
        "malformed_courtyard": "error",
        "microvia_drill_too_small": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_over_copper": "error",
        "silk_overlap": "error",
        "skew_out_of_range": "error",
        "too_many_vias": "error",
        "track_dangling": "warning",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "warning",
        "via_hole_larger_than_pad": "error",
        "zone_has_empty_net": "error",
        "zones_intersect": "error"
      },
      "rule_severitieslegacy_courtyards_overlap": true,
      "rule_severitieslegacy_no_courtyard_defined": false,
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.127,
        "min_copper_edge_clearance": 0.01,
        "min_hole_to_hole": 0.25,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_silk_clearance": 0.0,
        "min_through_hole_diameter": 0.25,
        "min_track_width": 0.127,
        "min_via_annular_width": 0.049999999999999996,
        "min_via_annulus": 0.09999999999999999,
        "min_via_diameter": 0.44999999999999996,
        "solder_mask_clearance": 0.0,
        "solder_mask_min_width": 0.0,
        "solder_paste_clearance": 0.0,
        "solder_paste_margin_ratio": -0.0
      },
      "track_widths": [
        0.127,
        0.127,
        0.15,
        0.2,
        0.25,
        0.3,
        0.4,
        0.6,
        1.0
      ],
      "via_dimensions": [
        {
          "diameter": 0.45,
          "drill": 0.25
        },
        {
          "diameter": 0.45,
          "drill": 0.25
        },
        {
          "diameter": 0.5,
          "drill": 0.25
        },
        {
          "diameter": 0.6,
          "drill": 0.3
        }
      ],
      "zones_allow_external_fillets": false,
      "zones_use_no_outline": true
    },
    "layer_presets": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_label_syntax": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_sheet_names": "error",
      "global_label_dangling": "error",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "warning",
      "multiple_net_names": "error",
      "net_not_bus_member": "error",
      "no_connect_connected": "error",
      "no_connect_dangling": "error",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "warning",
      "power_pin_not_driven": "error",
      "similar_labels": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "ecp5-mini.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12.0,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.127,
        "via_diameter": 0.45,
        "via_drill": 0.25,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Config",
        "nets": [
          "/FPGA Config/CFG_0",
          "/FPGA Config/CFG_1",
          "/FPGA Config/CFG_2",
          "/FPGA Config/CFG_CDONE",
          "/FPGA Config/CFG_CLK",
          "/FPGA Config/CFG_CS",
          "/FPGA Config/CFG_IO0",
          "/FPGA Config/CFG_IO1",
          "/FPGA Config/CFG_IO2",
          "/FPGA Config/CFG_IO3",
          "/FPGA Config/TCK",
          "/FPGA Config/TDI",
          "/FPGA Config/TDO",
          "/FPGA Config/TMS"
        ],
        "pcb_color": "rgb(0, 132, 132)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.127,
        "via_diameter": 0.45,
        "via_drill": 0.25,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.15,
        "diff_pair_gap": 0.127,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.127,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Hyperram",
        "nets": [
          "/HR_DQ0",
          "/HR_DQ1",
          "/HR_DQ2",
          "/HR_DQ3",
          "/HR_DQ4",
          "/HR_DQ5",
          "/HR_DQ6",
          "/HR_DQ7",
          "/HR_RWDS",
          "/HR_nCS",
          "/HR_nRST"
        ],
        "pcb_color": "rgb(0, 0, 255)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.127,
        "via_diameter": 0.45,
        "via_drill": 0.25,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.15,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "IO",
        "nets": [
          "/PORT_A0",
          "/PORT_A1",
          "/PORT_A2",
          "/PORT_A3",
          "/PORT_A4",
          "/PORT_A5",
          "/PORT_A6",
          "/PORT_A7",
          "/PORT_B0",
          "/PORT_B1",
          "/PORT_B2",
          "/PORT_B3",
          "/PORT_B4",
          "/PORT_B5",
          "/PORT_B6",
          "/PORT_B7",
          "/PORT_C0",
          "/PORT_C1",
          "/PORT_C2",
          "/PORT_C3",
          "/PORT_C4",
          "/PORT_C5",
          "/PORT_C6",
          "/PORT_C7",
          "/PORT_D0",
          "/PORT_D1",
          "/PORT_D2",
          "/PORT_D3",
          "/PORT_D4",
          "/PORT_D5",
          "/PORT_D6",
          "/PORT_D7",
          "/PORT_E0",
          "/PORT_E1",
          "/PORT_E2",
          "/PORT_E3",
          "/PORT_E4",
          "/PORT_E5",
          "/PORT_E6",
          "/PORT_E7",
          "/PORT_F0",
          "/PORT_F1",
          "/PORT_F2",
          "/PORT_F3",
          "/PORT_F4",
          "/PORT_F5",
          "/PORT_F6",
          "/PORT_F7",
          "/PORT_G0",
          "/PORT_G1",
          "/PORT_G2",
          "/PORT_G3",
          "/PORT_G4",
          "/PORT_G5",
          "/PORT_G6",
          "/PORT_G7",
          "/PORT_H0",
          "/PORT_H1",
          "/PORT_H2",
          "/PORT_H3",
          "/PORT_H4",
          "/PORT_H5",
          "/PORT_H6",
          "/PORT_H7"
        ],
        "pcb_color": "rgb(0, 255, 0)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.127,
        "via_diameter": 0.45,
        "via_drill": 0.25,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "LED/Btn",
        "nets": [
          "/FPGA Config/nBTN_USR",
          "/FPGA Config/nFPGA_RST",
          "/LED_B",
          "/LED_G",
          "/LED_R",
          "/LEDs/CAT_B",
          "/LEDs/CAT_G",
          "/LEDs/CAT_R"
        ],
        "pcb_color": "rgb(0, 255, 255)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.127,
        "via_diameter": 0.45,
        "via_drill": 0.25,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Power",
        "nets": [
          "+1V1",
          "+2V5",
          "+3V3",
          "+5V",
          "GND"
        ],
        "pcb_color": "rgb(255, 0, 0)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.3,
        "via_diameter": 0.6,
        "via_drill": 0.3,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.127,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "SD",
        "nets": [],
        "pcb_color": "rgb(0, 0, 132)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.127,
        "via_diameter": 0.45,
        "via_drill": 0.25,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.127,
        "diff_pair_gap": 0.2,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.15,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "USB",
        "nets": [],
        "pcb_color": "rgb(255, 0, 255)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.127,
        "via_diameter": 0.45,
        "via_drill": 0.25,
        "wire_width": 6.0
      }
    ],
    "meta": {
      "version": 0
    },
    "net_colors": null
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "ecp5-mini.step",
      "vmrl": "",
      "vrml": "../../renders/ecp5-mini.wrl"
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "drawing": {
      "default_bus_thickness": 12.0,
      "default_junction_size": 40.0,
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "default_wire_thickness": 6.0,
      "field_names": [],
      "intersheets_ref_prefix": "",
      "intersheets_ref_short": false,
      "intersheets_ref_show": false,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "pin_symbol_size": 25.0,
      "text_offset_ratio": 0.3
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 0
    },
    "net_format_name": "",
    "page_layout_descr_file": "",
    "plot_directory": "./",
    "spice_adjust_passive_values": false,
    "spice_external_command": "spice \"%I\"",
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "b30d8ead-b40a-467c-bd0d-667143333758",
      ""
    ],
    [
      "712a4c0c-971a-449e-8d47-4a31e7055952",
      "LEDs"
    ],
    [
      "dc977d07-e2f1-4e46-a04d-d09b8b7fb491",
      "FPGA Config"
    ],
    [
      "21e1d09e-814d-48d1-9d12-f10ecc5be843",
      "SD / Hyperram"
    ],
    [
      "d00c7eb5-4315-486e-b6f1-64546df11a37",
      "Power"
    ]
  ],
  "text_variables": {}
}
