#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Dec  7 21:26:54 2024
# Process ID: 2084
# Current directory: C:/Users/andre/Desktop/snn-fpga/vivado
# Command line: vivado.exe -mode tcl -source .\basys3_project.tcl
# Log file: C:/Users/andre/Desktop/snn-fpga/vivado/vivado.log
# Journal file: C:/Users/andre/Desktop/snn-fpga/vivado\vivado.jou
# Running On        :DESKTOP-OVIC86T
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :Intel(R) Core(TM) i9-9880H CPU @ 2.30GHz
# CPU Frequency     :2304 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :34248 MB
# Swap memory       :5100 MB
# Total Virtual     :39349 MB
# Available Virtual :22016 MB
#-----------------------------------------------------------
source {.\basys3_project.tcl}
# create_project -force fpga_risp_microblaze ./fpga_risp_microblaze -part xc7a35tcpg236-1
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 509.594 ; gain = 198.738
# add_files ../src/hdl/core.sv
# add_files ../src/hdl/lif.sv
# add_files ../src/hdl/synapse.sv
# add_files ../src/hdl/network_bram_wrapper.sv
# add_files ../src/hdl/network_wrapper.sv
# add_files ../src/hdl/microblaze_top.sv
# add_files ../src/hdl/basys3-constraints.xdc
# source ../src/hdl/microblaze_snn.tcl
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2024.1
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    if { [string compare $scripts_vivado_version $current_vivado_version] > 0 } {
##       catch {common::send_gid_msg -ssname BD::TCL -id 2042 -severity "ERROR" " This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Sourcing the script failed since it was created with a future version of Vivado."}
## 
##    } else {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2041 -severity "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
## 
##    }
## 
##    return 1
## }
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project project_1 myproj -part xc7a35tcpg236-1
## }
## variable design_name
## set design_name microblaze_snn
## set errMsg ""
## set nRet 0
## set cur_design [current_bd_design -quiet]
## set list_cells [get_bd_cells -quiet]
## if { ${design_name} eq "" } {
##    # USE CASES:
##    #    1) Design_name not set
## 
##    set errMsg "Please set the variable <design_name> to a non-empty value."
##    set nRet 1
## 
## } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
##    # USE CASES:
##    #    2): Current design opened AND is empty AND names same.
##    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
##    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
## 
##    if { $cur_design ne $design_name } {
##       common::send_gid_msg -ssname BD::TCL -id 2001 -severity "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
##       set design_name [get_property NAME $cur_design]
##    }
##    common::send_gid_msg -ssname BD::TCL -id 2002 -severity "INFO" "Constructing design in IPI design <$cur_design>..."
## 
## } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
##    # USE CASES:
##    #    5) Current design opened AND has components AND same names.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 1
## } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
##    # USE CASES: 
##    #    6) Current opened design, has components, but diff names, design_name exists in project.
##    #    7) No opened design, design_name exists in project.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 2
## 
## } else {
##    # USE CASES:
##    #    8) No opened design, design_name not in project.
##    #    9) Current opened design, has components, but diff names, design_name not in project.
## 
##    common::send_gid_msg -ssname BD::TCL -id 2003 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."
## 
##    create_bd_design $design_name
## 
##    common::send_gid_msg -ssname BD::TCL -id 2004 -severity "INFO" "Making design <$design_name> as current_bd_design."
##    current_bd_design $design_name
## 
## }
INFO: [BD::TCL 103-2003] Currently there is no design <microblaze_snn> in project, so creating one...
Wrote  : <C:\Users\andre\Desktop\snn-fpga\vivado\fpga_risp_microblaze\fpga_risp_microblaze.srcs\sources_1\bd\microblaze_snn\microblaze_snn.bd> 
INFO: [BD::TCL 103-2004] Making design <microblaze_snn> as current_bd_design.
## common::send_gid_msg -ssname BD::TCL -id 2005 -severity "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "microblaze_snn".
## if { $nRet != 0 } {
##    catch {common::send_gid_msg -ssname BD::TCL -id 2006 -severity "ERROR" $errMsg}
##    return $nRet
## }
## set bCheckIPsPassed 1
## set bCheckIPs 1
## if { $bCheckIPs == 1 } {
##    set list_check_ips "\ 
## xilinx.com:ip:clk_wiz:6.0\
## xilinx.com:ip:axi_uartlite:2.0\
## xilinx.com:ip:microblaze:11.0\
## xilinx.com:ip:mdm:3.2\
## xilinx.com:ip:proc_sys_reset:5.0\
## xilinx.com:ip:blk_mem_gen:8.4\
## xilinx.com:ip:axi_bram_ctrl:4.1\
## xilinx.com:ip:lmb_v10:3.0\
## xilinx.com:ip:lmb_bram_if_cntlr:4.0\
## "
## 
##    set list_ips_missing ""
##    common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
## 
##    foreach ip_vlnv $list_check_ips {
##       set ip_obj [get_ipdefs -all $ip_vlnv]
##       if { $ip_obj eq "" } {
##          lappend list_ips_missing $ip_vlnv
##       }
##    }
## 
##    if { $list_ips_missing ne "" } {
##       catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
##       set bCheckIPsPassed 0
##    }
## 
## }
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:clk_wiz:6.0 xilinx.com:ip:axi_uartlite:2.0 xilinx.com:ip:microblaze:11.0 xilinx.com:ip:mdm:3.2 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:blk_mem_gen:8.4 xilinx.com:ip:axi_bram_ctrl:4.1 xilinx.com:ip:lmb_v10:3.0 xilinx.com:ip:lmb_bram_if_cntlr:4.0  .
## if { $bCheckIPsPassed != 1 } {
##   common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
##   return 3
## }
## proc create_hier_cell_microblaze_0_local_memory { parentCell nameHier } {
## 
##   variable script_folder
## 
##   if { $parentCell eq "" || $nameHier eq "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_microblaze_0_local_memory() - Empty argument(s)!"}
##      return
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
##   # Create cell and set as current instance
##   set hier_obj [create_bd_cell -type hier $nameHier]
##   current_bd_instance $hier_obj
## 
##   # Create interface pins
##   create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 DLMB
## 
##   create_bd_intf_pin -mode MirroredMaster -vlnv xilinx.com:interface:lmb_rtl:1.0 ILMB
## 
## 
##   # Create pins
##   create_bd_pin -dir I -type clk LMB_Clk
##   create_bd_pin -dir I -type rst SYS_Rst
## 
##   # Create instance: dlmb_v10, and set properties
##   set dlmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10 ]
## 
##   # Create instance: ilmb_v10, and set properties
##   set ilmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10 ]
## 
##   # Create instance: dlmb_bram_if_cntlr, and set properties
##   set dlmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr ]
##   set_property CONFIG.C_ECC {0} $dlmb_bram_if_cntlr
## 
## 
##   # Create instance: ilmb_bram_if_cntlr, and set properties
##   set ilmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr ]
##   set_property CONFIG.C_ECC {0} $ilmb_bram_if_cntlr
## 
## 
##   # Create instance: lmb_bram, and set properties
##   set lmb_bram [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_bram ]
##   set_property -dict [list \
##     CONFIG.Memory_Type {True_Dual_Port_RAM} \
##     CONFIG.use_bram_block {BRAM_Controller} \
##   ] $lmb_bram
## 
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net microblaze_0_dlmb [get_bd_intf_pins dlmb_v10/LMB_M] [get_bd_intf_pins DLMB]
##   connect_bd_intf_net -intf_net microblaze_0_dlmb_bus [get_bd_intf_pins dlmb_v10/LMB_Sl_0] [get_bd_intf_pins dlmb_bram_if_cntlr/SLMB]
##   connect_bd_intf_net -intf_net microblaze_0_dlmb_cntlr [get_bd_intf_pins dlmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTA]
##   connect_bd_intf_net -intf_net microblaze_0_ilmb [get_bd_intf_pins ilmb_v10/LMB_M] [get_bd_intf_pins ILMB]
##   connect_bd_intf_net -intf_net microblaze_0_ilmb_bus [get_bd_intf_pins ilmb_v10/LMB_Sl_0] [get_bd_intf_pins ilmb_bram_if_cntlr/SLMB]
##   connect_bd_intf_net -intf_net microblaze_0_ilmb_cntlr [get_bd_intf_pins ilmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTB]
## 
##   # Create port connections
##   connect_bd_net -net SYS_Rst_1 [get_bd_pins SYS_Rst] [get_bd_pins dlmb_v10/SYS_Rst] [get_bd_pins dlmb_bram_if_cntlr/LMB_Rst] [get_bd_pins ilmb_v10/SYS_Rst] [get_bd_pins ilmb_bram_if_cntlr/LMB_Rst]
##   connect_bd_net -net microblaze_0_Clk [get_bd_pins LMB_Clk] [get_bd_pins dlmb_v10/LMB_Clk] [get_bd_pins dlmb_bram_if_cntlr/LMB_Clk] [get_bd_pins ilmb_v10/LMB_Clk] [get_bd_pins ilmb_bram_if_cntlr/LMB_Clk]
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## }
## proc create_root_design { parentCell } {
## 
##   variable script_folder
##   variable design_name
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
##   set usb_uart [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 usb_uart ]
## 
##   set BRAM_PORTB_0 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:bram_rtl:1.0 BRAM_PORTB_0 ]
##   set_property -dict [ list \
##    CONFIG.MASTER_TYPE {BRAM_CTRL} \
##    ] $BRAM_PORTB_0
## 
## 
##   # Create ports
##   set sys_clock [ create_bd_port -dir I -type clk -freq_hz 100000000 sys_clock ]
##   set reset [ create_bd_port -dir I -type rst reset ]
##   set_property -dict [ list \
##    CONFIG.POLARITY {ACTIVE_LOW} \
##  ] $reset
## 
##   # Create instance: clk_wiz_0, and set properties
##   set clk_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0 ]
## 
##   # Create instance: axi_uartlite_0, and set properties
##   set axi_uartlite_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0 ]
## 
##   # Create instance: microblaze_0, and set properties
##   set microblaze_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0 ]
##   set_property -dict [list \
##     CONFIG.C_DEBUG_ENABLED {1} \
##     CONFIG.C_D_AXI {1} \
##     CONFIG.C_D_LMB {1} \
##     CONFIG.C_I_LMB {1} \
##   ] $microblaze_0
## 
## 
##   # Create instance: microblaze_0_local_memory
##   create_hier_cell_microblaze_0_local_memory [current_bd_instance .] microblaze_0_local_memory
## 
##   # Create instance: mdm_1, and set properties
##   set mdm_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm_1 ]
## 
##   # Create instance: rst_clk_wiz_0_100M, and set properties
##   set rst_clk_wiz_0_100M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_clk_wiz_0_100M ]
## 
##   # Create instance: axi_interconnect_0, and set properties
##   set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]
## 
##   # Create instance: blk_mem_gen_0, and set properties
##   set blk_mem_gen_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0 ]
##   set_property -dict [list \
##     CONFIG.Coe_File {C:/Users/andre/Desktop/snn-fpga/src/hdl/snn_bram_64.coe} \
##     CONFIG.Enable_32bit_Address {true} \
##     CONFIG.Load_Init_File {true} \
##     CONFIG.Memory_Type {True_Dual_Port_RAM} \
##     CONFIG.Register_PortA_Output_of_Memory_Primitives {false} \
##     CONFIG.Register_PortB_Output_of_Memory_Primitives {false} \
##     CONFIG.Use_RSTA_Pin {false} \
##     CONFIG.Use_RSTB_Pin {false} \
##     CONFIG.Write_Depth_A {8192} \
##     CONFIG.Write_Width_A {128} \
##     CONFIG.use_bram_block {Stand_Alone} \
##   ] $blk_mem_gen_0
## 
## 
##   # Create instance: axi_bram_ctrl_0, and set properties
##   set axi_bram_ctrl_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0 ]
##   set_property -dict [list \
##     CONFIG.DATA_WIDTH {128} \
##     CONFIG.SINGLE_PORT_BRAM {1} \
##   ] $axi_bram_ctrl_0
## 
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net BRAM_PORTB_0_1 [get_bd_intf_ports BRAM_PORTB_0] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB]
##   connect_bd_intf_net -intf_net axi_bram_ctrl_0_BRAM_PORTA [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA] [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
##   connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
##   connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_uartlite_0/S_AXI]
##   connect_bd_intf_net -intf_net axi_uartlite_0_UART [get_bd_intf_ports usb_uart] [get_bd_intf_pins axi_uartlite_0/UART]
##   connect_bd_intf_net -intf_net microblaze_0_M_AXI_DP [get_bd_intf_pins microblaze_0/M_AXI_DP] [get_bd_intf_pins axi_interconnect_0/S00_AXI]
##   connect_bd_intf_net -intf_net microblaze_0_debug [get_bd_intf_pins mdm_1/MBDEBUG_0] [get_bd_intf_pins microblaze_0/DEBUG]
##   connect_bd_intf_net -intf_net microblaze_0_dlmb_1 [get_bd_intf_pins microblaze_0/DLMB] [get_bd_intf_pins microblaze_0_local_memory/DLMB]
##   connect_bd_intf_net -intf_net microblaze_0_ilmb_1 [get_bd_intf_pins microblaze_0/ILMB] [get_bd_intf_pins microblaze_0_local_memory/ILMB]
## 
##   # Create port connections
##   connect_bd_net -net clk_100MHz_1 [get_bd_ports sys_clock] [get_bd_pins clk_wiz_0/clk_in1]
##   connect_bd_net -net clk_wiz_0_locked [get_bd_pins clk_wiz_0/locked] [get_bd_pins rst_clk_wiz_0_100M/dcm_locked]
##   connect_bd_net -net mdm_1_debug_sys_rst [get_bd_pins mdm_1/Debug_SYS_Rst] [get_bd_pins rst_clk_wiz_0_100M/mb_debug_sys_rst] [get_bd_pins clk_wiz_0/reset]
##   connect_bd_net -net microblaze_0_Clk [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_local_memory/LMB_Clk] [get_bd_pins rst_clk_wiz_0_100M/slowest_sync_clk] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_bram_ctrl_0/s_axi_aclk]
##   connect_bd_net -net reset_rtl_0_1 [get_bd_ports reset] [get_bd_pins rst_clk_wiz_0_100M/ext_reset_in]
##   connect_bd_net -net rst_clk_wiz_0_100M_bus_struct_reset [get_bd_pins rst_clk_wiz_0_100M/bus_struct_reset] [get_bd_pins microblaze_0_local_memory/SYS_Rst]
##   connect_bd_net -net rst_clk_wiz_0_100M_mb_reset [get_bd_pins rst_clk_wiz_0_100M/mb_reset] [get_bd_pins microblaze_0/Reset]
##   connect_bd_net -net rst_clk_wiz_0_100M_peripheral_aresetn [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn]
## 
##   # Create address segments
##   assign_bd_address -offset 0xC0000000 -range 0x00008000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_bram_ctrl_0/S_AXI/Mem0] -force
##   assign_bd_address -offset 0x40600000 -range 0x00010000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs axi_uartlite_0/S_AXI/Reg] -force
##   assign_bd_address -offset 0x00000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces microblaze_0/Data] [get_bd_addr_segs microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem] -force
##   assign_bd_address -offset 0x00000000 -range 0x00010000 -target_address_space [get_bd_addr_spaces microblaze_0/Instruction] [get_bd_addr_segs microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem] -force
## 
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   validate_bd_design
##   save_bd_design
## }
## create_root_design ""
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
create_bd_cell: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 980.820 ; gain = 428.664
INFO: [IP_Flow 19-3484] Absolute path of file 'c:/Users/andre/Desktop/snn-fpga/src/hdl/snn_bram_64.coe' provided. It will be converted relative to IP Instance files '../../../../../../../../src/hdl/snn_bram_64.coe'
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] microblaze_snn_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] microblaze_snn_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] microblaze_snn_axi_bram_ctrl_0_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] microblaze_snn_axi_bram_ctrl_0_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
Slave segment '/axi_bram_ctrl_0/S_AXI/Mem0' is being assigned into address space '/microblaze_0/Data' at <0xC000_0000 [ 32K ]>.
Slave segment '/axi_uartlite_0/S_AXI/Reg' is being assigned into address space '/microblaze_0/Data' at <0x4060_0000 [ 64K ]>.
Slave segment '/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem' is being assigned into address space '/microblaze_0/Data' at <0x0000_0000 [ 64K ]>.
Slave segment '/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem' is being assigned into address space '/microblaze_0/Instruction' at <0x0000_0000 [ 64K ]>.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
INFO: [xilinx.com:ip:microblaze:11.0-9] /microblaze_0: Setting C_BASE_VECTORS to 0x00000000.
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTB(OTHER) and /BRAM_PORTB_0(BRAM_CTRL)
CRITICAL WARNING: [BD 41-237] Bus Interface property MASTER_TYPE does not match between /blk_mem_gen_0/BRAM_PORTA(OTHER) and /axi_bram_ctrl_0/BRAM_PORTA(BRAM_CTRL)
Wrote  : <C:\Users\andre\Desktop\snn-fpga\vivado\fpga_risp_microblaze\fpga_risp_microblaze.srcs\sources_1\bd\microblaze_snn\microblaze_snn.bd> 
# make_wrapper -top -files [get_files microblaze_snn.bd]
INFO: [BD 41-1662] The design 'microblaze_snn.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(15) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(15) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/sim/microblaze_snn.v
Verilog Output written to : C:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/hdl/microblaze_snn_wrapper.v
# add_files -norecurse ./fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/hdl/microblaze_snn_wrapper.v
# set_property top microblaze_top [current_fileset]
# launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'microblaze_snn.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(15) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_0/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(15) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/sim/microblaze_snn.v
Verilog Output written to : C:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/hdl/microblaze_snn_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_axi_uartlite_0_0/microblaze_snn_axi_uartlite_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_pc_0/microblaze_snn_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_us .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
Exporting to file C:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/hw_handoff/microblaze_snn.hwh
Generated Hardware Definition File C:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/synth/microblaze_snn.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP microblaze_snn_auto_ds_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP microblaze_snn_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP microblaze_snn_auto_us_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP microblaze_snn_auto_us_1
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP microblaze_snn_axi_bram_ctrl_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP microblaze_snn_axi_uartlite_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP microblaze_snn_blk_mem_gen_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP microblaze_snn_clk_wiz_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP microblaze_snn_dlmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP microblaze_snn_dlmb_v10_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP microblaze_snn_ilmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP microblaze_snn_ilmb_v10_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP microblaze_snn_lmb_bram_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP microblaze_snn_mdm_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP microblaze_snn_microblaze_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP microblaze_snn_rst_clk_wiz_0_100M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP microblaze_snn_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: microblaze_snn_auto_ds_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: microblaze_snn_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: microblaze_snn_auto_us_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: microblaze_snn_auto_us_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: microblaze_snn_axi_bram_ctrl_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: microblaze_snn_axi_uartlite_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: microblaze_snn_blk_mem_gen_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: microblaze_snn_clk_wiz_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: microblaze_snn_dlmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: microblaze_snn_dlmb_v10_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: microblaze_snn_ilmb_bram_if_cntlr_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: microblaze_snn_ilmb_v10_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: microblaze_snn_lmb_bram_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: microblaze_snn_mdm_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: microblaze_snn_microblaze_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: microblaze_snn_rst_clk_wiz_0_100M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: microblaze_snn_xbar_0
[Sat Dec  7 21:27:39 2024] Launched microblaze_snn_axi_uartlite_0_0_synth_1, microblaze_snn_ilmb_bram_if_cntlr_0_synth_1, microblaze_snn_dlmb_v10_0_synth_1, microblaze_snn_ilmb_v10_0_synth_1, microblaze_snn_rst_clk_wiz_0_100M_0_synth_1, microblaze_snn_auto_pc_0_synth_1, microblaze_snn_auto_us_0_synth_1, microblaze_snn_auto_ds_0_synth_1, microblaze_snn_lmb_bram_0_synth_1, microblaze_snn_axi_bram_ctrl_0_0_synth_1, microblaze_snn_dlmb_bram_if_cntlr_0_synth_1, microblaze_snn_blk_mem_gen_0_0_synth_1, microblaze_snn_clk_wiz_0_0_synth_1, microblaze_snn_microblaze_0_0_synth_1, microblaze_snn_xbar_0_synth_1, microblaze_snn_mdm_1_0_synth_1, microblaze_snn_auto_us_1_synth_1, synth_1...
Run output will be captured here:
microblaze_snn_axi_uartlite_0_0_synth_1: C:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/microblaze_snn_axi_uartlite_0_0_synth_1/runme.log
microblaze_snn_ilmb_bram_if_cntlr_0_synth_1: C:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/microblaze_snn_ilmb_bram_if_cntlr_0_synth_1/runme.log
microblaze_snn_dlmb_v10_0_synth_1: C:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/microblaze_snn_dlmb_v10_0_synth_1/runme.log
microblaze_snn_ilmb_v10_0_synth_1: C:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/microblaze_snn_ilmb_v10_0_synth_1/runme.log
microblaze_snn_rst_clk_wiz_0_100M_0_synth_1: C:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/microblaze_snn_rst_clk_wiz_0_100M_0_synth_1/runme.log
microblaze_snn_auto_pc_0_synth_1: C:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/microblaze_snn_auto_pc_0_synth_1/runme.log
microblaze_snn_auto_us_0_synth_1: C:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/microblaze_snn_auto_us_0_synth_1/runme.log
microblaze_snn_auto_ds_0_synth_1: C:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/microblaze_snn_auto_ds_0_synth_1/runme.log
microblaze_snn_lmb_bram_0_synth_1: C:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/microblaze_snn_lmb_bram_0_synth_1/runme.log
microblaze_snn_axi_bram_ctrl_0_0_synth_1: C:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/microblaze_snn_axi_bram_ctrl_0_0_synth_1/runme.log
microblaze_snn_dlmb_bram_if_cntlr_0_synth_1: C:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/microblaze_snn_dlmb_bram_if_cntlr_0_synth_1/runme.log
microblaze_snn_blk_mem_gen_0_0_synth_1: C:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/microblaze_snn_blk_mem_gen_0_0_synth_1/runme.log
microblaze_snn_clk_wiz_0_0_synth_1: C:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/microblaze_snn_clk_wiz_0_0_synth_1/runme.log
microblaze_snn_microblaze_0_0_synth_1: C:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/microblaze_snn_microblaze_0_0_synth_1/runme.log
microblaze_snn_xbar_0_synth_1: C:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/microblaze_snn_xbar_0_synth_1/runme.log
microblaze_snn_mdm_1_0_synth_1: C:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/microblaze_snn_mdm_1_0_synth_1/runme.log
microblaze_snn_auto_us_1_synth_1: C:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/microblaze_snn_auto_us_1_synth_1/runme.log
synth_1: C:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/synth_1/runme.log
[Sat Dec  7 21:27:40 2024] Launched impl_1...
Run output will be captured here: C:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 1132.129 ; gain = 38.848
# wait_on_run impl_1
[Sat Dec  7 21:27:40 2024] Waiting for impl_1 to finish...

*** Running vivado
    with args -log microblaze_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source microblaze_top.tcl -notrace



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Dec  7 21:34:48 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source microblaze_top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 511.387 ; gain = 200.641
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: link_design -top microblaze_top -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_axi_bram_ctrl_0_0/microblaze_snn_axi_bram_ctrl_0_0.dcp' for cell 'microblaze/microblaze_snn_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_axi_uartlite_0_0/microblaze_snn_axi_uartlite_0_0.dcp' for cell 'microblaze/microblaze_snn_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_blk_mem_gen_0_0/microblaze_snn_blk_mem_gen_0_0.dcp' for cell 'microblaze/microblaze_snn_i/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_clk_wiz_0_0/microblaze_snn_clk_wiz_0_0.dcp' for cell 'microblaze/microblaze_snn_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_mdm_1_0/microblaze_snn_mdm_1_0.dcp' for cell 'microblaze/microblaze_snn_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_microblaze_0_0/microblaze_snn_microblaze_0_0.dcp' for cell 'microblaze/microblaze_snn_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_rst_clk_wiz_0_100M_0/microblaze_snn_rst_clk_wiz_0_100M_0.dcp' for cell 'microblaze/microblaze_snn_i/rst_clk_wiz_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_xbar_0/microblaze_snn_xbar_0.dcp' for cell 'microblaze/microblaze_snn_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_pc_0/microblaze_snn_auto_pc_0.dcp' for cell 'microblaze/microblaze_snn_i/axi_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0.dcp' for cell 'microblaze/microblaze_snn_i/axi_interconnect_0/m00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0.dcp' for cell 'microblaze/microblaze_snn_i/axi_interconnect_0/m01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1.dcp' for cell 'microblaze/microblaze_snn_i/axi_interconnect_0/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_dlmb_bram_if_cntlr_0/microblaze_snn_dlmb_bram_if_cntlr_0.dcp' for cell 'microblaze/microblaze_snn_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_dlmb_v10_0/microblaze_snn_dlmb_v10_0.dcp' for cell 'microblaze/microblaze_snn_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_ilmb_bram_if_cntlr_0/microblaze_snn_ilmb_bram_if_cntlr_0.dcp' for cell 'microblaze/microblaze_snn_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_ilmb_v10_0/microblaze_snn_ilmb_v10_0.dcp' for cell 'microblaze/microblaze_snn_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_lmb_bram_0/microblaze_snn_lmb_bram_0.dcp' for cell 'microblaze/microblaze_snn_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.576 . Memory (MB): peak = 1053.309 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1022 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, microblaze/microblaze_snn_i/clk_wiz_0/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'microblaze/microblaze_snn_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_clk_wiz_0_0/microblaze_snn_clk_wiz_0_0_board.xdc] for cell 'microblaze/microblaze_snn_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_clk_wiz_0_0/microblaze_snn_clk_wiz_0_0_board.xdc] for cell 'microblaze/microblaze_snn_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_clk_wiz_0_0/microblaze_snn_clk_wiz_0_0.xdc] for cell 'microblaze/microblaze_snn_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_clk_wiz_0_0/microblaze_snn_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_clk_wiz_0_0/microblaze_snn_clk_wiz_0_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1781.484 ; gain = 582.078
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_clk_wiz_0_0/microblaze_snn_clk_wiz_0_0.xdc] for cell 'microblaze/microblaze_snn_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_axi_uartlite_0_0/microblaze_snn_axi_uartlite_0_0_board.xdc] for cell 'microblaze/microblaze_snn_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_axi_uartlite_0_0/microblaze_snn_axi_uartlite_0_0_board.xdc] for cell 'microblaze/microblaze_snn_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_axi_uartlite_0_0/microblaze_snn_axi_uartlite_0_0.xdc] for cell 'microblaze/microblaze_snn_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_axi_uartlite_0_0/microblaze_snn_axi_uartlite_0_0.xdc] for cell 'microblaze/microblaze_snn_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_microblaze_0_0/microblaze_snn_microblaze_0_0.xdc] for cell 'microblaze/microblaze_snn_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_microblaze_0_0/microblaze_snn_microblaze_0_0.xdc] for cell 'microblaze/microblaze_snn_i/microblaze_0/U0'
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_rst_clk_wiz_0_100M_0/microblaze_snn_rst_clk_wiz_0_100M_0_board.xdc] for cell 'microblaze/microblaze_snn_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_rst_clk_wiz_0_100M_0/microblaze_snn_rst_clk_wiz_0_100M_0_board.xdc] for cell 'microblaze/microblaze_snn_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_rst_clk_wiz_0_100M_0/microblaze_snn_rst_clk_wiz_0_100M_0.xdc] for cell 'microblaze/microblaze_snn_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_rst_clk_wiz_0_100M_0/microblaze_snn_rst_clk_wiz_0_100M_0.xdc] for cell 'microblaze/microblaze_snn_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'reset'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[0]'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[1]'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[2]'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'button[3]'. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/andre/Desktop/snn-fpga/src/hdl/basys3-constraints.xdc]
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_mdm_1_0/microblaze_snn_mdm_1_0.xdc] for cell 'microblaze/microblaze_snn_i/mdm_1/U0'
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_mdm_1_0/microblaze_snn_mdm_1_0.xdc] for cell 'microblaze/microblaze_snn_i/mdm_1/U0'
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc] for cell 'microblaze/microblaze_snn_i/axi_interconnect_0/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc:54]
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_1/microblaze_snn_auto_us_1_clocks.xdc] for cell 'microblaze/microblaze_snn_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc] for cell 'microblaze/microblaze_snn_i/axi_interconnect_0/m00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-920] Waiver ID 'CDC-1' -to list has >10000 objects! [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_us_0/microblaze_snn_auto_us_0_clocks.xdc] for cell 'microblaze/microblaze_snn_i/axi_interconnect_0/m00_couplers/auto_us/inst'
Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc] for cell 'microblaze/microblaze_snn_i/axi_interconnect_0/m01_couplers/auto_ds/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc:30]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc:54]
Finished Parsing XDC File [c:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.gen/sources_1/bd/microblaze_snn/ip/microblaze_snn_auto_ds_0/microblaze_snn_auto_ds_0_clocks.xdc] for cell 'microblaze/microblaze_snn_i/axi_interconnect_0/m01_couplers/auto_ds/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'microblaze_top'...

ERROR::14 - Missing keyword. 'MICROBLAZE' found, 'END_ADDRESS_MAP' expected.
ADDRESS_MAP  microblaze_microblaze_snn_i_microblaze_0 microblaze-le 100 microblaze/microblaze_snn_i/microblaze_0
                                                                        ^

CRITICAL WARNING: [Memdata 28-122] data2mem failed with a parsing error. Check the bmm file or the bmm_info_* properties on the BRAM components. The design BRAM components initialization strings have not been updated.
INFO: [Project 1-1687] 47 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1781.484 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

31 Infos, 86 Warnings, 37 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1781.484 ; gain = 1230.473
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1781.484 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 189e9c008

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.900 . Memory (MB): peak = 1805.379 ; gain = 23.895

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 189e9c008

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2213.637 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 189e9c008

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2213.637 ; gain = 0.000
Phase 1 Initialization | Checksum: 189e9c008

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2213.637 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 189e9c008

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.464 . Memory (MB): peak = 2213.637 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 189e9c008

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.513 . Memory (MB): peak = 2213.637 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 189e9c008

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.515 . Memory (MB): peak = 2213.637 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 26 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 28f93aaff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.909 . Memory (MB): peak = 2213.637 ; gain = 0.000
Retarget | Checksum: 28f93aaff
INFO: [Opt 31-389] Phase Retarget created 172 cells and removed 290 cells
INFO: [Opt 31-1021] In phase Retarget, 4 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 10 inverter(s) to 44 load pin(s).
Phase 4 Constant propagation | Checksum: 202e65113

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2213.637 ; gain = 0.000
Constant propagation | Checksum: 202e65113
INFO: [Opt 31-389] Phase Constant propagation created 377 cells and removed 1100 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1f3a2dea9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2213.637 ; gain = 0.000
Sweep | Checksum: 1f3a2dea9
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 414 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 5481 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-194] Inserted BUFG microblaze/microblaze_snn_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 39 load(s) on clock net microblaze/microblaze_snn_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 27b48281b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2213.637 ; gain = 0.000
BUFG optimization | Checksum: 27b48281b
INFO: [Opt 31-662] Phase BUFG optimization created 2 cells of which 2 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 27b48281b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2213.637 ; gain = 0.000
Shift Register Optimization | Checksum: 27b48281b
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 27b48281b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2213.637 ; gain = 0.000
Post Processing Netlist | Checksum: 27b48281b
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 23b677220

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2213.637 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2213.637 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 23b677220

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2213.637 ; gain = 0.000
Phase 9 Finalization | Checksum: 23b677220

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2213.637 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             172  |             290  |                                              4  |
|  Constant propagation         |             377  |            1100  |                                              1  |
|  Sweep                        |               0  |             414  |                                              1  |
|  BUFG optimization            |               2  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 23b677220

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2213.637 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 48 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 16 newly gated: 0 Total Ports: 96
Ending PowerOpt Patch Enables Task | Checksum: 24fbf591a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.286 . Memory (MB): peak = 2314.953 ; gain = 0.000
Ending Power Optimization Task | Checksum: 24fbf591a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2314.953 ; gain = 101.316

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1d0396dcb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2314.953 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1d0396dcb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2314.953 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2314.953 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1d0396dcb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2314.953 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 86 Warnings, 37 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 2314.953 ; gain = 533.469
INFO: [Vivado 12-24828] Executing command : report_drc -file microblaze_top_drc_opted.rpt -pb microblaze_top_drc_opted.pb -rpx microblaze_top_drc_opted.rpx
Command: report_drc -file microblaze_top_drc_opted.rpt -pb microblaze_top_drc_opted.pb -rpx microblaze_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/impl_1/microblaze_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2314.953 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2314.953 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2314.953 ; gain = 0.000
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.074 . Memory (MB): peak = 2314.953 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2314.953 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2314.953 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 2314.953 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/impl_1/microblaze_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2314.953 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1ab76e68d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2314.953 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2314.953 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1e9944533

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2314.953 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 25da9dea0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2314.953 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 25da9dea0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2314.953 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 25da9dea0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2314.953 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1fbe86e05

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2314.953 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 297c9d23f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2314.953 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f7cdf2f5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2314.953 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 20028ef80

Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2314.953 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 212 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 96 nets or LUTs. Breaked 0 LUT, combined 96 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2314.953 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             96  |                    96  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             96  |                    96  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2cf75af38

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2314.953 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 2c7289ba2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2314.953 ; gain = 0.000
Phase 2 Global Placement | Checksum: 2c7289ba2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2314.953 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 277050396

Time (s): cpu = 00:00:32 ; elapsed = 00:00:19 . Memory (MB): peak = 2314.953 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 216657827

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 2314.953 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13e22f5d0

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 2314.953 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b2731f98

Time (s): cpu = 00:00:35 ; elapsed = 00:00:21 . Memory (MB): peak = 2314.953 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 15adbf144

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 2314.953 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 210e81b3a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 2314.953 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1cb2a32dd

Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 2314.953 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 18b2a2fb6

Time (s): cpu = 00:00:47 ; elapsed = 00:00:31 . Memory (MB): peak = 2314.953 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2840312f8

Time (s): cpu = 00:00:53 ; elapsed = 00:00:35 . Memory (MB): peak = 2314.953 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2840312f8

Time (s): cpu = 00:00:53 ; elapsed = 00:00:35 . Memory (MB): peak = 2314.953 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2df05718f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.219 | TNS=-0.219 |
Phase 1 Physical Synthesis Initialization | Checksum: 181571f3e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.678 . Memory (MB): peak = 2314.953 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 23be31a46

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.884 . Memory (MB): peak = 2314.953 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2df05718f

Time (s): cpu = 00:01:01 ; elapsed = 00:00:40 . Memory (MB): peak = 2314.953 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.490. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1fa73ff15

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 2314.953 ; gain = 0.000

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 2314.953 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1fa73ff15

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 2314.953 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fa73ff15

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 2314.953 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1fa73ff15

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 2314.953 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1fa73ff15

Time (s): cpu = 00:01:07 ; elapsed = 00:00:47 . Memory (MB): peak = 2314.953 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2314.953 ; gain = 0.000

Time (s): cpu = 00:01:07 ; elapsed = 00:00:47 . Memory (MB): peak = 2314.953 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 248137705

Time (s): cpu = 00:01:08 ; elapsed = 00:00:47 . Memory (MB): peak = 2314.953 ; gain = 0.000
Ending Placer Task | Checksum: 231f04a9b

Time (s): cpu = 00:01:08 ; elapsed = 00:00:47 . Memory (MB): peak = 2314.953 ; gain = 0.000
106 Infos, 86 Warnings, 37 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:12 ; elapsed = 00:00:49 . Memory (MB): peak = 2314.953 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file microblaze_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2314.953 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file microblaze_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2314.953 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file microblaze_top_utilization_placed.rpt -pb microblaze_top_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2314.953 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2314.953 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2314.953 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2314.953 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2314.953 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2314.953 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2314.953 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/impl_1/microblaze_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2314.953 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.490 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
117 Infos, 86 Warnings, 37 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2343.559 ; gain = 15.855
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2350.477 ; gain = 21.203
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2350.477 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2350.477 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2350.477 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2350.477 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2350.477 ; gain = 21.203
INFO: [Common 17-1381] The checkpoint 'C:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/impl_1/microblaze_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: af1fbcdb ConstDB: 0 ShapeSum: e24f3169 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: b81e5f13 | NumContArr: bd2fb3ea | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2faa00837

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2453.402 ; gain = 95.711

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2faa00837

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2453.402 ; gain = 95.711

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2faa00837

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 2453.402 ; gain = 95.711
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2474a15ac

Time (s): cpu = 00:00:36 ; elapsed = 00:00:26 . Memory (MB): peak = 2486.441 ; gain = 128.750
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.649  | TNS=0.000  | WHS=-0.356 | THS=-154.305|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00334848 %
  Global Horizontal Routing Utilization  = 0.000650703 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 14154
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 14154
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1fe38e287

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2486.441 ; gain = 128.750

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1fe38e287

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 2486.441 ; gain = 128.750

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 28efdf83a

Time (s): cpu = 00:00:44 ; elapsed = 00:00:29 . Memory (MB): peak = 2487.531 ; gain = 129.840
Phase 4 Initial Routing | Checksum: 28efdf83a

Time (s): cpu = 00:00:45 ; elapsed = 00:00:29 . Memory (MB): peak = 2487.531 ; gain = 129.840

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 2184
 Number of Nodes with overlaps = 135
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.058  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 1844f1e6b

Time (s): cpu = 00:01:01 ; elapsed = 00:00:38 . Memory (MB): peak = 2487.531 ; gain = 129.840

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.102  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2a7419d2e

Time (s): cpu = 00:01:02 ; elapsed = 00:00:38 . Memory (MB): peak = 2487.531 ; gain = 129.840
Phase 5 Rip-up And Reroute | Checksum: 2a7419d2e

Time (s): cpu = 00:01:02 ; elapsed = 00:00:38 . Memory (MB): peak = 2487.531 ; gain = 129.840

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 387ab8272

Time (s): cpu = 00:01:03 ; elapsed = 00:00:39 . Memory (MB): peak = 2487.531 ; gain = 129.840
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.174  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 387ab8272

Time (s): cpu = 00:01:04 ; elapsed = 00:00:39 . Memory (MB): peak = 2487.531 ; gain = 129.840

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 387ab8272

Time (s): cpu = 00:01:04 ; elapsed = 00:00:39 . Memory (MB): peak = 2487.531 ; gain = 129.840
Phase 6 Delay and Skew Optimization | Checksum: 387ab8272

Time (s): cpu = 00:01:04 ; elapsed = 00:00:39 . Memory (MB): peak = 2487.531 ; gain = 129.840

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.174  | TNS=0.000  | WHS=0.026  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 35c4dd25d

Time (s): cpu = 00:01:05 ; elapsed = 00:00:40 . Memory (MB): peak = 2487.531 ; gain = 129.840
Phase 7 Post Hold Fix | Checksum: 35c4dd25d

Time (s): cpu = 00:01:05 ; elapsed = 00:00:40 . Memory (MB): peak = 2487.531 ; gain = 129.840

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.69242 %
  Global Horizontal Routing Utilization  = 8.95172 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 35c4dd25d

Time (s): cpu = 00:01:05 ; elapsed = 00:00:40 . Memory (MB): peak = 2487.531 ; gain = 129.840

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 35c4dd25d

Time (s): cpu = 00:01:05 ; elapsed = 00:00:40 . Memory (MB): peak = 2487.531 ; gain = 129.840

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 264de3f49

Time (s): cpu = 00:01:07 ; elapsed = 00:00:41 . Memory (MB): peak = 2487.531 ; gain = 129.840

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 264de3f49

Time (s): cpu = 00:01:07 ; elapsed = 00:00:41 . Memory (MB): peak = 2487.531 ; gain = 129.840

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.174  | TNS=0.000  | WHS=0.026  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 264de3f49

Time (s): cpu = 00:01:07 ; elapsed = 00:00:41 . Memory (MB): peak = 2487.531 ; gain = 129.840
Total Elapsed time in route_design: 40.908 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 28031afc1

Time (s): cpu = 00:01:07 ; elapsed = 00:00:41 . Memory (MB): peak = 2487.531 ; gain = 129.840
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 28031afc1

Time (s): cpu = 00:01:07 ; elapsed = 00:00:41 . Memory (MB): peak = 2487.531 ; gain = 129.840

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
133 Infos, 86 Warnings, 37 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:11 ; elapsed = 00:00:43 . Memory (MB): peak = 2487.531 ; gain = 137.055
INFO: [Vivado 12-24828] Executing command : report_drc -file microblaze_top_drc_routed.rpt -pb microblaze_top_drc_routed.pb -rpx microblaze_top_drc_routed.rpx
Command: report_drc -file microblaze_top_drc_routed.rpt -pb microblaze_top_drc_routed.pb -rpx microblaze_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/impl_1/microblaze_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file microblaze_top_methodology_drc_routed.rpt -pb microblaze_top_methodology_drc_routed.pb -rpx microblaze_top_methodology_drc_routed.rpx
Command: report_methodology -file microblaze_top_methodology_drc_routed.rpt -pb microblaze_top_methodology_drc_routed.pb -rpx microblaze_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/impl_1/microblaze_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2531.137 ; gain = 43.605
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file microblaze_top_timing_summary_routed.rpt -pb microblaze_top_timing_summary_routed.pb -rpx microblaze_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file microblaze_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file microblaze_top_route_status.rpt -pb microblaze_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file microblaze_top_power_routed.rpt -pb microblaze_top_power_summary_routed.pb -rpx microblaze_top_power_routed.rpx
Command: report_power -file microblaze_top_power_routed.rpt -pb microblaze_top_power_summary_routed.pb -rpx microblaze_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
150 Infos, 87 Warnings, 37 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file microblaze_top_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file microblaze_top_bus_skew_routed.rpt -pb microblaze_top_bus_skew_routed.pb -rpx microblaze_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 2562.527 ; gain = 74.996
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2590.012 ; gain = 9.602
Wrote PlaceDB: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2600.203 ; gain = 19.766
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.203 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.317 . Memory (MB): peak = 2600.203 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2600.203 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2600.203 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2600.203 ; gain = 19.766
INFO: [Common 17-1381] The checkpoint 'C:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/impl_1/microblaze_top_routed.dcp' has been generated.

ERROR::14 - Missing keyword. 'MICROBLAZE' found, 'END_ADDRESS_MAP' expected.
ADDRESS_MAP  microblaze_microblaze_snn_i_microblaze_0 microblaze-le 100 microblaze/microblaze_snn_i/microblaze_0
                                                                        ^

CRITICAL WARNING: [Memdata 28-122] data2mem failed with a parsing error. Check the bmm file or the bmm_info_* properties on the BRAM components. The design BRAM components initialization strings have not been updated.
CRITICAL WARNING: [Memdata 28-147] Could not complete BRAM data initialization for processor.  Please check to ensure any BMM and ELF files in the design have correct proper scoping specified. Design will proceed but BRAM initialization strings will not be populated with contents of the ELF file.
CRITICAL WARNING: [Memdata 28-96] Could not find a BMM_INFO_DESIGN property in the design. Could not generate the merged BMM file: C:/Users/andre/Desktop/snn-fpga/vivado/fpga_risp_microblaze/fpga_risp_microblaze.runs/impl_1/microblaze_top_bd.bmm
Command: write_bitstream -force microblaze_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./microblaze_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
165 Infos, 90 Warnings, 40 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 3036.484 ; gain = 436.281
INFO: [Common 17-206] Exiting Vivado at Sat Dec  7 21:38:17 2024...
[Sat Dec  7 21:38:18 2024] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:10:38 . Memory (MB): peak = 1132.129 ; gain = 0.000
# write_hw_platform -fixed -include_bit -force -file ../vitis/microblaze_top.xsa
INFO: [Project 1-1918] Creating Hardware Platform: c:/Users/andre/Desktop/snn-fpga/vitis/microblaze_top.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: c:/Users/andre/Desktop/snn-fpga/vitis/microblaze_top.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2024.1/data/embeddedsw) loading 2 seconds
Vivado% exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec  7 21:41:01 2024...
