<!DOCTYPE html>



  


<html class="theme-next pisces use-motion" lang="zh-Hans">
<head><meta name="generator" content="Hexo 3.9.0">
  <meta charset="UTF-8">
<meta http-equiv="X-UA-Compatible" content="IE=edge">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1">
<meta name="theme-color" content="#222">









<meta http-equiv="Cache-Control" content="no-transform">
<meta http-equiv="Cache-Control" content="no-siteapp">
















  
  
  <link href="/lib/fancybox/source/jquery.fancybox.css?v=2.1.5" rel="stylesheet" type="text/css">







<link href="/lib/font-awesome/css/font-awesome.min.css?v=4.6.2" rel="stylesheet" type="text/css">

<link href="/css/main.css?v=5.1.4" rel="stylesheet" type="text/css">


  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png?v=5.1.4">


  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png?v=5.1.4">


  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png?v=5.1.4">


  <link rel="mask-icon" href="/images/logo.svg?v=5.1.4" color="#222">





  <meta name="keywords" content="Hexo, NexT">





  <link rel="alternate" href="/atom.xml" title="Zxy's blog" type="application/atom+xml">






<meta name="description" content="Verilog基础学习verilog基础语法1">
<meta property="og:type" content="article">
<meta property="og:title" content="Verilog基础1">
<meta property="og:url" content="http://www.xingyuzhao.ltd/blog/2020/07/14/Verilog基础1/index.html">
<meta property="og:site_name" content="Zxy&#39;s blog">
<meta property="og:description" content="Verilog基础学习verilog基础语法1">
<meta property="og:locale" content="zh-Hans">
<meta property="og:image" content="http://www.xingyuzhao.ltd/blog/2020/07/14/Verilog基础1/image1">
<meta property="og:image" content="http://www.xingyuzhao.ltd/blog/2020/07/14/Verilog基础1/image2">
<meta property="og:image" content="http://www.xingyuzhao.ltd/blog/2020/07/14/Verilog基础1/image3">
<meta property="og:image" content="http://www.xingyuzhao.ltd/blog/2020/07/14/Verilog基础1/image4">
<meta property="og:updated_time" content="2020-07-15T00:55:10.843Z">
<meta name="twitter:card" content="summary">
<meta name="twitter:title" content="Verilog基础1">
<meta name="twitter:description" content="Verilog基础学习verilog基础语法1">
<meta name="twitter:image" content="http://www.xingyuzhao.ltd/blog/2020/07/14/Verilog基础1/image1">



<script type="text/javascript" id="hexo.configurations">
  var NexT = window.NexT || {};
  var CONFIG = {
    root: '/',
    scheme: 'Pisces',
    version: '5.1.4',
    sidebar: {"position":"left","display":"post","offset":12,"b2t":false,"scrollpercent":false,"onmobile":false},
    fancybox: true,
    tabs: true,
    motion: {"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}},
    duoshuo: {
      userId: '0',
      author: '博主'
    },
    algolia: {
      applicationID: '',
      apiKey: '',
      indexName: '',
      hits: {"per_page":10},
      labels: {"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}
    }
  };
</script>



  <link rel="canonical" href="http://www.xingyuzhao.ltd/blog/2020/07/14/Verilog基础1/">





  <title>Verilog基础1 | Zxy's blog</title>
  








</head>

<body itemscope itemtype="http://schema.org/WebPage" lang="zh-Hans">

  
  
    
  

  <div class="container sidebar-position-left page-post-detail">
    <div class="headband"></div>

    <header id="header" class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-wrapper">
  <div class="site-meta ">
    

    <div class="custom-logo-site-title">
      <a href="/" class="brand" rel="start">
        <span class="logo-line-before"><i></i></span>
        <span class="site-title">Zxy's blog</span>
        <span class="logo-line-after"><i></i></span>
      </a>
    </div>
      
        <p class="site-subtitle">长风破浪会有时，直挂云帆济沧海</p>
      
  </div>

  <div class="site-nav-toggle">
    <button>
      <span class="btn-bar"></span>
      <span class="btn-bar"></span>
      <span class="btn-bar"></span>
    </button>
  </div>
</div>

<nav class="site-nav">
  

  
    <ul id="menu" class="menu">
      
        
        <li class="menu-item menu-item-home">
          <a href="/" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-home"></i> <br>
            
            首页
          </a>
        </li>
      
        
        <li class="menu-item menu-item-tags">
          <a href="/tags/" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-tags"></i> <br>
            
            标签
          </a>
        </li>
      
        
        <li class="menu-item menu-item-categories">
          <a href="/categories/" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-th"></i> <br>
            
            分类
          </a>
        </li>
      
        
        <li class="menu-item menu-item-archives">
          <a href="/archives/" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-archive"></i> <br>
            
            归档
          </a>
        </li>
      
        
        <li class="menu-item menu-item-about">
          <a href="/about/" rel="section">
            
              <i class="menu-item-icon fa fa-fw fa-user"></i> <br>
            
            关于
          </a>
        </li>
      

      
    </ul>
  

  
</nav>



 </div>
    </header>

    <main id="main" class="main">
      <div class="main-inner">
        <div class="content-wrap">
          <div id="content" class="content">
            

  <div id="posts" class="posts-expand">
    

  

  
  
  

  <article class="post post-type-normal" itemscope itemtype="http://schema.org/Article">
  
  
  
  <div class="post-block">
    <link itemprop="mainEntityOfPage" href="http://www.xingyuzhao.ltd/blog/2020/07/14/Verilog基础1/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="name" content="Xingyu_Zhao">
      <meta itemprop="description" content>
      <meta itemprop="image" content="/images/avatar.gif">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Zxy's blog">
    </span>

    
      <header class="post-header">

        
        
          <h1 class="post-title" itemprop="name headline">Verilog基础1</h1>
        

        <div class="post-meta">
          <span class="post-time">
            
              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              
                <span class="post-meta-item-text">发表于</span>
              
              <time title="创建于" itemprop="dateCreated datePublished" datetime="2020-07-14T15:33:00+08:00">
                2020-07-14
              </time>
            

            

            
          </span>

          
            <span class="post-category">
            
              <span class="post-meta-divider">|</span>
            
              <span class="post-meta-item-icon">
                <i class="fa fa-folder-o"></i>
              </span>
              
                <span class="post-meta-item-text">分类于</span>
              
              
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/FPGA/" itemprop="url" rel="index">
                    <span itemprop="name">FPGA</span>
                  </a>
                </span>

                
                
              
            </span>
          

          
            
          

          
          

          
            <span class="post-meta-divider">|</span>
            <span class="page-pv">本文总阅读量
            <span class="busuanzi-value" id="busuanzi_value_page_pv"></span>次
            </span>
          

          
            <div class="post-wordcount">
              
                
                <span class="post-meta-item-icon">
                  <i class="fa fa-file-word-o"></i>
                </span>
                
                  <span class="post-meta-item-text">字数统计&#58;</span>
                
                <span title="字数统计">
                  1.5k
                </span>
              

              
                <span class="post-meta-divider">|</span>
              

              
                <span class="post-meta-item-icon">
                  <i class="fa fa-clock-o"></i>
                </span>
                
                  <span class="post-meta-item-text">阅读时长 &asymp;</span>
                
                <span title="阅读时长">
                  6 分钟
                </span>
              
            </div>
          

          

        </div>
      </header>
    

    
    
    
    <div class="post-body" itemprop="articleBody">

      
      

      
        <h2 id="Verilog基础"><a href="#Verilog基础" class="headerlink" title="Verilog基础"></a>Verilog基础</h2><p>学习verilog基础语法1</p>
<a id="more"></a>

<h2 id="第二章-基本语法"><a href="#第二章-基本语法" class="headerlink" title="第二章 基本语法"></a>第二章 基本语法</h2><h4 id="数据类型及变量"><a href="#数据类型及变量" class="headerlink" title="数据类型及变量"></a>数据类型及变量</h4><p>查找表<strong>LUT</strong></p>
<ol>
<li>线网型变量wire<ol>
<li>信号间连接作用，只能将其连接到某处而不能进行赋值</li>
<li>没有时序限定，与其它块语句并行执行</li>
<li>不保存状态，值随时可以改变，不受时钟信号限制</li>
<li>input和output默认位wire</li>
<li>wire是组合逻辑的赋值，在时序控制always<strong>块外</strong>并使用<strong>assign</strong>进行赋值</li>
</ol>
</li>
<li>寄存器类型reg<ol>
<li>值可以改变</li>
<li>常用来表示时序控制always块内的指定信号</li>
</ol>
</li>
<li>符号常量parameter</li>
</ol>
<h4 id="语句"><a href="#语句" class="headerlink" title="语句"></a>语句</h4><ol>
<li><p>连续赋值语句<strong>assign</strong></p>
<p>assign语句用于对wire型变量赋值，例如<code>assign c = a &amp; b</code>，a，b是wire型变量或寄存器变量，c必须是wire型变量或其他线网型变量。</p>
</li>
<li><p>过程赋值语句**<code>=</code>和<code>&lt;=</code>**</p>
<ol>
<li>用于对reg型变量赋值，在过程块中使用过程赋值语句</li>
<li>非阻塞(<code>&lt;=</code>)：多条非阻塞赋值在过程块中同时完成赋值操作，多条语句相当于同时执行</li>
<li>阻塞(<code>=</code>)：在一个块语句中，如果有多条阻塞赋值语句，在前面的赋值语句没有完成之前，后面的语句就不能执行<code>=</code></li>
<li>对于阻塞，在当前时钟就赋值了，而非阻塞是在下一个时钟进行赋值</li>
</ol>
</li>
<li><p>过程说明语句<strong>always</strong></p>
<ol>
<li>always块包含一个或一个以上的语句（如：过程赋值语句、条件语句和循环语句等），在运行的过程中，在时钟控制下被反复执行，也就是说，时钟有效边沿来了就执行</li>
<li>在always块中被赋值的只能是寄存器reg型变量</li>
<li>书写方法：<code>always @ (敏感信号表达式)</code></li>
</ol>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @ (clk) <span class="comment">// 只要clk发生变化就触发</span></span><br><span class="line"><span class="keyword">always</span> @ (<span class="keyword">posedge</span> clk) <span class="comment">// clk上升沿触发</span></span><br><span class="line"><span class="keyword">always</span> @ (<span class="keyword">negedge</span> clk) <span class="comment">// clk下降沿触发</span></span><br><span class="line"><span class="keyword">always</span> @ (<span class="keyword">negedge</span> clk1 <span class="keyword">or</span> <span class="keyword">posedge</span> clk2) <span class="comment">// clk1下降沿或者clk2上升沿触发</span></span><br><span class="line"><span class="keyword">always</span> @ (*) <span class="comment">// 任何输入信号变化了都触发</span></span><br></pre></td></tr></table></figure>
</li>
<li><p>结构说明语句initial</p>
</li>
</ol>
<p>initial语句用于对寄存器变量赋予初值</p>
<ol start="5">
<li><p>条件语句<strong>if-else</strong></p>
</li>
<li><p>条件语句<strong>case</strong></p>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">case(表达式)	&lt;case分支项&gt;	endcase</span><br><span class="line">case 分支项的一般格式：</span><br><span class="line">分支表达式：语句；</span><br><span class="line">默认项(default)  语句；</span><br></pre></td></tr></table></figure>
</li>
<li><p>循环语句</p>
<ol>
<li><strong>forever</strong>语句：连续执行的语句</li>
</ol>
<figure class="highlight plain"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">格式: forever begin 语句块 end</span><br><span class="line">forever常用于仿真代码中</span><br></pre></td></tr></table></figure>

<ol start="2">
<li><strong>repeat</strong></li>
<li><strong>while</strong></li>
<li><strong>for</strong> 尽量少用，循环次数固定</li>
</ol>
</li>
</ol>
<h2 id="第三章-组合逻辑电路"><a href="#第三章-组合逻辑电路" class="headerlink" title="第三章 组合逻辑电路"></a>第三章 组合逻辑电路</h2><h4 id="多数表决器的实现"><a href="#多数表决器的实现" class="headerlink" title="多数表决器的实现"></a>多数表决器的实现</h4><ol>
<li><p><strong>逻辑表达式</strong>：<code>f = a&amp;b|a&amp;c|b&amp;C</code></p>
</li>
<li><p><strong>RTL分析</strong>：在左侧的流程导航器<code>Flow Navigator</code>中的详细设计<code>Elaborated Design</code> 部分按右键，在弹出的菜单中选<code>New Elaborated Design</code>之后得到RTL电路图（RTL意思是寄存器传输级，生成寄存器传输级别的电路，并非综合后的电路），在开发过程中RTL分析不是必须的，但是能帮助我们检测错误。</p>
</li>
<li><p><strong>综合</strong>：将RTL级别的设计描述转换成逻辑门级的逻辑描述。单击流程导航窗口综合<code>Synthesis</code>项下的<code>Run Synthesis</code>进入综合，综合完毕后点击<code>Schematic</code>打开原理图。</p>
</li>
<li><p><strong>仿真</strong>：新建仿真文件，然后编辑内容，再点击<code>Run Simulation</code></p>
</li>
<li><p><strong>编程和调试</strong>：首先生成比特流，然后再进行硬件调试</p>
</li>
</ol>
<h4 id="3-8译码器设计和IP核"><a href="#3-8译码器设计和IP核" class="headerlink" title="3-8译码器设计和IP核"></a><strong>3-8译码器设计和IP核</strong></h4><ol>
<li>译码器设计步骤与多数表决器相同，也是组合逻辑电路</li>
<li><strong>IP核</strong>：点击顶部的<strong>Tools</strong>，然后点击<strong>Create and Package IP</strong>项，之后一直<strong>Next</strong>，进入以下页面：</li>
</ol>
<img src="/blog/2020/07/14/Verilog基础1/image1" style="zoom:80%;">

<p>没什么问题后点击<strong>Review and Package</strong>中的<strong>Package IP</strong></p>
<h4 id="调用IP核实现多数表决器"><a href="#调用IP核实现多数表决器" class="headerlink" title="调用IP核实现多数表决器"></a>调用IP核实现多数表决器</h4><h2 id="第四章-时序逻辑电路"><a href="#第四章-时序逻辑电路" class="headerlink" title="第四章 时序逻辑电路"></a>第四章 时序逻辑电路</h2><p>时钟同步状态机：时序电路的状态变化发生的时间有一个统一的时钟信号的指定边沿来激励。</p>
<h4 id="实现11001序列发生器"><a href="#实现11001序列发生器" class="headerlink" title="实现11001序列发生器"></a>实现11001序列发生器</h4><ol>
<li>画出状态转移图</li>
</ol>
<img src="/blog/2020/07/14/Verilog基础1/image2">

<ol start="2">
<li>画出状态转移表</li>
</ol>
<table>
<thead>
<tr>
<th align="center">Q0 Q1 Q2</th>
<th align="center">Q0* Q1* Q2*</th>
<th align="center">Z</th>
</tr>
</thead>
<tbody><tr>
<td align="center">000</td>
<td align="center">001</td>
<td align="center">1</td>
</tr>
<tr>
<td align="center">001</td>
<td align="center">010</td>
<td align="center">1</td>
</tr>
<tr>
<td align="center">010</td>
<td align="center">011</td>
<td align="center">0</td>
</tr>
<tr>
<td align="center">011</td>
<td align="center">100</td>
<td align="center">0</td>
</tr>
<tr>
<td align="center">100</td>
<td align="center">000</td>
<td align="center">1</td>
</tr>
</tbody></table>
<ol start="3">
<li>根据状态转移表画卡诺图求解。（未使用的状态用无关项表示）</li>
</ol>
<table>
<thead>
<tr>
<th align="center">Q2/Q0Q1</th>
<th align="center">00</th>
<th align="center">01</th>
<th align="center">11</th>
<th align="center">10</th>
</tr>
</thead>
<tbody><tr>
<td align="center">0</td>
<td align="center">001/1</td>
<td align="center">011/0</td>
<td align="center">ddd/d</td>
<td align="center">000/1</td>
</tr>
<tr>
<td align="center">1</td>
<td align="center">010/1</td>
<td align="center">100/0</td>
<td align="center">ddd/d</td>
<td align="center">ddd/d</td>
</tr>
</tbody></table>
<ol start="4">
<li><p>得到转移方程和输出方程</p>
<ol>
<li><p>转移方程：<br>$$<br>Q0* = Q1Q2\<br>Q1* = Q1’Q2 + Q1Q2’\<br>Q2* = Q0’Q2’<br>$$</p>
</li>
<li><p>输出方程</p>
</li>
</ol>
<p>$$<br>Z = Q1’<br>$$</p>
</li>
<li><p>判断自启动，FPGA设计可以给出初始态，所以可以忽略</p>
</li>
<li><p>使用D触发器，写出激励方程<br>$$<br>D0 = Q0* = Q1Q2\<br>D1 = Q1* = Q1’Q2 + Q1Q2’\<br>D2 = Q2* = Q0’Q2’<br>$$</p>
</li>
<li><p>建立工程编写程序</p>
</li>
</ol>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> seq_11001_1(</span><br><span class="line">	<span class="keyword">input</span>  clk,</span><br><span class="line">	<span class="keyword">output</span> led</span><br><span class="line">    );</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">5</span>:<span class="number">0</span>] divclk_cnt = <span class="number">0</span>;</span><br><span class="line"><span class="keyword">reg</span> divclk = <span class="number">0</span>;</span><br><span class="line"><span class="keyword">reg</span> q0 = <span class="number">0</span>;</span><br><span class="line"><span class="keyword">reg</span> q1 = <span class="number">0</span>;</span><br><span class="line"><span class="keyword">reg</span> q2 = <span class="number">0</span>;</span><br><span class="line"><span class="keyword">always</span> @ ( <span class="keyword">posedge</span> clk )</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(divclk_cnt == <span class="number">25</span>) <span class="comment">// 50分频 25低25高 默认32位宽</span></span><br><span class="line">	<span class="keyword">begin</span></span><br><span class="line">		divclk = ~divclk;</span><br><span class="line">		divclk_cnt = <span class="number">0</span>;		</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">		divclk_cnt = divclk_cnt + <span class="number">1'b1</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> led = ~q1;</span><br><span class="line"><span class="keyword">always</span> @ (<span class="keyword">posedge</span> divclk)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	q0 &lt;= q1&amp;q2;</span><br><span class="line">	q1 &lt;= ~q1&amp;q2|q1&amp;~q2;</span><br><span class="line">	q2 &lt;= ~q0&amp;~q2;</span><br><span class="line"><span class="keyword">end</span>	</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>仿真文件：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> sim1;</span><br><span class="line"><span class="keyword">reg</span> clk;</span><br><span class="line"><span class="keyword">wire</span> led;</span><br><span class="line">seq_11001_1 uut( clk, led );</span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    clk = <span class="number">0</span>;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">always</span> #<span class="number">10</span> clk = ~clk;</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<ol start="8">
<li>仿真</li>
</ol>
<img src="/blog/2020/07/14/Verilog基础1/image3">

<p>从图可知，和状态转移表一致</p>
<h4 id="状态图直接描述法实现序列发生器"><a href="#状态图直接描述法实现序列发生器" class="headerlink" title="状态图直接描述法实现序列发生器"></a>状态图直接描述法实现序列发生器</h4><p>根据上部分<strong>1</strong>中的状态转移图可以直接实现<strong>11001</strong>序列发生器，实现代码如下：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> seq_11001_2(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">output</span> led</span><br><span class="line">    );</span><br><span class="line"><span class="keyword">reg</span> led;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] divclk_cnt = <span class="number">0</span>;</span><br><span class="line"><span class="keyword">reg</span> divclk = <span class="number">0</span>;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>] state = state_A;</span><br><span class="line"><span class="keyword">parameter</span> <span class="comment">// 符号常量</span></span><br><span class="line">state_A = <span class="number">3'b000</span>,state_B = <span class="number">3'b001</span>,state_C = <span class="number">3'b010</span>,state_D = <span class="number">3'b011</span>,state_E = <span class="number">3'b100</span>;</span><br><span class="line"><span class="keyword">always</span> @ ( <span class="keyword">posedge</span> clk )</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">if</span>(divclk_cnt == <span class="number">25</span>)</span><br><span class="line">	<span class="keyword">begin</span></span><br><span class="line">		divclk = ~divclk;</span><br><span class="line">		divclk_cnt = <span class="number">0</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">		divclk_cnt = divclk_cnt + <span class="number">1</span>;</span><br><span class="line">	<span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"><span class="keyword">always</span> @ ( <span class="keyword">posedge</span> divclk )</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">	<span class="keyword">case</span>( state )</span><br><span class="line">		state_A:<span class="keyword">begin</span></span><br><span class="line">			state &lt;= state_B;</span><br><span class="line">			led &lt;= <span class="number">1</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		state_B:<span class="keyword">begin</span></span><br><span class="line">			state &lt;= state_C;</span><br><span class="line">			led &lt;= <span class="number">1</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		state_C:<span class="keyword">begin</span></span><br><span class="line">			state &lt;= state_D;</span><br><span class="line">			led &lt;= <span class="number">0</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		state_D:<span class="keyword">begin</span></span><br><span class="line">			state &lt;= state_E;</span><br><span class="line">			led &lt;= <span class="number">0</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">		state_E:<span class="keyword">begin</span></span><br><span class="line">			state &lt;= state_A;</span><br><span class="line">			led &lt;= <span class="number">1</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">        <span class="comment">// 表示当前状态不属于以上状态，让状态回到state_A</span></span><br><span class="line">		<span class="keyword">default</span>:<span class="keyword">begin</span></span><br><span class="line">			state &lt;= state_A;</span><br><span class="line">			led &lt;= <span class="number">1</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">	<span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>仿真图如下：</p>
<img src="/blog/2020/07/14/Verilog基础1/image4">

<p>当<code>state = 000</code>时，在<code>divclk</code>的下一个上升沿时<code>led = 1</code>，以此类推</p>

      
    </div>
    
    
    

    

    

    

    <footer class="post-footer">
      

      
      
      

      
        <div class="post-nav">
          <div class="post-nav-next post-nav-item">
            
              <a href="/blog/2020/07/03/LeetCode718-最长重复子数组/" rel="next" title="LeetCode718-最长重复子数组">
                <i class="fa fa-chevron-left"></i> LeetCode718-最长重复子数组
              </a>
            
          </div>

          <span class="post-nav-divider"></span>

          <div class="post-nav-prev post-nav-item">
            
              <a href="/blog/2020/07/14/Verilog基础2/" rel="prev" title="Verilog基础2">
                Verilog基础2 <i class="fa fa-chevron-right"></i>
              </a>
            
          </div>
        </div>
      

      
      
    </footer>
  </div>
  
  
  
  </article>



    <div class="post-spread">
      
    </div>
  </div>


          </div>
          


          

  



        </div>
        
          
  
  <div class="sidebar-toggle">
    <div class="sidebar-toggle-line-wrap">
      <span class="sidebar-toggle-line sidebar-toggle-line-first"></span>
      <span class="sidebar-toggle-line sidebar-toggle-line-middle"></span>
      <span class="sidebar-toggle-line sidebar-toggle-line-last"></span>
    </div>
  </div>

  <aside id="sidebar" class="sidebar">
    
    <div class="sidebar-inner">

      

      
        <ul class="sidebar-nav motion-element">
          <li class="sidebar-nav-toc sidebar-nav-active" data-target="post-toc-wrap">
            文章目录
          </li>
          <li class="sidebar-nav-overview" data-target="site-overview-wrap">
            站点概览
          </li>
        </ul>
      

      <section class="site-overview-wrap sidebar-panel">
        <div class="site-overview">
          <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
            
              <p class="site-author-name" itemprop="name">Xingyu_Zhao</p>
              <p class="site-description motion-element" itemprop="description">Email: 543040659@qq.com</p>
          </div>

          <nav class="site-state motion-element">

            
              <div class="site-state-item site-state-posts">
              
                <a href="/archives/">
              
                  <span class="site-state-item-count">34</span>
                  <span class="site-state-item-name">日志</span>
                </a>
              </div>
            

            
              
              
              <div class="site-state-item site-state-categories">
                <a href="/categories/index.html">
                  <span class="site-state-item-count">9</span>
                  <span class="site-state-item-name">分类</span>
                </a>
              </div>
            

            
              
              
              <div class="site-state-item site-state-tags">
                <a href="/tags/index.html">
                  <span class="site-state-item-count">17</span>
                  <span class="site-state-item-name">标签</span>
                </a>
              </div>
            

          </nav>

          
            <div class="feed-link motion-element">
              <a href="/atom.xml" rel="alternate">
                <i class="fa fa-rss"></i>
                RSS
              </a>
            </div>
          

          
            <div class="links-of-author motion-element">
                
                  <span class="links-of-author-item">
                    <a href="https://github.com/zxy543040659" target="_blank" title="GitHub">
                      
                        <i class="fa fa-fw fa-github"></i>GitHub</a>
                  </span>
                
                  <span class="links-of-author-item">
                    <a href="mailto:543040659@qq.com" target="_blank" title="E-Mail">
                      
                        <i class="fa fa-fw fa-envelope"></i>E-Mail</a>
                  </span>
                
            </div>
          

          
          

          
          
            <div class="links-of-blogroll motion-element links-of-blogroll-block">
              <div class="links-of-blogroll-title">
                <i class="fa  fa-fw fa-link"></i>
                Links
              </div>
              <ul class="links-of-blogroll-list">
                
                  <li class="links-of-blogroll-item">
                    <a href="https://www.csdn.net" title="CSDN" target="_blank">CSDN</a>
                  </li>
                
                  <li class="links-of-blogroll-item">
                    <a href="https://leetcode-cn.com" title="LeetCode" target="_blank">LeetCode</a>
                  </li>
                
                  <li class="links-of-blogroll-item">
                    <a href="https://www.nowcoder.com" title="牛客网" target="_blank">牛客网</a>
                  </li>
                
              </ul>
            </div>
          

          

        </div>
      </section>

      
      <!--noindex-->
        <section class="post-toc-wrap motion-element sidebar-panel sidebar-panel-active">
          <div class="post-toc">

            
              
            

            
              <div class="post-toc-content"><ol class="nav"><li class="nav-item nav-level-2"><a class="nav-link" href="#Verilog基础"><span class="nav-number">1.</span> <span class="nav-text">Verilog基础</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#第二章-基本语法"><span class="nav-number">2.</span> <span class="nav-text">第二章 基本语法</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#数据类型及变量"><span class="nav-number">2.0.1.</span> <span class="nav-text">数据类型及变量</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#语句"><span class="nav-number">2.0.2.</span> <span class="nav-text">语句</span></a></li></ol></li></ol><li class="nav-item nav-level-2"><a class="nav-link" href="#第三章-组合逻辑电路"><span class="nav-number">3.</span> <span class="nav-text">第三章 组合逻辑电路</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#多数表决器的实现"><span class="nav-number">3.0.1.</span> <span class="nav-text">多数表决器的实现</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#3-8译码器设计和IP核"><span class="nav-number">3.0.2.</span> <span class="nav-text">3-8译码器设计和IP核</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#调用IP核实现多数表决器"><span class="nav-number">3.0.3.</span> <span class="nav-text">调用IP核实现多数表决器</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#第四章-时序逻辑电路"><span class="nav-number">4.</span> <span class="nav-text">第四章 时序逻辑电路</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#实现11001序列发生器"><span class="nav-number">4.0.1.</span> <span class="nav-text">实现11001序列发生器</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#状态图直接描述法实现序列发生器"><span class="nav-number">4.0.2.</span> <span class="nav-text">状态图直接描述法实现序列发生器</span></a></li></ol></li></div>
            

          </div>
        </section>
      <!--/noindex-->
      

      

    </div>
  </aside>


        
      </div>
    </main>

    <footer id="footer" class="footer">
      <div class="footer-inner">
        <div class="copyright">&copy; 2019 &mdash; <span itemprop="copyrightYear">2020</span>
  <span class="with-love">
    <i class="fa fa-user"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">Xingyu_Zhao</span>

  
    <span class="post-meta-divider">|</span>
    <span class="post-meta-item-icon">
      <i class="fa fa-area-chart"></i>
    </span>
    
      <span class="post-meta-item-text">Site words total count&#58;</span>
    
    <span title="Site words total count">35.5k</span>
  
</div>


  <div class="powered-by">由 <a class="theme-link" target="_blank" href="https://hexo.io">Hexo</a> 强力驱动</div>



  <span class="post-meta-divider">|</span>



  <div class="theme-info">主题 &mdash; <a class="theme-link" target="_blank" href="https://github.com/iissnan/hexo-theme-next">NexT.Pisces</a> v5.1.4</div>





  <script src="https://unpkg.com/mermaid@7.1.2/dist/mermaid.min.js"></script>
  <script>
    if (window.mermaid) {
      mermaid.initialize("");
    }
  </script>

        
<div class="busuanzi-count">
  <script async src="https://busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>

  

  
</div>








        
      </div>
    </footer>

    
      <div class="back-to-top">
        <i class="fa fa-arrow-up"></i>
        
      </div>
    

    

  </div>

  

<script type="text/javascript">
  if (Object.prototype.toString.call(window.Promise) !== '[object Function]') {
    window.Promise = null;
  }
</script>









  












  
  
    <script type="text/javascript" src="/lib/jquery/index.js?v=2.1.3"></script>
  

  
  
    <script type="text/javascript" src="/lib/fastclick/lib/fastclick.min.js?v=1.0.6"></script>
  

  
  
    <script type="text/javascript" src="/lib/jquery_lazyload/jquery.lazyload.js?v=1.9.7"></script>
  

  
  
    <script type="text/javascript" src="/lib/velocity/velocity.min.js?v=1.2.1"></script>
  

  
  
    <script type="text/javascript" src="/lib/velocity/velocity.ui.min.js?v=1.2.1"></script>
  

  
  
    <script type="text/javascript" src="/lib/fancybox/source/jquery.fancybox.pack.js?v=2.1.5"></script>
  


  


  <script type="text/javascript" src="/js/src/utils.js?v=5.1.4"></script>

  <script type="text/javascript" src="/js/src/motion.js?v=5.1.4"></script>



  
  


  <script type="text/javascript" src="/js/src/affix.js?v=5.1.4"></script>

  <script type="text/javascript" src="/js/src/schemes/pisces.js?v=5.1.4"></script>



  
  <script type="text/javascript" src="/js/src/scrollspy.js?v=5.1.4"></script>
<script type="text/javascript" src="/js/src/post-details.js?v=5.1.4"></script>



  


  <script type="text/javascript" src="/js/src/bootstrap.js?v=5.1.4"></script>



  


  




	





  





  












  





  

  

  

  
  

  
  


  

  

</body>
</html>
