#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Fri Mar 09 14:52:49 2018
# Process ID: 3516
# Log file: C:/Users/Administrator/Desktop/CPU_LAB/Lab5课程设计/5.流水线FPGA/myi9/I9_7980XE/vivado.log
# Journal file: C:/Users/Administrator/Desktop/CPU_LAB/Lab5课程设计/5.流水线FPGA/myi9/I9_7980XE\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Administrator/Desktop/CPU_LAB/Lab5课程设计/5.流水线FPGA/myi9/I9_7980XE/I9_7980XE.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Administrator/Desktop/myi9/I9_7980XE' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 732.531 ; gain = 153.969
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 09 15:03:48 2018...
