
assign1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000260  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080003e8  080003f0  000013f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080003e8  080003e8  000013f0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080003e8  080003e8  000013f0  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080003e8  080003f0  000013f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080003e8  080003e8  000013e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080003ec  080003ec  000013ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  000013f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000013f0  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00002000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00002000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000013f0  2**0
                  CONTENTS, READONLY
 13 .debug_info   000008a4  00000000  00000000  00001420  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000267  00000000  00000000  00001cc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000b8  00000000  00000000  00001f30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000077  00000000  00000000  00001fe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018280  00000000  00000000  0000205f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00000eb8  00000000  00000000  0001a2df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00087fa3  00000000  00000000  0001b197  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000a313a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000016c  00000000  00000000  000a3180  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 00000025  00000000  00000000  000a32ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000051  00000000  00000000  000a3311  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000000 	.word	0x20000000
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080003d0 	.word	0x080003d0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000004 	.word	0x20000004
 80001c4:	080003d0 	.word	0x080003d0

080001c8 <gpio_init>:

#define SWITCH_PIN     0    // PA0
#define LED_PIN        12   // PD12

void gpio_init(void)
{
 80001c8:	b480      	push	{r7}
 80001ca:	af00      	add	r7, sp, #0
    /* Enable GPIOA and GPIOD clock */
    RCC_AHB1ENR |= (RCC_GPIOA_EN | RCC_GPIOD_EN);
 80001cc:	4b14      	ldr	r3, [pc, #80]	@ (8000220 <gpio_init+0x58>)
 80001ce:	681b      	ldr	r3, [r3, #0]
 80001d0:	4a13      	ldr	r2, [pc, #76]	@ (8000220 <gpio_init+0x58>)
 80001d2:	f043 0309 	orr.w	r3, r3, #9
 80001d6:	6013      	str	r3, [r2, #0]

    /* PA0 as input */
    GPIOA_MODER &= ~(3 << (SWITCH_PIN * 2));
 80001d8:	4b12      	ldr	r3, [pc, #72]	@ (8000224 <gpio_init+0x5c>)
 80001da:	681b      	ldr	r3, [r3, #0]
 80001dc:	4a11      	ldr	r2, [pc, #68]	@ (8000224 <gpio_init+0x5c>)
 80001de:	f023 0303 	bic.w	r3, r3, #3
 80001e2:	6013      	str	r3, [r2, #0]

    /* Enable pull-down for PA0 */
    GPIOA_PUPDR &= ~(3 << (SWITCH_PIN * 2));
 80001e4:	4b10      	ldr	r3, [pc, #64]	@ (8000228 <gpio_init+0x60>)
 80001e6:	681b      	ldr	r3, [r3, #0]
 80001e8:	4a0f      	ldr	r2, [pc, #60]	@ (8000228 <gpio_init+0x60>)
 80001ea:	f023 0303 	bic.w	r3, r3, #3
 80001ee:	6013      	str	r3, [r2, #0]
    GPIOA_PUPDR |=  (2 << (SWITCH_PIN * 2));
 80001f0:	4b0d      	ldr	r3, [pc, #52]	@ (8000228 <gpio_init+0x60>)
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	4a0c      	ldr	r2, [pc, #48]	@ (8000228 <gpio_init+0x60>)
 80001f6:	f043 0302 	orr.w	r3, r3, #2
 80001fa:	6013      	str	r3, [r2, #0]

    /* PD12 as output */
    GPIOD_MODER &= ~(3 << (LED_PIN * 2));
 80001fc:	4b0b      	ldr	r3, [pc, #44]	@ (800022c <gpio_init+0x64>)
 80001fe:	681b      	ldr	r3, [r3, #0]
 8000200:	4a0a      	ldr	r2, [pc, #40]	@ (800022c <gpio_init+0x64>)
 8000202:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 8000206:	6013      	str	r3, [r2, #0]
    GPIOD_MODER |=  (1 << (LED_PIN * 2));
 8000208:	4b08      	ldr	r3, [pc, #32]	@ (800022c <gpio_init+0x64>)
 800020a:	681b      	ldr	r3, [r3, #0]
 800020c:	4a07      	ldr	r2, [pc, #28]	@ (800022c <gpio_init+0x64>)
 800020e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000212:	6013      	str	r3, [r2, #0]
}
 8000214:	bf00      	nop
 8000216:	46bd      	mov	sp, r7
 8000218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop
 8000220:	40023830 	.word	0x40023830
 8000224:	40020000 	.word	0x40020000
 8000228:	4002000c 	.word	0x4002000c
 800022c:	40020c00 	.word	0x40020c00

08000230 <read_switch>:

unsigned char read_switch(void)
{
 8000230:	b480      	push	{r7}
 8000232:	af00      	add	r7, sp, #0
    return (GPIOA_IDR & (1 << SWITCH_PIN)) ? 1 : 0;
 8000234:	4b06      	ldr	r3, [pc, #24]	@ (8000250 <read_switch+0x20>)
 8000236:	681b      	ldr	r3, [r3, #0]
 8000238:	f003 0301 	and.w	r3, r3, #1
 800023c:	2b00      	cmp	r3, #0
 800023e:	bf14      	ite	ne
 8000240:	2301      	movne	r3, #1
 8000242:	2300      	moveq	r3, #0
 8000244:	b2db      	uxtb	r3, r3
}
 8000246:	4618      	mov	r0, r3
 8000248:	46bd      	mov	sp, r7
 800024a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800024e:	4770      	bx	lr
 8000250:	40020010 	.word	0x40020010

08000254 <led_on>:

void led_on(void)
{
 8000254:	b480      	push	{r7}
 8000256:	af00      	add	r7, sp, #0
    GPIOD_ODR |= (1 << LED_PIN);
 8000258:	4b05      	ldr	r3, [pc, #20]	@ (8000270 <led_on+0x1c>)
 800025a:	681b      	ldr	r3, [r3, #0]
 800025c:	4a04      	ldr	r2, [pc, #16]	@ (8000270 <led_on+0x1c>)
 800025e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000262:	6013      	str	r3, [r2, #0]
}
 8000264:	bf00      	nop
 8000266:	46bd      	mov	sp, r7
 8000268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop
 8000270:	40020c14 	.word	0x40020c14

08000274 <led_off>:

void led_off(void)
{
 8000274:	b480      	push	{r7}
 8000276:	af00      	add	r7, sp, #0
    GPIOD_ODR &= ~(1 << LED_PIN);
 8000278:	4b05      	ldr	r3, [pc, #20]	@ (8000290 <led_off+0x1c>)
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	4a04      	ldr	r2, [pc, #16]	@ (8000290 <led_off+0x1c>)
 800027e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000282:	6013      	str	r3, [r2, #0]
}
 8000284:	bf00      	nop
 8000286:	46bd      	mov	sp, r7
 8000288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop
 8000290:	40020c14 	.word	0x40020c14

08000294 <main>:


#include "gpio.h"

int main(void)
{
 8000294:	b580      	push	{r7, lr}
 8000296:	af00      	add	r7, sp, #0
    gpio_init();
 8000298:	f7ff ff96 	bl	80001c8 <gpio_init>

    while (1)
    {
        if (read_switch())
 800029c:	f7ff ffc8 	bl	8000230 <read_switch>
 80002a0:	4603      	mov	r3, r0
 80002a2:	2b00      	cmp	r3, #0
 80002a4:	d002      	beq.n	80002ac <main+0x18>
        {
            led_on();
 80002a6:	f7ff ffd5 	bl	8000254 <led_on>
 80002aa:	e7f7      	b.n	800029c <main+0x8>
        }
        else
        {
            led_off();
 80002ac:	f7ff ffe2 	bl	8000274 <led_off>
        if (read_switch())
 80002b0:	e7f4      	b.n	800029c <main+0x8>
	...

080002b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80002b4:	b580      	push	{r7, lr}
 80002b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80002b8:	4b05      	ldr	r3, [pc, #20]	@ (80002d0 <SystemInit+0x1c>)
 80002ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80002be:	4a04      	ldr	r2, [pc, #16]	@ (80002d0 <SystemInit+0x1c>)
 80002c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80002c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */

  DWT_Init();
 80002c8:	f000 f804 	bl	80002d4 <DWT_Init>
}
 80002cc:	bf00      	nop
 80002ce:	bd80      	pop	{r7, pc}
 80002d0:	e000ed00 	.word	0xe000ed00

080002d4 <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 80002d4:	b480      	push	{r7}
 80002d6:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 80002d8:	4b14      	ldr	r3, [pc, #80]	@ (800032c <DWT_Init+0x58>)
 80002da:	68db      	ldr	r3, [r3, #12]
 80002dc:	4a13      	ldr	r2, [pc, #76]	@ (800032c <DWT_Init+0x58>)
 80002de:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80002e2:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 80002e4:	4b11      	ldr	r3, [pc, #68]	@ (800032c <DWT_Init+0x58>)
 80002e6:	68db      	ldr	r3, [r3, #12]
 80002e8:	4a10      	ldr	r2, [pc, #64]	@ (800032c <DWT_Init+0x58>)
 80002ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80002ee:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 80002f0:	4b0f      	ldr	r3, [pc, #60]	@ (8000330 <DWT_Init+0x5c>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	4a0e      	ldr	r2, [pc, #56]	@ (8000330 <DWT_Init+0x5c>)
 80002f6:	f023 0301 	bic.w	r3, r3, #1
 80002fa:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 80002fc:	4b0c      	ldr	r3, [pc, #48]	@ (8000330 <DWT_Init+0x5c>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	4a0b      	ldr	r2, [pc, #44]	@ (8000330 <DWT_Init+0x5c>)
 8000302:	f043 0301 	orr.w	r3, r3, #1
 8000306:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8000308:	4b09      	ldr	r3, [pc, #36]	@ (8000330 <DWT_Init+0x5c>)
 800030a:	2200      	movs	r2, #0
 800030c:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 800030e:	bf00      	nop
    __ASM volatile ("NOP");
 8000310:	bf00      	nop
    __ASM volatile ("NOP");
 8000312:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 8000314:	4b06      	ldr	r3, [pc, #24]	@ (8000330 <DWT_Init+0x5c>)
 8000316:	685b      	ldr	r3, [r3, #4]
 8000318:	2b00      	cmp	r3, #0
 800031a:	bf0c      	ite	eq
 800031c:	2301      	moveq	r3, #1
 800031e:	2300      	movne	r3, #0
 8000320:	b2db      	uxtb	r3, r3
}
 8000322:	4618      	mov	r0, r3
 8000324:	46bd      	mov	sp, r7
 8000326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800032a:	4770      	bx	lr
 800032c:	e000edf0 	.word	0xe000edf0
 8000330:	e0001000 	.word	0xe0001000

08000334 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000334:	480d      	ldr	r0, [pc, #52]	@ (800036c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000336:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000338:	f7ff ffbc 	bl	80002b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800033c:	480c      	ldr	r0, [pc, #48]	@ (8000370 <LoopForever+0x6>)
  ldr r1, =_edata
 800033e:	490d      	ldr	r1, [pc, #52]	@ (8000374 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000340:	4a0d      	ldr	r2, [pc, #52]	@ (8000378 <LoopForever+0xe>)
  movs r3, #0
 8000342:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000344:	e002      	b.n	800034c <LoopCopyDataInit>

08000346 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000346:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000348:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800034a:	3304      	adds	r3, #4

0800034c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800034c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800034e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000350:	d3f9      	bcc.n	8000346 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000352:	4a0a      	ldr	r2, [pc, #40]	@ (800037c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000354:	4c0a      	ldr	r4, [pc, #40]	@ (8000380 <LoopForever+0x16>)
  movs r3, #0
 8000356:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000358:	e001      	b.n	800035e <LoopFillZerobss>

0800035a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800035a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800035c:	3204      	adds	r2, #4

0800035e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800035e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000360:	d3fb      	bcc.n	800035a <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8000362:	f000 f811 	bl	8000388 <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8000366:	f7ff ff95 	bl	8000294 <main>

0800036a <LoopForever>:

LoopForever:
  b LoopForever
 800036a:	e7fe      	b.n	800036a <LoopForever>
  ldr   r0, =_estack
 800036c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000370:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000374:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000378:	080003f0 	.word	0x080003f0
  ldr r2, =_sbss
 800037c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000380:	2000001c 	.word	0x2000001c

08000384 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000384:	e7fe      	b.n	8000384 <ADC_IRQHandler>
	...

08000388 <__libc_init_array>:
 8000388:	b570      	push	{r4, r5, r6, lr}
 800038a:	4d0d      	ldr	r5, [pc, #52]	@ (80003c0 <__libc_init_array+0x38>)
 800038c:	4c0d      	ldr	r4, [pc, #52]	@ (80003c4 <__libc_init_array+0x3c>)
 800038e:	1b64      	subs	r4, r4, r5
 8000390:	10a4      	asrs	r4, r4, #2
 8000392:	2600      	movs	r6, #0
 8000394:	42a6      	cmp	r6, r4
 8000396:	d109      	bne.n	80003ac <__libc_init_array+0x24>
 8000398:	4d0b      	ldr	r5, [pc, #44]	@ (80003c8 <__libc_init_array+0x40>)
 800039a:	4c0c      	ldr	r4, [pc, #48]	@ (80003cc <__libc_init_array+0x44>)
 800039c:	f000 f818 	bl	80003d0 <_init>
 80003a0:	1b64      	subs	r4, r4, r5
 80003a2:	10a4      	asrs	r4, r4, #2
 80003a4:	2600      	movs	r6, #0
 80003a6:	42a6      	cmp	r6, r4
 80003a8:	d105      	bne.n	80003b6 <__libc_init_array+0x2e>
 80003aa:	bd70      	pop	{r4, r5, r6, pc}
 80003ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80003b0:	4798      	blx	r3
 80003b2:	3601      	adds	r6, #1
 80003b4:	e7ee      	b.n	8000394 <__libc_init_array+0xc>
 80003b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80003ba:	4798      	blx	r3
 80003bc:	3601      	adds	r6, #1
 80003be:	e7f2      	b.n	80003a6 <__libc_init_array+0x1e>
 80003c0:	080003e8 	.word	0x080003e8
 80003c4:	080003e8 	.word	0x080003e8
 80003c8:	080003e8 	.word	0x080003e8
 80003cc:	080003ec 	.word	0x080003ec

080003d0 <_init>:
 80003d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003d2:	bf00      	nop
 80003d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003d6:	bc08      	pop	{r3}
 80003d8:	469e      	mov	lr, r3
 80003da:	4770      	bx	lr

080003dc <_fini>:
 80003dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80003de:	bf00      	nop
 80003e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80003e2:	bc08      	pop	{r3}
 80003e4:	469e      	mov	lr, r3
 80003e6:	4770      	bx	lr
