# Sequence Detector `0110` (Verilog)

## ğŸ“Œ Overview
This project implements a **sequence detector** in **Verilog HDL** that detects the bit pattern **`0110`**.  

The detector is modeled as a **Finite State Machine (FSM)** and raises the output `z` high whenever the sequence is detected in the input stream. Both **overlapping** sequences are supported.

---

## ğŸ“‚ Project Structure
   ```
â”œâ”€â”€ docs/                 # Documentation, diagrams, notes
â”œâ”€â”€ README.md             # Project overview and instructions
â”œâ”€â”€ sq0110.v              # Main Verilog design file (Sequence Detector)
â”œâ”€â”€ tb_sq0110.v           # Testbench file
â”œâ”€â”€ sq0110.vcd            # Simulation waveform output (for GTKWave)
â”œâ”€â”€ sqdect.vvp            # Compiled Icarus Verilog simulation file

   ```
---

## âš™ï¸ Requirements
- [Icarus Verilog](https://bleyer.org/icarus/) â€“ Verilog simulator  
- [GTKWave](https://sourceforge.net/projects/gtkwave/) â€“ waveform viewer  

---

## ğŸš€ How to Run
1. Clone this repository
     ```bash
     git clone https://github.com/CodeByHarshal/sequence-detector-0110/tree/main
     ```
     ```
     cd sequence-detector-0110
     ```
2. Compile the design and testbench:
     ```
     iverilog -o sq0110 sq0110.v tb_sq0110.v
     ```
3. Run the simulation
   ```
      vvp sq0110
   ```
4. Open the waveform in GTKWave
   ```
      gtkwave sq0110.vcd
   ```


## Example Input/Output :
  ```
Input (x):  0 0 1 1 0 1 1 0 0 1 1 0
Output (z):          1       1
  ```

## ğŸ› ï¸ FSM Design
Below is the **state machine diagram** for detecting the sequence `0110`:  

<p align="left">
  <img src="docs/FSM.png" alt="FSM Design" width="600">
</p>


---

## ğŸ“Š Simulation Output
The waveform below shows the detection of the sequence `0110` using GTKWave:  

<p align="left">
  <img src="docs/output.png" alt="Simulation Output" width="600">
</p>

 
