#First-level
##Second-level
###Third-level

**Bold text**
*Italicied text*
>block quote
>[!NOTE]
>note
>[!TIP]
>tip
>[!IMPORTANT]
>important info
>[!WARNING]
>warning
>[!CAUTION]
>caution

'''VHDL
entity top is
	port (SW    : in bit_vector  (3 downto 0);
			LEDR  : out bit_vector (3 downto 0);
			Prime : out bit);
end entity;

'''

|First Header|Second Header|
|------------|-------------|
|content     |content      |

- Unordered
* List
+ Here

1. Ordered
2. List
3. Here

![Image of a Max10 FPGA.](https://www.google.com/imgres?q=max10%20fpga&imgurl=https%3A%2F%2Fm.media-amazon.com%2Fimages%2FI%2F61jKpo7SCML.jpg&imgrefurl=https%3A%2F%2Fwww.amazon.com%2FAltera-MAX10-FPGA-Development-Board%2Fdp%2FB07B4WPKGS&docid=UNTpG3PYM8742M&tbnid=uSjkM7WTk496BM&vet=12ahUKEwit79Db3JWIAxUCHzQIHSdaEAwQM3oECB0QAA..i&w=1344&h=866&hcb=2&ved=2ahUKEwit79Db3JWIAxUCHzQIHSdaEAwQM3oECB0QAA)


[Link to README file](linux/README.md)

