{"vcs1":{"timestamp_begin":1731076677.402467875, "rt":1.72, "ut":0.42, "st":0.23}}
{"vcselab":{"timestamp_begin":1731076679.189382473, "rt":0.91, "ut":0.23, "st":0.19}}
{"link":{"timestamp_begin":1731076680.169256766, "rt":0.34, "ut":0.12, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731076676.832733908}
{"VCS_COMP_START_TIME": 1731076676.832733908}
{"VCS_COMP_END_TIME": 1731076682.058786717}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 330456}}
{"stitch_vcselab": {"peak_mem": 231532}}
