name: and_assignment
description: &= assignment test
should_fail: 0
tags: 11.4.1
files: /home/travis/build/SymbiFlow/sv-tests/tests/generated/assignment_op/11.4.1--and_assignment.sv
incdirs: 
top_module: 
rc: 1


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
ERROR: Parser error in line /home/travis/build/SymbiFlow/sv-tests/tests/generated/assignment_op/11.4.1--and_assignment.sv:8: syntax error, unexpected '=', expecting '(' or '['
