#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Apr 10 18:51:13 2023
# Process ID: 9836
# Current directory: C:/Users/rojin/EE214/project_11_2/project_11_2.runs/synth_1
# Command line: vivado.exe -log wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source wrapper.tcl
# Log file: C:/Users/rojin/EE214/project_11_2/project_11_2.runs/synth_1/wrapper.vds
# Journal file: C:/Users/rojin/EE214/project_11_2/project_11_2.runs/synth_1\vivado.jou
# Running On: Rojin, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 10, Host memory: 16831 MB
#-----------------------------------------------------------
source wrapper.tcl -notrace
Command: synth_design -top wrapper -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13128
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/EE214/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1811.539 ; gain = 407.141
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'wrapper' [C:/Users/rojin/EE214/project_11_2/project_11_2.srcs/sources_1/new/wrapper.v:23]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/rojin/EE214/project_11_2/project_11_2.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Users/rojin/EE214/project_11_2/project_11_2.srcs/sources_1/new/counter.v:23]
INFO: [Synth 8-6157] synthesizing module 'counterController' [C:/Users/rojin/EE214/project_11_2/project_11_2.srcs/sources_1/new/counterController.v:23]
INFO: [Synth 8-6155] done synthesizing module 'counterController' (0#1) [C:/Users/rojin/EE214/project_11_2/project_11_2.srcs/sources_1/new/counterController.v:23]
INFO: [Synth 8-6157] synthesizing module 'ssegController' [C:/Users/rojin/EE214/project_10/project_10.srcs/sources_1/new/ssegController.v:23]
INFO: [Synth 8-6157] synthesizing module 'dispClk' [C:/Users/rojin/EE214/project_10/project_10.srcs/sources_1/new/dispClk.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dispClk' (0#1) [C:/Users/rojin/EE214/project_10/project_10.srcs/sources_1/new/dispClk.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/rojin/EE214/project_10/project_10.srcs/sources_1/new/mux.v:22]
INFO: [Synth 8-6155] done synthesizing module 'mux' (0#1) [C:/Users/rojin/EE214/project_10/project_10.srcs/sources_1/new/mux.v:22]
INFO: [Synth 8-6157] synthesizing module 'ssegDecoder' [C:/Users/rojin/EE214/project_10/project_10.srcs/sources_1/new/ssegDecoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ssegDecoder' (0#1) [C:/Users/rojin/EE214/project_10/project_10.srcs/sources_1/new/ssegDecoder.v:23]
INFO: [Synth 8-6157] synthesizing module 'ssegAnodeDecoder' [C:/Users/rojin/EE214/project_10/project_10.srcs/sources_1/new/ssegAnodeDecoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ssegAnodeDecoder' (0#1) [C:/Users/rojin/EE214/project_10/project_10.srcs/sources_1/new/ssegAnodeDecoder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ssegController' (0#1) [C:/Users/rojin/EE214/project_10/project_10.srcs/sources_1/new/ssegController.v:23]
INFO: [Synth 8-6155] done synthesizing module 'wrapper' (0#1) [C:/Users/rojin/EE214/project_11_2/project_11_2.srcs/sources_1/new/wrapper.v:23]
WARNING: [Synth 8-7137] Register I0_reg in module counterController has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/rojin/EE214/project_11_2/project_11_2.srcs/sources_1/new/counterController.v:37]
WARNING: [Synth 8-7137] Register I1_reg in module counterController has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/rojin/EE214/project_11_2/project_11_2.srcs/sources_1/new/counterController.v:45]
WARNING: [Synth 8-7137] Register I2_reg in module counterController has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/rojin/EE214/project_11_2/project_11_2.srcs/sources_1/new/counterController.v:53]
WARNING: [Synth 8-7137] Register I3_reg in module counterController has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/rojin/EE214/project_11_2/project_11_2.srcs/sources_1/new/counterController.v:61]
WARNING: [Synth 8-7129] Port rst in module counter is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1902.852 ; gain = 498.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1902.852 ; gain = 498.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1902.852 ; gain = 498.453
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1902.852 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/rojin/EE214/project_11_2/project_11_2.srcs/constrs_1/new/const.xdc]
WARNING: [Vivado 12-507] No nets matched 'start_IBUF'. [C:/Users/rojin/EE214/project_11_2/project_11_2.srcs/constrs_1/new/const.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rojin/EE214/project_11_2/project_11_2.srcs/constrs_1/new/const.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/rojin/EE214/project_11_2/project_11_2.srcs/constrs_1/new/const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/rojin/EE214/project_11_2/project_11_2.srcs/constrs_1/new/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1970.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1970.203 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/EE214/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1970.203 ; gain = 565.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1970.203 ; gain = 565.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1970.203 ; gain = 565.805
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'enabeled_reg' [C:/Users/rojin/EE214/project_11_2/project_11_2.srcs/sources_1/new/wrapper.v:46]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1970.203 ; gain = 565.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 8     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1970.203 ; gain = 565.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1970.203 ; gain = 565.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1970.203 ; gain = 565.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1970.203 ; gain = 565.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1970.203 ; gain = 565.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1970.203 ; gain = 565.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1970.203 ; gain = 565.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1970.203 ; gain = 565.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1970.203 ; gain = 565.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1970.203 ; gain = 565.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    10|
|3     |LUT1   |     6|
|4     |LUT2   |     5|
|5     |LUT3   |    12|
|6     |LUT4   |    16|
|7     |LUT5   |     7|
|8     |LUT6   |     9|
|9     |FDCE   |    16|
|10    |FDPE   |     4|
|11    |FDRE   |    37|
|12    |LDC    |     5|
|13    |IBUF   |     5|
|14    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 1970.203 ; gain = 565.805
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 1970.203 ; gain = 498.453
Synthesis Optimization Complete : Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 1970.203 ; gain = 565.805
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1970.203 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1970.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LDC => LDCE: 5 instances

Synth Design complete, checksum: 47ddd148
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 8 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 1970.203 ; gain = 968.484
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/rojin/EE214/project_11_2/project_11_2.runs/synth_1/wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file wrapper_utilization_synth.rpt -pb wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 10 18:51:43 2023...
