INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/materialy/studia/semestry/8/sdup/git/lab/final_project/Taylor_mod/Taylor_mod.srcs/sources_1/new/Taylor_mod_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Taylor_mod_rtl
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/materialy/studia/semestry/8/sdup/git/lab/final_project/Taylor_mod/Taylor_mod.srcs/sources_1/new/Taylor_mod_rtl.sv:167]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/materialy/studia/semestry/8/sdup/git/lab/final_project/Taylor_mod/Taylor_mod.srcs/sim_1/new/Taylor_mod_rtl_tb_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Taylor_mod_rtl_tb_2
