// ****************************************************************************** 
// Copyright     :  Copyright (C) 2018, Hisilicon Technologies Co. Ltd.
// File name     :  hipciec_ap_dma_reg_reg_offset_field.h
// Department    :  CAD Development Department
// Author        :  xxx
// Version       :  1.0
// Date          :  2017/10/24
// Description   :  The description of xxx project
// Others        :  Generated automatically by nManager V4.2 
// History       :  xxx 2018/07/13 11:22:05 Create file
// ******************************************************************************

#ifndef __HIPCIEC_AP_DMA_REG_REG_OFFSET_FIELD_H__
#define __HIPCIEC_AP_DMA_REG_REG_OFFSET_FIELD_H__

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_0_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_1_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_2_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_3_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_4_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_4_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_5_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_5_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_6_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_6_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_7_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_7_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_8_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_8_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_9_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_9_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_10_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_10_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_11_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_11_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_12_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_12_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_13_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_13_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_14_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_14_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_15_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_15_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_16_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_16_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_17_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_17_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_18_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_18_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_19_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_19_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_20_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_20_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_21_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_21_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_22_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_22_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_23_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_23_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_24_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_24_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_25_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_25_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_26_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_26_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_27_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_27_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_28_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_28_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_29_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_29_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_30_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_30_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_31_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_L_31_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_0_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_1_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_2_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_3_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_4_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_4_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_5_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_5_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_6_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_6_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_7_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_7_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_8_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_8_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_9_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_9_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_10_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_10_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_11_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_11_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_12_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_12_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_13_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_13_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_14_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_14_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_15_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_15_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_16_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_16_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_17_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_17_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_18_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_18_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_19_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_19_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_20_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_20_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_21_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_21_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_22_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_22_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_23_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_23_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_24_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_24_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_25_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_25_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_26_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_26_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_27_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_27_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_28_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_28_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_29_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_29_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_30_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_30_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_31_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BASE_H_31_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_0_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_1_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_2_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_3_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_4_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_4_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_5_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_5_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_6_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_6_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_7_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_7_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_8_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_8_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_9_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_9_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_10_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_10_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_11_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_11_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_12_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_12_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_13_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_13_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_14_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_14_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_15_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_15_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_16_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_16_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_17_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_17_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_18_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_18_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_19_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_19_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_20_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_20_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_21_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_21_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_22_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_22_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_23_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_23_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_24_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_24_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_25_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_25_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_26_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_26_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_27_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_27_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_28_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_28_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_29_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_29_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_30_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_30_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_31_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_DEPTH_31_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_0_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_1_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_2_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_3_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_4_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_4_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_5_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_5_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_6_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_6_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_7_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_7_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_8_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_8_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_9_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_9_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_10_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_10_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_11_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_11_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_12_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_12_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_13_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_13_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_14_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_14_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_15_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_15_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_16_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_16_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_17_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_17_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_18_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_18_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_19_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_19_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_20_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_20_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_21_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_21_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_22_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_22_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_23_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_23_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_24_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_24_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_25_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_25_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_26_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_26_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_27_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_27_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_28_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_28_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_29_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_29_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_30_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_30_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_31_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_TAIL_PTR_31_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_0_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_1_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_2_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_3_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_4_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_4_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_5_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_5_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_6_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_6_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_7_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_7_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_8_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_8_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_9_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_9_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_10_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_10_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_11_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_11_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_12_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_12_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_13_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_13_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_14_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_14_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_15_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_15_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_16_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_16_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_17_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_17_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_18_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_18_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_19_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_19_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_20_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_20_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_21_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_21_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_22_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_22_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_23_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_23_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_24_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_24_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_25_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_25_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_26_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_26_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_27_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_27_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_28_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_28_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_29_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_29_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_30_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_30_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_31_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_L_31_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_0_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_1_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_2_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_3_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_4_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_4_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_5_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_5_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_6_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_6_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_7_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_7_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_8_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_8_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_9_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_9_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_10_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_10_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_11_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_11_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_12_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_12_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_13_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_13_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_14_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_14_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_15_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_15_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_16_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_16_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_17_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_17_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_18_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_18_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_19_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_19_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_20_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_20_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_21_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_21_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_22_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_22_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_23_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_23_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_24_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_24_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_25_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_25_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_26_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_26_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_27_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_27_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_28_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_28_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_29_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_29_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_30_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_30_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_31_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_BASE_H_31_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_0_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_1_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_2_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_3_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_4_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_4_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_5_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_5_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_6_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_6_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_7_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_7_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_8_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_8_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_9_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_9_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_10_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_10_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_11_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_11_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_12_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_12_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_13_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_13_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_14_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_14_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_15_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_15_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_16_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_16_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_17_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_17_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_18_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_18_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_19_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_19_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_20_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_20_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_21_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_21_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_22_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_22_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_23_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_23_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_24_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_24_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_25_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_25_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_26_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_26_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_27_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_27_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_28_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_28_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_29_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_29_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_30_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_30_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_31_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_DEPTH_31_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_0_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_1_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_2_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_3_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_4_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_4_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_5_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_5_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_6_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_6_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_7_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_7_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_8_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_8_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_9_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_9_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_10_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_10_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_11_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_11_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_12_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_12_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_13_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_13_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_14_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_14_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_15_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_15_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_16_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_16_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_17_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_17_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_18_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_18_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_19_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_19_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_20_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_20_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_21_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_21_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_22_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_22_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_23_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_23_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_24_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_24_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_25_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_25_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_26_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_26_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_27_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_27_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_28_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_28_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_29_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_29_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_30_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_30_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_31_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_HEAD_PTR_31_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_0_LEN           1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_0_OFFSET        25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_0_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_0_OFFSET          24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_0_OFFSET 23
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_0_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_0_OFFSET  22
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_0_LEN               2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_0_OFFSET            20
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_0_LEN                 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_0_OFFSET              19
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_0_LEN                8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_0_OFFSET             8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_0_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_0_OFFSET                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_0_LEN              1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_0_OFFSET           2
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_0_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_0_OFFSET                  1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_0_LEN                        1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_0_OFFSET                     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_1_LEN           1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_1_OFFSET        25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_1_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_1_OFFSET          24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_1_OFFSET 23
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_1_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_1_OFFSET  22
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_1_LEN               2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_1_OFFSET            20
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_1_LEN                 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_1_OFFSET              19
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_1_LEN                8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_1_OFFSET             8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_1_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_1_OFFSET                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_1_LEN              1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_1_OFFSET           2
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_1_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_1_OFFSET                  1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_1_LEN                        1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_1_OFFSET                     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_2_LEN           1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_2_OFFSET        25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_2_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_2_OFFSET          24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_2_OFFSET 23
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_2_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_2_OFFSET  22
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_2_LEN               2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_2_OFFSET            20
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_2_LEN                 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_2_OFFSET              19
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_2_LEN                8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_2_OFFSET             8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_2_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_2_OFFSET                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_2_LEN              1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_2_OFFSET           2
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_2_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_2_OFFSET                  1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_2_LEN                        1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_2_OFFSET                     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_3_LEN           1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_3_OFFSET        25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_3_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_3_OFFSET          24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_3_OFFSET 23
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_3_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_3_OFFSET  22
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_3_LEN               2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_3_OFFSET            20
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_3_LEN                 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_3_OFFSET              19
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_3_LEN                8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_3_OFFSET             8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_3_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_3_OFFSET                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_3_LEN              1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_3_OFFSET           2
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_3_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_3_OFFSET                  1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_3_LEN                        1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_3_OFFSET                     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_4_LEN           1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_4_OFFSET        25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_4_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_4_OFFSET          24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_4_OFFSET 23
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_4_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_4_OFFSET  22
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_4_LEN               2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_4_OFFSET            20
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_4_LEN                 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_4_OFFSET              19
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_4_LEN                8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_4_OFFSET             8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_4_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_4_OFFSET                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_4_LEN              1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_4_OFFSET           2
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_4_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_4_OFFSET                  1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_4_LEN                        1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_4_OFFSET                     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_5_LEN           1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_5_OFFSET        25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_5_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_5_OFFSET          24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_5_OFFSET 23
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_5_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_5_OFFSET  22
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_5_LEN               2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_5_OFFSET            20
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_5_LEN                 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_5_OFFSET              19
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_5_LEN                8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_5_OFFSET             8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_5_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_5_OFFSET                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_5_LEN              1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_5_OFFSET           2
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_5_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_5_OFFSET                  1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_5_LEN                        1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_5_OFFSET                     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_6_LEN           1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_6_OFFSET        25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_6_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_6_OFFSET          24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_6_OFFSET 23
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_6_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_6_OFFSET  22
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_6_LEN               2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_6_OFFSET            20
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_6_LEN                 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_6_OFFSET              19
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_6_LEN                8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_6_OFFSET             8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_6_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_6_OFFSET                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_6_LEN              1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_6_OFFSET           2
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_6_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_6_OFFSET                  1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_6_LEN                        1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_6_OFFSET                     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_7_LEN           1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_7_OFFSET        25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_7_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_7_OFFSET          24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_7_OFFSET 23
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_7_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_7_OFFSET  22
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_7_LEN               2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_7_OFFSET            20
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_7_LEN                 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_7_OFFSET              19
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_7_LEN                8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_7_OFFSET             8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_7_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_7_OFFSET                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_7_LEN              1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_7_OFFSET           2
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_7_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_7_OFFSET                  1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_7_LEN                        1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_7_OFFSET                     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_8_LEN           1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_8_OFFSET        25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_8_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_8_OFFSET          24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_8_OFFSET 23
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_8_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_8_OFFSET  22
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_8_LEN               2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_8_OFFSET            20
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_8_LEN                 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_8_OFFSET              19
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_8_LEN                8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_8_OFFSET             8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_8_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_8_OFFSET                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_8_LEN              1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_8_OFFSET           2
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_8_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_8_OFFSET                  1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_8_LEN                        1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_8_OFFSET                     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_9_LEN           1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_9_OFFSET        25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_9_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_9_OFFSET          24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_9_OFFSET 23
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_9_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_9_OFFSET  22
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_9_LEN               2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_9_OFFSET            20
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_9_LEN                 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_9_OFFSET              19
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_9_LEN                8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_9_OFFSET             8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_9_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_9_OFFSET                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_9_LEN              1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_9_OFFSET           2
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_9_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_9_OFFSET                  1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_9_LEN                        1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_9_OFFSET                     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_10_LEN           1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_10_OFFSET        25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_10_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_10_OFFSET          24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_10_OFFSET 23
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_10_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_10_OFFSET  22
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_10_LEN               2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_10_OFFSET            20
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_10_LEN                 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_10_OFFSET              19
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_10_LEN                8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_10_OFFSET             8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_10_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_10_OFFSET                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_10_LEN              1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_10_OFFSET           2
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_10_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_10_OFFSET                  1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_10_LEN                        1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_10_OFFSET                     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_11_LEN           1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_11_OFFSET        25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_11_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_11_OFFSET          24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_11_OFFSET 23
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_11_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_11_OFFSET  22
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_11_LEN               2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_11_OFFSET            20
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_11_LEN                 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_11_OFFSET              19
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_11_LEN                8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_11_OFFSET             8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_11_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_11_OFFSET                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_11_LEN              1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_11_OFFSET           2
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_11_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_11_OFFSET                  1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_11_LEN                        1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_11_OFFSET                     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_12_LEN           1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_12_OFFSET        25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_12_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_12_OFFSET          24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_12_OFFSET 23
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_12_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_12_OFFSET  22
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_12_LEN               2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_12_OFFSET            20
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_12_LEN                 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_12_OFFSET              19
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_12_LEN                8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_12_OFFSET             8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_12_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_12_OFFSET                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_12_LEN              1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_12_OFFSET           2
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_12_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_12_OFFSET                  1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_12_LEN                        1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_12_OFFSET                     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_13_LEN           1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_13_OFFSET        25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_13_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_13_OFFSET          24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_13_OFFSET 23
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_13_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_13_OFFSET  22
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_13_LEN               2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_13_OFFSET            20
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_13_LEN                 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_13_OFFSET              19
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_13_LEN                8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_13_OFFSET             8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_13_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_13_OFFSET                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_13_LEN              1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_13_OFFSET           2
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_13_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_13_OFFSET                  1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_13_LEN                        1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_13_OFFSET                     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_14_LEN           1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_14_OFFSET        25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_14_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_14_OFFSET          24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_14_OFFSET 23
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_14_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_14_OFFSET  22
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_14_LEN               2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_14_OFFSET            20
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_14_LEN                 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_14_OFFSET              19
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_14_LEN                8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_14_OFFSET             8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_14_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_14_OFFSET                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_14_LEN              1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_14_OFFSET           2
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_14_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_14_OFFSET                  1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_14_LEN                        1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_14_OFFSET                     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_15_LEN           1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_15_OFFSET        25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_15_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_15_OFFSET          24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_15_OFFSET 23
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_15_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_15_OFFSET  22
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_15_LEN               2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_15_OFFSET            20
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_15_LEN                 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_15_OFFSET              19
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_15_LEN                8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_15_OFFSET             8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_15_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_15_OFFSET                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_15_LEN              1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_15_OFFSET           2
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_15_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_15_OFFSET                  1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_15_LEN                        1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_15_OFFSET                     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_16_LEN           1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_16_OFFSET        25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_16_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_16_OFFSET          24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_16_OFFSET 23
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_16_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_16_OFFSET  22
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_16_LEN               2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_16_OFFSET            20
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_16_LEN                 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_16_OFFSET              19
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_16_LEN                8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_16_OFFSET             8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_16_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_16_OFFSET                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_16_LEN              1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_16_OFFSET           2
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_16_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_16_OFFSET                  1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_16_LEN                        1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_16_OFFSET                     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_17_LEN           1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_17_OFFSET        25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_17_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_17_OFFSET          24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_17_OFFSET 23
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_17_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_17_OFFSET  22
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_17_LEN               2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_17_OFFSET            20
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_17_LEN                 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_17_OFFSET              19
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_17_LEN                8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_17_OFFSET             8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_17_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_17_OFFSET                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_17_LEN              1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_17_OFFSET           2
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_17_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_17_OFFSET                  1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_17_LEN                        1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_17_OFFSET                     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_18_LEN           1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_18_OFFSET        25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_18_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_18_OFFSET          24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_18_OFFSET 23
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_18_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_18_OFFSET  22
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_18_LEN               2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_18_OFFSET            20
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_18_LEN                 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_18_OFFSET              19
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_18_LEN                8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_18_OFFSET             8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_18_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_18_OFFSET                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_18_LEN              1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_18_OFFSET           2
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_18_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_18_OFFSET                  1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_18_LEN                        1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_18_OFFSET                     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_19_LEN           1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_19_OFFSET        25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_19_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_19_OFFSET          24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_19_OFFSET 23
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_19_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_19_OFFSET  22
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_19_LEN               2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_19_OFFSET            20
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_19_LEN                 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_19_OFFSET              19
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_19_LEN                8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_19_OFFSET             8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_19_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_19_OFFSET                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_19_LEN              1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_19_OFFSET           2
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_19_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_19_OFFSET                  1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_19_LEN                        1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_19_OFFSET                     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_20_LEN           1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_20_OFFSET        25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_20_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_20_OFFSET          24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_20_OFFSET 23
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_20_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_20_OFFSET  22
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_20_LEN               2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_20_OFFSET            20
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_20_LEN                 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_20_OFFSET              19
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_20_LEN                8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_20_OFFSET             8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_20_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_20_OFFSET                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_20_LEN              1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_20_OFFSET           2
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_20_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_20_OFFSET                  1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_20_LEN                        1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_20_OFFSET                     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_21_LEN           1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_21_OFFSET        25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_21_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_21_OFFSET          24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_21_OFFSET 23
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_21_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_21_OFFSET  22
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_21_LEN               2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_21_OFFSET            20
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_21_LEN                 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_21_OFFSET              19
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_21_LEN                8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_21_OFFSET             8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_21_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_21_OFFSET                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_21_LEN              1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_21_OFFSET           2
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_21_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_21_OFFSET                  1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_21_LEN                        1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_21_OFFSET                     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_22_LEN           1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_22_OFFSET        25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_22_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_22_OFFSET          24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_22_OFFSET 23
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_22_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_22_OFFSET  22
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_22_LEN               2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_22_OFFSET            20
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_22_LEN                 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_22_OFFSET              19
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_22_LEN                8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_22_OFFSET             8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_22_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_22_OFFSET                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_22_LEN              1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_22_OFFSET           2
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_22_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_22_OFFSET                  1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_22_LEN                        1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_22_OFFSET                     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_23_LEN           1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_23_OFFSET        25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_23_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_23_OFFSET          24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_23_OFFSET 23
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_23_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_23_OFFSET  22
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_23_LEN               2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_23_OFFSET            20
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_23_LEN                 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_23_OFFSET              19
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_23_LEN                8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_23_OFFSET             8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_23_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_23_OFFSET                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_23_LEN              1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_23_OFFSET           2
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_23_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_23_OFFSET                  1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_23_LEN                        1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_23_OFFSET                     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_24_LEN           1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_24_OFFSET        25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_24_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_24_OFFSET          24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_24_OFFSET 23
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_24_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_24_OFFSET  22
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_24_LEN               2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_24_OFFSET            20
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_24_LEN                 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_24_OFFSET              19
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_24_LEN                8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_24_OFFSET             8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_24_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_24_OFFSET                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_24_LEN              1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_24_OFFSET           2
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_24_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_24_OFFSET                  1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_24_LEN                        1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_24_OFFSET                     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_25_LEN           1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_25_OFFSET        25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_25_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_25_OFFSET          24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_25_OFFSET 23
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_25_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_25_OFFSET  22
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_25_LEN               2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_25_OFFSET            20
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_25_LEN                 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_25_OFFSET              19
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_25_LEN                8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_25_OFFSET             8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_25_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_25_OFFSET                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_25_LEN              1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_25_OFFSET           2
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_25_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_25_OFFSET                  1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_25_LEN                        1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_25_OFFSET                     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_26_LEN           1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_26_OFFSET        25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_26_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_26_OFFSET          24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_26_OFFSET 23
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_26_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_26_OFFSET  22
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_26_LEN               2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_26_OFFSET            20
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_26_LEN                 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_26_OFFSET              19
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_26_LEN                8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_26_OFFSET             8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_26_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_26_OFFSET                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_26_LEN              1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_26_OFFSET           2
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_26_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_26_OFFSET                  1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_26_LEN                        1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_26_OFFSET                     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_27_LEN           1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_27_OFFSET        25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_27_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_27_OFFSET          24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_27_OFFSET 23
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_27_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_27_OFFSET  22
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_27_LEN               2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_27_OFFSET            20
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_27_LEN                 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_27_OFFSET              19
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_27_LEN                8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_27_OFFSET             8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_27_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_27_OFFSET                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_27_LEN              1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_27_OFFSET           2
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_27_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_27_OFFSET                  1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_27_LEN                        1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_27_OFFSET                     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_28_LEN           1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_28_OFFSET        25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_28_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_28_OFFSET          24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_28_OFFSET 23
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_28_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_28_OFFSET  22
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_28_LEN               2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_28_OFFSET            20
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_28_LEN                 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_28_OFFSET              19
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_28_LEN                8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_28_OFFSET             8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_28_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_28_OFFSET                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_28_LEN              1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_28_OFFSET           2
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_28_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_28_OFFSET                  1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_28_LEN                        1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_28_OFFSET                     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_29_LEN           1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_29_OFFSET        25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_29_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_29_OFFSET          24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_29_OFFSET 23
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_29_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_29_OFFSET  22
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_29_LEN               2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_29_OFFSET            20
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_29_LEN                 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_29_OFFSET              19
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_29_LEN                8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_29_OFFSET             8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_29_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_29_OFFSET                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_29_LEN              1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_29_OFFSET           2
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_29_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_29_OFFSET                  1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_29_LEN                        1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_29_OFFSET                     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_30_LEN           1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_30_OFFSET        25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_30_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_30_OFFSET          24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_30_OFFSET 23
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_30_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_30_OFFSET  22
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_30_LEN               2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_30_OFFSET            20
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_30_LEN                 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_30_OFFSET              19
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_30_LEN                8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_30_OFFSET             8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_30_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_30_OFFSET                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_30_LEN              1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_30_OFFSET           2
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_30_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_30_OFFSET                  1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_30_LEN                        1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_30_OFFSET                     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_31_LEN           1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_FULL_DISABLE_31_OFFSET        25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_31_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQCQ_DRCT_SEL_31_OFFSET          24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_REMOTE_ERR_DONE_INT_EN_31_OFFSET 23
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_31_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_LOCAL_ERR_DONE_INT_EN_31_OFFSET  22
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_31_LEN               2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_TIME_31_OFFSET            20
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_31_LEN                 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_MRG_EN_31_OFFSET              19
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_31_LEN                8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ARB_WEIGHT_31_OFFSET             8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_31_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_PAUSE_31_OFFSET                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_31_LEN              1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ABORT_EN_31_OFFSET           2
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_31_LEN                     1
#define HIPCIEC_AP_DMA_REG_DMA_EP_PORT_SEL_31_OFFSET                  1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_31_LEN                        1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_EN_31_OFFSET                     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_0_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_0_LEN         1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_0_OFFSET      0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_1_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_1_LEN         1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_1_OFFSET      0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_2_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_2_LEN         1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_2_OFFSET      0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_3_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_3_LEN         1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_3_OFFSET      0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_4_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_4_LEN         1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_4_OFFSET      0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_5_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_5_LEN         1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_5_OFFSET      0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_6_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_6_LEN         1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_6_OFFSET      0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_7_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_7_LEN         1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_7_OFFSET      0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_8_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_8_LEN         1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_8_OFFSET      0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_9_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_9_LEN         1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_9_OFFSET      0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_10_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_10_LEN         1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_10_OFFSET      0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_11_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_11_LEN         1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_11_OFFSET      0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_12_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_12_LEN         1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_12_OFFSET      0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_13_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_13_LEN         1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_13_OFFSET      0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_14_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_14_LEN         1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_14_OFFSET      0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_15_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_15_LEN         1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_15_OFFSET      0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_16_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_16_LEN         1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_16_OFFSET      0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_17_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_17_LEN         1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_17_OFFSET      0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_18_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_18_LEN         1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_18_OFFSET      0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_19_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_19_LEN         1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_19_OFFSET      0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_20_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_20_LEN         1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_20_OFFSET      0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_21_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_21_LEN         1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_21_OFFSET      0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_22_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_22_LEN         1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_22_OFFSET      0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_23_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_23_LEN         1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_23_OFFSET      0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_24_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_24_LEN         1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_24_OFFSET      0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_25_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_25_LEN         1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_25_OFFSET      0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_26_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_26_LEN         1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_26_OFFSET      0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_27_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_27_LEN         1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_27_OFFSET      0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_28_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_28_LEN         1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_28_OFFSET      0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_29_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_29_LEN         1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_29_OFFSET      0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_30_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_30_LEN         1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_30_OFFSET      0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ABORT_EXIT_31_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_31_LEN         1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESET_31_OFFSET      0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_0_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_1_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_2_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_3_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_4_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_4_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_5_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_5_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_6_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_6_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_7_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_7_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_8_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_8_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_9_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_9_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_10_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_10_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_11_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_11_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_12_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_12_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_13_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_13_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_14_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_14_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_15_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_15_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_16_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_16_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_17_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_17_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_18_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_18_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_19_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_19_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_20_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_20_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_21_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_21_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_22_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_22_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_23_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_23_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_24_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_24_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_25_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_25_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_26_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_26_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_27_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_27_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_28_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_28_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_29_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_29_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_30_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_30_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_31_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RSV_31_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_0_LEN          3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_0_OFFSET       8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_0_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_0_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_0_OFFSET          4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_0_LEN                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_0_OFFSET               0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_1_LEN          3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_1_OFFSET       8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_1_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_1_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_1_OFFSET          4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_1_LEN                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_1_OFFSET               0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_2_LEN          3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_2_OFFSET       8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_2_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_2_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_2_OFFSET          4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_2_LEN                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_2_OFFSET               0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_3_LEN          3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_3_OFFSET       8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_3_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_3_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_3_OFFSET          4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_3_LEN                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_3_OFFSET               0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_4_LEN          3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_4_OFFSET       8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_4_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_4_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_4_OFFSET          4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_4_LEN                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_4_OFFSET               0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_5_LEN          3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_5_OFFSET       8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_5_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_5_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_5_OFFSET          4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_5_LEN                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_5_OFFSET               0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_6_LEN          3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_6_OFFSET       8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_6_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_6_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_6_OFFSET          4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_6_LEN                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_6_OFFSET               0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_7_LEN          3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_7_OFFSET       8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_7_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_7_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_7_OFFSET          4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_7_LEN                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_7_OFFSET               0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_8_LEN          3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_8_OFFSET       8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_8_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_8_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_8_OFFSET          4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_8_LEN                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_8_OFFSET               0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_9_LEN          3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_9_OFFSET       8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_9_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_9_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_9_OFFSET          4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_9_LEN                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_9_OFFSET               0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_10_LEN          3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_10_OFFSET       8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_10_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_10_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_10_OFFSET          4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_10_LEN                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_10_OFFSET               0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_11_LEN          3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_11_OFFSET       8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_11_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_11_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_11_OFFSET          4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_11_LEN                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_11_OFFSET               0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_12_LEN          3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_12_OFFSET       8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_12_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_12_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_12_OFFSET          4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_12_LEN                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_12_OFFSET               0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_13_LEN          3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_13_OFFSET       8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_13_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_13_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_13_OFFSET          4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_13_LEN                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_13_OFFSET               0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_14_LEN          3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_14_OFFSET       8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_14_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_14_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_14_OFFSET          4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_14_LEN                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_14_OFFSET               0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_15_LEN          3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_15_OFFSET       8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_15_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_15_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_15_OFFSET          4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_15_LEN                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_15_OFFSET               0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_16_LEN          3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_16_OFFSET       8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_16_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_16_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_16_OFFSET          4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_16_LEN                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_16_OFFSET               0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_17_LEN          3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_17_OFFSET       8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_17_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_17_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_17_OFFSET          4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_17_LEN                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_17_OFFSET               0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_18_LEN          3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_18_OFFSET       8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_18_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_18_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_18_OFFSET          4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_18_LEN                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_18_OFFSET               0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_19_LEN          3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_19_OFFSET       8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_19_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_19_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_19_OFFSET          4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_19_LEN                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_19_OFFSET               0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_20_LEN          3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_20_OFFSET       8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_20_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_20_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_20_OFFSET          4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_20_LEN                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_20_OFFSET               0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_21_LEN          3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_21_OFFSET       8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_21_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_21_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_21_OFFSET          4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_21_LEN                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_21_OFFSET               0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_22_LEN          3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_22_OFFSET       8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_22_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_22_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_22_OFFSET          4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_22_LEN                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_22_OFFSET               0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_23_LEN          3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_23_OFFSET       8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_23_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_23_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_23_OFFSET          4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_23_LEN                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_23_OFFSET               0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_24_LEN          3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_24_OFFSET       8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_24_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_24_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_24_OFFSET          4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_24_LEN                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_24_OFFSET               0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_25_LEN          3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_25_OFFSET       8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_25_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_25_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_25_OFFSET          4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_25_LEN                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_25_OFFSET               0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_26_LEN          3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_26_OFFSET       8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_26_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_26_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_26_OFFSET          4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_26_LEN                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_26_OFFSET               0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_27_LEN          3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_27_OFFSET       8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_27_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_27_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_27_OFFSET          4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_27_LEN                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_27_OFFSET               0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_28_LEN          3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_28_OFFSET       8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_28_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_28_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_28_OFFSET          4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_28_LEN                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_28_OFFSET               0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_29_LEN          3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_29_OFFSET       8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_29_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_29_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_29_OFFSET          4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_29_LEN                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_29_OFFSET               0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_30_LEN          3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_30_OFFSET       8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_30_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_30_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_30_OFFSET          4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_30_LEN                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_30_OFFSET               0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_31_LEN          3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SUB_FSM_STS_31_OFFSET       8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_WAIT_SPD_DATA_STS_31_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_31_LEN             1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_NOT_WORK_31_OFFSET          4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_31_LEN                  4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_31_OFFSET               0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_0_LEN        7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_0_OFFSET     25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_0_OFFSET 24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_0_LEN         8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_0_OFFSET      16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_0_LEN        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_0_OFFSET     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_1_LEN        7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_1_OFFSET     25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_1_OFFSET 24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_1_LEN         8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_1_OFFSET      16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_1_LEN        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_1_OFFSET     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_2_LEN        7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_2_OFFSET     25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_2_OFFSET 24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_2_LEN         8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_2_OFFSET      16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_2_LEN        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_2_OFFSET     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_3_LEN        7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_3_OFFSET     25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_3_OFFSET 24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_3_LEN         8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_3_OFFSET      16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_3_LEN        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_3_OFFSET     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_4_LEN        7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_4_OFFSET     25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_4_OFFSET 24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_4_LEN         8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_4_OFFSET      16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_4_LEN        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_4_OFFSET     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_5_LEN        7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_5_OFFSET     25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_5_OFFSET 24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_5_LEN         8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_5_OFFSET      16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_5_LEN        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_5_OFFSET     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_6_LEN        7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_6_OFFSET     25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_6_OFFSET 24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_6_LEN         8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_6_OFFSET      16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_6_LEN        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_6_OFFSET     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_7_LEN        7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_7_OFFSET     25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_7_OFFSET 24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_7_LEN         8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_7_OFFSET      16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_7_LEN        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_7_OFFSET     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_8_LEN        7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_8_OFFSET     25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_8_OFFSET 24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_8_LEN         8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_8_OFFSET      16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_8_LEN        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_8_OFFSET     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_9_LEN        7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_9_OFFSET     25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_9_OFFSET 24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_9_LEN         8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_9_OFFSET      16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_9_LEN        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_9_OFFSET     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_10_LEN        7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_10_OFFSET     25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_10_OFFSET 24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_10_LEN         8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_10_OFFSET      16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_10_LEN        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_10_OFFSET     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_11_LEN        7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_11_OFFSET     25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_11_OFFSET 24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_11_LEN         8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_11_OFFSET      16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_11_LEN        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_11_OFFSET     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_12_LEN        7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_12_OFFSET     25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_12_OFFSET 24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_12_LEN         8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_12_OFFSET      16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_12_LEN        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_12_OFFSET     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_13_LEN        7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_13_OFFSET     25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_13_OFFSET 24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_13_LEN         8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_13_OFFSET      16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_13_LEN        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_13_OFFSET     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_14_LEN        7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_14_OFFSET     25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_14_OFFSET 24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_14_LEN         8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_14_OFFSET      16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_14_LEN        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_14_OFFSET     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_15_LEN        7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_15_OFFSET     25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_15_OFFSET 24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_15_LEN         8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_15_OFFSET      16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_15_LEN        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_15_OFFSET     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_16_LEN        7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_16_OFFSET     25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_16_OFFSET 24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_16_LEN         8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_16_OFFSET      16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_16_LEN        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_16_OFFSET     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_17_LEN        7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_17_OFFSET     25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_17_OFFSET 24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_17_LEN         8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_17_OFFSET      16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_17_LEN        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_17_OFFSET     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_18_LEN        7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_18_OFFSET     25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_18_OFFSET 24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_18_LEN         8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_18_OFFSET      16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_18_LEN        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_18_OFFSET     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_19_LEN        7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_19_OFFSET     25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_19_OFFSET 24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_19_LEN         8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_19_OFFSET      16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_19_LEN        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_19_OFFSET     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_20_LEN        7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_20_OFFSET     25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_20_OFFSET 24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_20_LEN         8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_20_OFFSET      16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_20_LEN        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_20_OFFSET     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_21_LEN        7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_21_OFFSET     25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_21_OFFSET 24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_21_LEN         8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_21_OFFSET      16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_21_LEN        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_21_OFFSET     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_22_LEN        7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_22_OFFSET     25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_22_OFFSET 24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_22_LEN         8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_22_OFFSET      16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_22_LEN        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_22_OFFSET     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_23_LEN        7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_23_OFFSET     25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_23_OFFSET 24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_23_LEN         8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_23_OFFSET      16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_23_LEN        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_23_OFFSET     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_24_LEN        7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_24_OFFSET     25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_24_OFFSET 24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_24_LEN         8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_24_OFFSET      16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_24_LEN        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_24_OFFSET     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_25_LEN        7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_25_OFFSET     25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_25_OFFSET 24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_25_LEN         8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_25_OFFSET      16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_25_LEN        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_25_OFFSET     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_26_LEN        7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_26_OFFSET     25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_26_OFFSET 24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_26_LEN         8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_26_OFFSET      16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_26_LEN        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_26_OFFSET     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_27_LEN        7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_27_OFFSET     25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_27_OFFSET 24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_27_LEN         8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_27_OFFSET      16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_27_LEN        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_27_OFFSET     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_28_LEN        7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_28_OFFSET     25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_28_OFFSET 24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_28_LEN         8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_28_OFFSET      16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_28_LEN        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_28_OFFSET     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_29_LEN        7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_29_OFFSET     25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_29_OFFSET 24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_29_LEN         8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_29_OFFSET      16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_29_LEN        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_29_OFFSET     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_30_LEN        7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_30_OFFSET     25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_30_OFFSET 24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_30_LEN         8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_30_OFFSET      16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_30_LEN        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_30_OFFSET     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_31_LEN        7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_SEND_CNT_31_OFFSET     25
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RESP_REC_FINISH_31_OFFSET 24
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_31_LEN         8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PRE_NUM_31_OFFSET      16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_31_LEN        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_HEAD_PTR_31_OFFSET     0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_0_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_1_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_2_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_3_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_4_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_4_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_5_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_5_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_6_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_6_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_7_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_7_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_8_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_8_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_9_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_9_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_10_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_10_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_11_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_11_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_12_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_12_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_13_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_13_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_14_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_14_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_15_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_15_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_16_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_16_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_17_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_17_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_18_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_18_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_19_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_19_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_20_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_20_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_21_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_21_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_22_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_22_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_23_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_23_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_24_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_24_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_25_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_25_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_26_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_26_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_27_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_27_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_28_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_28_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_29_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_29_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_30_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_30_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_31_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BYTE_CNT_31_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_0_LEN           16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_0_OFFSET        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_0_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_1_LEN           16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_1_OFFSET        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_1_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_2_LEN           16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_2_OFFSET        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_2_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_3_LEN           16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_3_OFFSET        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_3_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_4_LEN           16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_4_OFFSET        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_4_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_4_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_5_LEN           16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_5_OFFSET        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_5_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_5_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_6_LEN           16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_6_OFFSET        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_6_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_6_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_7_LEN           16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_7_OFFSET        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_7_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_7_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_8_LEN           16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_8_OFFSET        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_8_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_8_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_9_LEN           16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_9_OFFSET        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_9_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_9_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_10_LEN           16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_10_OFFSET        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_10_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_10_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_11_LEN           16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_11_OFFSET        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_11_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_11_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_12_LEN           16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_12_OFFSET        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_12_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_12_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_13_LEN           16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_13_OFFSET        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_13_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_13_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_14_LEN           16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_14_OFFSET        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_14_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_14_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_15_LEN           16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_15_OFFSET        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_15_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_15_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_16_LEN           16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_16_OFFSET        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_16_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_16_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_17_LEN           16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_17_OFFSET        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_17_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_17_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_18_LEN           16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_18_OFFSET        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_18_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_18_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_19_LEN           16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_19_OFFSET        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_19_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_19_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_20_LEN           16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_20_OFFSET        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_20_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_20_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_21_LEN           16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_21_OFFSET        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_21_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_21_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_22_LEN           16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_22_OFFSET        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_22_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_22_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_23_LEN           16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_23_OFFSET        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_23_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_23_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_24_LEN           16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_24_OFFSET        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_24_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_24_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_25_LEN           16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_25_OFFSET        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_25_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_25_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_26_LEN           16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_26_OFFSET        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_26_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_26_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_27_LEN           16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_27_OFFSET        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_27_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_27_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_28_LEN           16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_28_OFFSET        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_28_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_28_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_29_LEN           16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_29_OFFSET        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_29_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_29_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_30_LEN           16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_30_OFFSET        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_30_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_30_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_31_LEN           16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQHD_31_OFFSET        16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_31_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CQ_TAIL_PTR_31_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_0_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_0_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_0_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_0_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_0_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_0_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_0_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_0_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_0_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_0_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_0_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_0_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_0_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_0_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_0_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_0_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_1_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_1_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_1_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_1_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_1_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_1_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_1_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_1_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_1_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_1_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_1_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_1_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_1_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_1_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_1_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_1_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_2_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_2_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_2_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_2_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_2_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_2_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_2_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_2_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_2_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_2_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_2_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_2_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_2_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_2_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_2_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_2_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_3_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_3_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_3_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_3_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_3_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_3_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_3_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_3_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_3_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_3_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_3_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_3_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_3_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_3_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_3_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_3_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_4_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_4_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_4_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_4_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_4_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_4_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_4_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_4_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_4_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_4_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_4_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_4_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_4_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_4_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_4_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_4_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_5_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_5_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_5_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_5_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_5_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_5_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_5_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_5_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_5_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_5_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_5_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_5_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_5_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_5_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_5_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_5_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_6_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_6_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_6_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_6_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_6_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_6_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_6_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_6_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_6_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_6_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_6_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_6_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_6_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_6_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_6_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_6_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_7_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_7_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_7_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_7_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_7_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_7_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_7_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_7_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_7_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_7_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_7_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_7_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_7_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_7_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_7_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_7_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_8_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_8_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_8_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_8_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_8_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_8_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_8_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_8_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_8_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_8_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_8_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_8_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_8_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_8_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_8_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_8_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_9_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_9_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_9_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_9_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_9_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_9_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_9_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_9_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_9_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_9_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_9_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_9_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_9_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_9_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_9_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_9_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_10_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_10_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_10_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_10_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_10_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_10_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_10_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_10_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_10_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_10_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_10_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_10_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_10_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_10_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_10_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_10_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_11_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_11_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_11_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_11_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_11_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_11_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_11_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_11_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_11_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_11_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_11_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_11_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_11_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_11_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_11_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_11_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_12_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_12_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_12_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_12_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_12_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_12_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_12_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_12_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_12_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_12_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_12_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_12_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_12_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_12_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_12_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_12_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_13_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_13_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_13_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_13_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_13_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_13_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_13_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_13_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_13_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_13_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_13_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_13_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_13_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_13_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_13_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_13_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_14_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_14_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_14_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_14_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_14_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_14_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_14_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_14_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_14_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_14_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_14_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_14_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_14_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_14_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_14_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_14_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_15_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_15_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_15_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_15_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_15_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_15_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_15_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_15_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_15_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_15_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_15_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_15_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_15_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_15_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_15_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_15_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_16_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_16_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_16_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_16_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_16_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_16_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_16_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_16_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_16_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_16_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_16_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_16_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_16_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_16_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_16_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_16_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_17_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_17_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_17_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_17_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_17_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_17_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_17_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_17_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_17_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_17_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_17_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_17_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_17_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_17_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_17_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_17_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_18_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_18_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_18_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_18_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_18_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_18_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_18_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_18_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_18_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_18_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_18_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_18_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_18_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_18_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_18_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_18_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_19_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_19_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_19_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_19_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_19_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_19_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_19_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_19_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_19_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_19_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_19_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_19_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_19_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_19_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_19_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_19_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_20_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_20_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_20_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_20_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_20_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_20_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_20_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_20_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_20_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_20_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_20_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_20_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_20_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_20_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_20_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_20_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_21_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_21_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_21_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_21_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_21_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_21_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_21_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_21_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_21_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_21_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_21_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_21_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_21_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_21_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_21_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_21_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_22_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_22_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_22_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_22_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_22_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_22_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_22_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_22_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_22_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_22_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_22_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_22_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_22_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_22_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_22_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_22_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_23_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_23_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_23_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_23_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_23_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_23_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_23_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_23_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_23_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_23_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_23_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_23_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_23_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_23_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_23_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_23_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_24_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_24_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_24_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_24_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_24_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_24_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_24_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_24_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_24_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_24_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_24_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_24_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_24_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_24_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_24_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_24_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_25_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_25_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_25_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_25_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_25_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_25_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_25_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_25_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_25_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_25_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_25_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_25_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_25_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_25_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_25_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_25_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_26_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_26_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_26_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_26_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_26_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_26_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_26_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_26_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_26_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_26_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_26_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_26_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_26_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_26_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_26_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_26_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_27_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_27_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_27_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_27_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_27_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_27_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_27_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_27_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_27_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_27_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_27_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_27_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_27_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_27_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_27_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_27_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_28_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_28_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_28_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_28_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_28_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_28_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_28_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_28_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_28_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_28_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_28_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_28_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_28_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_28_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_28_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_28_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_29_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_29_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_29_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_29_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_29_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_29_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_29_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_29_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_29_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_29_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_29_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_29_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_29_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_29_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_29_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_29_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_30_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_30_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_30_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_30_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_30_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_30_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_30_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_30_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_30_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_30_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_30_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_30_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_30_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_30_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_30_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_30_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_STS_31_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_STS_31_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_STS_31_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_STS_31_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_STS_31_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_STS_31_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_STS_31_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_STS_31_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_STS_31_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_STS_31_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_STS_31_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_STS_31_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_STS_31_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_STS_31_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_31_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_STS_31_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_0_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_0_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_0_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_0_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_0_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_0_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_0_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_0_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_0_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_0_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_0_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_0_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_0_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_0_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_0_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_0_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_1_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_1_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_1_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_1_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_1_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_1_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_1_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_1_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_1_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_1_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_1_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_1_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_1_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_1_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_1_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_1_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_2_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_2_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_2_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_2_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_2_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_2_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_2_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_2_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_2_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_2_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_2_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_2_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_2_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_2_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_2_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_2_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_3_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_3_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_3_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_3_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_3_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_3_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_3_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_3_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_3_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_3_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_3_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_3_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_3_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_3_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_3_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_3_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_4_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_4_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_4_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_4_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_4_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_4_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_4_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_4_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_4_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_4_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_4_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_4_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_4_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_4_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_4_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_4_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_5_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_5_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_5_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_5_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_5_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_5_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_5_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_5_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_5_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_5_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_5_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_5_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_5_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_5_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_5_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_5_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_6_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_6_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_6_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_6_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_6_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_6_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_6_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_6_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_6_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_6_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_6_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_6_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_6_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_6_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_6_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_6_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_7_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_7_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_7_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_7_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_7_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_7_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_7_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_7_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_7_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_7_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_7_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_7_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_7_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_7_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_7_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_7_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_8_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_8_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_8_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_8_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_8_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_8_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_8_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_8_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_8_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_8_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_8_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_8_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_8_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_8_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_8_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_8_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_9_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_9_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_9_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_9_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_9_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_9_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_9_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_9_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_9_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_9_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_9_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_9_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_9_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_9_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_9_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_9_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_10_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_10_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_10_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_10_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_10_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_10_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_10_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_10_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_10_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_10_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_10_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_10_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_10_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_10_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_10_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_10_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_11_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_11_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_11_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_11_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_11_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_11_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_11_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_11_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_11_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_11_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_11_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_11_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_11_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_11_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_11_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_11_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_12_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_12_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_12_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_12_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_12_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_12_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_12_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_12_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_12_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_12_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_12_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_12_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_12_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_12_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_12_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_12_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_13_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_13_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_13_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_13_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_13_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_13_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_13_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_13_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_13_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_13_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_13_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_13_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_13_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_13_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_13_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_13_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_14_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_14_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_14_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_14_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_14_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_14_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_14_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_14_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_14_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_14_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_14_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_14_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_14_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_14_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_14_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_14_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_15_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_15_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_15_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_15_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_15_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_15_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_15_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_15_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_15_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_15_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_15_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_15_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_15_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_15_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_15_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_15_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_16_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_16_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_16_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_16_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_16_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_16_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_16_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_16_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_16_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_16_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_16_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_16_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_16_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_16_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_16_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_16_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_17_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_17_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_17_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_17_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_17_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_17_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_17_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_17_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_17_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_17_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_17_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_17_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_17_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_17_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_17_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_17_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_18_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_18_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_18_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_18_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_18_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_18_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_18_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_18_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_18_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_18_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_18_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_18_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_18_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_18_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_18_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_18_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_19_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_19_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_19_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_19_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_19_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_19_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_19_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_19_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_19_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_19_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_19_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_19_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_19_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_19_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_19_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_19_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_20_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_20_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_20_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_20_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_20_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_20_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_20_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_20_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_20_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_20_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_20_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_20_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_20_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_20_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_20_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_20_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_21_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_21_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_21_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_21_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_21_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_21_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_21_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_21_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_21_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_21_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_21_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_21_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_21_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_21_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_21_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_21_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_22_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_22_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_22_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_22_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_22_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_22_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_22_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_22_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_22_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_22_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_22_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_22_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_22_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_22_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_22_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_22_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_23_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_23_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_23_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_23_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_23_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_23_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_23_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_23_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_23_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_23_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_23_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_23_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_23_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_23_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_23_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_23_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_24_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_24_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_24_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_24_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_24_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_24_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_24_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_24_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_24_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_24_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_24_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_24_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_24_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_24_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_24_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_24_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_25_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_25_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_25_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_25_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_25_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_25_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_25_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_25_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_25_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_25_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_25_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_25_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_25_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_25_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_25_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_25_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_26_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_26_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_26_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_26_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_26_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_26_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_26_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_26_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_26_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_26_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_26_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_26_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_26_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_26_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_26_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_26_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_27_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_27_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_27_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_27_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_27_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_27_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_27_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_27_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_27_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_27_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_27_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_27_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_27_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_27_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_27_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_27_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_28_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_28_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_28_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_28_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_28_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_28_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_28_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_28_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_28_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_28_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_28_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_28_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_28_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_28_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_28_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_28_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_29_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_29_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_29_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_29_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_29_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_29_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_29_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_29_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_29_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_29_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_29_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_29_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_29_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_29_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_29_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_29_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_30_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_30_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_30_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_30_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_30_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_30_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_30_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_30_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_30_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_30_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_30_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_30_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_30_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_30_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_30_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_30_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_MSK_31_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_MSK_31_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_MSK_31_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_MSK_31_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_MSK_31_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_MSK_31_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_MSK_31_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_MSK_31_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_MSK_31_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_MSK_31_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_MSK_31_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_MSK_31_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_MSK_31_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_MSK_31_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_31_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_MSK_31_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_0_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_0_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_0_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_1_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_1_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_1_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_2_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_2_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_2_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_3_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_3_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_3_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_4_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_4_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_4_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_4_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_5_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_5_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_5_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_5_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_6_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_6_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_6_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_6_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_7_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_7_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_7_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_7_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_8_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_8_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_8_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_8_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_9_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_9_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_9_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_9_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_10_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_10_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_10_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_10_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_11_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_11_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_11_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_11_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_12_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_12_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_12_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_12_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_13_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_13_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_13_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_13_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_14_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_14_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_14_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_14_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_15_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_15_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_15_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_15_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_16_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_16_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_16_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_16_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_17_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_17_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_17_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_17_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_18_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_18_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_18_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_18_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_19_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_19_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_19_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_19_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_20_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_20_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_20_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_20_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_21_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_21_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_21_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_21_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_22_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_22_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_22_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_22_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_23_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_23_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_23_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_23_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_24_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_24_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_24_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_24_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_25_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_25_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_25_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_25_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_26_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_26_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_26_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_26_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_27_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_27_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_27_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_27_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_28_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_28_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_28_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_28_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_29_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_29_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_29_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_29_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_30_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_30_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_30_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_30_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_31_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_NUM_31_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_31_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_NUM_31_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_0_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_1_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_2_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_3_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_4_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_4_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_5_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_5_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_6_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_6_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_7_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_7_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_8_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_8_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_9_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_9_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_10_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_10_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_11_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_11_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_12_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_12_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_13_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_13_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_14_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_14_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_15_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_15_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_16_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_16_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_17_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_17_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_18_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_18_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_19_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_19_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_20_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_20_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_21_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_21_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_22_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_22_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_23_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_23_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_24_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_24_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_25_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_25_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_26_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_26_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_27_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_27_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_28_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_28_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_29_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_29_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_30_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_30_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_31_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_0_31_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_0_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_1_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_2_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_3_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_4_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_4_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_5_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_5_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_6_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_6_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_7_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_7_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_8_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_8_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_9_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_9_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_10_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_10_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_11_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_11_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_12_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_12_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_13_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_13_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_14_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_14_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_15_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_15_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_16_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_16_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_17_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_17_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_18_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_18_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_19_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_19_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_20_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_20_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_21_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_21_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_22_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_22_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_23_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_23_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_24_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_24_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_25_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_25_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_26_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_26_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_27_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_27_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_28_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_28_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_29_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_29_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_30_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_30_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_31_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_1_31_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_0_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_1_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_2_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_3_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_4_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_4_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_5_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_5_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_6_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_6_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_7_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_7_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_8_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_8_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_9_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_9_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_10_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_10_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_11_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_11_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_12_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_12_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_13_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_13_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_14_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_14_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_15_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_15_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_16_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_16_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_17_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_17_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_18_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_18_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_19_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_19_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_20_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_20_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_21_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_21_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_22_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_22_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_23_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_23_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_24_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_24_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_25_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_25_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_26_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_26_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_27_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_27_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_28_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_28_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_29_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_29_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_30_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_30_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_31_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_2_31_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_0_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_1_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_2_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_3_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_4_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_4_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_5_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_5_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_6_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_6_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_7_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_7_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_8_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_8_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_9_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_9_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_10_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_10_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_11_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_11_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_12_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_12_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_13_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_13_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_14_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_14_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_15_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_15_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_16_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_16_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_17_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_17_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_18_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_18_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_19_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_19_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_20_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_20_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_21_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_21_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_22_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_22_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_23_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_23_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_24_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_24_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_25_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_25_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_26_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_26_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_27_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_27_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_28_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_28_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_29_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_29_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_30_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_30_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_31_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_3_31_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_0_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_1_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_2_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_3_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_4_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_4_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_5_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_5_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_6_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_6_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_7_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_7_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_8_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_8_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_9_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_9_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_10_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_10_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_11_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_11_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_12_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_12_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_13_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_13_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_14_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_14_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_15_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_15_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_16_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_16_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_17_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_17_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_18_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_18_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_19_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_19_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_20_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_20_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_21_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_21_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_22_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_22_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_23_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_23_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_24_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_24_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_25_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_25_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_26_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_26_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_27_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_27_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_28_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_28_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_29_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_29_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_30_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_30_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_31_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_L_31_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_0_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_1_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_2_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_3_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_4_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_4_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_5_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_5_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_6_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_6_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_7_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_7_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_8_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_8_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_9_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_9_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_10_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_10_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_11_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_11_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_12_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_12_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_13_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_13_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_14_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_14_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_15_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_15_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_16_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_16_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_17_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_17_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_18_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_18_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_19_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_19_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_20_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_20_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_21_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_21_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_22_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_22_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_23_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_23_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_24_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_24_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_25_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_25_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_26_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_26_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_27_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_27_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_28_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_28_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_29_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_29_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_30_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_30_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_31_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_ADDR_H_31_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_0_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_1_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_2_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_3_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_4_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_4_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_5_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_5_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_6_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_6_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_7_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_7_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_8_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_8_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_9_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_9_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_10_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_10_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_11_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_11_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_12_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_12_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_13_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_13_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_14_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_14_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_15_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_15_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_16_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_16_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_17_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_17_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_18_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_18_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_19_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_19_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_20_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_20_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_21_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_21_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_22_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_22_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_23_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_23_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_24_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_24_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_25_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_25_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_26_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_26_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_27_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_27_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_28_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_28_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_29_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_29_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_30_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_30_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_31_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_PTR_ERR_31_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_0_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_0_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_0_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_0_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_0_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_0_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_0_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_0_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_0_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_0_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_0_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_0_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_0_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_0_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_0_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_0_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_1_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_1_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_1_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_1_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_1_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_1_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_1_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_1_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_1_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_1_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_1_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_1_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_1_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_1_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_1_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_1_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_2_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_2_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_2_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_2_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_2_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_2_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_2_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_2_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_2_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_2_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_2_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_2_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_2_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_2_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_2_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_2_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_3_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_3_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_3_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_3_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_3_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_3_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_3_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_3_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_3_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_3_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_3_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_3_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_3_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_3_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_3_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_3_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_4_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_4_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_4_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_4_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_4_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_4_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_4_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_4_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_4_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_4_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_4_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_4_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_4_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_4_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_4_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_4_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_5_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_5_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_5_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_5_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_5_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_5_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_5_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_5_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_5_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_5_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_5_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_5_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_5_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_5_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_5_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_5_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_6_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_6_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_6_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_6_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_6_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_6_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_6_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_6_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_6_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_6_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_6_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_6_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_6_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_6_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_6_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_6_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_7_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_7_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_7_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_7_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_7_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_7_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_7_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_7_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_7_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_7_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_7_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_7_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_7_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_7_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_7_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_7_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_8_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_8_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_8_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_8_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_8_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_8_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_8_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_8_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_8_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_8_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_8_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_8_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_8_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_8_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_8_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_8_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_9_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_9_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_9_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_9_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_9_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_9_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_9_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_9_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_9_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_9_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_9_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_9_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_9_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_9_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_9_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_9_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_10_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_10_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_10_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_10_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_10_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_10_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_10_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_10_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_10_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_10_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_10_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_10_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_10_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_10_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_10_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_10_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_11_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_11_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_11_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_11_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_11_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_11_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_11_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_11_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_11_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_11_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_11_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_11_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_11_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_11_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_11_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_11_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_12_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_12_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_12_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_12_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_12_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_12_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_12_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_12_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_12_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_12_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_12_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_12_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_12_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_12_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_12_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_12_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_13_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_13_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_13_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_13_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_13_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_13_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_13_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_13_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_13_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_13_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_13_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_13_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_13_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_13_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_13_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_13_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_14_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_14_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_14_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_14_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_14_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_14_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_14_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_14_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_14_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_14_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_14_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_14_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_14_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_14_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_14_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_14_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_15_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_15_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_15_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_15_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_15_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_15_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_15_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_15_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_15_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_15_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_15_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_15_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_15_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_15_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_15_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_15_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_16_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_16_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_16_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_16_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_16_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_16_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_16_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_16_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_16_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_16_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_16_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_16_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_16_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_16_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_16_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_16_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_17_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_17_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_17_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_17_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_17_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_17_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_17_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_17_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_17_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_17_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_17_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_17_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_17_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_17_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_17_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_17_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_18_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_18_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_18_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_18_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_18_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_18_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_18_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_18_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_18_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_18_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_18_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_18_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_18_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_18_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_18_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_18_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_19_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_19_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_19_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_19_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_19_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_19_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_19_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_19_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_19_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_19_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_19_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_19_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_19_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_19_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_19_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_19_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_20_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_20_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_20_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_20_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_20_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_20_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_20_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_20_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_20_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_20_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_20_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_20_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_20_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_20_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_20_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_20_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_21_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_21_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_21_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_21_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_21_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_21_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_21_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_21_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_21_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_21_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_21_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_21_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_21_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_21_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_21_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_21_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_22_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_22_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_22_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_22_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_22_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_22_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_22_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_22_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_22_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_22_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_22_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_22_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_22_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_22_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_22_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_22_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_23_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_23_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_23_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_23_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_23_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_23_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_23_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_23_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_23_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_23_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_23_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_23_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_23_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_23_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_23_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_23_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_24_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_24_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_24_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_24_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_24_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_24_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_24_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_24_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_24_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_24_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_24_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_24_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_24_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_24_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_24_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_24_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_25_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_25_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_25_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_25_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_25_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_25_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_25_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_25_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_25_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_25_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_25_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_25_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_25_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_25_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_25_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_25_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_26_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_26_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_26_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_26_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_26_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_26_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_26_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_26_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_26_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_26_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_26_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_26_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_26_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_26_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_26_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_26_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_27_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_27_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_27_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_27_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_27_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_27_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_27_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_27_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_27_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_27_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_27_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_27_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_27_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_27_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_27_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_27_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_28_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_28_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_28_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_28_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_28_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_28_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_28_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_28_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_28_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_28_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_28_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_28_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_28_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_28_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_28_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_28_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_29_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_29_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_29_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_29_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_29_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_29_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_29_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_29_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_29_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_29_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_29_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_29_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_29_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_29_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_29_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_29_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_30_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_30_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_30_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_30_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_30_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_30_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_30_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_30_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_30_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_30_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_30_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_30_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_30_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_30_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_30_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_30_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_31_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_31_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_31_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_31_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_31_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_31_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_31_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_31_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_31_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_31_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_31_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_31_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_31_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_31_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_31_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_DONE_31_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_0_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_0_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_0_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_0_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_0_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_0_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_0_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_0_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_0_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_0_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_0_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_0_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_0_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_0_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_0_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_0_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_1_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_1_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_1_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_1_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_1_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_1_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_1_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_1_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_1_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_1_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_1_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_1_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_1_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_1_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_1_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_1_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_2_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_2_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_2_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_2_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_2_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_2_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_2_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_2_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_2_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_2_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_2_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_2_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_2_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_2_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_2_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_2_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_3_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_3_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_3_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_3_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_3_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_3_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_3_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_3_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_3_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_3_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_3_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_3_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_3_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_3_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_3_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_3_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_4_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_4_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_4_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_4_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_4_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_4_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_4_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_4_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_4_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_4_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_4_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_4_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_4_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_4_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_4_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_4_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_5_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_5_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_5_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_5_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_5_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_5_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_5_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_5_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_5_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_5_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_5_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_5_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_5_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_5_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_5_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_5_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_6_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_6_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_6_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_6_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_6_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_6_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_6_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_6_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_6_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_6_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_6_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_6_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_6_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_6_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_6_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_6_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_7_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_7_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_7_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_7_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_7_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_7_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_7_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_7_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_7_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_7_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_7_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_7_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_7_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_7_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_7_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_7_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_8_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_8_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_8_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_8_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_8_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_8_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_8_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_8_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_8_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_8_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_8_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_8_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_8_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_8_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_8_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_8_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_9_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_9_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_9_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_9_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_9_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_9_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_9_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_9_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_9_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_9_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_9_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_9_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_9_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_9_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_9_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_9_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_10_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_10_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_10_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_10_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_10_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_10_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_10_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_10_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_10_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_10_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_10_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_10_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_10_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_10_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_10_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_10_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_11_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_11_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_11_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_11_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_11_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_11_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_11_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_11_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_11_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_11_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_11_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_11_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_11_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_11_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_11_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_11_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_12_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_12_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_12_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_12_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_12_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_12_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_12_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_12_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_12_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_12_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_12_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_12_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_12_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_12_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_12_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_12_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_13_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_13_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_13_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_13_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_13_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_13_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_13_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_13_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_13_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_13_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_13_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_13_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_13_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_13_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_13_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_13_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_14_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_14_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_14_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_14_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_14_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_14_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_14_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_14_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_14_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_14_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_14_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_14_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_14_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_14_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_14_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_14_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_15_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_15_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_15_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_15_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_15_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_15_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_15_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_15_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_15_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_15_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_15_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_15_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_15_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_15_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_15_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_15_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_16_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_16_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_16_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_16_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_16_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_16_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_16_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_16_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_16_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_16_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_16_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_16_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_16_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_16_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_16_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_16_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_17_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_17_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_17_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_17_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_17_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_17_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_17_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_17_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_17_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_17_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_17_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_17_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_17_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_17_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_17_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_17_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_18_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_18_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_18_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_18_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_18_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_18_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_18_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_18_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_18_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_18_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_18_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_18_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_18_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_18_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_18_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_18_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_19_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_19_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_19_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_19_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_19_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_19_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_19_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_19_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_19_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_19_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_19_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_19_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_19_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_19_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_19_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_19_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_20_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_20_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_20_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_20_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_20_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_20_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_20_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_20_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_20_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_20_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_20_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_20_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_20_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_20_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_20_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_20_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_21_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_21_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_21_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_21_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_21_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_21_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_21_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_21_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_21_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_21_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_21_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_21_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_21_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_21_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_21_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_21_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_22_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_22_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_22_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_22_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_22_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_22_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_22_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_22_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_22_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_22_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_22_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_22_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_22_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_22_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_22_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_22_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_23_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_23_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_23_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_23_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_23_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_23_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_23_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_23_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_23_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_23_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_23_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_23_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_23_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_23_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_23_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_23_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_24_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_24_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_24_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_24_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_24_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_24_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_24_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_24_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_24_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_24_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_24_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_24_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_24_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_24_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_24_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_24_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_25_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_25_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_25_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_25_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_25_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_25_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_25_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_25_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_25_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_25_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_25_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_25_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_25_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_25_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_25_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_25_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_26_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_26_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_26_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_26_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_26_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_26_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_26_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_26_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_26_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_26_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_26_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_26_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_26_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_26_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_26_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_26_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_27_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_27_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_27_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_27_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_27_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_27_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_27_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_27_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_27_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_27_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_27_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_27_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_27_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_27_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_27_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_27_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_28_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_28_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_28_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_28_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_28_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_28_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_28_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_28_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_28_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_28_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_28_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_28_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_28_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_28_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_28_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_28_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_29_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_29_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_29_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_29_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_29_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_29_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_29_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_29_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_29_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_29_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_29_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_29_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_29_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_29_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_29_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_29_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_30_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_30_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_30_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_30_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_30_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_30_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_30_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_30_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_30_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_30_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_30_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_30_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_30_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_30_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_30_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_30_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR13_INT_SET_31_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR12_INT_SET_31_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_INT_SET_31_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_INT_SET_31_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_INT_SET_31_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_INT_SET_31_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_INT_SET_31_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_INT_SET_31_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_INT_SET_31_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_INT_SET_31_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_INT_SET_31_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_INT_SET_31_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_INT_SET_31_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_INT_SET_31_OFFSET 1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_31_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_DONE_INT_SET_31_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_0_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_1_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_2_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_3_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_4_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_4_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_5_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_5_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_6_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_6_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_7_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_7_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_8_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_8_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_9_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_9_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_10_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_10_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_11_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_11_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_12_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_12_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_13_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_13_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_14_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_14_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_15_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_15_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_16_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_16_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_17_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_17_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_18_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_18_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_19_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_19_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_20_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_20_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_21_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_21_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_22_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_22_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_23_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_23_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_24_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_24_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_25_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_25_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_26_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_26_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_27_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_27_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_28_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_28_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_29_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_29_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_30_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_30_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_31_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_4_31_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_0_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_1_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_2_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_3_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_4_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_4_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_5_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_5_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_6_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_6_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_7_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_7_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_8_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_8_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_9_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_9_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_10_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_10_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_11_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_11_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_12_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_12_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_13_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_13_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_14_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_14_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_15_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_15_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_16_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_16_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_17_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_17_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_18_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_18_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_19_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_19_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_20_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_20_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_21_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_21_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_22_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_22_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_23_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_23_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_24_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_24_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_25_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_25_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_26_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_26_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_27_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_27_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_28_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_28_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_29_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_29_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_30_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_30_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_31_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_5_31_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_0_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_1_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_2_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_3_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_4_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_4_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_5_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_5_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_6_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_6_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_7_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_7_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_8_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_8_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_9_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_9_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_10_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_10_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_11_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_11_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_12_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_12_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_13_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_13_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_14_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_14_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_15_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_15_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_16_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_16_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_17_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_17_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_18_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_18_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_19_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_19_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_20_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_20_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_21_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_21_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_22_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_22_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_23_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_23_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_24_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_24_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_25_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_25_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_26_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_26_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_27_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_27_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_28_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_28_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_29_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_29_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_30_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_30_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_31_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_6_31_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_0_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_1_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_2_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_3_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_4_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_4_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_5_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_5_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_6_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_6_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_7_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_7_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_8_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_8_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_9_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_9_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_10_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_10_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_11_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_11_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_12_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_12_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_13_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_13_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_14_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_14_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_15_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_15_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_16_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_16_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_17_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_17_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_18_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_18_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_19_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_19_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_20_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_20_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_21_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_21_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_22_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_22_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_23_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_23_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_24_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_24_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_25_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_25_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_26_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_26_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_27_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_27_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_28_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_28_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_29_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_29_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_30_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_30_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_31_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_CURR_DESP_7_31_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_0_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_0_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_0_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_1_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_1_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_1_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_2_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_2_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_2_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_3_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_3_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_3_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_4_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_4_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_4_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_4_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_5_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_5_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_5_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_5_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_6_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_6_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_6_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_6_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_7_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_7_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_7_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_7_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_8_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_8_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_8_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_8_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_9_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_9_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_9_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_9_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_10_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_10_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_10_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_10_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_11_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_11_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_11_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_11_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_12_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_12_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_12_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_12_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_13_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_13_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_13_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_13_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_14_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_14_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_14_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_14_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_15_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_15_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_15_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_15_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_16_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_16_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_16_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_16_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_17_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_17_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_17_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_17_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_18_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_18_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_18_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_18_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_19_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_19_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_19_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_19_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_20_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_20_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_20_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_20_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_21_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_21_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_21_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_21_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_22_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_22_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_22_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_22_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_23_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_23_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_23_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_23_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_24_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_24_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_24_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_24_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_25_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_25_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_25_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_25_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_26_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_26_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_26_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_26_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_27_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_27_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_27_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_27_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_28_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_28_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_28_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_28_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_29_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_29_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_29_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_29_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_30_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_30_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_30_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_30_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_31_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR01_NUM_31_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_31_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR00_NUM_31_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_0_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_0_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_0_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_1_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_1_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_1_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_2_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_2_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_2_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_3_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_3_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_3_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_4_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_4_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_4_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_4_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_5_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_5_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_5_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_5_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_6_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_6_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_6_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_6_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_7_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_7_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_7_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_7_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_8_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_8_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_8_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_8_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_9_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_9_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_9_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_9_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_10_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_10_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_10_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_10_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_11_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_11_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_11_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_11_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_12_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_12_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_12_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_12_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_13_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_13_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_13_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_13_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_14_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_14_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_14_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_14_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_15_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_15_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_15_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_15_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_16_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_16_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_16_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_16_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_17_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_17_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_17_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_17_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_18_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_18_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_18_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_18_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_19_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_19_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_19_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_19_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_20_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_20_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_20_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_20_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_21_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_21_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_21_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_21_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_22_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_22_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_22_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_22_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_23_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_23_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_23_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_23_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_24_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_24_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_24_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_24_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_25_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_25_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_25_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_25_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_26_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_26_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_26_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_26_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_27_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_27_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_27_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_27_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_28_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_28_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_28_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_28_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_29_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_29_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_29_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_29_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_30_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_30_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_30_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_30_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_31_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR03_NUM_31_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_31_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR02_NUM_31_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_0_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_0_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_0_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_1_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_1_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_1_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_2_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_2_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_2_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_3_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_3_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_3_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_4_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_4_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_4_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_4_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_5_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_5_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_5_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_5_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_6_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_6_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_6_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_6_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_7_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_7_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_7_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_7_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_8_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_8_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_8_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_8_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_9_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_9_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_9_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_9_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_10_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_10_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_10_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_10_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_11_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_11_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_11_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_11_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_12_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_12_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_12_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_12_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_13_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_13_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_13_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_13_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_14_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_14_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_14_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_14_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_15_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_15_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_15_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_15_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_16_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_16_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_16_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_16_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_17_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_17_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_17_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_17_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_18_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_18_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_18_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_18_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_19_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_19_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_19_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_19_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_20_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_20_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_20_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_20_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_21_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_21_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_21_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_21_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_22_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_22_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_22_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_22_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_23_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_23_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_23_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_23_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_24_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_24_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_24_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_24_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_25_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_25_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_25_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_25_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_26_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_26_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_26_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_26_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_27_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_27_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_27_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_27_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_28_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_28_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_28_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_28_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_29_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_29_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_29_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_29_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_30_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_30_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_30_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_30_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_31_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR05_NUM_31_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_31_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR04_NUM_31_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_0_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_0_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_0_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_1_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_1_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_1_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_2_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_2_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_2_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_3_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_3_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_3_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_4_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_4_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_4_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_4_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_5_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_5_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_5_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_5_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_6_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_6_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_6_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_6_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_7_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_7_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_7_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_7_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_8_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_8_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_8_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_8_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_9_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_9_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_9_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_9_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_10_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_10_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_10_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_10_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_11_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_11_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_11_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_11_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_12_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_12_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_12_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_12_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_13_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_13_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_13_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_13_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_14_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_14_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_14_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_14_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_15_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_15_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_15_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_15_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_16_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_16_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_16_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_16_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_17_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_17_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_17_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_17_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_18_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_18_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_18_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_18_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_19_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_19_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_19_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_19_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_20_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_20_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_20_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_20_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_21_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_21_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_21_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_21_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_22_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_22_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_22_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_22_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_23_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_23_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_23_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_23_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_24_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_24_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_24_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_24_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_25_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_25_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_25_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_25_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_26_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_26_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_26_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_26_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_27_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_27_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_27_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_27_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_28_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_28_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_28_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_28_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_29_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_29_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_29_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_29_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_30_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_30_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_30_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_30_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_31_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR07_NUM_31_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_31_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR06_NUM_31_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_0_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_0_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_0_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_1_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_1_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_1_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_2_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_2_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_2_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_3_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_3_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_3_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_4_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_4_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_4_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_4_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_5_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_5_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_5_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_5_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_6_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_6_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_6_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_6_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_7_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_7_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_7_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_7_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_8_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_8_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_8_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_8_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_9_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_9_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_9_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_9_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_10_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_10_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_10_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_10_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_11_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_11_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_11_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_11_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_12_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_12_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_12_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_12_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_13_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_13_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_13_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_13_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_14_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_14_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_14_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_14_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_15_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_15_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_15_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_15_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_16_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_16_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_16_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_16_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_17_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_17_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_17_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_17_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_18_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_18_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_18_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_18_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_19_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_19_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_19_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_19_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_20_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_20_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_20_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_20_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_21_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_21_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_21_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_21_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_22_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_22_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_22_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_22_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_23_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_23_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_23_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_23_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_24_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_24_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_24_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_24_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_25_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_25_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_25_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_25_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_26_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_26_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_26_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_26_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_27_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_27_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_27_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_27_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_28_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_28_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_28_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_28_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_29_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_29_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_29_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_29_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_30_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_30_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_30_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_30_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_31_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR09_NUM_31_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_31_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR08_NUM_31_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_0_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_0_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_0_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_1_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_1_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_1_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_2_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_2_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_2_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_3_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_3_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_3_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_4_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_4_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_4_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_4_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_5_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_5_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_5_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_5_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_6_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_6_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_6_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_6_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_7_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_7_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_7_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_7_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_8_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_8_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_8_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_8_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_9_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_9_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_9_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_9_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_10_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_10_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_10_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_10_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_11_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_11_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_11_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_11_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_12_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_12_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_12_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_12_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_13_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_13_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_13_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_13_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_14_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_14_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_14_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_14_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_15_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_15_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_15_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_15_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_16_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_16_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_16_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_16_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_17_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_17_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_17_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_17_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_18_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_18_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_18_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_18_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_19_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_19_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_19_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_19_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_20_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_20_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_20_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_20_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_21_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_21_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_21_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_21_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_22_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_22_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_22_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_22_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_23_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_23_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_23_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_23_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_24_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_24_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_24_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_24_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_25_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_25_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_25_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_25_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_26_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_26_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_26_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_26_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_27_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_27_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_27_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_27_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_28_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_28_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_28_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_28_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_29_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_29_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_29_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_29_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_30_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_30_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_30_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_30_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_31_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR11_NUM_31_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_31_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR10_NUM_31_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_0_LEN    7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_0_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_0_LEN    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_1_LEN    7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_1_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_1_LEN    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_2_LEN    7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_2_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_2_LEN    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_3_LEN    7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_3_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_3_LEN    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_4_LEN    7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_4_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_4_LEN    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_4_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_5_LEN    7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_5_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_5_LEN    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_5_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_6_LEN    7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_6_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_6_LEN    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_6_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_7_LEN    7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_7_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_7_LEN    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_7_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_8_LEN    7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_8_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_8_LEN    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_8_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_9_LEN    7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_9_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_9_LEN    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_9_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_10_LEN    7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_10_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_10_LEN    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_10_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_11_LEN    7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_11_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_11_LEN    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_11_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_12_LEN    7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_12_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_12_LEN    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_12_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_13_LEN    7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_13_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_13_LEN    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_13_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_14_LEN    7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_14_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_14_LEN    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_14_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_15_LEN    7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_15_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_15_LEN    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_15_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_16_LEN    7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_16_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_16_LEN    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_16_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_17_LEN    7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_17_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_17_LEN    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_17_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_18_LEN    7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_18_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_18_LEN    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_18_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_19_LEN    7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_19_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_19_LEN    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_19_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_20_LEN    7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_20_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_20_LEN    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_20_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_21_LEN    7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_21_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_21_LEN    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_21_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_22_LEN    7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_22_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_22_LEN    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_22_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_23_LEN    7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_23_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_23_LEN    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_23_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_24_LEN    7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_24_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_24_LEN    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_24_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_25_LEN    7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_25_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_25_LEN    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_25_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_26_LEN    7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_26_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_26_LEN    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_26_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_27_LEN    7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_27_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_27_LEN    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_27_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_28_LEN    7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_28_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_28_LEN    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_28_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_29_LEN    7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_29_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_29_LEN    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_29_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_30_LEN    7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_30_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_30_LEN    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_30_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_31_LEN    7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_VF_CFG_31_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_31_LEN    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_RMT_PF_CFG_31_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_0_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_0_OFFSET    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_0_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_1_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_1_OFFSET    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_1_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_2_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_2_OFFSET    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_2_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_3_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_3_OFFSET    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_3_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_4_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_4_OFFSET    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_4_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_4_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_5_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_5_OFFSET    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_5_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_5_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_6_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_6_OFFSET    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_6_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_6_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_7_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_7_OFFSET    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_7_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_7_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_8_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_8_OFFSET    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_8_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_8_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_9_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_9_OFFSET    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_9_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_9_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_10_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_10_OFFSET    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_10_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_10_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_11_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_11_OFFSET    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_11_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_11_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_12_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_12_OFFSET    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_12_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_12_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_13_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_13_OFFSET    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_13_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_13_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_14_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_14_OFFSET    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_14_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_14_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_15_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_15_OFFSET    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_15_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_15_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_16_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_16_OFFSET    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_16_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_16_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_17_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_17_OFFSET    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_17_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_17_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_18_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_18_OFFSET    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_18_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_18_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_19_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_19_OFFSET    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_19_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_19_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_20_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_20_OFFSET    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_20_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_20_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_21_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_21_OFFSET    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_21_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_21_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_22_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_22_OFFSET    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_22_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_22_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_23_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_23_OFFSET    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_23_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_23_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_24_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_24_OFFSET    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_24_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_24_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_25_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_25_OFFSET    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_25_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_25_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_26_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_26_OFFSET    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_26_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_26_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_27_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_27_OFFSET    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_27_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_27_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_28_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_28_OFFSET    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_28_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_28_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_29_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_29_OFFSET    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_29_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_29_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_30_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_30_OFFSET    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_30_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_30_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_31_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_DONE_INT_MERGE_EN_31_OFFSET    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_31_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_INT_MERGE_TIME_31_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_0_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_0_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_0_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_0_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_0_OFFSET    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_0_LEN      1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_0_OFFSET   2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_0_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_0_OFFSET    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_0_LEN          1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_0_OFFSET       0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_1_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_1_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_1_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_1_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_1_OFFSET    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_1_LEN      1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_1_OFFSET   2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_1_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_1_OFFSET    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_1_LEN          1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_1_OFFSET       0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_2_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_2_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_2_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_2_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_2_OFFSET    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_2_LEN      1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_2_OFFSET   2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_2_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_2_OFFSET    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_2_LEN          1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_2_OFFSET       0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_3_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_3_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_3_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_3_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_3_OFFSET    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_3_LEN      1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_3_OFFSET   2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_3_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_3_OFFSET    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_3_LEN          1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_3_OFFSET       0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_4_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_4_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_4_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_4_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_4_OFFSET    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_4_LEN      1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_4_OFFSET   2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_4_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_4_OFFSET    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_4_LEN          1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_4_OFFSET       0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_5_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_5_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_5_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_5_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_5_OFFSET    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_5_LEN      1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_5_OFFSET   2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_5_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_5_OFFSET    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_5_LEN          1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_5_OFFSET       0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_6_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_6_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_6_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_6_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_6_OFFSET    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_6_LEN      1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_6_OFFSET   2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_6_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_6_OFFSET    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_6_LEN          1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_6_OFFSET       0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_7_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_7_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_7_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_7_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_7_OFFSET    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_7_LEN      1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_7_OFFSET   2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_7_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_7_OFFSET    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_7_LEN          1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_7_OFFSET       0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_8_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_8_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_8_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_8_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_8_OFFSET    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_8_LEN      1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_8_OFFSET   2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_8_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_8_OFFSET    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_8_LEN          1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_8_OFFSET       0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_9_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_9_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_9_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_9_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_9_OFFSET    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_9_LEN      1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_9_OFFSET   2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_9_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_9_OFFSET    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_9_LEN          1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_9_OFFSET       0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_10_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_10_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_10_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_10_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_10_OFFSET    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_10_LEN      1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_10_OFFSET   2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_10_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_10_OFFSET    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_10_LEN          1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_10_OFFSET       0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_11_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_11_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_11_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_11_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_11_OFFSET    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_11_LEN      1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_11_OFFSET   2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_11_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_11_OFFSET    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_11_LEN          1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_11_OFFSET       0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_12_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_12_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_12_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_12_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_12_OFFSET    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_12_LEN      1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_12_OFFSET   2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_12_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_12_OFFSET    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_12_LEN          1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_12_OFFSET       0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_13_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_13_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_13_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_13_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_13_OFFSET    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_13_LEN      1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_13_OFFSET   2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_13_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_13_OFFSET    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_13_LEN          1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_13_OFFSET       0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_14_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_14_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_14_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_14_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_14_OFFSET    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_14_LEN      1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_14_OFFSET   2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_14_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_14_OFFSET    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_14_LEN          1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_14_OFFSET       0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_15_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_15_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_15_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_15_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_15_OFFSET    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_15_LEN      1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_15_OFFSET   2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_15_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_15_OFFSET    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_15_LEN          1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_15_OFFSET       0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_16_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_16_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_16_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_16_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_16_OFFSET    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_16_LEN      1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_16_OFFSET   2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_16_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_16_OFFSET    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_16_LEN          1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_16_OFFSET       0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_17_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_17_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_17_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_17_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_17_OFFSET    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_17_LEN      1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_17_OFFSET   2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_17_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_17_OFFSET    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_17_LEN          1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_17_OFFSET       0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_18_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_18_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_18_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_18_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_18_OFFSET    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_18_LEN      1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_18_OFFSET   2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_18_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_18_OFFSET    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_18_LEN          1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_18_OFFSET       0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_19_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_19_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_19_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_19_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_19_OFFSET    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_19_LEN      1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_19_OFFSET   2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_19_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_19_OFFSET    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_19_LEN          1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_19_OFFSET       0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_20_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_20_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_20_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_20_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_20_OFFSET    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_20_LEN      1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_20_OFFSET   2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_20_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_20_OFFSET    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_20_LEN          1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_20_OFFSET       0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_21_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_21_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_21_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_21_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_21_OFFSET    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_21_LEN      1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_21_OFFSET   2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_21_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_21_OFFSET    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_21_LEN          1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_21_OFFSET       0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_22_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_22_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_22_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_22_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_22_OFFSET    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_22_LEN      1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_22_OFFSET   2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_22_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_22_OFFSET    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_22_LEN          1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_22_OFFSET       0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_23_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_23_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_23_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_23_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_23_OFFSET    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_23_LEN      1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_23_OFFSET   2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_23_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_23_OFFSET    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_23_LEN          1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_23_OFFSET       0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_24_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_24_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_24_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_24_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_24_OFFSET    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_24_LEN      1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_24_OFFSET   2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_24_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_24_OFFSET    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_24_LEN          1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_24_OFFSET       0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_25_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_25_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_25_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_25_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_25_OFFSET    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_25_LEN      1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_25_OFFSET   2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_25_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_25_OFFSET    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_25_LEN          1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_25_OFFSET       0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_26_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_26_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_26_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_26_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_26_OFFSET    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_26_LEN      1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_26_OFFSET   2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_26_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_26_OFFSET    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_26_LEN          1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_26_OFFSET       0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_27_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_27_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_27_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_27_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_27_OFFSET    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_27_LEN      1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_27_OFFSET   2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_27_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_27_OFFSET    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_27_LEN          1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_27_OFFSET       0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_28_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_28_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_28_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_28_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_28_OFFSET    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_28_LEN      1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_28_OFFSET   2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_28_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_28_OFFSET    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_28_LEN          1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_28_OFFSET       0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_29_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_29_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_29_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_29_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_29_OFFSET    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_29_LEN      1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_29_OFFSET   2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_29_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_29_OFFSET    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_29_LEN          1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_29_OFFSET       0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_30_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_30_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_30_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_30_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_30_OFFSET    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_30_LEN      1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_30_OFFSET   2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_30_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_30_OFFSET    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_30_LEN          1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_30_OFFSET       0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_RD_WST_31_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_31_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_BARRIER_WD_WST_31_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_31_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_BD_ALLOW_31_OFFSET    3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_31_LEN      1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_REQ_ALLOW_31_OFFSET   2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_31_LEN       1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_OT_31_OFFSET    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_31_LEN          1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_SQ_CLEAN_31_OFFSET       0

#define HIPCIEC_AP_DMA_REG_ECC_2BIT_INJECT_LEN    1
#define HIPCIEC_AP_DMA_REG_ECC_2BIT_INJECT_OFFSET 1
#define HIPCIEC_AP_DMA_REG_ECC_1BIT_INJECT_LEN    1
#define HIPCIEC_AP_DMA_REG_ECC_1BIT_INJECT_OFFSET 0

#define HIPCIEC_AP_DMA_REG_ECC_2BIT_ERR_ADDR_LEN    16
#define HIPCIEC_AP_DMA_REG_ECC_2BIT_ERR_ADDR_OFFSET 16
#define HIPCIEC_AP_DMA_REG_ECC_1BIT_ERR_ADDR_LEN    16
#define HIPCIEC_AP_DMA_REG_ECC_1BIT_ERR_ADDR_OFFSET 0

#define HIPCIEC_AP_DMA_REG_ECC_2BIT_CNT_LEN    16
#define HIPCIEC_AP_DMA_REG_ECC_2BIT_CNT_OFFSET 16
#define HIPCIEC_AP_DMA_REG_ECC_1BIT_CNT_LEN    16
#define HIPCIEC_AP_DMA_REG_ECC_1BIT_CNT_OFFSET 0

#define HIPCIEC_AP_DMA_REG_REMOTE_CPL_TAG_ERR_INT_SET_LEN    1
#define HIPCIEC_AP_DMA_REG_REMOTE_CPL_TAG_ERR_INT_SET_OFFSET 3
#define HIPCIEC_AP_DMA_REG_LOCAL_CPL_TAG_ERR_INT_SET_LEN     1
#define HIPCIEC_AP_DMA_REG_LOCAL_CPL_TAG_ERR_INT_SET_OFFSET  2
#define HIPCIEC_AP_DMA_REG_ECC_2BIT_ERR_INT_SET_LEN          1
#define HIPCIEC_AP_DMA_REG_ECC_2BIT_ERR_INT_SET_OFFSET       1
#define HIPCIEC_AP_DMA_REG_ECC_1BIT_ERR_INT_SET_LEN          1
#define HIPCIEC_AP_DMA_REG_ECC_1BIT_ERR_INT_SET_OFFSET       0

#define HIPCIEC_AP_DMA_REG_REMOTE_CPL_TAG_ERR_INT_MSK_LEN    1
#define HIPCIEC_AP_DMA_REG_REMOTE_CPL_TAG_ERR_INT_MSK_OFFSET 3
#define HIPCIEC_AP_DMA_REG_LOCAL_CPL_TAG_ERR_INT_MSK_LEN     1
#define HIPCIEC_AP_DMA_REG_LOCAL_CPL_TAG_ERR_INT_MSK_OFFSET  2
#define HIPCIEC_AP_DMA_REG_ECC_2BIT_ERR_INT_MSK_LEN          1
#define HIPCIEC_AP_DMA_REG_ECC_2BIT_ERR_INT_MSK_OFFSET       1
#define HIPCIEC_AP_DMA_REG_ECC_1BIT_ERR_INT_MSK_LEN          1
#define HIPCIEC_AP_DMA_REG_ECC_1BIT_ERR_INT_MSK_OFFSET       0

#define HIPCIEC_AP_DMA_REG_REMOTE_CPL_TAG_ERR_INT_LEN    1
#define HIPCIEC_AP_DMA_REG_REMOTE_CPL_TAG_ERR_INT_OFFSET 3
#define HIPCIEC_AP_DMA_REG_LOCAL_CPL_TAG_ERR_INT_LEN     1
#define HIPCIEC_AP_DMA_REG_LOCAL_CPL_TAG_ERR_INT_OFFSET  2
#define HIPCIEC_AP_DMA_REG_ECC_2BIT_ERR_INT_LEN          1
#define HIPCIEC_AP_DMA_REG_ECC_2BIT_ERR_INT_OFFSET       1
#define HIPCIEC_AP_DMA_REG_ECC_1BIT_ERR_INT_LEN          1
#define HIPCIEC_AP_DMA_REG_ECC_1BIT_ERR_INT_OFFSET       0

#define HIPCIEC_AP_DMA_REG_REMOTE_CPL_TAG_ERR_ST_LEN    1
#define HIPCIEC_AP_DMA_REG_REMOTE_CPL_TAG_ERR_ST_OFFSET 3
#define HIPCIEC_AP_DMA_REG_LOCAL_CPL_TAG_ERR_ST_LEN     1
#define HIPCIEC_AP_DMA_REG_LOCAL_CPL_TAG_ERR_ST_OFFSET  2
#define HIPCIEC_AP_DMA_REG_ECC_2BIT_ERR_ST_LEN          1
#define HIPCIEC_AP_DMA_REG_ECC_2BIT_ERR_ST_OFFSET       1
#define HIPCIEC_AP_DMA_REG_ECC_1BIT_ERR_ST_LEN          1
#define HIPCIEC_AP_DMA_REG_ECC_1BIT_ERR_ST_OFFSET       0

#define HIPCIEC_AP_DMA_REG_DMA_SRAM_INIT_DONE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_SRAM_INIT_DONE_OFFSET 16
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_STS_LEN     1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_ERR_STS_OFFSET  1
#define HIPCIEC_AP_DMA_REG_CM_ERR_STS_LEN            1
#define HIPCIEC_AP_DMA_REG_CM_ERR_STS_OFFSET         0

#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_DATA_CTRL_LEN    1
#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_DATA_CTRL_OFFSET 1
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_DATA_CTRL_LEN    1
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_DATA_CTRL_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_HEADER_0_LEN    32
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_HEADER_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_HEADER_1_LEN    32
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_HEADER_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_HEADER_2_LEN    32
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_HEADER_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_HEADER_3_LEN    32
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_HEADER_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_DATA_0_LEN    32
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_DATA_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_DATA_1_LEN    32
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_DATA_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_DATA_2_LEN    32
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_DATA_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_DATA_3_LEN    32
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_DATA_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_DATA_4_LEN    32
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_DATA_4_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_DATA_5_LEN    32
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_DATA_5_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_DATA_6_LEN    32
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_DATA_6_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_DATA_7_LEN    32
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_DATA_7_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_RESP_DATA_0_LEN    32
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_RESP_DATA_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_RESP_DATA_1_LEN    32
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_RESP_DATA_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_RESP_DATA_2_LEN    32
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_RESP_DATA_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_RESP_DATA_3_LEN    32
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_RESP_DATA_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_RESP_DATA_4_LEN    32
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_RESP_DATA_4_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_RESP_DATA_5_LEN    32
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_RESP_DATA_5_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_RESP_DATA_6_LEN    32
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_RESP_DATA_6_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_RESP_DATA_7_LEN    32
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_RESP_DATA_7_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_HEADER_0_LEN    32
#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_HEADER_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_HEADER_1_LEN    32
#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_HEADER_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_HEADER_2_LEN    32
#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_HEADER_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_HEADER_3_LEN    32
#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_HEADER_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_DATA_0_LEN    32
#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_DATA_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_DATA_1_LEN    32
#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_DATA_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_DATA_2_LEN    32
#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_DATA_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_DATA_3_LEN    32
#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_DATA_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_DATA_4_LEN    32
#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_DATA_4_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_DATA_5_LEN    32
#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_DATA_5_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_DATA_6_LEN    32
#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_DATA_6_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_DATA_7_LEN    32
#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_DATA_7_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_RESP_DATA_0_LEN    32
#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_RESP_DATA_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_RESP_DATA_1_LEN    32
#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_RESP_DATA_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_RESP_DATA_2_LEN    32
#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_RESP_DATA_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_RESP_DATA_3_LEN    32
#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_RESP_DATA_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_RESP_DATA_4_LEN    32
#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_RESP_DATA_4_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_RESP_DATA_5_LEN    32
#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_RESP_DATA_5_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_RESP_DATA_6_LEN    32
#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_RESP_DATA_6_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_RESP_DATA_7_LEN    32
#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_RESP_DATA_7_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_RESP_DATA_ERR_LEN    1
#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_RESP_DATA_ERR_OFFSET 3
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_RESP_DATA_ERR_LEN    1
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_RESP_DATA_ERR_OFFSET 2
#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_RESP_DATA_VLD_LEN    1
#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_RESP_DATA_VLD_OFFSET 1
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_RESP_DATA_VLD_LEN    1
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_RESP_DATA_VLD_OFFSET 0

#define HIPCIEC_AP_DMA_REG_LOCAL_CPL_TAG_ID_STATUS_0_LEN    32
#define HIPCIEC_AP_DMA_REG_LOCAL_CPL_TAG_ID_STATUS_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_LOCAL_CPL_TAG_ID_STATUS_1_LEN    32
#define HIPCIEC_AP_DMA_REG_LOCAL_CPL_TAG_ID_STATUS_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_LOCAL_CPL_TAG_ID_STATUS_2_LEN    32
#define HIPCIEC_AP_DMA_REG_LOCAL_CPL_TAG_ID_STATUS_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_LOCAL_CPL_TAG_ID_STATUS_3_LEN    32
#define HIPCIEC_AP_DMA_REG_LOCAL_CPL_TAG_ID_STATUS_3_OFFSET 0









#define HIPCIEC_AP_DMA_REG_REMOTE_CPL_TAG_ID_STATUS_0_LEN    32
#define HIPCIEC_AP_DMA_REG_REMOTE_CPL_TAG_ID_STATUS_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_REMOTE_CPL_TAG_ID_STATUS_1_LEN    32
#define HIPCIEC_AP_DMA_REG_REMOTE_CPL_TAG_ID_STATUS_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_REMOTE_CPL_TAG_ID_STATUS_2_LEN    32
#define HIPCIEC_AP_DMA_REG_REMOTE_CPL_TAG_ID_STATUS_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_REMOTE_CPL_TAG_ID_STATUS_3_LEN    32
#define HIPCIEC_AP_DMA_REG_REMOTE_CPL_TAG_ID_STATUS_3_OFFSET 0









#define HIPCIEC_AP_DMA_REG_REMOTE_P_TAG_ID_STATUS_0_LEN    32
#define HIPCIEC_AP_DMA_REG_REMOTE_P_TAG_ID_STATUS_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_REMOTE_P_TAG_ID_STATUS_1_LEN    32
#define HIPCIEC_AP_DMA_REG_REMOTE_P_TAG_ID_STATUS_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_REMOTE_P_TAG_ID_STATUS_2_LEN    32
#define HIPCIEC_AP_DMA_REG_REMOTE_P_TAG_ID_STATUS_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_REMOTE_P_TAG_ID_STATUS_3_LEN    32
#define HIPCIEC_AP_DMA_REG_REMOTE_P_TAG_ID_STATUS_3_OFFSET 0









#define HIPCIEC_AP_DMA_REG_LOCAL_EP1_TLP_P_PH_CFG_LEN    2
#define HIPCIEC_AP_DMA_REG_LOCAL_EP1_TLP_P_PH_CFG_OFFSET 18
#define HIPCIEC_AP_DMA_REG_LOCAL_EP0_TLP_P_PH_CFG_LEN    2
#define HIPCIEC_AP_DMA_REG_LOCAL_EP0_TLP_P_PH_CFG_OFFSET 16
#define HIPCIEC_AP_DMA_REG_LOCAL_EP1_TLP_P_ST_CFG_LEN    8
#define HIPCIEC_AP_DMA_REG_LOCAL_EP1_TLP_P_ST_CFG_OFFSET 8
#define HIPCIEC_AP_DMA_REG_LOCAL_EP0_TLP_P_ST_CFG_LEN    8
#define HIPCIEC_AP_DMA_REG_LOCAL_EP0_TLP_P_ST_CFG_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_PRFX_DWEN_LEN    1
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_PRFX_DWEN_OFFSET 22
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_PRFX_PMR_LEN     1
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_PRFX_PMR_OFFSET  21
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_PRFX_ER_LEN      1
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_PRFX_ER_OFFSET   20
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_PASID_LEN        20
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_PASID_OFFSET     0

#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_PRFX_DWEN_LEN    1
#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_PRFX_DWEN_OFFSET 22
#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_PRFX_PMR_LEN     1
#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_PRFX_PMR_OFFSET  21
#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_PRFX_ER_LEN      1
#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_PRFX_ER_OFFSET   20
#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_PASID_LEN        20
#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_PASID_OFFSET     0

#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_PF_LEN    3
#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_PF_OFFSET 19
#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_VF_LEN    8
#define HIPCIEC_AP_DMA_REG_EP1_ATOMIC_VF_OFFSET 11
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_PF_LEN    3
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_PF_OFFSET 8
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_VF_LEN    8
#define HIPCIEC_AP_DMA_REG_EP0_ATOMIC_VF_OFFSET 0

#define HIPCIEC_AP_DMA_REG_EP1_STS_IDLE_LEN    1
#define HIPCIEC_AP_DMA_REG_EP1_STS_IDLE_OFFSET 1
#define HIPCIEC_AP_DMA_REG_EP0_STS_IDLE_LEN    1
#define HIPCIEC_AP_DMA_REG_EP0_STS_IDLE_OFFSET 0

#define HIPCIEC_AP_DMA_REG_REMOTE_NP_CNT_LEN    16
#define HIPCIEC_AP_DMA_REG_REMOTE_NP_CNT_OFFSET 16
#define HIPCIEC_AP_DMA_REG_REMOTE_P_CNT_LEN     16
#define HIPCIEC_AP_DMA_REG_REMOTE_P_CNT_OFFSET  0

#define HIPCIEC_AP_DMA_REG_LOCAL_NP_CNT_LEN    16
#define HIPCIEC_AP_DMA_REG_LOCAL_NP_CNT_OFFSET 16
#define HIPCIEC_AP_DMA_REG_LOCAL_P_CNT_LEN     16
#define HIPCIEC_AP_DMA_REG_LOCAL_P_CNT_OFFSET  0





#define HIPCIEC_AP_DMA_REG_SQ_NP_CNT_LEN    16
#define HIPCIEC_AP_DMA_REG_SQ_NP_CNT_OFFSET 16
#define HIPCIEC_AP_DMA_REG_CQ_P_CNT_LEN     16
#define HIPCIEC_AP_DMA_REG_CQ_P_CNT_OFFSET  0

#define HIPCIEC_AP_DMA_REG_REMOTE_CPL_CNT_LEN    16
#define HIPCIEC_AP_DMA_REG_REMOTE_CPL_CNT_OFFSET 16
#define HIPCIEC_AP_DMA_REG_LOCAL_CPL_CNT_LEN     16
#define HIPCIEC_AP_DMA_REG_LOCAL_CPL_CNT_OFFSET  0



#define HIPCIEC_AP_DMA_REG_REMOTE_NP_BKPR_LEN     1
#define HIPCIEC_AP_DMA_REG_REMOTE_NP_BKPR_OFFSET  8
#define HIPCIEC_AP_DMA_REG_REMOTE_P_BKPR_LEN      1
#define HIPCIEC_AP_DMA_REG_REMOTE_P_BKPR_OFFSET   7
#define HIPCIEC_AP_DMA_REG_REMOTE_CPL_BKPR_LEN    1
#define HIPCIEC_AP_DMA_REG_REMOTE_CPL_BKPR_OFFSET 6
#define HIPCIEC_AP_DMA_REG_LOCAL_NP_BKPR_LEN      1
#define HIPCIEC_AP_DMA_REG_LOCAL_NP_BKPR_OFFSET   5
#define HIPCIEC_AP_DMA_REG_LOCAL_P_BKPR_LEN       1
#define HIPCIEC_AP_DMA_REG_LOCAL_P_BKPR_OFFSET    4
#define HIPCIEC_AP_DMA_REG_LOCAL_CPL_BKPR_LEN     1
#define HIPCIEC_AP_DMA_REG_LOCAL_CPL_BKPR_OFFSET  3
#define HIPCIEC_AP_DMA_REG_SQ_NP_BKPR_LEN         1
#define HIPCIEC_AP_DMA_REG_SQ_NP_BKPR_OFFSET      2
#define HIPCIEC_AP_DMA_REG_SQ_CPL_BKPR_LEN        1
#define HIPCIEC_AP_DMA_REG_SQ_CPL_BKPR_OFFSET     1
#define HIPCIEC_AP_DMA_REG_CQ_P_BKPR_LEN          1
#define HIPCIEC_AP_DMA_REG_CQ_P_BKPR_OFFSET       0

#define HIPCIEC_AP_DMA_REG_EP1_LINKDOWN_CNT_LEN    8
#define HIPCIEC_AP_DMA_REG_EP1_LINKDOWN_CNT_OFFSET 8
#define HIPCIEC_AP_DMA_REG_EP0_LINKDOWN_CNT_LEN    8
#define HIPCIEC_AP_DMA_REG_EP0_LINKDOWN_CNT_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_RC_MODE_SEL_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_RC_MODE_SEL_OFFSET 0

#define HIPCIEC_AP_DMA_REG_MRRS_IN_RC_MODE_LEN       3
#define HIPCIEC_AP_DMA_REG_MRRS_IN_RC_MODE_OFFSET    17
#define HIPCIEC_AP_DMA_REG_EP1_LINK_DOWN_MASK_LEN    1
#define HIPCIEC_AP_DMA_REG_EP1_LINK_DOWN_MASK_OFFSET 16
#define HIPCIEC_AP_DMA_REG_EP0_LINK_DOWN_MASK_LEN    1
#define HIPCIEC_AP_DMA_REG_EP0_LINK_DOWN_MASK_OFFSET 15
#define HIPCIEC_AP_DMA_REG_MPS_IN_RC_MODE_LEN        3
#define HIPCIEC_AP_DMA_REG_MPS_IN_RC_MODE_OFFSET     12
#define HIPCIEC_AP_DMA_REG_CLK_FREQUENCY_LEN         12
#define HIPCIEC_AP_DMA_REG_CLK_FREQUENCY_OFFSET      0

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_LEVEL_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_LEVEL_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_LEVEL_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_LEVEL_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_LEVEL_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_LEVEL_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_LEVEL_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_LEVEL_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_LEVEL_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_LEVEL_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_LEVEL_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_LEVEL_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_LEVEL_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_LEVEL_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_LEVEL_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_LEVEL_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_LEVEL_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_LEVEL_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_LEVEL_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_LEVEL_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_LEVEL_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_LEVEL_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_LEVEL_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_LEVEL_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_LEVEL_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_LEVEL_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_LEVEL_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_LEVEL_OFFSET 1

#define HIPCIEC_AP_DMA_REG_REMOTE_CPL_TAG_ERR_ST_LEVEL_LEN    1
#define HIPCIEC_AP_DMA_REG_REMOTE_CPL_TAG_ERR_ST_LEVEL_OFFSET 3
#define HIPCIEC_AP_DMA_REG_LOCAL_CPL_TAG_ERR_ST_LEVEL_LEN     1
#define HIPCIEC_AP_DMA_REG_LOCAL_CPL_TAG_ERR_ST_LEVEL_OFFSET  2
#define HIPCIEC_AP_DMA_REG_ECC_2BIT_ERR_ST_LEVEL_LEN          1
#define HIPCIEC_AP_DMA_REG_ECC_2BIT_ERR_ST_LEVEL_OFFSET       1
#define HIPCIEC_AP_DMA_REG_ECC_1BIT_ERR_ST_LEVEL_LEN          1
#define HIPCIEC_AP_DMA_REG_ECC_1BIT_ERR_ST_LEVEL_OFFSET       0

#define HIPCIEC_AP_DMA_REG_INT_MODE_SEL_ABNORMAL_LEN    1
#define HIPCIEC_AP_DMA_REG_INT_MODE_SEL_ABNORMAL_OFFSET 1
#define HIPCIEC_AP_DMA_REG_INT_MODE_SEL_NORMAL_LEN      1
#define HIPCIEC_AP_DMA_REG_INT_MODE_SEL_NORMAL_OFFSET   0

#define HIPCIEC_AP_DMA_REG_CH31_ERR_LEN    1
#define HIPCIEC_AP_DMA_REG_CH31_ERR_OFFSET 31
#define HIPCIEC_AP_DMA_REG_CH30_ERR_LEN    1
#define HIPCIEC_AP_DMA_REG_CH30_ERR_OFFSET 30
#define HIPCIEC_AP_DMA_REG_CH29_ERR_LEN    1
#define HIPCIEC_AP_DMA_REG_CH29_ERR_OFFSET 29
#define HIPCIEC_AP_DMA_REG_CH28_ERR_LEN    1
#define HIPCIEC_AP_DMA_REG_CH28_ERR_OFFSET 28
#define HIPCIEC_AP_DMA_REG_CH27_ERR_LEN    1
#define HIPCIEC_AP_DMA_REG_CH27_ERR_OFFSET 27
#define HIPCIEC_AP_DMA_REG_CH26_ERR_LEN    1
#define HIPCIEC_AP_DMA_REG_CH26_ERR_OFFSET 26
#define HIPCIEC_AP_DMA_REG_CH25_ERR_LEN    1
#define HIPCIEC_AP_DMA_REG_CH25_ERR_OFFSET 25
#define HIPCIEC_AP_DMA_REG_CH24_ERR_LEN    1
#define HIPCIEC_AP_DMA_REG_CH24_ERR_OFFSET 24
#define HIPCIEC_AP_DMA_REG_CH23_ERR_LEN    1
#define HIPCIEC_AP_DMA_REG_CH23_ERR_OFFSET 23
#define HIPCIEC_AP_DMA_REG_CH22_ERR_LEN    1
#define HIPCIEC_AP_DMA_REG_CH22_ERR_OFFSET 22
#define HIPCIEC_AP_DMA_REG_CH21_ERR_LEN    1
#define HIPCIEC_AP_DMA_REG_CH21_ERR_OFFSET 21
#define HIPCIEC_AP_DMA_REG_CH20_ERR_LEN    1
#define HIPCIEC_AP_DMA_REG_CH20_ERR_OFFSET 20
#define HIPCIEC_AP_DMA_REG_CH19_ERR_LEN    1
#define HIPCIEC_AP_DMA_REG_CH19_ERR_OFFSET 19
#define HIPCIEC_AP_DMA_REG_CH18_ERR_LEN    1
#define HIPCIEC_AP_DMA_REG_CH18_ERR_OFFSET 18
#define HIPCIEC_AP_DMA_REG_CH17_ERR_LEN    1
#define HIPCIEC_AP_DMA_REG_CH17_ERR_OFFSET 17
#define HIPCIEC_AP_DMA_REG_CH16_ERR_LEN    1
#define HIPCIEC_AP_DMA_REG_CH16_ERR_OFFSET 16
#define HIPCIEC_AP_DMA_REG_CH15_ERR_LEN    1
#define HIPCIEC_AP_DMA_REG_CH15_ERR_OFFSET 15
#define HIPCIEC_AP_DMA_REG_CH14_ERR_LEN    1
#define HIPCIEC_AP_DMA_REG_CH14_ERR_OFFSET 14
#define HIPCIEC_AP_DMA_REG_CH13_ERR_LEN    1
#define HIPCIEC_AP_DMA_REG_CH13_ERR_OFFSET 13
#define HIPCIEC_AP_DMA_REG_CH12_ERR_LEN    1
#define HIPCIEC_AP_DMA_REG_CH12_ERR_OFFSET 12
#define HIPCIEC_AP_DMA_REG_CH11_ERR_LEN    1
#define HIPCIEC_AP_DMA_REG_CH11_ERR_OFFSET 11
#define HIPCIEC_AP_DMA_REG_CH10_ERR_LEN    1
#define HIPCIEC_AP_DMA_REG_CH10_ERR_OFFSET 10
#define HIPCIEC_AP_DMA_REG_CH9_ERR_LEN     1
#define HIPCIEC_AP_DMA_REG_CH9_ERR_OFFSET  9
#define HIPCIEC_AP_DMA_REG_CH8_ERR_LEN     1
#define HIPCIEC_AP_DMA_REG_CH8_ERR_OFFSET  8
#define HIPCIEC_AP_DMA_REG_CH7_ERR_LEN     1
#define HIPCIEC_AP_DMA_REG_CH7_ERR_OFFSET  7
#define HIPCIEC_AP_DMA_REG_CH6_ERR_LEN     1
#define HIPCIEC_AP_DMA_REG_CH6_ERR_OFFSET  6
#define HIPCIEC_AP_DMA_REG_CH5_ERR_LEN     1
#define HIPCIEC_AP_DMA_REG_CH5_ERR_OFFSET  5
#define HIPCIEC_AP_DMA_REG_CH4_ERR_LEN     1
#define HIPCIEC_AP_DMA_REG_CH4_ERR_OFFSET  4
#define HIPCIEC_AP_DMA_REG_CH3_ERR_LEN     1
#define HIPCIEC_AP_DMA_REG_CH3_ERR_OFFSET  3
#define HIPCIEC_AP_DMA_REG_CH2_ERR_LEN     1
#define HIPCIEC_AP_DMA_REG_CH2_ERR_OFFSET  2
#define HIPCIEC_AP_DMA_REG_CH1_ERR_LEN     1
#define HIPCIEC_AP_DMA_REG_CH1_ERR_OFFSET  1
#define HIPCIEC_AP_DMA_REG_CH0_ERR_LEN     1
#define HIPCIEC_AP_DMA_REG_CH0_ERR_OFFSET  0

#define HIPCIEC_AP_DMA_REG_CH31_DONE_LEN    1
#define HIPCIEC_AP_DMA_REG_CH31_DONE_OFFSET 31
#define HIPCIEC_AP_DMA_REG_CH30_DONE_LEN    1
#define HIPCIEC_AP_DMA_REG_CH30_DONE_OFFSET 30
#define HIPCIEC_AP_DMA_REG_CH29_DONE_LEN    1
#define HIPCIEC_AP_DMA_REG_CH29_DONE_OFFSET 29
#define HIPCIEC_AP_DMA_REG_CH28_DONE_LEN    1
#define HIPCIEC_AP_DMA_REG_CH28_DONE_OFFSET 28
#define HIPCIEC_AP_DMA_REG_CH27_DONE_LEN    1
#define HIPCIEC_AP_DMA_REG_CH27_DONE_OFFSET 27
#define HIPCIEC_AP_DMA_REG_CH26_DONE_LEN    1
#define HIPCIEC_AP_DMA_REG_CH26_DONE_OFFSET 26
#define HIPCIEC_AP_DMA_REG_CH25_DONE_LEN    1
#define HIPCIEC_AP_DMA_REG_CH25_DONE_OFFSET 25
#define HIPCIEC_AP_DMA_REG_CH24_DONE_LEN    1
#define HIPCIEC_AP_DMA_REG_CH24_DONE_OFFSET 24
#define HIPCIEC_AP_DMA_REG_CH23_DONE_LEN    1
#define HIPCIEC_AP_DMA_REG_CH23_DONE_OFFSET 23
#define HIPCIEC_AP_DMA_REG_CH22_DONE_LEN    1
#define HIPCIEC_AP_DMA_REG_CH22_DONE_OFFSET 22
#define HIPCIEC_AP_DMA_REG_CH21_DONE_LEN    1
#define HIPCIEC_AP_DMA_REG_CH21_DONE_OFFSET 21
#define HIPCIEC_AP_DMA_REG_CH20_DONE_LEN    1
#define HIPCIEC_AP_DMA_REG_CH20_DONE_OFFSET 20
#define HIPCIEC_AP_DMA_REG_CH19_DONE_LEN    1
#define HIPCIEC_AP_DMA_REG_CH19_DONE_OFFSET 19
#define HIPCIEC_AP_DMA_REG_CH18_DONE_LEN    1
#define HIPCIEC_AP_DMA_REG_CH18_DONE_OFFSET 18
#define HIPCIEC_AP_DMA_REG_CH17_DONE_LEN    1
#define HIPCIEC_AP_DMA_REG_CH17_DONE_OFFSET 17
#define HIPCIEC_AP_DMA_REG_CH16_DONE_LEN    1
#define HIPCIEC_AP_DMA_REG_CH16_DONE_OFFSET 16
#define HIPCIEC_AP_DMA_REG_CH15_DONE_LEN    1
#define HIPCIEC_AP_DMA_REG_CH15_DONE_OFFSET 15
#define HIPCIEC_AP_DMA_REG_CH14_DONE_LEN    1
#define HIPCIEC_AP_DMA_REG_CH14_DONE_OFFSET 14
#define HIPCIEC_AP_DMA_REG_CH13_DONE_LEN    1
#define HIPCIEC_AP_DMA_REG_CH13_DONE_OFFSET 13
#define HIPCIEC_AP_DMA_REG_CH12_DONE_LEN    1
#define HIPCIEC_AP_DMA_REG_CH12_DONE_OFFSET 12
#define HIPCIEC_AP_DMA_REG_CH11_DONE_LEN    1
#define HIPCIEC_AP_DMA_REG_CH11_DONE_OFFSET 11
#define HIPCIEC_AP_DMA_REG_CH10_DONE_LEN    1
#define HIPCIEC_AP_DMA_REG_CH10_DONE_OFFSET 10
#define HIPCIEC_AP_DMA_REG_CH9_DONE_LEN     1
#define HIPCIEC_AP_DMA_REG_CH9_DONE_OFFSET  9
#define HIPCIEC_AP_DMA_REG_CH8_DONE_LEN     1
#define HIPCIEC_AP_DMA_REG_CH8_DONE_OFFSET  8
#define HIPCIEC_AP_DMA_REG_CH7_DONE_LEN     1
#define HIPCIEC_AP_DMA_REG_CH7_DONE_OFFSET  7
#define HIPCIEC_AP_DMA_REG_CH6_DONE_LEN     1
#define HIPCIEC_AP_DMA_REG_CH6_DONE_OFFSET  6
#define HIPCIEC_AP_DMA_REG_CH5_DONE_LEN     1
#define HIPCIEC_AP_DMA_REG_CH5_DONE_OFFSET  5
#define HIPCIEC_AP_DMA_REG_CH4_DONE_LEN     1
#define HIPCIEC_AP_DMA_REG_CH4_DONE_OFFSET  4
#define HIPCIEC_AP_DMA_REG_CH3_DONE_LEN     1
#define HIPCIEC_AP_DMA_REG_CH3_DONE_OFFSET  3
#define HIPCIEC_AP_DMA_REG_CH2_DONE_LEN     1
#define HIPCIEC_AP_DMA_REG_CH2_DONE_OFFSET  2
#define HIPCIEC_AP_DMA_REG_CH1_DONE_LEN     1
#define HIPCIEC_AP_DMA_REG_CH1_DONE_OFFSET  1
#define HIPCIEC_AP_DMA_REG_CH0_DONE_LEN     1
#define HIPCIEC_AP_DMA_REG_CH0_DONE_OFFSET  0

#define HIPCIEC_AP_DMA_REG_DMA_SQ_TAG_STS_0_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_SQ_TAG_STS_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_SQ_TAG_STS_1_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_SQ_TAG_STS_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_SQ_TAG_STS_2_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_SQ_TAG_STS_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_SQ_TAG_STS_3_LEN    32
#define HIPCIEC_AP_DMA_REG_DMA_SQ_TAG_STS_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_LOCAL_P_TAG_ID_STATUS_0_LEN    32
#define HIPCIEC_AP_DMA_REG_LOCAL_P_TAG_ID_STATUS_0_OFFSET 0

#define HIPCIEC_AP_DMA_REG_LOCAL_P_TAG_ID_STATUS_1_LEN    32
#define HIPCIEC_AP_DMA_REG_LOCAL_P_TAG_ID_STATUS_1_OFFSET 0

#define HIPCIEC_AP_DMA_REG_LOCAL_P_TAG_ID_STATUS_2_LEN    32
#define HIPCIEC_AP_DMA_REG_LOCAL_P_TAG_ID_STATUS_2_OFFSET 0

#define HIPCIEC_AP_DMA_REG_LOCAL_P_TAG_ID_STATUS_3_LEN    32
#define HIPCIEC_AP_DMA_REG_LOCAL_P_TAG_ID_STATUS_3_OFFSET 0

#define HIPCIEC_AP_DMA_REG_REMOTE_EP0_P_BLK_LEN     1
#define HIPCIEC_AP_DMA_REG_REMOTE_EP0_P_BLK_OFFSET  1
#define HIPCIEC_AP_DMA_REG_REMOTE_EP0_NP_BLK_LEN    1
#define HIPCIEC_AP_DMA_REG_REMOTE_EP0_NP_BLK_OFFSET 0

#define HIPCIEC_AP_DMA_REG_REMOTE_EP1_P_BLK_LEN     1
#define HIPCIEC_AP_DMA_REG_REMOTE_EP1_P_BLK_OFFSET  1
#define HIPCIEC_AP_DMA_REG_REMOTE_EP1_NP_BLK_LEN    1
#define HIPCIEC_AP_DMA_REG_REMOTE_EP1_NP_BLK_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_PREBUFF_ENTRY_USED_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_PREBUFF_ENTRY_USED_OFFSET 0

#define HIPCIEC_AP_DMA_REG_DMA_CM_TABLE_ENTRY_USED_LEN    16
#define HIPCIEC_AP_DMA_REG_DMA_CM_TABLE_ENTRY_USED_OFFSET 0

#define HIPCIEC_AP_DMA_REG_ECC_1BIT_ERR_ST_CE_LEN    1
#define HIPCIEC_AP_DMA_REG_ECC_1BIT_ERR_ST_CE_OFFSET 0

#define HIPCIEC_AP_DMA_REG_REMOTE_CPL_TAG_ERR_ST_NFE_LEN    1
#define HIPCIEC_AP_DMA_REG_REMOTE_CPL_TAG_ERR_ST_NFE_OFFSET 3
#define HIPCIEC_AP_DMA_REG_LOCAL_CPL_TAG_ERR_ST_NFE_LEN     1
#define HIPCIEC_AP_DMA_REG_LOCAL_CPL_TAG_ERR_ST_NFE_OFFSET  2
#define HIPCIEC_AP_DMA_REG_ECC_2BIT_ERR_ST_NFE_LEN          1
#define HIPCIEC_AP_DMA_REG_ECC_2BIT_ERR_ST_NFE_OFFSET       1
#define HIPCIEC_AP_DMA_REG_ECC_1BIT_ERR_ST_NFE_LEN          1
#define HIPCIEC_AP_DMA_REG_ECC_1BIT_ERR_ST_NFE_OFFSET       0

#define HIPCIEC_AP_DMA_REG_REMOTE_CPL_TAG_ERR_ST_FE_LEN    1
#define HIPCIEC_AP_DMA_REG_REMOTE_CPL_TAG_ERR_ST_FE_OFFSET 3
#define HIPCIEC_AP_DMA_REG_LOCAL_CPL_TAG_ERR_ST_FE_LEN     1
#define HIPCIEC_AP_DMA_REG_LOCAL_CPL_TAG_ERR_ST_FE_OFFSET  2
#define HIPCIEC_AP_DMA_REG_ECC_2BIT_ERR_ST_FE_LEN          1
#define HIPCIEC_AP_DMA_REG_ECC_2BIT_ERR_ST_FE_OFFSET       1

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_EP0_CE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_EP0_CE_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_EP0_CE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_EP0_CE_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_EP0_CE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_EP0_CE_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_EP0_CE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_EP0_CE_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_EP0_CE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_EP0_CE_OFFSET 1

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_EP0_NFE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_EP0_NFE_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_EP0_NFE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_EP0_NFE_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_EP0_NFE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_EP0_NFE_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_EP0_NFE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_EP0_NFE_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_EP0_NFE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_EP0_NFE_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_EP0_NFE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_EP0_NFE_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_EP0_NFE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_EP0_NFE_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_EP0_NFE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_EP0_NFE_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_EP0_NFE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_EP0_NFE_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_EP0_NFE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_EP0_NFE_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_EP0_NFE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_EP0_NFE_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_EP0_NFE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_EP0_NFE_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_EP0_NFE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_EP0_NFE_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_EP0_NFE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_EP0_NFE_OFFSET 1

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_EP0_FE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_EP0_FE_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_EP0_FE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_EP0_FE_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_EP0_FE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_EP0_FE_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_EP0_FE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_EP0_FE_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_EP0_FE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_EP0_FE_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_EP0_FE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_EP0_FE_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_EP0_FE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_EP0_FE_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_EP0_FE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_EP0_FE_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_EP0_FE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_EP0_FE_OFFSET 5

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_EP1_CE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_EP1_CE_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_EP1_CE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_EP1_CE_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_EP1_CE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_EP1_CE_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_EP1_CE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_EP1_CE_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_EP1_CE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_EP1_CE_OFFSET 1

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_EP1_NFE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_EP1_NFE_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_EP1_NFE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_EP1_NFE_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_EP1_NFE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_EP1_NFE_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_EP1_NFE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR10_EP1_NFE_OFFSET 11
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_EP1_NFE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_EP1_NFE_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_EP1_NFE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_EP1_NFE_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_EP1_NFE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_EP1_NFE_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_EP1_NFE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_EP1_NFE_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_EP1_NFE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_EP1_NFE_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_EP1_NFE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_EP1_NFE_OFFSET 5
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_EP1_NFE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR03_EP1_NFE_OFFSET 4
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_EP1_NFE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR02_EP1_NFE_OFFSET 3
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_EP1_NFE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR01_EP1_NFE_OFFSET 2
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_EP1_NFE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR00_EP1_NFE_OFFSET 1

#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_EP0_FE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR13_EP0_FE_OFFSET 14
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_EP0_FE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR12_EP0_FE_OFFSET 13
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_EP0_FE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR11_EP0_FE_OFFSET 12
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_EP1_FE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR09_EP1_FE_OFFSET 10
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_EP1_FE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR08_EP1_FE_OFFSET 9
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_EP1_FE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR07_EP1_FE_OFFSET 8
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_EP1_FE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR06_EP1_FE_OFFSET 7
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_EP1_FE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR05_EP1_FE_OFFSET 6
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_EP1_FE_LEN    1
#define HIPCIEC_AP_DMA_REG_DMA_QUEUE_STS_ERR04_EP1_FE_OFFSET 5

#endif // __HIPCIEC_AP_DMA_REG_REG_OFFSET_FIELD_H__
