{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1381019852045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1381019852049 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 05 20:37:31 2013 " "Processing started: Sat Oct 05 20:37:31 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1381019852049 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1381019852049 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1381019852049 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1381019852507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.vhd 8 4 " "Found 8 design units, including 4 entities, in source file part3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part3-Structure " "Found design unit 1: part3-Structure" {  } { { "part3.vhd" "" { Text "C:/Users/Elie/Documents/GitHub/ECE493/solutions/lab3/part3/part3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381019853208 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fulladder-Structure " "Found design unit 2: fulladder-Structure" {  } { { "part3.vhd" "" { Text "C:/Users/Elie/Documents/GitHub/ECE493/solutions/lab3/part3/part3.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381019853208 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux4to1-Structure " "Found design unit 3: mux4to1-Structure" {  } { { "part3.vhd" "" { Text "C:/Users/Elie/Documents/GitHub/ECE493/solutions/lab3/part3/part3.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381019853208 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 bcd7seg-Structure " "Found design unit 4: bcd7seg-Structure" {  } { { "part3.vhd" "" { Text "C:/Users/Elie/Documents/GitHub/ECE493/solutions/lab3/part3/part3.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381019853208 ""} { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.vhd" "" { Text "C:/Users/Elie/Documents/GitHub/ECE493/solutions/lab3/part3/part3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381019853208 ""} { "Info" "ISGN_ENTITY_NAME" "2 fulladder " "Found entity 2: fulladder" {  } { { "part3.vhd" "" { Text "C:/Users/Elie/Documents/GitHub/ECE493/solutions/lab3/part3/part3.vhd" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381019853208 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux4to1 " "Found entity 3: mux4to1" {  } { { "part3.vhd" "" { Text "C:/Users/Elie/Documents/GitHub/ECE493/solutions/lab3/part3/part3.vhd" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381019853208 ""} { "Info" "ISGN_ENTITY_NAME" "4 bcd7seg " "Found entity 4: bcd7seg" {  } { { "part3.vhd" "" { Text "C:/Users/Elie/Documents/GitHub/ECE493/solutions/lab3/part3/part3.vhd" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381019853208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1381019853208 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part3 " "Elaborating entity \"part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1381019853427 ""}
{ "Error" "EVRFX_VHDL_ERROR_INDEX_VALUE_IS_OUTSIDE_ARRAY_RANGE" "10 9 downto 0 SW part3.vhd(40) " "VHDL error at part3.vhd(40): index value 10 is outside the range (9 downto 0) of object \"SW\"" {  } { { "part3.vhd" "" { Text "C:/Users/Elie/Documents/GitHub/ECE493/solutions/lab3/part3/part3.vhd" 40 0 0 } }  } 0 10385 "VHDL error at %4!s!: index value %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Quartus II" 0 -1 1381019853462 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1381019853504 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "374 " "Peak virtual memory: 374 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1381019853715 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Oct 05 20:37:33 2013 " "Processing ended: Sat Oct 05 20:37:33 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1381019853715 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1381019853715 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1381019853715 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1381019853715 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1381019854349 ""}
