

================================================================
== Vivado HLS Report for 'crypto_sign_open'
================================================================
* Date:           Wed Mar 27 17:16:50 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Dilithium.prj
* Solution:       decryption
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.738|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------+-------+-------+----------+-----------+-----------+----------+----------+
        |                                        |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |                Loop Name               |  min  |  max  |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------------------------------------+-------+-------+----------+-----------+-----------+----------+----------+
        |- Loop 1                                |      0|   2700|         1|          -|          -| 0 ~ 2700 |    no    |
        |- Loop 2                                |     64|     64|         2|          -|          -|        32|    no    |
        |- Loop 3                                |    975|    975|       195|          -|          -|         5|    no    |
        |- Loop 4                                |     24|   3092|  6 ~ 773 |          -|          -|         4|    no    |
        | + Loop 4.1                             |      3|    770|         3|          -|          -|  1 ~ 256 |    no    |
        |- Loop 5                                |      ?|      ?|         1|          -|          -|         ?|    no    |
        |- Loop 6                                |   2944|   2944|         2|          -|          -|      1472|    no    |
        |- Loop 7                                |      ?|      ?|         3|          -|          -|         ?|    no    |
        |- Loop 8                                |     96|     96|         2|          -|          -|        48|    no    |
        |- Loop 9                                |     47|     47|         1|          -|          -|        48|    no    |
        |- Loop 10                               |      ?|      ?|         ?|          -|          -|         4|    no    |
        |- Loop 11                               |  42310|  42310|      8462|          -|          -|         5|    no    |
        |- Loop 12                               |    511|    511|         2|          -|          -|       256|    no    |
        |- Loop 13                               |   2570|   2570|       514|          -|          -|         5|    no    |
        | + Loop 13.1                            |    512|    512|         2|          -|          -|       256|    no    |
        |- Loop 14                               |      ?|      ?|         ?|          -|          -|         5|    no    |
        |- Loop 15                               |   7690|   7690|      1538|          -|          -|         5|    no    |
        | + poly_pointwise_invmontgomery_label2  |   1536|   1536|         6|          -|          -|       256|    no    |
        |- Loop 16                               |   3850|   3850|       770|          -|          -|         5|    no    |
        | + Loop 16.1                            |    768|    768|         3|          -|          -|       256|    no    |
        |- Loop 17                               |      ?|      ?|         ?|          -|          -|         5|    no    |
        |- Loop 18                               |      ?|      ?|         3|          -|          -|         ?|    no    |
        +----------------------------------------+-------+-------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 63
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	62  / (tmp)
2 --> 
	3  / (!tmp_i)
	4  / (tmp_i)
3 --> 
	2  / true
4 --> 
	5  / (!tmp_33_i)
	6  / (tmp_33_i)
5 --> 
	4  / true
6 --> 
	7  / true
7 --> 
	8  / (!tmp_i5)
	12  / (tmp_i5 & !tmp_151)
	13  / (tmp_i5 & tmp_151)
8 --> 
	9  / (!tmp_i_i)
	11  / (tmp_i_i)
9 --> 
	10  / true
10 --> 
	8  / (tmp_160_i_i)
	11  / (!tmp_160_i_i)
11 --> 
	7  / true
12 --> 
	12  / (!exitcond)
	63  / (exitcond)
13 --> 
	14  / (!tmp_153)
	15  / (tmp_153)
14 --> 
	13  / true
15 --> 
	16  / true
16 --> 
	17  / (tmp_156)
	18  / (!tmp_156)
17 --> 
	15  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / (!exitcond_i)
	23  / (exitcond_i)
22 --> 
	21  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	27  / (!exitcond_i1)
	28  / (exitcond_i1)
28 --> 
	29  / true
29 --> 
	30  / (!tmp_i8)
	31  / (tmp_i8)
30 --> 
	29  / true
31 --> 
	32  / (!tmp_157)
	33  / (tmp_157)
32 --> 
	31  / true
33 --> 
	34  / true
34 --> 
	33  / (!tmp_161)
	35  / (tmp_161)
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / (!tmp_i9)
	40  / (tmp_i9)
38 --> 
	39  / (!tmp_i_i2)
	37  / (tmp_i_i2)
39 --> 
	38  / true
40 --> 
	41  / (!tmp_i1)
	42  / (tmp_i1)
41 --> 
	40  / true
42 --> 
	43  / (!tmp_166)
	49  / (tmp_166)
43 --> 
	44  / (!tmp_i3)
	42  / (tmp_i3)
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	43  / true
49 --> 
	53  / (tmp_i2)
	50  / (!tmp_i2)
50 --> 
	51  / (!tmp_i_i4)
	49  / (tmp_i_i4)
51 --> 
	52  / true
52 --> 
	50  / true
53 --> 
	54  / true
54 --> 
	55  / (!tmp_i4)
	56  / (tmp_i4)
55 --> 
	54  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / (tmp_171)
	63  / (!tmp_171)
61 --> 
	59  / true
62 --> 
	62  / (!exitcond1)
	63  / (exitcond1)
63 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.75>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%smlen_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %smlen) nounwind"   --->   Operation 64 'read' 'smlen_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%output_assign_2 = alloca [136 x i8], align 16"   --->   Operation 65 'alloca' 'output_assign_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%s_1 = alloca [25 x i64], align 16" [fips202.c:549->sign.c:351]   --->   Operation 66 'alloca' 's_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%output_assign = alloca [136 x i8], align 16"   --->   Operation 67 'alloca' 'output_assign' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%s = alloca [25 x i64], align 16" [fips202.c:549]   --->   Operation 68 'alloca' 's' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3400 x i8]* %m) nounwind, !map !211"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x i64]* %mlen) nounwind, !map !217"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6101 x i8]* %sm) nounwind, !map !221"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %smlen) nounwind, !map !227"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1472 x i8]* %pk) nounwind, !map !233"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%mlen_addr = getelementptr [1 x i64]* %mlen, i64 0, i64 0"   --->   Operation 74 'getelementptr' 'mlen_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !239"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @crypto_sign_open_str) nounwind"   --->   Operation 76 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%rho = alloca [32 x i8], align 16" [sign.c:313]   --->   Operation 77 'alloca' 'rho' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%c_coeffs = alloca [256 x i23], align 4"   --->   Operation 78 'alloca' 'c_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%chat_coeffs = alloca [256 x i32], align 4" [sign.c:315]   --->   Operation 79 'alloca' 'chat_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%mat_vec_coeffs = alloca [5120 x i23], align 4" [sign.c:316]   --->   Operation 80 'alloca' 'mat_vec_coeffs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%z_vec_coeffs = alloca [1024 x i32], align 4" [sign.c:316]   --->   Operation 81 'alloca' 'z_vec_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%t1_vec_coeffs = alloca [1280 x i32], align 4" [sign.c:317]   --->   Operation 82 'alloca' 't1_vec_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%w1_vec_coeffs = alloca [1280 x i6], align 1"   --->   Operation 83 'alloca' 'w1_vec_coeffs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%h_vec_coeffs = alloca [1280 x i1], align 1" [sign.c:317]   --->   Operation 84 'alloca' 'h_vec_coeffs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp1_vec_coeffs = alloca [1280 x i32], align 4" [sign.c:317]   --->   Operation 85 'alloca' 'tmp1_vec_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp2_vec_coeffs = alloca [1280 x i32], align 4" [sign.c:317]   --->   Operation 86 'alloca' 'tmp2_vec_coeffs' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_1 : Operation 87 [1/1] (2.34ns)   --->   "%tmp = icmp ult i64 %smlen_read, 2701" [sign.c:319]   --->   Operation 87 'icmp' 'tmp' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %4" [sign.c:319]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (2.99ns)   --->   "%tmp_s = add i64 %smlen_read, -2701" [sign.c:328]   --->   Operation 89 'add' 'tmp_s' <Predicate = (!tmp)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (1.75ns)   --->   "store i64 %tmp_s, i64* %mlen_addr, align 8" [sign.c:328]   --->   Operation 90 'store' <Predicate = (!tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_1 : Operation 91 [1/1] (1.35ns)   --->   "br label %5" [packing.c:44->sign.c:330]   --->   Operation 91 'br' <Predicate = (!tmp)> <Delay = 1.35>
ST_1 : Operation 92 [1/1] (1.75ns)   --->   "store i64 -1, i64* %mlen_addr, align 8" [sign.c:320]   --->   Operation 92 'store' <Predicate = (tmp)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_1 : Operation 93 [1/1] (1.35ns)   --->   "br label %2" [sign.c:321]   --->   Operation 93 'br' <Predicate = (tmp)> <Delay = 1.35>

State 2 <SV = 1> <Delay = 2.77>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%i_i = phi i6 [ 0, %4 ], [ %i_8, %6 ]"   --->   Operation 94 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.22ns)   --->   "%tmp_i = icmp eq i6 %i_i, -32" [packing.c:44->sign.c:330]   --->   Operation 95 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 96 'speclooptripcount' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (1.60ns)   --->   "%i_8 = add i6 %i_i, 1" [packing.c:44->sign.c:330]   --->   Operation 97 'add' 'i_8' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %.preheader.i.preheader, label %6" [packing.c:44->sign.c:330]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_i_56 = zext i6 %i_i to i64" [packing.c:45->sign.c:330]   --->   Operation 99 'zext' 'tmp_i_56' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%pk_addr_1 = getelementptr [1472 x i8]* %pk, i64 0, i64 %tmp_i_56" [packing.c:45->sign.c:330]   --->   Operation 100 'getelementptr' 'pk_addr_1' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 101 [2/2] (2.77ns)   --->   "%pk_load_1 = load i8* %pk_addr_1, align 1" [packing.c:45->sign.c:330]   --->   Operation 101 'load' 'pk_load_1' <Predicate = (!tmp_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_2 : Operation 102 [1/1] (1.35ns)   --->   "br label %.preheader.i" [packing.c:48->sign.c:330]   --->   Operation 102 'br' <Predicate = (tmp_i)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 4.52>
ST_3 : Operation 103 [1/2] (2.77ns)   --->   "%pk_load_1 = load i8* %pk_addr_1, align 1" [packing.c:45->sign.c:330]   --->   Operation 103 'load' 'pk_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%rho_addr = getelementptr [32 x i8]* %rho, i64 0, i64 %tmp_i_56" [packing.c:45->sign.c:330]   --->   Operation 104 'getelementptr' 'rho_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (1.75ns)   --->   "store i8 %pk_load_1, i8* %rho_addr, align 1" [packing.c:45->sign.c:330]   --->   Operation 105 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "br label %5" [packing.c:44->sign.c:330]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.76>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%i_1_i = phi i3 [ %i_33, %7 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 107 'phi' 'i_1_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (1.00ns)   --->   "%tmp_33_i = icmp eq i3 %i_1_i, -3" [packing.c:48->sign.c:330]   --->   Operation 108 'icmp' 'tmp_33_i' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 109 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (1.34ns)   --->   "%i_33 = add i3 %i_1_i, 1" [packing.c:48->sign.c:330]   --->   Operation 110 'add' 'i_33' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %tmp_33_i, label %unpack_pk.exit, label %7" [packing.c:48->sign.c:330]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_35_i = call i11 @_ssdm_op_BitConcatenate.i11.i3.i3.i5(i3 %i_1_i, i3 %i_1_i, i5 0)" [packing.c:49->sign.c:330]   --->   Operation 112 'bitconcatenate' 'tmp_35_i' <Predicate = (!tmp_33_i)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (1.76ns)   --->   "%sum5_i = add i11 %tmp_35_i, 32" [packing.c:49->sign.c:330]   --->   Operation 113 'add' 'sum5_i' <Predicate = (!tmp_33_i)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [2/2] (0.00ns)   --->   "call fastcc void @polyt1_unpack([1280 x i32]* %t1_vec_coeffs, i3 %i_1_i, [1472 x i8]* %pk, i11 %sum5_i) nounwind" [packing.c:49->sign.c:330]   --->   Operation 114 'call' <Predicate = (!tmp_33_i)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 115 [2/2] (0.00ns)   --->   "call fastcc void @unpack_sig([1024 x i32]* %z_vec_coeffs, [1280 x i1]* %h_vec_coeffs, [256 x i23]* %c_coeffs, [6101 x i8]* %sm) nounwind" [sign.c:331]   --->   Operation 115 'call' <Predicate = (tmp_33_i)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 0.00>
ST_5 : Operation 116 [1/2] (0.00ns)   --->   "call fastcc void @polyt1_unpack([1280 x i32]* %t1_vec_coeffs, i3 %i_1_i, [1472 x i8]* %pk, i11 %sum5_i) nounwind" [packing.c:49->sign.c:330]   --->   Operation 116 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "br label %.preheader.i" [packing.c:48->sign.c:330]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.35>
ST_6 : Operation 118 [1/2] (0.00ns)   --->   "call fastcc void @unpack_sig([1024 x i32]* %z_vec_coeffs, [1280 x i1]* %h_vec_coeffs, [256 x i23]* %c_coeffs, [6101 x i8]* %sm) nounwind" [sign.c:331]   --->   Operation 118 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 119 [1/1] (1.35ns)   --->   "br label %8" [polyvec.c:102->sign.c:332]   --->   Operation 119 'br' <Predicate = true> <Delay = 1.35>

State 7 <SV = 4> <Delay = 2.11>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%i_i3 = phi i3 [ 0, %unpack_pk.exit ], [ %i_34, %poly_chknorm.exit.i ]"   --->   Operation 120 'phi' 'i_i3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%ret_i = phi i32 [ 0, %unpack_pk.exit ], [ %ret, %poly_chknorm.exit.i ]"   --->   Operation 121 'phi' 'ret_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (1.00ns)   --->   "%tmp_i5 = icmp eq i3 %i_i3, -4" [polyvec.c:102->sign.c:332]   --->   Operation 122 'icmp' 'tmp_i5' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 123 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (1.34ns)   --->   "%i_34 = add i3 %i_i3, 1" [polyvec.c:102->sign.c:332]   --->   Operation 124 'add' 'i_34' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %tmp_i5, label %polyvecl_chknorm.exit, label %9" [polyvec.c:102->sign.c:332]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_152 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_i3, i8 0)" [polyvec.c:102->sign.c:332]   --->   Operation 126 'bitconcatenate' 'tmp_152' <Predicate = (!tmp_i5)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_157_cast = zext i11 %tmp_152 to i12" [poly.c:138->polyvec.c:103->sign.c:332]   --->   Operation 127 'zext' 'tmp_157_cast' <Predicate = (!tmp_i5)> <Delay = 0.00>
ST_7 : Operation 128 [1/1] (1.35ns)   --->   "br label %10" [poly.c:145->polyvec.c:103->sign.c:332]   --->   Operation 128 'br' <Predicate = (!tmp_i5)> <Delay = 1.35>
ST_7 : Operation 129 [1/1] (2.11ns)   --->   "%tmp_151 = icmp eq i32 %ret_i, 0" [sign.c:332]   --->   Operation 129 'icmp' 'tmp_151' <Predicate = (tmp_i5)> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %tmp_151, label %.preheader3.preheader, label %12" [sign.c:332]   --->   Operation 130 'br' <Predicate = (tmp_i5)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (1.75ns)   --->   "store i64 -1, i64* %mlen_addr, align 8" [sign.c:333]   --->   Operation 131 'store' <Predicate = (tmp_i5 & !tmp_151)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_7 : Operation 132 [1/1] (1.35ns)   --->   "br label %13" [sign.c:334]   --->   Operation 132 'br' <Predicate = (tmp_i5 & !tmp_151)> <Delay = 1.35>
ST_7 : Operation 133 [1/1] (1.35ns)   --->   "br label %.preheader3" [sign.c:342]   --->   Operation 133 'br' <Predicate = (tmp_i5 & tmp_151)> <Delay = 1.35>

State 8 <SV = 5> <Delay = 4.53>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%i_i_i = phi i9 [ 0, %9 ], [ %i_9, %11 ]"   --->   Operation 134 'phi' 'i_i_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (1.34ns)   --->   "%tmp_i_i = icmp eq i9 %i_i_i, -256" [poly.c:145->polyvec.c:103->sign.c:332]   --->   Operation 135 'icmp' 'tmp_i_i' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 256, i64 128) nounwind"   --->   Operation 136 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (1.73ns)   --->   "%i_9 = add i9 %i_i_i, 1" [poly.c:145->polyvec.c:103->sign.c:332]   --->   Operation 137 'add' 'i_9' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (1.35ns)   --->   "br i1 %tmp_i_i, label %poly_chknorm.exit.i, label %11" [poly.c:145->polyvec.c:103->sign.c:332]   --->   Operation 138 'br' <Predicate = true> <Delay = 1.35>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_i_i_cast = zext i9 %i_i_i to i12" [poly.c:147->polyvec.c:103->sign.c:332]   --->   Operation 139 'zext' 'tmp_i_i_cast' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (1.76ns)   --->   "%tmp_154 = add i12 %tmp_157_cast, %tmp_i_i_cast" [poly.c:147->polyvec.c:103->sign.c:332]   --->   Operation 140 'add' 'tmp_154' <Predicate = (!tmp_i_i)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_159_cast = zext i12 %tmp_154 to i64" [poly.c:147->polyvec.c:103->sign.c:332]   --->   Operation 141 'zext' 'tmp_159_cast' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%z_vec_coeffs_addr = getelementptr [1024 x i32]* %z_vec_coeffs, i64 0, i64 %tmp_159_cast" [poly.c:147->polyvec.c:103->sign.c:332]   --->   Operation 142 'getelementptr' 'z_vec_coeffs_addr' <Predicate = (!tmp_i_i)> <Delay = 0.00>
ST_8 : Operation 143 [2/2] (2.77ns)   --->   "%z_vec_coeffs_load = load i32* %z_vec_coeffs_addr, align 4" [poly.c:147->polyvec.c:103->sign.c:332]   --->   Operation 143 'load' 'z_vec_coeffs_load' <Predicate = (!tmp_i_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>

State 9 <SV = 6> <Delay = 2.77>
ST_9 : Operation 144 [1/2] (2.77ns)   --->   "%z_vec_coeffs_load = load i32* %z_vec_coeffs_addr, align 4" [poly.c:147->polyvec.c:103->sign.c:332]   --->   Operation 144 'load' 'z_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>

State 10 <SV = 7> <Delay = 7.82>
ST_10 : Operation 145 [1/1] (2.18ns)   --->   "%t = sub i32 4190208, %z_vec_coeffs_load" [poly.c:147->polyvec.c:103->sign.c:332]   --->   Operation 145 'sub' 't' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node t_26)   --->   "%tmp_149 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %t, i32 31)" [poly.c:148->polyvec.c:103->sign.c:332]   --->   Operation 146 'bitselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node t_26)   --->   "%tmp_159_i_i = select i1 %tmp_149, i32 -1, i32 0" [poly.c:148->polyvec.c:103->sign.c:332]   --->   Operation 147 'select' 'tmp_159_i_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node t_26)   --->   "%t_25 = xor i32 %t, %tmp_159_i_i" [poly.c:148->polyvec.c:103->sign.c:332]   --->   Operation 148 'xor' 't_25' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (2.18ns) (out node of the LUT)   --->   "%t_26 = sub i32 4190208, %t_25" [poly.c:149->polyvec.c:103->sign.c:332]   --->   Operation 149 'sub' 't_26' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 150 [1/1] (2.11ns)   --->   "%tmp_160_i_i = icmp ult i32 %t_26, 523501" [poly.c:151->polyvec.c:103->sign.c:332]   --->   Operation 150 'icmp' 'tmp_160_i_i' <Predicate = true> <Delay = 2.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/1] (1.35ns)   --->   "br i1 %tmp_160_i_i, label %10, label %poly_chknorm.exit.i" [poly.c:151->polyvec.c:103->sign.c:332]   --->   Operation 151 'br' <Predicate = true> <Delay = 1.35>

State 11 <SV = 8> <Delay = 0.80>
ST_11 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node tmp_92)   --->   "%p_0_i_i = phi i1 [ false, %10 ], [ true, %11 ]"   --->   Operation 152 'phi' 'p_0_i_i' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node tmp_92)   --->   "%tmp_150 = trunc i32 %ret_i to i1" [polyvec.c:103->sign.c:332]   --->   Operation 153 'trunc' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.80ns) (out node of the LUT)   --->   "%tmp_92 = or i1 %tmp_150, %p_0_i_i" [polyvec.c:103->sign.c:332]   --->   Operation 154 'or' 'tmp_92' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_93 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %ret_i, i32 1, i32 31)" [polyvec.c:103->sign.c:332]   --->   Operation 155 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%ret = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %tmp_93, i1 %tmp_92)" [polyvec.c:103->sign.c:332]   --->   Operation 156 'bitconcatenate' 'ret' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "br label %8" [polyvec.c:102->sign.c:332]   --->   Operation 157 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 5> <Delay = 2.77>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%i_1 = phi i12 [ 0, %12 ], [ %i_11, %14 ]"   --->   Operation 158 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%i_1_cast = zext i12 %i_1 to i64" [sign.c:334]   --->   Operation 159 'zext' 'i_1_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (2.34ns)   --->   "%exitcond = icmp eq i64 %i_1_cast, %smlen_read" [sign.c:334]   --->   Operation 160 'icmp' 'exitcond' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (1.77ns)   --->   "%i_11 = add i12 %i_1, 1" [sign.c:334]   --->   Operation 161 'add' 'i_11' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit152, label %14" [sign.c:334]   --->   Operation 162 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%m_addr_2 = getelementptr [3400 x i8]* %m, i64 0, i64 %i_1_cast" [sign.c:335]   --->   Operation 163 'getelementptr' 'm_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (2.77ns)   --->   "store i8 0, i8* %m_addr_2, align 1" [sign.c:335]   --->   Operation 164 'store' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "br label %13" [sign.c:334]   --->   Operation 165 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (1.35ns)   --->   "br label %.loopexit"   --->   Operation 166 'br' <Predicate = (exitcond)> <Delay = 1.35>

State 13 <SV = 5> <Delay = 2.77>
ST_13 : Operation 167 [1/1] (0.00ns)   --->   "%i_2 = phi i11 [ %i_10, %15 ], [ 0, %.preheader3.preheader ]"   --->   Operation 167 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 168 [1/1] (0.00ns)   --->   "%i_2_cast1 = zext i11 %i_2 to i64" [sign.c:342]   --->   Operation 168 'zext' 'i_2_cast1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 169 [1/1] (0.00ns)   --->   "%i_2_cast = zext i11 %i_2 to i12" [sign.c:342]   --->   Operation 169 'zext' 'i_2_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 170 [1/1] (1.52ns)   --->   "%tmp_153 = icmp eq i11 %i_2, -576" [sign.c:342]   --->   Operation 170 'icmp' 'tmp_153' <Predicate = true> <Delay = 1.52> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 171 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1472, i64 1472, i64 1472) nounwind"   --->   Operation 171 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 172 [1/1] (1.76ns)   --->   "%i_10 = add i11 %i_2, 1" [sign.c:342]   --->   Operation 172 'add' 'i_10' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %tmp_153, label %.preheader.preheader, label %15" [sign.c:342]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%pk_addr = getelementptr [1472 x i8]* %pk, i64 0, i64 %i_2_cast1" [sign.c:343]   --->   Operation 174 'getelementptr' 'pk_addr' <Predicate = (!tmp_153)> <Delay = 0.00>
ST_13 : Operation 175 [2/2] (2.77ns)   --->   "%pk_load = load i8* %pk_addr, align 1" [sign.c:343]   --->   Operation 175 'load' 'pk_load' <Predicate = (!tmp_153)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_13 : Operation 176 [1/1] (1.35ns)   --->   "br label %.preheader" [sign.c:346]   --->   Operation 176 'br' <Predicate = (tmp_153)> <Delay = 1.35>

State 14 <SV = 6> <Delay = 5.54>
ST_14 : Operation 177 [1/2] (2.77ns)   --->   "%pk_load = load i8* %pk_addr, align 1" [sign.c:343]   --->   Operation 177 'load' 'pk_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_14 : Operation 178 [1/1] (1.77ns)   --->   "%sum4 = add i12 %i_2_cast, 1229" [sign.c:342]   --->   Operation 178 'add' 'sum4' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 179 [1/1] (0.00ns)   --->   "%sum4_cast = zext i12 %sum4 to i64" [sign.c:342]   --->   Operation 179 'zext' 'sum4_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 180 [1/1] (0.00ns)   --->   "%m_addr = getelementptr [3400 x i8]* %m, i64 0, i64 %sum4_cast" [sign.c:343]   --->   Operation 180 'getelementptr' 'm_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 181 [1/1] (2.77ns)   --->   "store i8 %pk_load, i8* %m_addr, align 1" [sign.c:343]   --->   Operation 181 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_14 : Operation 182 [1/1] (0.00ns)   --->   "br label %.preheader3" [sign.c:342]   --->   Operation 182 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 6> <Delay = 1.75>
ST_15 : Operation 183 [2/2] (1.75ns)   --->   "%mlen_load = load i64* %mlen_addr, align 8" [sign.c:346]   --->   Operation 183 'load' 'mlen_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>

State 16 <SV = 7> <Delay = 4.58>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "%i_3 = phi i64 [ %i_35, %16 ], [ 0, %.preheader.preheader ]"   --->   Operation 184 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_155 = trunc i64 %i_3 to i14" [sign.c:346]   --->   Operation 185 'trunc' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 186 [1/2] (1.75ns)   --->   "%mlen_load = load i64* %mlen_addr, align 8" [sign.c:346]   --->   Operation 186 'load' 'mlen_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_16 : Operation 187 [1/1] (2.34ns)   --->   "%tmp_156 = icmp ult i64 %i_3, %mlen_load" [sign.c:346]   --->   Operation 187 'icmp' 'tmp_156' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 188 [1/1] (2.99ns)   --->   "%i_35 = add i64 1, %i_3" [sign.c:346]   --->   Operation 188 'add' 'i_35' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "br i1 %tmp_156, label %16, label %.loopexit2" [sign.c:346]   --->   Operation 189 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 190 [1/1] (1.80ns)   --->   "%sum = add i14 %tmp_155, 2701" [sign.c:346]   --->   Operation 190 'add' 'sum' <Predicate = (tmp_156)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "%sum_cast = zext i14 %sum to i64" [sign.c:346]   --->   Operation 191 'zext' 'sum_cast' <Predicate = (tmp_156)> <Delay = 0.00>
ST_16 : Operation 192 [1/1] (0.00ns)   --->   "%sm_addr = getelementptr [6101 x i8]* %sm, i64 0, i64 %sum_cast" [sign.c:347]   --->   Operation 192 'getelementptr' 'sm_addr' <Predicate = (tmp_156)> <Delay = 0.00>
ST_16 : Operation 193 [2/2] (2.77ns)   --->   "%sm_load = load i8* %sm_addr, align 1" [sign.c:347]   --->   Operation 193 'load' 'sm_load' <Predicate = (tmp_156)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_16 : Operation 194 [2/2] (1.35ns)   --->   "call fastcc void @keccak_absorb([25 x i64]* %s, [3400 x i8]* %m, i13 1229, i64 1472) nounwind" [fips202.c:476->fips202.c:551]   --->   Operation 194 'call' <Predicate = (!tmp_156)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 8> <Delay = 5.54>
ST_17 : Operation 195 [1/2] (2.77ns)   --->   "%sm_load = load i8* %sm_addr, align 1" [sign.c:347]   --->   Operation 195 'load' 'sm_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_17 : Operation 196 [1/1] (0.00ns)   --->   "%m_addr_3 = getelementptr [3400 x i8]* %m, i64 0, i64 %sum_cast" [sign.c:347]   --->   Operation 196 'getelementptr' 'm_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 197 [1/1] (2.77ns)   --->   "store i8 %sm_load, i8* %m_addr_3, align 1" [sign.c:347]   --->   Operation 197 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_17 : Operation 198 [1/1] (0.00ns)   --->   "br label %.preheader" [sign.c:346]   --->   Operation 198 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 8> <Delay = 0.00>
ST_18 : Operation 199 [1/2] (0.00ns)   --->   "call fastcc void @keccak_absorb([25 x i64]* %s, [3400 x i8]* %m, i13 1229, i64 1472) nounwind" [fips202.c:476->fips202.c:551]   --->   Operation 199 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 9> <Delay = 1.35>
ST_19 : Operation 200 [2/2] (1.35ns)   --->   "call fastcc void @keccak_squeezeblocks.2([136 x i8]* %output_assign, [25 x i64]* %s) nounwind" [fips202.c:495->fips202.c:558]   --->   Operation 200 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 10> <Delay = 1.35>
ST_20 : Operation 201 [1/2] (0.00ns)   --->   "call fastcc void @keccak_squeezeblocks.2([136 x i8]* %output_assign, [25 x i64]* %s) nounwind" [fips202.c:495->fips202.c:558]   --->   Operation 201 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_20 : Operation 202 [1/1] (1.35ns)   --->   "br label %17" [fips202.c:559]   --->   Operation 202 'br' <Predicate = true> <Delay = 1.35>

State 21 <SV = 11> <Delay = 2.77>
ST_21 : Operation 203 [1/1] (0.00ns)   --->   "%i_i4 = phi i6 [ 0, %.loopexit2 ], [ %i_36, %18 ]"   --->   Operation 203 'phi' 'i_i4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 204 [1/1] (1.22ns)   --->   "%exitcond_i = icmp eq i6 %i_i4, -16" [fips202.c:559]   --->   Operation 204 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 205 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind"   --->   Operation 205 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 206 [1/1] (1.60ns)   --->   "%i_36 = add i6 %i_i4, 1" [fips202.c:559]   --->   Operation 206 'add' 'i_36' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 207 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %shake256.1.exit, label %18" [fips202.c:559]   --->   Operation 207 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_i6 = zext i6 %i_i4 to i64" [fips202.c:560]   --->   Operation 208 'zext' 'tmp_i6' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_21 : Operation 209 [1/1] (0.00ns)   --->   "%output_assign_addr = getelementptr inbounds [136 x i8]* %output_assign, i64 0, i64 %tmp_i6" [fips202.c:560]   --->   Operation 209 'getelementptr' 'output_assign_addr' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_21 : Operation 210 [2/2] (2.77ns)   --->   "%output_assign_load = load i8* %output_assign_addr, align 1" [fips202.c:560]   --->   Operation 210 'load' 'output_assign_load' <Predicate = (!exitcond_i)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_21 : Operation 211 [2/2] (1.75ns)   --->   "%mlen_load_1 = load i64* %mlen_addr, align 8" [sign.c:351]   --->   Operation 211 'load' 'mlen_load_1' <Predicate = (exitcond_i)> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>

State 22 <SV = 12> <Delay = 5.54>
ST_22 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_i6_cast = zext i6 %i_i4 to i12" [fips202.c:560]   --->   Operation 212 'zext' 'tmp_i6_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 213 [1/2] (2.77ns)   --->   "%output_assign_load = load i8* %output_assign_addr, align 1" [fips202.c:560]   --->   Operation 213 'load' 'output_assign_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_22 : Operation 214 [1/1] (1.77ns)   --->   "%sum_i = add i12 %tmp_i6_cast, -1443" [fips202.c:560]   --->   Operation 214 'add' 'sum_i' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 215 [1/1] (0.00ns)   --->   "%sum_i_cast = zext i12 %sum_i to i64" [fips202.c:560]   --->   Operation 215 'zext' 'sum_i_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 216 [1/1] (0.00ns)   --->   "%m_addr_4 = getelementptr [3400 x i8]* %m, i64 0, i64 %sum_i_cast" [fips202.c:560]   --->   Operation 216 'getelementptr' 'm_addr_4' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 217 [1/1] (2.77ns)   --->   "store i8 %output_assign_load, i8* %m_addr_4, align 1" [fips202.c:560]   --->   Operation 217 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_22 : Operation 218 [1/1] (0.00ns)   --->   "br label %17" [fips202.c:559]   --->   Operation 218 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 12> <Delay = 6.10>
ST_23 : Operation 219 [1/2] (1.75ns)   --->   "%mlen_load_1 = load i64* %mlen_addr, align 8" [sign.c:351]   --->   Operation 219 'load' 'mlen_load_1' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_23 : Operation 220 [1/1] (2.99ns)   --->   "%inlen_assign = add i64 %mlen_load_1, 48" [sign.c:351]   --->   Operation 220 'add' 'inlen_assign' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 221 [2/2] (1.35ns)   --->   "call fastcc void @keccak_absorb([25 x i64]* %s_1, [3400 x i8]* %m, i13 2653, i64 %inlen_assign) nounwind" [fips202.c:476->fips202.c:551->sign.c:351]   --->   Operation 221 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 13> <Delay = 0.00>
ST_24 : Operation 222 [1/2] (0.00ns)   --->   "call fastcc void @keccak_absorb([25 x i64]* %s_1, [3400 x i8]* %m, i13 2653, i64 %inlen_assign) nounwind" [fips202.c:476->fips202.c:551->sign.c:351]   --->   Operation 222 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 14> <Delay = 1.35>
ST_25 : Operation 223 [2/2] (1.35ns)   --->   "call fastcc void @keccak_squeezeblocks.2([136 x i8]* %output_assign_2, [25 x i64]* %s_1) nounwind" [fips202.c:495->fips202.c:558->sign.c:351]   --->   Operation 223 'call' <Predicate = true> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 15> <Delay = 1.35>
ST_26 : Operation 224 [1/2] (0.00ns)   --->   "call fastcc void @keccak_squeezeblocks.2([136 x i8]* %output_assign_2, [25 x i64]* %s_1) nounwind" [fips202.c:495->fips202.c:558->sign.c:351]   --->   Operation 224 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_26 : Operation 225 [1/1] (1.35ns)   --->   "br label %19" [fips202.c:559->sign.c:351]   --->   Operation 225 'br' <Predicate = true> <Delay = 1.35>

State 27 <SV = 16> <Delay = 1.60>
ST_27 : Operation 226 [1/1] (0.00ns)   --->   "%i_i5 = phi i6 [ 0, %shake256.1.exit ], [ %i_37, %19 ]"   --->   Operation 226 'phi' 'i_i5' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 227 [1/1] (1.22ns)   --->   "%exitcond_i1 = icmp eq i6 %i_i5, -16" [fips202.c:559->sign.c:351]   --->   Operation 227 'icmp' 'exitcond_i1' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 228 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48) nounwind"   --->   Operation 228 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 229 [1/1] (1.60ns)   --->   "%i_37 = add i6 %i_i5, 1" [fips202.c:559->sign.c:351]   --->   Operation 229 'add' 'i_37' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 230 [1/1] (0.00ns)   --->   "br i1 %exitcond_i1, label %shake256.exit, label %19" [fips202.c:559->sign.c:351]   --->   Operation 230 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 231 [2/2] (0.00ns)   --->   "call fastcc void @expand_mat([5120 x i23]* %mat_vec_coeffs, [32 x i8]* %rho) nounwind" [sign.c:353]   --->   Operation 231 'call' <Predicate = (exitcond_i1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 17> <Delay = 1.35>
ST_28 : Operation 232 [1/2] (0.00ns)   --->   "call fastcc void @expand_mat([5120 x i23]* %mat_vec_coeffs, [32 x i8]* %rho) nounwind" [sign.c:353]   --->   Operation 232 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 233 [1/1] (1.35ns)   --->   "br label %20" [polyvec.c:54->sign.c:356]   --->   Operation 233 'br' <Predicate = true> <Delay = 1.35>

State 29 <SV = 18> <Delay = 1.35>
ST_29 : Operation 234 [1/1] (0.00ns)   --->   "%i_i6 = phi i3 [ 0, %shake256.exit ], [ %i_38, %21 ]"   --->   Operation 234 'phi' 'i_i6' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 235 [1/1] (1.00ns)   --->   "%tmp_i8 = icmp eq i3 %i_i6, -4" [polyvec.c:54->sign.c:356]   --->   Operation 235 'icmp' 'tmp_i8' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 236 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind"   --->   Operation 236 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 237 [1/1] (1.34ns)   --->   "%i_38 = add i3 %i_i6, 1" [polyvec.c:54->sign.c:356]   --->   Operation 237 'add' 'i_38' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 238 [1/1] (0.00ns)   --->   "br i1 %tmp_i8, label %polyvecl_ntt.exit.preheader, label %21" [polyvec.c:54->sign.c:356]   --->   Operation 238 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 239 [2/2] (0.00ns)   --->   "call fastcc void @ntt.1([1024 x i32]* %z_vec_coeffs, i3 %i_i6) nounwind" [poly.c:95->polyvec.c:55->sign.c:356]   --->   Operation 239 'call' <Predicate = (!tmp_i8)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 240 [1/1] (1.35ns)   --->   "br label %polyvecl_ntt.exit" [sign.c:357]   --->   Operation 240 'br' <Predicate = (tmp_i8)> <Delay = 1.35>

State 30 <SV = 19> <Delay = 0.00>
ST_30 : Operation 241 [1/2] (0.00ns)   --->   "call fastcc void @ntt.1([1024 x i32]* %z_vec_coeffs, i3 %i_i6) nounwind" [poly.c:95->polyvec.c:55->sign.c:356]   --->   Operation 241 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_30 : Operation 242 [1/1] (0.00ns)   --->   "br label %20" [polyvec.c:54->sign.c:356]   --->   Operation 242 'br' <Predicate = true> <Delay = 0.00>

State 31 <SV = 19> <Delay = 1.35>
ST_31 : Operation 243 [1/1] (0.00ns)   --->   "%i_4 = phi i3 [ %i_39, %22 ], [ 0, %polyvecl_ntt.exit.preheader ]"   --->   Operation 243 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 244 [1/1] (1.00ns)   --->   "%tmp_157 = icmp eq i3 %i_4, -3" [sign.c:357]   --->   Operation 244 'icmp' 'tmp_157' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 245 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 245 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 246 [1/1] (1.34ns)   --->   "%i_39 = add i3 %i_4, 1" [sign.c:357]   --->   Operation 246 'add' 'i_39' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 247 [1/1] (0.00ns)   --->   "br i1 %tmp_157, label %memcpy.preheader, label %22" [sign.c:357]   --->   Operation 247 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 248 [2/2] (0.00ns)   --->   "call fastcc void @polyvecl_pointwise_a([1280 x i32]* %tmp1_vec_coeffs, i3 %i_4, [5120 x i23]* %mat_vec_coeffs, [1024 x i32]* %z_vec_coeffs) nounwind" [sign.c:358]   --->   Operation 248 'call' <Predicate = (!tmp_157)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 249 [1/1] (1.35ns)   --->   "br label %memcpy" [sign.c:360]   --->   Operation 249 'br' <Predicate = (tmp_157)> <Delay = 1.35>

State 32 <SV = 20> <Delay = 0.00>
ST_32 : Operation 250 [1/2] (0.00ns)   --->   "call fastcc void @polyvecl_pointwise_a([1280 x i32]* %tmp1_vec_coeffs, i3 %i_4, [5120 x i23]* %mat_vec_coeffs, [1024 x i32]* %z_vec_coeffs) nounwind" [sign.c:358]   --->   Operation 250 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 251 [1/1] (0.00ns)   --->   "br label %polyvecl_ntt.exit" [sign.c:357]   --->   Operation 251 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 20> <Delay = 2.77>
ST_33 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_158 = phi i8 [ %tmp_159, %memcpy ], [ 0, %memcpy.preheader ]" [sign.c:360]   --->   Operation 252 'phi' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 253 [1/1] (1.71ns)   --->   "%tmp_159 = add i8 %tmp_158, 1" [sign.c:360]   --->   Operation 253 'add' 'tmp_159' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_160 = zext i8 %tmp_158 to i64" [sign.c:360]   --->   Operation 254 'zext' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 255 [1/1] (0.00ns)   --->   "%c_coeffs_addr = getelementptr [256 x i23]* %c_coeffs, i64 0, i64 %tmp_160" [sign.c:360]   --->   Operation 255 'getelementptr' 'c_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 256 [2/2] (2.77ns)   --->   "%c_coeffs_load = load i23* %c_coeffs_addr, align 4" [sign.c:360]   --->   Operation 256 'load' 'c_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_33 : Operation 257 [1/1] (1.24ns)   --->   "%tmp_161 = icmp eq i8 %tmp_158, -1" [sign.c:360]   --->   Operation 257 'icmp' 'tmp_161' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 21> <Delay = 5.54>
ST_34 : Operation 258 [1/1] (0.00ns)   --->   "%chat_coeffs_addr = getelementptr [256 x i32]* %chat_coeffs, i64 0, i64 %tmp_160" [sign.c:360]   --->   Operation 258 'getelementptr' 'chat_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 259 [1/2] (2.77ns)   --->   "%c_coeffs_load = load i23* %c_coeffs_addr, align 4" [sign.c:360]   --->   Operation 259 'load' 'c_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_34 : Operation 260 [1/1] (0.00ns)   --->   "%extLd = zext i23 %c_coeffs_load to i32" [sign.c:360]   --->   Operation 260 'zext' 'extLd' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 261 [1/1] (2.77ns)   --->   "store i32 %extLd, i32* %chat_coeffs_addr, align 4" [sign.c:360]   --->   Operation 261 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_34 : Operation 262 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind"   --->   Operation 262 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 263 [1/1] (0.00ns)   --->   "br i1 %tmp_161, label %23, label %memcpy" [sign.c:360]   --->   Operation 263 'br' <Predicate = true> <Delay = 0.00>

State 35 <SV = 22> <Delay = 0.00>
ST_35 : Operation 264 [2/2] (0.00ns)   --->   "call fastcc void @ntt.2([256 x i32]* %chat_coeffs) nounwind" [poly.c:95->sign.c:361]   --->   Operation 264 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 23> <Delay = 1.35>
ST_36 : Operation 265 [1/2] (0.00ns)   --->   "call fastcc void @ntt.2([256 x i32]* %chat_coeffs) nounwind" [poly.c:95->sign.c:361]   --->   Operation 265 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_36 : Operation 266 [1/1] (1.35ns)   --->   "br label %poly_shiftl.exit.i" [polyvec.c:189->sign.c:362]   --->   Operation 266 'br' <Predicate = true> <Delay = 1.35>

State 37 <SV = 24> <Delay = 1.35>
ST_37 : Operation 267 [1/1] (0.00ns)   --->   "%i_i7 = phi i3 [ 0, %23 ], [ %i_40, %poly_shiftl.exit.i.loopexit ]"   --->   Operation 267 'phi' 'i_i7' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 268 [1/1] (1.00ns)   --->   "%tmp_i9 = icmp eq i3 %i_i7, -3" [polyvec.c:189->sign.c:362]   --->   Operation 268 'icmp' 'tmp_i9' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 269 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 269 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 270 [1/1] (1.34ns)   --->   "%i_40 = add i3 %i_i7, 1" [polyvec.c:189->sign.c:362]   --->   Operation 270 'add' 'i_40' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 271 [1/1] (0.00ns)   --->   "br i1 %tmp_i9, label %polyveck_shiftl.exit.preheader, label %24" [polyvec.c:189->sign.c:362]   --->   Operation 271 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_162 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_i7, i8 0)" [polyvec.c:189->sign.c:362]   --->   Operation 272 'bitconcatenate' 'tmp_162' <Predicate = (!tmp_i9)> <Delay = 0.00>
ST_37 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_168_cast = zext i11 %tmp_162 to i12" [poly.c:80->polyvec.c:190->sign.c:362]   --->   Operation 273 'zext' 'tmp_168_cast' <Predicate = (!tmp_i9)> <Delay = 0.00>
ST_37 : Operation 274 [1/1] (1.35ns)   --->   "br label %25" [poly.c:83->polyvec.c:190->sign.c:362]   --->   Operation 274 'br' <Predicate = (!tmp_i9)> <Delay = 1.35>
ST_37 : Operation 275 [1/1] (1.35ns)   --->   "br label %polyveck_shiftl.exit" [polyvec.c:203->sign.c:363]   --->   Operation 275 'br' <Predicate = (tmp_i9)> <Delay = 1.35>

State 38 <SV = 25> <Delay = 4.53>
ST_38 : Operation 276 [1/1] (0.00ns)   --->   "%i_i_i1 = phi i9 [ 0, %24 ], [ %i_12, %26 ]"   --->   Operation 276 'phi' 'i_i_i1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 277 [1/1] (1.34ns)   --->   "%tmp_i_i2 = icmp eq i9 %i_i_i1, -256" [poly.c:83->polyvec.c:190->sign.c:362]   --->   Operation 277 'icmp' 'tmp_i_i2' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 278 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind"   --->   Operation 278 'speclooptripcount' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 279 [1/1] (1.73ns)   --->   "%i_12 = add i9 %i_i_i1, 1" [poly.c:83->polyvec.c:190->sign.c:362]   --->   Operation 279 'add' 'i_12' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 280 [1/1] (0.00ns)   --->   "br i1 %tmp_i_i2, label %poly_shiftl.exit.i.loopexit, label %26" [poly.c:83->polyvec.c:190->sign.c:362]   --->   Operation 280 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_i_i2_cast = zext i9 %i_i_i1 to i12" [poly.c:84->polyvec.c:190->sign.c:362]   --->   Operation 281 'zext' 'tmp_i_i2_cast' <Predicate = (!tmp_i_i2)> <Delay = 0.00>
ST_38 : Operation 282 [1/1] (1.76ns)   --->   "%tmp_163 = add i12 %tmp_168_cast, %tmp_i_i2_cast" [poly.c:84->polyvec.c:190->sign.c:362]   --->   Operation 282 'add' 'tmp_163' <Predicate = (!tmp_i_i2)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_169_cast = zext i12 %tmp_163 to i64" [poly.c:84->polyvec.c:190->sign.c:362]   --->   Operation 283 'zext' 'tmp_169_cast' <Predicate = (!tmp_i_i2)> <Delay = 0.00>
ST_38 : Operation 284 [1/1] (0.00ns)   --->   "%t1_vec_coeffs_addr = getelementptr [1280 x i32]* %t1_vec_coeffs, i64 0, i64 %tmp_169_cast" [poly.c:84->polyvec.c:190->sign.c:362]   --->   Operation 284 'getelementptr' 't1_vec_coeffs_addr' <Predicate = (!tmp_i_i2)> <Delay = 0.00>
ST_38 : Operation 285 [2/2] (2.77ns)   --->   "%t1_vec_coeffs_load = load i32* %t1_vec_coeffs_addr, align 4" [poly.c:84->polyvec.c:190->sign.c:362]   --->   Operation 285 'load' 't1_vec_coeffs_load' <Predicate = (!tmp_i_i2)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_38 : Operation 286 [1/1] (0.00ns)   --->   "br label %poly_shiftl.exit.i"   --->   Operation 286 'br' <Predicate = (tmp_i_i2)> <Delay = 0.00>

State 39 <SV = 26> <Delay = 5.54>
ST_39 : Operation 287 [1/2] (2.77ns)   --->   "%t1_vec_coeffs_load = load i32* %t1_vec_coeffs_addr, align 4" [poly.c:84->polyvec.c:190->sign.c:362]   --->   Operation 287 'load' 't1_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_39 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_164 = shl i32 %t1_vec_coeffs_load, 14" [poly.c:84->polyvec.c:190->sign.c:362]   --->   Operation 288 'shl' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 289 [1/1] (2.77ns)   --->   "store i32 %tmp_164, i32* %t1_vec_coeffs_addr, align 4" [poly.c:84->polyvec.c:190->sign.c:362]   --->   Operation 289 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_39 : Operation 290 [1/1] (0.00ns)   --->   "br label %25" [poly.c:83->polyvec.c:190->sign.c:362]   --->   Operation 290 'br' <Predicate = true> <Delay = 0.00>

State 40 <SV = 25> <Delay = 1.35>
ST_40 : Operation 291 [1/1] (0.00ns)   --->   "%i_i8 = phi i3 [ %i_41, %27 ], [ 0, %polyveck_shiftl.exit.preheader ]"   --->   Operation 291 'phi' 'i_i8' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 292 [1/1] (1.00ns)   --->   "%tmp_i1 = icmp eq i3 %i_i8, -3" [polyvec.c:203->sign.c:363]   --->   Operation 292 'icmp' 'tmp_i1' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 293 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 293 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 294 [1/1] (1.34ns)   --->   "%i_41 = add i3 %i_i8, 1" [polyvec.c:203->sign.c:363]   --->   Operation 294 'add' 'i_41' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 295 [1/1] (0.00ns)   --->   "br i1 %tmp_i1, label %polyveck_ntt.exit.preheader, label %27" [polyvec.c:203->sign.c:363]   --->   Operation 295 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 296 [2/2] (0.00ns)   --->   "call fastcc void @ntt([1280 x i32]* %t1_vec_coeffs, i3 %i_i8) nounwind" [poly.c:95->polyvec.c:204->sign.c:363]   --->   Operation 296 'call' <Predicate = (!tmp_i1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_40 : Operation 297 [1/1] (1.35ns)   --->   "br label %polyveck_ntt.exit"   --->   Operation 297 'br' <Predicate = (tmp_i1)> <Delay = 1.35>

State 41 <SV = 26> <Delay = 0.00>
ST_41 : Operation 298 [1/2] (0.00ns)   --->   "call fastcc void @ntt([1280 x i32]* %t1_vec_coeffs, i3 %i_i8) nounwind" [poly.c:95->polyvec.c:204->sign.c:363]   --->   Operation 298 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 299 [1/1] (0.00ns)   --->   "br label %polyveck_shiftl.exit" [polyvec.c:203->sign.c:363]   --->   Operation 299 'br' <Predicate = true> <Delay = 0.00>

State 42 <SV = 26> <Delay = 1.35>
ST_42 : Operation 300 [1/1] (0.00ns)   --->   "%i_5 = phi i3 [ %i_42, %polyveck_ntt.exit.loopexit ], [ 0, %polyveck_ntt.exit.preheader ]"   --->   Operation 300 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 301 [1/1] (0.00ns)   --->   "%tmp_165 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_5, i8 0)" [sign.c:364]   --->   Operation 301 'bitconcatenate' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_172_cast = zext i11 %tmp_165 to i12" [sign.c:364]   --->   Operation 302 'zext' 'tmp_172_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 303 [1/1] (1.00ns)   --->   "%tmp_166 = icmp eq i3 %i_5, -3" [sign.c:364]   --->   Operation 303 'icmp' 'tmp_166' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 304 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 304 'speclooptripcount' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 305 [1/1] (1.34ns)   --->   "%i_42 = add i3 %i_5, 1" [sign.c:364]   --->   Operation 305 'add' 'i_42' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 306 [1/1] (0.00ns)   --->   "br i1 %tmp_166, label %.preheader72.preheader, label %.preheader73.preheader" [sign.c:364]   --->   Operation 306 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 307 [1/1] (1.35ns)   --->   "br label %.preheader73" [poly.c:123->sign.c:365]   --->   Operation 307 'br' <Predicate = (!tmp_166)> <Delay = 1.35>
ST_42 : Operation 308 [1/1] (1.35ns)   --->   "br label %.preheader72" [polyvec.c:159]   --->   Operation 308 'br' <Predicate = (tmp_166)> <Delay = 1.35>

State 43 <SV = 27> <Delay = 4.53>
ST_43 : Operation 309 [1/1] (0.00ns)   --->   "%i_i1 = phi i9 [ %i_44, %28 ], [ 0, %.preheader73.preheader ]"   --->   Operation 309 'phi' 'i_i1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 310 [1/1] (1.34ns)   --->   "%tmp_i3 = icmp eq i9 %i_i1, -256" [poly.c:123->sign.c:365]   --->   Operation 310 'icmp' 'tmp_i3' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 311 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind"   --->   Operation 311 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 312 [1/1] (1.73ns)   --->   "%i_44 = add i9 %i_i1, 1" [poly.c:123->sign.c:365]   --->   Operation 312 'add' 'i_44' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 313 [1/1] (0.00ns)   --->   "br i1 %tmp_i3, label %polyveck_ntt.exit.loopexit, label %28" [poly.c:123->sign.c:365]   --->   Operation 313 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_i9_71 = zext i9 %i_i1 to i64" [poly.c:124->sign.c:365]   --->   Operation 314 'zext' 'tmp_i9_71' <Predicate = (!tmp_i3)> <Delay = 0.00>
ST_43 : Operation 315 [1/1] (0.00ns)   --->   "%tmp_i9_cast = zext i9 %i_i1 to i12" [poly.c:124->sign.c:365]   --->   Operation 315 'zext' 'tmp_i9_cast' <Predicate = (!tmp_i3)> <Delay = 0.00>
ST_43 : Operation 316 [1/1] (1.76ns)   --->   "%tmp_168 = add i12 %tmp_i9_cast, %tmp_172_cast" [poly.c:124->sign.c:365]   --->   Operation 316 'add' 'tmp_168' <Predicate = (!tmp_i3)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_176_cast = zext i12 %tmp_168 to i64" [poly.c:124->sign.c:365]   --->   Operation 317 'zext' 'tmp_176_cast' <Predicate = (!tmp_i3)> <Delay = 0.00>
ST_43 : Operation 318 [1/1] (0.00ns)   --->   "%t1_vec_coeffs_addr_1 = getelementptr [1280 x i32]* %t1_vec_coeffs, i64 0, i64 %tmp_176_cast" [poly.c:124->sign.c:365]   --->   Operation 318 'getelementptr' 't1_vec_coeffs_addr_1' <Predicate = (!tmp_i3)> <Delay = 0.00>
ST_43 : Operation 319 [1/1] (0.00ns)   --->   "%chat_coeffs_addr_1 = getelementptr [256 x i32]* %chat_coeffs, i64 0, i64 %tmp_i9_71" [poly.c:124->sign.c:365]   --->   Operation 319 'getelementptr' 'chat_coeffs_addr_1' <Predicate = (!tmp_i3)> <Delay = 0.00>
ST_43 : Operation 320 [2/2] (2.77ns)   --->   "%chat_coeffs_load = load i32* %chat_coeffs_addr_1, align 4" [poly.c:124->sign.c:365]   --->   Operation 320 'load' 'chat_coeffs_load' <Predicate = (!tmp_i3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_43 : Operation 321 [2/2] (2.77ns)   --->   "%t1_vec_coeffs_load_1 = load i32* %t1_vec_coeffs_addr_1, align 4" [poly.c:124->sign.c:365]   --->   Operation 321 'load' 't1_vec_coeffs_load_1' <Predicate = (!tmp_i3)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_43 : Operation 322 [1/1] (0.00ns)   --->   "br label %polyveck_ntt.exit"   --->   Operation 322 'br' <Predicate = (tmp_i3)> <Delay = 0.00>

State 44 <SV = 28> <Delay = 2.77>
ST_44 : Operation 323 [1/2] (2.77ns)   --->   "%chat_coeffs_load = load i32* %chat_coeffs_addr_1, align 4" [poly.c:124->sign.c:365]   --->   Operation 323 'load' 'chat_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_44 : Operation 324 [1/2] (2.77ns)   --->   "%t1_vec_coeffs_load_1 = load i32* %t1_vec_coeffs_addr_1, align 4" [poly.c:124->sign.c:365]   --->   Operation 324 'load' 't1_vec_coeffs_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>

State 45 <SV = 29> <Delay = 6.88>
ST_45 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_146_i = zext i32 %chat_coeffs_load to i64" [poly.c:124->sign.c:365]   --->   Operation 325 'zext' 'tmp_146_i' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_147_i = zext i32 %t1_vec_coeffs_load_1 to i64" [poly.c:124->sign.c:365]   --->   Operation 326 'zext' 'tmp_147_i' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 327 [1/1] (6.88ns)   --->   "%a_assign = mul i64 %tmp_147_i, %tmp_146_i" [poly.c:124->sign.c:365]   --->   Operation 327 'mul' 'a_assign' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_169 = trunc i64 %a_assign to i32" [reduce.c:19->poly.c:124->sign.c:365]   --->   Operation 328 'trunc' 'tmp_169' <Predicate = true> <Delay = 0.00>

State 46 <SV = 30> <Delay = 6.88>
ST_46 : Operation 329 [1/1] (6.88ns)   --->   "%t_27 = mul i32 -58728449, %tmp_169" [reduce.c:19->poly.c:124->sign.c:365]   --->   Operation 329 'mul' 't_27' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 31> <Delay = 6.88>
ST_47 : Operation 330 [1/1] (0.00ns)   --->   "%t_37_cast = zext i32 %t_27 to i55" [reduce.c:20->poly.c:124->sign.c:365]   --->   Operation 330 'zext' 't_37_cast' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 331 [1/1] (6.88ns)   --->   "%t_28 = mul i55 8380417, %t_37_cast" [reduce.c:21->poly.c:124->sign.c:365]   --->   Operation 331 'mul' 't_28' <Predicate = true> <Delay = 6.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 32> <Delay = 5.77>
ST_48 : Operation 332 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([36 x i8]* @p_str) nounwind" [poly.c:124->sign.c:365]   --->   Operation 332 'specloopname' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 333 [1/1] (0.00ns)   --->   "%tmp2_vec_coeffs_addr = getelementptr [1280 x i32]* %tmp2_vec_coeffs, i64 0, i64 %tmp_176_cast" [poly.c:124->sign.c:365]   --->   Operation 333 'getelementptr' 'tmp2_vec_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 334 [1/1] (0.00ns)   --->   "%t_38_cast = zext i55 %t_28 to i64" [reduce.c:21->poly.c:124->sign.c:365]   --->   Operation 334 'zext' 't_38_cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 335 [1/1] (2.99ns)   --->   "%t_29 = add i64 %t_38_cast, %a_assign" [reduce.c:22->poly.c:124->sign.c:365]   --->   Operation 335 'add' 't_29' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 336 [1/1] (0.00ns)   --->   "%tmp_i_i3 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %t_29, i32 32, i32 63)" [reduce.c:23->poly.c:124->sign.c:365]   --->   Operation 336 'partselect' 'tmp_i_i3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 337 [1/1] (2.77ns)   --->   "store i32 %tmp_i_i3, i32* %tmp2_vec_coeffs_addr, align 4" [poly.c:124->sign.c:365]   --->   Operation 337 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_48 : Operation 338 [1/1] (0.00ns)   --->   "br label %.preheader73" [poly.c:123->sign.c:365]   --->   Operation 338 'br' <Predicate = true> <Delay = 0.00>

State 49 <SV = 27> <Delay = 1.35>
ST_49 : Operation 339 [1/1] (0.00ns)   --->   "%i_i9 = phi i3 [ %i_43, %.preheader72.loopexit ], [ 0, %.preheader72.preheader ]"   --->   Operation 339 'phi' 'i_i9' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 340 [1/1] (1.00ns)   --->   "%tmp_i2 = icmp eq i3 %i_i9, -3" [polyvec.c:159]   --->   Operation 340 'icmp' 'tmp_i2' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 341 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 341 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 342 [1/1] (1.34ns)   --->   "%i_43 = add i3 %i_i9, 1" [polyvec.c:159]   --->   Operation 342 'add' 'i_43' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 343 [1/1] (0.00ns)   --->   "br i1 %tmp_i2, label %polyveck_sub.exit, label %29" [polyvec.c:159]   --->   Operation 343 'br' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_167 = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i_i9, i8 0)" [polyvec.c:159]   --->   Operation 344 'bitconcatenate' 'tmp_167' <Predicate = (!tmp_i2)> <Delay = 0.00>
ST_49 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_175_cast = zext i11 %tmp_167 to i12" [poly.c:50]   --->   Operation 345 'zext' 'tmp_175_cast' <Predicate = (!tmp_i2)> <Delay = 0.00>
ST_49 : Operation 346 [1/1] (1.35ns)   --->   "br label %30" [poly.c:53]   --->   Operation 346 'br' <Predicate = (!tmp_i2)> <Delay = 1.35>
ST_49 : Operation 347 [2/2] (1.35ns)   --->   "call fastcc void @polyveck_freeze([1280 x i32]* %tmp1_vec_coeffs) nounwind" [sign.c:368]   --->   Operation 347 'call' <Predicate = (tmp_i2)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 28> <Delay = 4.53>
ST_50 : Operation 348 [1/1] (0.00ns)   --->   "%i_i_i2 = phi i9 [ 0, %29 ], [ %i_13, %31 ]"   --->   Operation 348 'phi' 'i_i_i2' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 349 [1/1] (1.34ns)   --->   "%tmp_i_i4 = icmp eq i9 %i_i_i2, -256" [poly.c:53]   --->   Operation 349 'icmp' 'tmp_i_i4' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 350 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind"   --->   Operation 350 'speclooptripcount' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 351 [1/1] (1.73ns)   --->   "%i_13 = add i9 %i_i_i2, 1" [poly.c:53]   --->   Operation 351 'add' 'i_13' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 352 [1/1] (0.00ns)   --->   "br i1 %tmp_i_i4, label %.preheader72.loopexit, label %31" [poly.c:53]   --->   Operation 352 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_i_i4_cast = zext i9 %i_i_i2 to i12" [poly.c:54]   --->   Operation 353 'zext' 'tmp_i_i4_cast' <Predicate = (!tmp_i_i4)> <Delay = 0.00>
ST_50 : Operation 354 [1/1] (1.76ns)   --->   "%tmp_170 = add i12 %tmp_175_cast, %tmp_i_i4_cast" [poly.c:54]   --->   Operation 354 'add' 'tmp_170' <Predicate = (!tmp_i_i4)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_177_cast = zext i12 %tmp_170 to i64" [poly.c:54]   --->   Operation 355 'zext' 'tmp_177_cast' <Predicate = (!tmp_i_i4)> <Delay = 0.00>
ST_50 : Operation 356 [1/1] (0.00ns)   --->   "%tmp1_vec_coeffs_addr = getelementptr [1280 x i32]* %tmp1_vec_coeffs, i64 0, i64 %tmp_177_cast" [poly.c:54]   --->   Operation 356 'getelementptr' 'tmp1_vec_coeffs_addr' <Predicate = (!tmp_i_i4)> <Delay = 0.00>
ST_50 : Operation 357 [1/1] (0.00ns)   --->   "%tmp2_vec_coeffs_addr_1 = getelementptr [1280 x i32]* %tmp2_vec_coeffs, i64 0, i64 %tmp_177_cast" [poly.c:54]   --->   Operation 357 'getelementptr' 'tmp2_vec_coeffs_addr_1' <Predicate = (!tmp_i_i4)> <Delay = 0.00>
ST_50 : Operation 358 [2/2] (2.77ns)   --->   "%tmp1_vec_coeffs_load = load i32* %tmp1_vec_coeffs_addr, align 4" [poly.c:54]   --->   Operation 358 'load' 'tmp1_vec_coeffs_load' <Predicate = (!tmp_i_i4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_50 : Operation 359 [2/2] (2.77ns)   --->   "%tmp2_vec_coeffs_load = load i32* %tmp2_vec_coeffs_addr_1, align 4" [poly.c:54]   --->   Operation 359 'load' 'tmp2_vec_coeffs_load' <Predicate = (!tmp_i_i4)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_50 : Operation 360 [1/1] (0.00ns)   --->   "br label %.preheader72"   --->   Operation 360 'br' <Predicate = (tmp_i_i4)> <Delay = 0.00>

State 51 <SV = 29> <Delay = 6.48>
ST_51 : Operation 361 [1/2] (2.77ns)   --->   "%tmp1_vec_coeffs_load = load i32* %tmp1_vec_coeffs_addr, align 4" [poly.c:54]   --->   Operation 361 'load' 'tmp1_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_51 : Operation 362 [1/2] (2.77ns)   --->   "%tmp2_vec_coeffs_load = load i32* %tmp2_vec_coeffs_addr_1, align 4" [poly.c:54]   --->   Operation 362 'load' 'tmp2_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_51 : Operation 363 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_143_i_i = add i32 %tmp1_vec_coeffs_load, 16760834" [poly.c:54]   --->   Operation 363 'add' 'tmp_143_i_i' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_51 : Operation 364 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%tmp_144_i_i = sub i32 %tmp_143_i_i, %tmp2_vec_coeffs_load" [poly.c:54]   --->   Operation 364 'sub' 'tmp_144_i_i' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 52 <SV = 30> <Delay = 2.77>
ST_52 : Operation 365 [1/1] (2.77ns)   --->   "store i32 %tmp_144_i_i, i32* %tmp1_vec_coeffs_addr, align 4" [poly.c:54]   --->   Operation 365 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_52 : Operation 366 [1/1] (0.00ns)   --->   "br label %30" [poly.c:53]   --->   Operation 366 'br' <Predicate = true> <Delay = 0.00>

State 53 <SV = 28> <Delay = 1.35>
ST_53 : Operation 367 [1/2] (0.00ns)   --->   "call fastcc void @polyveck_freeze([1280 x i32]* %tmp1_vec_coeffs) nounwind" [sign.c:368]   --->   Operation 367 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_53 : Operation 368 [1/1] (1.35ns)   --->   "br label %32" [polyvec.c:218->sign.c:369]   --->   Operation 368 'br' <Predicate = true> <Delay = 1.35>

State 54 <SV = 29> <Delay = 1.35>
ST_54 : Operation 369 [1/1] (0.00ns)   --->   "%i_i2 = phi i3 [ 0, %polyveck_sub.exit ], [ %i_45, %33 ]"   --->   Operation 369 'phi' 'i_i2' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 370 [1/1] (1.00ns)   --->   "%tmp_i4 = icmp eq i3 %i_i2, -3" [polyvec.c:218->sign.c:369]   --->   Operation 370 'icmp' 'tmp_i4' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 371 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"   --->   Operation 371 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 372 [1/1] (1.34ns)   --->   "%i_45 = add i3 %i_i2, 1" [polyvec.c:218->sign.c:369]   --->   Operation 372 'add' 'i_45' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 373 [1/1] (0.00ns)   --->   "br i1 %tmp_i4, label %polyveck_invntt_montgomery.exit, label %33" [polyvec.c:218->sign.c:369]   --->   Operation 373 'br' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 374 [2/2] (0.00ns)   --->   "call fastcc void @invntt_frominvmont([1280 x i32]* %tmp1_vec_coeffs, i3 %i_i2) nounwind" [poly.c:106->polyvec.c:219->sign.c:369]   --->   Operation 374 'call' <Predicate = (!tmp_i4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_54 : Operation 375 [2/2] (1.35ns)   --->   "call fastcc void @polyveck_freeze([1280 x i32]* %tmp1_vec_coeffs) nounwind" [sign.c:372]   --->   Operation 375 'call' <Predicate = (tmp_i4)> <Delay = 1.35> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 30> <Delay = 0.00>
ST_55 : Operation 376 [1/2] (0.00ns)   --->   "call fastcc void @invntt_frominvmont([1280 x i32]* %tmp1_vec_coeffs, i3 %i_i2) nounwind" [poly.c:106->polyvec.c:219->sign.c:369]   --->   Operation 376 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_55 : Operation 377 [1/1] (0.00ns)   --->   "br label %32" [polyvec.c:218->sign.c:369]   --->   Operation 377 'br' <Predicate = true> <Delay = 0.00>

State 56 <SV = 30> <Delay = 0.00>
ST_56 : Operation 378 [1/2] (0.00ns)   --->   "call fastcc void @polyveck_freeze([1280 x i32]* %tmp1_vec_coeffs) nounwind" [sign.c:372]   --->   Operation 378 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 31> <Delay = 0.00>
ST_57 : Operation 379 [2/2] (0.00ns)   --->   "call fastcc void @polyveck_use_hint([1280 x i6]* %w1_vec_coeffs, [1280 x i32]* %tmp1_vec_coeffs, [1280 x i1]* %h_vec_coeffs) nounwind" [sign.c:373]   --->   Operation 379 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 32> <Delay = 1.35>
ST_58 : Operation 380 [1/2] (0.00ns)   --->   "call fastcc void @polyveck_use_hint([1280 x i6]* %w1_vec_coeffs, [1280 x i32]* %tmp1_vec_coeffs, [1280 x i1]* %h_vec_coeffs) nounwind" [sign.c:373]   --->   Operation 380 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 381 [1/1] (1.35ns)   --->   "br label %34" [sign.c:388]   --->   Operation 381 'br' <Predicate = true> <Delay = 1.35>

State 59 <SV = 33> <Delay = 1.75>
ST_59 : Operation 382 [2/2] (1.75ns)   --->   "%mlen_load_2 = load i64* %mlen_addr, align 8" [sign.c:388]   --->   Operation 382 'load' 'mlen_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>

State 60 <SV = 34> <Delay = 4.56>
ST_60 : Operation 383 [1/1] (0.00ns)   --->   "%i_6 = phi i12 [ 0, %polyveck_invntt_montgomery.exit ], [ %i_46, %35 ]"   --->   Operation 383 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 384 [1/1] (0.00ns)   --->   "%i_6_cast1 = zext i12 %i_6 to i13" [sign.c:388]   --->   Operation 384 'zext' 'i_6_cast1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 385 [1/1] (0.00ns)   --->   "%i_6_cast = zext i12 %i_6 to i64" [sign.c:388]   --->   Operation 385 'zext' 'i_6_cast' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 386 [1/2] (1.75ns)   --->   "%mlen_load_2 = load i64* %mlen_addr, align 8" [sign.c:388]   --->   Operation 386 'load' 'mlen_load_2' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_60 : Operation 387 [1/1] (2.34ns)   --->   "%tmp_171 = icmp ult i64 %i_6_cast, %mlen_load_2" [sign.c:388]   --->   Operation 387 'icmp' 'tmp_171' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 388 [1/1] (1.77ns)   --->   "%i_46 = add i12 %i_6, 1" [sign.c:388]   --->   Operation 388 'add' 'i_46' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 389 [1/1] (0.00ns)   --->   "br i1 %tmp_171, label %35, label %.loopexit.loopexit" [sign.c:388]   --->   Operation 389 'br' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 390 [1/1] (1.79ns)   --->   "%sum1 = add i13 %i_6_cast1, 2701" [sign.c:388]   --->   Operation 390 'add' 'sum1' <Predicate = (tmp_171)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 391 [1/1] (0.00ns)   --->   "%sum1_cast = zext i13 %sum1 to i64" [sign.c:388]   --->   Operation 391 'zext' 'sum1_cast' <Predicate = (tmp_171)> <Delay = 0.00>
ST_60 : Operation 392 [1/1] (0.00ns)   --->   "%sm_addr_1 = getelementptr [6101 x i8]* %sm, i64 0, i64 %sum1_cast" [sign.c:389]   --->   Operation 392 'getelementptr' 'sm_addr_1' <Predicate = (tmp_171)> <Delay = 0.00>
ST_60 : Operation 393 [2/2] (2.77ns)   --->   "%sm_load_1 = load i8* %sm_addr_1, align 1" [sign.c:389]   --->   Operation 393 'load' 'sm_load_1' <Predicate = (tmp_171)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_60 : Operation 394 [1/1] (1.35ns)   --->   "br label %.loopexit"   --->   Operation 394 'br' <Predicate = (!tmp_171)> <Delay = 1.35>

State 61 <SV = 35> <Delay = 5.54>
ST_61 : Operation 395 [1/2] (2.77ns)   --->   "%sm_load_1 = load i8* %sm_addr_1, align 1" [sign.c:389]   --->   Operation 395 'load' 'sm_load_1' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_61 : Operation 396 [1/1] (0.00ns)   --->   "%m_addr_5 = getelementptr [3400 x i8]* %m, i64 0, i64 %i_6_cast" [sign.c:389]   --->   Operation 396 'getelementptr' 'm_addr_5' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 397 [1/1] (2.77ns)   --->   "store i8 %sm_load_1, i8* %m_addr_5, align 1" [sign.c:389]   --->   Operation 397 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_61 : Operation 398 [1/1] (0.00ns)   --->   "br label %34" [sign.c:388]   --->   Operation 398 'br' <Predicate = true> <Delay = 0.00>

State 62 <SV = 1> <Delay = 2.77>
ST_62 : Operation 399 [1/1] (0.00ns)   --->   "%i = phi i12 [ 0, %1 ], [ %i_32, %3 ]"   --->   Operation 399 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 400 [1/1] (0.00ns)   --->   "%i_cast = zext i12 %i to i64" [sign.c:321]   --->   Operation 400 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 401 [1/1] (2.34ns)   --->   "%exitcond1 = icmp eq i64 %i_cast, %smlen_read" [sign.c:321]   --->   Operation 401 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 402 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 2700, i64 0) nounwind"   --->   Operation 402 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 403 [1/1] (1.77ns)   --->   "%i_32 = add i12 %i, 1" [sign.c:321]   --->   Operation 403 'add' 'i_32' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 404 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit.loopexit153, label %3" [sign.c:321]   --->   Operation 404 'br' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 405 [1/1] (0.00ns)   --->   "%m_addr_1 = getelementptr [3400 x i8]* %m, i64 0, i64 %i_cast" [sign.c:322]   --->   Operation 405 'getelementptr' 'm_addr_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_62 : Operation 406 [1/1] (2.77ns)   --->   "store i8 0, i8* %m_addr_1, align 1" [sign.c:322]   --->   Operation 406 'store' <Predicate = (!exitcond1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3400> <RAM>
ST_62 : Operation 407 [1/1] (0.00ns)   --->   "br label %2" [sign.c:321]   --->   Operation 407 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_62 : Operation 408 [1/1] (1.35ns)   --->   "br label %.loopexit"   --->   Operation 408 'br' <Predicate = (exitcond1)> <Delay = 1.35>

State 63 <SV = 35> <Delay = 0.81>
ST_63 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node p_0_cast)   --->   "%p_0 = phi i1 [ false, %.loopexit.loopexit ], [ true, %.loopexit.loopexit152 ], [ true, %.loopexit.loopexit153 ]"   --->   Operation 409 'phi' 'p_0' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 410 [1/1] (0.81ns) (out node of the LUT)   --->   "%p_0_cast = select i1 %p_0, i32 -1, i32 0" [sign.c:400]   --->   Operation 410 'select' 'p_0_cast' <Predicate = true> <Delay = 0.81> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_63 : Operation 411 [1/1] (0.00ns)   --->   "ret i32 %p_0_cast" [sign.c:400]   --->   Operation 411 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 4.75ns
The critical path consists of the following:
	wire read on port 'smlen' [9]  (0 ns)
	'add' operation ('tmp_s', sign.c:328) [35]  (3 ns)
	'store' operation (sign.c:328) of variable 'tmp_s', sign.c:328 on array 'mlen' [36]  (1.75 ns)

 <State 2>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', packing.c:44->sign.c:330) [39]  (0 ns)
	'getelementptr' operation ('pk_addr_1', packing.c:45->sign.c:330) [46]  (0 ns)
	'load' operation ('pk_load_1', packing.c:45->sign.c:330) on array 'pk' [47]  (2.77 ns)

 <State 3>: 4.53ns
The critical path consists of the following:
	'load' operation ('pk_load_1', packing.c:45->sign.c:330) on array 'pk' [47]  (2.77 ns)
	'store' operation (packing.c:45->sign.c:330) of variable 'pk_load_1', packing.c:45->sign.c:330 on array 'rho', sign.c:313 [49]  (1.75 ns)

 <State 4>: 1.76ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', packing.c:48->sign.c:330) [54]  (0 ns)
	'add' operation ('sum5_i', packing.c:49->sign.c:330) [61]  (1.76 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', polyvec.c:102->sign.c:332) [68]  (1.35 ns)

 <State 7>: 2.11ns
The critical path consists of the following:
	'phi' operation ('ret') with incoming values : ('ret', polyvec.c:103->sign.c:332) [69]  (0 ns)
	'icmp' operation ('tmp_151', sign.c:332) [105]  (2.11 ns)

 <State 8>: 4.54ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:145->polyvec.c:103->sign.c:332) [79]  (0 ns)
	'add' operation ('tmp_154', poly.c:147->polyvec.c:103->sign.c:332) [86]  (1.76 ns)
	'getelementptr' operation ('z_vec_coeffs_addr', poly.c:147->polyvec.c:103->sign.c:332) [88]  (0 ns)
	'load' operation ('z_vec_coeffs_load', poly.c:147->polyvec.c:103->sign.c:332) on array 'z.vec.coeffs', sign.c:316 [89]  (2.77 ns)

 <State 9>: 2.77ns
The critical path consists of the following:
	'load' operation ('z_vec_coeffs_load', poly.c:147->polyvec.c:103->sign.c:332) on array 'z.vec.coeffs', sign.c:316 [89]  (2.77 ns)

 <State 10>: 7.82ns
The critical path consists of the following:
	'sub' operation ('t', poly.c:147->polyvec.c:103->sign.c:332) [90]  (2.18 ns)
	'xor' operation ('t', poly.c:148->polyvec.c:103->sign.c:332) [93]  (0 ns)
	'sub' operation ('t', poly.c:149->polyvec.c:103->sign.c:332) [94]  (2.18 ns)
	'icmp' operation ('tmp_160_i_i', poly.c:151->polyvec.c:103->sign.c:332) [95]  (2.11 ns)
	multiplexor before 'phi' operation ('p_0_i_i') [98]  (1.35 ns)

 <State 11>: 0.8ns
The critical path consists of the following:
	'phi' operation ('p_0_i_i') [98]  (0 ns)
	'or' operation ('tmp_92', polyvec.c:103->sign.c:332) [100]  (0.8 ns)

 <State 12>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', sign.c:334) [111]  (0 ns)
	'getelementptr' operation ('m_addr_2', sign.c:335) [117]  (0 ns)
	'store' operation (sign.c:335) of constant 0 on array 'm' [118]  (2.77 ns)

 <State 13>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', sign.c:342) [125]  (0 ns)
	'getelementptr' operation ('pk_addr', sign.c:343) [133]  (0 ns)
	'load' operation ('pk_load', sign.c:343) on array 'pk' [134]  (2.77 ns)

 <State 14>: 5.54ns
The critical path consists of the following:
	'load' operation ('pk_load', sign.c:343) on array 'pk' [134]  (2.77 ns)
	'store' operation (sign.c:343) of variable 'pk_load', sign.c:343 on array 'm' [138]  (2.77 ns)

 <State 15>: 1.75ns
The critical path consists of the following:
	'load' operation ('mlen_load', sign.c:346) on array 'mlen' [145]  (1.75 ns)

 <State 16>: 4.58ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', sign.c:346) [143]  (0 ns)
	'add' operation ('sum', sign.c:346) [150]  (1.81 ns)
	'getelementptr' operation ('sm_addr', sign.c:347) [152]  (0 ns)
	'load' operation ('sm_load', sign.c:347) on array 'sm' [153]  (2.77 ns)

 <State 17>: 5.54ns
The critical path consists of the following:
	'load' operation ('sm_load', sign.c:347) on array 'sm' [153]  (2.77 ns)
	'store' operation (sign.c:347) of variable 'sm_load', sign.c:347 on array 'm' [155]  (2.77 ns)

 <State 18>: 0ns
The critical path consists of the following:

 <State 19>: 1.35ns
The critical path consists of the following:
	'call' operation (fips202.c:495->fips202.c:558) to 'keccak_squeezeblocks.2' [159]  (1.35 ns)

 <State 20>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', fips202.c:559) [162]  (1.35 ns)

 <State 21>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fips202.c:559) [162]  (0 ns)
	'getelementptr' operation ('output_assign_addr', fips202.c:560) [170]  (0 ns)
	'load' operation ('output_assign_load', fips202.c:560) on array 'output_assign' [171]  (2.77 ns)

 <State 22>: 5.54ns
The critical path consists of the following:
	'load' operation ('output_assign_load', fips202.c:560) on array 'output_assign' [171]  (2.77 ns)
	'store' operation (fips202.c:560) of variable 'output_assign_load', fips202.c:560 on array 'm' [175]  (2.77 ns)

 <State 23>: 6.1ns
The critical path consists of the following:
	'load' operation ('mlen_load_1', sign.c:351) on array 'mlen' [178]  (1.75 ns)
	'add' operation ('inlen', sign.c:351) [179]  (3 ns)
	'call' operation (fips202.c:476->fips202.c:551->sign.c:351) to 'keccak_absorb' [180]  (1.35 ns)

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 1.35ns
The critical path consists of the following:
	'call' operation (fips202.c:495->fips202.c:558->sign.c:351) to 'keccak_squeezeblocks.2' [181]  (1.35 ns)

 <State 26>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', fips202.c:559->sign.c:351) [184]  (1.35 ns)

 <State 27>: 1.6ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fips202.c:559->sign.c:351) [184]  (0 ns)
	'add' operation ('i', fips202.c:559->sign.c:351) [187]  (1.6 ns)

 <State 28>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', polyvec.c:54->sign.c:356) [193]  (1.35 ns)

 <State 29>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', sign.c:357) [204]  (1.35 ns)

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tmp_158', sign.c:360) with incoming values : ('tmp_159', sign.c:360) [215]  (1.35 ns)

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 2.77ns
The critical path consists of the following:
	'phi' operation ('tmp_158', sign.c:360) with incoming values : ('tmp_159', sign.c:360) [215]  (0 ns)
	'getelementptr' operation ('c_coeffs_addr', sign.c:360) [219]  (0 ns)
	'load' operation ('c_coeffs_load', sign.c:360) on array 'c_coeffs' [220]  (2.77 ns)

 <State 34>: 5.54ns
The critical path consists of the following:
	'load' operation ('c_coeffs_load', sign.c:360) on array 'c_coeffs' [220]  (2.77 ns)
	'store' operation (sign.c:360) of variable 'extLd', sign.c:360 on array 'chat.coeffs', sign.c:315 [222]  (2.77 ns)

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', polyvec.c:189->sign.c:362) [230]  (1.35 ns)

 <State 37>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', poly.c:83->polyvec.c:190->sign.c:362) [240]  (1.35 ns)

 <State 38>: 4.54ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:83->polyvec.c:190->sign.c:362) [240]  (0 ns)
	'add' operation ('tmp_163', poly.c:84->polyvec.c:190->sign.c:362) [247]  (1.76 ns)
	'getelementptr' operation ('t1_vec_coeffs_addr', poly.c:84->polyvec.c:190->sign.c:362) [249]  (0 ns)
	'load' operation ('t1_vec_coeffs_load', poly.c:84->polyvec.c:190->sign.c:362) on array 'v.vec.coeffs', sign.c:317 [250]  (2.77 ns)

 <State 39>: 5.54ns
The critical path consists of the following:
	'load' operation ('t1_vec_coeffs_load', poly.c:84->polyvec.c:190->sign.c:362) on array 'v.vec.coeffs', sign.c:317 [250]  (2.77 ns)
	'shl' operation ('tmp_164', poly.c:84->polyvec.c:190->sign.c:362) [251]  (0 ns)
	'store' operation (poly.c:84->polyvec.c:190->sign.c:362) of variable 'tmp_164', poly.c:84->polyvec.c:190->sign.c:362 on array 'v.vec.coeffs', sign.c:317 [252]  (2.77 ns)

 <State 40>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', sign.c:364) [270]  (1.35 ns)

 <State 41>: 0ns
The critical path consists of the following:

 <State 42>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', poly.c:123->sign.c:365) [280]  (1.35 ns)

 <State 43>: 4.54ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:123->sign.c:365) [280]  (0 ns)
	'add' operation ('tmp_168', poly.c:124->sign.c:365) [289]  (1.76 ns)
	'getelementptr' operation ('t1_vec_coeffs_addr_1', poly.c:124->sign.c:365) [291]  (0 ns)
	'load' operation ('t1_vec_coeffs_load_1', poly.c:124->sign.c:365) on array 'v.vec.coeffs', sign.c:317 [296]  (2.77 ns)

 <State 44>: 2.77ns
The critical path consists of the following:
	'load' operation ('chat_coeffs_load', poly.c:124->sign.c:365) on array 'chat.coeffs', sign.c:315 [294]  (2.77 ns)

 <State 45>: 6.88ns
The critical path consists of the following:
	'mul' operation ('a', poly.c:124->sign.c:365) [298]  (6.88 ns)

 <State 46>: 6.88ns
The critical path consists of the following:
	'mul' operation ('t', reduce.c:19->poly.c:124->sign.c:365) [300]  (6.88 ns)

 <State 47>: 6.88ns
The critical path consists of the following:
	'mul' operation ('t', reduce.c:21->poly.c:124->sign.c:365) [302]  (6.88 ns)

 <State 48>: 5.77ns
The critical path consists of the following:
	'add' operation ('t', reduce.c:22->poly.c:124->sign.c:365) [304]  (3 ns)
	'store' operation (poly.c:124->sign.c:365) of variable 'tmp_i_i3', reduce.c:23->poly.c:124->sign.c:365 on array 'v.vec.coeffs', sign.c:317 [306]  (2.77 ns)

 <State 49>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', poly.c:53) [323]  (1.35 ns)

 <State 50>: 4.54ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', poly.c:53) [323]  (0 ns)
	'add' operation ('tmp_170', poly.c:54) [330]  (1.76 ns)
	'getelementptr' operation ('tmp1_vec_coeffs_addr', poly.c:54) [332]  (0 ns)
	'load' operation ('tmp1_vec_coeffs_load', poly.c:54) on array 'u.vec.coeffs', sign.c:317 [334]  (2.77 ns)

 <State 51>: 6.49ns
The critical path consists of the following:
	'load' operation ('tmp1_vec_coeffs_load', poly.c:54) on array 'u.vec.coeffs', sign.c:317 [334]  (2.77 ns)
	'add' operation ('tmp_143_i_i', poly.c:54) [336]  (0 ns)
	'sub' operation ('tmp_144_i_i', poly.c:54) [337]  (3.72 ns)

 <State 52>: 2.77ns
The critical path consists of the following:
	'store' operation (poly.c:54) of variable 'tmp_144_i_i', poly.c:54 on array 'u.vec.coeffs', sign.c:317 [338]  (2.77 ns)

 <State 53>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', polyvec.c:218->sign.c:369) [346]  (1.35 ns)

 <State 54>: 1.35ns
The critical path consists of the following:
	'call' operation (sign.c:372) to 'polyveck_freeze' [355]  (1.35 ns)

 <State 55>: 0ns
The critical path consists of the following:

 <State 56>: 0ns
The critical path consists of the following:

 <State 57>: 0ns
The critical path consists of the following:

 <State 58>: 1.35ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', sign.c:388) [359]  (1.35 ns)

 <State 59>: 1.75ns
The critical path consists of the following:
	'load' operation ('mlen_load_2', sign.c:388) on array 'mlen' [362]  (1.75 ns)

 <State 60>: 4.57ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', sign.c:388) [359]  (0 ns)
	'add' operation ('sum1', sign.c:388) [367]  (1.79 ns)
	'getelementptr' operation ('sm_addr_1', sign.c:389) [369]  (0 ns)
	'load' operation ('sm_load_1', sign.c:389) on array 'sm' [370]  (2.77 ns)

 <State 61>: 5.54ns
The critical path consists of the following:
	'load' operation ('sm_load_1', sign.c:389) on array 'sm' [370]  (2.77 ns)
	'store' operation (sign.c:389) of variable 'sm_load_1', sign.c:389 on array 'm' [372]  (2.77 ns)

 <State 62>: 2.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', sign.c:321) [380]  (0 ns)
	'getelementptr' operation ('m_addr_1', sign.c:322) [387]  (0 ns)
	'store' operation (sign.c:322) of constant 0 on array 'm' [388]  (2.77 ns)

 <State 63>: 0.813ns
The critical path consists of the following:
	'phi' operation ('p_0') [393]  (0 ns)
	'select' operation ('p_0_cast', sign.c:400) [394]  (0.813 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
