GowinSynthesis start
Running parser ...
Analyzing VHDL file 'C:\Users\mauri\Desktop\Tercer_semestre\DSD\PracticasDSD\practica6\practica6\src\p6.vhd'
Analyzing entity 'p6'("C:\Users\mauri\Desktop\Tercer_semestre\DSD\PracticasDSD\practica6\practica6\src\p6.vhd":5)
Analyzing architecture 'a_p6'("C:\Users\mauri\Desktop\Tercer_semestre\DSD\PracticasDSD\practica6\practica6\src\p6.vhd":12)
Processing 'P6(A_P6)'("C:\Users\mauri\Desktop\Tercer_semestre\DSD\PracticasDSD\practica6\practica6\src\p6.vhd":5)
NOTE  (EX0101) : Current top module is "P6"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\mauri\Desktop\Tercer_semestre\DSD\PracticasDSD\practica6\practica6\impl\gwsynthesis\practica6.vg" completed
[100%] Generate report file "C:\Users\mauri\Desktop\Tercer_semestre\DSD\PracticasDSD\practica6\practica6\impl\gwsynthesis\practica6_syn.rpt.html" completed
GowinSynthesis finish
