
motor_driver_eval_graph.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004c64  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b8c  08004d20  08004d20  00014d20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080058ac  080058ac  000203c4  2**0
                  CONTENTS
  4 .ARM          00000000  080058ac  080058ac  000203c4  2**0
                  CONTENTS
  5 .data         000003c4  20000000  080058ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000057c  200003c4  08005c70  000203c4  2**2
                  ALLOC
  7 ._user_heap_stack 00000480  20000940  08005c70  00020940  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  000203c4  2**0
                  CONTENTS, READONLY
  9 .debug_line   0001e26d  00000000  00000000  000203ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_line_str 0000009f  00000000  00000000  0003e659  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_info   00028a0b  00000000  00000000  0003e6f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 000062a8  00000000  00000000  00067103  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00001698  00000000  00000000  0006d3b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_str    000095d3  00000000  00000000  0006ea48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001904  00000000  00000000  0007801b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_loclists 0000dfd2  00000000  00000000  0007991f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  000878f1  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003e34  00000000  00000000  00087934  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__gnu_thumb1_case_uqi>:
 80000bc:	b402      	push	{r1}
 80000be:	4671      	mov	r1, lr
 80000c0:	0849      	lsrs	r1, r1, #1
 80000c2:	0049      	lsls	r1, r1, #1
 80000c4:	5c09      	ldrb	r1, [r1, r0]
 80000c6:	0049      	lsls	r1, r1, #1
 80000c8:	448e      	add	lr, r1
 80000ca:	bc02      	pop	{r1}
 80000cc:	4770      	bx	lr
 80000ce:	46c0      	nop			; (mov r8, r8)

080000d0 <__gnu_thumb1_case_uhi>:
 80000d0:	b403      	push	{r0, r1}
 80000d2:	4671      	mov	r1, lr
 80000d4:	0849      	lsrs	r1, r1, #1
 80000d6:	0040      	lsls	r0, r0, #1
 80000d8:	0049      	lsls	r1, r1, #1
 80000da:	5a09      	ldrh	r1, [r1, r0]
 80000dc:	0049      	lsls	r1, r1, #1
 80000de:	448e      	add	lr, r1
 80000e0:	bc03      	pop	{r0, r1}
 80000e2:	4770      	bx	lr

080000e4 <__udivsi3>:
 80000e4:	2200      	movs	r2, #0
 80000e6:	0843      	lsrs	r3, r0, #1
 80000e8:	428b      	cmp	r3, r1
 80000ea:	d374      	bcc.n	80001d6 <__udivsi3+0xf2>
 80000ec:	0903      	lsrs	r3, r0, #4
 80000ee:	428b      	cmp	r3, r1
 80000f0:	d35f      	bcc.n	80001b2 <__udivsi3+0xce>
 80000f2:	0a03      	lsrs	r3, r0, #8
 80000f4:	428b      	cmp	r3, r1
 80000f6:	d344      	bcc.n	8000182 <__udivsi3+0x9e>
 80000f8:	0b03      	lsrs	r3, r0, #12
 80000fa:	428b      	cmp	r3, r1
 80000fc:	d328      	bcc.n	8000150 <__udivsi3+0x6c>
 80000fe:	0c03      	lsrs	r3, r0, #16
 8000100:	428b      	cmp	r3, r1
 8000102:	d30d      	bcc.n	8000120 <__udivsi3+0x3c>
 8000104:	22ff      	movs	r2, #255	; 0xff
 8000106:	0209      	lsls	r1, r1, #8
 8000108:	ba12      	rev	r2, r2
 800010a:	0c03      	lsrs	r3, r0, #16
 800010c:	428b      	cmp	r3, r1
 800010e:	d302      	bcc.n	8000116 <__udivsi3+0x32>
 8000110:	1212      	asrs	r2, r2, #8
 8000112:	0209      	lsls	r1, r1, #8
 8000114:	d065      	beq.n	80001e2 <__udivsi3+0xfe>
 8000116:	0b03      	lsrs	r3, r0, #12
 8000118:	428b      	cmp	r3, r1
 800011a:	d319      	bcc.n	8000150 <__udivsi3+0x6c>
 800011c:	e000      	b.n	8000120 <__udivsi3+0x3c>
 800011e:	0a09      	lsrs	r1, r1, #8
 8000120:	0bc3      	lsrs	r3, r0, #15
 8000122:	428b      	cmp	r3, r1
 8000124:	d301      	bcc.n	800012a <__udivsi3+0x46>
 8000126:	03cb      	lsls	r3, r1, #15
 8000128:	1ac0      	subs	r0, r0, r3
 800012a:	4152      	adcs	r2, r2
 800012c:	0b83      	lsrs	r3, r0, #14
 800012e:	428b      	cmp	r3, r1
 8000130:	d301      	bcc.n	8000136 <__udivsi3+0x52>
 8000132:	038b      	lsls	r3, r1, #14
 8000134:	1ac0      	subs	r0, r0, r3
 8000136:	4152      	adcs	r2, r2
 8000138:	0b43      	lsrs	r3, r0, #13
 800013a:	428b      	cmp	r3, r1
 800013c:	d301      	bcc.n	8000142 <__udivsi3+0x5e>
 800013e:	034b      	lsls	r3, r1, #13
 8000140:	1ac0      	subs	r0, r0, r3
 8000142:	4152      	adcs	r2, r2
 8000144:	0b03      	lsrs	r3, r0, #12
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x6a>
 800014a:	030b      	lsls	r3, r1, #12
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0ac3      	lsrs	r3, r0, #11
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x76>
 8000156:	02cb      	lsls	r3, r1, #11
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0a83      	lsrs	r3, r0, #10
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x82>
 8000162:	028b      	lsls	r3, r1, #10
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0a43      	lsrs	r3, r0, #9
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x8e>
 800016e:	024b      	lsls	r3, r1, #9
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0a03      	lsrs	r3, r0, #8
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x9a>
 800017a:	020b      	lsls	r3, r1, #8
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	d2cd      	bcs.n	800011e <__udivsi3+0x3a>
 8000182:	09c3      	lsrs	r3, r0, #7
 8000184:	428b      	cmp	r3, r1
 8000186:	d301      	bcc.n	800018c <__udivsi3+0xa8>
 8000188:	01cb      	lsls	r3, r1, #7
 800018a:	1ac0      	subs	r0, r0, r3
 800018c:	4152      	adcs	r2, r2
 800018e:	0983      	lsrs	r3, r0, #6
 8000190:	428b      	cmp	r3, r1
 8000192:	d301      	bcc.n	8000198 <__udivsi3+0xb4>
 8000194:	018b      	lsls	r3, r1, #6
 8000196:	1ac0      	subs	r0, r0, r3
 8000198:	4152      	adcs	r2, r2
 800019a:	0943      	lsrs	r3, r0, #5
 800019c:	428b      	cmp	r3, r1
 800019e:	d301      	bcc.n	80001a4 <__udivsi3+0xc0>
 80001a0:	014b      	lsls	r3, r1, #5
 80001a2:	1ac0      	subs	r0, r0, r3
 80001a4:	4152      	adcs	r2, r2
 80001a6:	0903      	lsrs	r3, r0, #4
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xcc>
 80001ac:	010b      	lsls	r3, r1, #4
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	08c3      	lsrs	r3, r0, #3
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xd8>
 80001b8:	00cb      	lsls	r3, r1, #3
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0883      	lsrs	r3, r0, #2
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xe4>
 80001c4:	008b      	lsls	r3, r1, #2
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0843      	lsrs	r3, r0, #1
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xf0>
 80001d0:	004b      	lsls	r3, r1, #1
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	1a41      	subs	r1, r0, r1
 80001d8:	d200      	bcs.n	80001dc <__udivsi3+0xf8>
 80001da:	4601      	mov	r1, r0
 80001dc:	4152      	adcs	r2, r2
 80001de:	4610      	mov	r0, r2
 80001e0:	4770      	bx	lr
 80001e2:	e7ff      	b.n	80001e4 <__udivsi3+0x100>
 80001e4:	b501      	push	{r0, lr}
 80001e6:	2000      	movs	r0, #0
 80001e8:	f000 f8f0 	bl	80003cc <__aeabi_idiv0>
 80001ec:	bd02      	pop	{r1, pc}
 80001ee:	46c0      	nop			; (mov r8, r8)

080001f0 <__aeabi_uidivmod>:
 80001f0:	2900      	cmp	r1, #0
 80001f2:	d0f7      	beq.n	80001e4 <__udivsi3+0x100>
 80001f4:	e776      	b.n	80000e4 <__udivsi3>
 80001f6:	4770      	bx	lr

080001f8 <__divsi3>:
 80001f8:	4603      	mov	r3, r0
 80001fa:	430b      	orrs	r3, r1
 80001fc:	d47f      	bmi.n	80002fe <__divsi3+0x106>
 80001fe:	2200      	movs	r2, #0
 8000200:	0843      	lsrs	r3, r0, #1
 8000202:	428b      	cmp	r3, r1
 8000204:	d374      	bcc.n	80002f0 <__divsi3+0xf8>
 8000206:	0903      	lsrs	r3, r0, #4
 8000208:	428b      	cmp	r3, r1
 800020a:	d35f      	bcc.n	80002cc <__divsi3+0xd4>
 800020c:	0a03      	lsrs	r3, r0, #8
 800020e:	428b      	cmp	r3, r1
 8000210:	d344      	bcc.n	800029c <__divsi3+0xa4>
 8000212:	0b03      	lsrs	r3, r0, #12
 8000214:	428b      	cmp	r3, r1
 8000216:	d328      	bcc.n	800026a <__divsi3+0x72>
 8000218:	0c03      	lsrs	r3, r0, #16
 800021a:	428b      	cmp	r3, r1
 800021c:	d30d      	bcc.n	800023a <__divsi3+0x42>
 800021e:	22ff      	movs	r2, #255	; 0xff
 8000220:	0209      	lsls	r1, r1, #8
 8000222:	ba12      	rev	r2, r2
 8000224:	0c03      	lsrs	r3, r0, #16
 8000226:	428b      	cmp	r3, r1
 8000228:	d302      	bcc.n	8000230 <__divsi3+0x38>
 800022a:	1212      	asrs	r2, r2, #8
 800022c:	0209      	lsls	r1, r1, #8
 800022e:	d065      	beq.n	80002fc <__divsi3+0x104>
 8000230:	0b03      	lsrs	r3, r0, #12
 8000232:	428b      	cmp	r3, r1
 8000234:	d319      	bcc.n	800026a <__divsi3+0x72>
 8000236:	e000      	b.n	800023a <__divsi3+0x42>
 8000238:	0a09      	lsrs	r1, r1, #8
 800023a:	0bc3      	lsrs	r3, r0, #15
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__divsi3+0x4c>
 8000240:	03cb      	lsls	r3, r1, #15
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	0b83      	lsrs	r3, r0, #14
 8000248:	428b      	cmp	r3, r1
 800024a:	d301      	bcc.n	8000250 <__divsi3+0x58>
 800024c:	038b      	lsls	r3, r1, #14
 800024e:	1ac0      	subs	r0, r0, r3
 8000250:	4152      	adcs	r2, r2
 8000252:	0b43      	lsrs	r3, r0, #13
 8000254:	428b      	cmp	r3, r1
 8000256:	d301      	bcc.n	800025c <__divsi3+0x64>
 8000258:	034b      	lsls	r3, r1, #13
 800025a:	1ac0      	subs	r0, r0, r3
 800025c:	4152      	adcs	r2, r2
 800025e:	0b03      	lsrs	r3, r0, #12
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x70>
 8000264:	030b      	lsls	r3, r1, #12
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0ac3      	lsrs	r3, r0, #11
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x7c>
 8000270:	02cb      	lsls	r3, r1, #11
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0a83      	lsrs	r3, r0, #10
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x88>
 800027c:	028b      	lsls	r3, r1, #10
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0a43      	lsrs	r3, r0, #9
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x94>
 8000288:	024b      	lsls	r3, r1, #9
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0a03      	lsrs	r3, r0, #8
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0xa0>
 8000294:	020b      	lsls	r3, r1, #8
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	d2cd      	bcs.n	8000238 <__divsi3+0x40>
 800029c:	09c3      	lsrs	r3, r0, #7
 800029e:	428b      	cmp	r3, r1
 80002a0:	d301      	bcc.n	80002a6 <__divsi3+0xae>
 80002a2:	01cb      	lsls	r3, r1, #7
 80002a4:	1ac0      	subs	r0, r0, r3
 80002a6:	4152      	adcs	r2, r2
 80002a8:	0983      	lsrs	r3, r0, #6
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d301      	bcc.n	80002b2 <__divsi3+0xba>
 80002ae:	018b      	lsls	r3, r1, #6
 80002b0:	1ac0      	subs	r0, r0, r3
 80002b2:	4152      	adcs	r2, r2
 80002b4:	0943      	lsrs	r3, r0, #5
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d301      	bcc.n	80002be <__divsi3+0xc6>
 80002ba:	014b      	lsls	r3, r1, #5
 80002bc:	1ac0      	subs	r0, r0, r3
 80002be:	4152      	adcs	r2, r2
 80002c0:	0903      	lsrs	r3, r0, #4
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xd2>
 80002c6:	010b      	lsls	r3, r1, #4
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	08c3      	lsrs	r3, r0, #3
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xde>
 80002d2:	00cb      	lsls	r3, r1, #3
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0883      	lsrs	r3, r0, #2
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xea>
 80002de:	008b      	lsls	r3, r1, #2
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0843      	lsrs	r3, r0, #1
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xf6>
 80002ea:	004b      	lsls	r3, r1, #1
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	1a41      	subs	r1, r0, r1
 80002f2:	d200      	bcs.n	80002f6 <__divsi3+0xfe>
 80002f4:	4601      	mov	r1, r0
 80002f6:	4152      	adcs	r2, r2
 80002f8:	4610      	mov	r0, r2
 80002fa:	4770      	bx	lr
 80002fc:	e05d      	b.n	80003ba <__divsi3+0x1c2>
 80002fe:	0fca      	lsrs	r2, r1, #31
 8000300:	d000      	beq.n	8000304 <__divsi3+0x10c>
 8000302:	4249      	negs	r1, r1
 8000304:	1003      	asrs	r3, r0, #32
 8000306:	d300      	bcc.n	800030a <__divsi3+0x112>
 8000308:	4240      	negs	r0, r0
 800030a:	4053      	eors	r3, r2
 800030c:	2200      	movs	r2, #0
 800030e:	469c      	mov	ip, r3
 8000310:	0903      	lsrs	r3, r0, #4
 8000312:	428b      	cmp	r3, r1
 8000314:	d32d      	bcc.n	8000372 <__divsi3+0x17a>
 8000316:	0a03      	lsrs	r3, r0, #8
 8000318:	428b      	cmp	r3, r1
 800031a:	d312      	bcc.n	8000342 <__divsi3+0x14a>
 800031c:	22fc      	movs	r2, #252	; 0xfc
 800031e:	0189      	lsls	r1, r1, #6
 8000320:	ba12      	rev	r2, r2
 8000322:	0a03      	lsrs	r3, r0, #8
 8000324:	428b      	cmp	r3, r1
 8000326:	d30c      	bcc.n	8000342 <__divsi3+0x14a>
 8000328:	0189      	lsls	r1, r1, #6
 800032a:	1192      	asrs	r2, r2, #6
 800032c:	428b      	cmp	r3, r1
 800032e:	d308      	bcc.n	8000342 <__divsi3+0x14a>
 8000330:	0189      	lsls	r1, r1, #6
 8000332:	1192      	asrs	r2, r2, #6
 8000334:	428b      	cmp	r3, r1
 8000336:	d304      	bcc.n	8000342 <__divsi3+0x14a>
 8000338:	0189      	lsls	r1, r1, #6
 800033a:	d03a      	beq.n	80003b2 <__divsi3+0x1ba>
 800033c:	1192      	asrs	r2, r2, #6
 800033e:	e000      	b.n	8000342 <__divsi3+0x14a>
 8000340:	0989      	lsrs	r1, r1, #6
 8000342:	09c3      	lsrs	r3, r0, #7
 8000344:	428b      	cmp	r3, r1
 8000346:	d301      	bcc.n	800034c <__divsi3+0x154>
 8000348:	01cb      	lsls	r3, r1, #7
 800034a:	1ac0      	subs	r0, r0, r3
 800034c:	4152      	adcs	r2, r2
 800034e:	0983      	lsrs	r3, r0, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d301      	bcc.n	8000358 <__divsi3+0x160>
 8000354:	018b      	lsls	r3, r1, #6
 8000356:	1ac0      	subs	r0, r0, r3
 8000358:	4152      	adcs	r2, r2
 800035a:	0943      	lsrs	r3, r0, #5
 800035c:	428b      	cmp	r3, r1
 800035e:	d301      	bcc.n	8000364 <__divsi3+0x16c>
 8000360:	014b      	lsls	r3, r1, #5
 8000362:	1ac0      	subs	r0, r0, r3
 8000364:	4152      	adcs	r2, r2
 8000366:	0903      	lsrs	r3, r0, #4
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x178>
 800036c:	010b      	lsls	r3, r1, #4
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	08c3      	lsrs	r3, r0, #3
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x184>
 8000378:	00cb      	lsls	r3, r1, #3
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0883      	lsrs	r3, r0, #2
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x190>
 8000384:	008b      	lsls	r3, r1, #2
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	d2d9      	bcs.n	8000340 <__divsi3+0x148>
 800038c:	0843      	lsrs	r3, r0, #1
 800038e:	428b      	cmp	r3, r1
 8000390:	d301      	bcc.n	8000396 <__divsi3+0x19e>
 8000392:	004b      	lsls	r3, r1, #1
 8000394:	1ac0      	subs	r0, r0, r3
 8000396:	4152      	adcs	r2, r2
 8000398:	1a41      	subs	r1, r0, r1
 800039a:	d200      	bcs.n	800039e <__divsi3+0x1a6>
 800039c:	4601      	mov	r1, r0
 800039e:	4663      	mov	r3, ip
 80003a0:	4152      	adcs	r2, r2
 80003a2:	105b      	asrs	r3, r3, #1
 80003a4:	4610      	mov	r0, r2
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x1b4>
 80003a8:	4240      	negs	r0, r0
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	d500      	bpl.n	80003b0 <__divsi3+0x1b8>
 80003ae:	4249      	negs	r1, r1
 80003b0:	4770      	bx	lr
 80003b2:	4663      	mov	r3, ip
 80003b4:	105b      	asrs	r3, r3, #1
 80003b6:	d300      	bcc.n	80003ba <__divsi3+0x1c2>
 80003b8:	4240      	negs	r0, r0
 80003ba:	b501      	push	{r0, lr}
 80003bc:	2000      	movs	r0, #0
 80003be:	f000 f805 	bl	80003cc <__aeabi_idiv0>
 80003c2:	bd02      	pop	{r1, pc}

080003c4 <__aeabi_idivmod>:
 80003c4:	2900      	cmp	r1, #0
 80003c6:	d0f8      	beq.n	80003ba <__divsi3+0x1c2>
 80003c8:	e716      	b.n	80001f8 <__divsi3>
 80003ca:	4770      	bx	lr

080003cc <__aeabi_idiv0>:
 80003cc:	4770      	bx	lr
 80003ce:	46c0      	nop			; (mov r8, r8)

080003d0 <Reset_Handler>:
  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

  ldr   r0, =_estack
 80003d0:	480c      	ldr	r0, [pc, #48]	; (8000404 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80003d2:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 80003d4:	f002 fef8 	bl	80031c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80003d8:	480b      	ldr	r0, [pc, #44]	; (8000408 <LoopForever+0x6>)
  ldr r1, =_edata
 80003da:	490c      	ldr	r1, [pc, #48]	; (800040c <LoopForever+0xa>)
  ldr r2, =_sidata
 80003dc:	4a0c      	ldr	r2, [pc, #48]	; (8000410 <LoopForever+0xe>)
  movs r3, #0
 80003de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003e0:	e002      	b.n	80003e8 <LoopCopyDataInit>

080003e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003e6:	3304      	adds	r3, #4

080003e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003ec:	d3f9      	bcc.n	80003e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003ee:	4a09      	ldr	r2, [pc, #36]	; (8000414 <LoopForever+0x12>)
  ldr r4, =_ebss
 80003f0:	4c09      	ldr	r4, [pc, #36]	; (8000418 <LoopForever+0x16>)
  movs r3, #0
 80003f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003f4:	e001      	b.n	80003fa <LoopFillZerobss>

080003f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003f8:	3204      	adds	r2, #4

080003fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003fc:	d3fb      	bcc.n	80003f6 <FillZerobss>

/* Call static constructors */
/*  bl __libc_init_array */
/* Call the application's entry point.*/
  bl main
 80003fe:	f000 fa89 	bl	8000914 <main>

08000402 <LoopForever>:

LoopForever:
    b LoopForever
 8000402:	e7fe      	b.n	8000402 <LoopForever>
  ldr   r0, =_estack
 8000404:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8000408:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800040c:	200003c4 	.word	0x200003c4
  ldr r2, =_sidata
 8000410:	080058ac 	.word	0x080058ac
  ldr r2, =_sbss
 8000414:	200003c4 	.word	0x200003c4
  ldr r4, =_ebss
 8000418:	20000940 	.word	0x20000940

0800041c <ADC1_IRQHandler>:
 * @retval : None
*/
.section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800041c:	e7fe      	b.n	800041c <ADC1_IRQHandler>
	...

08000420 <ASPEP_TXframeProcess>:
  * @param  bufferLength Size of the packet to be sent : Header + Data
  *
  * @return Returns an ASPEP response defined in aspep.h
  */
uint8_t ASPEP_TXframeProcess(ASPEP_Handle_t *pHandle, uint8_t dataType, void *txBuffer, uint16_t bufferLength)
{
 8000420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000422:	000d      	movs	r5, r1
 8000424:	0011      	movs	r1, r2
 8000426:	0004      	movs	r4, r0
  uint32_t header = *headerPtr;
 8000428:	6808      	ldr	r0, [r1, #0]
{
 800042a:	001a      	movs	r2, r3
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 800042c:	b2c7      	uxtb	r7, r0
 800042e:	46bc      	mov	ip, r7
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000430:	0103      	lsls	r3, r0, #4
 8000432:	0b1f      	lsrs	r7, r3, #12
 8000434:	4663      	mov	r3, ip
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000436:	4e2b      	ldr	r6, [pc, #172]	; (80004e4 <ASPEP_TXframeProcess+0xc4>)
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 8000438:	5cf3      	ldrb	r3, [r6, r3]
 800043a:	405f      	eors	r7, r3
 800043c:	b2ff      	uxtb	r7, r7
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 800043e:	5df7      	ldrb	r7, [r6, r7]
 8000440:	0103      	lsls	r3, r0, #4
 8000442:	0d1b      	lsrs	r3, r3, #20
 8000444:	405f      	eors	r7, r3
 8000446:	b2ff      	uxtb	r7, r7
  crc = CRC4_Lookup4[crc ^ (uint8_t)((header >> 24U) & 0x0fU)];
 8000448:	5df6      	ldrb	r6, [r6, r7]
 800044a:	0103      	lsls	r3, r0, #4
 800044c:	0f1b      	lsrs	r3, r3, #28
 800044e:	4073      	eors	r3, r6
 8000450:	4e25      	ldr	r6, [pc, #148]	; (80004e8 <ASPEP_TXframeProcess+0xc8>)
  *headerPtr |= (uint32_t)crc << 28;
 8000452:	5cf3      	ldrb	r3, [r6, r3]
 8000454:	071b      	lsls	r3, r3, #28
 8000456:	4303      	orrs	r3, r0
 8000458:	600b      	str	r3, [r1, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800045a:	b672      	cpsid	i
  {
#endif
    /* Insert CRC header in the packet to send */
    ASPEP_ComputeHeaderCRC((uint32_t *)txBuffer); //cstat !MISRAC2012-Rule-11.5
    __disable_irq(); /*TODO: Disable High frequency task is enough */
    if (NULL == pHandle->lockBuffer) /* Communication Ip free to send data*/
 800045c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800045e:	2b00      	cmp	r3, #0
 8000460:	d116      	bne.n	8000490 <ASPEP_TXframeProcess+0x70>
    {
      if (MCTL_ASYNC == dataType)
 8000462:	2003      	movs	r0, #3
 8000464:	2d09      	cmp	r5, #9
 8000466:	d108      	bne.n	800047a <ASPEP_TXframeProcess+0x5a>
      {
        /* In ASYNC, two flipflop buffers are used, the txBuffer points always to lastRequestedAsyncBuff->buffer */
        pHandle->lastRequestedAsyncBuff->state = readLock;
 8000468:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800046a:	7198      	strb	r0, [r3, #6]
        pHandle->lockBuffer = (void *)pHandle->lastRequestedAsyncBuff;
 800046c:	64a3      	str	r3, [r4, #72]	; 0x48
  __ASM volatile ("cpsie i" : : : "memory");
 800046e:	b662      	cpsie	i
        pHandle->ctrlBuffer.state = readLock;
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
      }
      /* Enable HF task It */
      __enable_irq(); /*TODO: Enable High frequency task is enough */
      pHandle->fASPEP_send(pHandle->HWIp, txBuffer, bufferLength);
 8000470:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000472:	6960      	ldr	r0, [r4, #20]
 8000474:	4798      	blx	r3
  uint8_t result = ASPEP_OK;
 8000476:	2000      	movs	r0, #0
 8000478:	e01a      	b.n	80004b0 <ASPEP_TXframeProcess+0x90>
      else if (MCTL_SYNC == dataType)
 800047a:	2d0a      	cmp	r5, #10
 800047c:	d104      	bne.n	8000488 <ASPEP_TXframeProcess+0x68>
        pHandle->syncBuffer.state = readLock;
 800047e:	0023      	movs	r3, r4
 8000480:	332e      	adds	r3, #46	; 0x2e
 8000482:	7018      	strb	r0, [r3, #0]
        pHandle->lockBuffer = (void *)&pHandle->syncBuffer;
 8000484:	3b06      	subs	r3, #6
 8000486:	e7f1      	b.n	800046c <ASPEP_TXframeProcess+0x4c>
        pHandle->ctrlBuffer.state = readLock;
 8000488:	1d63      	adds	r3, r4, #5
 800048a:	77d8      	strb	r0, [r3, #31]
        pHandle->lockBuffer = (void *)&pHandle->ctrlBuffer;
 800048c:	331b      	adds	r3, #27
 800048e:	e7ed      	b.n	800046c <ASPEP_TXframeProcess+0x4c>
 8000490:	b662      	cpsie	i
    }
    else /* HW resource busy, saving packet to sent it once resource will be freed*/
    {
      __enable_irq(); /*TODO: Enable High frequency task is enough */
      /* Lock buffer can be freed here */
      if (MCTL_ASYNC == dataType)
 8000492:	2d09      	cmp	r5, #9
 8000494:	d10d      	bne.n	80004b2 <ASPEP_TXframeProcess+0x92>
      {
        /* Check that the buffer received is the one expected - probably useless */
        if (txBuffer != (uint8_t *)pHandle->lastRequestedAsyncBuff->buffer)
 8000496:	6c23      	ldr	r3, [r4, #64]	; 0x40
  uint8_t result = ASPEP_OK;
 8000498:	2000      	movs	r0, #0
        if (txBuffer != (uint8_t *)pHandle->lastRequestedAsyncBuff->buffer)
 800049a:	681d      	ldr	r5, [r3, #0]
 800049c:	428d      	cmp	r5, r1
 800049e:	d000      	beq.n	80004a2 <ASPEP_TXframeProcess+0x82>
        {
          result = ASPEP_BUFFER_ERROR;
 80004a0:	3003      	adds	r0, #3
        }
        else
        {
          /* Nothing to do */
        }
        if (NULL == pHandle->asyncNextBuffer)
 80004a2:	6c61      	ldr	r1, [r4, #68]	; 0x44
 80004a4:	2900      	cmp	r1, #0
 80004a6:	d100      	bne.n	80004aa <ASPEP_TXframeProcess+0x8a>
        {
          /* Required to keep the right sending order */
          pHandle->asyncNextBuffer = pHandle->lastRequestedAsyncBuff;
 80004a8:	6463      	str	r3, [r4, #68]	; 0x44
        }
        else
        {
          /* Nothing to do */
        }
        pHandle->lastRequestedAsyncBuff->state = pending;
 80004aa:	2102      	movs	r1, #2
        pHandle->lastRequestedAsyncBuff->length = bufferLength;
 80004ac:	809a      	strh	r2, [r3, #4]
        pHandle->lastRequestedAsyncBuff->state = pending;
 80004ae:	7199      	strb	r1, [r3, #6]
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
  return (result);
}
 80004b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      else if (MCTL_SYNC == dataType)
 80004b2:	2d0a      	cmp	r5, #10
 80004b4:	d109      	bne.n	80004ca <ASPEP_TXframeProcess+0xaa>
        if (pHandle -> syncBuffer.state != writeLock)
 80004b6:	0023      	movs	r3, r4
 80004b8:	332e      	adds	r3, #46	; 0x2e
 80004ba:	7819      	ldrb	r1, [r3, #0]
          result = ASPEP_BUFFER_ERROR;
 80004bc:	2003      	movs	r0, #3
        if (pHandle -> syncBuffer.state != writeLock)
 80004be:	2901      	cmp	r1, #1
 80004c0:	d1f6      	bne.n	80004b0 <ASPEP_TXframeProcess+0x90>
          pHandle->syncBuffer.state = pending;
 80004c2:	3101      	adds	r1, #1
 80004c4:	7019      	strb	r1, [r3, #0]
          pHandle->syncBuffer.length = bufferLength;
 80004c6:	85a2      	strh	r2, [r4, #44]	; 0x2c
 80004c8:	e7d5      	b.n	8000476 <ASPEP_TXframeProcess+0x56>
  uint8_t result = ASPEP_OK;
 80004ca:	2000      	movs	r0, #0
      else if(ASPEP_CTRL == dataType)
 80004cc:	4285      	cmp	r5, r0
 80004ce:	d1ef      	bne.n	80004b0 <ASPEP_TXframeProcess+0x90>
        if (pHandle->ctrlBuffer.state != available)
 80004d0:	3405      	adds	r4, #5
 80004d2:	7fe0      	ldrb	r0, [r4, #31]
 80004d4:	2800      	cmp	r0, #0
 80004d6:	d102      	bne.n	80004de <ASPEP_TXframeProcess+0xbe>
          pHandle->ctrlBuffer.state = pending;
 80004d8:	2302      	movs	r3, #2
 80004da:	77e3      	strb	r3, [r4, #31]
 80004dc:	e7e8      	b.n	80004b0 <ASPEP_TXframeProcess+0x90>
          result = ASPEP_BUFFER_ERROR;
 80004de:	2003      	movs	r0, #3
 80004e0:	e7e6      	b.n	80004b0 <ASPEP_TXframeProcess+0x90>
 80004e2:	46c0      	nop			; (mov r8, r8)
 80004e4:	08004d30 	.word	0x08004d30
 80004e8:	08004d20 	.word	0x08004d20

080004ec <ASPEP_CheckBeacon.constprop.0>:
  uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader); //cstat !MISRAC2012-Rule-11.3
 80004ec:	69c2      	ldr	r2, [r0, #28]
bool ASPEP_CheckBeacon (ASPEP_Handle_t *pHandle)
 80004ee:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader); //cstat !MISRAC2012-Rule-11.3
 80004f0:	4694      	mov	ip, r2
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 80004f2:	223f      	movs	r2, #63	; 0x3f
 80004f4:	7f41      	ldrb	r1, [r0, #29]
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 80004f6:	4665      	mov	r5, ip
  MasterCapabilities.RX_maxSize = pHandle->rxHeader[1] &0x3FU;                  /*Bits 8 to  13*/
 80004f8:	4011      	ands	r1, r2
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 80004fa:	4662      	mov	r2, ip
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 80004fc:	7f04      	ldrb	r4, [r0, #28]
bool ASPEP_CheckBeacon (ASPEP_Handle_t *pHandle)
 80004fe:	0003      	movs	r3, r0
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8000500:	207f      	movs	r0, #127	; 0x7f
 8000502:	0b92      	lsrs	r2, r2, #14
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 8000504:	0d6d      	lsrs	r5, r5, #21
 8000506:	4005      	ands	r5, r0
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8000508:	4002      	ands	r2, r0
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 800050a:	0018      	movs	r0, r3
bool ASPEP_CheckBeacon (ASPEP_Handle_t *pHandle)
 800050c:	b087      	sub	sp, #28
  MasterCapabilities.TXA_maxSize = (uint8_t)((packetHeader&0xFE00000U) >> 21);  /*Bits 21 to 27  */
 800050e:	9503      	str	r5, [sp, #12]
  MasterCapabilities.TXS_maxSize = (uint8_t)((packetHeader&0x01FC000U)  >> 14); /*Bits 14 to 20 */
 8000510:	9202      	str	r2, [sp, #8]
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000512:	306c      	adds	r0, #108	; 0x6c
 8000514:	7807      	ldrb	r7, [r0, #0]
  MasterCapabilities.DATA_CRC = pHandle->rxHeader[0] >> 7U ;                     /*Bit 7 */
 8000516:	09e4      	lsrs	r4, r4, #7
  pHandle->Capabilities.DATA_CRC = MIN(pHandle->Capabilities.DATA_CRC ,MasterCapabilities.DATA_CRC);
 8000518:	1c25      	adds	r5, r4, #0
 800051a:	42bc      	cmp	r4, r7
 800051c:	d900      	bls.n	8000520 <ASPEP_CheckBeacon.constprop.0+0x34>
 800051e:	1c3d      	adds	r5, r7, #0
 8000520:	7005      	strb	r5, [r0, #0]
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000522:	001d      	movs	r5, r3
 8000524:	356d      	adds	r5, #109	; 0x6d
 8000526:	782e      	ldrb	r6, [r5, #0]
 8000528:	1c30      	adds	r0, r6, #0
 800052a:	428e      	cmp	r6, r1
 800052c:	d900      	bls.n	8000530 <ASPEP_CheckBeacon.constprop.0+0x44>
 800052e:	1c08      	adds	r0, r1, #0
 8000530:	b2c6      	uxtb	r6, r0
 8000532:	7028      	strb	r0, [r5, #0]
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 8000534:	0018      	movs	r0, r3
 8000536:	aa02      	add	r2, sp, #8
  pHandle->Capabilities.RX_maxSize = MIN(pHandle->Capabilities.RX_maxSize, MasterCapabilities.RX_maxSize);
 8000538:	9605      	str	r6, [sp, #20]
  pHandle->Capabilities.TXS_maxSize = MIN(pHandle->Capabilities.TXS_maxSize, MasterCapabilities.TXS_maxSize);
 800053a:	306e      	adds	r0, #110	; 0x6e
 800053c:	7815      	ldrb	r5, [r2, #0]
 800053e:	7806      	ldrb	r6, [r0, #0]
 8000540:	9a02      	ldr	r2, [sp, #8]
 8000542:	42b2      	cmp	r2, r6
 8000544:	d900      	bls.n	8000548 <ASPEP_CheckBeacon.constprop.0+0x5c>
 8000546:	1c35      	adds	r5, r6, #0
 8000548:	7005      	strb	r5, [r0, #0]
  pHandle->Capabilities.TXA_maxSize = MIN(pHandle->Capabilities.TXA_maxSize, MasterCapabilities.TXA_maxSize);
 800054a:	0018      	movs	r0, r3
 800054c:	306f      	adds	r0, #111	; 0x6f
 800054e:	9001      	str	r0, [sp, #4]
 8000550:	7805      	ldrb	r5, [r0, #0]
 8000552:	9803      	ldr	r0, [sp, #12]
 8000554:	aa02      	add	r2, sp, #8
 8000556:	72d0      	strb	r0, [r2, #11]
 8000558:	42a8      	cmp	r0, r5
 800055a:	d900      	bls.n	800055e <ASPEP_CheckBeacon.constprop.0+0x72>
 800055c:	72d5      	strb	r5, [r2, #11]
 800055e:	a802      	add	r0, sp, #8
 8000560:	7ac0      	ldrb	r0, [r0, #11]
 8000562:	9a01      	ldr	r2, [sp, #4]
 8000564:	7010      	strb	r0, [r2, #0]
    result = false;
 8000566:	2000      	movs	r0, #0
  if ((MasterCapabilities.DATA_CRC != pHandle->Capabilities.DATA_CRC)
 8000568:	42bc      	cmp	r4, r7
 800056a:	d811      	bhi.n	8000590 <ASPEP_CheckBeacon.constprop.0+0xa4>
   || (MasterCapabilities.RX_maxSize > pHandle->Capabilities.RX_maxSize)
 800056c:	9c05      	ldr	r4, [sp, #20]
 800056e:	42a1      	cmp	r1, r4
 8000570:	d80e      	bhi.n	8000590 <ASPEP_CheckBeacon.constprop.0+0xa4>
   || (pHandle->Capabilities.TXS_maxSize != MasterCapabilities.TXS_maxSize )
 8000572:	9a02      	ldr	r2, [sp, #8]
 8000574:	42b2      	cmp	r2, r6
 8000576:	d80b      	bhi.n	8000590 <ASPEP_CheckBeacon.constprop.0+0xa4>
   || (pHandle->Capabilities.TXA_maxSize != MasterCapabilities.TXA_maxSize )
 8000578:	9a03      	ldr	r2, [sp, #12]
 800057a:	42aa      	cmp	r2, r5
 800057c:	d808      	bhi.n	8000590 <ASPEP_CheckBeacon.constprop.0+0xa4>
  MasterCapabilities.version = (uint8_t)((packetHeader &0x70U)>> 4U);           /*Bits 4 to 6*/
 800057e:	4662      	mov	r2, ip
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8000580:	3370      	adds	r3, #112	; 0x70
 8000582:	7818      	ldrb	r0, [r3, #0]
  MasterCapabilities.version = (uint8_t)((packetHeader &0x70U)>> 4U);           /*Bits 4 to 6*/
 8000584:	0652      	lsls	r2, r2, #25
   || (MasterCapabilities.version != pHandle->Capabilities.version) )
 8000586:	0f52      	lsrs	r2, r2, #29
 8000588:	1a80      	subs	r0, r0, r2
 800058a:	4243      	negs	r3, r0
 800058c:	4158      	adcs	r0, r3
 800058e:	b2c0      	uxtb	r0, r0
}
 8000590:	b007      	add	sp, #28
 8000592:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000594 <ASPEP_start>:
{
 8000594:	b510      	push	{r4, lr}
 8000596:	0004      	movs	r4, r0
    pHandle->fASPEP_HWInit(pHandle->HWIp);
 8000598:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800059a:	6940      	ldr	r0, [r0, #20]
 800059c:	4798      	blx	r3
    pHandle->ASPEP_State = ASPEP_IDLE;
 800059e:	0022      	movs	r2, r4
 80005a0:	2300      	movs	r3, #0
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 80005a2:	0021      	movs	r1, r4
    pHandle->ASPEP_State = ASPEP_IDLE;
 80005a4:	3264      	adds	r2, #100	; 0x64
 80005a6:	8013      	strh	r3, [r2, #0]
    pHandle->syncPacketCount = 0; /* Sync packet counter is reset only at startup*/
 80005a8:	3a04      	subs	r2, #4
 80005aa:	7013      	strb	r3, [r2, #0]
    pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 80005ac:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80005ae:	2204      	movs	r2, #4
 80005b0:	6960      	ldr	r0, [r4, #20]
 80005b2:	311c      	adds	r1, #28
 80005b4:	4798      	blx	r3
}
 80005b6:	bd10      	pop	{r4, pc}

080005b8 <ASPEP_sendBeacon>:
{
 80005b8:	b510      	push	{r4, lr}
             | (((uint32_t)capabilities->version) << 4U)
 80005ba:	790b      	ldrb	r3, [r1, #4]
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 80005bc:	78ca      	ldrb	r2, [r1, #3]
             | (((uint32_t)capabilities->version) << 4U)
 80005be:	011b      	lsls	r3, r3, #4
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 80005c0:	0552      	lsls	r2, r2, #21
 80005c2:	4313      	orrs	r3, r2
             | (((uint32_t)capabilities->DATA_CRC) << 7U)
 80005c4:	780a      	ldrb	r2, [r1, #0]
 80005c6:	01d2      	lsls	r2, r2, #7
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 80005c8:	4313      	orrs	r3, r2
             | (((uint32_t)capabilities->RX_maxSize) << 8U)
 80005ca:	784a      	ldrb	r2, [r1, #1]
 80005cc:	0212      	lsls	r2, r2, #8
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 80005ce:	4313      	orrs	r3, r2
             | (((uint32_t)capabilities->TXS_maxSize) << 14U)
 80005d0:	788a      	ldrb	r2, [r1, #2]
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 80005d2:	2100      	movs	r1, #0
             | (((uint32_t)capabilities->TXS_maxSize) << 14U)
 80005d4:	0392      	lsls	r2, r2, #14
             | (((uint32_t)capabilities->TXA_maxSize) << 21U));
 80005d6:	4313      	orrs	r3, r2
 80005d8:	2205      	movs	r2, #5
 80005da:	4313      	orrs	r3, r2
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 80005dc:	0002      	movs	r2, r0
    *packet = (BEACON
 80005de:	6203      	str	r3, [r0, #32]
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 80005e0:	3220      	adds	r2, #32
 80005e2:	2304      	movs	r3, #4
 80005e4:	f7ff ff1c 	bl	8000420 <ASPEP_TXframeProcess>
}
 80005e8:	bd10      	pop	{r4, pc}

080005ea <ASPEP_sendPing>:
    uint8_t Nbit = pHandle->syncPacketCount & 0x1U; /* Keep only LSB */
 80005ea:	0003      	movs	r3, r0
{
 80005ec:	b570      	push	{r4, r5, r6, lr}
    uint8_t Nbit = pHandle->syncPacketCount & 0x1U; /* Keep only LSB */
 80005ee:	3360      	adds	r3, #96	; 0x60
 80005f0:	781c      	ldrb	r4, [r3, #0]
                   | (uint32_t)((uint32_t)Nbit << 6U)
 80005f2:	2301      	movs	r3, #1
 80005f4:	401c      	ands	r4, r3
    uint8_t ipID = pHandle->liid & 0xFU;
 80005f6:	0003      	movs	r3, r0
                   | (uint32_t)((uint32_t)ipID << 8U)
 80005f8:	250f      	movs	r5, #15
    uint8_t ipID = pHandle->liid & 0xFU;
 80005fa:	3363      	adds	r3, #99	; 0x63
 80005fc:	781b      	ldrb	r3, [r3, #0]
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 80005fe:	0312      	lsls	r2, r2, #12
                   | (uint32_t)((uint32_t)ipID << 8U)
 8000600:	402b      	ands	r3, r5
 8000602:	021b      	lsls	r3, r3, #8
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000604:	4313      	orrs	r3, r2
    *packet = PING | (uint32_t)((uint32_t)cBit << 4U)
 8000606:	010a      	lsls	r2, r1, #4
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000608:	4313      	orrs	r3, r2
                   | (uint32_t)((uint32_t)cBit << 5U)
 800060a:	0149      	lsls	r1, r1, #5
                   | (uint32_t)((uint32_t)Nbit << 6U)
 800060c:	01a2      	lsls	r2, r4, #6
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 800060e:	430b      	orrs	r3, r1
 8000610:	4313      	orrs	r3, r2
 8000612:	2206      	movs	r2, #6
                   | (uint32_t)((uint32_t)Nbit << 7U)
 8000614:	01e4      	lsls	r4, r4, #7
                   | (uint32_t)(((uint32_t) packetNumber) << 12U);
 8000616:	4323      	orrs	r3, r4
 8000618:	4313      	orrs	r3, r2
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 800061a:	0002      	movs	r2, r0
 800061c:	2100      	movs	r1, #0
    *packet = PING | (uint32_t)((uint32_t)cBit << 4U)
 800061e:	6203      	str	r3, [r0, #32]
    (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 8000620:	3220      	adds	r2, #32
 8000622:	2304      	movs	r3, #4
 8000624:	f7ff fefc 	bl	8000420 <ASPEP_TXframeProcess>
}
 8000628:	bd70      	pop	{r4, r5, r6, pc}

0800062a <ASPEP_getBuffer>:
{
 800062a:	0003      	movs	r3, r0
 800062c:	b510      	push	{r4, lr}
    if (MCTL_SYNC == syncAsync)
 800062e:	2a0a      	cmp	r2, #10
 8000630:	d10b      	bne.n	800064a <ASPEP_getBuffer+0x20>
      if (pHandle->syncBuffer.state <= writeLock) /* Possible values are free or writeLock*/
 8000632:	0002      	movs	r2, r0
 8000634:	322e      	adds	r2, #46	; 0x2e
 8000636:	7814      	ldrb	r4, [r2, #0]
        result = false;
 8000638:	2000      	movs	r0, #0
      if (pHandle->syncBuffer.state <= writeLock) /* Possible values are free or writeLock*/
 800063a:	2c01      	cmp	r4, #1
 800063c:	d804      	bhi.n	8000648 <ASPEP_getBuffer+0x1e>
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 800063e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        pHandle->syncBuffer.state = writeLock;
 8000640:	3001      	adds	r0, #1
        *buffer = &pHandle->syncBuffer.buffer[ASPEP_HEADER_SIZE];
 8000642:	3304      	adds	r3, #4
 8000644:	600b      	str	r3, [r1, #0]
        pHandle->syncBuffer.state = writeLock;
 8000646:	7010      	strb	r0, [r2, #0]
}
 8000648:	bd10      	pop	{r4, pc}
      if ((pHandle->asyncBufferA.state > writeLock) && (pHandle->asyncBufferB.state > writeLock))
 800064a:	0002      	movs	r2, r0
 800064c:	3236      	adds	r2, #54	; 0x36
 800064e:	7810      	ldrb	r0, [r2, #0]
 8000650:	2801      	cmp	r0, #1
 8000652:	d90b      	bls.n	800066c <ASPEP_getBuffer+0x42>
 8000654:	7a14      	ldrb	r4, [r2, #8]
 8000656:	3208      	adds	r2, #8
        result = false;
 8000658:	2000      	movs	r0, #0
      if ((pHandle->asyncBufferA.state > writeLock) && (pHandle->asyncBufferB.state > writeLock))
 800065a:	2c01      	cmp	r4, #1
 800065c:	d8f4      	bhi.n	8000648 <ASPEP_getBuffer+0x1e>
          pHandle->asyncBufferB.state = writeLock;
 800065e:	2001      	movs	r0, #1
 8000660:	7010      	strb	r0, [r2, #0]
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferB;
 8000662:	001a      	movs	r2, r3
 8000664:	3238      	adds	r2, #56	; 0x38
 8000666:	641a      	str	r2, [r3, #64]	; 0x40
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 8000668:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800066a:	e005      	b.n	8000678 <ASPEP_getBuffer+0x4e>
          pHandle->asyncBufferA.state = writeLock;
 800066c:	2001      	movs	r0, #1
 800066e:	7010      	strb	r0, [r2, #0]
          pHandle->lastRequestedAsyncBuff = &pHandle->asyncBufferA;
 8000670:	001a      	movs	r2, r3
 8000672:	3230      	adds	r2, #48	; 0x30
 8000674:	641a      	str	r2, [r3, #64]	; 0x40
          *buffer = &pHandle->asyncBufferA.buffer[ASPEP_HEADER_SIZE];
 8000676:	6b1b      	ldr	r3, [r3, #48]	; 0x30
          *buffer = &pHandle->asyncBufferB.buffer[ASPEP_HEADER_SIZE];
 8000678:	3304      	adds	r3, #4
 800067a:	600b      	str	r3, [r1, #0]
 800067c:	e7e4      	b.n	8000648 <ASPEP_getBuffer+0x1e>

0800067e <ASPEP_sendPacket>:
{
 800067e:	b570      	push	{r4, r5, r6, lr}
 8000680:	000e      	movs	r6, r1
 8000682:	0019      	movs	r1, r3
    if (ASPEP_CONNECTED == pHandle-> ASPEP_State)
 8000684:	0003      	movs	r3, r0
{
 8000686:	0005      	movs	r5, r0
      result = ASPEP_NOT_CONNECTED;
 8000688:	2002      	movs	r0, #2
    if (ASPEP_CONNECTED == pHandle-> ASPEP_State)
 800068a:	3364      	adds	r3, #100	; 0x64
 800068c:	781b      	ldrb	r3, [r3, #0]
{
 800068e:	0014      	movs	r4, r2
    if (ASPEP_CONNECTED == pHandle-> ASPEP_State)
 8000690:	4283      	cmp	r3, r0
 8000692:	d11c      	bne.n	80006ce <ASPEP_sendPacket+0x50>
      tmpHeader = ((uint32_t)((uint32_t)txDataLengthTemp << (uint32_t)4) | (uint32_t)syncAsync);
 8000694:	0123      	lsls	r3, r4, #4
 8000696:	430b      	orrs	r3, r1
      *header = tmpHeader;
 8000698:	1f32      	subs	r2, r6, #4
 800069a:	6013      	str	r3, [r2, #0]
      if (1U == pHandle->Capabilities.DATA_CRC)
 800069c:	002b      	movs	r3, r5
 800069e:	336c      	adds	r3, #108	; 0x6c
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	2b01      	cmp	r3, #1
 80006a4:	d106      	bne.n	80006b4 <ASPEP_sendPacket+0x36>
        packet[txDataLengthTemp] = (uint8_t)0xCA; /* Dummy CRC */
 80006a6:	33c9      	adds	r3, #201	; 0xc9
 80006a8:	5533      	strb	r3, [r6, r4]
        packet[txDataLengthTemp + 1U] = (uint8_t)0xFE; /* Dummy CRC */
 80006aa:	1936      	adds	r6, r6, r4
 80006ac:	3334      	adds	r3, #52	; 0x34
        txDataLengthTemp += (uint16_t)ASPEP_DATACRC_SIZE;
 80006ae:	1824      	adds	r4, r4, r0
        packet[txDataLengthTemp + 1U] = (uint8_t)0xFE; /* Dummy CRC */
 80006b0:	7073      	strb	r3, [r6, #1]
        txDataLengthTemp += (uint16_t)ASPEP_DATACRC_SIZE;
 80006b2:	b2a4      	uxth	r4, r4
      if (MCTL_SYNC == syncAsync)
 80006b4:	290a      	cmp	r1, #10
 80006b6:	d105      	bne.n	80006c4 <ASPEP_sendPacket+0x46>
        if (pSupHandle->MCP_PacketAvailable)
 80006b8:	7c2b      	ldrb	r3, [r5, #16]
          result = MCTL_SYNC_NOT_EXPECTED;
 80006ba:	2001      	movs	r0, #1
        if (pSupHandle->MCP_PacketAvailable)
 80006bc:	2b00      	cmp	r3, #0
 80006be:	d006      	beq.n	80006ce <ASPEP_sendPacket+0x50>
          pSupHandle->MCP_PacketAvailable = false; /* CMD from controller is processed*/
 80006c0:	2300      	movs	r3, #0
 80006c2:	742b      	strb	r3, [r5, #16]
        result = ASPEP_TXframeProcess(pHandle, syncAsync, header, txDataLengthTemp + (uint16_t)ASPEP_HEADER_SIZE);
 80006c4:	3404      	adds	r4, #4
 80006c6:	0028      	movs	r0, r5
 80006c8:	b2a3      	uxth	r3, r4
 80006ca:	f7ff fea9 	bl	8000420 <ASPEP_TXframeProcess>
}
 80006ce:	bd70      	pop	{r4, r5, r6, pc}

080006d0 <ASPEP_RXframeProcess>:
  * @param  *packetLength Length of the packet to be processed
  *
  * @return Returns the buffer of data transmitted by the MCP controller device
  */
uint8_t *ASPEP_RXframeProcess(MCTL_Handle_t *pSupHandle, uint16_t *packetLength)
{
 80006d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader); //cstat !MISRAC2012-Rule-11.3
    uint16_t packetNumber;
#if VALID_CRC_DATA
    bool validCRCData = true;
#endif
    *packetLength = 0;
 80006d2:	2700      	movs	r7, #0
{
 80006d4:	000b      	movs	r3, r1
    uint32_t packetHeader = *((uint32_t *)pHandle->rxHeader); //cstat !MISRAC2012-Rule-11.3
 80006d6:	69c2      	ldr	r2, [r0, #28]
    *packetLength = 0;
 80006d8:	800f      	strh	r7, [r1, #0]
    if (pHandle->NewPacketAvailable)
 80006da:	0001      	movs	r1, r0
 80006dc:	3161      	adds	r1, #97	; 0x61
 80006de:	780d      	ldrb	r5, [r1, #0]
{
 80006e0:	0004      	movs	r4, r0
    if (pHandle->NewPacketAvailable)
 80006e2:	42bd      	cmp	r5, r7
 80006e4:	d100      	bne.n	80006e8 <ASPEP_RXframeProcess+0x18>
 80006e6:	e06e      	b.n	80007c6 <ASPEP_RXframeProcess+0xf6>
    {
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
      switch (pHandle->ASPEP_State)
 80006e8:	0006      	movs	r6, r0
      pHandle->NewPacketAvailable = false; /* Consumes new packet*/
 80006ea:	700f      	strb	r7, [r1, #0]
      switch (pHandle->ASPEP_State)
 80006ec:	3664      	adds	r6, #100	; 0x64
 80006ee:	7831      	ldrb	r1, [r6, #0]
 80006f0:	2901      	cmp	r1, #1
 80006f2:	d036      	beq.n	8000762 <ASPEP_RXframeProcess+0x92>
 80006f4:	2902      	cmp	r1, #2
 80006f6:	d046      	beq.n	8000786 <ASPEP_RXframeProcess+0xb6>
 80006f8:	42b9      	cmp	r1, r7
 80006fa:	d121      	bne.n	8000740 <ASPEP_RXframeProcess+0x70>
      {
        case ASPEP_IDLE:
        {
          if (BEACON == pHandle->rxPacketType)
 80006fc:	6e83      	ldr	r3, [r0, #104]	; 0x68
 80006fe:	2b05      	cmp	r3, #5
 8000700:	d126      	bne.n	8000750 <ASPEP_RXframeProcess+0x80>
          {
            if (ASPEP_CheckBeacon(pHandle) == true)
 8000702:	f7ff fef3 	bl	80004ec <ASPEP_CheckBeacon.constprop.0>
 8000706:	42b8      	cmp	r0, r7
 8000708:	d014      	beq.n	8000734 <ASPEP_RXframeProcess+0x64>
            {
              /* Controller capabilities match performer capabilities.*/
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 800070a:	0023      	movs	r3, r4
 800070c:	336e      	adds	r3, #110	; 0x6e
 800070e:	781b      	ldrb	r3, [r3, #0]
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000710:	0022      	movs	r2, r4
              pSupHandle->txSyncMaxPayload = (pHandle->Capabilities.TXS_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000712:	3301      	adds	r3, #1
 8000714:	015b      	lsls	r3, r3, #5
 8000716:	81a3      	strh	r3, [r4, #12]
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 8000718:	0023      	movs	r3, r4
 800071a:	336f      	adds	r3, #111	; 0x6f
 800071c:	781b      	ldrb	r3, [r3, #0]
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 800071e:	325e      	adds	r2, #94	; 0x5e
              pSupHandle->txAsyncMaxPayload = (pHandle->Capabilities.TXA_maxSize) * (uint16_t)64U;
 8000720:	019b      	lsls	r3, r3, #6
 8000722:	81e3      	strh	r3, [r4, #14]
              pHandle->maxRXPayload = (pHandle->Capabilities.RX_maxSize + (uint16_t)1U) * (uint16_t)32U;
 8000724:	0023      	movs	r3, r4
 8000726:	336d      	adds	r3, #109	; 0x6d
 8000728:	781b      	ldrb	r3, [r3, #0]
 800072a:	3301      	adds	r3, #1
 800072c:	015b      	lsls	r3, r3, #5
 800072e:	8013      	strh	r3, [r2, #0]
              pHandle->ASPEP_State = ASPEP_CONFIGURED;
 8000730:	2301      	movs	r3, #1
 8000732:	7033      	strb	r3, [r6, #0]
            else
            {
              /* Nothing to do, controller has to send back new beacon with matching capabilities */
            }
            /* Beacon Packet must be answered*/
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 8000734:	0021      	movs	r1, r4
 8000736:	0020      	movs	r0, r4
 8000738:	316c      	adds	r1, #108	; 0x6c
 800073a:	f7ff ff3d 	bl	80005b8 <ASPEP_sendBeacon>
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 800073e:	2700      	movs	r7, #0

        default:
          break;
      }
      /* The valid received packet is now safely consumes, we are ready to receive a new packet */
      pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxHeader, ASPEP_HEADER_SIZE);
 8000740:	0021      	movs	r1, r4
 8000742:	2204      	movs	r2, #4
 8000744:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000746:	6960      	ldr	r0, [r4, #20]
 8000748:	311c      	adds	r1, #28
 800074a:	4798      	blx	r3
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
  return (result);
}
 800074c:	0038      	movs	r0, r7
 800074e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          else if (PING == pHandle->rxPacketType)
 8000750:	2b06      	cmp	r3, #6
 8000752:	d1f5      	bne.n	8000740 <ASPEP_RXframeProcess+0x70>
            ASPEP_sendPing(pHandle, ASPEP_PING_RESET, packetNumber);
 8000754:	0039      	movs	r1, r7
            packetNumber = (uint16_t)((packetHeader & 0x0FFFF000U) >> (uint16_t)12U);
 8000756:	0b12      	lsrs	r2, r2, #12
            ASPEP_sendPing(pHandle, ASPEP_PING_RESET, packetNumber);
 8000758:	b292      	uxth	r2, r2
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 800075a:	0020      	movs	r0, r4
 800075c:	f7ff ff45 	bl	80005ea <ASPEP_sendPing>
 8000760:	e7ee      	b.n	8000740 <ASPEP_RXframeProcess+0x70>
          if (BEACON == pHandle->rxPacketType)
 8000762:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8000764:	2b05      	cmp	r3, #5
 8000766:	d105      	bne.n	8000774 <ASPEP_RXframeProcess+0xa4>
            if (ASPEP_CheckBeacon(pHandle) == false)
 8000768:	f7ff fec0 	bl	80004ec <ASPEP_CheckBeacon.constprop.0>
 800076c:	2800      	cmp	r0, #0
 800076e:	d1e1      	bne.n	8000734 <ASPEP_RXframeProcess+0x64>
              pHandle->ASPEP_State = ASPEP_IDLE;
 8000770:	7030      	strb	r0, [r6, #0]
 8000772:	e7df      	b.n	8000734 <ASPEP_RXframeProcess+0x64>
          else if (PING == pHandle->rxPacketType)
 8000774:	2b06      	cmp	r3, #6
 8000776:	d1e3      	bne.n	8000740 <ASPEP_RXframeProcess+0x70>
            packetNumber = (uint16_t)((packetHeader & 0x0FFFF000U) >> (uint16_t)12U);
 8000778:	0b12      	lsrs	r2, r2, #12
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 800077a:	b292      	uxth	r2, r2
 800077c:	f7ff ff35 	bl	80005ea <ASPEP_sendPing>
            pHandle->ASPEP_State = ASPEP_CONNECTED;
 8000780:	2302      	movs	r3, #2
 8000782:	7033      	strb	r3, [r6, #0]
 8000784:	e7dc      	b.n	8000740 <ASPEP_RXframeProcess+0x70>
          if (BEACON == pHandle->rxPacketType)
 8000786:	6e82      	ldr	r2, [r0, #104]	; 0x68
 8000788:	2a05      	cmp	r2, #5
 800078a:	d108      	bne.n	800079e <ASPEP_RXframeProcess+0xce>
            if (ASPEP_CheckBeacon(pHandle) == false)
 800078c:	f7ff feae 	bl	80004ec <ASPEP_CheckBeacon.constprop.0>
            ASPEP_sendBeacon(pHandle, &pHandle->Capabilities);
 8000790:	0021      	movs	r1, r4
 8000792:	7030      	strb	r0, [r6, #0]
 8000794:	316c      	adds	r1, #108	; 0x6c
 8000796:	0020      	movs	r0, r4
 8000798:	f7ff ff0e 	bl	80005b8 <ASPEP_sendBeacon>
 800079c:	e7d0      	b.n	8000740 <ASPEP_RXframeProcess+0x70>
          else if (PING == pHandle->rxPacketType)
 800079e:	2a06      	cmp	r2, #6
 80007a0:	d102      	bne.n	80007a8 <ASPEP_RXframeProcess+0xd8>
            ASPEP_sendPing(pHandle, ASPEP_PING_CFG, packetNumber);
 80007a2:	2101      	movs	r1, #1
 80007a4:	7f42      	ldrb	r2, [r0, #29]
 80007a6:	e7d8      	b.n	800075a <ASPEP_RXframeProcess+0x8a>
          else if (DATA_PACKET == pHandle->rxPacketType)
 80007a8:	2a09      	cmp	r2, #9
 80007aa:	d1c9      	bne.n	8000740 <ASPEP_RXframeProcess+0x70>
              pHandle->syncPacketCount++; /* this counter is incremented at each valid data packet received from controller */
 80007ac:	0001      	movs	r1, r0
 80007ae:	3160      	adds	r1, #96	; 0x60
 80007b0:	780a      	ldrb	r2, [r1, #0]
 80007b2:	3201      	adds	r2, #1
 80007b4:	700a      	strb	r2, [r1, #0]
              pSupHandle->MCP_PacketAvailable = true; /* Will be consumed in ASPEP_sendPacket */
 80007b6:	2201      	movs	r2, #1
 80007b8:	7402      	strb	r2, [r0, #16]
              *packetLength = pHandle->rxLength;
 80007ba:	0002      	movs	r2, r0
 80007bc:	325c      	adds	r2, #92	; 0x5c
 80007be:	8812      	ldrh	r2, [r2, #0]
              result = pHandle->rxBuffer;
 80007c0:	6987      	ldr	r7, [r0, #24]
              *packetLength = pHandle->rxLength;
 80007c2:	801a      	strh	r2, [r3, #0]
              result = pHandle->rxBuffer;
 80007c4:	e7bc      	b.n	8000740 <ASPEP_RXframeProcess+0x70>
    else if (pHandle->badPacketFlag > ASPEP_OK)
 80007c6:	0006      	movs	r6, r0
 80007c8:	3662      	adds	r6, #98	; 0x62
 80007ca:	7833      	ldrb	r3, [r6, #0]
  uint8_t *result = NULL; //cstat !MISRAC2012-Rule-8.13
 80007cc:	002f      	movs	r7, r5
    else if (pHandle->badPacketFlag > ASPEP_OK)
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d0bc      	beq.n	800074c <ASPEP_RXframeProcess+0x7c>
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 80007d2:	021a      	lsls	r2, r3, #8
 80007d4:	041b      	lsls	r3, r3, #16
 80007d6:	431a      	orrs	r2, r3
 80007d8:	230f      	movs	r3, #15
 80007da:	4313      	orrs	r3, r2
  (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 80007dc:	0002      	movs	r2, r0
 80007de:	0029      	movs	r1, r5
  *packet = NACK | (uint32_t)(((uint32_t) errorInfo) << 8U) | (uint32_t)(((uint32_t) errorInfo) << 16U);
 80007e0:	6203      	str	r3, [r0, #32]
  (void)ASPEP_TXframeProcess(pHandle, ASPEP_CTRL, &pHandle->ctrlBuffer, ASPEP_CTRL_SIZE);
 80007e2:	3220      	adds	r2, #32
 80007e4:	2304      	movs	r3, #4
 80007e6:	f7ff fe1b 	bl	8000420 <ASPEP_TXframeProcess>
      pHandle->badPacketFlag = ASPEP_OK;
 80007ea:	7035      	strb	r5, [r6, #0]
      pHandle->fASPEP_HWSync(pHandle->HWIp);
 80007ec:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80007ee:	6960      	ldr	r0, [r4, #20]
 80007f0:	4798      	blx	r3
 80007f2:	e7ab      	b.n	800074c <ASPEP_RXframeProcess+0x7c>

080007f4 <ASPEP_HWDataReceivedIT>:
  * If the packet received contains an error in the header, the HW IP will be re-synchronised first, and DMA will be configured after.
  *
  * @param  *pHandle Handler of the current instance of the ASPEP component
  */
void ASPEP_HWDataReceivedIT(ASPEP_Handle_t *pHandle)
{
 80007f4:	b570      	push	{r4, r5, r6, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    switch (pHandle->ASPEP_TL_State)
 80007f6:	0004      	movs	r4, r0
 80007f8:	3465      	adds	r4, #101	; 0x65
 80007fa:	7823      	ldrb	r3, [r4, #0]
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d002      	beq.n	8000806 <ASPEP_HWDataReceivedIT+0x12>
 8000800:	2b01      	cmp	r3, #1
 8000802:	d03e      	beq.n	8000882 <ASPEP_HWDataReceivedIT+0x8e>
        break;
    }
#ifdef NULL_PTR_CHECK_ASP
  }
#endif
}
 8000804:	bd70      	pop	{r4, r5, r6, pc}
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 8000806:	69c2      	ldr	r2, [r0, #28]
  crc = CRC4_Lookup8[crc ^ (uint8_t)(header         & 0xffU)];
 8000808:	4b20      	ldr	r3, [pc, #128]	; (800088c <ASPEP_HWDataReceivedIT+0x98>)
 800080a:	b2d1      	uxtb	r1, r2
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 8U) & 0xffU)];
 800080c:	5c59      	ldrb	r1, [r3, r1]
 800080e:	0a15      	lsrs	r5, r2, #8
 8000810:	4069      	eors	r1, r5
 8000812:	b2c9      	uxtb	r1, r1
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 16U) & 0xffU)];
 8000814:	5c59      	ldrb	r1, [r3, r1]
 8000816:	0c15      	lsrs	r5, r2, #16
 8000818:	4069      	eors	r1, r5
 800081a:	b2c9      	uxtb	r1, r1
  crc = CRC4_Lookup8[crc ^ (uint8_t)((header >> 24U) & 0xffU)];
 800081c:	5c59      	ldrb	r1, [r3, r1]
 800081e:	0e12      	lsrs	r2, r2, #24
 8000820:	404a      	eors	r2, r1
        if (ASPEP_CheckHeaderCRC(*(uint32_t *)pHandle->rxHeader) == true) //cstat !MISRAC2012-Rule-11.3
 8000822:	5c9b      	ldrb	r3, [r3, r2]
 8000824:	2b00      	cmp	r3, #0
 8000826:	d129      	bne.n	800087c <ASPEP_HWDataReceivedIT+0x88>
          pHandle->rxPacketType = (ASPEP_packetType)(((uint32_t)pHandle->rxHeader[0]) & ID_MASK);
 8000828:	220f      	movs	r2, #15
 800082a:	7f03      	ldrb	r3, [r0, #28]
 800082c:	4013      	ands	r3, r2
 800082e:	6683      	str	r3, [r0, #104]	; 0x68
          switch (pHandle->rxPacketType)
 8000830:	2b06      	cmp	r3, #6
 8000832:	d804      	bhi.n	800083e <ASPEP_HWDataReceivedIT+0x4a>
 8000834:	2b04      	cmp	r3, #4
 8000836:	d91f      	bls.n	8000878 <ASPEP_HWDataReceivedIT+0x84>
              pHandle->NewPacketAvailable = true;
 8000838:	3061      	adds	r0, #97	; 0x61
              pHandle->badPacketFlag = ASPEP_BAD_PACKET_TYPE;
 800083a:	2301      	movs	r3, #1
 800083c:	e01a      	b.n	8000874 <ASPEP_HWDataReceivedIT+0x80>
 800083e:	2b09      	cmp	r3, #9
 8000840:	d11a      	bne.n	8000878 <ASPEP_HWDataReceivedIT+0x84>
              pHandle->rxLength = (uint16_t)((*((uint16_t *)pHandle->rxHeader) & 0x1FFF0U) >> (uint16_t)4);
 8000842:	0003      	movs	r3, r0
 8000844:	8b82      	ldrh	r2, [r0, #28]
 8000846:	335c      	adds	r3, #92	; 0x5c
 8000848:	0912      	lsrs	r2, r2, #4
 800084a:	801a      	strh	r2, [r3, #0]
              if (0U == pHandle->rxLength) /* data packet with length 0 is a valid packet */
 800084c:	d0f4      	beq.n	8000838 <ASPEP_HWDataReceivedIT+0x44>
              else if (pHandle->rxLength <= pHandle->maxRXPayload)
 800084e:	0003      	movs	r3, r0
 8000850:	335e      	adds	r3, #94	; 0x5e
 8000852:	881b      	ldrh	r3, [r3, #0]
 8000854:	4293      	cmp	r3, r2
 8000856:	d30b      	bcc.n	8000870 <ASPEP_HWDataReceivedIT+0x7c>
                                        (pHandle->rxLength + ((uint16_t)ASPEP_DATACRC_SIZE * (uint16_t)pHandle->Capabilities.DATA_CRC)));
 8000858:	0003      	movs	r3, r0
 800085a:	336c      	adds	r3, #108	; 0x6c
                pHandle->fASPEP_receive(pHandle->HWIp, pHandle->rxBuffer,  /* need to read + 2 bytes CRC*/
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	6981      	ldr	r1, [r0, #24]
 8000860:	005b      	lsls	r3, r3, #1
 8000862:	18d2      	adds	r2, r2, r3
 8000864:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8000866:	6940      	ldr	r0, [r0, #20]
 8000868:	4798      	blx	r3
                pHandle->ASPEP_TL_State = WAITING_PAYLOAD;
 800086a:	2301      	movs	r3, #1
 800086c:	7023      	strb	r3, [r4, #0]
 800086e:	e7c9      	b.n	8000804 <ASPEP_HWDataReceivedIT+0x10>
                pHandle->badPacketFlag = ASPEP_BAD_PACKET_SIZE;
 8000870:	2302      	movs	r3, #2
 8000872:	3062      	adds	r0, #98	; 0x62
        pHandle->NewPacketAvailable = true;
 8000874:	7003      	strb	r3, [r0, #0]
}
 8000876:	e7c5      	b.n	8000804 <ASPEP_HWDataReceivedIT+0x10>
              pHandle->badPacketFlag = ASPEP_BAD_PACKET_TYPE;
 8000878:	3062      	adds	r0, #98	; 0x62
 800087a:	e7de      	b.n	800083a <ASPEP_HWDataReceivedIT+0x46>
          pHandle->badPacketFlag = ASPEP_BAD_CRC_HEADER;
 800087c:	2304      	movs	r3, #4
 800087e:	3062      	adds	r0, #98	; 0x62
 8000880:	e7f8      	b.n	8000874 <ASPEP_HWDataReceivedIT+0x80>
        pHandle->ASPEP_TL_State = WAITING_PACKET;
 8000882:	2200      	movs	r2, #0
        pHandle->NewPacketAvailable = true;
 8000884:	3061      	adds	r0, #97	; 0x61
        pHandle->ASPEP_TL_State = WAITING_PACKET;
 8000886:	7022      	strb	r2, [r4, #0]
        pHandle->NewPacketAvailable = true;
 8000888:	e7f4      	b.n	8000874 <ASPEP_HWDataReceivedIT+0x80>
 800088a:	46c0      	nop			; (mov r8, r8)
 800088c:	08004d30 	.word	0x08004d30

08000890 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000890:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000892:	2510      	movs	r5, #16
{
 8000894:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000896:	2228      	movs	r2, #40	; 0x28
 8000898:	2100      	movs	r1, #0
 800089a:	a80a      	add	r0, sp, #40	; 0x28
 800089c:	f004 fa22 	bl	8004ce4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008a0:	002a      	movs	r2, r5
 80008a2:	2100      	movs	r1, #0
 80008a4:	4668      	mov	r0, sp
 80008a6:	f004 fa1d 	bl	8004ce4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008aa:	002a      	movs	r2, r5
 80008ac:	2100      	movs	r1, #0
 80008ae:	a804      	add	r0, sp, #16
 80008b0:	f004 fa18 	bl	8004ce4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI14|RCC_OSCILLATORTYPE_HSE;
 80008b4:	2311      	movs	r3, #17
 80008b6:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008b8:	2380      	movs	r3, #128	; 0x80
 80008ba:	025b      	lsls	r3, r3, #9
 80008bc:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80008be:	2380      	movs	r3, #128	; 0x80
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008c0:	2401      	movs	r4, #1
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80008c2:	950e      	str	r5, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80008c4:	035b      	lsls	r3, r3, #13
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008c6:	3d0e      	subs	r5, #14
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008c8:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008ca:	9409      	str	r4, [sp, #36]	; 0x24
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 80008cc:	940d      	str	r4, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008ce:	9510      	str	r5, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80008d0:	9312      	str	r3, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008d2:	f002 ff29 	bl	8003728 <HAL_RCC_OscConfig>
 80008d6:	2800      	cmp	r0, #0
 80008d8:	d001      	beq.n	80008de <SystemClock_Config+0x4e>
  __ASM volatile ("cpsid i" : : : "memory");
 80008da:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008dc:	e7fe      	b.n	80008dc <SystemClock_Config+0x4c>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008de:	2307      	movs	r3, #7
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008e0:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008e2:	9003      	str	r0, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80008e4:	0021      	movs	r1, r4
 80008e6:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008e8:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008ea:	9501      	str	r5, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80008ec:	f003 f94a 	bl	8003b84 <HAL_RCC_ClockConfig>
 80008f0:	2800      	cmp	r0, #0
 80008f2:	d001      	beq.n	80008f8 <SystemClock_Config+0x68>
 80008f4:	b672      	cpsid	i
  while (1)
 80008f6:	e7fe      	b.n	80008f6 <SystemClock_Config+0x66>
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80008f8:	9006      	str	r0, [sp, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008fa:	a804      	add	r0, sp, #16
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80008fc:	9404      	str	r4, [sp, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008fe:	f003 f9cb 	bl	8003c98 <HAL_RCCEx_PeriphCLKConfig>
 8000902:	2800      	cmp	r0, #0
 8000904:	d001      	beq.n	800090a <SystemClock_Config+0x7a>
 8000906:	b672      	cpsid	i
  while (1)
 8000908:	e7fe      	b.n	8000908 <SystemClock_Config+0x78>
  HAL_RCC_EnableCSS();
 800090a:	f003 f90b 	bl	8003b24 <HAL_RCC_EnableCSS>
}
 800090e:	b015      	add	sp, #84	; 0x54
 8000910:	bd30      	pop	{r4, r5, pc}
	...

08000914 <main>:
{
 8000914:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000916:	b099      	sub	sp, #100	; 0x64
  HAL_Init();
 8000918:	f002 fc7c 	bl	8003214 <HAL_Init>
  SystemClock_Config();
 800091c:	f7ff ffb8 	bl	8000890 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000920:	2214      	movs	r2, #20
 8000922:	2100      	movs	r1, #0
 8000924:	a80f      	add	r0, sp, #60	; 0x3c
 8000926:	f004 f9dd 	bl	8004ce4 <memset>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800092a:	2280      	movs	r2, #128	; 0x80
 800092c:	4ccd      	ldr	r4, [pc, #820]	; (8000c64 <main+0x350>)
 800092e:	0312      	lsls	r2, r2, #12
 8000930:	6963      	ldr	r3, [r4, #20]
  HAL_GPIO_WritePin(M1_EN_DRIVER_GPIO_Port, M1_EN_DRIVER_Pin, GPIO_PIN_SET);
 8000932:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000934:	4313      	orrs	r3, r2
 8000936:	6163      	str	r3, [r4, #20]
 8000938:	6963      	ldr	r3, [r4, #20]
  HAL_GPIO_WritePin(M1_EN_DRIVER_GPIO_Port, M1_EN_DRIVER_Pin, GPIO_PIN_SET);
 800093a:	2090      	movs	r0, #144	; 0x90
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800093c:	4013      	ands	r3, r2
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800093e:	2280      	movs	r2, #128	; 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000940:	9302      	str	r3, [sp, #8]
 8000942:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000944:	6963      	ldr	r3, [r4, #20]
 8000946:	03d2      	lsls	r2, r2, #15
 8000948:	4313      	orrs	r3, r2
 800094a:	6163      	str	r3, [r4, #20]
 800094c:	6963      	ldr	r3, [r4, #20]
  HAL_GPIO_WritePin(M1_EN_DRIVER_GPIO_Port, M1_EN_DRIVER_Pin, GPIO_PIN_SET);
 800094e:	0109      	lsls	r1, r1, #4
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000950:	4013      	ands	r3, r2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000952:	2280      	movs	r2, #128	; 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000954:	9303      	str	r3, [sp, #12]
 8000956:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000958:	6963      	ldr	r3, [r4, #20]
 800095a:	0292      	lsls	r2, r2, #10
 800095c:	4313      	orrs	r3, r2
 800095e:	6163      	str	r3, [r4, #20]
 8000960:	6963      	ldr	r3, [r4, #20]
  HAL_GPIO_WritePin(M1_EN_DRIVER_GPIO_Port, M1_EN_DRIVER_Pin, GPIO_PIN_SET);
 8000962:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000964:	4013      	ands	r3, r2
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000966:	2280      	movs	r2, #128	; 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000968:	9304      	str	r3, [sp, #16]
 800096a:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800096c:	6963      	ldr	r3, [r4, #20]
 800096e:	02d2      	lsls	r2, r2, #11
 8000970:	4313      	orrs	r3, r2
 8000972:	6163      	str	r3, [r4, #20]
 8000974:	6963      	ldr	r3, [r4, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000976:	2501      	movs	r5, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000978:	4013      	ands	r3, r2
 800097a:	9305      	str	r3, [sp, #20]
  HAL_GPIO_WritePin(M1_EN_DRIVER_GPIO_Port, M1_EN_DRIVER_Pin, GPIO_PIN_SET);
 800097c:	2201      	movs	r2, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800097e:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(M1_EN_DRIVER_GPIO_Port, M1_EN_DRIVER_Pin, GPIO_PIN_SET);
 8000980:	f002 fecc 	bl	800371c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = Start_Stop_Pin;
 8000984:	2380      	movs	r3, #128	; 0x80
 8000986:	021b      	lsls	r3, r3, #8
 8000988:	930f      	str	r3, [sp, #60]	; 0x3c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800098a:	2384      	movs	r3, #132	; 0x84
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 800098c:	48b6      	ldr	r0, [pc, #728]	; (8000c68 <main+0x354>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800098e:	039b      	lsls	r3, r3, #14
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8000990:	a90f      	add	r1, sp, #60	; 0x3c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000992:	9310      	str	r3, [sp, #64]	; 0x40
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000994:	9511      	str	r5, [sp, #68]	; 0x44
  HAL_GPIO_Init(Start_Stop_GPIO_Port, &GPIO_InitStruct);
 8000996:	f002 fe0f 	bl	80035b8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = M1_EN_DRIVER_Pin;
 800099a:	2380      	movs	r3, #128	; 0x80
  HAL_GPIO_Init(M1_EN_DRIVER_GPIO_Port, &GPIO_InitStruct);
 800099c:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Pin = M1_EN_DRIVER_Pin;
 800099e:	011b      	lsls	r3, r3, #4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a0:	2600      	movs	r6, #0
  GPIO_InitStruct.Pin = M1_EN_DRIVER_Pin;
 80009a2:	930f      	str	r3, [sp, #60]	; 0x3c
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80009a4:	2302      	movs	r3, #2
  HAL_GPIO_Init(M1_EN_DRIVER_GPIO_Port, &GPIO_InitStruct);
 80009a6:	a90f      	add	r1, sp, #60	; 0x3c
 80009a8:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80009aa:	9311      	str	r3, [sp, #68]	; 0x44
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ac:	9510      	str	r5, [sp, #64]	; 0x40
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ae:	9612      	str	r6, [sp, #72]	; 0x48
  HAL_GPIO_Init(M1_EN_DRIVER_GPIO_Port, &GPIO_InitStruct);
 80009b0:	f002 fe02 	bl	80035b8 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80009b4:	6963      	ldr	r3, [r4, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 80009b6:	220c      	movs	r2, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 80009b8:	432b      	orrs	r3, r5
 80009ba:	6163      	str	r3, [r4, #20]
 80009bc:	6963      	ldr	r3, [r4, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 80009be:	0031      	movs	r1, r6
  __HAL_RCC_DMA1_CLK_ENABLE();
 80009c0:	402b      	ands	r3, r5
 80009c2:	9301      	str	r3, [sp, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 80009c4:	a80f      	add	r0, sp, #60	; 0x3c
  __HAL_RCC_DMA1_CLK_ENABLE();
 80009c6:	9b01      	ldr	r3, [sp, #4]
  ADC_ChannelConfTypeDef sConfig = {0};
 80009c8:	f004 f98c 	bl	8004ce4 <memset>
  hadc.Instance = ADC1;
 80009cc:	4ca7      	ldr	r4, [pc, #668]	; (8000c6c <main+0x358>)
 80009ce:	4ba8      	ldr	r3, [pc, #672]	; (8000c70 <main+0x35c>)
  hadc.Init.DataAlign = ADC_DATAALIGN_LEFT;
 80009d0:	2720      	movs	r7, #32
  hadc.Instance = ADC1;
 80009d2:	6023      	str	r3, [r4, #0]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80009d4:	2304      	movs	r3, #4
 80009d6:	6163      	str	r3, [r4, #20]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80009d8:	2380      	movs	r3, #128	; 0x80
 80009da:	00db      	lsls	r3, r3, #3
 80009dc:	6223      	str	r3, [r4, #32]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80009de:	0020      	movs	r0, r4
  hadc.Init.DMAContinuousRequests = ENABLE;
 80009e0:	1d63      	adds	r3, r4, #5
  hadc.Init.LowPowerAutoWait = DISABLE;
 80009e2:	61a6      	str	r6, [r4, #24]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80009e4:	6066      	str	r6, [r4, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80009e6:	60a6      	str	r6, [r4, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_LEFT;
 80009e8:	60e7      	str	r7, [r4, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80009ea:	6125      	str	r5, [r4, #16]
  hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 80009ec:	61e6      	str	r6, [r4, #28]
  hadc.Init.DMAContinuousRequests = ENABLE;
 80009ee:	77dd      	strb	r5, [r3, #31]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80009f0:	62a5      	str	r5, [r4, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80009f2:	f002 fc31 	bl	8003258 <HAL_ADC_Init>
 80009f6:	42b0      	cmp	r0, r6
 80009f8:	d001      	beq.n	80009fe <main+0xea>
 80009fa:	b672      	cpsid	i
  while (1)
 80009fc:	e7fe      	b.n	80009fc <main+0xe8>
  sConfig.Channel = ADC_CHANNEL_5;
 80009fe:	2305      	movs	r3, #5
 8000a00:	930f      	str	r3, [sp, #60]	; 0x3c
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000a02:	2380      	movs	r3, #128	; 0x80
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000a04:	0020      	movs	r0, r4
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000a06:	015b      	lsls	r3, r3, #5
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000a08:	a90f      	add	r1, sp, #60	; 0x3c
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000a0a:	9310      	str	r3, [sp, #64]	; 0x40
  sConfig.SamplingTime = ADC_SAMPLETIME_7CYCLES_5;
 8000a0c:	9511      	str	r5, [sp, #68]	; 0x44
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000a0e:	f002 fcc7 	bl	80033a0 <HAL_ADC_ConfigChannel>
 8000a12:	2800      	cmp	r0, #0
 8000a14:	d001      	beq.n	8000a1a <main+0x106>
 8000a16:	b672      	cpsid	i
  while (1)
 8000a18:	e7fe      	b.n	8000a18 <main+0x104>
  sConfig.Channel = ADC_CHANNEL_9;
 8000a1a:	2309      	movs	r3, #9
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000a1c:	0020      	movs	r0, r4
 8000a1e:	a90f      	add	r1, sp, #60	; 0x3c
  sConfig.Channel = ADC_CHANNEL_9;
 8000a20:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000a22:	f002 fcbd 	bl	80033a0 <HAL_ADC_ConfigChannel>
 8000a26:	1e05      	subs	r5, r0, #0
 8000a28:	d001      	beq.n	8000a2e <main+0x11a>
 8000a2a:	b672      	cpsid	i
  while (1)
 8000a2c:	e7fe      	b.n	8000a2c <main+0x118>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a2e:	2608      	movs	r6, #8
 8000a30:	0001      	movs	r1, r0
 8000a32:	0032      	movs	r2, r6
 8000a34:	a806      	add	r0, sp, #24
 8000a36:	f004 f955 	bl	8004ce4 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a3a:	221c      	movs	r2, #28
 8000a3c:	0029      	movs	r1, r5
 8000a3e:	a808      	add	r0, sp, #32
 8000a40:	f004 f950 	bl	8004ce4 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000a44:	003a      	movs	r2, r7
 8000a46:	0029      	movs	r1, r5
 8000a48:	a80f      	add	r0, sp, #60	; 0x3c
 8000a4a:	f004 f94b 	bl	8004ce4 <memset>
  htim1.Instance = TIM1;
 8000a4e:	4c89      	ldr	r4, [pc, #548]	; (8000c74 <main+0x360>)
 8000a50:	4b89      	ldr	r3, [pc, #548]	; (8000c78 <main+0x364>)
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000a52:	0020      	movs	r0, r4
  htim1.Instance = TIM1;
 8000a54:	6023      	str	r3, [r4, #0]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED2;
 8000a56:	2340      	movs	r3, #64	; 0x40
 8000a58:	60a3      	str	r3, [r4, #8]
  htim1.Init.Period = ((PWM_PERIOD_CYCLES) / 2);
 8000a5a:	2396      	movs	r3, #150	; 0x96
 8000a5c:	011b      	lsls	r3, r3, #4
 8000a5e:	60e3      	str	r3, [r4, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8000a60:	2380      	movs	r3, #128	; 0x80
 8000a62:	005b      	lsls	r3, r3, #1
 8000a64:	6123      	str	r3, [r4, #16]
  htim1.Init.RepetitionCounter = (REP_COUNTER);
 8000a66:	3bfd      	subs	r3, #253	; 0xfd
  htim1.Init.Prescaler = ((TIM_CLOCK_DIVIDER) - 1);
 8000a68:	6065      	str	r5, [r4, #4]
  htim1.Init.RepetitionCounter = (REP_COUNTER);
 8000a6a:	6163      	str	r3, [r4, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a6c:	61a5      	str	r5, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000a6e:	f003 fb3b 	bl	80040e8 <HAL_TIM_PWM_Init>
 8000a72:	2800      	cmp	r0, #0
 8000a74:	d001      	beq.n	8000a7a <main+0x166>
 8000a76:	b672      	cpsid	i
  while (1)
 8000a78:	e7fe      	b.n	8000a78 <main+0x164>
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a7a:	9007      	str	r0, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a7c:	a906      	add	r1, sp, #24
 8000a7e:	0020      	movs	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000a80:	9706      	str	r7, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a82:	f003 fc4d 	bl	8004320 <HAL_TIMEx_MasterConfigSynchronization>
 8000a86:	1e02      	subs	r2, r0, #0
 8000a88:	d001      	beq.n	8000a8e <main+0x17a>
 8000a8a:	b672      	cpsid	i
  while (1)
 8000a8c:	e7fe      	b.n	8000a8c <main+0x178>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a8e:	2360      	movs	r3, #96	; 0x60
 8000a90:	9308      	str	r3, [sp, #32]
  sConfigOC.Pulse = ((PWM_PERIOD_CYCLES) / 4);
 8000a92:	2396      	movs	r3, #150	; 0x96
 8000a94:	00db      	lsls	r3, r3, #3
 8000a96:	9309      	str	r3, [sp, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000a98:	2302      	movs	r3, #2
 8000a9a:	930a      	str	r3, [sp, #40]	; 0x28
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_SET;
 8000a9c:	33fe      	adds	r3, #254	; 0xfe
 8000a9e:	930d      	str	r3, [sp, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_SET;
 8000aa0:	3301      	adds	r3, #1
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000aa2:	900c      	str	r0, [sp, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_SET;
 8000aa4:	33ff      	adds	r3, #255	; 0xff
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000aa6:	0020      	movs	r0, r4
 8000aa8:	a908      	add	r1, sp, #32
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 8000aaa:	960b      	str	r6, [sp, #44]	; 0x2c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_SET;
 8000aac:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000aae:	f003 fbd5 	bl	800425c <HAL_TIM_PWM_ConfigChannel>
 8000ab2:	2800      	cmp	r0, #0
 8000ab4:	d001      	beq.n	8000aba <main+0x1a6>
 8000ab6:	b672      	cpsid	i
  while (1)
 8000ab8:	e7fe      	b.n	8000ab8 <main+0x1a4>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000aba:	2204      	movs	r2, #4
 8000abc:	0020      	movs	r0, r4
 8000abe:	a908      	add	r1, sp, #32
 8000ac0:	f003 fbcc 	bl	800425c <HAL_TIM_PWM_ConfigChannel>
 8000ac4:	2800      	cmp	r0, #0
 8000ac6:	d001      	beq.n	8000acc <main+0x1b8>
 8000ac8:	b672      	cpsid	i
  while (1)
 8000aca:	e7fe      	b.n	8000aca <main+0x1b6>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000acc:	0032      	movs	r2, r6
 8000ace:	0020      	movs	r0, r4
 8000ad0:	a908      	add	r1, sp, #32
 8000ad2:	f003 fbc3 	bl	800425c <HAL_TIM_PWM_ConfigChannel>
 8000ad6:	2800      	cmp	r0, #0
 8000ad8:	d001      	beq.n	8000ade <main+0x1ca>
 8000ada:	b672      	cpsid	i
  while (1)
 8000adc:	e7fe      	b.n	8000adc <main+0x1c8>
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8000ade:	2370      	movs	r3, #112	; 0x70
 8000ae0:	9308      	str	r3, [sp, #32]
  sConfigOC.Pulse = (((PWM_PERIOD_CYCLES) / 2) - (HTMIN));
 8000ae2:	4b66      	ldr	r3, [pc, #408]	; (8000c7c <main+0x368>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ae4:	900a      	str	r0, [sp, #40]	; 0x28
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000ae6:	900d      	str	r0, [sp, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000ae8:	900e      	str	r0, [sp, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000aea:	220c      	movs	r2, #12
 8000aec:	0020      	movs	r0, r4
 8000aee:	a908      	add	r1, sp, #32
  sConfigOC.Pulse = (((PWM_PERIOD_CYCLES) / 2) - (HTMIN));
 8000af0:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000af2:	f003 fbb3 	bl	800425c <HAL_TIM_PWM_ConfigChannel>
 8000af6:	2800      	cmp	r0, #0
 8000af8:	d001      	beq.n	8000afe <main+0x1ea>
 8000afa:	b672      	cpsid	i
  while (1)
 8000afc:	e7fe      	b.n	8000afc <main+0x1e8>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8000afe:	2380      	movs	r3, #128	; 0x80
 8000b00:	011b      	lsls	r3, r3, #4
 8000b02:	930f      	str	r3, [sp, #60]	; 0x3c
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8000b04:	2380      	movs	r3, #128	; 0x80
 8000b06:	00db      	lsls	r3, r3, #3
 8000b08:	9310      	str	r3, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.DeadTime = ((DEAD_TIME_COUNTS) / 2);
 8000b0a:	230e      	movs	r3, #14
 8000b0c:	9312      	str	r3, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8000b0e:	2380      	movs	r3, #128	; 0x80
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000b10:	9011      	str	r0, [sp, #68]	; 0x44
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8000b12:	015b      	lsls	r3, r3, #5
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_LOW;
 8000b14:	9014      	str	r0, [sp, #80]	; 0x50
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000b16:	9016      	str	r0, [sp, #88]	; 0x58
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000b18:	a90f      	add	r1, sp, #60	; 0x3c
 8000b1a:	0020      	movs	r0, r4
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8000b1c:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000b1e:	f003 fc2b 	bl	8004378 <HAL_TIMEx_ConfigBreakDeadTime>
 8000b22:	2800      	cmp	r0, #0
 8000b24:	d001      	beq.n	8000b2a <main+0x216>
 8000b26:	b672      	cpsid	i
  while (1)
 8000b28:	e7fe      	b.n	8000b28 <main+0x214>
  HAL_TIM_MspPostInit(&htim1);
 8000b2a:	0020      	movs	r0, r4
 8000b2c:	f002 f9de 	bl	8002eec <HAL_TIM_MspPostInit>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b30:	af08      	add	r7, sp, #32
  TIM_Encoder_InitTypeDef sConfig = {0};
 8000b32:	221c      	movs	r2, #28
 8000b34:	2100      	movs	r1, #0
 8000b36:	a810      	add	r0, sp, #64	; 0x40
 8000b38:	f004 f8d4 	bl	8004ce4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b3c:	2208      	movs	r2, #8
 8000b3e:	2100      	movs	r1, #0
 8000b40:	0038      	movs	r0, r7
 8000b42:	f004 f8cf 	bl	8004ce4 <memset>
  htim2.Instance = TIM2;
 8000b46:	2380      	movs	r3, #128	; 0x80
 8000b48:	4c4d      	ldr	r4, [pc, #308]	; (8000c80 <main+0x36c>)
  htim2.Init.Period = M1_PULSE_NBR;
 8000b4a:	4a4e      	ldr	r2, [pc, #312]	; (8000c84 <main+0x370>)
  htim2.Instance = TIM2;
 8000b4c:	05db      	lsls	r3, r3, #23
 8000b4e:	6023      	str	r3, [r4, #0]
  htim2.Init.Prescaler = 0;
 8000b50:	2300      	movs	r3, #0
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000b52:	2603      	movs	r6, #3
  htim2.Init.Period = M1_PULSE_NBR;
 8000b54:	60e2      	str	r2, [r4, #12]
  sConfig.IC1Filter = M1_ENC_IC_FILTER;
 8000b56:	2208      	movs	r2, #8
  TIM_Encoder_InitTypeDef sConfig = {0};
 8000b58:	ad0f      	add	r5, sp, #60	; 0x3c
  htim2.Init.Prescaler = 0;
 8000b5a:	6063      	str	r3, [r4, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b5c:	60a3      	str	r3, [r4, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b5e:	6123      	str	r3, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b60:	61a3      	str	r3, [r4, #24]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000b62:	3301      	adds	r3, #1
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000b64:	960f      	str	r6, [sp, #60]	; 0x3c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8000b66:	0029      	movs	r1, r5
 8000b68:	0020      	movs	r0, r4
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000b6a:	60ab      	str	r3, [r5, #8]
  sConfig.IC1Filter = M1_ENC_IC_FILTER;
 8000b6c:	612a      	str	r2, [r5, #16]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000b6e:	61ab      	str	r3, [r5, #24]
  sConfig.IC2Filter = M1_ENC_IC_FILTER;
 8000b70:	622a      	str	r2, [r5, #32]
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8000b72:	f003 fae1 	bl	8004138 <HAL_TIM_Encoder_Init>
 8000b76:	2800      	cmp	r0, #0
 8000b78:	d001      	beq.n	8000b7e <main+0x26a>
 8000b7a:	b672      	cpsid	i
  while (1)
 8000b7c:	e7fe      	b.n	8000b7c <main+0x268>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b7e:	9008      	str	r0, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b80:	0039      	movs	r1, r7
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b82:	6078      	str	r0, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b84:	0020      	movs	r0, r4
 8000b86:	f003 fbcb 	bl	8004320 <HAL_TIMEx_MasterConfigSynchronization>
 8000b8a:	1e03      	subs	r3, r0, #0
 8000b8c:	d001      	beq.n	8000b92 <main+0x27e>
 8000b8e:	b672      	cpsid	i
  while (1)
 8000b90:	e7fe      	b.n	8000b90 <main+0x27c>
  hspi1.Instance = SPI1;
 8000b92:	483d      	ldr	r0, [pc, #244]	; (8000c88 <main+0x374>)
 8000b94:	4a3d      	ldr	r2, [pc, #244]	; (8000c8c <main+0x378>)
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000b96:	6083      	str	r3, [r0, #8]
  hspi1.Instance = SPI1;
 8000b98:	6002      	str	r2, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b9a:	2282      	movs	r2, #130	; 0x82
 8000b9c:	0052      	lsls	r2, r2, #1
 8000b9e:	6042      	str	r2, [r0, #4]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ba0:	22e0      	movs	r2, #224	; 0xe0
 8000ba2:	00d2      	lsls	r2, r2, #3
 8000ba4:	60c2      	str	r2, [r0, #12]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ba6:	2280      	movs	r2, #128	; 0x80
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ba8:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000baa:	6143      	str	r3, [r0, #20]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bac:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bae:	6243      	str	r3, [r0, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bb0:	6283      	str	r3, [r0, #40]	; 0x28
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000bb2:	6303      	str	r3, [r0, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000bb4:	2308      	movs	r3, #8
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000bb6:	0092      	lsls	r2, r2, #2
 8000bb8:	6182      	str	r2, [r0, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8000bba:	3ad1      	subs	r2, #209	; 0xd1
 8000bbc:	3aff      	subs	r2, #255	; 0xff
 8000bbe:	61c2      	str	r2, [r0, #28]
  hspi1.Init.CRCPolynomial = 7;
 8000bc0:	3a29      	subs	r2, #41	; 0x29
 8000bc2:	62c2      	str	r2, [r0, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000bc4:	6343      	str	r3, [r0, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000bc6:	f003 f8f5 	bl	8003db4 <HAL_SPI_Init>
 8000bca:	1e04      	subs	r4, r0, #0
 8000bcc:	d001      	beq.n	8000bd2 <main+0x2be>
 8000bce:	b672      	cpsid	i
  while (1)
 8000bd0:	e7fe      	b.n	8000bd0 <main+0x2bc>
  MX_MotorControl_Init();
 8000bd2:	f000 fdeb 	bl	80017ac <MX_MotorControl_Init>
  HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 8000bd6:	0022      	movs	r2, r4
 8000bd8:	0031      	movs	r1, r6
 8000bda:	201b      	movs	r0, #27
 8000bdc:	f002 fc64 	bl	80034a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000be0:	201b      	movs	r0, #27
 8000be2:	f002 fc8b 	bl	80034fc <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8000be6:	0022      	movs	r2, r4
 8000be8:	2101      	movs	r1, #1
 8000bea:	2009      	movs	r0, #9
 8000bec:	f002 fc5c 	bl	80034a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000bf0:	2009      	movs	r0, #9
 8000bf2:	f002 fc83 	bl	80034fc <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 8000bf6:	0022      	movs	r2, r4
 8000bf8:	0021      	movs	r1, r4
 8000bfa:	200b      	movs	r0, #11
 8000bfc:	f002 fc54 	bl	80034a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8000c00:	200b      	movs	r0, #11
 8000c02:	f002 fc7b 	bl	80034fc <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 3, 0);
 8000c06:	0022      	movs	r2, r4
 8000c08:	0031      	movs	r1, r6
 8000c0a:	200a      	movs	r0, #10
 8000c0c:	f002 fc4c 	bl	80034a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000c10:	200a      	movs	r0, #10
 8000c12:	f002 fc73 	bl	80034fc <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM1_BRK_UP_TRG_COM_IRQn, 0, 0);
 8000c16:	0022      	movs	r2, r4
 8000c18:	0021      	movs	r1, r4
 8000c1a:	200d      	movs	r0, #13
 8000c1c:	f002 fc44 	bl	80034a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_BRK_UP_TRG_COM_IRQn);
 8000c20:	200d      	movs	r0, #13
 8000c22:	f002 fc6b 	bl	80034fc <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 8000c26:	0022      	movs	r2, r4
 8000c28:	0031      	movs	r1, r6
 8000c2a:	200f      	movs	r0, #15
 8000c2c:	f002 fc3c 	bl	80034a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000c30:	200f      	movs	r0, #15
 8000c32:	f002 fc63 	bl	80034fc <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 3, 0);
 8000c36:	0022      	movs	r2, r4
 8000c38:	0031      	movs	r1, r6
 8000c3a:	2007      	movs	r0, #7
 8000c3c:	f002 fc34 	bl	80034a8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000c40:	2007      	movs	r0, #7
 8000c42:	f002 fc5b 	bl	80034fc <HAL_NVIC_EnableIRQ>
  volatile MCI_State_t state = MC_GetSTMStateMotor1();
 8000c46:	f000 f849 	bl	8000cdc <MC_GetSTMStateMotor1>
 8000c4a:	7038      	strb	r0, [r7, #0]
  volatile uint16_t faults = MC_GetOccurredFaultsMotor1();
 8000c4c:	f000 f83e 	bl	8000ccc <MC_GetOccurredFaultsMotor1>
  MC_ProgramSpeedRampMotor1(10, 2000);
 8000c50:	21fa      	movs	r1, #250	; 0xfa
  volatile uint16_t faults = MC_GetOccurredFaultsMotor1();
 8000c52:	8028      	strh	r0, [r5, #0]
  MC_ProgramSpeedRampMotor1(10, 2000);
 8000c54:	00c9      	lsls	r1, r1, #3
 8000c56:	200a      	movs	r0, #10
 8000c58:	f000 f82e 	bl	8000cb8 <MC_ProgramSpeedRampMotor1>
  ret = MC_StartMotor1(); // This function only initiates the startup sequence, but the FSM in the background actually performs it.
 8000c5c:	f000 f81c 	bl	8000c98 <MC_StartMotor1>
  while (1)
 8000c60:	e7fe      	b.n	8000c60 <main+0x34c>
 8000c62:	46c0      	nop			; (mov r8, r8)
 8000c64:	40021000 	.word	0x40021000
 8000c68:	48000800 	.word	0x48000800
 8000c6c:	200003c4 	.word	0x200003c4
 8000c70:	40012400 	.word	0x40012400
 8000c74:	2000055c 	.word	0x2000055c
 8000c78:	40012c00 	.word	0x40012c00
 8000c7c:	00000922 	.word	0x00000922
 8000c80:	200005a4 	.word	0x200005a4
 8000c84:	00000fff 	.word	0x00000fff
 8000c88:	200004d0 	.word	0x200004d0
 8000c8c:	40013000 	.word	0x40013000

08000c90 <HAL_SPI_RxCpltCallback>:
}
 8000c90:	4770      	bx	lr

08000c92 <Error_Handler>:
 8000c92:	b672      	cpsid	i
  while (1)
 8000c94:	e7fe      	b.n	8000c94 <Error_Handler+0x2>
	...

08000c98 <MC_StartMotor1>:
  * Note also that if the startup sequence fails the #RUN state may never be reached.
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StartMotor1(void)
{
 8000c98:	b510      	push	{r4, lr}
  return (MCI_StartMotor(pMCI[M1]));
 8000c9a:	4b02      	ldr	r3, [pc, #8]	; (8000ca4 <MC_StartMotor1+0xc>)
 8000c9c:	6818      	ldr	r0, [r3, #0]
 8000c9e:	f000 f883 	bl	8000da8 <MCI_StartMotor>
}
 8000ca2:	bd10      	pop	{r4, pc}
 8000ca4:	200008e0 	.word	0x200008e0

08000ca8 <MC_StopMotor1>:
  * machine and check if the #IDLE state has been reached.
  *
  * @retval returns true if the command is successfully executed, false otherwise.
  */
__weak bool MC_StopMotor1(void)
{
 8000ca8:	b510      	push	{r4, lr}
  return (MCI_StopMotor(pMCI[M1]));
 8000caa:	4b02      	ldr	r3, [pc, #8]	; (8000cb4 <MC_StopMotor1+0xc>)
 8000cac:	6818      	ldr	r0, [r3, #0]
 8000cae:	f000 f895 	bl	8000ddc <MCI_StopMotor>
}
 8000cb2:	bd10      	pop	{r4, pc}
 8000cb4:	200008e0 	.word	0x200008e0

08000cb8 <MC_ProgramSpeedRampMotor1>:
  * @param  hDurationms Duration of the ramp expressed in milliseconds. It
  *         is possible to set 0 to perform an instantaneous change in the speed
  *         value.
  */
__weak void MC_ProgramSpeedRampMotor1(int16_t hFinalSpeed, uint16_t hDurationms)
{
 8000cb8:	b510      	push	{r4, lr}
  MCI_ExecSpeedRamp(pMCI[M1], hFinalSpeed, hDurationms);
 8000cba:	4b03      	ldr	r3, [pc, #12]	; (8000cc8 <MC_ProgramSpeedRampMotor1+0x10>)
{
 8000cbc:	000a      	movs	r2, r1
  MCI_ExecSpeedRamp(pMCI[M1], hFinalSpeed, hDurationms);
 8000cbe:	0001      	movs	r1, r0
 8000cc0:	6818      	ldr	r0, [r3, #0]
 8000cc2:	f000 f821 	bl	8000d08 <MCI_ExecSpeedRamp>
}
 8000cc6:	bd10      	pop	{r4, pc}
 8000cc8:	200008e0 	.word	0x200008e0

08000ccc <MC_GetOccurredFaultsMotor1>:
 *
 * See @ref fault_codes "Motor Control Faults" for a list of
 * of all possible faults codes.
 */
__weak uint16_t MC_GetOccurredFaultsMotor1(void)
{
 8000ccc:	b510      	push	{r4, lr}
  return (MCI_GetOccurredFaults(pMCI[M1]));
 8000cce:	4b02      	ldr	r3, [pc, #8]	; (8000cd8 <MC_GetOccurredFaultsMotor1+0xc>)
 8000cd0:	6818      	ldr	r0, [r3, #0]
 8000cd2:	f000 f865 	bl	8000da0 <MCI_GetOccurredFaults>
}
 8000cd6:	bd10      	pop	{r4, pc}
 8000cd8:	200008e0 	.word	0x200008e0

08000cdc <MC_GetSTMStateMotor1>:

/**
 * @brief returns the current state of Motor 1 state machine
 */
__weak MCI_State_t MC_GetSTMStateMotor1(void)
{
 8000cdc:	b510      	push	{r4, lr}
  return (MCI_GetSTMState(pMCI[M1]));
 8000cde:	4b02      	ldr	r3, [pc, #8]	; (8000ce8 <MC_GetSTMStateMotor1+0xc>)
 8000ce0:	6818      	ldr	r0, [r3, #0]
 8000ce2:	f000 f85b 	bl	8000d9c <MCI_GetSTMState>
}
 8000ce6:	bd10      	pop	{r4, pc}
 8000ce8:	200008e0 	.word	0x200008e0

08000cec <MC_APP_BootHook>:
   */

/* USER CODE BEGIN BootHook */

/* USER CODE END BootHook */
}
 8000cec:	4770      	bx	lr

08000cee <MC_APP_PostMediumFrequencyHook_M1>:
 8000cee:	4770      	bx	lr

08000cf0 <MCI_Init>:
  else
  {
#endif
    pHandle->pSTC = pSTC;
    pHandle->pFOCVars = pFOCVars;
    pHandle->pPWM = pPWMHandle;
 8000cf0:	6083      	str	r3, [r0, #8]

    /* Buffer related initialization */
    pHandle->lastCommand = MCI_NOCOMMANDSYET;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	7303      	strb	r3, [r0, #12]
    pHandle->hFinalSpeed = 0;
    pHandle->hFinalTorque = 0;
    pHandle->hDurationms = 0;
 8000cf6:	61c3      	str	r3, [r0, #28]
    pHandle->pSTC = pSTC;
 8000cf8:	6001      	str	r1, [r0, #0]
    pHandle->pFOCVars = pFOCVars;
 8000cfa:	6042      	str	r2, [r0, #4]
    pHandle->hFinalSpeed = 0;
 8000cfc:	81c3      	strh	r3, [r0, #14]
    pHandle->hFinalTorque = 0;
 8000cfe:	8203      	strh	r3, [r0, #16]
    pHandle->CommandState = MCI_BUFFER_EMPTY;
    pHandle->DirectCommand = MCI_NO_COMMAND;
    pHandle->State = IDLE;
    pHandle->CurrentFaults = MC_NO_FAULTS;
 8000d00:	6203      	str	r3, [r0, #32]
    pHandle->CommandState = MCI_BUFFER_EMPTY;
 8000d02:	3005      	adds	r0, #5
 8000d04:	77c3      	strb	r3, [r0, #31]
    pHandle->PastFaults = MC_NO_FAULTS;
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8000d06:	4770      	bx	lr

08000d08 <MCI_ExecSpeedRamp>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->lastCommand = MCI_CMD_EXECSPEEDRAMP;
 8000d08:	2301      	movs	r3, #1
 8000d0a:	7303      	strb	r3, [r0, #12]
    pHandle->hFinalSpeed = hFinalSpeed;
    pHandle->hDurationms = hDurationms;
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000d0c:	4b02      	ldr	r3, [pc, #8]	; (8000d18 <MCI_ExecSpeedRamp+0x10>)
    pHandle->hFinalSpeed = hFinalSpeed;
 8000d0e:	81c1      	strh	r1, [r0, #14]
    pHandle->hDurationms = hDurationms;
 8000d10:	8382      	strh	r2, [r0, #28]
    pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000d12:	8483      	strh	r3, [r0, #36]	; 0x24
    pHandle->LastModalitySetByUser = MCM_SPEED_MODE;

#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8000d14:	4770      	bx	lr
 8000d16:	46c0      	nop			; (mov r8, r8)
 8000d18:	00000301 	.word	0x00000301

08000d1c <MCI_FaultProcessing>:
  }
  else
  {
#endif
    /* Set current errors */
    pHandle->CurrentFaults = (pHandle->CurrentFaults | hSetErrors ) & (~hResetErrors);
 8000d1c:	8c03      	ldrh	r3, [r0, #32]
 8000d1e:	430b      	orrs	r3, r1
 8000d20:	4393      	bics	r3, r2
 8000d22:	8403      	strh	r3, [r0, #32]
    pHandle->PastFaults |= hSetErrors;
 8000d24:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 8000d26:	4319      	orrs	r1, r3
 8000d28:	8441      	strh	r1, [r0, #34]	; 0x22
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8000d2a:	4770      	bx	lr

08000d2c <MCI_ExecBufferedCommands>:
  *         and eventually to execute the buffered command if the condition
  *         occurs.
  * @param  pHandle Pointer on the component instance to work on.
  */
__weak void MCI_ExecBufferedCommands(MCI_Handle_t *pHandle)
{
 8000d2c:	b570      	push	{r4, r5, r6, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    if ( pHandle->CommandState == MCI_COMMAND_NOT_ALREADY_EXECUTED )
 8000d2e:	1d45      	adds	r5, r0, #5
 8000d30:	7fea      	ldrb	r2, [r5, #31]
{
 8000d32:	0004      	movs	r4, r0
    if ( pHandle->CommandState == MCI_COMMAND_NOT_ALREADY_EXECUTED )
 8000d34:	2a01      	cmp	r2, #1
 8000d36:	d118      	bne.n	8000d6a <MCI_ExecBufferedCommands+0x3e>
    {
      bool commandHasBeenExecuted = false;
      switch (pHandle->lastCommand)
 8000d38:	7b03      	ldrb	r3, [r0, #12]
 8000d3a:	2b02      	cmp	r3, #2
 8000d3c:	d016      	beq.n	8000d6c <MCI_ExecBufferedCommands+0x40>
 8000d3e:	2b03      	cmp	r3, #3
 8000d40:	d020      	beq.n	8000d84 <MCI_ExecBufferedCommands+0x58>
 8000d42:	2b01      	cmp	r3, #1
 8000d44:	d128      	bne.n	8000d98 <MCI_ExecBufferedCommands+0x6c>
      {
        case MCI_CMD_EXECSPEEDRAMP:
        {
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8000d46:	2200      	movs	r2, #0
 8000d48:	6843      	ldr	r3, [r0, #4]
          STC_SetControlMode(pHandle->pSTC, MCM_SPEED_MODE);
 8000d4a:	2103      	movs	r1, #3
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8000d4c:	3305      	adds	r3, #5
 8000d4e:	77da      	strb	r2, [r3, #31]
          STC_SetControlMode(pHandle->pSTC, MCM_SPEED_MODE);
 8000d50:	6800      	ldr	r0, [r0, #0]
 8000d52:	f003 fef1 	bl	8004b38 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalSpeed, pHandle->hDurationms);
 8000d56:	8ba2      	ldrh	r2, [r4, #28]
 8000d58:	230e      	movs	r3, #14
 8000d5a:	5ee1      	ldrsh	r1, [r4, r3]

        case MCI_CMD_EXECTORQUERAMP:
        {
          pHandle->pFOCVars->bDriveInput = INTERNAL;
          STC_SetControlMode(pHandle->pSTC, MCM_TORQUE_MODE);
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalTorque, pHandle->hDurationms);
 8000d5c:	6820      	ldr	r0, [r4, #0]
 8000d5e:	f003 feef 	bl	8004b40 <STC_ExecRamp>

        default:
          break;
      }

      if (commandHasBeenExecuted)
 8000d62:	2800      	cmp	r0, #0
 8000d64:	d018      	beq.n	8000d98 <MCI_ExecBufferedCommands+0x6c>
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_SUCCESSFULLY;
 8000d66:	2302      	movs	r3, #2
      }
      else
      {
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESSFULLY;
 8000d68:	77eb      	strb	r3, [r5, #31]
      }
    }
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
}
 8000d6a:	bd70      	pop	{r4, r5, r6, pc}
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	6843      	ldr	r3, [r0, #4]
          STC_SetControlMode(pHandle->pSTC, MCM_TORQUE_MODE);
 8000d70:	2104      	movs	r1, #4
          pHandle->pFOCVars->bDriveInput = INTERNAL;
 8000d72:	3305      	adds	r3, #5
 8000d74:	77da      	strb	r2, [r3, #31]
          STC_SetControlMode(pHandle->pSTC, MCM_TORQUE_MODE);
 8000d76:	6800      	ldr	r0, [r0, #0]
 8000d78:	f003 fede 	bl	8004b38 <STC_SetControlMode>
          commandHasBeenExecuted = STC_ExecRamp(pHandle->pSTC, pHandle->hFinalTorque, pHandle->hDurationms);
 8000d7c:	8ba2      	ldrh	r2, [r4, #28]
 8000d7e:	2310      	movs	r3, #16
 8000d80:	5ee1      	ldrsh	r1, [r4, r3]
 8000d82:	e7eb      	b.n	8000d5c <MCI_ExecBufferedCommands+0x30>
          pHandle->pFOCVars->Iqdref = pHandle->Iqdref;
 8000d84:	0021      	movs	r1, r4
          pHandle->pFOCVars->bDriveInput = EXTERNAL;
 8000d86:	6840      	ldr	r0, [r0, #4]
          pHandle->pFOCVars->Iqdref = pHandle->Iqdref;
 8000d88:	3112      	adds	r1, #18
          pHandle->pFOCVars->bDriveInput = EXTERNAL;
 8000d8a:	1d43      	adds	r3, r0, #5
 8000d8c:	77da      	strb	r2, [r3, #31]
          pHandle->pFOCVars->Iqdref = pHandle->Iqdref;
 8000d8e:	3010      	adds	r0, #16
 8000d90:	2204      	movs	r2, #4
 8000d92:	f003 ffaf 	bl	8004cf4 <memcpy>
      if (commandHasBeenExecuted)
 8000d96:	e7e6      	b.n	8000d66 <MCI_ExecBufferedCommands+0x3a>
        pHandle->CommandState = MCI_COMMAND_EXECUTED_UNSUCCESSFULLY;
 8000d98:	2303      	movs	r3, #3
 8000d9a:	e7e5      	b.n	8000d68 <MCI_ExecBufferedCommands+0x3c>

08000d9c <MCI_GetSTMState>:
__weak MCI_State_t MCI_GetSTMState(MCI_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? FAULT_NOW : pHandle->State);
#else
  return (pHandle->State);
 8000d9c:	7fc0      	ldrb	r0, [r0, #31]
#endif
}
 8000d9e:	4770      	bx	lr

08000da0 <MCI_GetOccurredFaults>:
__weak uint16_t MCI_GetOccurredFaults(MCI_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MC_SW_ERROR : (uint16_t)pHandle->PastFaults);
#else
  return ((uint16_t)pHandle->PastFaults);
 8000da0:	8c40      	ldrh	r0, [r0, #34]	; 0x22
#endif
}
 8000da2:	4770      	bx	lr

08000da4 <MCI_GetCurrentFaults>:
__weak uint16_t MCI_GetCurrentFaults(MCI_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_MC_INT
  return ((MC_NULL == pHandle) ? MC_SW_ERROR : (uint16_t)pHandle->CurrentFaults);
#else
  return ((uint16_t)pHandle->CurrentFaults);
 8000da4:	8c00      	ldrh	r0, [r0, #32]
#endif
}
 8000da6:	4770      	bx	lr

08000da8 <MCI_StartMotor>:
{
 8000da8:	b510      	push	{r4, lr}
 8000daa:	0004      	movs	r4, r0
    if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8000dac:	f7ff fff6 	bl	8000d9c <MCI_GetSTMState>
 8000db0:	2800      	cmp	r0, #0
 8000db2:	d10e      	bne.n	8000dd2 <MCI_StartMotor+0x2a>
        (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8000db4:	0020      	movs	r0, r4
 8000db6:	f7ff fff3 	bl	8000da0 <MCI_GetOccurredFaults>
    if ((IDLE == MCI_GetSTMState(pHandle)) &&
 8000dba:	2800      	cmp	r0, #0
 8000dbc:	d109      	bne.n	8000dd2 <MCI_StartMotor+0x2a>
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)))
 8000dbe:	0020      	movs	r0, r4
 8000dc0:	f7ff fff0 	bl	8000da4 <MCI_GetCurrentFaults>
        (MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8000dc4:	2800      	cmp	r0, #0
 8000dc6:	d104      	bne.n	8000dd2 <MCI_StartMotor+0x2a>
      pHandle->DirectCommand = MCI_START;
 8000dc8:	3001      	adds	r0, #1
 8000dca:	77a0      	strb	r0, [r4, #30]
      pHandle->CommandState = MCI_COMMAND_NOT_ALREADY_EXECUTED;
 8000dcc:	3405      	adds	r4, #5
 8000dce:	77e0      	strb	r0, [r4, #31]
}
 8000dd0:	bd10      	pop	{r4, pc}
    	if(MCI_GetSTMState(pHandle) == FAULT_NOW) {
 8000dd2:	0020      	movs	r0, r4
 8000dd4:	f7ff ffe2 	bl	8000d9c <MCI_GetSTMState>
  bool retVal = false;
 8000dd8:	2000      	movs	r0, #0
 8000dda:	e7f9      	b.n	8000dd0 <MCI_StartMotor+0x28>

08000ddc <MCI_StopMotor>:
{
 8000ddc:	b570      	push	{r4, r5, r6, lr}
 8000dde:	0004      	movs	r4, r0
      status = false;
 8000de0:	2500      	movs	r5, #0
    State = MCI_GetSTMState(pHandle);
 8000de2:	f7ff ffdb 	bl	8000d9c <MCI_GetSTMState>
    if ((IDLE == State) || (ICLWAIT == State))
 8000de6:	42a8      	cmp	r0, r5
 8000de8:	d003      	beq.n	8000df2 <MCI_StopMotor+0x16>
 8000dea:	380c      	subs	r0, #12
 8000dec:	1e43      	subs	r3, r0, #1
 8000dee:	4198      	sbcs	r0, r3
 8000df0:	b2c5      	uxtb	r5, r0
    if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8000df2:	0020      	movs	r0, r4
 8000df4:	f7ff ffd4 	bl	8000da0 <MCI_GetOccurredFaults>
 8000df8:	2800      	cmp	r0, #0
 8000dfa:	d002      	beq.n	8000e02 <MCI_StopMotor+0x26>
  bool retVal = false;
 8000dfc:	2500      	movs	r5, #0
}
 8000dfe:	0028      	movs	r0, r5
 8000e00:	bd70      	pop	{r4, r5, r6, pc}
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 8000e02:	0020      	movs	r0, r4
 8000e04:	f7ff ffce 	bl	8000da4 <MCI_GetCurrentFaults>
    if ((MC_NO_FAULTS == MCI_GetOccurredFaults(pHandle)) &&
 8000e08:	2800      	cmp	r0, #0
 8000e0a:	d1f7      	bne.n	8000dfc <MCI_StopMotor+0x20>
        (MC_NO_FAULTS == MCI_GetCurrentFaults(pHandle)) &&
 8000e0c:	2d00      	cmp	r5, #0
 8000e0e:	d0f5      	beq.n	8000dfc <MCI_StopMotor+0x20>
      pHandle->DirectCommand = MCI_STOP;
 8000e10:	2305      	movs	r3, #5
 8000e12:	77a3      	strb	r3, [r4, #30]
      retVal = true;
 8000e14:	e7f3      	b.n	8000dfe <MCI_StopMotor+0x22>

08000e16 <MCI_GetFaultState>:
    LocalFaultState = MC_SW_ERROR | (MC_SW_ERROR << 16);
  }
  else
  {
#endif
    LocalFaultState = (uint32_t)(pHandle->PastFaults);
 8000e16:	8c43      	ldrh	r3, [r0, #34]	; 0x22
    LocalFaultState |= (uint32_t)(pHandle->CurrentFaults) << 16;
 8000e18:	8c00      	ldrh	r0, [r0, #32]
 8000e1a:	0400      	lsls	r0, r0, #16
 8000e1c:	4318      	orrs	r0, r3
#ifdef NULL_PTR_CHECK_MC_INT
  }
#endif
  return (LocalFaultState);
}
 8000e1e:	4770      	bx	lr

08000e20 <MCM_Clarke>:
  *                       beta = -(2*b+a)/sqrt(3)
  * @param  Input: stator values a and b in ab_t format.
  * @retval Stator values alpha and beta in alphabeta_t format.
  */
__weak alphabeta_t MCM_Clarke(ab_t Input)
{
 8000e20:	b51f      	push	{r0, r1, r2, r3, r4, lr}
#else
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) / 32768;
#endif

  /* Check saturation of Ibeta */
  if (wbeta_tmp > INT16_MAX)
 8000e22:	2180      	movs	r1, #128	; 0x80
  b_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.b);
 8000e24:	4b0f      	ldr	r3, [pc, #60]	; (8000e64 <MCM_Clarke+0x44>)
 8000e26:	b202      	sxth	r2, r0
 8000e28:	1400      	asrs	r0, r0, #16
 8000e2a:	4358      	muls	r0, r3
  a_divSQRT3_tmp = divSQRT_3 * ((int32_t)Input.a);
 8000e2c:	4353      	muls	r3, r2
  wbeta_tmp = (-(a_divSQRT3_tmp) - (b_divSQRT3_tmp) - (b_divSQRT3_tmp)) >> 15;
 8000e2e:	425b      	negs	r3, r3
 8000e30:	1a1b      	subs	r3, r3, r0
 8000e32:	1a1b      	subs	r3, r3, r0
 8000e34:	13db      	asrs	r3, r3, #15
  if (wbeta_tmp > INT16_MAX)
 8000e36:	0209      	lsls	r1, r1, #8
 8000e38:	428b      	cmp	r3, r1
 8000e3a:	da10      	bge.n	8000e5e <MCM_Clarke+0x3e>
  {
    hbeta_tmp = INT16_MAX;
  }
  else if (wbeta_tmp < (-32768))
 8000e3c:	480a      	ldr	r0, [pc, #40]	; (8000e68 <MCM_Clarke+0x48>)
  {
    hbeta_tmp =  ((int16_t)-32768);
 8000e3e:	0001      	movs	r1, r0
  else if (wbeta_tmp < (-32768))
 8000e40:	4283      	cmp	r3, r0
 8000e42:	db00      	blt.n	8000e46 <MCM_Clarke+0x26>
  }
  else
  {
    hbeta_tmp = ((int16_t)wbeta_tmp);
 8000e44:	b219      	sxth	r1, r3
  else
  {
    /* Nothing to do */
  }

  return (Output);
 8000e46:	4b09      	ldr	r3, [pc, #36]	; (8000e6c <MCM_Clarke+0x4c>)
 8000e48:	ac03      	add	r4, sp, #12
 8000e4a:	8022      	strh	r2, [r4, #0]
 8000e4c:	1c08      	adds	r0, r1, #0
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	da00      	bge.n	8000e54 <MCM_Clarke+0x34>
 8000e52:	1c18      	adds	r0, r3, #0
 8000e54:	0403      	lsls	r3, r0, #16
 8000e56:	8820      	ldrh	r0, [r4, #0]
 8000e58:	4318      	orrs	r0, r3
}
 8000e5a:	b004      	add	sp, #16
 8000e5c:	bd10      	pop	{r4, pc}
    hbeta_tmp = INT16_MAX;
 8000e5e:	4904      	ldr	r1, [pc, #16]	; (8000e70 <MCM_Clarke+0x50>)
 8000e60:	e7f1      	b.n	8000e46 <MCM_Clarke+0x26>
 8000e62:	46c0      	nop			; (mov r8, r8)
 8000e64:	000049e6 	.word	0x000049e6
 8000e68:	ffff8000 	.word	0xffff8000
 8000e6c:	ffff8001 	.word	0xffff8001
 8000e70:	00007fff 	.word	0x00007fff

08000e74 <MCM_Trig_Functions>:
  uint16_t uhindex;

  Trig_Components Local_Components;

  /* 10 bit index computation  */
  shindex = (((int32_t)32768) + ((int32_t)hAngle));
 8000e74:	2380      	movs	r3, #128	; 0x80
 8000e76:	021b      	lsls	r3, r3, #8
{
 8000e78:	b537      	push	{r0, r1, r2, r4, r5, lr}
  shindex = (((int32_t)32768) + ((int32_t)hAngle));
 8000e7a:	18c0      	adds	r0, r0, r3
  uhindex = (uint16_t)shindex;
 8000e7c:	b283      	uxth	r3, r0
  uhindex /= ((uint16_t)64);
 8000e7e:	24c0      	movs	r4, #192	; 0xc0
 8000e80:	099b      	lsrs	r3, r3, #6
{
 8000e82:	2100      	movs	r1, #0
 8000e84:	0018      	movs	r0, r3

  switch (((uint16_t)uhindex) & SIN_MASK)
 8000e86:	2580      	movs	r5, #128	; 0x80
 8000e88:	00a4      	lsls	r4, r4, #2
{
 8000e8a:	000a      	movs	r2, r1
 8000e8c:	4020      	ands	r0, r4
  switch (((uint16_t)uhindex) & SIN_MASK)
 8000e8e:	00ad      	lsls	r5, r5, #2
 8000e90:	42a8      	cmp	r0, r5
 8000e92:	d017      	beq.n	8000ec4 <MCM_Trig_Functions+0x50>
 8000e94:	d809      	bhi.n	8000eaa <MCM_Trig_Functions+0x36>
 8000e96:	4288      	cmp	r0, r1
 8000e98:	d01d      	beq.n	8000ed6 <MCM_Trig_Functions+0x62>
 8000e9a:	2480      	movs	r4, #128	; 0x80
 8000e9c:	0064      	lsls	r4, r4, #1
 8000e9e:	42a0      	cmp	r0, r4
 8000ea0:	d022      	beq.n	8000ee8 <MCM_Trig_Functions+0x74>
    }

    default:
      break;
  }
  return (Local_Components);
 8000ea2:	0412      	lsls	r2, r2, #16
 8000ea4:	b288      	uxth	r0, r1
 8000ea6:	4310      	orrs	r0, r2
}
 8000ea8:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
  switch (((uint16_t)uhindex) & SIN_MASK)
 8000eaa:	42a0      	cmp	r0, r4
 8000eac:	d1f9      	bne.n	8000ea2 <MCM_Trig_Functions+0x2e>
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000eae:	b2db      	uxtb	r3, r3
 8000eb0:	43da      	mvns	r2, r3
 8000eb2:	4912      	ldr	r1, [pc, #72]	; (8000efc <MCM_Trig_Functions+0x88>)
 8000eb4:	b2d2      	uxtb	r2, r2
 8000eb6:	0052      	lsls	r2, r2, #1
 8000eb8:	5e52      	ldrsh	r2, [r2, r1]
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000eba:	005b      	lsls	r3, r3, #1
 8000ebc:	5a59      	ldrh	r1, [r3, r1]
 8000ebe:	4249      	negs	r1, r1
 8000ec0:	b209      	sxth	r1, r1
      break;
 8000ec2:	e7ee      	b.n	8000ea2 <MCM_Trig_Functions+0x2e>
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( uhindex )];
 8000ec4:	b2db      	uxtb	r3, r3
 8000ec6:	005a      	lsls	r2, r3, #1
      Local_Components.hCos = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000ec8:	43db      	mvns	r3, r3
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( uhindex )];
 8000eca:	490c      	ldr	r1, [pc, #48]	; (8000efc <MCM_Trig_Functions+0x88>)
      Local_Components.hCos = hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000ecc:	b2db      	uxtb	r3, r3
      Local_Components.hSin = hSin_Cos_Table[( uint8_t )( uhindex )];
 8000ece:	5e52      	ldrsh	r2, [r2, r1]
      Local_Components.hCos =  hSin_Cos_Table[( uint8_t )( uhindex )];
 8000ed0:	005b      	lsls	r3, r3, #1
 8000ed2:	5e59      	ldrsh	r1, [r3, r1]
      break;
 8000ed4:	e7e5      	b.n	8000ea2 <MCM_Trig_Functions+0x2e>
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8000ed6:	b2db      	uxtb	r3, r3
 8000ed8:	005a      	lsls	r2, r3, #1
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000eda:	43db      	mvns	r3, r3
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8000edc:	4907      	ldr	r1, [pc, #28]	; (8000efc <MCM_Trig_Functions+0x88>)
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000ede:	b2db      	uxtb	r3, r3
      Local_Components.hSin = -hSin_Cos_Table[( uint8_t )( uhindex )];
 8000ee0:	5a52      	ldrh	r2, [r2, r1]
 8000ee2:	4252      	negs	r2, r2
 8000ee4:	b212      	sxth	r2, r2
      Local_Components.hCos = -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000ee6:	e7e8      	b.n	8000eba <MCM_Trig_Functions+0x46>
      Local_Components.hSin =  -hSin_Cos_Table[( uint8_t )( 0xFFu - ( uint8_t )( uhindex ) )];
 8000ee8:	b2db      	uxtb	r3, r3
 8000eea:	43da      	mvns	r2, r3
 8000eec:	4903      	ldr	r1, [pc, #12]	; (8000efc <MCM_Trig_Functions+0x88>)
 8000eee:	b2d2      	uxtb	r2, r2
 8000ef0:	0052      	lsls	r2, r2, #1
 8000ef2:	5a52      	ldrh	r2, [r2, r1]
 8000ef4:	4252      	negs	r2, r2
 8000ef6:	b212      	sxth	r2, r2
 8000ef8:	e7ea      	b.n	8000ed0 <MCM_Trig_Functions+0x5c>
 8000efa:	46c0      	nop			; (mov r8, r8)
 8000efc:	08004e32 	.word	0x08004e32

08000f00 <MCM_Park>:
{
 8000f00:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8000f02:	b205      	sxth	r5, r0
 8000f04:	9001      	str	r0, [sp, #4]
 8000f06:	1404      	asrs	r4, r0, #16
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 8000f08:	0008      	movs	r0, r1
 8000f0a:	f7ff ffb3 	bl	8000e74 <MCM_Trig_Functions>
  q_tmp_1 = Input.alpha * ((int32_t )Local_Vector_Components.hCos);
 8000f0e:	b201      	sxth	r1, r0
  q_tmp_2 = Input.beta * ((int32_t)Local_Vector_Components.hSin);
 8000f10:	1403      	asrs	r3, r0, #16
  q_tmp_1 = Input.alpha * ((int32_t )Local_Vector_Components.hCos);
 8000f12:	000a      	movs	r2, r1
  q_tmp_2 = Input.beta * ((int32_t)Local_Vector_Components.hSin);
 8000f14:	0018      	movs	r0, r3
  q_tmp_1 = Input.alpha * ((int32_t )Local_Vector_Components.hCos);
 8000f16:	436a      	muls	r2, r5
  q_tmp_2 = Input.beta * ((int32_t)Local_Vector_Components.hSin);
 8000f18:	4360      	muls	r0, r4
  wqd_tmp = (q_tmp_1 - q_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8000f1a:	1a12      	subs	r2, r2, r0
  if (wqd_tmp > INT16_MAX)
 8000f1c:	2080      	movs	r0, #128	; 0x80
  wqd_tmp = (q_tmp_1 - q_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8000f1e:	13d2      	asrs	r2, r2, #15
  if (wqd_tmp > INT16_MAX)
 8000f20:	0200      	lsls	r0, r0, #8
 8000f22:	4282      	cmp	r2, r0
 8000f24:	da23      	bge.n	8000f6e <MCM_Park+0x6e>
  else if (wqd_tmp < (-32768))
 8000f26:	4814      	ldr	r0, [pc, #80]	; (8000f78 <MCM_Park+0x78>)
    hqd_tmp = ((int16_t)-32768);
 8000f28:	0006      	movs	r6, r0
  else if (wqd_tmp < (-32768))
 8000f2a:	4282      	cmp	r2, r0
 8000f2c:	db00      	blt.n	8000f30 <MCM_Park+0x30>
    hqd_tmp = ((int16_t)wqd_tmp);
 8000f2e:	b216      	sxth	r6, r2
  if (((int16_t)-32768) == Output.q)
 8000f30:	4a12      	ldr	r2, [pc, #72]	; (8000f7c <MCM_Park+0x7c>)
 8000f32:	1c30      	adds	r0, r6, #0
 8000f34:	4296      	cmp	r6, r2
 8000f36:	da00      	bge.n	8000f3a <MCM_Park+0x3a>
 8000f38:	1c10      	adds	r0, r2, #0
  d_tmp_2 = Input.beta * ((int32_t )Local_Vector_Components.hCos);
 8000f3a:	434c      	muls	r4, r1
  if (wqd_tmp > INT16_MAX)
 8000f3c:	2180      	movs	r1, #128	; 0x80
  d_tmp_1 = Input.alpha * ((int32_t )Local_Vector_Components.hSin);
 8000f3e:	436b      	muls	r3, r5
  wqd_tmp = (d_tmp_1 + d_tmp_2) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8000f40:	191b      	adds	r3, r3, r4
 8000f42:	b200      	sxth	r0, r0
 8000f44:	13db      	asrs	r3, r3, #15
  if (wqd_tmp > INT16_MAX)
 8000f46:	0209      	lsls	r1, r1, #8
 8000f48:	428b      	cmp	r3, r1
 8000f4a:	da12      	bge.n	8000f72 <MCM_Park+0x72>
  else if (wqd_tmp < (-32768))
 8000f4c:	4c0a      	ldr	r4, [pc, #40]	; (8000f78 <MCM_Park+0x78>)
    hqd_tmp = ((int16_t)-32768);
 8000f4e:	0021      	movs	r1, r4
  else if (wqd_tmp < (-32768))
 8000f50:	42a3      	cmp	r3, r4
 8000f52:	db00      	blt.n	8000f56 <MCM_Park+0x56>
    hqd_tmp = ((int16_t)wqd_tmp);
 8000f54:	b219      	sxth	r1, r3
  return (Output);
 8000f56:	ac03      	add	r4, sp, #12
 8000f58:	8020      	strh	r0, [r4, #0]
 8000f5a:	1c0b      	adds	r3, r1, #0
 8000f5c:	4291      	cmp	r1, r2
 8000f5e:	da01      	bge.n	8000f64 <MCM_Park+0x64>
 8000f60:	4b07      	ldr	r3, [pc, #28]	; (8000f80 <MCM_Park+0x80>)
 8000f62:	881b      	ldrh	r3, [r3, #0]
 8000f64:	8820      	ldrh	r0, [r4, #0]
 8000f66:	041b      	lsls	r3, r3, #16
 8000f68:	4318      	orrs	r0, r3
}
 8000f6a:	b004      	add	sp, #16
 8000f6c:	bd70      	pop	{r4, r5, r6, pc}
    hqd_tmp = INT16_MAX;
 8000f6e:	4e05      	ldr	r6, [pc, #20]	; (8000f84 <MCM_Park+0x84>)
 8000f70:	e7de      	b.n	8000f30 <MCM_Park+0x30>
    hqd_tmp = INT16_MAX;
 8000f72:	4904      	ldr	r1, [pc, #16]	; (8000f84 <MCM_Park+0x84>)
 8000f74:	e7ef      	b.n	8000f56 <MCM_Park+0x56>
 8000f76:	46c0      	nop			; (mov r8, r8)
 8000f78:	ffff8000 	.word	0xffff8000
 8000f7c:	ffff8001 	.word	0xffff8001
 8000f80:	08004e30 	.word	0x08004e30
 8000f84:	00007fff 	.word	0x00007fff

08000f88 <MCM_Rev_Park>:
{
 8000f88:	b530      	push	{r4, r5, lr}
 8000f8a:	b085      	sub	sp, #20
 8000f8c:	b205      	sxth	r5, r0
 8000f8e:	9001      	str	r0, [sp, #4]
 8000f90:	1404      	asrs	r4, r0, #16
  Local_Vector_Components = MCM_Trig_Functions(Theta);
 8000f92:	0008      	movs	r0, r1
 8000f94:	f7ff ff6e 	bl	8000e74 <MCM_Trig_Functions>
  alpha_tmp1 = Input.q * ((int32_t)Local_Vector_Components.hCos);
 8000f98:	b202      	sxth	r2, r0
  alpha_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hSin);
 8000f9a:	1403      	asrs	r3, r0, #16
 8000f9c:	0019      	movs	r1, r3
  alpha_tmp1 = Input.q * ((int32_t)Local_Vector_Components.hCos);
 8000f9e:	0010      	movs	r0, r2
  alpha_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hSin);
 8000fa0:	4361      	muls	r1, r4
  alpha_tmp1 = Input.q * ((int32_t)Local_Vector_Components.hCos);
 8000fa2:	4368      	muls	r0, r5
  beta_tmp2 = Input.d * ((int32_t)Local_Vector_Components.hCos);
 8000fa4:	4354      	muls	r4, r2
  beta_tmp1 = Input.q * ((int32_t)Local_Vector_Components.hSin);
 8000fa6:	436b      	muls	r3, r5
  Output.alpha = (int16_t)(((alpha_tmp1) + (alpha_tmp2)) >> 15);
 8000fa8:	1840      	adds	r0, r0, r1
  Output.beta = (int16_t)((beta_tmp2 - beta_tmp1) >> 15);
 8000faa:	1ae4      	subs	r4, r4, r3
  Output.alpha = (int16_t)(((alpha_tmp1) + (alpha_tmp2)) >> 15);
 8000fac:	13c0      	asrs	r0, r0, #15
  Output.beta = (int16_t)((beta_tmp2 - beta_tmp1) >> 15);
 8000fae:	13e4      	asrs	r4, r4, #15
  return (Output);
 8000fb0:	0424      	lsls	r4, r4, #16
 8000fb2:	b280      	uxth	r0, r0
 8000fb4:	4320      	orrs	r0, r4
}
 8000fb6:	b005      	add	sp, #20
 8000fb8:	bd30      	pop	{r4, r5, pc}

08000fba <LL_GPIO_LockPin>:
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  __IO uint32_t temp;
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8000fba:	2380      	movs	r3, #128	; 0x80
 8000fbc:	025b      	lsls	r3, r3, #9
 8000fbe:	430b      	orrs	r3, r1
 8000fc0:	61c3      	str	r3, [r0, #28]
  WRITE_REG(GPIOx->LCKR, PinMask);
 8000fc2:	61c1      	str	r1, [r0, #28]
  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 8000fc4:	61c3      	str	r3, [r0, #28]
  temp = READ_REG(GPIOx->LCKR);
 8000fc6:	69c3      	ldr	r3, [r0, #28]
{
 8000fc8:	b082      	sub	sp, #8
  temp = READ_REG(GPIOx->LCKR);
 8000fca:	9301      	str	r3, [sp, #4]
  (void) temp;
 8000fcc:	9b01      	ldr	r3, [sp, #4]
}
 8000fce:	b002      	add	sp, #8
 8000fd0:	4770      	bx	lr
	...

08000fd4 <FOC_Clear>:

  ab_t NULL_ab = {((int16_t)0), ((int16_t)0)};
  qd_t NULL_qd = {((int16_t)0), ((int16_t)0)};
  alphabeta_t NULL_alphabeta = {((int16_t)0), ((int16_t)0)};

  FOCVars[bMotor].Iab = NULL_ab;
 8000fd4:	2226      	movs	r2, #38	; 0x26
{
 8000fd6:	b570      	push	{r4, r5, r6, lr}
  FOCVars[bMotor].Iab = NULL_ab;
 8000fd8:	2400      	movs	r4, #0
 8000fda:	4342      	muls	r2, r0
 8000fdc:	4b11      	ldr	r3, [pc, #68]	; (8001024 <FOC_Clear+0x50>)
  FOCVars[bMotor].hTeref = (int16_t)0;
  FOCVars[bMotor].Vqd = NULL_qd;
  FOCVars[bMotor].Valphabeta = NULL_alphabeta;
  FOCVars[bMotor].hElAngle = (int16_t)0;

  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 8000fde:	0085      	lsls	r5, r0, #2
  FOCVars[bMotor].Iab = NULL_ab;
 8000fe0:	52d4      	strh	r4, [r2, r3]
 8000fe2:	189b      	adds	r3, r3, r2
 8000fe4:	805c      	strh	r4, [r3, #2]
  FOCVars[bMotor].Ialphabeta = NULL_alphabeta;
 8000fe6:	809c      	strh	r4, [r3, #4]
 8000fe8:	80dc      	strh	r4, [r3, #6]
  FOCVars[bMotor].Iqd = NULL_qd;
 8000fea:	819c      	strh	r4, [r3, #12]
 8000fec:	81dc      	strh	r4, [r3, #14]
    FOCVars[bMotor].Iqdref = NULL_qd;
 8000fee:	821c      	strh	r4, [r3, #16]
 8000ff0:	825c      	strh	r4, [r3, #18]
  FOCVars[bMotor].hTeref = (int16_t)0;
 8000ff2:	83dc      	strh	r4, [r3, #30]
  FOCVars[bMotor].Vqd = NULL_qd;
 8000ff4:	82dc      	strh	r4, [r3, #22]
 8000ff6:	831c      	strh	r4, [r3, #24]
  FOCVars[bMotor].Valphabeta = NULL_alphabeta;
 8000ff8:	835c      	strh	r4, [r3, #26]
 8000ffa:	839c      	strh	r4, [r3, #28]
  FOCVars[bMotor].hElAngle = (int16_t)0;
 8000ffc:	841c      	strh	r4, [r3, #32]
  PID_SetIntegralTerm(pPIDIq[bMotor], ((int32_t)0));
 8000ffe:	4b0a      	ldr	r3, [pc, #40]	; (8001028 <FOC_Clear+0x54>)
 8001000:	0021      	movs	r1, r4
 8001002:	58e8      	ldr	r0, [r5, r3]
 8001004:	f003 fc5a 	bl	80048bc <PID_SetIntegralTerm>
  PID_SetIntegralTerm(pPIDId[bMotor], ((int32_t)0));
 8001008:	4b08      	ldr	r3, [pc, #32]	; (800102c <FOC_Clear+0x58>)
 800100a:	0021      	movs	r1, r4
 800100c:	58e8      	ldr	r0, [r5, r3]
 800100e:	f003 fc55 	bl	80048bc <PID_SetIntegralTerm>

  STC_Clear(pSTC[bMotor]);
 8001012:	4b07      	ldr	r3, [pc, #28]	; (8001030 <FOC_Clear+0x5c>)
 8001014:	58e8      	ldr	r0, [r5, r3]
 8001016:	f003 fd83 	bl	8004b20 <STC_Clear>

  PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 800101a:	4b06      	ldr	r3, [pc, #24]	; (8001034 <FOC_Clear+0x60>)
 800101c:	58e8      	ldr	r0, [r5, r3]
 800101e:	f000 fd27 	bl	8001a70 <PWMC_SwitchOffPWM>

  /* USER CODE BEGIN FOC_Clear 1 */

  /* USER CODE END FOC_Clear 1 */
}
 8001022:	bd70      	pop	{r4, r5, r6, pc}
 8001024:	20000628 	.word	0x20000628
 8001028:	200002d8 	.word	0x200002d8
 800102c:	200002d4 	.word	0x200002d4
 8001030:	200002dc 	.word	0x200002dc
 8001034:	2000065c 	.word	0x2000065c

08001038 <MCboot>:
{
 8001038:	b5f0      	push	{r4, r5, r6, r7, lr}
 800103a:	b087      	sub	sp, #28
 800103c:	9000      	str	r0, [sp, #0]
  if (MC_NULL == pMCIList)
 800103e:	2800      	cmp	r0, #0
 8001040:	d069      	beq.n	8001116 <MCboot+0xde>
    bMCBootCompleted = (uint8_t )0;
 8001042:	2200      	movs	r2, #0
 8001044:	4b35      	ldr	r3, [pc, #212]	; (800111c <MCboot+0xe4>)
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 8001046:	4836      	ldr	r0, [pc, #216]	; (8001120 <MCboot+0xe8>)
    bMCBootCompleted = (uint8_t )0;
 8001048:	701a      	strb	r2, [r3, #0]
 800104a:	9301      	str	r3, [sp, #4]
    pwmcHandle[M1] = &PWM_Handle_M1._Super;
 800104c:	4b35      	ldr	r3, [pc, #212]	; (8001124 <MCboot+0xec>)
 800104e:	6018      	str	r0, [r3, #0]
 8001050:	9302      	str	r3, [sp, #8]
    R1_Init(&PWM_Handle_M1);
 8001052:	f001 f93f 	bl	80022d4 <R1_Init>
    ASPEP_start(&aspepOverUartA);
 8001056:	4834      	ldr	r0, [pc, #208]	; (8001128 <MCboot+0xf0>)
 8001058:	f7ff fa9c 	bl	8000594 <ASPEP_start>
    PID_HandleInit(&PIDSpeedHandle_M1);
 800105c:	4b33      	ldr	r3, [pc, #204]	; (800112c <MCboot+0xf4>)
 800105e:	0018      	movs	r0, r3
 8001060:	9303      	str	r3, [sp, #12]
 8001062:	f003 fc23 	bl	80048ac <PID_HandleInit>
    ENC_Init (&ENCODER_M1);
 8001066:	4f32      	ldr	r7, [pc, #200]	; (8001130 <MCboot+0xf8>)
 8001068:	0038      	movs	r0, r7
 800106a:	f003 fa31 	bl	80044d0 <ENC_Init>
    EAC_Init(&EncAlignCtrlM1,pSTC[M1],&VirtualSpeedSensorM1,&ENCODER_M1);
 800106e:	4c31      	ldr	r4, [pc, #196]	; (8001134 <MCboot+0xfc>)
 8001070:	4d31      	ldr	r5, [pc, #196]	; (8001138 <MCboot+0x100>)
 8001072:	4e32      	ldr	r6, [pc, #200]	; (800113c <MCboot+0x104>)
 8001074:	002a      	movs	r2, r5
 8001076:	0030      	movs	r0, r6
 8001078:	003b      	movs	r3, r7
 800107a:	6821      	ldr	r1, [r4, #0]
 800107c:	f003 f9e0 	bl	8004440 <EAC_Init>
    pEAC[M1] = &EncAlignCtrlM1;
 8001080:	4b2f      	ldr	r3, [pc, #188]	; (8001140 <MCboot+0x108>)
    STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &ENCODER_M1._Super);
 8001082:	003a      	movs	r2, r7
    pEAC[M1] = &EncAlignCtrlM1;
 8001084:	601e      	str	r6, [r3, #0]
    FOCVars[M1].bDriveInput = EXTERNAL;
 8001086:	2601      	movs	r6, #1
    STC_Init(pSTC[M1],&PIDSpeedHandle_M1, &ENCODER_M1._Super);
 8001088:	9903      	ldr	r1, [sp, #12]
 800108a:	6820      	ldr	r0, [r4, #0]
 800108c:	f003 fd31 	bl	8004af2 <STC_Init>
    VSS_Init(&VirtualSpeedSensorM1);
 8001090:	0028      	movs	r0, r5
 8001092:	f003 fdda 	bl	8004c4a <VSS_Init>
    PID_HandleInit(&PIDIqHandle_M1);
 8001096:	482b      	ldr	r0, [pc, #172]	; (8001144 <MCboot+0x10c>)
 8001098:	f003 fc08 	bl	80048ac <PID_HandleInit>
    PID_HandleInit(&PIDIdHandle_M1);
 800109c:	482a      	ldr	r0, [pc, #168]	; (8001148 <MCboot+0x110>)
 800109e:	f003 fc05 	bl	80048ac <PID_HandleInit>
    (void)RCM_RegisterRegConv(&VbusRegConv_M1);
 80010a2:	482a      	ldr	r0, [pc, #168]	; (800114c <MCboot+0x114>)
 80010a4:	f001 fca0 	bl	80029e8 <RCM_RegisterRegConv>
    RVBS_Init(&BusVoltageSensor_M1);
 80010a8:	4d29      	ldr	r5, [pc, #164]	; (8001150 <MCboot+0x118>)
 80010aa:	0028      	movs	r0, r5
 80010ac:	f003 fc91 	bl	80049d2 <RVBS_Init>
    pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 80010b0:	4b28      	ldr	r3, [pc, #160]	; (8001154 <MCboot+0x11c>)
    NTC_Init(&TempSensor_M1);
 80010b2:	4829      	ldr	r0, [pc, #164]	; (8001158 <MCboot+0x120>)
    pMPM[M1]->pVBS = &(BusVoltageSensor_M1._Super);
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	60dd      	str	r5, [r3, #12]
    pMPM[M1]->pFOCVars = &FOCVars[M1];
 80010b8:	4d28      	ldr	r5, [pc, #160]	; (800115c <MCboot+0x124>)
 80010ba:	609d      	str	r5, [r3, #8]
    NTC_Init(&TempSensor_M1);
 80010bc:	f003 fbea 	bl	8004894 <NTC_Init>
    REMNG_Init(pREMNG[M1]);
 80010c0:	4827      	ldr	r0, [pc, #156]	; (8001160 <MCboot+0x128>)
 80010c2:	f003 fcd9 	bl	8004a78 <REMNG_Init>
    FOC_Clear(M1);
 80010c6:	2000      	movs	r0, #0
 80010c8:	f7ff ff84 	bl	8000fd4 <FOC_Clear>
    FOCVars[M1].bDriveInput = EXTERNAL;
 80010cc:	1d6b      	adds	r3, r5, #5
 80010ce:	77de      	strb	r6, [r3, #31]
    FOCVars[M1].Iqdref = STC_GetDefaultIqdref(pSTC[M1]);
 80010d0:	6820      	ldr	r0, [r4, #0]
 80010d2:	f003 fd9d 	bl	8004c10 <STC_GetDefaultIqdref>
 80010d6:	8228      	strh	r0, [r5, #16]
 80010d8:	0c00      	lsrs	r0, r0, #16
 80010da:	8268      	strh	r0, [r5, #18]
    FOCVars[M1].UserIdref = STC_GetDefaultIqdref(pSTC[M1]).d;
 80010dc:	6820      	ldr	r0, [r4, #0]
 80010de:	f003 fd97 	bl	8004c10 <STC_GetDefaultIqdref>
 80010e2:	0c00      	lsrs	r0, r0, #16
 80010e4:	82a8      	strh	r0, [r5, #20]
    MCI_Init(&Mci[M1], pSTC[M1], &FOCVars[M1],pwmcHandle[M1] );
 80010e6:	481f      	ldr	r0, [pc, #124]	; (8001164 <MCboot+0x12c>)
 80010e8:	002a      	movs	r2, r5
 80010ea:	0005      	movs	r5, r0
 80010ec:	9b02      	ldr	r3, [sp, #8]
 80010ee:	6821      	ldr	r1, [r4, #0]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	f7ff fdfd 	bl	8000cf0 <MCI_Init>
   Mci[M1].pScale = &scaleParams_M1;
 80010f6:	4b1c      	ldr	r3, [pc, #112]	; (8001168 <MCboot+0x130>)
    MCI_ExecSpeedRamp(&Mci[M1],
 80010f8:	6820      	ldr	r0, [r4, #0]
   Mci[M1].pScale = &scaleParams_M1;
 80010fa:	61ab      	str	r3, [r5, #24]
    MCI_ExecSpeedRamp(&Mci[M1],
 80010fc:	f003 fd85 	bl	8004c0a <STC_GetMecSpeedRefUnitDefault>
 8001100:	2200      	movs	r2, #0
 8001102:	0001      	movs	r1, r0
 8001104:	0028      	movs	r0, r5
 8001106:	f7ff fdff 	bl	8000d08 <MCI_ExecSpeedRamp>
    pMCIList[M1] = &Mci[M1];
 800110a:	9b00      	ldr	r3, [sp, #0]
 800110c:	601d      	str	r5, [r3, #0]
    MC_APP_BootHook();
 800110e:	f7ff fded 	bl	8000cec <MC_APP_BootHook>
    bMCBootCompleted = 1U;
 8001112:	9b01      	ldr	r3, [sp, #4]
 8001114:	701e      	strb	r6, [r3, #0]
}
 8001116:	b007      	add	sp, #28
 8001118:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800111a:	46c0      	nop			; (mov r8, r8)
 800111c:	2000064e 	.word	0x2000064e
 8001120:	20000150 	.word	0x20000150
 8001124:	2000065c 	.word	0x2000065c
 8001128:	20000340 	.word	0x20000340
 800112c:	20000114 	.word	0x20000114
 8001130:	20000020 	.word	0x20000020
 8001134:	200002dc 	.word	0x200002dc
 8001138:	20000298 	.word	0x20000298
 800113c:	200000a0 	.word	0x200000a0
 8001140:	20000658 	.word	0x20000658
 8001144:	200000e8 	.word	0x200000e8
 8001148:	200000bc 	.word	0x200000bc
 800114c:	20000288 	.word	0x20000288
 8001150:	20000000 	.word	0x20000000
 8001154:	200002d0 	.word	0x200002d0
 8001158:	2000026c 	.word	0x2000026c
 800115c:	20000628 	.word	0x20000628
 8001160:	20000220 	.word	0x20000220
 8001164:	200005ec 	.word	0x200005ec
 8001168:	200002e0 	.word	0x200002e0

0800116c <FOC_InitAdditionalMethods>:
    {
  /* USER CODE BEGIN FOC_InitAdditionalMethods 0 */

  /* USER CODE END FOC_InitAdditionalMethods 0 */
    }
}
 800116c:	4770      	bx	lr
	...

08001170 <FOC_CalcCurrRef>:
{

  /* USER CODE BEGIN FOC_CalcCurrRef 0 */

  /* USER CODE END FOC_CalcCurrRef 0 */
  if (INTERNAL == FOCVars[bMotor].bDriveInput)
 8001170:	2326      	movs	r3, #38	; 0x26
 8001172:	4343      	muls	r3, r0
{
 8001174:	b510      	push	{r4, lr}
  if (INTERNAL == FOCVars[bMotor].bDriveInput)
 8001176:	4c07      	ldr	r4, [pc, #28]	; (8001194 <FOC_CalcCurrRef+0x24>)
 8001178:	18e4      	adds	r4, r4, r3
 800117a:	1d63      	adds	r3, r4, #5
 800117c:	7fdb      	ldrb	r3, [r3, #31]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d106      	bne.n	8001190 <FOC_CalcCurrRef+0x20>
  {
    FOCVars[bMotor].hTeref = STC_CalcTorqueReference(pSTC[bMotor]);
 8001182:	4b05      	ldr	r3, [pc, #20]	; (8001198 <FOC_CalcCurrRef+0x28>)
 8001184:	0080      	lsls	r0, r0, #2
 8001186:	58c0      	ldr	r0, [r0, r3]
 8001188:	f003 fd18 	bl	8004bbc <STC_CalcTorqueReference>
 800118c:	83e0      	strh	r0, [r4, #30]
    FOCVars[bMotor].Iqdref.q = FOCVars[bMotor].hTeref;
 800118e:	8220      	strh	r0, [r4, #16]
    /* Nothing to do */
  }
  /* USER CODE BEGIN FOC_CalcCurrRef 1 */

  /* USER CODE END FOC_CalcCurrRef 1 */
}
 8001190:	bd10      	pop	{r4, pc}
 8001192:	46c0      	nop			; (mov r8, r8)
 8001194:	20000628 	.word	0x20000628
 8001198:	200002dc 	.word	0x200002dc

0800119c <TSK_SetChargeBootCapDelayM1>:
  * @param  hTickCount number of ticks to be counted.
  * @retval void
  */
__weak void TSK_SetChargeBootCapDelayM1(uint16_t hTickCount)
{
   hBootCapDelayCounterM1 = hTickCount;
 800119c:	4b01      	ldr	r3, [pc, #4]	; (80011a4 <TSK_SetChargeBootCapDelayM1+0x8>)
 800119e:	8018      	strh	r0, [r3, #0]
}
 80011a0:	4770      	bx	lr
 80011a2:	46c0      	nop			; (mov r8, r8)
 80011a4:	20000650 	.word	0x20000650

080011a8 <TSK_ChargeBootCapDelayHasElapsedM1>:
  * @retval bool true if time has elapsed, false otherwise.
  */
__weak bool TSK_ChargeBootCapDelayHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hBootCapDelayCounterM1)
 80011a8:	4b02      	ldr	r3, [pc, #8]	; (80011b4 <TSK_ChargeBootCapDelayHasElapsedM1+0xc>)
 80011aa:	8818      	ldrh	r0, [r3, #0]
 80011ac:	4243      	negs	r3, r0
 80011ae:	4158      	adcs	r0, r3
  {
    retVal = true;
  }
  return (retVal);
 80011b0:	b2c0      	uxtb	r0, r0
}
 80011b2:	4770      	bx	lr
 80011b4:	20000650 	.word	0x20000650

080011b8 <TSK_SetStopPermanencyTimeM1>:
  * @param  hTickCount number of ticks to be counted.
  * @retval void
  */
__weak void TSK_SetStopPermanencyTimeM1(uint16_t hTickCount)
{
  hStopPermanencyCounterM1 = hTickCount;
 80011b8:	4b01      	ldr	r3, [pc, #4]	; (80011c0 <TSK_SetStopPermanencyTimeM1+0x8>)
 80011ba:	8018      	strh	r0, [r3, #0]
}
 80011bc:	4770      	bx	lr
 80011be:	46c0      	nop			; (mov r8, r8)
 80011c0:	20000654 	.word	0x20000654

080011c4 <TSK_MF_StopProcessing>:
{
 80011c4:	b570      	push	{r4, r5, r6, lr}
 80011c6:	0004      	movs	r4, r0
    R1_SwitchOffPWM(pwmcHandle[motor]);
 80011c8:	4b0b      	ldr	r3, [pc, #44]	; (80011f8 <TSK_MF_StopProcessing+0x34>)
 80011ca:	0085      	lsls	r5, r0, #2
 80011cc:	58e8      	ldr	r0, [r5, r3]
 80011ce:	f001 fac5 	bl	800275c <R1_SwitchOffPWM>
  FOC_Clear(motor);
 80011d2:	0020      	movs	r0, r4
 80011d4:	f7ff fefe 	bl	8000fd4 <FOC_Clear>
  PQD_Clear(pMPM[motor]);
 80011d8:	4b08      	ldr	r3, [pc, #32]	; (80011fc <TSK_MF_StopProcessing+0x38>)
 80011da:	58e8      	ldr	r0, [r5, r3]
 80011dc:	f003 fbc8 	bl	8004970 <PQD_Clear>
  TSK_SetStopPermanencyTimeM1(STOPPERMANENCY_TICKS);
 80011e0:	20c8      	movs	r0, #200	; 0xc8
 80011e2:	0080      	lsls	r0, r0, #2
 80011e4:	f7ff ffe8 	bl	80011b8 <TSK_SetStopPermanencyTimeM1>
  Mci[motor].State = STOP;
 80011e8:	2228      	movs	r2, #40	; 0x28
 80011ea:	4362      	muls	r2, r4
 80011ec:	4b04      	ldr	r3, [pc, #16]	; (8001200 <TSK_MF_StopProcessing+0x3c>)
 80011ee:	189b      	adds	r3, r3, r2
 80011f0:	2208      	movs	r2, #8
 80011f2:	77da      	strb	r2, [r3, #31]
}
 80011f4:	bd70      	pop	{r4, r5, r6, pc}
 80011f6:	46c0      	nop			; (mov r8, r8)
 80011f8:	2000065c 	.word	0x2000065c
 80011fc:	200002d0 	.word	0x200002d0
 8001200:	200005ec 	.word	0x200005ec

08001204 <TSK_StopPermanencyTimeHasElapsedM1>:
  * @retval bool true if time is elapsed, false otherwise.
  */
__weak bool TSK_StopPermanencyTimeHasElapsedM1(void)
{
  bool retVal = false;
  if (((uint16_t)0) == hStopPermanencyCounterM1)
 8001204:	4b02      	ldr	r3, [pc, #8]	; (8001210 <TSK_StopPermanencyTimeHasElapsedM1+0xc>)
 8001206:	8818      	ldrh	r0, [r3, #0]
 8001208:	4243      	negs	r3, r0
 800120a:	4158      	adcs	r0, r3
  {
    retVal = true;
  }
  return (retVal);
 800120c:	b2c0      	uxtb	r0, r0
}
 800120e:	4770      	bx	lr
 8001210:	20000654 	.word	0x20000654

08001214 <TSK_MediumFrequencyTaskM1>:
{
 8001214:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001216:	b085      	sub	sp, #20
  int16_t wAux = 0;
 8001218:	ab02      	add	r3, sp, #8
 800121a:	1d99      	adds	r1, r3, #6
 800121c:	2300      	movs	r3, #0
  (void)ENC_CalcAvrgMecSpeedUnit(&ENCODER_M1, &wAux);
 800121e:	4d8a      	ldr	r5, [pc, #552]	; (8001448 <TSK_MediumFrequencyTaskM1+0x234>)
  int16_t wAux = 0;
 8001220:	800b      	strh	r3, [r1, #0]
  (void)ENC_CalcAvrgMecSpeedUnit(&ENCODER_M1, &wAux);
 8001222:	0028      	movs	r0, r5
 8001224:	f003 f9b0 	bl	8004588 <ENC_CalcAvrgMecSpeedUnit>
  PQD_CalcElMotorPower(pMPM[M1]);
 8001228:	4e88      	ldr	r6, [pc, #544]	; (800144c <TSK_MediumFrequencyTaskM1+0x238>)
 800122a:	6830      	ldr	r0, [r6, #0]
 800122c:	f003 fb84 	bl	8004938 <PQD_CalcElMotorPower>
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 8001230:	4c87      	ldr	r4, [pc, #540]	; (8001450 <TSK_MediumFrequencyTaskM1+0x23c>)
 8001232:	0020      	movs	r0, r4
 8001234:	f7ff fdb6 	bl	8000da4 <MCI_GetCurrentFaults>
    Mci[M1].State = FAULT_NOW;
 8001238:	230a      	movs	r3, #10
  if (MCI_GetCurrentFaults(&Mci[M1]) == MC_NO_FAULTS)
 800123a:	2800      	cmp	r0, #0
 800123c:	d12f      	bne.n	800129e <TSK_MediumFrequencyTaskM1+0x8a>
    if (MCI_GetOccurredFaults(&Mci[M1]) == MC_NO_FAULTS)
 800123e:	0020      	movs	r0, r4
 8001240:	f7ff fdae 	bl	8000da0 <MCI_GetOccurredFaults>
 8001244:	2800      	cmp	r0, #0
 8001246:	d000      	beq.n	800124a <TSK_MediumFrequencyTaskM1+0x36>
 8001248:	e0fb      	b.n	8001442 <TSK_MediumFrequencyTaskM1+0x22e>
      switch (Mci[M1].State)
 800124a:	7fe0      	ldrb	r0, [r4, #31]
 800124c:	2814      	cmp	r0, #20
 800124e:	d83c      	bhi.n	80012ca <TSK_MediumFrequencyTaskM1+0xb6>
 8001250:	f7fe ff3e 	bl	80000d0 <__gnu_thumb1_case_uhi>
 8001254:	003b0015 	.word	0x003b0015
 8001258:	003b0090 	.word	0x003b0090
 800125c:	003b003b 	.word	0x003b003b
 8001260:	003b00c2 	.word	0x003b00c2
 8001264:	003b00cd 	.word	0x003b00cd
 8001268:	00d300f7 	.word	0x00d300f7
 800126c:	003b003b 	.word	0x003b003b
 8001270:	003b003b 	.word	0x003b003b
 8001274:	00350050 	.word	0x00350050
 8001278:	003b003b 	.word	0x003b003b
 800127c:	00d8      	.short	0x00d8
          if ((MCI_START == Mci[M1].DirectCommand) || (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand))
 800127e:	2302      	movs	r3, #2
 8001280:	7fa1      	ldrb	r1, [r4, #30]
 8001282:	4399      	bics	r1, r3
 8001284:	2901      	cmp	r1, #1
 8001286:	d120      	bne.n	80012ca <TSK_MediumFrequencyTaskM1+0xb6>
            if (pwmcHandle[M1]->offsetCalibStatus == false)
 8001288:	4d72      	ldr	r5, [pc, #456]	; (8001454 <TSK_MediumFrequencyTaskM1+0x240>)
 800128a:	6828      	ldr	r0, [r5, #0]
 800128c:	0003      	movs	r3, r0
 800128e:	3381      	adds	r3, #129	; 0x81
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d105      	bne.n	80012a2 <TSK_MediumFrequencyTaskM1+0x8e>
              (void)PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_START);
 8001296:	0019      	movs	r1, r3
 8001298:	f000 fbf2 	bl	8001a80 <PWMC_CurrentReadingCalibr>
              Mci[M1].State = OFFSET_CALIB;
 800129c:	2311      	movs	r3, #17
    Mci[M1].State = FAULT_NOW;
 800129e:	77e3      	strb	r3, [r4, #31]
}
 80012a0:	e013      	b.n	80012ca <TSK_MediumFrequencyTaskM1+0xb6>
              pwmcHandle[M1]->OffCalibrWaitTimeCounter = 1u;
 80012a2:	0003      	movs	r3, r0
 80012a4:	3360      	adds	r3, #96	; 0x60
 80012a6:	8019      	strh	r1, [r3, #0]
              (void)PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC);
 80012a8:	f000 fbea 	bl	8001a80 <PWMC_CurrentReadingCalibr>
                R1_TurnOnLowSides(pwmcHandle[M1],M1_CHARGE_BOOT_CAP_DUTY_CYCLES);
 80012ac:	2100      	movs	r1, #0
 80012ae:	6828      	ldr	r0, [r5, #0]
 80012b0:	f001 f914 	bl	80024dc <R1_TurnOnLowSides>
                TSK_SetChargeBootCapDelayM1(M1_CHARGE_BOOT_CAP_TICKS);
 80012b4:	2014      	movs	r0, #20
 80012b6:	f7ff ff71 	bl	800119c <TSK_SetChargeBootCapDelayM1>
                Mci[M1].State = CHARGE_BOOT_CAP;
 80012ba:	2310      	movs	r3, #16
 80012bc:	e7ef      	b.n	800129e <TSK_MediumFrequencyTaskM1+0x8a>
          if (MCI_STOP == Mci[M1].DirectCommand)
 80012be:	7fa3      	ldrb	r3, [r4, #30]
 80012c0:	2b05      	cmp	r3, #5
 80012c2:	d104      	bne.n	80012ce <TSK_MediumFrequencyTaskM1+0xba>
            TSK_MF_StopProcessing(M1);
 80012c4:	2000      	movs	r0, #0
 80012c6:	f7ff ff7d 	bl	80011c4 <TSK_MF_StopProcessing>
}
 80012ca:	b005      	add	sp, #20
 80012cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
            if (PWMC_CurrentReadingCalibr(pwmcHandle[M1], CRC_EXEC))
 80012ce:	4d61      	ldr	r5, [pc, #388]	; (8001454 <TSK_MediumFrequencyTaskM1+0x240>)
 80012d0:	2101      	movs	r1, #1
 80012d2:	6828      	ldr	r0, [r5, #0]
 80012d4:	f000 fbd4 	bl	8001a80 <PWMC_CurrentReadingCalibr>
 80012d8:	2800      	cmp	r0, #0
 80012da:	d0f6      	beq.n	80012ca <TSK_MediumFrequencyTaskM1+0xb6>
              if (MCI_MEASURE_OFFSETS == Mci[M1].DirectCommand)
 80012dc:	7fa3      	ldrb	r3, [r4, #30]
 80012de:	2b03      	cmp	r3, #3
 80012e0:	d1e4      	bne.n	80012ac <TSK_MediumFrequencyTaskM1+0x98>
                FOC_Clear(M1);
 80012e2:	2000      	movs	r0, #0
 80012e4:	f7ff fe76 	bl	8000fd4 <FOC_Clear>
                PQD_Clear(pMPM[M1]);
 80012e8:	6830      	ldr	r0, [r6, #0]
 80012ea:	f003 fb41 	bl	8004970 <PQD_Clear>
            Mci[M1].DirectCommand = MCI_NO_COMMAND;
 80012ee:	2300      	movs	r3, #0
 80012f0:	83e3      	strh	r3, [r4, #30]
 80012f2:	e7ea      	b.n	80012ca <TSK_MediumFrequencyTaskM1+0xb6>
          if (MCI_STOP == Mci[M1].DirectCommand)
 80012f4:	7fa3      	ldrb	r3, [r4, #30]
 80012f6:	2b05      	cmp	r3, #5
 80012f8:	d0e4      	beq.n	80012c4 <TSK_MediumFrequencyTaskM1+0xb0>
            if (TSK_ChargeBootCapDelayHasElapsedM1())
 80012fa:	f7ff ff55 	bl	80011a8 <TSK_ChargeBootCapDelayHasElapsedM1>
 80012fe:	2800      	cmp	r0, #0
 8001300:	d0e3      	beq.n	80012ca <TSK_MediumFrequencyTaskM1+0xb6>
              R1_SwitchOffPWM(pwmcHandle[M1]);
 8001302:	4f54      	ldr	r7, [pc, #336]	; (8001454 <TSK_MediumFrequencyTaskM1+0x240>)
 8001304:	6838      	ldr	r0, [r7, #0]
 8001306:	f001 fa29 	bl	800275c <R1_SwitchOffPWM>
              FOCVars[M1].bDriveInput = EXTERNAL;
 800130a:	2201      	movs	r2, #1
 800130c:	4b52      	ldr	r3, [pc, #328]	; (8001458 <TSK_MediumFrequencyTaskM1+0x244>)
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 800130e:	4e53      	ldr	r6, [pc, #332]	; (800145c <TSK_MediumFrequencyTaskM1+0x248>)
              FOCVars[M1].bDriveInput = EXTERNAL;
 8001310:	3305      	adds	r3, #5
 8001312:	77da      	strb	r2, [r3, #31]
              STC_SetSpeedSensor( pSTC[M1], &VirtualSpeedSensorM1._Super );
 8001314:	4952      	ldr	r1, [pc, #328]	; (8001460 <TSK_MediumFrequencyTaskM1+0x24c>)
 8001316:	6830      	ldr	r0, [r6, #0]
 8001318:	f003 fbfe 	bl	8004b18 <STC_SetSpeedSensor>
              ENC_Clear(&ENCODER_M1);
 800131c:	0028      	movs	r0, r5
 800131e:	f003 f90f 	bl	8004540 <ENC_Clear>
              FOC_Clear( M1 );
 8001322:	2000      	movs	r0, #0
 8001324:	f7ff fe56 	bl	8000fd4 <FOC_Clear>
              if (EAC_IsAligned(&EncAlignCtrlM1) == false)
 8001328:	4b4e      	ldr	r3, [pc, #312]	; (8001464 <TSK_MediumFrequencyTaskM1+0x250>)
 800132a:	0018      	movs	r0, r3
 800132c:	9301      	str	r3, [sp, #4]
 800132e:	f003 f8ca 	bl	80044c6 <EAC_IsAligned>
 8001332:	2800      	cmp	r0, #0
 8001334:	d108      	bne.n	8001348 <TSK_MediumFrequencyTaskM1+0x134>
                EAC_StartAlignment(&EncAlignCtrlM1);
 8001336:	9801      	ldr	r0, [sp, #4]
 8001338:	f003 f888 	bl	800444c <EAC_StartAlignment>
                Mci[M1].State = ALIGNMENT;
 800133c:	2302      	movs	r3, #2
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 800133e:	6838      	ldr	r0, [r7, #0]
                Mci[M1].State = ALIGNMENT;
 8001340:	77e3      	strb	r3, [r4, #31]
              PWMC_SwitchOnPWM(pwmcHandle[M1]);
 8001342:	f000 fb99 	bl	8001a78 <PWMC_SwitchOnPWM>
 8001346:	e7c0      	b.n	80012ca <TSK_MediumFrequencyTaskM1+0xb6>
                STC_SetControlMode(pSTC[M1], MCM_SPEED_MODE);
 8001348:	2103      	movs	r1, #3
 800134a:	6830      	ldr	r0, [r6, #0]
 800134c:	f003 fbf4 	bl	8004b38 <STC_SetControlMode>
                STC_SetSpeedSensor(pSTC[M1], &ENCODER_M1._Super);
 8001350:	0029      	movs	r1, r5
 8001352:	6830      	ldr	r0, [r6, #0]
 8001354:	f003 fbe0 	bl	8004b18 <STC_SetSpeedSensor>
                FOC_InitAdditionalMethods(M1);
 8001358:	2000      	movs	r0, #0
 800135a:	f7ff ff07 	bl	800116c <FOC_InitAdditionalMethods>
                FOC_CalcCurrRef(M1);
 800135e:	2000      	movs	r0, #0
 8001360:	f7ff ff06 	bl	8001170 <FOC_CalcCurrRef>
                STC_ForceSpeedReferenceToCurrentSpeed(pSTC[M1]); /* Init the reference speed to current speed */
 8001364:	6830      	ldr	r0, [r6, #0]
 8001366:	f003 fc5b 	bl	8004c20 <STC_ForceSpeedReferenceToCurrentSpeed>
                MCI_ExecBufferedCommands(&Mci[M1]); /* Exec the speed ramp after changing of the speed sensor */
 800136a:	0020      	movs	r0, r4
 800136c:	f7ff fcde 	bl	8000d2c <MCI_ExecBufferedCommands>
 8001370:	2306      	movs	r3, #6
 8001372:	e7e4      	b.n	800133e <TSK_MediumFrequencyTaskM1+0x12a>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001374:	7fa3      	ldrb	r3, [r4, #30]
 8001376:	2b05      	cmp	r3, #5
 8001378:	d0a4      	beq.n	80012c4 <TSK_MediumFrequencyTaskM1+0xb0>
            bool isAligned = EAC_IsAligned(&EncAlignCtrlM1);
 800137a:	4e3a      	ldr	r6, [pc, #232]	; (8001464 <TSK_MediumFrequencyTaskM1+0x250>)
 800137c:	0030      	movs	r0, r6
 800137e:	f003 f8a2 	bl	80044c6 <EAC_IsAligned>
 8001382:	9001      	str	r0, [sp, #4]
            bool EACDone = EAC_Exec(&EncAlignCtrlM1);
 8001384:	0030      	movs	r0, r6
 8001386:	f003 f886 	bl	8004496 <EAC_Exec>
            if ((isAligned == false)  && (EACDone == false))
 800138a:	9b01      	ldr	r3, [sp, #4]
            bool EACDone = EAC_Exec(&EncAlignCtrlM1);
 800138c:	0006      	movs	r6, r0
            if ((isAligned == false)  && (EACDone == false))
 800138e:	4f33      	ldr	r7, [pc, #204]	; (800145c <TSK_MediumFrequencyTaskM1+0x248>)
 8001390:	2b00      	cmp	r3, #0
 8001392:	d108      	bne.n	80013a6 <TSK_MediumFrequencyTaskM1+0x192>
 8001394:	2800      	cmp	r0, #0
 8001396:	d106      	bne.n	80013a6 <TSK_MediumFrequencyTaskM1+0x192>
              IqdRef.d = STC_CalcTorqueReference(pSTC[M1]);
 8001398:	6838      	ldr	r0, [r7, #0]
 800139a:	f003 fc0f 	bl	8004bbc <STC_CalcTorqueReference>
              FOCVars[M1].Iqdref = IqdRef;
 800139e:	4b2e      	ldr	r3, [pc, #184]	; (8001458 <TSK_MediumFrequencyTaskM1+0x244>)
 80013a0:	821e      	strh	r6, [r3, #16]
 80013a2:	8258      	strh	r0, [r3, #18]
            {
 80013a4:	e791      	b.n	80012ca <TSK_MediumFrequencyTaskM1+0xb6>
              R1_SwitchOffPWM( pwmcHandle[M1] );
 80013a6:	4e2b      	ldr	r6, [pc, #172]	; (8001454 <TSK_MediumFrequencyTaskM1+0x240>)
 80013a8:	6830      	ldr	r0, [r6, #0]
 80013aa:	f001 f9d7 	bl	800275c <R1_SwitchOffPWM>
              STC_SetControlMode(pSTC[M1], MCM_SPEED_MODE);
 80013ae:	2103      	movs	r1, #3
 80013b0:	6838      	ldr	r0, [r7, #0]
 80013b2:	f003 fbc1 	bl	8004b38 <STC_SetControlMode>
              STC_SetSpeedSensor(pSTC[M1], &ENCODER_M1._Super);
 80013b6:	0029      	movs	r1, r5
 80013b8:	6838      	ldr	r0, [r7, #0]
 80013ba:	f003 fbad 	bl	8004b18 <STC_SetSpeedSensor>
              FOC_Clear(M1);
 80013be:	2000      	movs	r0, #0
 80013c0:	f7ff fe08 	bl	8000fd4 <FOC_Clear>
              R1_TurnOnLowSides(pwmcHandle[M1],M1_CHARGE_BOOT_CAP_DUTY_CYCLES);
 80013c4:	2100      	movs	r1, #0
 80013c6:	6830      	ldr	r0, [r6, #0]
 80013c8:	f001 f888 	bl	80024dc <R1_TurnOnLowSides>
              TSK_SetStopPermanencyTimeM1(STOPPERMANENCY_TICKS);
 80013cc:	20c8      	movs	r0, #200	; 0xc8
 80013ce:	0080      	lsls	r0, r0, #2
 80013d0:	f7ff fef2 	bl	80011b8 <TSK_SetStopPermanencyTimeM1>
              Mci[M1].State = WAIT_STOP_MOTOR;
 80013d4:	2314      	movs	r3, #20
 80013d6:	e762      	b.n	800129e <TSK_MediumFrequencyTaskM1+0x8a>
          if (MCI_STOP == Mci[M1].DirectCommand)
 80013d8:	7fa3      	ldrb	r3, [r4, #30]
 80013da:	2b05      	cmp	r3, #5
 80013dc:	d100      	bne.n	80013e0 <TSK_MediumFrequencyTaskM1+0x1cc>
 80013de:	e771      	b.n	80012c4 <TSK_MediumFrequencyTaskM1+0xb0>
            MCI_ExecBufferedCommands(&Mci[M1]);
 80013e0:	0020      	movs	r0, r4
 80013e2:	f7ff fca3 	bl	8000d2c <MCI_ExecBufferedCommands>
              FOC_CalcCurrRef(M1);
 80013e6:	2000      	movs	r0, #0
 80013e8:	f7ff fec2 	bl	8001170 <FOC_CalcCurrRef>
 80013ec:	e76d      	b.n	80012ca <TSK_MediumFrequencyTaskM1+0xb6>
          if (TSK_StopPermanencyTimeHasElapsedM1())
 80013ee:	f7ff ff09 	bl	8001204 <TSK_StopPermanencyTimeHasElapsedM1>
 80013f2:	2800      	cmp	r0, #0
 80013f4:	d100      	bne.n	80013f8 <TSK_MediumFrequencyTaskM1+0x1e4>
 80013f6:	e768      	b.n	80012ca <TSK_MediumFrequencyTaskM1+0xb6>
 80013f8:	e779      	b.n	80012ee <TSK_MediumFrequencyTaskM1+0xda>
          if (MCI_ACK_FAULTS == Mci[M1].DirectCommand)
 80013fa:	7fa3      	ldrb	r3, [r4, #30]
 80013fc:	2b02      	cmp	r3, #2
 80013fe:	d000      	beq.n	8001402 <TSK_MediumFrequencyTaskM1+0x1ee>
 8001400:	e763      	b.n	80012ca <TSK_MediumFrequencyTaskM1+0xb6>
 8001402:	e774      	b.n	80012ee <TSK_MediumFrequencyTaskM1+0xda>
          if (MCI_STOP == Mci[M1].DirectCommand)
 8001404:	7fa3      	ldrb	r3, [r4, #30]
 8001406:	2b05      	cmp	r3, #5
 8001408:	d100      	bne.n	800140c <TSK_MediumFrequencyTaskM1+0x1f8>
 800140a:	e75b      	b.n	80012c4 <TSK_MediumFrequencyTaskM1+0xb0>
            if (TSK_StopPermanencyTimeHasElapsedM1())
 800140c:	f7ff fefa 	bl	8001204 <TSK_StopPermanencyTimeHasElapsedM1>
 8001410:	2800      	cmp	r0, #0
 8001412:	d100      	bne.n	8001416 <TSK_MediumFrequencyTaskM1+0x202>
 8001414:	e759      	b.n	80012ca <TSK_MediumFrequencyTaskM1+0xb6>
              ENC_Clear(&ENCODER_M1);
 8001416:	0028      	movs	r0, r5
 8001418:	f003 f892 	bl	8004540 <ENC_Clear>
              R1_SwitchOnPWM(pwmcHandle[M1]);
 800141c:	4b0d      	ldr	r3, [pc, #52]	; (8001454 <TSK_MediumFrequencyTaskM1+0x240>)
 800141e:	6818      	ldr	r0, [r3, #0]
 8001420:	f001 f888 	bl	8002534 <R1_SwitchOnPWM>
              FOC_InitAdditionalMethods(M1);
 8001424:	2000      	movs	r0, #0
 8001426:	f7ff fea1 	bl	800116c <FOC_InitAdditionalMethods>
              STC_ForceSpeedReferenceToCurrentSpeed(pSTC[M1]); /* Init the reference speed to current speed */
 800142a:	4b0c      	ldr	r3, [pc, #48]	; (800145c <TSK_MediumFrequencyTaskM1+0x248>)
 800142c:	6818      	ldr	r0, [r3, #0]
 800142e:	f003 fbf7 	bl	8004c20 <STC_ForceSpeedReferenceToCurrentSpeed>
              MCI_ExecBufferedCommands(&Mci[M1]); /* Exec the speed ramp after changing of the speed sensor */
 8001432:	0020      	movs	r0, r4
 8001434:	f7ff fc7a 	bl	8000d2c <MCI_ExecBufferedCommands>
              FOC_CalcCurrRef(M1);
 8001438:	2000      	movs	r0, #0
 800143a:	f7ff fe99 	bl	8001170 <FOC_CalcCurrRef>
              Mci[M1].State = RUN;
 800143e:	2306      	movs	r3, #6
 8001440:	e72d      	b.n	800129e <TSK_MediumFrequencyTaskM1+0x8a>
      Mci[M1].State = FAULT_OVER;
 8001442:	230b      	movs	r3, #11
 8001444:	e72b      	b.n	800129e <TSK_MediumFrequencyTaskM1+0x8a>
 8001446:	46c0      	nop			; (mov r8, r8)
 8001448:	20000020 	.word	0x20000020
 800144c:	200002d0 	.word	0x200002d0
 8001450:	200005ec 	.word	0x200005ec
 8001454:	2000065c 	.word	0x2000065c
 8001458:	20000628 	.word	0x20000628
 800145c:	200002dc 	.word	0x200002dc
 8001460:	20000298 	.word	0x20000298
 8001464:	200000a0 	.word	0x200000a0

08001468 <MC_Scheduler>:
{
 8001468:	b570      	push	{r4, r5, r6, lr}
  if (((uint8_t)1) == bMCBootCompleted)
 800146a:	4b1b      	ldr	r3, [pc, #108]	; (80014d8 <MC_Scheduler+0x70>)
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	2b01      	cmp	r3, #1
 8001470:	d116      	bne.n	80014a0 <MC_Scheduler+0x38>
    if(hMFTaskCounterM1 > 0u)
 8001472:	4c1a      	ldr	r4, [pc, #104]	; (80014dc <MC_Scheduler+0x74>)
 8001474:	8823      	ldrh	r3, [r4, #0]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d013      	beq.n	80014a2 <MC_Scheduler+0x3a>
      hMFTaskCounterM1--;
 800147a:	3b01      	subs	r3, #1
 800147c:	b29b      	uxth	r3, r3
    if(hBootCapDelayCounterM1 > 0U)
 800147e:	4a18      	ldr	r2, [pc, #96]	; (80014e0 <MC_Scheduler+0x78>)
      hMFTaskCounterM1--;
 8001480:	8023      	strh	r3, [r4, #0]
    if(hBootCapDelayCounterM1 > 0U)
 8001482:	8813      	ldrh	r3, [r2, #0]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d003      	beq.n	8001490 <MC_Scheduler+0x28>
      hBootCapDelayCounterM1--;
 8001488:	8813      	ldrh	r3, [r2, #0]
 800148a:	3b01      	subs	r3, #1
 800148c:	b29b      	uxth	r3, r3
 800148e:	8013      	strh	r3, [r2, #0]
    if(hStopPermanencyCounterM1 > 0U)
 8001490:	4a14      	ldr	r2, [pc, #80]	; (80014e4 <MC_Scheduler+0x7c>)
 8001492:	8813      	ldrh	r3, [r2, #0]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d003      	beq.n	80014a0 <MC_Scheduler+0x38>
      hStopPermanencyCounterM1--;
 8001498:	8813      	ldrh	r3, [r2, #0]
 800149a:	3b01      	subs	r3, #1
 800149c:	b29b      	uxth	r3, r3
 800149e:	8013      	strh	r3, [r2, #0]
}
 80014a0:	bd70      	pop	{r4, r5, r6, pc}
      TSK_MediumFrequencyTaskM1();
 80014a2:	f7ff feb7 	bl	8001214 <TSK_MediumFrequencyTaskM1>
      MC_APP_PostMediumFrequencyHook_M1();
 80014a6:	f7ff fc22 	bl	8000cee <MC_APP_PostMediumFrequencyHook_M1>
      MCP_Over_UartA.rxBuffer = MCP_Over_UartA.pTransportLayer->fRXPacketProcess(MCP_Over_UartA.pTransportLayer,
 80014aa:	4d0f      	ldr	r5, [pc, #60]	; (80014e8 <MC_Scheduler+0x80>)
 80014ac:	490f      	ldr	r1, [pc, #60]	; (80014ec <MC_Scheduler+0x84>)
 80014ae:	6828      	ldr	r0, [r5, #0]
 80014b0:	6883      	ldr	r3, [r0, #8]
 80014b2:	4798      	blx	r3
 80014b4:	6068      	str	r0, [r5, #4]
      if ( 0U == MCP_Over_UartA.rxBuffer)
 80014b6:	2800      	cmp	r0, #0
 80014b8:	d00c      	beq.n	80014d4 <MC_Scheduler+0x6c>
        if (0U == MCP_Over_UartA.pTransportLayer->fGetBuffer(MCP_Over_UartA.pTransportLayer,
 80014ba:	6828      	ldr	r0, [r5, #0]
 80014bc:	220a      	movs	r2, #10
 80014be:	490c      	ldr	r1, [pc, #48]	; (80014f0 <MC_Scheduler+0x88>)
 80014c0:	6803      	ldr	r3, [r0, #0]
 80014c2:	4798      	blx	r3
 80014c4:	2800      	cmp	r0, #0
 80014c6:	d005      	beq.n	80014d4 <MC_Scheduler+0x6c>
          MCP_Over_UartA.pTransportLayer->fSendPacket(MCP_Over_UartA.pTransportLayer, MCP_Over_UartA.txBuffer,
 80014c8:	6828      	ldr	r0, [r5, #0]
 80014ca:	230a      	movs	r3, #10
 80014cc:	89ea      	ldrh	r2, [r5, #14]
 80014ce:	6846      	ldr	r6, [r0, #4]
 80014d0:	68a9      	ldr	r1, [r5, #8]
 80014d2:	47b0      	blx	r6
{
 80014d4:	2301      	movs	r3, #1
 80014d6:	e7d2      	b.n	800147e <MC_Scheduler+0x16>
 80014d8:	2000064e 	.word	0x2000064e
 80014dc:	20000652 	.word	0x20000652
 80014e0:	20000650 	.word	0x20000650
 80014e4:	20000654 	.word	0x20000654
 80014e8:	2000031c 	.word	0x2000031c
 80014ec:	20000328 	.word	0x20000328
 80014f0:	20000324 	.word	0x20000324

080014f4 <TSK_HighFrequencyTask>:
  * subsystem (see the state machine(s)).
  *
  * @retval Number of the  motor instance which FOC loop was executed.
  */
__weak uint8_t TSK_HighFrequencyTask(void)
{
 80014f4:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint8_t bMotorNbr = 0;
  /* USER CODE BEGIN HighFrequencyTask 0 */

  /* USER CODE END HighFrequencyTask 0 */

  (void)ENC_CalcAngle(&ENCODER_M1);   /* If not sensorless then 2nd parameter is MC_NULL */
 80014f6:	4840      	ldr	r0, [pc, #256]	; (80015f8 <TSK_HighFrequencyTask+0x104>)
{
 80014f8:	b089      	sub	sp, #36	; 0x24
  (void)ENC_CalcAngle(&ENCODER_M1);   /* If not sensorless then 2nd parameter is MC_NULL */
 80014fa:	f003 f82f 	bl	800455c <ENC_CalcAngle>
  ab_t Iab;
  alphabeta_t Ialphabeta, Valphabeta;
  int16_t hElAngle;
  uint16_t hCodeError;
  SpeednPosFdbk_Handle_t *speedHandle;
  speedHandle = STC_GetSpeedSensor(pSTC[M1]);
 80014fe:	4b3f      	ldr	r3, [pc, #252]	; (80015fc <TSK_HighFrequencyTask+0x108>)
 8001500:	6818      	ldr	r0, [r3, #0]
 8001502:	f003 fb0b 	bl	8004b1c <STC_GetSpeedSensor>
 8001506:	0007      	movs	r7, r0
  hElAngle = SPD_GetElAngle(speedHandle);
 8001508:	f003 fabe 	bl	8004a88 <SPD_GetElAngle>
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 800150c:	4e3c      	ldr	r6, [pc, #240]	; (8001600 <TSK_HighFrequencyTask+0x10c>)
  hElAngle = SPD_GetElAngle(speedHandle);
 800150e:	0005      	movs	r5, r0
  PWMC_GetPhaseCurrents(pwmcHandle[M1], &Iab);
 8001510:	a905      	add	r1, sp, #20
 8001512:	6830      	ldr	r0, [r6, #0]
 8001514:	f000 f964 	bl	80017e0 <PWMC_GetPhaseCurrents>
  RCM_ExecNextConv();
 8001518:	f001 fb70 	bl	8002bfc <RCM_ExecNextConv>
  Ialphabeta = MCM_Clarke(Iab);
 800151c:	9805      	ldr	r0, [sp, #20]
 800151e:	f7ff fc7f 	bl	8000e20 <MCM_Clarke>
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001522:	0029      	movs	r1, r5
  Ialphabeta = MCM_Clarke(Iab);
 8001524:	9006      	str	r0, [sp, #24]
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 8001526:	f7ff fceb 	bl	8000f00 <MCM_Park>
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 800152a:	4c36      	ldr	r4, [pc, #216]	; (8001604 <TSK_HighFrequencyTask+0x110>)
  Iqd = MCM_Park(Ialphabeta, hElAngle);
 800152c:	9003      	str	r0, [sp, #12]
  Vqd.q = PI_Controller(pPIDIq[M1], (int32_t)(FOCVars[M1].Iqdref.q) - Iqd.q);
 800152e:	2310      	movs	r3, #16
 8001530:	5ee1      	ldrsh	r1, [r4, r3]
 8001532:	4b35      	ldr	r3, [pc, #212]	; (8001608 <TSK_HighFrequencyTask+0x114>)
 8001534:	b200      	sxth	r0, r0
 8001536:	1a09      	subs	r1, r1, r0
 8001538:	6818      	ldr	r0, [r3, #0]
 800153a:	f003 f9c1 	bl	80048c0 <PI_Controller>
 800153e:	9000      	str	r0, [sp, #0]
  Vqd.d = PI_Controller(pPIDId[M1], (int32_t)(FOCVars[M1].Iqdref.d) - Iqd.d);
 8001540:	2312      	movs	r3, #18
 8001542:	5ee1      	ldrsh	r1, [r4, r3]
 8001544:	ab02      	add	r3, sp, #8
 8001546:	2206      	movs	r2, #6
 8001548:	5e9b      	ldrsh	r3, [r3, r2]
 800154a:	1ac9      	subs	r1, r1, r3
 800154c:	4b2f      	ldr	r3, [pc, #188]	; (800160c <TSK_HighFrequencyTask+0x118>)
 800154e:	6818      	ldr	r0, [r3, #0]
 8001550:	f003 f9b6 	bl	80048c0 <PI_Controller>
  Vqd = Circle_Limitation(&CircleLimitationM1, Vqd);
 8001554:	9a00      	ldr	r2, [sp, #0]
 8001556:	ab04      	add	r3, sp, #16
 8001558:	801a      	strh	r2, [r3, #0]
 800155a:	8058      	strh	r0, [r3, #2]
 800155c:	9904      	ldr	r1, [sp, #16]
 800155e:	482c      	ldr	r0, [pc, #176]	; (8001610 <TSK_HighFrequencyTask+0x11c>)
 8001560:	f002 ff3c 	bl	80043dc <Circle_Limitation>
 8001564:	b203      	sxth	r3, r0
 8001566:	9004      	str	r0, [sp, #16]
 8001568:	9300      	str	r3, [sp, #0]
 800156a:	1403      	asrs	r3, r0, #16
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 800156c:	0038      	movs	r0, r7
  Vqd = Circle_Limitation(&CircleLimitationM1, Vqd);
 800156e:	9301      	str	r3, [sp, #4]
  hElAngle += SPD_GetInstElSpeedDpp(speedHandle)*REV_PARK_ANGLE_COMPENSATION_FACTOR;
 8001570:	f003 fa90 	bl	8004a94 <SPD_GetInstElSpeedDpp>
  Valphabeta = MCM_Rev_Park(Vqd, hElAngle);
 8001574:	0029      	movs	r1, r5
 8001576:	9804      	ldr	r0, [sp, #16]
 8001578:	f7ff fd06 	bl	8000f88 <MCM_Rev_Park>
 800157c:	9007      	str	r0, [sp, #28]
  RCM_ReadOngoingConv();
 800157e:	f001 fb73 	bl	8002c68 <RCM_ReadOngoingConv>
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 8001582:	9907      	ldr	r1, [sp, #28]
 8001584:	6830      	ldr	r0, [r6, #0]
 8001586:	f000 f92f 	bl	80017e8 <PWMC_SetPhaseVoltage>
  PWMC_CalcPhaseCurrentsEst(pwmcHandle[M1],Iqd, hElAngle);
 800158a:	002a      	movs	r2, r5
 800158c:	9903      	ldr	r1, [sp, #12]
  hCodeError = PWMC_SetPhaseVoltage(pwmcHandle[M1], Valphabeta);
 800158e:	0007      	movs	r7, r0
  PWMC_CalcPhaseCurrentsEst(pwmcHandle[M1],Iqd, hElAngle);
 8001590:	6830      	ldr	r0, [r6, #0]
 8001592:	f000 fa92 	bl	8001aba <PWMC_CalcPhaseCurrentsEst>

  FOCVars[M1].Vqd = Vqd;
 8001596:	9b00      	ldr	r3, [sp, #0]
  FOCVars[M1].Iab = Iab;
 8001598:	2204      	movs	r2, #4
  FOCVars[M1].Vqd = Vqd;
 800159a:	82e3      	strh	r3, [r4, #22]
 800159c:	9b01      	ldr	r3, [sp, #4]
  FOCVars[M1].Iab = Iab;
 800159e:	a905      	add	r1, sp, #20
  FOCVars[M1].Vqd = Vqd;
 80015a0:	8323      	strh	r3, [r4, #24]
  FOCVars[M1].Iab = Iab;
 80015a2:	0020      	movs	r0, r4
 80015a4:	f003 fba6 	bl	8004cf4 <memcpy>
  FOCVars[M1].Ialphabeta = Ialphabeta;
 80015a8:	2204      	movs	r2, #4
 80015aa:	a906      	add	r1, sp, #24
 80015ac:	1d20      	adds	r0, r4, #4
 80015ae:	f003 fba1 	bl	8004cf4 <memcpy>
  FOCVars[M1].Iqd = Iqd;
 80015b2:	0020      	movs	r0, r4
 80015b4:	2204      	movs	r2, #4
 80015b6:	a903      	add	r1, sp, #12
 80015b8:	300c      	adds	r0, #12
 80015ba:	f003 fb9b 	bl	8004cf4 <memcpy>
  FOCVars[M1].Valphabeta = Valphabeta;
 80015be:	0020      	movs	r0, r4
 80015c0:	2204      	movs	r2, #4
 80015c2:	301a      	adds	r0, #26
 80015c4:	a907      	add	r1, sp, #28
 80015c6:	f003 fb95 	bl	8004cf4 <memcpy>
  FOCVars[M1].hElAngle = hElAngle;
 80015ca:	8425      	strh	r5, [r4, #32]
  if(hFOCreturn == MC_DURATION)
 80015cc:	2f01      	cmp	r7, #1
 80015ce:	d104      	bne.n	80015da <TSK_HighFrequencyTask+0xe6>
    MCI_FaultProcessing(&Mci[M1], MC_DURATION, 0);
 80015d0:	2200      	movs	r2, #0
 80015d2:	0039      	movs	r1, r7
 80015d4:	480f      	ldr	r0, [pc, #60]	; (8001614 <TSK_HighFrequencyTask+0x120>)
 80015d6:	f7ff fba1 	bl	8000d1c <MCI_FaultProcessing>
  GLOBAL_TIMESTAMP++;
 80015da:	4a0f      	ldr	r2, [pc, #60]	; (8001618 <TSK_HighFrequencyTask+0x124>)
  if (0U == MCPA_UART_A.Mark)
 80015dc:	480f      	ldr	r0, [pc, #60]	; (800161c <TSK_HighFrequencyTask+0x128>)
  GLOBAL_TIMESTAMP++;
 80015de:	6813      	ldr	r3, [r2, #0]
 80015e0:	3301      	adds	r3, #1
 80015e2:	6013      	str	r3, [r2, #0]
  if (0U == MCPA_UART_A.Mark)
 80015e4:	0003      	movs	r3, r0
 80015e6:	3329      	adds	r3, #41	; 0x29
 80015e8:	781b      	ldrb	r3, [r3, #0]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <TSK_HighFrequencyTask+0xfe>
    MCPA_dataLog (&MCPA_UART_A);
 80015ee:	f003 f86f 	bl	80046d0 <MCPA_dataLog>
}
 80015f2:	2000      	movs	r0, #0
 80015f4:	b009      	add	sp, #36	; 0x24
 80015f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015f8:	20000020 	.word	0x20000020
 80015fc:	200002dc 	.word	0x200002dc
 8001600:	2000065c 	.word	0x2000065c
 8001604:	20000628 	.word	0x20000628
 8001608:	200002d8 	.word	0x200002d8
 800160c:	200002d4 	.word	0x200002d4
 8001610:	2000001c 	.word	0x2000001c
 8001614:	200005ec 	.word	0x200005ec
 8001618:	2000093c 	.word	0x2000093c
 800161c:	200002f0 	.word	0x200002f0

08001620 <TSK_SafetyTask_PWMOFF>:
  * @brief  Safety task implementation if  MC.M1_ON_OVER_VOLTAGE == TURN_OFF_PWM.
  * @param  bMotor Motor reference number defined
  *         \link Motors_reference_number here \endlink.
  */
__weak void TSK_SafetyTask_PWMOFF(uint8_t bMotor)
{
 8001620:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

  /* USER CODE END TSK_SafetyTask_PWMOFF 0 */
  uint16_t CodeReturn = MC_NO_ERROR;
  const uint16_t errMask[NBR_OF_MOTORS] = {VBUS_TEMP_ERR_MASK};
  /* Check for fault if FW protection is activated. It returns MC_OVER_TEMP or MC_NO_ERROR */
  CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[bMotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 8001622:	4b20      	ldr	r3, [pc, #128]	; (80016a4 <TSK_SafetyTask_PWMOFF+0x84>)
 8001624:	0087      	lsls	r7, r0, #2
{
 8001626:	0004      	movs	r4, r0
  CodeReturn |= PWMC_IsFaultOccurred(pwmcHandle[bMotor]);     /* check for fault. It return MC_OVER_CURR or MC_NO_FAULTS
 8001628:	58f8      	ldr	r0, [r7, r3]
 800162a:	9301      	str	r3, [sp, #4]
 800162c:	f000 fa9b 	bl	8001b66 <PWMC_IsFaultOccurred>
 8001630:	0006      	movs	r6, r0
                                                    (for STM32F30x can return MC_OVER_VOLT in case of HW Overvoltage) */
  if (M1 == bMotor)
 8001632:	2c00      	cmp	r4, #0
 8001634:	d10b      	bne.n	800164e <TSK_SafetyTask_PWMOFF+0x2e>
  {
    uint16_t rawValueM1 =  RCM_ExecRegularConv(&VbusRegConv_M1);
 8001636:	481c      	ldr	r0, [pc, #112]	; (80016a8 <TSK_SafetyTask_PWMOFF+0x88>)
 8001638:	f001 fa1e 	bl	8002a78 <RCM_ExecRegularConv>
    CodeReturn |= errMask[bMotor] & RVBS_CalcAvVbus(&BusVoltageSensor_M1, rawValueM1);
 800163c:	4b1b      	ldr	r3, [pc, #108]	; (80016ac <TSK_SafetyTask_PWMOFF+0x8c>)
    uint16_t rawValueM1 =  RCM_ExecRegularConv(&VbusRegConv_M1);
 800163e:	0001      	movs	r1, r0
    CodeReturn |= errMask[bMotor] & RVBS_CalcAvVbus(&BusVoltageSensor_M1, rawValueM1);
 8001640:	0018      	movs	r0, r3
 8001642:	f003 f9ef 	bl	8004a24 <RVBS_CalcAvVbus>
 8001646:	2308      	movs	r3, #8
 8001648:	4398      	bics	r0, r3
 800164a:	4306      	orrs	r6, r0
 800164c:	b2b6      	uxth	r6, r6
  }
  else
  {
    /* Nothing to do */
  }
  MCI_FaultProcessing(&Mci[bMotor], CodeReturn, ~CodeReturn); /* Process faults */
 800164e:	2528      	movs	r5, #40	; 0x28
 8001650:	43f2      	mvns	r2, r6
 8001652:	4365      	muls	r5, r4
 8001654:	4b16      	ldr	r3, [pc, #88]	; (80016b0 <TSK_SafetyTask_PWMOFF+0x90>)
 8001656:	0031      	movs	r1, r6
 8001658:	18ed      	adds	r5, r5, r3
 800165a:	0028      	movs	r0, r5
 800165c:	b292      	uxth	r2, r2
 800165e:	f7ff fb5d 	bl	8000d1c <MCI_FaultProcessing>

  if (MCI_GetFaultState(&Mci[bMotor]) != (uint32_t)MC_NO_FAULTS)
 8001662:	0028      	movs	r0, r5
 8001664:	f7ff fbd7 	bl	8000e16 <MCI_GetFaultState>
 8001668:	2800      	cmp	r0, #0
 800166a:	d019      	beq.n	80016a0 <TSK_SafetyTask_PWMOFF+0x80>
  {
    /* Reset Encoder state */
    if (pEAC[bMotor] != MC_NULL)
 800166c:	4b11      	ldr	r3, [pc, #68]	; (80016b4 <TSK_SafetyTask_PWMOFF+0x94>)
 800166e:	59d8      	ldr	r0, [r3, r7]
 8001670:	2800      	cmp	r0, #0
 8001672:	d002      	beq.n	800167a <TSK_SafetyTask_PWMOFF+0x5a>
    {
      EAC_SetRestartState(pEAC[bMotor], false);
 8001674:	2100      	movs	r1, #0
 8001676:	f002 ff28 	bl	80044ca <EAC_SetRestartState>
    }
    else
    {
      /* Nothing to do */
    }
    PWMC_SwitchOffPWM(pwmcHandle[bMotor]);
 800167a:	9b01      	ldr	r3, [sp, #4]
 800167c:	59d8      	ldr	r0, [r3, r7]
 800167e:	f000 f9f7 	bl	8001a70 <PWMC_SwitchOffPWM>
    if (MCPA_UART_A.Mark != 0U)
 8001682:	480d      	ldr	r0, [pc, #52]	; (80016b8 <TSK_SafetyTask_PWMOFF+0x98>)
 8001684:	0003      	movs	r3, r0
 8001686:	3329      	adds	r3, #41	; 0x29
 8001688:	781b      	ldrb	r3, [r3, #0]
 800168a:	2b00      	cmp	r3, #0
 800168c:	d001      	beq.n	8001692 <TSK_SafetyTask_PWMOFF+0x72>
    {
      MCPA_flushDataLog (&MCPA_UART_A);
 800168e:	f003 f8cf 	bl	8004830 <MCPA_flushDataLog>
    }
    else
    {
      /* Nothing to do */
    }
    FOC_Clear(bMotor);
 8001692:	0020      	movs	r0, r4
 8001694:	f7ff fc9e 	bl	8000fd4 <FOC_Clear>
    PQD_Clear(pMPM[bMotor]); //cstat !MISRAC2012-Rule-11.3
 8001698:	4b08      	ldr	r3, [pc, #32]	; (80016bc <TSK_SafetyTask_PWMOFF+0x9c>)
 800169a:	59d8      	ldr	r0, [r3, r7]
 800169c:	f003 f968 	bl	8004970 <PQD_Clear>
    /* No errors */
  }
  /* USER CODE BEGIN TSK_SafetyTask_PWMOFF 3 */

  /* USER CODE END TSK_SafetyTask_PWMOFF 3 */
}
 80016a0:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80016a2:	46c0      	nop			; (mov r8, r8)
 80016a4:	2000065c 	.word	0x2000065c
 80016a8:	20000288 	.word	0x20000288
 80016ac:	20000000 	.word	0x20000000
 80016b0:	200005ec 	.word	0x200005ec
 80016b4:	20000658 	.word	0x20000658
 80016b8:	200002f0 	.word	0x200002f0
 80016bc:	200002d0 	.word	0x200002d0

080016c0 <TSK_SafetyTask>:
{
 80016c0:	b510      	push	{r4, lr}
  if (1U == bMCBootCompleted)
 80016c2:	4b05      	ldr	r3, [pc, #20]	; (80016d8 <TSK_SafetyTask+0x18>)
 80016c4:	781b      	ldrb	r3, [r3, #0]
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	d104      	bne.n	80016d4 <TSK_SafetyTask+0x14>
    TSK_SafetyTask_PWMOFF(M1);
 80016ca:	2000      	movs	r0, #0
 80016cc:	f7ff ffa8 	bl	8001620 <TSK_SafetyTask_PWMOFF>
    RCM_ExecUserConv();
 80016d0:	f001 fa64 	bl	8002b9c <RCM_ExecUserConv>
}
 80016d4:	bd10      	pop	{r4, pc}
 80016d6:	46c0      	nop			; (mov r8, r8)
 80016d8:	2000064e 	.word	0x2000064e

080016dc <MC_RunMotorControlTasks>:
{
 80016dc:	b510      	push	{r4, lr}
  if (0U == bMCBootCompleted)
 80016de:	4b04      	ldr	r3, [pc, #16]	; (80016f0 <MC_RunMotorControlTasks+0x14>)
 80016e0:	781b      	ldrb	r3, [r3, #0]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d003      	beq.n	80016ee <MC_RunMotorControlTasks+0x12>
    MC_Scheduler();
 80016e6:	f7ff febf 	bl	8001468 <MC_Scheduler>
    TSK_SafetyTask();
 80016ea:	f7ff ffe9 	bl	80016c0 <TSK_SafetyTask>
}
 80016ee:	bd10      	pop	{r4, pc}
 80016f0:	2000064e 	.word	0x2000064e

080016f4 <TSK_HardwareFaultTask>:
  *
  *  This function is to be executed when a general hardware failure has been detected
  * by the microcontroller and is used to put the system in safety condition.
  */
__weak void TSK_HardwareFaultTask(void)
{
 80016f4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TSK_HardwareFaultTask 0 */

  /* USER CODE END TSK_HardwareFaultTask 0 */
  R1_SwitchOffPWM(pwmcHandle[M1]);
 80016f6:	4b05      	ldr	r3, [pc, #20]	; (800170c <TSK_HardwareFaultTask+0x18>)
 80016f8:	6818      	ldr	r0, [r3, #0]
 80016fa:	f001 f82f 	bl	800275c <R1_SwitchOffPWM>
  MCI_FaultProcessing(&Mci[M1], MC_SW_ERROR, 0);
 80016fe:	2200      	movs	r2, #0
 8001700:	2180      	movs	r1, #128	; 0x80
 8001702:	4803      	ldr	r0, [pc, #12]	; (8001710 <TSK_HardwareFaultTask+0x1c>)
 8001704:	f7ff fb0a 	bl	8000d1c <MCI_FaultProcessing>

  /* USER CODE BEGIN TSK_HardwareFaultTask 1 */

  /* USER CODE END TSK_HardwareFaultTask 1 */
}
 8001708:	bd10      	pop	{r4, pc}
 800170a:	46c0      	nop			; (mov r8, r8)
 800170c:	2000065c 	.word	0x2000065c
 8001710:	200005ec 	.word	0x200005ec

08001714 <UI_HandleStartStopButton_cb>:

__weak void UI_HandleStartStopButton_cb (void)
{
 8001714:	b510      	push	{r4, lr}
/* USER CODE BEGIN START_STOP_BTN */
  if (IDLE == MC_GetSTMStateMotor1())
 8001716:	f7ff fae1 	bl	8000cdc <MC_GetSTMStateMotor1>
 800171a:	2800      	cmp	r0, #0
 800171c:	d102      	bne.n	8001724 <UI_HandleStartStopButton_cb+0x10>
  {
    /* Ramp parameters should be tuned for the actual motor */
    (void)MC_StartMotor1();
 800171e:	f7ff fabb 	bl	8000c98 <MC_StartMotor1>
  else
  {
    (void)MC_StopMotor1();
  }
/* USER CODE END START_STOP_BTN */
}
 8001722:	bd10      	pop	{r4, pc}
    (void)MC_StopMotor1();
 8001724:	f7ff fac0 	bl	8000ca8 <MC_StopMotor1>
}
 8001728:	e7fb      	b.n	8001722 <UI_HandleStartStopButton_cb+0xe>
	...

0800172c <mc_lock_pins>:

 /**
  * @brief  Locks GPIO pins used for Motor Control to prevent accidental reconfiguration.
  */
__weak void mc_lock_pins (void)
{
 800172c:	b570      	push	{r4, r5, r6, lr}
LL_GPIO_LockPin(M1_CURR_AMPL_GPIO_Port, M1_CURR_AMPL_Pin);
 800172e:	2490      	movs	r4, #144	; 0x90
 8001730:	05e4      	lsls	r4, r4, #23
LL_GPIO_LockPin(M1_BUS_VOLTAGE_GPIO_Port, M1_BUS_VOLTAGE_Pin);
 8001732:	4d1d      	ldr	r5, [pc, #116]	; (80017a8 <mc_lock_pins+0x7c>)
LL_GPIO_LockPin(M1_CURR_AMPL_GPIO_Port, M1_CURR_AMPL_Pin);
 8001734:	0020      	movs	r0, r4
 8001736:	2120      	movs	r1, #32
 8001738:	f7ff fc3f 	bl	8000fba <LL_GPIO_LockPin>
LL_GPIO_LockPin(M1_BUS_VOLTAGE_GPIO_Port, M1_BUS_VOLTAGE_Pin);
 800173c:	0028      	movs	r0, r5
 800173e:	2102      	movs	r1, #2
 8001740:	f7ff fc3b 	bl	8000fba <LL_GPIO_LockPin>
LL_GPIO_LockPin(M1_ENCODER_B_GPIO_Port, M1_ENCODER_B_Pin);
 8001744:	0020      	movs	r0, r4
 8001746:	2102      	movs	r1, #2
 8001748:	f7ff fc37 	bl	8000fba <LL_GPIO_LockPin>
LL_GPIO_LockPin(M1_ENCODER_A_GPIO_Port, M1_ENCODER_A_Pin);
 800174c:	0020      	movs	r0, r4
 800174e:	2101      	movs	r1, #1
 8001750:	f7ff fc33 	bl	8000fba <LL_GPIO_LockPin>
LL_GPIO_LockPin(M1_PWM_UH_GPIO_Port, M1_PWM_UH_Pin);
 8001754:	2180      	movs	r1, #128	; 0x80
 8001756:	0020      	movs	r0, r4
 8001758:	0049      	lsls	r1, r1, #1
 800175a:	f7ff fc2e 	bl	8000fba <LL_GPIO_LockPin>
LL_GPIO_LockPin(M1_PWM_VH_GPIO_Port, M1_PWM_VH_Pin);
 800175e:	2180      	movs	r1, #128	; 0x80
 8001760:	0020      	movs	r0, r4
 8001762:	0089      	lsls	r1, r1, #2
 8001764:	f7ff fc29 	bl	8000fba <LL_GPIO_LockPin>
LL_GPIO_LockPin(M1_OCP_GPIO_Port, M1_OCP_Pin);
 8001768:	2180      	movs	r1, #128	; 0x80
 800176a:	0028      	movs	r0, r5
 800176c:	0149      	lsls	r1, r1, #5
 800176e:	f7ff fc24 	bl	8000fba <LL_GPIO_LockPin>
LL_GPIO_LockPin(M1_PWM_VL_GPIO_Port, M1_PWM_VL_Pin);
 8001772:	2180      	movs	r1, #128	; 0x80
 8001774:	0028      	movs	r0, r5
 8001776:	01c9      	lsls	r1, r1, #7
 8001778:	f7ff fc1f 	bl	8000fba <LL_GPIO_LockPin>
LL_GPIO_LockPin(M1_PWM_WH_GPIO_Port, M1_PWM_WH_Pin);
 800177c:	2180      	movs	r1, #128	; 0x80
 800177e:	0020      	movs	r0, r4
 8001780:	00c9      	lsls	r1, r1, #3
 8001782:	f7ff fc1a 	bl	8000fba <LL_GPIO_LockPin>
LL_GPIO_LockPin(M1_PWM_WL_GPIO_Port, M1_PWM_WL_Pin);
 8001786:	2180      	movs	r1, #128	; 0x80
 8001788:	0028      	movs	r0, r5
 800178a:	0209      	lsls	r1, r1, #8
 800178c:	f7ff fc15 	bl	8000fba <LL_GPIO_LockPin>
LL_GPIO_LockPin(M1_PWM_UL_GPIO_Port, M1_PWM_UL_Pin);
 8001790:	2180      	movs	r1, #128	; 0x80
 8001792:	0028      	movs	r0, r5
 8001794:	0189      	lsls	r1, r1, #6
 8001796:	f7ff fc10 	bl	8000fba <LL_GPIO_LockPin>
LL_GPIO_LockPin(M1_EN_DRIVER_GPIO_Port, M1_EN_DRIVER_Pin);
 800179a:	2180      	movs	r1, #128	; 0x80
 800179c:	0020      	movs	r0, r4
 800179e:	0109      	lsls	r1, r1, #4
 80017a0:	f7ff fc0b 	bl	8000fba <LL_GPIO_LockPin>
}
 80017a4:	bd70      	pop	{r4, r5, r6, pc}
 80017a6:	46c0      	nop			; (mov r8, r8)
 80017a8:	48000400 	.word	0x48000400

080017ac <MX_MotorControl_Init>:
 *
 * CubeMX calls this function after all peripherals initializations and
 * before the NVIC is configured
 */
__weak void MX_MotorControl_Init(void)
{
 80017ac:	b510      	push	{r4, lr}
  /* Reconfigure the SysTick interrupt to fire every 500 us. */
  (void)HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / SYS_TICK_FREQUENCY);
 80017ae:	f002 fa6d 	bl	8003c8c <HAL_RCC_GetHCLKFreq>
 80017b2:	21fa      	movs	r1, #250	; 0xfa
 80017b4:	00c9      	lsls	r1, r1, #3
 80017b6:	f7fe fc95 	bl	80000e4 <__udivsi3>
 80017ba:	f001 feab 	bl	8003514 <HAL_SYSTICK_Config>
  HAL_NVIC_SetPriority(SysTick_IRQn, uwTickPrio, 0U);
 80017be:	2001      	movs	r0, #1
 80017c0:	4b05      	ldr	r3, [pc, #20]	; (80017d8 <MX_MotorControl_Init+0x2c>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	6819      	ldr	r1, [r3, #0]
 80017c6:	4240      	negs	r0, r0
 80017c8:	f001 fe6e 	bl	80034a8 <HAL_NVIC_SetPriority>

  /* Initialize the Motor Control Subsystem */
  MCboot(pMCI);
 80017cc:	4803      	ldr	r0, [pc, #12]	; (80017dc <MX_MotorControl_Init+0x30>)
 80017ce:	f7ff fc33 	bl	8001038 <MCboot>
  mc_lock_pins();
 80017d2:	f7ff ffab 	bl	800172c <mc_lock_pins>
}
 80017d6:	bd10      	pop	{r4, pc}
 80017d8:	200003c0 	.word	0x200003c0
 80017dc:	200008e0 	.word	0x200008e0

080017e0 <PWMC_GetPhaseCurrents>:
  * @param  Iab: Pointer to the structure that will receive motor current
  *         of phases A & B in ElectricalValue format.
  */
//cstat !MISRAC2012-Rule-8.13 !RED-func-no-effect
__weak void PWMC_GetPhaseCurrents(PWMC_Handle_t *pHandle, ab_t *Iab)
{
 80017e0:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctGetPhaseCurrents(pHandle, Iab);
 80017e2:	6803      	ldr	r3, [r0, #0]
 80017e4:	4798      	blx	r3
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
}
 80017e6:	bd10      	pop	{r4, pc}

080017e8 <PWMC_SetPhaseVoltage>:
  * @param  Valfa_beta: Voltage Components expressed in the @f$(\alpha, \beta)@f$ reference frame.
  * @retval #MC_NO_ERROR if no error occurred or #MC_DURATION if the duty cycles were
  *         set too late for being taken into account in the next PWM cycle.
  */
__weak uint16_t PWMC_SetPhaseVoltage(PWMC_Handle_t *pHandle, alphabeta_t Valfa_beta)
{
 80017e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017ea:	b085      	sub	sp, #20
 80017ec:	9103      	str	r1, [sp, #12]
    int32_t wUBeta;
    int32_t wTimePhA;
    int32_t wTimePhB;
    int32_t wTimePhC;

    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 80017ee:	b20b      	sxth	r3, r1
{
 80017f0:	000a      	movs	r2, r1
    wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 80017f2:	0001      	movs	r1, r0
 80017f4:	267c      	movs	r6, #124	; 0x7c
 80017f6:	314e      	adds	r1, #78	; 0x4e
 80017f8:	8809      	ldrh	r1, [r1, #0]
 80017fa:	46b4      	mov	ip, r6
 80017fc:	4359      	muls	r1, r3
    wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 80017fe:	0003      	movs	r3, r0
 8001800:	3372      	adds	r3, #114	; 0x72
 8001802:	881f      	ldrh	r7, [r3, #0]
 8001804:	1412      	asrs	r2, r2, #16
 8001806:	437a      	muls	r2, r7
 8001808:	0052      	lsls	r2, r2, #1
 800180a:	4255      	negs	r5, r2

    wX = wUBeta;
    wY = (wUBeta + wUAlpha) / 2;
 800180c:	1a8a      	subs	r2, r1, r2
    wZ = (wUBeta - wUAlpha) / 2;
 800180e:	1a69      	subs	r1, r5, r1
    wY = (wUBeta + wUAlpha) / 2;
 8001810:	0fd4      	lsrs	r4, r2, #31
    wZ = (wUBeta - wUAlpha) / 2;
 8001812:	0fcb      	lsrs	r3, r1, #31
    wY = (wUBeta + wUAlpha) / 2;
 8001814:	18a4      	adds	r4, r4, r2
    wZ = (wUBeta - wUAlpha) / 2;
 8001816:	185b      	adds	r3, r3, r1
    wY = (wUBeta + wUAlpha) / 2;
 8001818:	1064      	asrs	r4, r4, #1
    wZ = (wUBeta - wUAlpha) / 2;
 800181a:	105b      	asrs	r3, r3, #1
    if (wY < 0)
    {
      if (wZ < 0)
      {
        pHandle->Sector = SECTOR_5;
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 800181c:	08bf      	lsrs	r7, r7, #2
 800181e:	4484      	add	ip, r0
    if (wY < 0)
 8001820:	1c56      	adds	r6, r2, #1
 8001822:	db00      	blt.n	8001826 <PWMC_SetPhaseVoltage+0x3e>
 8001824:	e0a3      	b.n	800196e <PWMC_SetPhaseVoltage+0x186>
        wTimePhB = wTimePhA + (wZ / 131072);
        wTimePhC = wTimePhA - (wY / 131072) ;

        if(true == pHandle->SingleShuntTopology)
 8001826:	0006      	movs	r6, r0
 8001828:	3687      	adds	r6, #135	; 0x87
 800182a:	7836      	ldrb	r6, [r6, #0]
 800182c:	9601      	str	r6, [sp, #4]
      if (wZ < 0)
 800182e:	1c4e      	adds	r6, r1, #1
 8001830:	da1d      	bge.n	800186e <PWMC_SetPhaseVoltage+0x86>
        pHandle->Sector = SECTOR_5;
 8001832:	2504      	movs	r5, #4
 8001834:	4666      	mov	r6, ip
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8001836:	1ae4      	subs	r4, r4, r3
 8001838:	17e3      	asrs	r3, r4, #31
 800183a:	039b      	lsls	r3, r3, #14
 800183c:	0b9b      	lsrs	r3, r3, #14
 800183e:	191b      	adds	r3, r3, r4
        wTimePhB = wTimePhA + (wZ / 131072);
 8001840:	17cc      	asrs	r4, r1, #31
 8001842:	03a4      	lsls	r4, r4, #14
 8001844:	0ba4      	lsrs	r4, r4, #14
 8001846:	1861      	adds	r1, r4, r1
        wTimePhC = wTimePhA - (wY / 131072) ;
 8001848:	17d4      	asrs	r4, r2, #31
 800184a:	03a4      	lsls	r4, r4, #14
 800184c:	0ba4      	lsrs	r4, r4, #14
 800184e:	18a4      	adds	r4, r4, r2
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8001850:	149b      	asrs	r3, r3, #18
        if(true == pHandle->SingleShuntTopology)
 8001852:	9a01      	ldr	r2, [sp, #4]
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8001854:	19db      	adds	r3, r3, r7
        wTimePhB = wTimePhA + (wZ / 131072);
 8001856:	1489      	asrs	r1, r1, #18
        wTimePhC = wTimePhA - (wY / 131072) ;
 8001858:	14a4      	asrs	r4, r4, #18
        pHandle->Sector = SECTOR_5;
 800185a:	7035      	strb	r5, [r6, #0]
        wTimePhB = wTimePhA + (wZ / 131072);
 800185c:	18c9      	adds	r1, r1, r3
        wTimePhC = wTimePhA - (wY / 131072) ;
 800185e:	1b1c      	subs	r4, r3, r4
        if(true == pHandle->SingleShuntTopology)
 8001860:	2a00      	cmp	r2, #0
 8001862:	d000      	beq.n	8001866 <PWMC_SetPhaseVoltage+0x7e>
 8001864:	e0e6      	b.n	8001a34 <PWMC_SetPhaseVoltage+0x24c>
          pHandle->midDuty = 0U;
          pHandle->highDuty = 2U;
        }
        else
        {
          pHandle->lowDuty = (uint16_t)wTimePhC;
 8001866:	b2a7      	uxth	r7, r4
          pHandle->midDuty = (uint16_t)wTimePhA;
 8001868:	b29e      	uxth	r6, r3
          }
          else
          {
            pHandle->lowDuty = (uint16_t)wTimePhA;
            pHandle->midDuty = (uint16_t)wTimePhC;
            pHandle->highDuty = (uint16_t)wTimePhB;
 800186a:	b28d      	uxth	r5, r1
 800186c:	e01e      	b.n	80018ac <PWMC_SetPhaseVoltage+0xc4>
        if (wX <= 0)
 800186e:	2d00      	cmp	r5, #0
 8001870:	dc65      	bgt.n	800193e <PWMC_SetPhaseVoltage+0x156>
          pHandle->Sector = SECTOR_4;
 8001872:	2203      	movs	r2, #3
 8001874:	4664      	mov	r4, ip
 8001876:	7022      	strb	r2, [r4, #0]
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 8001878:	1aea      	subs	r2, r5, r3
 800187a:	17d3      	asrs	r3, r2, #31
 800187c:	039b      	lsls	r3, r3, #14
 800187e:	0b9b      	lsrs	r3, r3, #14
 8001880:	189b      	adds	r3, r3, r2
          wTimePhB = wTimePhA + (wZ / 131072);
 8001882:	17ca      	asrs	r2, r1, #31
 8001884:	0392      	lsls	r2, r2, #14
          wTimePhC = wTimePhB - (wX / 131072);
 8001886:	17ec      	asrs	r4, r5, #31
          wTimePhB = wTimePhA + (wZ / 131072);
 8001888:	0b92      	lsrs	r2, r2, #14
          wTimePhC = wTimePhB - (wX / 131072);
 800188a:	03e4      	lsls	r4, r4, #15
          wTimePhB = wTimePhA + (wZ / 131072);
 800188c:	1851      	adds	r1, r2, r1
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 800188e:	149b      	asrs	r3, r3, #18
          wTimePhC = wTimePhB - (wX / 131072);
 8001890:	0be4      	lsrs	r4, r4, #15
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 8001892:	19db      	adds	r3, r3, r7
          wTimePhB = wTimePhA + (wZ / 131072);
 8001894:	1489      	asrs	r1, r1, #18
          wTimePhC = wTimePhB - (wX / 131072);
 8001896:	1964      	adds	r4, r4, r5
          if(true == pHandle->SingleShuntTopology)
 8001898:	9a01      	ldr	r2, [sp, #4]
          wTimePhB = wTimePhA + (wZ / 131072);
 800189a:	18c9      	adds	r1, r1, r3
          wTimePhC = wTimePhB - (wX / 131072);
 800189c:	1464      	asrs	r4, r4, #17
 800189e:	1b0c      	subs	r4, r1, r4
          if(true == pHandle->SingleShuntTopology)
 80018a0:	2a00      	cmp	r2, #0
 80018a2:	d000      	beq.n	80018a6 <PWMC_SetPhaseVoltage+0xbe>
 80018a4:	e0ca      	b.n	8001a3c <PWMC_SetPhaseVoltage+0x254>
          pHandle->lowDuty = (uint16_t)wTimePhC;
 80018a6:	b2a7      	uxth	r7, r4
          pHandle->midDuty = (uint16_t)wTimePhB;
 80018a8:	b28e      	uxth	r6, r1
          pHandle->highDuty = (uint16_t)wTimePhA;
 80018aa:	b29d      	uxth	r5, r3
          pHandle->lowDuty = (uint16_t)wTimePhC;
 80018ac:	0002      	movs	r2, r0
 80018ae:	3258      	adds	r2, #88	; 0x58
 80018b0:	8017      	strh	r7, [r2, #0]
          pHandle->midDuty = (uint16_t)wTimePhB;
 80018b2:	8056      	strh	r6, [r2, #2]
          pHandle->highDuty = (uint16_t)wTimePhA;
 80018b4:	8095      	strh	r5, [r2, #4]
            pHandle->highDuty = (uint16_t)wTimePhC;
        }
        }
    }

    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
 80018b6:	43da      	mvns	r2, r3
 80018b8:	43cd      	mvns	r5, r1
 80018ba:	43e6      	mvns	r6, r4
 80018bc:	17d2      	asrs	r2, r2, #31
 80018be:	17ed      	asrs	r5, r5, #31
 80018c0:	4013      	ands	r3, r2
 80018c2:	4029      	ands	r1, r5
 80018c4:	17f6      	asrs	r6, r6, #31
 80018c6:	0002      	movs	r2, r0
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
 80018c8:	0005      	movs	r5, r0
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));
 80018ca:	0007      	movs	r7, r0
 80018cc:	4034      	ands	r4, r6

    if (1U == pHandle->DTTest)
 80018ce:	0006      	movs	r6, r0
    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
 80018d0:	3250      	adds	r2, #80	; 0x50
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
 80018d2:	3552      	adds	r5, #82	; 0x52
 80018d4:	b29b      	uxth	r3, r3
 80018d6:	b289      	uxth	r1, r1
 80018d8:	b2a4      	uxth	r4, r4
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));
 80018da:	3754      	adds	r7, #84	; 0x54
    pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
 80018dc:	8013      	strh	r3, [r2, #0]
 80018de:	9201      	str	r2, [sp, #4]
    pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
 80018e0:	8029      	strh	r1, [r5, #0]
 80018e2:	9502      	str	r5, [sp, #8]
    pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));
 80018e4:	803c      	strh	r4, [r7, #0]
    if (1U == pHandle->DTTest)
 80018e6:	3670      	adds	r6, #112	; 0x70
 80018e8:	8836      	ldrh	r6, [r6, #0]
 80018ea:	2e01      	cmp	r6, #1
 80018ec:	d123      	bne.n	8001936 <PWMC_SetPhaseVoltage+0x14e>
    {
      /* Dead time compensation */
      if (pHandle->Ia > 0)
 80018ee:	2262      	movs	r2, #98	; 0x62
 80018f0:	4694      	mov	ip, r2
 80018f2:	4484      	add	ip, r0
 80018f4:	4662      	mov	r2, ip
      {
        pHandle->CntPhA += pHandle->DTCompCnt;
 80018f6:	0006      	movs	r6, r0
      if (pHandle->Ia > 0)
 80018f8:	2500      	movs	r5, #0
 80018fa:	5f52      	ldrsh	r2, [r2, r5]
        pHandle->CntPhA += pHandle->DTCompCnt;
 80018fc:	3674      	adds	r6, #116	; 0x74
 80018fe:	8836      	ldrh	r6, [r6, #0]
      if (pHandle->Ia > 0)
 8001900:	2a00      	cmp	r2, #0
 8001902:	dc00      	bgt.n	8001906 <PWMC_SetPhaseVoltage+0x11e>
 8001904:	e0ad      	b.n	8001a62 <PWMC_SetPhaseVoltage+0x27a>
        pHandle->CntPhA += pHandle->DTCompCnt;
 8001906:	199b      	adds	r3, r3, r6
 8001908:	9a01      	ldr	r2, [sp, #4]
      }
      else
      {
        pHandle->CntPhA -= pHandle->DTCompCnt;
 800190a:	b29b      	uxth	r3, r3
 800190c:	8013      	strh	r3, [r2, #0]
      }

      if (pHandle->Ib > 0)
 800190e:	0003      	movs	r3, r0
 8001910:	3364      	adds	r3, #100	; 0x64
 8001912:	2200      	movs	r2, #0
 8001914:	5e9b      	ldrsh	r3, [r3, r2]
 8001916:	2b00      	cmp	r3, #0
 8001918:	dc00      	bgt.n	800191c <PWMC_SetPhaseVoltage+0x134>
 800191a:	e0a4      	b.n	8001a66 <PWMC_SetPhaseVoltage+0x27e>
      {
        pHandle->CntPhB += pHandle->DTCompCnt;
 800191c:	1989      	adds	r1, r1, r6
 800191e:	9b02      	ldr	r3, [sp, #8]
      }
      else
      {
        pHandle->CntPhB -= pHandle->DTCompCnt;
 8001920:	b289      	uxth	r1, r1
 8001922:	8019      	strh	r1, [r3, #0]
      }

      if (pHandle->Ic > 0)
 8001924:	0003      	movs	r3, r0
 8001926:	3366      	adds	r3, #102	; 0x66
 8001928:	2200      	movs	r2, #0
 800192a:	5e9b      	ldrsh	r3, [r3, r2]
 800192c:	2b00      	cmp	r3, #0
 800192e:	dc00      	bgt.n	8001932 <PWMC_SetPhaseVoltage+0x14a>
 8001930:	e09b      	b.n	8001a6a <PWMC_SetPhaseVoltage+0x282>
      {
        pHandle->CntPhC += pHandle->DTCompCnt;
 8001932:	19a6      	adds	r6, r4, r6
 8001934:	803e      	strh	r6, [r7, #0]
      else
      {
        pHandle->CntPhC -= pHandle->DTCompCnt;
      }
    }
    returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 8001936:	6943      	ldr	r3, [r0, #20]
 8001938:	4798      	blx	r3
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (returnValue);
}
 800193a:	b005      	add	sp, #20
 800193c:	bdf0      	pop	{r4, r5, r6, r7, pc}
          pHandle->Sector = SECTOR_3;
 800193e:	4663      	mov	r3, ip
 8001940:	2602      	movs	r6, #2
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 8001942:	1b64      	subs	r4, r4, r5
          pHandle->Sector = SECTOR_3;
 8001944:	701e      	strb	r6, [r3, #0]
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 8001946:	17e3      	asrs	r3, r4, #31
 8001948:	039b      	lsls	r3, r3, #14
 800194a:	0b9b      	lsrs	r3, r3, #14
 800194c:	191b      	adds	r3, r3, r4
          wTimePhC = wTimePhA - (wY / 131072);
 800194e:	17d4      	asrs	r4, r2, #31
 8001950:	03a4      	lsls	r4, r4, #14
 8001952:	0ba4      	lsrs	r4, r4, #14
 8001954:	18a4      	adds	r4, r4, r2
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 8001956:	149b      	asrs	r3, r3, #18
 8001958:	19db      	adds	r3, r3, r7
          wTimePhC = wTimePhA - (wY / 131072);
 800195a:	14a4      	asrs	r4, r4, #18
          if(true == pHandle->SingleShuntTopology)
 800195c:	9a01      	ldr	r2, [sp, #4]
          wTimePhC = wTimePhA - (wY / 131072);
 800195e:	1b1c      	subs	r4, r3, r4
          wTimePhB = wTimePhC + (wX / 131072);
 8001960:	1469      	asrs	r1, r5, #17
 8001962:	1909      	adds	r1, r1, r4
          if(true == pHandle->SingleShuntTopology)
 8001964:	2a00      	cmp	r2, #0
 8001966:	d16c      	bne.n	8001a42 <PWMC_SetPhaseVoltage+0x25a>
          pHandle->lowDuty = (uint16_t)wTimePhB;
 8001968:	b28f      	uxth	r7, r1
          pHandle->midDuty = (uint16_t)wTimePhC;
 800196a:	b2a6      	uxth	r6, r4
 800196c:	e79d      	b.n	80018aa <PWMC_SetPhaseVoltage+0xc2>
      if (wZ >= 0)
 800196e:	1c4e      	adds	r6, r1, #1
 8001970:	db1e      	blt.n	80019b0 <PWMC_SetPhaseVoltage+0x1c8>
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8001972:	1ae4      	subs	r4, r4, r3
 8001974:	17e3      	asrs	r3, r4, #31
 8001976:	039b      	lsls	r3, r3, #14
 8001978:	0b9b      	lsrs	r3, r3, #14
 800197a:	191b      	adds	r3, r3, r4
        wTimePhB = wTimePhA + (wZ / 131072);
 800197c:	17cc      	asrs	r4, r1, #31
 800197e:	03a4      	lsls	r4, r4, #14
 8001980:	0ba4      	lsrs	r4, r4, #14
 8001982:	1861      	adds	r1, r4, r1
        wTimePhC = wTimePhA - (wY / 131072);
 8001984:	17d4      	asrs	r4, r2, #31
 8001986:	03a4      	lsls	r4, r4, #14
 8001988:	0ba4      	lsrs	r4, r4, #14
 800198a:	18a4      	adds	r4, r4, r2
        pHandle->Sector = SECTOR_2;
 800198c:	2501      	movs	r5, #1
 800198e:	4666      	mov	r6, ip
        if(true == pHandle->SingleShuntTopology)
 8001990:	0002      	movs	r2, r0
        pHandle->Sector = SECTOR_2;
 8001992:	7035      	strb	r5, [r6, #0]
        if(true == pHandle->SingleShuntTopology)
 8001994:	3287      	adds	r2, #135	; 0x87
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 8001996:	149b      	asrs	r3, r3, #18
        if(true == pHandle->SingleShuntTopology)
 8001998:	7812      	ldrb	r2, [r2, #0]
        wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 800199a:	19db      	adds	r3, r3, r7
        wTimePhB = wTimePhA + (wZ / 131072);
 800199c:	1489      	asrs	r1, r1, #18
        wTimePhC = wTimePhA - (wY / 131072);
 800199e:	14a4      	asrs	r4, r4, #18
        wTimePhB = wTimePhA + (wZ / 131072);
 80019a0:	18c9      	adds	r1, r1, r3
        wTimePhC = wTimePhA - (wY / 131072);
 80019a2:	1b1c      	subs	r4, r3, r4
        if(true == pHandle->SingleShuntTopology)
 80019a4:	2a00      	cmp	r2, #0
 80019a6:	d14f      	bne.n	8001a48 <PWMC_SetPhaseVoltage+0x260>
        pHandle->lowDuty = (uint16_t)wTimePhB;
 80019a8:	b28f      	uxth	r7, r1
        pHandle->midDuty = (uint16_t)wTimePhA;
 80019aa:	b29e      	uxth	r6, r3
            pHandle->highDuty = (uint16_t)wTimePhC;
 80019ac:	b2a5      	uxth	r5, r4
 80019ae:	e77d      	b.n	80018ac <PWMC_SetPhaseVoltage+0xc4>
        if ( wX <= 0 )
 80019b0:	17ee      	asrs	r6, r5, #31
 80019b2:	2d00      	cmp	r5, #0
 80019b4:	dc1c      	bgt.n	80019f0 <PWMC_SetPhaseVoltage+0x208>
          pHandle->Sector = SECTOR_6;
 80019b6:	2305      	movs	r3, #5
 80019b8:	4661      	mov	r1, ip
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 80019ba:	1b64      	subs	r4, r4, r5
          pHandle->Sector = SECTOR_6;
 80019bc:	700b      	strb	r3, [r1, #0]
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 80019be:	17e3      	asrs	r3, r4, #31
 80019c0:	039b      	lsls	r3, r3, #14
 80019c2:	0b9b      	lsrs	r3, r3, #14
 80019c4:	191b      	adds	r3, r3, r4
          wTimePhC = wTimePhA - (wY / 131072);
 80019c6:	17d4      	asrs	r4, r2, #31
 80019c8:	03a4      	lsls	r4, r4, #14
 80019ca:	0ba4      	lsrs	r4, r4, #14
 80019cc:	18a4      	adds	r4, r4, r2
          if(true == pHandle->SingleShuntTopology)
 80019ce:	0002      	movs	r2, r0
          wTimePhB = wTimePhC + (wX / 131072);
 80019d0:	03f1      	lsls	r1, r6, #15
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 80019d2:	149b      	asrs	r3, r3, #18
          wTimePhB = wTimePhC + (wX / 131072);
 80019d4:	0bc9      	lsrs	r1, r1, #15
          if(true == pHandle->SingleShuntTopology)
 80019d6:	3287      	adds	r2, #135	; 0x87
          wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 80019d8:	19db      	adds	r3, r3, r7
          wTimePhC = wTimePhA - (wY / 131072);
 80019da:	14a4      	asrs	r4, r4, #18
          wTimePhB = wTimePhC + (wX / 131072);
 80019dc:	1949      	adds	r1, r1, r5
          if(true == pHandle->SingleShuntTopology)
 80019de:	7812      	ldrb	r2, [r2, #0]
          wTimePhC = wTimePhA - (wY / 131072);
 80019e0:	1b1c      	subs	r4, r3, r4
          wTimePhB = wTimePhC + (wX / 131072);
 80019e2:	1449      	asrs	r1, r1, #17
 80019e4:	1909      	adds	r1, r1, r4
          if(true == pHandle->SingleShuntTopology)
 80019e6:	2a00      	cmp	r2, #0
 80019e8:	d131      	bne.n	8001a4e <PWMC_SetPhaseVoltage+0x266>
            pHandle->lowDuty = (uint16_t)wTimePhA;
 80019ea:	b29f      	uxth	r7, r3
            pHandle->midDuty = (uint16_t)wTimePhC;
 80019ec:	b2a6      	uxth	r6, r4
 80019ee:	e73c      	b.n	800186a <PWMC_SetPhaseVoltage+0x82>
          pHandle->Sector = SECTOR_1;
 80019f0:	4664      	mov	r4, ip
 80019f2:	2200      	movs	r2, #0
          wTimePhC = wTimePhB - (wX / 131072);
 80019f4:	03f6      	lsls	r6, r6, #15
 80019f6:	0bf6      	lsrs	r6, r6, #15
          pHandle->Sector = SECTOR_1;
 80019f8:	7022      	strb	r2, [r4, #0]
          wTimePhC = wTimePhB - (wX / 131072);
 80019fa:	1976      	adds	r6, r6, r5
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 80019fc:	1aec      	subs	r4, r5, r3
          if((pHandle->DPWM_Mode == true) || (pHandle->SingleShuntTopology == true))
 80019fe:	0005      	movs	r5, r0
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 8001a00:	17e3      	asrs	r3, r4, #31
 8001a02:	039b      	lsls	r3, r3, #14
 8001a04:	0b9b      	lsrs	r3, r3, #14
 8001a06:	191b      	adds	r3, r3, r4
          wTimePhB = wTimePhA + (wZ / 131072);
 8001a08:	17cc      	asrs	r4, r1, #31
 8001a0a:	03a4      	lsls	r4, r4, #14
 8001a0c:	0ba4      	lsrs	r4, r4, #14
 8001a0e:	1861      	adds	r1, r4, r1
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 8001a10:	149b      	asrs	r3, r3, #18
          if((pHandle->DPWM_Mode == true) || (pHandle->SingleShuntTopology == true))
 8001a12:	357f      	adds	r5, #127	; 0x7f
          wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 8001a14:	19db      	adds	r3, r3, r7
          wTimePhB = wTimePhA + (wZ / 131072);
 8001a16:	1489      	asrs	r1, r1, #18
          if((pHandle->DPWM_Mode == true) || (pHandle->SingleShuntTopology == true))
 8001a18:	782d      	ldrb	r5, [r5, #0]
          wTimePhB = wTimePhA + (wZ / 131072);
 8001a1a:	18c9      	adds	r1, r1, r3
          wTimePhC = wTimePhB - (wX / 131072);
 8001a1c:	1476      	asrs	r6, r6, #17
 8001a1e:	1b8c      	subs	r4, r1, r6
          if((pHandle->DPWM_Mode == true) || (pHandle->SingleShuntTopology == true))
 8001a20:	4295      	cmp	r5, r2
 8001a22:	d118      	bne.n	8001a56 <PWMC_SetPhaseVoltage+0x26e>
 8001a24:	0002      	movs	r2, r0
 8001a26:	3287      	adds	r2, #135	; 0x87
 8001a28:	7812      	ldrb	r2, [r2, #0]
 8001a2a:	2a00      	cmp	r2, #0
 8001a2c:	d116      	bne.n	8001a5c <PWMC_SetPhaseVoltage+0x274>
            pHandle->lowDuty = (uint16_t)wTimePhA;
 8001a2e:	b29f      	uxth	r7, r3
            pHandle->midDuty = (uint16_t)wTimePhB;
 8001a30:	b28e      	uxth	r6, r1
 8001a32:	e7bb      	b.n	80019ac <PWMC_SetPhaseVoltage+0x1c4>
 8001a34:	2701      	movs	r7, #1
 8001a36:	2600      	movs	r6, #0
 8001a38:	2502      	movs	r5, #2
 8001a3a:	e737      	b.n	80018ac <PWMC_SetPhaseVoltage+0xc4>
 8001a3c:	2700      	movs	r7, #0
 8001a3e:	2601      	movs	r6, #1
 8001a40:	e7fa      	b.n	8001a38 <PWMC_SetPhaseVoltage+0x250>
 8001a42:	2700      	movs	r7, #0
 8001a44:	2501      	movs	r5, #1
 8001a46:	e731      	b.n	80018ac <PWMC_SetPhaseVoltage+0xc4>
 8001a48:	2702      	movs	r7, #2
 8001a4a:	2600      	movs	r6, #0
 8001a4c:	e72e      	b.n	80018ac <PWMC_SetPhaseVoltage+0xc4>
 8001a4e:	2701      	movs	r7, #1
 8001a50:	2602      	movs	r6, #2
 8001a52:	2500      	movs	r5, #0
 8001a54:	e72a      	b.n	80018ac <PWMC_SetPhaseVoltage+0xc4>
 8001a56:	2702      	movs	r7, #2
 8001a58:	2601      	movs	r6, #1
 8001a5a:	e7fa      	b.n	8001a52 <PWMC_SetPhaseVoltage+0x26a>
 8001a5c:	2702      	movs	r7, #2
 8001a5e:	2601      	movs	r6, #1
 8001a60:	e724      	b.n	80018ac <PWMC_SetPhaseVoltage+0xc4>
        pHandle->CntPhA -= pHandle->DTCompCnt;
 8001a62:	1b9b      	subs	r3, r3, r6
 8001a64:	e750      	b.n	8001908 <PWMC_SetPhaseVoltage+0x120>
        pHandle->CntPhB -= pHandle->DTCompCnt;
 8001a66:	1b89      	subs	r1, r1, r6
 8001a68:	e759      	b.n	800191e <PWMC_SetPhaseVoltage+0x136>
        pHandle->CntPhC -= pHandle->DTCompCnt;
 8001a6a:	1ba4      	subs	r4, r4, r6
 8001a6c:	803c      	strh	r4, [r7, #0]
 8001a6e:	e762      	b.n	8001936 <PWMC_SetPhaseVoltage+0x14e>

08001a70 <PWMC_SwitchOffPWM>:
  *
  * @param  pHandle: Handler of the current instance of the PWM component.
  */
//cstat !MISRAC2012-Rule-8.13 !RED-func-no-effect
__weak void PWMC_SwitchOffPWM(PWMC_Handle_t *pHandle)
{
 8001a70:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctSwitchOffPwm(pHandle);
 8001a72:	6843      	ldr	r3, [r0, #4]
 8001a74:	4798      	blx	r3
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
}
 8001a76:	bd10      	pop	{r4, pc}

08001a78 <PWMC_SwitchOnPWM>:
  *
  * @param  pHandle: Handler of the current instance of the PWM component.
  */
//cstat !MISRAC2012-Rule-8.13 !RED-func-no-effect
__weak void PWMC_SwitchOnPWM(PWMC_Handle_t *pHandle)
{
 8001a78:	b510      	push	{r4, lr}
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->pFctSwitchOnPwm(pHandle);
 8001a7a:	6883      	ldr	r3, [r0, #8]
 8001a7c:	4798      	blx	r3
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
}
 8001a7e:	bd10      	pop	{r4, pc}

08001a80 <PWMC_CurrentReadingCalibr>:
  *         #CRC_EXEC to execute the offset calibration.
  * @retval true if the current calibration has been completed, **false** if it is
  *         still ongoing.
  */
__weak bool PWMC_CurrentReadingCalibr(PWMC_Handle_t *pHandle, CRCAction_t action)
{
 8001a80:	b570      	push	{r4, r5, r6, lr}
 8001a82:	0005      	movs	r5, r0
 8001a84:	1e0c      	subs	r4, r1, #0
    /* Nothing to do */
  }
  else
  {
#endif
    if (CRC_START == action)
 8001a86:	d107      	bne.n	8001a98 <PWMC_CurrentReadingCalibr+0x18>
    {
      PWMC_SwitchOffPWM(pHandle);
 8001a88:	f7ff fff2 	bl	8001a70 <PWMC_SwitchOffPWM>
      pHandle->pFctCurrReadingCalib(pHandle);
 8001a8c:	0028      	movs	r0, r5
 8001a8e:	68eb      	ldr	r3, [r5, #12]
 8001a90:	4798      	blx	r3
      retVal = true;
 8001a92:	3401      	adds	r4, #1
    }
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (retVal);
}
 8001a94:	0020      	movs	r0, r4
 8001a96:	bd70      	pop	{r4, r5, r6, pc}
    else if (CRC_EXEC == action)
 8001a98:	2901      	cmp	r1, #1
 8001a9a:	d001      	beq.n	8001aa0 <PWMC_CurrentReadingCalibr+0x20>
  bool retVal = false;
 8001a9c:	2400      	movs	r4, #0
 8001a9e:	e7f9      	b.n	8001a94 <PWMC_CurrentReadingCalibr+0x14>
      if (pHandle->OffCalibrWaitTimeCounter > 0u)
 8001aa0:	0002      	movs	r2, r0
 8001aa2:	3260      	adds	r2, #96	; 0x60
 8001aa4:	8813      	ldrh	r3, [r2, #0]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d0f4      	beq.n	8001a94 <PWMC_CurrentReadingCalibr+0x14>
        pHandle->OffCalibrWaitTimeCounter--;
 8001aaa:	3b01      	subs	r3, #1
 8001aac:	b29b      	uxth	r3, r3
 8001aae:	8013      	strh	r3, [r2, #0]
        if (0U == pHandle->OffCalibrWaitTimeCounter)
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d1f3      	bne.n	8001a9c <PWMC_CurrentReadingCalibr+0x1c>
          pHandle->pFctCurrReadingCalib(pHandle);
 8001ab4:	68c3      	ldr	r3, [r0, #12]
 8001ab6:	4798      	blx	r3
          retVal = true;
 8001ab8:	e7ec      	b.n	8001a94 <PWMC_CurrentReadingCalibr+0x14>

08001aba <PWMC_CalcPhaseCurrentsEst>:
  * @param  pHandle: Handler of the current instance of the PWM component.
  * @param  Iqd: Structure that will receive Iq and Id currents.
  * @param  hElAngledpp: Electrical angle.
  */
void PWMC_CalcPhaseCurrentsEst(PWMC_Handle_t *pHandle, qd_t Iqd, int16_t hElAngledpp)
{
 8001aba:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8001abc:	000d      	movs	r5, r1
 8001abe:	9101      	str	r1, [sp, #4]
 8001ac0:	1c0b      	adds	r3, r1, #0
 8001ac2:	0011      	movs	r1, r2
#endif
    qd_t idq_ave;
    alphabeta_t ialpha_beta;
    int32_t temp1, temp2;

    idq_ave.q = (int16_t)PWMC_LowPassFilter(Iqd.q, &(pHandle->LPFIqBuf), pHandle->LPFIqd_const);
 8001ac4:	0002      	movs	r2, r0
{
 8001ac6:	0004      	movs	r4, r0
    idq_ave.q = (int16_t)PWMC_LowPassFilter(Iqd.q, &(pHandle->LPFIqBuf), pHandle->LPFIqd_const);
 8001ac8:	326e      	adds	r2, #110	; 0x6e
 8001aca:	2000      	movs	r0, #0
 8001acc:	5e10      	ldrsh	r0, [r2, r0]
    *out_buf = (*out_buf) + ((in - ((*out_buf) >> 15)) * t);
 8001ace:	6b62      	ldr	r2, [r4, #52]	; 0x34
    idq_ave.q = (int16_t)PWMC_LowPassFilter(Iqd.q, &(pHandle->LPFIqBuf), pHandle->LPFIqd_const);
 8001ad0:	b21b      	sxth	r3, r3
    *out_buf = (*out_buf) + ((in - ((*out_buf) >> 15)) * t);
 8001ad2:	13d6      	asrs	r6, r2, #15
 8001ad4:	1b9b      	subs	r3, r3, r6
 8001ad6:	4343      	muls	r3, r0
 8001ad8:	189b      	adds	r3, r3, r2
 8001ada:	6363      	str	r3, [r4, #52]	; 0x34
    idq_ave.q = (int16_t)PWMC_LowPassFilter(Iqd.q, &(pHandle->LPFIqBuf), pHandle->LPFIqd_const);
 8001adc:	aa02      	add	r2, sp, #8
    x = (*out_buf) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8001ade:	13db      	asrs	r3, r3, #15
    idq_ave.q = (int16_t)PWMC_LowPassFilter(Iqd.q, &(pHandle->LPFIqBuf), pHandle->LPFIqd_const);
 8001ae0:	8013      	strh	r3, [r2, #0]
    *out_buf = (*out_buf) + ((in - ((*out_buf) >> 15)) * t);
 8001ae2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    idq_ave.d = (int16_t)PWMC_LowPassFilter(Iqd.d, &(pHandle->LPFIdBuf), pHandle->LPFIqd_const);
 8001ae4:	142d      	asrs	r5, r5, #16
    *out_buf = (*out_buf) + ((in - ((*out_buf) >> 15)) * t);
 8001ae6:	13de      	asrs	r6, r3, #15
 8001ae8:	1bad      	subs	r5, r5, r6
 8001aea:	4368      	muls	r0, r5
 8001aec:	18c0      	adds	r0, r0, r3
 8001aee:	63a0      	str	r0, [r4, #56]	; 0x38
    x = (*out_buf) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 8001af0:	13c0      	asrs	r0, r0, #15
    idq_ave.d = (int16_t)PWMC_LowPassFilter(Iqd.d, &(pHandle->LPFIdBuf), pHandle->LPFIqd_const);
 8001af2:	8050      	strh	r0, [r2, #2]

    ialpha_beta = MCM_Rev_Park(idq_ave, hElAngledpp);
 8001af4:	9802      	ldr	r0, [sp, #8]
 8001af6:	f7ff fa47 	bl	8000f88 <MCM_Rev_Park>

    /* Reverse Clarke */

    /*Ia*/
    pHandle->IaEst = ialpha_beta.alpha;
 8001afa:	0022      	movs	r2, r4
    ialpha_beta = MCM_Rev_Park(idq_ave, hElAngledpp);
 8001afc:	b203      	sxth	r3, r0
    pHandle->IaEst = ialpha_beta.alpha;
 8001afe:	3268      	adds	r2, #104	; 0x68
 8001b00:	8013      	strh	r3, [r2, #0]

    temp1 = - ialpha_beta.alpha;
 8001b02:	425b      	negs	r3, r3
#else
    temp2 = (int32_t)(ialpha_beta.beta) * (int32_t)SQRT3FACTOR / 32768;
#endif

    /* Ib */
    pHandle->IbEst = (int16_t)(temp1 - temp2)/2;
 8001b04:	0c00      	lsrs	r0, r0, #16
 8001b06:	b29b      	uxth	r3, r3
 8001b08:	1a19      	subs	r1, r3, r0
 8001b0a:	b209      	sxth	r1, r1
 8001b0c:	0fca      	lsrs	r2, r1, #31
 8001b0e:	1852      	adds	r2, r2, r1
 8001b10:	0021      	movs	r1, r4

    /* Ic */
    pHandle->IcEst = (int16_t)(temp1 + temp2)/2;
 8001b12:	181b      	adds	r3, r3, r0
    pHandle->IbEst = (int16_t)(temp1 - temp2)/2;
 8001b14:	1052      	asrs	r2, r2, #1
 8001b16:	316a      	adds	r1, #106	; 0x6a
    pHandle->IcEst = (int16_t)(temp1 + temp2)/2;
 8001b18:	b21b      	sxth	r3, r3
    pHandle->IbEst = (int16_t)(temp1 - temp2)/2;
 8001b1a:	800a      	strh	r2, [r1, #0]
    pHandle->IcEst = (int16_t)(temp1 + temp2)/2;
 8001b1c:	0fda      	lsrs	r2, r3, #31
 8001b1e:	18d3      	adds	r3, r2, r3
 8001b20:	105b      	asrs	r3, r3, #1
 8001b22:	346c      	adds	r4, #108	; 0x6c
 8001b24:	8023      	strh	r3, [r4, #0]
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
}
 8001b26:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}

08001b28 <PWMC_OCP_Handler>:
    tempPointer = MC_NULL;
  }
  else
  {
#endif
    if (false == pHandle->BrakeActionLock)
 8001b28:	0003      	movs	r3, r0
 8001b2a:	3385      	adds	r3, #133	; 0x85
 8001b2c:	781b      	ldrb	r3, [r3, #0]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d113      	bne.n	8001b5a <PWMC_OCP_Handler+0x32>
    {
      if (ES_GPIO == pHandle->LowSideOutputs)
 8001b32:	0003      	movs	r3, r0
 8001b34:	337d      	adds	r3, #125	; 0x7d
 8001b36:	781b      	ldrb	r3, [r3, #0]
 8001b38:	2b02      	cmp	r3, #2
 8001b3a:	d10e      	bne.n	8001b5a <PWMC_OCP_Handler+0x32>
      {
        LL_GPIO_ResetOutputPin(pHandle->pwm_en_u_port, pHandle->pwm_en_u_pin);
 8001b3c:	0002      	movs	r2, r0
 8001b3e:	3248      	adds	r2, #72	; 0x48
 8001b40:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8001b42:	8812      	ldrh	r2, [r2, #0]
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
  WRITE_REG(GPIOx->BRR, PinMask);
 8001b44:	629a      	str	r2, [r3, #40]	; 0x28
        LL_GPIO_ResetOutputPin(pHandle->pwm_en_v_port, pHandle->pwm_en_v_pin);
 8001b46:	0002      	movs	r2, r0
 8001b48:	324a      	adds	r2, #74	; 0x4a
 8001b4a:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001b4c:	8812      	ldrh	r2, [r2, #0]
 8001b4e:	629a      	str	r2, [r3, #40]	; 0x28
        LL_GPIO_ResetOutputPin(pHandle->pwm_en_w_port, pHandle->pwm_en_w_pin);
 8001b50:	0002      	movs	r2, r0
 8001b52:	324c      	adds	r2, #76	; 0x4c
 8001b54:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001b56:	8812      	ldrh	r2, [r2, #0]
 8001b58:	629a      	str	r2, [r3, #40]	; 0x28
    }
    else
    {
      /* Nothing to do */
    }
    pHandle->OverCurrentFlag = true;
 8001b5a:	0003      	movs	r3, r0
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	3382      	adds	r3, #130	; 0x82
    tempPointer = &(pHandle->Motor);
 8001b60:	307a      	adds	r0, #122	; 0x7a
    pHandle->OverCurrentFlag = true;
 8001b62:	701a      	strb	r2, [r3, #0]
#ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  }
#endif
  return (tempPointer);
}
 8001b64:	4770      	bx	lr

08001b66 <PWMC_IsFaultOccurred>:
  */
__weak uint16_t PWMC_IsFaultOccurred(PWMC_Handle_t *pHandle)
{
  uint16_t retVal = MC_NO_FAULTS;

  if (true == pHandle->OverVoltageFlag)
 8001b66:	0002      	movs	r2, r0
{
 8001b68:	0003      	movs	r3, r0
 8001b6a:	2000      	movs	r0, #0
  if (true == pHandle->OverVoltageFlag)
 8001b6c:	3283      	adds	r2, #131	; 0x83
 8001b6e:	7811      	ldrb	r1, [r2, #0]
 8001b70:	4281      	cmp	r1, r0
 8001b72:	d001      	beq.n	8001b78 <PWMC_IsFaultOccurred+0x12>
  {
    retVal = MC_OVER_VOLT;
    pHandle->OverVoltageFlag = false;
 8001b74:	7010      	strb	r0, [r2, #0]
    retVal = MC_OVER_VOLT;
 8001b76:	3002      	adds	r0, #2
  else
  {
    /* Nothing to do */
  }

  if (true == pHandle->OverCurrentFlag)
 8001b78:	001a      	movs	r2, r3
 8001b7a:	3282      	adds	r2, #130	; 0x82
 8001b7c:	7811      	ldrb	r1, [r2, #0]
 8001b7e:	2900      	cmp	r1, #0
 8001b80:	d003      	beq.n	8001b8a <PWMC_IsFaultOccurred+0x24>
  {
    retVal |= MC_OVER_CURR;
 8001b82:	2140      	movs	r1, #64	; 0x40
 8001b84:	4308      	orrs	r0, r1
    pHandle->OverCurrentFlag = false;
 8001b86:	2100      	movs	r1, #0
 8001b88:	7011      	strb	r1, [r2, #0]
  else
  {
    /* Nothing to do */
  }

  if (true == pHandle->driverProtectionFlag)
 8001b8a:	3384      	adds	r3, #132	; 0x84
 8001b8c:	781a      	ldrb	r2, [r3, #0]
 8001b8e:	2a00      	cmp	r2, #0
 8001b90:	d004      	beq.n	8001b9c <PWMC_IsFaultOccurred+0x36>
  {
    retVal |= MC_DP_FAULT;
 8001b92:	2280      	movs	r2, #128	; 0x80
 8001b94:	00d2      	lsls	r2, r2, #3
 8001b96:	4310      	orrs	r0, r2
    pHandle->driverProtectionFlag = false;
 8001b98:	2200      	movs	r2, #0
 8001b9a:	701a      	strb	r2, [r3, #0]
  {
    /* Nothing to do */
  }

  return (retVal);
}
 8001b9c:	4770      	bx	lr
	...

08001ba0 <LL_TIM_OC_DisablePreload>:
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_DisablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
{
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001ba0:	2940      	cmp	r1, #64	; 0x40
 8001ba2:	d812      	bhi.n	8001bca <LL_TIM_OC_DisablePreload+0x2a>
{
 8001ba4:	2302      	movs	r3, #2
 8001ba6:	2910      	cmp	r1, #16
 8001ba8:	d003      	beq.n	8001bb2 <LL_TIM_OC_DisablePreload+0x12>
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001baa:	3304      	adds	r3, #4
 8001bac:	2901      	cmp	r1, #1
 8001bae:	d100      	bne.n	8001bb2 <LL_TIM_OC_DisablePreload+0x12>
{
 8001bb0:	2300      	movs	r3, #0
  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001bb2:	4a09      	ldr	r2, [pc, #36]	; (8001bd8 <LL_TIM_OC_DisablePreload+0x38>)
 8001bb4:	3018      	adds	r0, #24
 8001bb6:	5cd2      	ldrb	r2, [r2, r3]
 8001bb8:	1812      	adds	r2, r2, r0
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8001bba:	4808      	ldr	r0, [pc, #32]	; (8001bdc <LL_TIM_OC_DisablePreload+0x3c>)
 8001bbc:	6811      	ldr	r1, [r2, #0]
 8001bbe:	5cc0      	ldrb	r0, [r0, r3]
 8001bc0:	2308      	movs	r3, #8
 8001bc2:	4083      	lsls	r3, r0
 8001bc4:	4399      	bics	r1, r3
 8001bc6:	6011      	str	r1, [r2, #0]
}
 8001bc8:	4770      	bx	lr
 8001bca:	2280      	movs	r2, #128	; 0x80
  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001bcc:	2306      	movs	r3, #6
 8001bce:	0052      	lsls	r2, r2, #1
 8001bd0:	4291      	cmp	r1, r2
 8001bd2:	d1ee      	bne.n	8001bb2 <LL_TIM_OC_DisablePreload+0x12>
{
 8001bd4:	3b02      	subs	r3, #2
 8001bd6:	e7ec      	b.n	8001bb2 <LL_TIM_OC_DisablePreload+0x12>
 8001bd8:	08005064 	.word	0x08005064
 8001bdc:	0800506b 	.word	0x0800506b

08001be0 <LL_DMA_EnableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8001be0:	4b04      	ldr	r3, [pc, #16]	; (8001bf4 <LL_DMA_EnableChannel+0x14>)
 8001be2:	185b      	adds	r3, r3, r1
 8001be4:	3b01      	subs	r3, #1
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	18c0      	adds	r0, r0, r3
 8001bea:	2301      	movs	r3, #1
 8001bec:	6802      	ldr	r2, [r0, #0]
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	6003      	str	r3, [r0, #0]
}
 8001bf2:	4770      	bx	lr
 8001bf4:	0800505f 	.word	0x0800505f

08001bf8 <LL_DMA_DisableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8001bf8:	2201      	movs	r2, #1
 8001bfa:	4b04      	ldr	r3, [pc, #16]	; (8001c0c <LL_DMA_DisableChannel+0x14>)
 8001bfc:	185b      	adds	r3, r3, r1
 8001bfe:	3b01      	subs	r3, #1
 8001c00:	781b      	ldrb	r3, [r3, #0]
 8001c02:	18c0      	adds	r0, r0, r3
 8001c04:	6803      	ldr	r3, [r0, #0]
 8001c06:	4393      	bics	r3, r2
 8001c08:	6003      	str	r3, [r0, #0]
}
 8001c0a:	4770      	bx	lr
 8001c0c:	0800505f 	.word	0x0800505f

08001c10 <LL_DMA_SetDataLength>:
  * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
{
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8001c10:	4b05      	ldr	r3, [pc, #20]	; (8001c28 <LL_DMA_SetDataLength+0x18>)
 8001c12:	185b      	adds	r3, r3, r1
 8001c14:	3b01      	subs	r3, #1
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	18c0      	adds	r0, r0, r3
 8001c1a:	6843      	ldr	r3, [r0, #4]
 8001c1c:	0c1b      	lsrs	r3, r3, #16
 8001c1e:	041b      	lsls	r3, r3, #16
 8001c20:	4313      	orrs	r3, r2
 8001c22:	6043      	str	r3, [r0, #4]
             DMA_CNDTR_NDT, NbData);
}
 8001c24:	4770      	bx	lr
 8001c26:	46c0      	nop			; (mov r8, r8)
 8001c28:	0800505f 	.word	0x0800505f

08001c2c <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE);
 8001c2c:	4b04      	ldr	r3, [pc, #16]	; (8001c40 <LL_DMA_EnableIT_TC+0x14>)
 8001c2e:	185b      	adds	r3, r3, r1
 8001c30:	3b01      	subs	r3, #1
 8001c32:	781b      	ldrb	r3, [r3, #0]
 8001c34:	18c0      	adds	r0, r0, r3
 8001c36:	2302      	movs	r3, #2
 8001c38:	6802      	ldr	r2, [r0, #0]
 8001c3a:	4313      	orrs	r3, r2
 8001c3c:	6003      	str	r3, [r0, #0]
}
 8001c3e:	4770      	bx	lr
 8001c40:	0800505f 	.word	0x0800505f

08001c44 <R1_1ShuntMotorVarsInit>:
void R1_1ShuntMotorVarsInit(PWMC_Handle_t * pHdl)
{
  PWMC_R1_Handle_t * pHandle = (PWMC_R1_Handle_t *)pHdl;

  /* Init motor vars */
  pHandle->iflag = 0;
 8001c44:	0003      	movs	r3, r0
 8001c46:	2100      	movs	r1, #0
  pHandle->FOCDurationFlag = false;
  pHandle->Half_PWMPeriod = (pHandle->_Super.PWMperiod/2u);
 8001c48:	0002      	movs	r2, r0
{
 8001c4a:	b570      	push	{r4, r5, r6, lr}

  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8001c4c:	0006      	movs	r6, r0
  pHandle->iflag = 0;
 8001c4e:	33c5      	adds	r3, #197	; 0xc5
 8001c50:	7019      	strb	r1, [r3, #0]
  pHandle->FOCDurationFlag = false;
 8001c52:	70d9      	strb	r1, [r3, #3]
  pHandle->Half_PWMPeriod = (pHandle->_Super.PWMperiod/2u);
 8001c54:	3b53      	subs	r3, #83	; 0x53
 8001c56:	881b      	ldrh	r3, [r3, #0]
 8001c58:	32b8      	adds	r2, #184	; 0xb8
                   - (uint32_t)(pHandle->pParams_str->hTADConv + pHandle->pParams_str->TSample);
 8001c5a:	6955      	ldr	r5, [r2, #20]
  pHandle->Half_PWMPeriod = (pHandle->_Super.PWMperiod/2u);
 8001c5c:	085c      	lsrs	r4, r3, #1
 8001c5e:	8014      	strh	r4, [r2, #0]
                   - (uint32_t)(pHandle->pParams_str->hTADConv + pHandle->pParams_str->TSample);
 8001c60:	8c2a      	ldrh	r2, [r5, #32]
 8001c62:	8bed      	ldrh	r5, [r5, #30]
 8001c64:	089b      	lsrs	r3, r3, #2
 8001c66:	1952      	adds	r2, r2, r5
 8001c68:	b292      	uxth	r2, r2
 8001c6a:	1a9d      	subs	r5, r3, r2
  pHandle->CntSmp2 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
                   + (uint32_t)(pHandle->pParams_str->hTADConv + pHandle->pParams_str->TSample);
 8001c6c:	189a      	adds	r2, r3, r2
                   - (uint32_t)(pHandle->pParams_str->hTADConv + pHandle->pParams_str->TSample);
 8001c6e:	b2ad      	uxth	r5, r5
  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8001c70:	36ba      	adds	r6, #186	; 0xba
                   + (uint32_t)(pHandle->pParams_str->hTADConv + pHandle->pParams_str->TSample);
 8001c72:	b292      	uxth	r2, r2
  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8001c74:	8035      	strh	r5, [r6, #0]
  pHandle->CntSmp2 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8001c76:	8072      	strh	r2, [r6, #2]

  pHandle->_Super.CntPhA = pHandle->Half_PWMPeriod >> 1;
 8001c78:	3e6a      	subs	r6, #106	; 0x6a
 8001c7a:	8033      	strh	r3, [r6, #0]
  pHandle->_Super.CntPhB = pHandle->Half_PWMPeriod >> 1;
  pHandle->_Super.CntPhC = pHandle->Half_PWMPeriod >> 1;

  /* initialize buffer with the default duty cycle value */
  pHandle->DmaBuffCCR[0]       = pHandle->_Super.CntPhA;      /* CCR1 value overwritten during first half PWM period */
 8001c7c:	8733      	strh	r3, [r6, #56]	; 0x38
  pHandle->_Super.CntPhB = pHandle->Half_PWMPeriod >> 1;
 8001c7e:	8073      	strh	r3, [r6, #2]
  pHandle->_Super.CntPhC = pHandle->Half_PWMPeriod >> 1;
 8001c80:	80b3      	strh	r3, [r6, #4]
  pHandle->DmaBuffCCR[0]       = pHandle->_Super.CntPhA;      /* CCR1 value overwritten during first half PWM period */
 8001c82:	3638      	adds	r6, #56	; 0x38
  pHandle->DmaBuffCCR_latch[0] = pHandle->_Super.CntPhA;      /* CCR1 value overwritten during first half PWM period */
 8001c84:	81b3      	strh	r3, [r6, #12]
  pHandle->DmaBuffCCR[1]       = pHandle->_Super.CntPhB;      /* CCR2 value overwritten during first half PWM period */
 8001c86:	3602      	adds	r6, #2
 8001c88:	8033      	strh	r3, [r6, #0]
  pHandle->DmaBuffCCR_latch[1] = pHandle->_Super.CntPhB;      /* CCR2 value overwritten during first half PWM period */
 8001c8a:	81b3      	strh	r3, [r6, #12]
  pHandle->DmaBuffCCR[2]       = pHandle->_Super.CntPhC;      /* CCR3 value overwritten during first half PWM period */
 8001c8c:	3602      	adds	r6, #2
 8001c8e:	8033      	strh	r3, [r6, #0]
  pHandle->DmaBuffCCR_latch[2] = pHandle->_Super.CntPhC;      /* CCR3 value overwritten during first half PWM period */
 8001c90:	81b3      	strh	r3, [r6, #12]

  pHandle->DmaBuffCCR[3]       = pHandle->_Super.CntPhA;      /* CCR1 value overwritten during second half PWM period */
 8001c92:	3602      	adds	r6, #2
 8001c94:	8033      	strh	r3, [r6, #0]
  pHandle->DmaBuffCCR_latch[3] = pHandle->_Super.CntPhA;      /* CCR1 value overwritten during second half PWM period */
 8001c96:	81b3      	strh	r3, [r6, #12]
  pHandle->DmaBuffCCR[4]       = pHandle->_Super.CntPhB;      /* CCR2 value overwritten during second half PWM period */
 8001c98:	3602      	adds	r6, #2
 8001c9a:	8033      	strh	r3, [r6, #0]
  pHandle->DmaBuffCCR_latch[4] = pHandle->_Super.CntPhB;      /* CCR2 value overwritten during second half PWM period */
 8001c9c:	81b3      	strh	r3, [r6, #12]
  pHandle->DmaBuffCCR[5]       = pHandle->_Super.CntPhC;      /* CCR3 value overwritten during second half PWM period */
 8001c9e:	8073      	strh	r3, [r6, #2]
  pHandle->DmaBuffCCR_latch[5] = pHandle->_Super.CntPhC;      /* CCR3 value overwritten during second half PWM period */
 8001ca0:	81f3      	strh	r3, [r6, #14]

  /* initialize buffer with default sampling value */
  pHandle->DmaBuffCCR_ADCTrig[0] = pHandle->CntSmp2;
 8001ca2:	0003      	movs	r3, r0
  pHandle->DmaBuffCCR_ADCTrig[1] = pHandle->Half_PWMPeriod-1u;
 8001ca4:	3c01      	subs	r4, #1
  pHandle->DmaBuffCCR_ADCTrig[0] = pHandle->CntSmp2;
 8001ca6:	33ae      	adds	r3, #174	; 0xae
  pHandle->DmaBuffCCR_ADCTrig[2] = pHandle->CntSmp1;

  pHandle->_Super.BrakeActionLock = false;
 8001ca8:	3085      	adds	r0, #133	; 0x85
  pHandle->DmaBuffCCR[5]       = pHandle->_Super.CntPhC;      /* CCR3 value overwritten during second half PWM period */
 8001caa:	3602      	adds	r6, #2
  pHandle->DmaBuffCCR_ADCTrig[2] = pHandle->CntSmp1;
 8001cac:	809d      	strh	r5, [r3, #4]
  pHandle->DmaBuffCCR_ADCTrig[0] = pHandle->CntSmp2;
 8001cae:	801a      	strh	r2, [r3, #0]
  pHandle->DmaBuffCCR_ADCTrig[1] = pHandle->Half_PWMPeriod-1u;
 8001cb0:	805c      	strh	r4, [r3, #2]
  pHandle->_Super.BrakeActionLock = false;
 8001cb2:	7001      	strb	r1, [r0, #0]
}
 8001cb4:	bd70      	pop	{r4, r5, r6, pc}
	...

08001cb8 <R1_GetPhaseCurrents>:
  * @retval Ia and Ib current in Curr_Components format
  */
__weak void R1_GetPhaseCurrents(PWMC_Handle_t * pHdl, ab_t * pStator_Currents)
{
  PWMC_R1_Handle_t * pHandle = (PWMC_R1_Handle_t *)pHdl;
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8001cb8:	0003      	movs	r3, r0
 8001cba:	33cc      	adds	r3, #204	; 0xcc
 8001cbc:	681b      	ldr	r3, [r3, #0]
{
 8001cbe:	b570      	push	{r4, r5, r6, lr}
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 8001cc0:	685a      	ldr	r2, [r3, #4]
  int16_t hCurrA = 0;
  int16_t hCurrB = 0;
  int16_t hCurrC = 0;

  /* Clear flag used for FOC duration check */
  pHandle->FOCDurationFlag = false;
 8001cc2:	0003      	movs	r3, r0
{
 8001cc4:	0004      	movs	r4, r0
  pHandle->FOCDurationFlag = false;
 8001cc6:	2000      	movs	r0, #0
 8001cc8:	33c8      	adds	r3, #200	; 0xc8
 8001cca:	7018      	strb	r0, [r3, #0]
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8001ccc:	6853      	ldr	r3, [r2, #4]
 8001cce:	3070      	adds	r0, #112	; 0x70
 8001cd0:	4383      	bics	r3, r0
 8001cd2:	6053      	str	r3, [r2, #4]

  /* Disabling the External triggering for ADCx */
  LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);
  /* First sampling point */
  wAux1 = (int32_t) pHandle->CurConv[0] ;
 8001cd4:	0023      	movs	r3, r4
 8001cd6:	33b4      	adds	r3, #180	; 0xb4
 8001cd8:	881d      	ldrh	r5, [r3, #0]
  wAux1 -= (int32_t)(pHandle->PhaseOffset);
 8001cda:	3b14      	subs	r3, #20
 8001cdc:	681a      	ldr	r2, [r3, #0]

  /* Check saturation */
  if (wAux1 > -INT16_MAX)
 8001cde:	4b87      	ldr	r3, [pc, #540]	; (8001efc <R1_GetPhaseCurrents+0x244>)
  wAux1 -= (int32_t)(pHandle->PhaseOffset);
 8001ce0:	1aad      	subs	r5, r5, r2
  if (wAux1 > -INT16_MAX)
 8001ce2:	429d      	cmp	r5, r3
 8001ce4:	db1b      	blt.n	8001d1e <R1_GetPhaseCurrents+0x66>
  {
    if (wAux1 < INT16_MAX)
 8001ce6:	4886      	ldr	r0, [pc, #536]	; (8001f00 <R1_GetPhaseCurrents+0x248>)
 8001ce8:	4285      	cmp	r5, r0
 8001cea:	dd00      	ble.n	8001cee <R1_GetPhaseCurrents+0x36>
    {
    }
    else
    {
      wAux1 = INT16_MAX;
 8001cec:	4d85      	ldr	r5, [pc, #532]	; (8001f04 <R1_GetPhaseCurrents+0x24c>)
  else
  {
    wAux1 = -INT16_MAX;
  }
   /* Second sampling point */
  wAux2 = (int32_t) pHandle->CurConv[1] ;
 8001cee:	0020      	movs	r0, r4
 8001cf0:	30b6      	adds	r0, #182	; 0xb6
 8001cf2:	8806      	ldrh	r6, [r0, #0]
  wAux2 -= (int32_t)(pHandle->PhaseOffset);
 8001cf4:	1ab6      	subs	r6, r6, r2

  /* Check saturation */
  if (wAux2 > -INT16_MAX)
 8001cf6:	429e      	cmp	r6, r3
 8001cf8:	db13      	blt.n	8001d22 <R1_GetPhaseCurrents+0x6a>
  {
    if (wAux2 < INT16_MAX)
 8001cfa:	4b81      	ldr	r3, [pc, #516]	; (8001f00 <R1_GetPhaseCurrents+0x248>)
 8001cfc:	429e      	cmp	r6, r3
 8001cfe:	dd00      	ble.n	8001d02 <R1_GetPhaseCurrents+0x4a>
    {
    }
    else
    {
      wAux2 = INT16_MAX;
 8001d00:	4e80      	ldr	r6, [pc, #512]	; (8001f04 <R1_GetPhaseCurrents+0x24c>)
  else
  {
    wAux2 = -INT16_MAX;
  }

  switch (pHandle->_Super.Sector)
 8001d02:	0023      	movs	r3, r4
 8001d04:	2200      	movs	r2, #0
 8001d06:	337c      	adds	r3, #124	; 0x7c
 8001d08:	7818      	ldrb	r0, [r3, #0]
 8001d0a:	0013      	movs	r3, r2
 8001d0c:	2805      	cmp	r0, #5
 8001d0e:	d828      	bhi.n	8001d62 <R1_GetPhaseCurrents+0xaa>
 8001d10:	0023      	movs	r3, r4
 8001d12:	33c5      	adds	r3, #197	; 0xc5
 8001d14:	f7fe f9d2 	bl	80000bc <__gnu_thumb1_case_uqi>
 8001d18:	7e523007 	.word	0x7e523007
 8001d1c:	cea6      	.short	0xcea6
    wAux1 = -INT16_MAX;
 8001d1e:	4d7a      	ldr	r5, [pc, #488]	; (8001f08 <R1_GetPhaseCurrents+0x250>)
 8001d20:	e7e5      	b.n	8001cee <R1_GetPhaseCurrents+0x36>
    wAux2 = -INT16_MAX;
 8001d22:	4e79      	ldr	r6, [pc, #484]	; (8001f08 <R1_GetPhaseCurrents+0x250>)
 8001d24:	e7ed      	b.n	8001d02 <R1_GetPhaseCurrents+0x4a>
  {
    case SECTOR_1:
    {
      if((pHandle->iflag & (IA_OK | IC_OK)) == (IA_OK | IC_OK)) /* iA and -iC are available to be sampled */
 8001d26:	2205      	movs	r2, #5
 8001d28:	781b      	ldrb	r3, [r3, #0]
 8001d2a:	4013      	ands	r3, r2
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	d102      	bne.n	8001d36 <R1_GetPhaseCurrents+0x7e>
      {
        hCurrA = (int16_t) wAux2;
 8001d30:	b233      	sxth	r3, r6
      if((pHandle->iflag & (IA_OK | IC_OK)) == (IA_OK | IC_OK)) /* iC,-iA are available to be sampled */
      {
        hCurrC = (int16_t) wAux2;
        wAux1 = -wAux1;
        hCurrA = (int16_t) wAux1;
        hCurrB = -hCurrA-hCurrC;
 8001d32:	1baa      	subs	r2, r5, r6
 8001d34:	e040      	b.n	8001db8 <R1_GetPhaseCurrents+0x100>
        if((pHandle->iflag & (IA_OK | IC_OK)) != 0x00) /* iA or -iC is available to be sampled */
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d100      	bne.n	8001d3c <R1_GetPhaseCurrents+0x84>
 8001d3a:	e089      	b.n	8001e50 <R1_GetPhaseCurrents+0x198>
          if(pHandle->_Super.AlignFlag == 0x01) /* START Position Aligning_angle=30 degree */
 8001d3c:	0022      	movs	r2, r4
 8001d3e:	327b      	adds	r2, #123	; 0x7b
 8001d40:	7812      	ldrb	r2, [r2, #0]
 8001d42:	2a01      	cmp	r2, #1
 8001d44:	d106      	bne.n	8001d54 <R1_GetPhaseCurrents+0x9c>
            if((pHandle->iflag & (IA_OK | IC_OK)) == IA_OK) /* iA is available to be sampled and not iC */
 8001d46:	2b01      	cmp	r3, #1
 8001d48:	d102      	bne.n	8001d50 <R1_GetPhaseCurrents+0x98>
              hCurrA = (int16_t) wAux2;
 8001d4a:	b233      	sxth	r3, r6
            }
            else  /* 0x01 -ia */
            {
              wAux1 = -wAux1;
              hCurrA = (int16_t) wAux1;
              hCurrB = 0;
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	e008      	b.n	8001d62 <R1_GetPhaseCurrents+0xaa>
              hCurrA = -hCurrC;
 8001d50:	b22b      	sxth	r3, r5
              hCurrB = 0;
 8001d52:	e7fb      	b.n	8001d4c <R1_GetPhaseCurrents+0x94>
              hCurrB = pHandle->_Super.IbEst;
 8001d54:	0022      	movs	r2, r4
 8001d56:	326a      	adds	r2, #106	; 0x6a
 8001d58:	2000      	movs	r0, #0
 8001d5a:	5e12      	ldrsh	r2, [r2, r0]
            if((pHandle->iflag & (IA_OK | IC_OK)) == IA_OK) /* iA, is available to be sampled */
 8001d5c:	2b01      	cmp	r3, #1
 8001d5e:	d108      	bne.n	8001d72 <R1_GetPhaseCurrents+0xba>
              hCurrA = (int16_t) wAux2;
 8001d60:	b233      	sxth	r3, r6

    default:
      break;
    }

  pHandle->CurrAOld = hCurrA;
 8001d62:	0020      	movs	r0, r4
 8001d64:	30c0      	adds	r0, #192	; 0xc0
  pHandle->CurrBOld = hCurrB;
 8001d66:	34c2      	adds	r4, #194	; 0xc2
  pHandle->CurrAOld = hCurrA;
 8001d68:	8003      	strh	r3, [r0, #0]
  pHandle->CurrBOld = hCurrB;
 8001d6a:	8022      	strh	r2, [r4, #0]

  pStator_Currents->a = hCurrA;
 8001d6c:	800b      	strh	r3, [r1, #0]
  pStator_Currents->b = hCurrB;
 8001d6e:	804a      	strh	r2, [r1, #2]
}
 8001d70:	bd70      	pop	{r4, r5, r6, pc}
              hCurrA = -hCurrB-hCurrC;
 8001d72:	1aab      	subs	r3, r5, r2
          hCurrA = -hCurrB-hCurrC;
 8001d74:	b21b      	sxth	r3, r3
 8001d76:	e7f4      	b.n	8001d62 <R1_GetPhaseCurrents+0xaa>
      if((pHandle->iflag & (IB_OK | IC_OK)) == (IB_OK | IC_OK)) /* iB,-iC are available to be sampled */
 8001d78:	781a      	ldrb	r2, [r3, #0]
 8001d7a:	2306      	movs	r3, #6
 8001d7c:	401a      	ands	r2, r3
 8001d7e:	429a      	cmp	r2, r3
 8001d80:	d102      	bne.n	8001d88 <R1_GetPhaseCurrents+0xd0>
        hCurrB = (int16_t) wAux2;
 8001d82:	b232      	sxth	r2, r6
        hCurrA = -hCurrB-hCurrC;
 8001d84:	1bab      	subs	r3, r5, r6
 8001d86:	e7f5      	b.n	8001d74 <R1_GetPhaseCurrents+0xbc>
          if(pHandle->_Super.AlignFlag == 0x01) /* START Position Aligning_angle=90 degree */
 8001d88:	0023      	movs	r3, r4
        if((pHandle->iflag & (IB_OK | IC_OK)) != 0x00) /* iB, or -iC is available to be sampled */
 8001d8a:	2a00      	cmp	r2, #0
 8001d8c:	d100      	bne.n	8001d90 <R1_GetPhaseCurrents+0xd8>
 8001d8e:	e088      	b.n	8001ea2 <R1_GetPhaseCurrents+0x1ea>
          if(pHandle->_Super.AlignFlag == 0x01) /* START Position Aligning_angle=90 degree */
 8001d90:	337b      	adds	r3, #123	; 0x7b
 8001d92:	781b      	ldrb	r3, [r3, #0]
 8001d94:	2b01      	cmp	r3, #1
 8001d96:	d106      	bne.n	8001da6 <R1_GetPhaseCurrents+0xee>
            if((pHandle->iflag & (IB_OK | IC_OK)) == IB_OK) /* iB, is available to be sampled */
 8001d98:	2a02      	cmp	r2, #2
 8001d9a:	d102      	bne.n	8001da2 <R1_GetPhaseCurrents+0xea>
              hCurrB = (int16_t) wAux2;
 8001d9c:	b232      	sxth	r2, r6
              hCurrA = 0;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	e7df      	b.n	8001d62 <R1_GetPhaseCurrents+0xaa>
              hCurrB = -hCurrC;
 8001da2:	b22a      	sxth	r2, r5
 8001da4:	e7fb      	b.n	8001d9e <R1_GetPhaseCurrents+0xe6>
          hCurrA = pHandle->_Super.IaEst;
 8001da6:	0023      	movs	r3, r4
 8001da8:	3368      	adds	r3, #104	; 0x68
 8001daa:	2000      	movs	r0, #0
 8001dac:	5e1b      	ldrsh	r3, [r3, r0]
            if((pHandle->iflag & (IB_OK | IC_OK)) == IB_OK) /* iB, is available to be sampled */
 8001dae:	2a02      	cmp	r2, #2
 8001db0:	d101      	bne.n	8001db6 <R1_GetPhaseCurrents+0xfe>
              hCurrB = (int16_t) wAux2;
 8001db2:	b232      	sxth	r2, r6
              hCurrA = pHandle->_Super.IaEst;
 8001db4:	e7d5      	b.n	8001d62 <R1_GetPhaseCurrents+0xaa>
              hCurrB = -hCurrA-hCurrC;
 8001db6:	1aea      	subs	r2, r5, r3
              hCurrB = -hCurrA;
 8001db8:	b212      	sxth	r2, r2
 8001dba:	e7d2      	b.n	8001d62 <R1_GetPhaseCurrents+0xaa>
      if((pHandle->iflag & (IA_OK | IB_OK)) == (IA_OK | IB_OK)) /* iB,-iA are available to be sampled */
 8001dbc:	2203      	movs	r2, #3
 8001dbe:	781b      	ldrb	r3, [r3, #0]
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d102      	bne.n	8001dcc <R1_GetPhaseCurrents+0x114>
        hCurrB = (int16_t) wAux2;
 8001dc6:	b232      	sxth	r2, r6
              wAux1 = -wAux1;
 8001dc8:	426b      	negs	r3, r5
 8001dca:	e7d3      	b.n	8001d74 <R1_GetPhaseCurrents+0xbc>
        if((pHandle->iflag & (IA_OK | IB_OK)) != 0x00) /* iB, or -iA is available to be sampled */
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d01c      	beq.n	8001e0a <R1_GetPhaseCurrents+0x152>
          if(pHandle->_Super.AlignFlag == 0x01) /* START Position Aligning_angle=150 degree */
 8001dd0:	0022      	movs	r2, r4
 8001dd2:	327b      	adds	r2, #123	; 0x7b
 8001dd4:	7812      	ldrb	r2, [r2, #0]
 8001dd6:	2a01      	cmp	r2, #1
 8001dd8:	d108      	bne.n	8001dec <R1_GetPhaseCurrents+0x134>
            if((pHandle->iflag & (IA_OK | IB_OK)) == IB_OK) /* iB, is available to be sampled */
 8001dda:	2b02      	cmp	r3, #2
 8001ddc:	d102      	bne.n	8001de4 <R1_GetPhaseCurrents+0x12c>
              hCurrB = (int16_t) wAux2;
 8001dde:	b232      	sxth	r2, r6
              hCurrA = -hCurrB-hCurrC;
 8001de0:	4273      	negs	r3, r6
 8001de2:	e7c7      	b.n	8001d74 <R1_GetPhaseCurrents+0xbc>
              wAux1 = -wAux1;
 8001de4:	426b      	negs	r3, r5
              hCurrA = (int16_t) wAux1;
 8001de6:	b21b      	sxth	r3, r3
              hCurrB = -hCurrA;
 8001de8:	b22a      	sxth	r2, r5
 8001dea:	e7ba      	b.n	8001d62 <R1_GetPhaseCurrents+0xaa>
            if((pHandle->iflag & (IA_OK | IB_OK)) == IB_OK) /* iB, is available to be sampled */
 8001dec:	2b02      	cmp	r3, #2
 8001dee:	d105      	bne.n	8001dfc <R1_GetPhaseCurrents+0x144>
              hCurrB = (int16_t) wAux2;
 8001df0:	b232      	sxth	r2, r6
              hCurrA = pHandle->_Super.IaEst;
 8001df2:	0023      	movs	r3, r4
 8001df4:	3368      	adds	r3, #104	; 0x68
 8001df6:	2000      	movs	r0, #0
 8001df8:	5e1b      	ldrsh	r3, [r3, r0]
 8001dfa:	e7b2      	b.n	8001d62 <R1_GetPhaseCurrents+0xaa>
              wAux1 = -wAux1;
 8001dfc:	426b      	negs	r3, r5
              hCurrA = (int16_t) wAux1;
 8001dfe:	b21b      	sxth	r3, r3
          hCurrB = pHandle->_Super.IbEst;
 8001e00:	0022      	movs	r2, r4
 8001e02:	326a      	adds	r2, #106	; 0x6a
 8001e04:	2000      	movs	r0, #0
 8001e06:	5e12      	ldrsh	r2, [r2, r0]
 8001e08:	e7ab      	b.n	8001d62 <R1_GetPhaseCurrents+0xaa>
          hCurrB = pHandle->_Super.IbEst;
 8001e0a:	0023      	movs	r3, r4
 8001e0c:	336a      	adds	r3, #106	; 0x6a
 8001e0e:	2200      	movs	r2, #0
 8001e10:	5e9a      	ldrsh	r2, [r3, r2]
          hCurrA = pHandle->_Super.IaEst;
 8001e12:	e7ee      	b.n	8001df2 <R1_GetPhaseCurrents+0x13a>
      if((pHandle->iflag & (IA_OK | IC_OK)) == (IA_OK | IC_OK)) /* iC,-iA are available to be sampled */
 8001e14:	2205      	movs	r2, #5
 8001e16:	781b      	ldrb	r3, [r3, #0]
 8001e18:	4013      	ands	r3, r2
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d102      	bne.n	8001e24 <R1_GetPhaseCurrents+0x16c>
        wAux1 = -wAux1;
 8001e1e:	426b      	negs	r3, r5
        hCurrA = (int16_t) wAux1;
 8001e20:	b21b      	sxth	r3, r3
 8001e22:	e786      	b.n	8001d32 <R1_GetPhaseCurrents+0x7a>
        if((pHandle->iflag & (IA_OK | IC_OK)) != 0x00) /* iC, or -iA is available to be sampled */
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d013      	beq.n	8001e50 <R1_GetPhaseCurrents+0x198>
          if(pHandle->_Super.AlignFlag == 0x01) /* START Position Aligning_angle=210 degree */
 8001e28:	0022      	movs	r2, r4
 8001e2a:	327b      	adds	r2, #123	; 0x7b
 8001e2c:	7812      	ldrb	r2, [r2, #0]
 8001e2e:	2a01      	cmp	r2, #1
 8001e30:	d106      	bne.n	8001e40 <R1_GetPhaseCurrents+0x188>
            if((pHandle->iflag & (IA_OK | IC_OK)) == IC_OK) /* iC, is available to be sampled */
 8001e32:	2b04      	cmp	r3, #4
 8001e34:	d102      	bne.n	8001e3c <R1_GetPhaseCurrents+0x184>
              hCurrA = -hCurrC;
 8001e36:	4273      	negs	r3, r6
              hCurrA = (int16_t) wAux1;
 8001e38:	b21b      	sxth	r3, r3
 8001e3a:	e787      	b.n	8001d4c <R1_GetPhaseCurrents+0x94>
              wAux1 = -wAux1;
 8001e3c:	426b      	negs	r3, r5
 8001e3e:	e7fb      	b.n	8001e38 <R1_GetPhaseCurrents+0x180>
              hCurrB = pHandle->_Super.IbEst;
 8001e40:	0022      	movs	r2, r4
 8001e42:	326a      	adds	r2, #106	; 0x6a
 8001e44:	2000      	movs	r0, #0
 8001e46:	5e12      	ldrsh	r2, [r2, r0]
            if((pHandle->iflag & (IA_OK | IC_OK)) == IC_OK) /* iC, is available to be sampled */
 8001e48:	2b04      	cmp	r3, #4
 8001e4a:	d1bd      	bne.n	8001dc8 <R1_GetPhaseCurrents+0x110>
              hCurrA = -hCurrB-hCurrC;
 8001e4c:	1996      	adds	r6, r2, r6
 8001e4e:	e7c7      	b.n	8001de0 <R1_GetPhaseCurrents+0x128>
          hCurrA = pHandle->_Super.IaEst;
 8001e50:	0023      	movs	r3, r4
 8001e52:	3368      	adds	r3, #104	; 0x68
 8001e54:	2200      	movs	r2, #0
 8001e56:	5e9b      	ldrsh	r3, [r3, r2]
          hCurrC = pHandle->_Super.IcEst;
 8001e58:	0022      	movs	r2, r4
 8001e5a:	326c      	adds	r2, #108	; 0x6c
          hCurrB = -hCurrA-hCurrC;
 8001e5c:	8812      	ldrh	r2, [r2, #0]
 8001e5e:	18d2      	adds	r2, r2, r3
 8001e60:	4252      	negs	r2, r2
 8001e62:	e7a9      	b.n	8001db8 <R1_GetPhaseCurrents+0x100>
      if((pHandle->iflag & (IB_OK | IC_OK)) == (IB_OK | IC_OK)) /* iC,-iB are available to be sampled */
 8001e64:	781a      	ldrb	r2, [r3, #0]
 8001e66:	2306      	movs	r3, #6
 8001e68:	401a      	ands	r2, r3
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	d102      	bne.n	8001e74 <R1_GetPhaseCurrents+0x1bc>
        wAux1 = -wAux1;
 8001e6e:	426a      	negs	r2, r5
        hCurrB = (int16_t) wAux1;
 8001e70:	b212      	sxth	r2, r2
 8001e72:	e787      	b.n	8001d84 <R1_GetPhaseCurrents+0xcc>
          if(pHandle->_Super.AlignFlag == 0x01) /* START Position Aligning_angle=270 degree */
 8001e74:	0023      	movs	r3, r4
        if((pHandle->iflag & (IB_OK | IC_OK)) != 0x00) /* iC, or -iB is available to be sampled */
 8001e76:	2a00      	cmp	r2, #0
 8001e78:	d013      	beq.n	8001ea2 <R1_GetPhaseCurrents+0x1ea>
          if(pHandle->_Super.AlignFlag == 0x01) /* START Position Aligning_angle=270 degree */
 8001e7a:	337b      	adds	r3, #123	; 0x7b
 8001e7c:	781b      	ldrb	r3, [r3, #0]
 8001e7e:	2b01      	cmp	r3, #1
 8001e80:	d106      	bne.n	8001e90 <R1_GetPhaseCurrents+0x1d8>
            if((pHandle->iflag & (IB_OK | IC_OK)) == IC_OK) /* iC, is available to be sampled */
 8001e82:	2a04      	cmp	r2, #4
 8001e84:	d102      	bne.n	8001e8c <R1_GetPhaseCurrents+0x1d4>
              hCurrB = -hCurrC;
 8001e86:	4272      	negs	r2, r6
              hCurrB = (int16_t) wAux1;
 8001e88:	b212      	sxth	r2, r2
 8001e8a:	e788      	b.n	8001d9e <R1_GetPhaseCurrents+0xe6>
              wAux1 = -wAux1;
 8001e8c:	426a      	negs	r2, r5
 8001e8e:	e7fb      	b.n	8001e88 <R1_GetPhaseCurrents+0x1d0>
          hCurrA = pHandle->_Super.IaEst;
 8001e90:	0023      	movs	r3, r4
 8001e92:	3368      	adds	r3, #104	; 0x68
 8001e94:	2000      	movs	r0, #0
 8001e96:	5e1b      	ldrsh	r3, [r3, r0]
              hCurrB = -hCurrA-hCurrC;
 8001e98:	199e      	adds	r6, r3, r6
            if((pHandle->iflag & (IB_OK | IC_OK)) == IC_OK) /* iC, is available to be sampled */
 8001e9a:	2a04      	cmp	r2, #4
 8001e9c:	d01b      	beq.n	8001ed6 <R1_GetPhaseCurrents+0x21e>
        wAux1 = -wAux1;
 8001e9e:	426a      	negs	r2, r5
 8001ea0:	e78a      	b.n	8001db8 <R1_GetPhaseCurrents+0x100>
          hCurrB = pHandle->_Super.IbEst;
 8001ea2:	336a      	adds	r3, #106	; 0x6a
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	5e9a      	ldrsh	r2, [r3, r2]
          hCurrC = pHandle->_Super.IcEst;
 8001ea8:	0023      	movs	r3, r4
 8001eaa:	336c      	adds	r3, #108	; 0x6c
          hCurrA = -hCurrB-hCurrC;
 8001eac:	881b      	ldrh	r3, [r3, #0]
 8001eae:	189b      	adds	r3, r3, r2
 8001eb0:	425b      	negs	r3, r3
 8001eb2:	e75f      	b.n	8001d74 <R1_GetPhaseCurrents+0xbc>
      if((pHandle->iflag & (IA_OK | IB_OK)) == (IA_OK | IB_OK)) /* iA,-iB are available to be sampled */
 8001eb4:	2203      	movs	r2, #3
 8001eb6:	781b      	ldrb	r3, [r3, #0]
 8001eb8:	4013      	ands	r3, r2
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d101      	bne.n	8001ec2 <R1_GetPhaseCurrents+0x20a>
        hCurrA = (int16_t) wAux2;
 8001ebe:	b233      	sxth	r3, r6
 8001ec0:	e7ed      	b.n	8001e9e <R1_GetPhaseCurrents+0x1e6>
        if((pHandle->iflag & (IA_OK | IB_OK)) != 0x00) /* iA, or -iB is available to be sampled */
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d014      	beq.n	8001ef0 <R1_GetPhaseCurrents+0x238>
          if(pHandle->_Super.AlignFlag == 0x01) /* START Position Aligning_angle=330 degree */
 8001ec6:	0022      	movs	r2, r4
 8001ec8:	327b      	adds	r2, #123	; 0x7b
 8001eca:	7812      	ldrb	r2, [r2, #0]
 8001ecc:	2a01      	cmp	r2, #1
 8001ece:	d108      	bne.n	8001ee2 <R1_GetPhaseCurrents+0x22a>
            if((pHandle->iflag & (IA_OK | IB_OK)) == IA_OK) /* iA, is available to be sampled */
 8001ed0:	2b01      	cmp	r3, #1
 8001ed2:	d102      	bne.n	8001eda <R1_GetPhaseCurrents+0x222>
              hCurrA = (int16_t) wAux2;
 8001ed4:	b233      	sxth	r3, r6
              hCurrB = -hCurrA;
 8001ed6:	4272      	negs	r2, r6
 8001ed8:	e76e      	b.n	8001db8 <R1_GetPhaseCurrents+0x100>
              wAux1 = -wAux1;
 8001eda:	426a      	negs	r2, r5
              hCurrB = (int16_t) wAux1;
 8001edc:	b212      	sxth	r2, r2
              hCurrA = -hCurrB;
 8001ede:	b22b      	sxth	r3, r5
 8001ee0:	e73f      	b.n	8001d62 <R1_GetPhaseCurrents+0xaa>
            if((pHandle->iflag & (IA_OK | IB_OK)) == IA_OK) /* iA, is available to be sampled */
 8001ee2:	2b01      	cmp	r3, #1
 8001ee4:	d101      	bne.n	8001eea <R1_GetPhaseCurrents+0x232>
              hCurrA = (int16_t) wAux2;
 8001ee6:	b233      	sxth	r3, r6
              hCurrB = pHandle->_Super.IbEst;
 8001ee8:	e78a      	b.n	8001e00 <R1_GetPhaseCurrents+0x148>
              wAux1 = -wAux1;
 8001eea:	426d      	negs	r5, r5
              hCurrB = (int16_t) wAux1;
 8001eec:	b22a      	sxth	r2, r5
 8001eee:	e780      	b.n	8001df2 <R1_GetPhaseCurrents+0x13a>
          hCurrA = pHandle->_Super.IaEst;
 8001ef0:	0023      	movs	r3, r4
 8001ef2:	3368      	adds	r3, #104	; 0x68
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	5e9b      	ldrsh	r3, [r3, r2]
 8001ef8:	e782      	b.n	8001e00 <R1_GetPhaseCurrents+0x148>
 8001efa:	46c0      	nop			; (mov r8, r8)
 8001efc:	ffff8002 	.word	0xffff8002
 8001f00:	00007ffe 	.word	0x00007ffe
 8001f04:	00007fff 	.word	0x00007fff
 8001f08:	ffff8001 	.word	0xffff8001

08001f0c <R1_HFCurrentsCalibration>:
  */
static void R1_HFCurrentsCalibration(PWMC_Handle_t *pHdl, ab_t *pStator_Currents)
{
  /* Derived class members container */
  PWMC_R1_Handle_t *pHandle = (PWMC_R1_Handle_t *)pHdl;
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8001f0c:	0003      	movs	r3, r0
 8001f0e:	33cc      	adds	r3, #204	; 0xcc
 8001f10:	681b      	ldr	r3, [r3, #0]
{
 8001f12:	b510      	push	{r4, lr}
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8001f14:	685a      	ldr	r2, [r3, #4]
  /* Clear flag used for FOC duration check */
  pHandle->FOCDurationFlag = false;
 8001f16:	0003      	movs	r3, r0
 8001f18:	2400      	movs	r4, #0
 8001f1a:	33c8      	adds	r3, #200	; 0xc8
 8001f1c:	701c      	strb	r4, [r3, #0]
 8001f1e:	6853      	ldr	r3, [r2, #4]
 8001f20:	3470      	adds	r4, #112	; 0x70
 8001f22:	43a3      	bics	r3, r4
 8001f24:	6053      	str	r3, [r2, #4]

  /* Disabling the External triggering for ADCx */
  LL_TIM_SetTriggerOutput(TIMx, LL_TIM_TRGO_RESET);
  if (pHandle->Index < NB_CONVERSIONS)
 8001f26:	0002      	movs	r2, r0
 8001f28:	32c4      	adds	r2, #196	; 0xc4
 8001f2a:	7813      	ldrb	r3, [r2, #0]
 8001f2c:	2b0f      	cmp	r3, #15
 8001f2e:	d80a      	bhi.n	8001f46 <R1_HFCurrentsCalibration+0x3a>
  {
    pHandle->PhaseOffset += pHandle->CurConv[1] ;
 8001f30:	0004      	movs	r4, r0
 8001f32:	30b6      	adds	r0, #182	; 0xb6
 8001f34:	34a0      	adds	r4, #160	; 0xa0
 8001f36:	8800      	ldrh	r0, [r0, #0]
 8001f38:	6823      	ldr	r3, [r4, #0]
 8001f3a:	181b      	adds	r3, r3, r0
 8001f3c:	6023      	str	r3, [r4, #0]
    pHandle->Index++;
 8001f3e:	7813      	ldrb	r3, [r2, #0]
 8001f40:	3301      	adds	r3, #1
 8001f42:	b2db      	uxtb	r3, r3
 8001f44:	7013      	strb	r3, [r2, #0]
  }

  /* During offset calibration no current is flowing in the phases */
  pStator_Currents->a = 0;
 8001f46:	2300      	movs	r3, #0
 8001f48:	800b      	strh	r3, [r1, #0]
  pStator_Currents->b = 0;
 8001f4a:	804b      	strh	r3, [r1, #2]

}
 8001f4c:	bd10      	pop	{r4, pc}
	...

08001f50 <R1_SetADCSampPointPolarization>:
{
  /* Derived class members container */
  PWMC_R1_Handle_t *pHandle = (PWMC_R1_Handle_t *)pHdl;

  uint16_t hAux;
  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8001f50:	0003      	movs	r3, r0
{
 8001f52:	b530      	push	{r4, r5, lr}
  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8001f54:	33b8      	adds	r3, #184	; 0xb8
                   - (uint32_t)(pHandle->pParams_str->hTADConv + pHandle->pParams_str->TSample);
 8001f56:	881a      	ldrh	r2, [r3, #0]
 8001f58:	3314      	adds	r3, #20
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	0852      	lsrs	r2, r2, #1
 8001f5e:	8bdc      	ldrh	r4, [r3, #30]
 8001f60:	8c19      	ldrh	r1, [r3, #32]
 8001f62:	1909      	adds	r1, r1, r4
 8001f64:	b289      	uxth	r1, r1
 8001f66:	1a55      	subs	r5, r2, r1
  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8001f68:	0004      	movs	r4, r0
  pHandle->CntSmp2 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
                   + (uint32_t)(pHandle->pParams_str->hTADConv + pHandle->pParams_str->TSample);
 8001f6a:	1852      	adds	r2, r2, r1
  pHandle->CntSmp2 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8001f6c:	0001      	movs	r1, r0
  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8001f6e:	34ba      	adds	r4, #186	; 0xba
  pHandle->CntSmp2 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8001f70:	31bc      	adds	r1, #188	; 0xbc
  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8001f72:	8025      	strh	r5, [r4, #0]
  pHandle->CntSmp2 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8001f74:	800a      	strh	r2, [r1, #0]
  LL_ADC_REG_SetSequencerChannels(ADC1, __LL_ADC_DECIMAL_NB_TO_CHANNEL (pHandle->pParams_str->IChannel));
 8001f76:	1cda      	adds	r2, r3, #3
 8001f78:	7fd1      	ldrb	r1, [r2, #31]
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChannels(ADC_TypeDef *ADCx, uint32_t Channel)
{
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  WRITE_REG(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001f7a:	2280      	movs	r2, #128	; 0x80
 8001f7c:	0192      	lsls	r2, r2, #6
 8001f7e:	408a      	lsls	r2, r1
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 8001f80:	2407      	movs	r4, #7
  WRITE_REG(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001f82:	490e      	ldr	r1, [pc, #56]	; (8001fbc <R1_SetADCSampPointPolarization+0x6c>)
 8001f84:	0b52      	lsrs	r2, r2, #13
 8001f86:	628a      	str	r2, [r1, #40]	; 0x28
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 8001f88:	694a      	ldr	r2, [r1, #20]
  LL_ADC_SetSamplingTimeCommonChannels (ADC1, pHandle->pParams_str->ISamplingTime);
 8001f8a:	3304      	adds	r3, #4
 8001f8c:	7fdb      	ldrb	r3, [r3, #31]
 8001f8e:	43a2      	bics	r2, r4
 8001f90:	4313      	orrs	r3, r2
 8001f92:	614b      	str	r3, [r1, #20]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 8001f94:	68ca      	ldr	r2, [r1, #12]
 8001f96:	4b0a      	ldr	r3, [pc, #40]	; (8001fc0 <R1_SetADCSampPointPolarization+0x70>)
 8001f98:	401a      	ands	r2, r3
 8001f9a:	2388      	movs	r3, #136	; 0x88
 8001f9c:	00db      	lsls	r3, r3, #3
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	60cb      	str	r3, [r1, #12]
  LL_ADC_REG_SetTriggerSource(ADC1, LL_ADC_REG_TRIG_EXT_TIM1_CH4);

  /* Check software error */
  if (pHandle->FOCDurationFlag == true)
 8001fa2:	0003      	movs	r3, r0
 8001fa4:	33c8      	adds	r3, #200	; 0xc8
 8001fa6:	781a      	ldrb	r2, [r3, #0]
  }
  else
  {
    hAux = MC_NO_ERROR;
  }
  if (pHandle->_Super.SWerror == 1u)
 8001fa8:	3b72      	subs	r3, #114	; 0x72
 8001faa:	8818      	ldrh	r0, [r3, #0]
 8001fac:	2801      	cmp	r0, #1
 8001fae:	d001      	beq.n	8001fb4 <R1_SetADCSampPointPolarization+0x64>
    hAux = MC_DURATION;
 8001fb0:	b290      	uxth	r0, r2
  else
  {
    /* Nothing to do */
  }
  return (hAux);
}
 8001fb2:	bd30      	pop	{r4, r5, pc}
    pHandle->_Super.SWerror = 0u;
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	801a      	strh	r2, [r3, #0]
 8001fb8:	e7fb      	b.n	8001fb2 <R1_SetADCSampPointPolarization+0x62>
 8001fba:	46c0      	nop			; (mov r8, r8)
 8001fbc:	40012400 	.word	0x40012400
 8001fc0:	fffff23f 	.word	0xfffff23f

08001fc4 <R1_CalcDutyCycles>:
  *         before the end of FOC algorithm else returns MC_NO_ERROR
  */
__weak uint16_t R1_CalcDutyCycles(PWMC_Handle_t *pHdl)
{
  PWMC_R1_Handle_t *pHandle = (PWMC_R1_Handle_t *)pHdl;
  DMA_TypeDef *DMAx = pHandle->pParams_str->DMAx;
 8001fc4:	0003      	movs	r3, r0
{
 8001fc6:	b5f0      	push	{r4, r5, r6, r7, lr}
  DMA_TypeDef *DMAx = pHandle->pParams_str->DMAx;
 8001fc8:	33cc      	adds	r3, #204	; 0xcc
 8001fca:	681b      	ldr	r3, [r3, #0]
{
 8001fcc:	b093      	sub	sp, #76	; 0x4c
  DMA_TypeDef *DMAx = pHandle->pParams_str->DMAx;
 8001fce:	9301      	str	r3, [sp, #4]
 8001fd0:	689b      	ldr	r3, [r3, #8]
  midVal = (uint8_t)pHandle->_Super.midDuty;
  minVal = (uint8_t)pHandle->_Super.lowDuty;
  pHandle->iflag=0x00;

  /* Phase-shift and set iflag */
  submax_mid = aCCRval[maxVal] - aCCRval[midVal];
 8001fd2:	a910      	add	r1, sp, #64	; 0x40
  DMA_TypeDef *DMAx = pHandle->pParams_str->DMAx;
 8001fd4:	930c      	str	r3, [sp, #48]	; 0x30
  aCCRval[0] = (int16_t)pHandle->_Super.CntPhA;
 8001fd6:	0003      	movs	r3, r0
 8001fd8:	3350      	adds	r3, #80	; 0x50
 8001fda:	881b      	ldrh	r3, [r3, #0]
  pHandle->iflag=0x00;
 8001fdc:	0006      	movs	r6, r0
  aCCRval[0] = (int16_t)pHandle->_Super.CntPhA;
 8001fde:	9308      	str	r3, [sp, #32]
  aCCRval[1] = (int16_t)pHandle->_Super.CntPhB;
 8001fe0:	0003      	movs	r3, r0
 8001fe2:	3352      	adds	r3, #82	; 0x52
 8001fe4:	881b      	ldrh	r3, [r3, #0]
  pHandle->iflag=0x00;
 8001fe6:	2500      	movs	r5, #0
  aCCRval[1] = (int16_t)pHandle->_Super.CntPhB;
 8001fe8:	9309      	str	r3, [sp, #36]	; 0x24
  aCCRval[0] = (int16_t)pHandle->_Super.CntPhA;
 8001fea:	6d03      	ldr	r3, [r0, #80]	; 0x50
{
 8001fec:	0004      	movs	r4, r0
  aCCRval[0] = (int16_t)pHandle->_Super.CntPhA;
 8001fee:	9310      	str	r3, [sp, #64]	; 0x40
  aCCRval[2] = (int16_t)pHandle->_Super.CntPhC;
 8001ff0:	0003      	movs	r3, r0
 8001ff2:	3354      	adds	r3, #84	; 0x54
 8001ff4:	881b      	ldrh	r3, [r3, #0]
  pHandle->iflag=0x00;
 8001ff6:	36c5      	adds	r6, #197	; 0xc5
  aCCRval[2] = (int16_t)pHandle->_Super.CntPhC;
 8001ff8:	9304      	str	r3, [sp, #16]
 8001ffa:	9a04      	ldr	r2, [sp, #16]
 8001ffc:	ab10      	add	r3, sp, #64	; 0x40
 8001ffe:	809a      	strh	r2, [r3, #4]
  maxVal = (uint8_t)pHandle->_Super.highDuty;
 8002000:	0003      	movs	r3, r0
 8002002:	335c      	adds	r3, #92	; 0x5c
 8002004:	781b      	ldrb	r3, [r3, #0]
  minVal = (uint8_t)pHandle->_Super.lowDuty;
 8002006:	0002      	movs	r2, r0
  maxVal = (uint8_t)pHandle->_Super.highDuty;
 8002008:	9302      	str	r3, [sp, #8]
  midVal = (uint8_t)pHandle->_Super.midDuty;
 800200a:	0003      	movs	r3, r0
  minVal = (uint8_t)pHandle->_Super.lowDuty;
 800200c:	3258      	adds	r2, #88	; 0x58
 800200e:	7812      	ldrb	r2, [r2, #0]
  midVal = (uint8_t)pHandle->_Super.midDuty;
 8002010:	335a      	adds	r3, #90	; 0x5a
 8002012:	781b      	ldrb	r3, [r3, #0]
  minVal = (uint8_t)pHandle->_Super.lowDuty;
 8002014:	9206      	str	r2, [sp, #24]
  submax_mid = aCCRval[maxVal] - aCCRval[midVal];
 8002016:	9a02      	ldr	r2, [sp, #8]
 8002018:	005b      	lsls	r3, r3, #1
 800201a:	0052      	lsls	r2, r2, #1
 800201c:	5e52      	ldrsh	r2, [r2, r1]
  pHandle->iflag=0x00;
 800201e:	7035      	strb	r5, [r6, #0]
  submax_mid = aCCRval[maxVal] - aCCRval[midVal];
 8002020:	9207      	str	r2, [sp, #28]
 8002022:	466a      	mov	r2, sp
 8002024:	8b92      	ldrh	r2, [r2, #28]
  submax_mid_deltmin = submax_mid - (int16_t)pHandle->pParams_str->TMin;
  submid_min = aCCRval[midVal] - aCCRval[minVal];
 8002026:	af10      	add	r7, sp, #64	; 0x40
  submax_mid = aCCRval[maxVal] - aCCRval[midVal];
 8002028:	920a      	str	r2, [sp, #40]	; 0x28
 800202a:	aa10      	add	r2, sp, #64	; 0x40
 800202c:	5e9b      	ldrsh	r3, [r3, r2]
  submax_mid_deltmin = submax_mid - (int16_t)pHandle->pParams_str->TMin;
 800202e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  submax_mid = aCCRval[maxVal] - aCCRval[midVal];
 8002030:	9305      	str	r3, [sp, #20]
 8002032:	466b      	mov	r3, sp
 8002034:	8a99      	ldrh	r1, [r3, #20]
  submax_mid_deltmin = submax_mid - (int16_t)pHandle->pParams_str->TMin;
 8002036:	9b01      	ldr	r3, [sp, #4]
 8002038:	8b9b      	ldrh	r3, [r3, #28]
  submid_min = aCCRval[midVal] - aCCRval[minVal];
 800203a:	9806      	ldr	r0, [sp, #24]
  submax_mid_deltmin = submax_mid - (int16_t)pHandle->pParams_str->TMin;
 800203c:	1ad2      	subs	r2, r2, r3
  submid_min = aCCRval[midVal] - aCCRval[minVal];
 800203e:	0040      	lsls	r0, r0, #1
 8002040:	5fc0      	ldrsh	r0, [r0, r7]
  submax_mid_deltmin = submax_mid - (int16_t)pHandle->pParams_str->TMin;
 8002042:	1a52      	subs	r2, r2, r1
  submid_min = aCCRval[midVal] - aCCRval[minVal];
 8002044:	900b      	str	r0, [sp, #44]	; 0x2c
  submid_min_deltmin = submid_min - (int16_t)pHandle->pParams_str->TMin;
 8002046:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8002048:	1ac8      	subs	r0, r1, r3
 800204a:	1bc0      	subs	r0, r0, r7
 800204c:	b287      	uxth	r7, r0
 800204e:	b200      	sxth	r0, r0
 8002050:	900d      	str	r0, [sp, #52]	; 0x34
  pHandle->aShiftval[0]=0;
 8002052:	0020      	movs	r0, r4
 8002054:	30a8      	adds	r0, #168	; 0xa8
 8002056:	6005      	str	r5, [r0, #0]
  pHandle->aShiftval[1]=0;
  pHandle->aShiftval[2]=0;
 8002058:	8085      	strh	r5, [r0, #4]
  {
    pHandle->iflag |= ALFLAG[maxVal];
  }
  else
  {
    if ((1 - submax_mid_deltmin + aCCRval[maxVal] + (int16_t) pHandle->pParams_str->hTADConv)
 800205a:	9801      	ldr	r0, [sp, #4]
  submid_min_deltmin = submid_min - (int16_t)pHandle->pParams_str->TMin;
 800205c:	970f      	str	r7, [sp, #60]	; 0x3c
    if ((1 - submax_mid_deltmin + aCCRval[maxVal] + (int16_t) pHandle->pParams_str->hTADConv)
 800205e:	8c00      	ldrh	r0, [r0, #32]
  submax_mid_deltmin = submax_mid - (int16_t)pHandle->pParams_str->TMin;
 8002060:	b212      	sxth	r2, r2
    if ((1 - submax_mid_deltmin + aCCRval[maxVal] + (int16_t) pHandle->pParams_str->hTADConv)
 8002062:	9003      	str	r0, [sp, #12]
 8002064:	9801      	ldr	r0, [sp, #4]
 8002066:	2720      	movs	r7, #32
 8002068:	5fc0      	ldrsh	r0, [r0, r7]
 800206a:	900e      	str	r0, [sp, #56]	; 0x38
       > (int16_t)(pHandle->Half_PWMPeriod))
 800206c:	0020      	movs	r0, r4
 800206e:	30b8      	adds	r0, #184	; 0xb8
 8002070:	2700      	movs	r7, #0
 8002072:	5fc0      	ldrsh	r0, [r0, r7]
 8002074:	4684      	mov	ip, r0
  if(submax_mid_deltmin > 0)
 8002076:	42aa      	cmp	r2, r5
 8002078:	dd13      	ble.n	80020a2 <R1_CalcDutyCycles+0xde>
    pHandle->iflag |= ALFLAG[maxVal];
 800207a:	4a91      	ldr	r2, [pc, #580]	; (80022c0 <R1_CalcDutyCycles+0x2fc>)
 800207c:	9802      	ldr	r0, [sp, #8]
 800207e:	5c12      	ldrb	r2, [r2, r0]
 8002080:	7032      	strb	r2, [r6, #0]
  max_bad_flag = 0;
 8002082:	0028      	movs	r0, r5
    }
  }

  if(submid_min_deltmin > 0)
  {
    pHandle->iflag |= ALFLAG[minVal];
 8002084:	0026      	movs	r6, r4
 8002086:	36c5      	adds	r6, #197	; 0xc5
 8002088:	7832      	ldrb	r2, [r6, #0]
 800208a:	4d8d      	ldr	r5, [pc, #564]	; (80022c0 <R1_CalcDutyCycles+0x2fc>)
 800208c:	9f06      	ldr	r7, [sp, #24]
 800208e:	9207      	str	r2, [sp, #28]
  if(submid_min_deltmin > 0)
 8002090:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    pHandle->iflag |= ALFLAG[minVal];
 8002092:	57ed      	ldrsb	r5, [r5, r7]
  if(submid_min_deltmin > 0)
 8002094:	2a00      	cmp	r2, #0
 8002096:	dd18      	ble.n	80020ca <R1_CalcDutyCycles+0x106>
    pHandle->iflag |= ALFLAG[minVal];
 8002098:	9a07      	ldr	r2, [sp, #28]
 800209a:	432a      	orrs	r2, r5
 800209c:	7032      	strb	r2, [r6, #0]
  min_bad_flag = 0;
 800209e:	2600      	movs	r6, #0
 80020a0:	e01c      	b.n	80020dc <R1_CalcDutyCycles+0x118>
    if ((1 - submax_mid_deltmin + aCCRval[maxVal] + (int16_t) pHandle->pParams_str->hTADConv)
 80020a2:	2001      	movs	r0, #1
 80020a4:	9f07      	ldr	r7, [sp, #28]
 80020a6:	1a82      	subs	r2, r0, r2
 80020a8:	19d2      	adds	r2, r2, r7
 80020aa:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 80020ac:	19d2      	adds	r2, r2, r7
 80020ae:	4562      	cmp	r2, ip
 80020b0:	dce8      	bgt.n	8002084 <R1_CalcDutyCycles+0xc0>
      pHandle->iflag |= ALFLAG[maxVal];
 80020b2:	9802      	ldr	r0, [sp, #8]
 80020b4:	4a82      	ldr	r2, [pc, #520]	; (80022c0 <R1_CalcDutyCycles+0x2fc>)
 80020b6:	5c12      	ldrb	r2, [r2, r0]
      pHandle->aShiftval[maxVal] = 1U - (uint16_t)submax_mid_deltmin;
 80020b8:	3054      	adds	r0, #84	; 0x54
      pHandle->iflag |= ALFLAG[maxVal];
 80020ba:	7032      	strb	r2, [r6, #0]
      pHandle->aShiftval[maxVal] = 1U - (uint16_t)submax_mid_deltmin;
 80020bc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80020be:	1c5a      	adds	r2, r3, #1
 80020c0:	188a      	adds	r2, r1, r2
 80020c2:	0040      	lsls	r0, r0, #1
 80020c4:	1b92      	subs	r2, r2, r6
 80020c6:	5302      	strh	r2, [r0, r4]
 80020c8:	e7db      	b.n	8002082 <R1_CalcDutyCycles+0xbe>
  }
  else
  {
    if ((submid_min_deltmin - 1 + aCCRval[minVal]) < 0)
 80020ca:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80020cc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80020ce:	3f01      	subs	r7, #1
 80020d0:	42d7      	cmn	r7, r2
 80020d2:	d50e      	bpl.n	80020f2 <R1_CalcDutyCycles+0x12e>
    {
      pHandle->iflag &= ~ALFLAG[minVal];
 80020d4:	9a07      	ldr	r2, [sp, #28]
 80020d6:	43aa      	bics	r2, r5
 80020d8:	7032      	strb	r2, [r6, #0]
      min_bad_flag = 1;
 80020da:	2601      	movs	r6, #1
      pHandle->iflag |= ALFLAG[minVal];
      pHandle->aShiftval[minVal] = (uint16_t)submid_min_deltmin - 1U;
    }
  }

  if ((0U == max_bad_flag) && (0U == min_bad_flag))
 80020dc:	0007      	movs	r7, r0
  {
    SamplePoint1 = (int16_t)aCCRval[midVal] - (int16_t)pHandle->pParams_str->TSample;
 80020de:	9a01      	ldr	r2, [sp, #4]
  if ((0U == max_bad_flag) && (0U == min_bad_flag))
 80020e0:	4337      	orrs	r7, r6
    SamplePoint1 = (int16_t)aCCRval[midVal] - (int16_t)pHandle->pParams_str->TSample;
 80020e2:	8bd2      	ldrh	r2, [r2, #30]
  if ((0U == max_bad_flag) && (0U == min_bad_flag))
 80020e4:	2f00      	cmp	r7, #0
 80020e6:	d10e      	bne.n	8002106 <R1_CalcDutyCycles+0x142>
    SamplePoint1 = (int16_t)aCCRval[midVal] - (int16_t)pHandle->pParams_str->TSample;
 80020e8:	1a88      	subs	r0, r1, r2
 80020ea:	b200      	sxth	r0, r0
    SamplePoint2 = aCCRval[midVal] + (int16_t)pHandle->pParams_str->TMin - (int16_t)pHandle->pParams_str->TSample;
 80020ec:	1a9b      	subs	r3, r3, r2
    SamplePoint2 = SamplePoint1 + (int16_t)pHandle->pParams_str->TSample + (int16_t)pHandle->pParams_str->hTADConv;
  }
  else if (1U == max_bad_flag)
  {
    SamplePoint1 = aCCRval[midVal] - (int16_t)pHandle->pParams_str->TSample;
    SamplePoint2 = aCCRval[midVal] + (int16_t)pHandle->pParams_str->hTADConv;
 80020ee:	18cb      	adds	r3, r1, r3
 80020f0:	e016      	b.n	8002120 <R1_CalcDutyCycles+0x15c>
      pHandle->iflag |= ALFLAG[minVal];
 80020f2:	9a07      	ldr	r2, [sp, #28]
 80020f4:	432a      	orrs	r2, r5
 80020f6:	7032      	strb	r2, [r6, #0]
      pHandle->aShiftval[minVal] = (uint16_t)submid_min_deltmin - 1U;
 80020f8:	9a06      	ldr	r2, [sp, #24]
 80020fa:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 80020fc:	3254      	adds	r2, #84	; 0x54
 80020fe:	0052      	lsls	r2, r2, #1
 8002100:	3e01      	subs	r6, #1
 8002102:	5316      	strh	r6, [r2, r4]
 8002104:	e7cb      	b.n	800209e <R1_CalcDutyCycles+0xda>
  else if ((1U == max_bad_flag) && (1U == min_bad_flag))
 8002106:	2801      	cmp	r0, #1
 8002108:	d000      	beq.n	800210c <R1_CalcDutyCycles+0x148>
 800210a:	e0d1      	b.n	80022b0 <R1_CalcDutyCycles+0x2ec>
 800210c:	2e01      	cmp	r6, #1
 800210e:	d000      	beq.n	8002112 <R1_CalcDutyCycles+0x14e>
 8002110:	e0ca      	b.n	80022a8 <R1_CalcDutyCycles+0x2e4>
    SamplePoint1 = (int16_t)pHandle->Half_PWMPeriod / 2;
 8002112:	4663      	mov	r3, ip
 8002114:	0fd8      	lsrs	r0, r3, #31
    SamplePoint2 = SamplePoint1 + (int16_t)pHandle->pParams_str->TSample + (int16_t)pHandle->pParams_str->hTADConv;
 8002116:	9b03      	ldr	r3, [sp, #12]
    SamplePoint1 = (int16_t)pHandle->Half_PWMPeriod / 2;
 8002118:	4460      	add	r0, ip
 800211a:	1040      	asrs	r0, r0, #1
    SamplePoint2 = SamplePoint1 + (int16_t)pHandle->pParams_str->TSample + (int16_t)pHandle->pParams_str->hTADConv;
 800211c:	189b      	adds	r3, r3, r2
 800211e:	181b      	adds	r3, r3, r0
 8002120:	b21b      	sxth	r3, r3
  {
    SamplePoint2 = aCCRval[midVal] + (int16_t)pHandle->pParams_str->TMin - (int16_t)pHandle->pParams_str->TSample;
    SamplePoint1 = aCCRval[midVal];
  }

  if ((SamplePoint2-SamplePoint1) < (int16_t)pHandle->pParams_str->hTADConv)
 8002122:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 8002124:	1a1e      	subs	r6, r3, r0
 8002126:	42be      	cmp	r6, r7
 8002128:	da10      	bge.n	800214c <R1_CalcDutyCycles+0x188>
  {
    pHandle->iflag &=  ALFLAG[maxVal];
 800212a:	0023      	movs	r3, r4
 800212c:	4864      	ldr	r0, [pc, #400]	; (80022c0 <R1_CalcDutyCycles+0x2fc>)
 800212e:	9f02      	ldr	r7, [sp, #8]
 8002130:	33c5      	adds	r3, #197	; 0xc5
 8002132:	781e      	ldrb	r6, [r3, #0]
 8002134:	5dc0      	ldrb	r0, [r0, r7]
 8002136:	4030      	ands	r0, r6
    pHandle->iflag &= ~ALFLAG[minVal];
 8002138:	43a8      	bics	r0, r5
 800213a:	7018      	strb	r0, [r3, #0]
    SamplePoint1 = (int16_t)pHandle->Half_PWMPeriod /2 ;
 800213c:	4663      	mov	r3, ip
 800213e:	0fd8      	lsrs	r0, r3, #31
    SamplePoint2 = SamplePoint1 + (int16_t)pHandle->pParams_str->TSample + (int16_t)pHandle->pParams_str->hTADConv;
 8002140:	9b03      	ldr	r3, [sp, #12]
    SamplePoint1 = (int16_t)pHandle->Half_PWMPeriod /2 ;
 8002142:	4460      	add	r0, ip
    SamplePoint2 = SamplePoint1 + (int16_t)pHandle->pParams_str->TSample + (int16_t)pHandle->pParams_str->hTADConv;
 8002144:	189a      	adds	r2, r3, r2
    SamplePoint1 = (int16_t)pHandle->Half_PWMPeriod /2 ;
 8002146:	1040      	asrs	r0, r0, #1
    SamplePoint2 = SamplePoint1 + (int16_t)pHandle->pParams_str->TSample + (int16_t)pHandle->pParams_str->hTADConv;
 8002148:	1812      	adds	r2, r2, r0
 800214a:	b213      	sxth	r3, r2
  {
    /* Nothing to do */
  }

  /* Saturate sampling point */
  if ((SamplePoint2 >= (int16_t)(pHandle->Half_PWMPeriod)) || (SamplePoint2 <= 0))
 800214c:	4563      	cmp	r3, ip
 800214e:	da01      	bge.n	8002154 <R1_CalcDutyCycles+0x190>
 8002150:	2b00      	cmp	r3, #0
 8002152:	dc0a      	bgt.n	800216a <R1_CalcDutyCycles+0x1a6>
  {
    pHandle->iflag &=  ALFLAG[maxVal];
 8002154:	0023      	movs	r3, r4
 8002156:	4a5a      	ldr	r2, [pc, #360]	; (80022c0 <R1_CalcDutyCycles+0x2fc>)
 8002158:	9f02      	ldr	r7, [sp, #8]
 800215a:	33c5      	adds	r3, #197	; 0xc5
 800215c:	781e      	ldrb	r6, [r3, #0]
 800215e:	5dd2      	ldrb	r2, [r2, r7]
 8002160:	4032      	ands	r2, r6
 8002162:	701a      	strb	r2, [r3, #0]
    SamplePoint2 = aCCRval[midVal] + (int16_t)pHandle->pParams_str->hTADConv;
 8002164:	9b03      	ldr	r3, [sp, #12]
 8002166:	18c9      	adds	r1, r1, r3
 8002168:	b20b      	sxth	r3, r1
  }
  else
  {
    /* Nothing to do */
  }
  if ((SamplePoint1 >= (int16_t)pHandle->Half_PWMPeriod) || (SamplePoint1 <= 0))
 800216a:	4560      	cmp	r0, ip
 800216c:	da01      	bge.n	8002172 <R1_CalcDutyCycles+0x1ae>
 800216e:	2800      	cmp	r0, #0
 8002170:	dc05      	bgt.n	800217e <R1_CalcDutyCycles+0x1ba>
  {
    pHandle->iflag &= ~ALFLAG[minVal];
 8002172:	0021      	movs	r1, r4
 8002174:	31c5      	adds	r1, #197	; 0xc5
 8002176:	780a      	ldrb	r2, [r1, #0]
    SamplePoint1 = aCCRval[midVal];
 8002178:	9805      	ldr	r0, [sp, #20]
    pHandle->iflag &= ~ALFLAG[minVal];
 800217a:	43aa      	bics	r2, r5
 800217c:	700a      	strb	r2, [r1, #0]
  else
  {
    /* Nothing to do */
  }

  pHandle->CntSmp1 = SamplePoint1;
 800217e:	b282      	uxth	r2, r0
 8002180:	9202      	str	r2, [sp, #8]
 8002182:	0022      	movs	r2, r4
  pHandle->CntSmp2 = SamplePoint2;
 8002184:	b29b      	uxth	r3, r3
 8002186:	9303      	str	r3, [sp, #12]
 8002188:	0023      	movs	r3, r4
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE);
 800218a:	2002      	movs	r0, #2
  pHandle->CntSmp1 = SamplePoint1;
 800218c:	9902      	ldr	r1, [sp, #8]
 800218e:	32ba      	adds	r2, #186	; 0xba
 8002190:	8011      	strh	r1, [r2, #0]
  pHandle->CntSmp2 = SamplePoint2;
 8002192:	9a03      	ldr	r2, [sp, #12]
 8002194:	33bc      	adds	r3, #188	; 0xbc
 8002196:	801a      	strh	r2, [r3, #0]

  /* Critical section start */
  LL_DMA_DisableIT_TC(DMAx, pHandle->pParams_str->DMAChannelX);
 8002198:	9b01      	ldr	r3, [sp, #4]

  pHandle->DmaBuffCCR_latch[0] = pHandle->_Super.CntPhA + pHandle->aShiftval[0];
  pHandle->DmaBuffCCR_latch[1] = pHandle->_Super.CntPhB + pHandle->aShiftval[1];
  pHandle->DmaBuffCCR_latch[2] = pHandle->_Super.CntPhC + pHandle->aShiftval[2];
 800219a:	2198      	movs	r1, #152	; 0x98
  LL_DMA_DisableIT_TC(DMAx, pHandle->pParams_str->DMAChannelX);
 800219c:	68db      	ldr	r3, [r3, #12]
  pHandle->DmaBuffCCR_latch[2] = pHandle->_Super.CntPhC + pHandle->aShiftval[2];
 800219e:	468c      	mov	ip, r1
  LL_DMA_DisableIT_TC(DMAx, pHandle->pParams_str->DMAChannelX);
 80021a0:	9305      	str	r3, [sp, #20]
 80021a2:	9a05      	ldr	r2, [sp, #20]
 80021a4:	4b47      	ldr	r3, [pc, #284]	; (80022c4 <R1_CalcDutyCycles+0x300>)
  pHandle->DmaBuffCCR_latch[2] = pHandle->_Super.CntPhC + pHandle->aShiftval[2];
 80021a6:	44a4      	add	ip, r4
 80021a8:	189b      	adds	r3, r3, r2
 80021aa:	3b01      	subs	r3, #1
 80021ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80021ae:	781b      	ldrb	r3, [r3, #0]
 80021b0:	4661      	mov	r1, ip
 80021b2:	18d3      	adds	r3, r2, r3
 80021b4:	681a      	ldr	r2, [r3, #0]
 80021b6:	9d04      	ldr	r5, [sp, #16]
 80021b8:	4382      	bics	r2, r0
 80021ba:	601a      	str	r2, [r3, #0]
  pHandle->DmaBuffCCR_latch[0] = pHandle->_Super.CntPhA + pHandle->aShiftval[0];
 80021bc:	0023      	movs	r3, r4
 80021be:	33a8      	adds	r3, #168	; 0xa8
 80021c0:	8818      	ldrh	r0, [r3, #0]
 80021c2:	9b08      	ldr	r3, [sp, #32]
 80021c4:	181f      	adds	r7, r3, r0
 80021c6:	0023      	movs	r3, r4
 80021c8:	b2bf      	uxth	r7, r7
 80021ca:	3394      	adds	r3, #148	; 0x94
 80021cc:	801f      	strh	r7, [r3, #0]
  pHandle->DmaBuffCCR_latch[1] = pHandle->_Super.CntPhB + pHandle->aShiftval[1];
 80021ce:	8ada      	ldrh	r2, [r3, #22]
 80021d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80021d2:	189e      	adds	r6, r3, r2
 80021d4:	0023      	movs	r3, r4
 80021d6:	b2b6      	uxth	r6, r6
 80021d8:	3396      	adds	r3, #150	; 0x96
 80021da:	801e      	strh	r6, [r3, #0]
  pHandle->DmaBuffCCR_latch[2] = pHandle->_Super.CntPhC + pHandle->aShiftval[2];
 80021dc:	3316      	adds	r3, #22
 80021de:	881b      	ldrh	r3, [r3, #0]
 80021e0:	18ed      	adds	r5, r5, r3
 80021e2:	b2ad      	uxth	r5, r5
 80021e4:	800d      	strh	r5, [r1, #0]
  /* Second half PWM period CCR value transfered by DMA */
  pHandle->DmaBuffCCR_latch[3]= pHandle->_Super.CntPhA - pHandle->aShiftval[0];
 80021e6:	9908      	ldr	r1, [sp, #32]
 80021e8:	1a08      	subs	r0, r1, r0
 80021ea:	219a      	movs	r1, #154	; 0x9a
 80021ec:	468c      	mov	ip, r1
 80021ee:	44a4      	add	ip, r4
 80021f0:	4661      	mov	r1, ip
 80021f2:	b280      	uxth	r0, r0
 80021f4:	8008      	strh	r0, [r1, #0]
  pHandle->DmaBuffCCR_latch[4]= pHandle->_Super.CntPhB - pHandle->aShiftval[1];
 80021f6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80021f8:	1a8a      	subs	r2, r1, r2
 80021fa:	219c      	movs	r1, #156	; 0x9c
 80021fc:	468c      	mov	ip, r1
 80021fe:	44a4      	add	ip, r4
 8002200:	4661      	mov	r1, ip
 8002202:	b292      	uxth	r2, r2
 8002204:	800a      	strh	r2, [r1, #0]
  pHandle->DmaBuffCCR_latch[5]= pHandle->_Super.CntPhC - pHandle->aShiftval[2];
 8002206:	9904      	ldr	r1, [sp, #16]
 8002208:	1acb      	subs	r3, r1, r3
 800220a:	219e      	movs	r1, #158	; 0x9e
 800220c:	468c      	mov	ip, r1
 800220e:	44a4      	add	ip, r4
 8002210:	4661      	mov	r1, ip
 8002212:	b29b      	uxth	r3, r3
 8002214:	800b      	strh	r3, [r1, #0]

  if (pHandle->TCDoneFlag == true)
 8002216:	21c9      	movs	r1, #201	; 0xc9
 8002218:	468c      	mov	ip, r1
 800221a:	44a4      	add	ip, r4
 800221c:	4661      	mov	r1, ip
 800221e:	7809      	ldrb	r1, [r1, #0]
 8002220:	2900      	cmp	r1, #0
 8002222:	d016      	beq.n	8002252 <R1_CalcDutyCycles+0x28e>
  {
    /* First half PWM period CCR value transfered by DMA */
    pHandle->DmaBuffCCR[0] = pHandle->DmaBuffCCR_latch[0];
 8002224:	2188      	movs	r1, #136	; 0x88
 8002226:	468c      	mov	ip, r1
 8002228:	44a4      	add	ip, r4
 800222a:	4661      	mov	r1, ip
 800222c:	800f      	strh	r7, [r1, #0]
    pHandle->DmaBuffCCR[1] = pHandle->DmaBuffCCR_latch[1];
 800222e:	0027      	movs	r7, r4
 8002230:	378a      	adds	r7, #138	; 0x8a
 8002232:	803e      	strh	r6, [r7, #0]
    pHandle->DmaBuffCCR[2] = pHandle->DmaBuffCCR_latch[2];
 8002234:	0026      	movs	r6, r4
 8002236:	368c      	adds	r6, #140	; 0x8c
 8002238:	8035      	strh	r5, [r6, #0]
    /* Second half PWM period CCR value transfered by DMA */
    pHandle->DmaBuffCCR[3]= pHandle->DmaBuffCCR_latch[3];
 800223a:	0025      	movs	r5, r4
 800223c:	358e      	adds	r5, #142	; 0x8e
 800223e:	8028      	strh	r0, [r5, #0]
    pHandle->DmaBuffCCR[4]= pHandle->DmaBuffCCR_latch[4];
 8002240:	0020      	movs	r0, r4
 8002242:	3090      	adds	r0, #144	; 0x90
 8002244:	8002      	strh	r2, [r0, #0]
    pHandle->DmaBuffCCR[5]= pHandle->DmaBuffCCR_latch[5];
 8002246:	0022      	movs	r2, r4
 8002248:	3292      	adds	r2, #146	; 0x92
 800224a:	8013      	strh	r3, [r2, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 800224c:	4b1e      	ldr	r3, [pc, #120]	; (80022c8 <R1_CalcDutyCycles+0x304>)
 800224e:	9a02      	ldr	r2, [sp, #8]
 8002250:	641a      	str	r2, [r3, #64]	; 0x40
  else
  {
    /* Do nothing, it will be applied during DMA transfer complete IRQ */
  }
  /* Critical section end */
  LL_DMA_EnableIT_TC(DMAx, pHandle->pParams_str->DMAChannelX);
 8002252:	9905      	ldr	r1, [sp, #20]
 8002254:	980c      	ldr	r0, [sp, #48]	; 0x30
 8002256:	f7ff fce9 	bl	8001c2c <LL_DMA_EnableIT_TC>

  LL_ADC_REG_SetSequencerChannels(ADC1, __LL_ADC_DECIMAL_NB_TO_CHANNEL (pHandle->pParams_str->IChannel));
 800225a:	9b01      	ldr	r3, [sp, #4]
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 800225c:	2007      	movs	r0, #7
 800225e:	3303      	adds	r3, #3
 8002260:	7fda      	ldrb	r2, [r3, #31]
  WRITE_REG(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002262:	2380      	movs	r3, #128	; 0x80
 8002264:	019b      	lsls	r3, r3, #6
 8002266:	4093      	lsls	r3, r2
 8002268:	4a18      	ldr	r2, [pc, #96]	; (80022cc <R1_CalcDutyCycles+0x308>)
 800226a:	0b5b      	lsrs	r3, r3, #13
 800226c:	6293      	str	r3, [r2, #40]	; 0x28
  LL_ADC_SetSamplingTimeCommonChannels (ADC1, pHandle->pParams_str->ISamplingTime);
 800226e:	9b01      	ldr	r3, [sp, #4]
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 8002270:	6951      	ldr	r1, [r2, #20]
 8002272:	3304      	adds	r3, #4
 8002274:	7fdb      	ldrb	r3, [r3, #31]
 8002276:	4381      	bics	r1, r0
 8002278:	430b      	orrs	r3, r1
 800227a:	6153      	str	r3, [r2, #20]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 800227c:	68d1      	ldr	r1, [r2, #12]
 800227e:	4b14      	ldr	r3, [pc, #80]	; (80022d0 <R1_CalcDutyCycles+0x30c>)
 8002280:	4019      	ands	r1, r3
 8002282:	2388      	movs	r3, #136	; 0x88
 8002284:	00db      	lsls	r3, r3, #3
 8002286:	430b      	orrs	r3, r1
 8002288:	60d3      	str	r3, [r2, #12]
  LL_ADC_REG_SetTriggerSource(ADC1, LL_ADC_REG_TRIG_EXT_TIM1_CH4);

  pHandle->DmaBuffCCR_ADCTrig[0] = SamplePoint2;
 800228a:	0023      	movs	r3, r4
 800228c:	9a03      	ldr	r2, [sp, #12]
 800228e:	33ae      	adds	r3, #174	; 0xae
 8002290:	801a      	strh	r2, [r3, #0]
  pHandle->DmaBuffCCR_ADCTrig[2] = SamplePoint1;
 8002292:	9a02      	ldr	r2, [sp, #8]
  }
  else
  {
    hAux = MC_NO_ERROR;
  }
  if (pHandle->_Super.SWerror == 1u)
 8002294:	3456      	adds	r4, #86	; 0x56
  pHandle->DmaBuffCCR_ADCTrig[2] = SamplePoint1;
 8002296:	809a      	strh	r2, [r3, #4]
  if (pHandle->_Super.SWerror == 1u)
 8002298:	8820      	ldrh	r0, [r4, #0]
  if (pHandle->FOCDurationFlag == true)
 800229a:	331a      	adds	r3, #26
 800229c:	781b      	ldrb	r3, [r3, #0]
  if (pHandle->_Super.SWerror == 1u)
 800229e:	2801      	cmp	r0, #1
 80022a0:	d00b      	beq.n	80022ba <R1_CalcDutyCycles+0x2f6>
    hAux = MC_DURATION;
 80022a2:	b298      	uxth	r0, r3
  {
    /* Nothing to do */
  }

  return (hAux);
}
 80022a4:	b013      	add	sp, #76	; 0x4c
 80022a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    SamplePoint1 = aCCRval[midVal] - (int16_t)pHandle->pParams_str->TSample;
 80022a8:	1a88      	subs	r0, r1, r2
    SamplePoint2 = aCCRval[midVal] + (int16_t)pHandle->pParams_str->hTADConv;
 80022aa:	9b03      	ldr	r3, [sp, #12]
    SamplePoint1 = aCCRval[midVal] - (int16_t)pHandle->pParams_str->TSample;
 80022ac:	b200      	sxth	r0, r0
    SamplePoint2 = aCCRval[midVal] + (int16_t)pHandle->pParams_str->hTADConv;
 80022ae:	e71e      	b.n	80020ee <R1_CalcDutyCycles+0x12a>
    SamplePoint2 = aCCRval[midVal] + (int16_t)pHandle->pParams_str->TMin - (int16_t)pHandle->pParams_str->TSample;
 80022b0:	1a9b      	subs	r3, r3, r2
 80022b2:	18cb      	adds	r3, r1, r3
    SamplePoint1 = aCCRval[midVal];
 80022b4:	9805      	ldr	r0, [sp, #20]
    SamplePoint2 = aCCRval[midVal] + (int16_t)pHandle->pParams_str->TMin - (int16_t)pHandle->pParams_str->TSample;
 80022b6:	b21b      	sxth	r3, r3
    SamplePoint1 = aCCRval[midVal];
 80022b8:	e733      	b.n	8002122 <R1_CalcDutyCycles+0x15e>
    pHandle->_Super.SWerror = 0u;
 80022ba:	2300      	movs	r3, #0
 80022bc:	8023      	strh	r3, [r4, #0]
 80022be:	e7f1      	b.n	80022a4 <R1_CalcDutyCycles+0x2e0>
 80022c0:	0800505c 	.word	0x0800505c
 80022c4:	0800505f 	.word	0x0800505f
 80022c8:	40012c00 	.word	0x40012c00
 80022cc:	40012400 	.word	0x40012400
 80022d0:	fffff23f 	.word	0xfffff23f

080022d4 <R1_Init>:
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80022d4:	0003      	movs	r3, r0
{
 80022d6:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80022d8:	33cc      	adds	r3, #204	; 0xcc
 80022da:	681e      	ldr	r6, [r3, #0]
{
 80022dc:	b087      	sub	sp, #28
  DMA_TypeDef * DMAx = pHandle->pParams_str->DMAx;
 80022de:	68b3      	ldr	r3, [r6, #8]
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80022e0:	6874      	ldr	r4, [r6, #4]
  ADC_TypeDef * ADCx = pHandle->pParams_str->ADCx;
 80022e2:	6835      	ldr	r5, [r6, #0]
{
 80022e4:	9002      	str	r0, [sp, #8]
  DMA_TypeDef * DMAx = pHandle->pParams_str->DMAx;
 80022e6:	9301      	str	r3, [sp, #4]
  R1_1ShuntMotorVarsInit(&pHandle->_Super);
 80022e8:	f7ff fcac 	bl	8001c44 <R1_1ShuntMotorVarsInit>
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
{
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80022ec:	2180      	movs	r1, #128	; 0x80
 80022ee:	4b69      	ldr	r3, [pc, #420]	; (8002494 <R1_Init+0x1c0>)
 80022f0:	03c9      	lsls	r1, r1, #15
 80022f2:	699a      	ldr	r2, [r3, #24]
  LL_TIM_OC_DisablePreload(TIMx, LL_TIM_CHANNEL_CH4);
 80022f4:	2780      	movs	r7, #128	; 0x80
 80022f6:	430a      	orrs	r2, r1
 80022f8:	619a      	str	r2, [r3, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80022fa:	699b      	ldr	r3, [r3, #24]
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_DBGMCU_APB1_GRP2_FreezePeriph(uint32_t Periphs)
{
  SET_BIT(DBGMCU->APB2FZ, Periphs);
 80022fc:	4a66      	ldr	r2, [pc, #408]	; (8002498 <R1_Init+0x1c4>)
 80022fe:	400b      	ands	r3, r1
 8002300:	9305      	str	r3, [sp, #20]
  (void)tmpreg;
 8002302:	9b05      	ldr	r3, [sp, #20]
 8002304:	2380      	movs	r3, #128	; 0x80
 8002306:	68d1      	ldr	r1, [r2, #12]
 8002308:	011b      	lsls	r3, r3, #4
 800230a:	430b      	orrs	r3, r1
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 800230c:	2101      	movs	r1, #1
 800230e:	60d3      	str	r3, [r2, #12]
 8002310:	6823      	ldr	r3, [r4, #0]
  MODIFY_REG(TIMx->CR1, (TIM_CR1_DIR | TIM_CR1_CMS), CounterMode);
 8002312:	2270      	movs	r2, #112	; 0x70
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8002314:	438b      	bics	r3, r1
 8002316:	6023      	str	r3, [r4, #0]
  MODIFY_REG(TIMx->CR1, (TIM_CR1_DIR | TIM_CR1_CMS), CounterMode);
 8002318:	2340      	movs	r3, #64	; 0x40
 800231a:	6820      	ldr	r0, [r4, #0]
 800231c:	017f      	lsls	r7, r7, #5
 800231e:	4390      	bics	r0, r2
 8002320:	4303      	orrs	r3, r0
 8002322:	6023      	str	r3, [r4, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8002324:	6863      	ldr	r3, [r4, #4]
  LL_TIM_OC_DisablePreload(TIMx, LL_TIM_CHANNEL_CH1);
 8002326:	0020      	movs	r0, r4
 8002328:	4393      	bics	r3, r2
 800232a:	6063      	str	r3, [r4, #4]
 800232c:	f7ff fc38 	bl	8001ba0 <LL_TIM_OC_DisablePreload>
  LL_TIM_OC_DisablePreload(TIMx, LL_TIM_CHANNEL_CH2);
 8002330:	0020      	movs	r0, r4
 8002332:	2110      	movs	r1, #16
 8002334:	f7ff fc34 	bl	8001ba0 <LL_TIM_OC_DisablePreload>
  LL_TIM_OC_DisablePreload(TIMx, LL_TIM_CHANNEL_CH3);
 8002338:	2180      	movs	r1, #128	; 0x80
 800233a:	0020      	movs	r0, r4
 800233c:	0049      	lsls	r1, r1, #1
 800233e:	f7ff fc2f 	bl	8001ba0 <LL_TIM_OC_DisablePreload>
  LL_TIM_OC_DisablePreload(TIMx, LL_TIM_CHANNEL_CH4);
 8002342:	0039      	movs	r1, r7
 8002344:	0020      	movs	r0, r4
 8002346:	f7ff fc2b 	bl	8001ba0 <LL_TIM_OC_DisablePreload>
  SET_BIT(TIMx->CCER, Channels);
 800234a:	6a23      	ldr	r3, [r4, #32]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 800234c:	4953      	ldr	r1, [pc, #332]	; (800249c <R1_Init+0x1c8>)
 800234e:	431f      	orrs	r7, r3
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8002350:	2300      	movs	r3, #0
  SET_BIT(TIMx->CCER, Channels);
 8002352:	6227      	str	r7, [r4, #32]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8002354:	6323      	str	r3, [r4, #48]	; 0x30
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_BRK(TIM_TypeDef *TIMx)
{
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8002356:	3b81      	subs	r3, #129	; 0x81
 8002358:	6123      	str	r3, [r4, #16]
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_BRK(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->DIER, TIM_DIER_BIE);
 800235a:	68e2      	ldr	r2, [r4, #12]
 800235c:	3302      	adds	r3, #2
 800235e:	33ff      	adds	r3, #255	; 0xff
 8002360:	4313      	orrs	r3, r2
 8002362:	60e3      	str	r3, [r4, #12]
  SET_BIT(TIMx->CCER, Channels);
 8002364:	6a22      	ldr	r2, [r4, #32]
 8002366:	4b4e      	ldr	r3, [pc, #312]	; (80024a0 <R1_Init+0x1cc>)
  LL_DMA_ConfigTransfer(DMAx, pHandle->pParams_str->DMAChannelX, DMA_CFG); /* To be removed should be done by cubeMX */
 8002368:	68f7      	ldr	r7, [r6, #12]
 800236a:	4313      	orrs	r3, r2
 800236c:	6223      	str	r3, [r4, #32]
 800236e:	4b4d      	ldr	r3, [pc, #308]	; (80024a4 <R1_Init+0x1d0>)
 8002370:	9a01      	ldr	r2, [sp, #4]
 8002372:	9303      	str	r3, [sp, #12]
 8002374:	19db      	adds	r3, r3, r7
 8002376:	3b01      	subs	r3, #1
 8002378:	781b      	ldrb	r3, [r3, #0]
  LL_DMA_SetDataLength(DMAx, pHandle->pParams_str->DMAChannelX, DMA_TRANSFER_LENGTH_CCR);
 800237a:	9801      	ldr	r0, [sp, #4]
 800237c:	189b      	adds	r3, r3, r2
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	400a      	ands	r2, r1
 8002382:	4949      	ldr	r1, [pc, #292]	; (80024a8 <R1_Init+0x1d4>)
 8002384:	430a      	orrs	r2, r1
 8002386:	601a      	str	r2, [r3, #0]
  MODIFY_REG(TIMx->DCR, (TIM_DCR_DBL | TIM_DCR_DBA), (DMABurstBaseAddress | DMABurstLength));
 8002388:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800238a:	4a48      	ldr	r2, [pc, #288]	; (80024ac <R1_Init+0x1d8>)
 800238c:	4011      	ands	r1, r2
 800238e:	4a48      	ldr	r2, [pc, #288]	; (80024b0 <R1_Init+0x1dc>)
 8002390:	430a      	orrs	r2, r1
 8002392:	64a2      	str	r2, [r4, #72]	; 0x48
  LL_DMA_SetMemoryAddress(DMAx, pHandle->pParams_str->DMAChannelX, (uint32_t)&pHandle->DmaBuffCCR[0]);
 8002394:	9a02      	ldr	r2, [sp, #8]
  LL_DMA_SetDataLength(DMAx, pHandle->pParams_str->DMAChannelX, DMA_TRANSFER_LENGTH_CCR);
 8002396:	0039      	movs	r1, r7
  LL_DMA_SetMemoryAddress(DMAx, pHandle->pParams_str->DMAChannelX, (uint32_t)&pHandle->DmaBuffCCR[0]);
 8002398:	3288      	adds	r2, #136	; 0x88
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 800239a:	60da      	str	r2, [r3, #12]
  LL_DMA_SetPeriphAddress(DMAx, pHandle->pParams_str->DMAChannelX, (uint32_t) &TIMx->DMAR);
 800239c:	0022      	movs	r2, r4
 800239e:	324c      	adds	r2, #76	; 0x4c
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 80023a0:	609a      	str	r2, [r3, #8]
  LL_DMA_SetDataLength(DMAx, pHandle->pParams_str->DMAChannelX, DMA_TRANSFER_LENGTH_CCR);
 80023a2:	2206      	movs	r2, #6
 80023a4:	f7ff fc34 	bl	8001c10 <LL_DMA_SetDataLength>
  LL_DMA_ConfigTransfer(DMAx, pHandle->pParams_str->DMASamplingPtChannelX, DMA_CFG); /* To be removed should be done by cubeMX */
 80023a8:	6931      	ldr	r1, [r6, #16]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 80023aa:	9b03      	ldr	r3, [sp, #12]
 80023ac:	9a01      	ldr	r2, [sp, #4]
 80023ae:	185b      	adds	r3, r3, r1
 80023b0:	3b01      	subs	r3, #1
 80023b2:	781b      	ldrb	r3, [r3, #0]
 80023b4:	4839      	ldr	r0, [pc, #228]	; (800249c <R1_Init+0x1c8>)
 80023b6:	189b      	adds	r3, r3, r2
 80023b8:	681a      	ldr	r2, [r3, #0]
  LL_DMA_SetPeriphAddress(DMAx, pHandle->pParams_str->DMASamplingPtChannelX, (uint32_t) &TIMx->CCR4);
 80023ba:	3440      	adds	r4, #64	; 0x40
 80023bc:	4002      	ands	r2, r0
 80023be:	483a      	ldr	r0, [pc, #232]	; (80024a8 <R1_Init+0x1d4>)
 80023c0:	4302      	orrs	r2, r0
 80023c2:	601a      	str	r2, [r3, #0]
  LL_DMA_SetMemoryAddress(DMAx, pHandle->pParams_str->DMASamplingPtChannelX, (uint32_t)&pHandle->DmaBuffCCR_ADCTrig[0]);
 80023c4:	9a02      	ldr	r2, [sp, #8]
  LL_DMA_SetDataLength(DMAx, pHandle->pParams_str->DMASamplingPtChannelX, DMA_TRANSFER_LENGTH_SAMPLING_POINT);
 80023c6:	9801      	ldr	r0, [sp, #4]
  LL_DMA_SetMemoryAddress(DMAx, pHandle->pParams_str->DMASamplingPtChannelX, (uint32_t)&pHandle->DmaBuffCCR_ADCTrig[0]);
 80023c8:	32ae      	adds	r2, #174	; 0xae
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 80023ca:	60da      	str	r2, [r3, #12]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 80023cc:	609c      	str	r4, [r3, #8]
  LL_DMA_SetDataLength(DMAx, pHandle->pParams_str->DMASamplingPtChannelX, DMA_TRANSFER_LENGTH_SAMPLING_POINT);
 80023ce:	2203      	movs	r2, #3
 80023d0:	f7ff fc1e 	bl	8001c10 <LL_DMA_SetDataLength>
  LL_DMA_EnableIT_TC(DMAx, pHandle->pParams_str->DMAChannelX);
 80023d4:	0039      	movs	r1, r7
 80023d6:	9801      	ldr	r0, [sp, #4]
 80023d8:	f7ff fc28 	bl	8001c2c <LL_DMA_EnableIT_TC>
  LL_DMA_SetMemoryAddress(DMAx, pHandle->pParams_str->DMA_ADC_DR_ChannelX, (uint32_t)pHandle->CurConv);
 80023dc:	69b1      	ldr	r1, [r6, #24]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 80023de:	9b03      	ldr	r3, [sp, #12]
 80023e0:	9801      	ldr	r0, [sp, #4]
 80023e2:	185b      	adds	r3, r3, r1
 80023e4:	3b01      	subs	r3, #1
 80023e6:	9a02      	ldr	r2, [sp, #8]
 80023e8:	781b      	ldrb	r3, [r3, #0]
 80023ea:	32b4      	adds	r2, #180	; 0xb4
 80023ec:	181b      	adds	r3, r3, r0
 80023ee:	60da      	str	r2, [r3, #12]
  LL_DMA_SetPeriphAddress(DMAx, pHandle->pParams_str->DMA_ADC_DR_ChannelX, (uint32_t)&ADCx->DR);
 80023f0:	002a      	movs	r2, r5
 80023f2:	3240      	adds	r2, #64	; 0x40
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 80023f4:	609a      	str	r2, [r3, #8]
  LL_DMA_SetDataLength(DMAx, pHandle->pParams_str->DMA_ADC_DR_ChannelX, DMA_TRANSFER_LENGTH_ADC);
 80023f6:	2202      	movs	r2, #2
 80023f8:	f7ff fc0a 	bl	8001c10 <LL_DMA_SetDataLength>
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 80023fc:	2204      	movs	r2, #4
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_EOS(ADC_TypeDef *ADCx)
{
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOS);
 80023fe:	2108      	movs	r1, #8
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8002400:	686b      	ldr	r3, [r5, #4]
  MODIFY_REG(ADCx->CR,
 8002402:	482c      	ldr	r0, [pc, #176]	; (80024b4 <R1_Init+0x1e0>)
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOC);
 8002404:	4393      	bics	r3, r2
 8002406:	606b      	str	r3, [r5, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8002408:	602a      	str	r2, [r5, #0]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOS);
 800240a:	686b      	ldr	r3, [r5, #4]
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTP) == (ADC_CR_ADSTP));
 800240c:	2710      	movs	r7, #16
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_EOS);
 800240e:	438b      	bics	r3, r1
 8002410:	606b      	str	r3, [r5, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOS);
 8002412:	6029      	str	r1, [r5, #0]
  MODIFY_REG(ADCx->CR,
 8002414:	2180      	movs	r1, #128	; 0x80
 8002416:	4b28      	ldr	r3, [pc, #160]	; (80024b8 <R1_Init+0x1e4>)
 8002418:	0609      	lsls	r1, r1, #24
 800241a:	689c      	ldr	r4, [r3, #8]
 800241c:	4004      	ands	r4, r0
 800241e:	4321      	orrs	r1, r4
 8002420:	6099      	str	r1, [r3, #8]
  return (READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS));
 8002422:	2102      	movs	r1, #2
  return (READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL));
 8002424:	689c      	ldr	r4, [r3, #8]
         (LL_ADC_REG_IsStopConversionOngoing(ADC1) == SET) ||
 8002426:	2c00      	cmp	r4, #0
 8002428:	dbfc      	blt.n	8002424 <R1_Init+0x150>
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART));
 800242a:	689c      	ldr	r4, [r3, #8]
  while ((LL_ADC_IsCalibrationOnGoing(ADC1) == SET) ||
 800242c:	4214      	tst	r4, r2
 800242e:	d1f9      	bne.n	8002424 <R1_Init+0x150>
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTP) == (ADC_CR_ADSTP));
 8002430:	689c      	ldr	r4, [r3, #8]
         (LL_ADC_REG_IsConversionOngoing(ADC1) == SET) ||
 8002432:	423c      	tst	r4, r7
 8002434:	d1f6      	bne.n	8002424 <R1_Init+0x150>
  return (READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS));
 8002436:	689c      	ldr	r4, [r3, #8]
         (LL_ADC_REG_IsStopConversionOngoing(ADC1) == SET) ||
 8002438:	420c      	tst	r4, r1
 800243a:	d1f3      	bne.n	8002424 <R1_Init+0x150>
  MODIFY_REG(ADCx->CR,
 800243c:	2201      	movs	r2, #1
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 800243e:	2403      	movs	r4, #3
  MODIFY_REG(ADCx->CR,
 8002440:	6899      	ldr	r1, [r3, #8]
 8002442:	4001      	ands	r1, r0
 8002444:	4311      	orrs	r1, r2
 8002446:	6099      	str	r1, [r3, #8]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 8002448:	68e9      	ldr	r1, [r5, #12]
 800244a:	481c      	ldr	r0, [pc, #112]	; (80024bc <R1_Init+0x1e8>)
 800244c:	4001      	ands	r1, r0
 800244e:	60e9      	str	r1, [r5, #12]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 8002450:	68d9      	ldr	r1, [r3, #12]
 8002452:	43a1      	bics	r1, r4
 8002454:	4311      	orrs	r1, r2
 8002456:	60d9      	str	r1, [r3, #12]
  return (READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY));
 8002458:	6819      	ldr	r1, [r3, #0]
  while (LL_ADC_IsActiveFlag_ADRDY(ADC1) == RESET)
 800245a:	4211      	tst	r1, r2
 800245c:	d0fc      	beq.n	8002458 <R1_Init+0x184>
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 800245e:	2380      	movs	r3, #128	; 0x80
 8002460:	68e9      	ldr	r1, [r5, #12]
 8002462:	00db      	lsls	r3, r3, #3
 8002464:	4001      	ands	r1, r0
 8002466:	430b      	orrs	r3, r1
  LL_ADC_REG_SetSequencerChannels (ADCx, __LL_ADC_DECIMAL_NB_TO_CHANNEL (pHandle->pParams_str->IChannel));
 8002468:	0011      	movs	r1, r2
 800246a:	60eb      	str	r3, [r5, #12]
 800246c:	3603      	adds	r6, #3
 800246e:	7ff3      	ldrb	r3, [r6, #31]
 8002470:	4099      	lsls	r1, r3
  WRITE_REG(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002472:	034b      	lsls	r3, r1, #13
 8002474:	0b5b      	lsrs	r3, r3, #13
 8002476:	62ab      	str	r3, [r5, #40]	; 0x28
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8002478:	4b11      	ldr	r3, [pc, #68]	; (80024c0 <R1_Init+0x1ec>)
 800247a:	6819      	ldr	r1, [r3, #0]
 800247c:	430a      	orrs	r2, r1
 800247e:	601a      	str	r2, [r3, #0]
  pHandle->ADCRegularLocked=false; /* We allow ADC usage for regular conversion on Systick */
 8002480:	2200      	movs	r2, #0
 8002482:	9b02      	ldr	r3, [sp, #8]
 8002484:	33ca      	adds	r3, #202	; 0xca
 8002486:	701a      	strb	r2, [r3, #0]
  pHandle->_Super.DTTest = 0u;
 8002488:	9b02      	ldr	r3, [sp, #8]
 800248a:	3370      	adds	r3, #112	; 0x70
 800248c:	801a      	strh	r2, [r3, #0]
}
 800248e:	b007      	add	sp, #28
 8002490:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002492:	46c0      	nop			; (mov r8, r8)
 8002494:	40021000 	.word	0x40021000
 8002498:	40015800 	.word	0x40015800
 800249c:	ffff800f 	.word	0xffff800f
 80024a0:	00000555 	.word	0x00000555
 80024a4:	0800505f 	.word	0x0800505f
 80024a8:	000035b0 	.word	0x000035b0
 80024ac:	ffffe0e0 	.word	0xffffe0e0
 80024b0:	0000020d 	.word	0x0000020d
 80024b4:	7fffffe8 	.word	0x7fffffe8
 80024b8:	40012400 	.word	0x40012400
 80024bc:	fffff23f 	.word	0xfffff23f
 80024c0:	40012c00 	.word	0x40012c00

080024c4 <R1_SetOffsetCalib>:
  pHandle->PhaseOffset = offsets->phaseAOffset;
 80024c4:	0003      	movs	r3, r0
 80024c6:	680a      	ldr	r2, [r1, #0]
 80024c8:	33a0      	adds	r3, #160	; 0xa0
 80024ca:	601a      	str	r2, [r3, #0]
  pHdl->offsetCalibStatus = true;
 80024cc:	2301      	movs	r3, #1
 80024ce:	3081      	adds	r0, #129	; 0x81
 80024d0:	7003      	strb	r3, [r0, #0]
}
 80024d2:	4770      	bx	lr

080024d4 <R1_GetOffsetCalib>:
  offsets->phaseAOffset = pHandle->PhaseOffset;
 80024d4:	30a0      	adds	r0, #160	; 0xa0
 80024d6:	6803      	ldr	r3, [r0, #0]
 80024d8:	600b      	str	r3, [r1, #0]
}
 80024da:	4770      	bx	lr

080024dc <R1_TurnOnLowSides>:
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80024dc:	0003      	movs	r3, r0
{
 80024de:	b510      	push	{r4, lr}
  pHandle->_Super.TurnOnLowSidesAction = true;
 80024e0:	0004      	movs	r4, r0
 80024e2:	2201      	movs	r2, #1
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80024e4:	33cc      	adds	r3, #204	; 0xcc
 80024e6:	681b      	ldr	r3, [r3, #0]
  pHandle->_Super.TurnOnLowSidesAction = true;
 80024e8:	347e      	adds	r4, #126	; 0x7e
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 80024ea:	685b      	ldr	r3, [r3, #4]
  pHandle->_Super.TurnOnLowSidesAction = true;
 80024ec:	7022      	strb	r2, [r4, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80024ee:	6359      	str	r1, [r3, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 80024f0:	6399      	str	r1, [r3, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 80024f2:	63d9      	str	r1, [r3, #60]	; 0x3c
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 80024f4:	2102      	movs	r1, #2
 80024f6:	4249      	negs	r1, r1
 80024f8:	6119      	str	r1, [r3, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 80024fa:	6919      	ldr	r1, [r3, #16]
 80024fc:	4211      	tst	r1, r2
 80024fe:	d0fc      	beq.n	80024fa <R1_TurnOnLowSides+0x1e>
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8002500:	2280      	movs	r2, #128	; 0x80
 8002502:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002504:	0212      	lsls	r2, r2, #8
 8002506:	430a      	orrs	r2, r1
 8002508:	645a      	str	r2, [r3, #68]	; 0x44
  if ((pHandle->_Super.LowSideOutputs) == ES_GPIO)
 800250a:	0003      	movs	r3, r0
 800250c:	337d      	adds	r3, #125	; 0x7d
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	2b02      	cmp	r3, #2
 8002512:	d10d      	bne.n	8002530 <R1_TurnOnLowSides+0x54>
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 8002514:	0002      	movs	r2, r0
 8002516:	3248      	adds	r2, #72	; 0x48
 8002518:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 800251a:	8812      	ldrh	r2, [r2, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 800251c:	619a      	str	r2, [r3, #24]
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 800251e:	0002      	movs	r2, r0
 8002520:	324a      	adds	r2, #74	; 0x4a
 8002522:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002524:	8812      	ldrh	r2, [r2, #0]
 8002526:	619a      	str	r2, [r3, #24]
    LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 8002528:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800252a:	304c      	adds	r0, #76	; 0x4c
 800252c:	8802      	ldrh	r2, [r0, #0]
 800252e:	619a      	str	r2, [r3, #24]
}
 8002530:	bd10      	pop	{r4, pc}
	...

08002534 <R1_SwitchOnPWM>:
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8002534:	234c      	movs	r3, #76	; 0x4c
 8002536:	469c      	mov	ip, r3
 8002538:	0003      	movs	r3, r0
{
 800253a:	b5f0      	push	{r4, r5, r6, r7, lr}
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800253c:	33cc      	adds	r3, #204	; 0xcc
 800253e:	681b      	ldr	r3, [r3, #0]
{
 8002540:	b089      	sub	sp, #36	; 0x24
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8002542:	9300      	str	r3, [sp, #0]
  ADC_TypeDef *ADCx = pHandle->pParams_str->ADCx;
 8002544:	cb18      	ldmia	r3, {r3, r4}
 8002546:	9307      	str	r3, [sp, #28]
  DMA_TypeDef *DMAx = pHandle->pParams_str->DMAx;
 8002548:	9b00      	ldr	r3, [sp, #0]
{
 800254a:	0007      	movs	r7, r0
  DMA_TypeDef *DMAx = pHandle->pParams_str->DMAx;
 800254c:	689d      	ldr	r5, [r3, #8]
  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 800254e:	0003      	movs	r3, r0
 8002550:	33b8      	adds	r3, #184	; 0xb8
 8002552:	8819      	ldrh	r1, [r3, #0]
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8002554:	4484      	add	ip, r0
                   - (uint32_t)(pHandle->pParams_str->hTADConv + pHandle->pParams_str->TSample);
 8002556:	9b00      	ldr	r3, [sp, #0]
 8002558:	9800      	ldr	r0, [sp, #0]
 800255a:	8c1b      	ldrh	r3, [r3, #32]
 800255c:	8bc0      	ldrh	r0, [r0, #30]
 800255e:	084a      	lsrs	r2, r1, #1
 8002560:	181b      	adds	r3, r3, r0
 8002562:	b29b      	uxth	r3, r3
 8002564:	1ad0      	subs	r0, r2, r3
 8002566:	b280      	uxth	r0, r0
 8002568:	9002      	str	r0, [sp, #8]
  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 800256a:	0038      	movs	r0, r7
 800256c:	9e02      	ldr	r6, [sp, #8]
                   + (uint32_t)(pHandle->pParams_str->hTADConv + pHandle->pParams_str->TSample);
 800256e:	18d3      	adds	r3, r2, r3
  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8002570:	30ba      	adds	r0, #186	; 0xba
                   + (uint32_t)(pHandle->pParams_str->hTADConv + pHandle->pParams_str->TSample);
 8002572:	b29b      	uxth	r3, r3
  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8002574:	8006      	strh	r6, [r0, #0]
  pHandle->CntSmp2 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8002576:	8043      	strh	r3, [r0, #2]
  pHandle->_Super.TurnOnLowSidesAction = false;
 8002578:	2600      	movs	r6, #0
 800257a:	383c      	subs	r0, #60	; 0x3c
  pHandle->DmaBuffCCR_ADCTrig[0] = pHandle->CntSmp2;
 800257c:	8603      	strh	r3, [r0, #48]	; 0x30
  pHandle->DmaBuffCCR_ADCTrig[2] = pHandle->CntSmp1;
 800257e:	003b      	movs	r3, r7
  pHandle->_Super.TurnOnLowSidesAction = false;
 8002580:	7006      	strb	r6, [r0, #0]
  pHandle->DmaBuffCCR_ADCTrig[2] = pHandle->CntSmp1;
 8002582:	9802      	ldr	r0, [sp, #8]
 8002584:	33b2      	adds	r3, #178	; 0xb2
 8002586:	8018      	strh	r0, [r3, #0]
  LL_TIM_OC_SetCompareCH4(TIMx, (uint32_t)(pHandle->Half_PWMPeriod + 1));
 8002588:	1c4b      	adds	r3, r1, #1
  WRITE_REG(TIMx->CCR4, CompareValue);
 800258a:	6423      	str	r3, [r4, #64]	; 0x40
 800258c:	9303      	str	r3, [sp, #12]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800258e:	2380      	movs	r3, #128	; 0x80
  WRITE_REG(TIMx->CCR1, CompareValue);
 8002590:	6362      	str	r2, [r4, #52]	; 0x34
  WRITE_REG(TIMx->CCR2, CompareValue);
 8002592:	63a2      	str	r2, [r4, #56]	; 0x38
  WRITE_REG(TIMx->CCR3, CompareValue);
 8002594:	63e2      	str	r2, [r4, #60]	; 0x3c
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8002596:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8002598:	021b      	lsls	r3, r3, #8
 800259a:	4313      	orrs	r3, r2
 800259c:	6463      	str	r3, [r4, #68]	; 0x44
  if ((pHandle->_Super.LowSideOutputs) == ES_GPIO)
 800259e:	003b      	movs	r3, r7
 80025a0:	337d      	adds	r3, #125	; 0x7d
 80025a2:	781b      	ldrb	r3, [r3, #0]
 80025a4:	2b02      	cmp	r3, #2
 80025a6:	d11c      	bne.n	80025e2 <R1_SwitchOnPWM+0xae>
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0u)
 80025a8:	6a23      	ldr	r3, [r4, #32]
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 80025aa:	4662      	mov	r2, ip
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0u)
 80025ac:	9306      	str	r3, [sp, #24]
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 80025ae:	003b      	movs	r3, r7
 80025b0:	3348      	adds	r3, #72	; 0x48
 80025b2:	881b      	ldrh	r3, [r3, #0]
 80025b4:	6bfe      	ldr	r6, [r7, #60]	; 0x3c
 80025b6:	9305      	str	r3, [sp, #20]
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 80025b8:	003b      	movs	r3, r7
 80025ba:	334a      	adds	r3, #74	; 0x4a
 80025bc:	8818      	ldrh	r0, [r3, #0]
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 80025be:	6c7b      	ldr	r3, [r7, #68]	; 0x44
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 80025c0:	6c39      	ldr	r1, [r7, #64]	; 0x40
      LL_GPIO_SetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 80025c2:	9301      	str	r3, [sp, #4]
 80025c4:	8813      	ldrh	r3, [r2, #0]
 80025c6:	9304      	str	r3, [sp, #16]
    if ((TIMx->CCER & TIMxCCER_MASK_CH123) != 0u)
 80025c8:	4b5f      	ldr	r3, [pc, #380]	; (8002748 <R1_SwitchOnPWM+0x214>)
 80025ca:	469c      	mov	ip, r3
 80025cc:	4662      	mov	r2, ip
 80025ce:	9b06      	ldr	r3, [sp, #24]
 80025d0:	4213      	tst	r3, r2
 80025d2:	d100      	bne.n	80025d6 <R1_SwitchOnPWM+0xa2>
 80025d4:	e0a9      	b.n	800272a <R1_SwitchOnPWM+0x1f6>
 80025d6:	9b05      	ldr	r3, [sp, #20]
 80025d8:	9a04      	ldr	r2, [sp, #16]
 80025da:	61b3      	str	r3, [r6, #24]
 80025dc:	9b01      	ldr	r3, [sp, #4]
 80025de:	6188      	str	r0, [r1, #24]
 80025e0:	619a      	str	r2, [r3, #24]
  return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
 80025e2:	2310      	movs	r3, #16
 80025e4:	6822      	ldr	r2, [r4, #0]
  if (LL_TIM_COUNTERDIRECTION_UP == LL_TIM_GetDirection(TIMx))
 80025e6:	421a      	tst	r2, r3
 80025e8:	d000      	beq.n	80025ec <R1_SwitchOnPWM+0xb8>
 80025ea:	e0a5      	b.n	8002738 <R1_SwitchOnPWM+0x204>
 80025ec:	6822      	ldr	r2, [r4, #0]
    while (LL_TIM_COUNTERDIRECTION_UP == LL_TIM_GetDirection(TIMx))
 80025ee:	421a      	tst	r2, r3
 80025f0:	d0fc      	beq.n	80025ec <R1_SwitchOnPWM+0xb8>
  LL_DMA_ClearFlag_TC(DMAx, pHandle->pParams_str->DMAChannelX);
 80025f2:	9b00      	ldr	r3, [sp, #0]
 80025f4:	68db      	ldr	r3, [r3, #12]
 80025f6:	9301      	str	r3, [sp, #4]
/* Make this define visible for all projects */
#define NBR_OF_MOTORS             1

__STATIC_INLINE void LL_DMA_ClearFlag_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
  if (NULL == DMAx)
 80025f8:	2d00      	cmp	r5, #0
 80025fa:	d007      	beq.n	800260c <R1_SwitchOnPWM+0xd8>
    /* Nothing to do */
  }
  else
  {
    /* Clear TC bits with bits position depending on parameter "Channel" */
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 80025fc:	2202      	movs	r2, #2
 80025fe:	3b01      	subs	r3, #1
 8002600:	009b      	lsls	r3, r3, #2
 8002602:	409a      	lsls	r2, r3
 8002604:	606a      	str	r2, [r5, #4]
    /* Nothing to do */
  }
  else
  {
    /* Clear HT bits with bits position depending on parameter "Channel" */
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CHTIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 8002606:	2204      	movs	r2, #4
 8002608:	409a      	lsls	r2, r3
 800260a:	606a      	str	r2, [r5, #4]
  LL_DMA_ClearFlag_TC(DMAx, pHandle->pParams_str->DMASamplingPtChannelX);
 800260c:	9b00      	ldr	r3, [sp, #0]
 800260e:	691e      	ldr	r6, [r3, #16]
  if (NULL == DMAx)
 8002610:	2d00      	cmp	r5, #0
 8002612:	d007      	beq.n	8002624 <R1_SwitchOnPWM+0xf0>
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 8002614:	2202      	movs	r2, #2
 8002616:	1e73      	subs	r3, r6, #1
 8002618:	009b      	lsls	r3, r3, #2
 800261a:	409a      	lsls	r2, r3
 800261c:	606a      	str	r2, [r5, #4]
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CHTIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 800261e:	2204      	movs	r2, #4
 8002620:	409a      	lsls	r2, r3
 8002622:	606a      	str	r2, [r5, #4]
  pHandle->TCCnt = 0;
 8002624:	003a      	movs	r2, r7
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8002626:	2302      	movs	r3, #2
  pHandle->TCDoneFlag = false;
 8002628:	0039      	movs	r1, r7
 800262a:	425b      	negs	r3, r3
  pHandle->TCCnt = 0;
 800262c:	32c6      	adds	r2, #198	; 0xc6
 800262e:	6123      	str	r3, [r4, #16]
 8002630:	0013      	movs	r3, r2
 8002632:	2200      	movs	r2, #0
  pHandle->TCDoneFlag = false;
 8002634:	31c9      	adds	r1, #201	; 0xc9
  pHandle->TCCnt = 0;
 8002636:	701a      	strb	r2, [r3, #0]
  LL_DMA_SetDataLength(DMAx, pHandle->pParams_str->DMAChannelX, DMA_TRANSFER_LENGTH_CCR);
 8002638:	0028      	movs	r0, r5
  pHandle->TCDoneFlag = false;
 800263a:	700a      	strb	r2, [r1, #0]
  LL_DMA_SetDataLength(DMAx, pHandle->pParams_str->DMAChannelX, DMA_TRANSFER_LENGTH_CCR);
 800263c:	3206      	adds	r2, #6
 800263e:	9901      	ldr	r1, [sp, #4]
 8002640:	f7ff fae6 	bl	8001c10 <LL_DMA_SetDataLength>
  LL_DMA_EnableChannel(DMAx, pHandle->pParams_str->DMAChannelX);
 8002644:	0028      	movs	r0, r5
 8002646:	9901      	ldr	r1, [sp, #4]
 8002648:	f7ff faca 	bl	8001be0 <LL_DMA_EnableChannel>
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableDMAReq_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->DIER, TIM_DIER_UDE);
 800264c:	2380      	movs	r3, #128	; 0x80
 800264e:	68e2      	ldr	r2, [r4, #12]
 8002650:	005b      	lsls	r3, r3, #1
 8002652:	4313      	orrs	r3, r2
 8002654:	60e3      	str	r3, [r4, #12]
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableDMAReq_CC4(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->DIER, TIM_DIER_CC4DE);
 8002656:	2380      	movs	r3, #128	; 0x80
 8002658:	68e2      	ldr	r2, [r4, #12]
 800265a:	015b      	lsls	r3, r3, #5
 800265c:	4313      	orrs	r3, r2
 800265e:	60e3      	str	r3, [r4, #12]
  LL_DMA_SetDataLength(DMAx, pHandle->pParams_str->DMASamplingPtChannelX, 3);
 8002660:	2203      	movs	r2, #3
 8002662:	0031      	movs	r1, r6
 8002664:	0028      	movs	r0, r5
 8002666:	f7ff fad3 	bl	8001c10 <LL_DMA_SetDataLength>
  LL_DMA_EnableChannel(DMAx, pHandle->pParams_str->DMASamplingPtChannelX);
 800266a:	0031      	movs	r1, r6
 800266c:	0028      	movs	r0, r5
 800266e:	f7ff fab7 	bl	8001be0 <LL_DMA_EnableChannel>
  WRITE_REG(TIMx->CCR4, CompareValue);
 8002672:	9903      	ldr	r1, [sp, #12]
  LL_DMA_DisableChannel(DMAx, pHandle->pParams_str->DMA_ADC_DR_ChannelX);
 8002674:	0028      	movs	r0, r5
 8002676:	6421      	str	r1, [r4, #64]	; 0x40
 8002678:	9900      	ldr	r1, [sp, #0]
 800267a:	698e      	ldr	r6, [r1, #24]
 800267c:	0031      	movs	r1, r6
 800267e:	f7ff fabb 	bl	8001bf8 <LL_DMA_DisableChannel>
  LL_DMA_SetDataLength(DMAx, pHandle->pParams_str->DMA_ADC_DR_ChannelX, DMA_TRANSFER_LENGTH_ADC);
 8002682:	2202      	movs	r2, #2
 8002684:	0031      	movs	r1, r6
 8002686:	0028      	movs	r0, r5
 8002688:	f7ff fac2 	bl	8001c10 <LL_DMA_SetDataLength>
  LL_DMA_EnableChannel(DMAx, pHandle->pParams_str->DMA_ADC_DR_ChannelX);
 800268c:	0031      	movs	r1, r6
 800268e:	0028      	movs	r0, r5
 8002690:	f7ff faa6 	bl	8001be0 <LL_DMA_EnableChannel>
  LL_ADC_REG_SetSequencerChannels (ADCx, __LL_ADC_DECIMAL_NB_TO_CHANNEL (pHandle->pParams_str->IChannel));
 8002694:	9900      	ldr	r1, [sp, #0]
  LL_ADC_SetSamplingTimeCommonChannels (ADC1, pHandle->pParams_str->ISamplingTime);
 8002696:	9800      	ldr	r0, [sp, #0]
  LL_ADC_REG_SetSequencerChannels (ADCx, __LL_ADC_DECIMAL_NB_TO_CHANNEL (pHandle->pParams_str->IChannel));
 8002698:	1ccb      	adds	r3, r1, #3
 800269a:	2101      	movs	r1, #1
 800269c:	7fdb      	ldrb	r3, [r3, #31]
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 800269e:	4a2b      	ldr	r2, [pc, #172]	; (800274c <R1_SwitchOnPWM+0x218>)
 80026a0:	4099      	lsls	r1, r3
  WRITE_REG(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80026a2:	034b      	lsls	r3, r1, #13
 80026a4:	9907      	ldr	r1, [sp, #28]
 80026a6:	0b5b      	lsrs	r3, r3, #13
 80026a8:	628b      	str	r3, [r1, #40]	; 0x28
  LL_ADC_SetSamplingTimeCommonChannels (ADC1, pHandle->pParams_str->ISamplingTime);
 80026aa:	1d03      	adds	r3, r0, #4
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 80026ac:	2007      	movs	r0, #7
 80026ae:	6951      	ldr	r1, [r2, #20]
 80026b0:	7fdb      	ldrb	r3, [r3, #31]
 80026b2:	4381      	bics	r1, r0
 80026b4:	430b      	orrs	r3, r1
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 80026b6:	2103      	movs	r1, #3
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 80026b8:	6153      	str	r3, [r2, #20]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 80026ba:	68d3      	ldr	r3, [r2, #12]
 80026bc:	3806      	subs	r0, #6
 80026be:	438b      	bics	r3, r1
 80026c0:	4303      	orrs	r3, r0
 80026c2:	60d3      	str	r3, [r2, #12]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 80026c4:	68d1      	ldr	r1, [r2, #12]
 80026c6:	4b22      	ldr	r3, [pc, #136]	; (8002750 <R1_SwitchOnPWM+0x21c>)
 80026c8:	4019      	ands	r1, r3
 80026ca:	2388      	movs	r3, #136	; 0x88
 80026cc:	00db      	lsls	r3, r3, #3
 80026ce:	430b      	orrs	r3, r1
 80026d0:	60d3      	str	r3, [r2, #12]
  MODIFY_REG(ADCx->CR,
 80026d2:	6891      	ldr	r1, [r2, #8]
 80026d4:	4b1f      	ldr	r3, [pc, #124]	; (8002754 <R1_SwitchOnPWM+0x220>)
 80026d6:	4019      	ands	r1, r3
 80026d8:	2304      	movs	r3, #4
 80026da:	430b      	orrs	r3, r1
 80026dc:	6093      	str	r3, [r2, #8]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80026de:	2270      	movs	r2, #112	; 0x70
 80026e0:	6863      	ldr	r3, [r4, #4]
  pHandle->FOCDurationFlag = false;
 80026e2:	0039      	movs	r1, r7
 80026e4:	4313      	orrs	r3, r2
 80026e6:	2200      	movs	r2, #0
 80026e8:	31c8      	adds	r1, #200	; 0xc8
  pHandle->ADCRegularLocked=true;
 80026ea:	37ca      	adds	r7, #202	; 0xca
 80026ec:	6063      	str	r3, [r4, #4]
  pHandle->FOCDurationFlag = false;
 80026ee:	700a      	strb	r2, [r1, #0]
  LL_DMA_EnableIT_TC(DMAx, pHandle->pParams_str->DMAChannelX);
 80026f0:	9901      	ldr	r1, [sp, #4]
  pHandle->ADCRegularLocked=true;
 80026f2:	7038      	strb	r0, [r7, #0]
  LL_DMA_EnableIT_TC(DMAx, pHandle->pParams_str->DMAChannelX);
 80026f4:	0028      	movs	r0, r5
 80026f6:	f7ff fa99 	bl	8001c2c <LL_DMA_EnableIT_TC>
  LL_DMA_EnableIT_TC(DMAx, pHandle->pParams_str->DMA_ADC_DR_ChannelX);
 80026fa:	0031      	movs	r1, r6
 80026fc:	0028      	movs	r0, r5
 80026fe:	f7ff fa95 	bl	8001c2c <LL_DMA_EnableIT_TC>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8002702:	2302      	movs	r3, #2
 8002704:	425b      	negs	r3, r3
 8002706:	6123      	str	r3, [r4, #16]
  return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
 8002708:	3312      	adds	r3, #18
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 800270a:	2101      	movs	r1, #1
 800270c:	6922      	ldr	r2, [r4, #16]
 800270e:	420a      	tst	r2, r1
 8002710:	d0fb      	beq.n	800270a <R1_SwitchOnPWM+0x1d6>
  return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
 8002712:	6822      	ldr	r2, [r4, #0]
  while ((LL_TIM_IsActiveFlag_UPDATE(TIMx) == RESET) || (LL_TIM_GetDirection(TIMx) == LL_TIM_COUNTERDIRECTION_DOWN))
 8002714:	421a      	tst	r2, r3
 8002716:	d1f8      	bne.n	800270a <R1_SwitchOnPWM+0x1d6>
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8002718:	000f      	movs	r7, r1
 800271a:	4b0f      	ldr	r3, [pc, #60]	; (8002758 <R1_SwitchOnPWM+0x224>)
 800271c:	68da      	ldr	r2, [r3, #12]
 800271e:	4317      	orrs	r7, r2
 8002720:	60df      	str	r7, [r3, #12]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8002722:	9b02      	ldr	r3, [sp, #8]
 8002724:	6423      	str	r3, [r4, #64]	; 0x40
}
 8002726:	b009      	add	sp, #36	; 0x24
 8002728:	bdf0      	pop	{r4, r5, r6, r7, pc}
  WRITE_REG(GPIOx->BRR, PinMask);
 800272a:	9b05      	ldr	r3, [sp, #20]
 800272c:	9a04      	ldr	r2, [sp, #16]
 800272e:	62b3      	str	r3, [r6, #40]	; 0x28
 8002730:	9b01      	ldr	r3, [sp, #4]
 8002732:	6288      	str	r0, [r1, #40]	; 0x28
 8002734:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002736:	e754      	b.n	80025e2 <R1_SwitchOnPWM+0xae>
  return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
 8002738:	6822      	ldr	r2, [r4, #0]
    while (LL_TIM_COUNTERDIRECTION_DOWN == LL_TIM_GetDirection(TIMx))
 800273a:	421a      	tst	r2, r3
 800273c:	d1fc      	bne.n	8002738 <R1_SwitchOnPWM+0x204>
 800273e:	2310      	movs	r3, #16
 8002740:	6822      	ldr	r2, [r4, #0]
    while (LL_TIM_COUNTERDIRECTION_UP == LL_TIM_GetDirection(TIMx))
 8002742:	421a      	tst	r2, r3
 8002744:	d0fc      	beq.n	8002740 <R1_SwitchOnPWM+0x20c>
 8002746:	e754      	b.n	80025f2 <R1_SwitchOnPWM+0xbe>
 8002748:	00000555 	.word	0x00000555
 800274c:	40012400 	.word	0x40012400
 8002750:	fffff23f 	.word	0xfffff23f
 8002754:	7fffffe8 	.word	0x7fffffe8
 8002758:	40012c00 	.word	0x40012c00

0800275c <R1_SwitchOffPWM>:
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 800275c:	0003      	movs	r3, r0
{
 800275e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002760:	0004      	movs	r4, r0
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8002762:	33cc      	adds	r3, #204	; 0xcc
 8002764:	681f      	ldr	r7, [r3, #0]
  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8002766:	3b14      	subs	r3, #20
 8002768:	881b      	ldrh	r3, [r3, #0]
{
 800276a:	b085      	sub	sp, #20
  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 800276c:	9300      	str	r3, [sp, #0]
                   - (uint32_t)(pHandle->pParams_str->hTADConv + pHandle->pParams_str->TSample);
 800276e:	8bf9      	ldrh	r1, [r7, #30]
 8002770:	085a      	lsrs	r2, r3, #1
 8002772:	8c3b      	ldrh	r3, [r7, #32]
  TIM_TypeDef *TIMx = pHandle->pParams_str->TIMx;
 8002774:	687d      	ldr	r5, [r7, #4]
                   - (uint32_t)(pHandle->pParams_str->hTADConv + pHandle->pParams_str->TSample);
 8002776:	185b      	adds	r3, r3, r1
 8002778:	b29b      	uxth	r3, r3
 800277a:	1ad1      	subs	r1, r2, r3
                   + (uint32_t)(pHandle->pParams_str->hTADConv + pHandle->pParams_str->TSample);
 800277c:	18d2      	adds	r2, r2, r3
 800277e:	b293      	uxth	r3, r2
                   - (uint32_t)(pHandle->pParams_str->hTADConv + pHandle->pParams_str->TSample);
 8002780:	b289      	uxth	r1, r1
 8002782:	9101      	str	r1, [sp, #4]
                   + (uint32_t)(pHandle->pParams_str->hTADConv + pHandle->pParams_str->TSample);
 8002784:	9302      	str	r3, [sp, #8]
  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8002786:	0001      	movs	r1, r0
  pHandle->CntSmp2 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8002788:	0023      	movs	r3, r4
 800278a:	9a02      	ldr	r2, [sp, #8]
  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 800278c:	9801      	ldr	r0, [sp, #4]
  pHandle->CntSmp2 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 800278e:	33bc      	adds	r3, #188	; 0xbc
  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8002790:	31ba      	adds	r1, #186	; 0xba
  DMA_TypeDef *DMAx = pHandle->pParams_str->DMAx;
 8002792:	68be      	ldr	r6, [r7, #8]
  pHandle->CntSmp1 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8002794:	8008      	strh	r0, [r1, #0]
  pHandle->CntSmp2 = ((uint32_t)(pHandle->Half_PWMPeriod) >> 1)
 8002796:	801a      	strh	r2, [r3, #0]
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
 8002798:	2201      	movs	r2, #1
 800279a:	68eb      	ldr	r3, [r5, #12]
 800279c:	4393      	bics	r3, r2
 800279e:	60eb      	str	r3, [r5, #12]
  return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
 80027a0:	2310      	movs	r3, #16
 80027a2:	682a      	ldr	r2, [r5, #0]
  if (LL_TIM_COUNTERDIRECTION_UP == LL_TIM_GetDirection(TIMx))
 80027a4:	421a      	tst	r2, r3
 80027a6:	d000      	beq.n	80027aa <R1_SwitchOffPWM+0x4e>
 80027a8:	e076      	b.n	8002898 <R1_SwitchOffPWM+0x13c>
 80027aa:	682a      	ldr	r2, [r5, #0]
    while (LL_TIM_COUNTERDIRECTION_UP == LL_TIM_GetDirection(TIMx))
 80027ac:	421a      	tst	r2, r3
 80027ae:	d0fc      	beq.n	80027aa <R1_SwitchOffPWM+0x4e>
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE);
 80027b0:	2102      	movs	r1, #2
  LL_DMA_DisableIT_TC(DMAx, pHandle->pParams_str->DMAChannelX);
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	9303      	str	r3, [sp, #12]
 80027b6:	9a03      	ldr	r2, [sp, #12]
 80027b8:	4b3b      	ldr	r3, [pc, #236]	; (80028a8 <R1_SwitchOffPWM+0x14c>)
 80027ba:	189b      	adds	r3, r3, r2
 80027bc:	3b01      	subs	r3, #1
 80027be:	781b      	ldrb	r3, [r3, #0]
 80027c0:	18f3      	adds	r3, r6, r3
 80027c2:	681a      	ldr	r2, [r3, #0]
 80027c4:	438a      	bics	r2, r1
 80027c6:	601a      	str	r2, [r3, #0]
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)
{
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_HTIE);
 80027c8:	681a      	ldr	r2, [r3, #0]
 80027ca:	1849      	adds	r1, r1, r1
 80027cc:	438a      	bics	r2, r1
 80027ce:	601a      	str	r2, [r3, #0]
  pHandle->_Super.TurnOnLowSidesAction = false;
 80027d0:	0023      	movs	r3, r4
 80027d2:	2200      	movs	r2, #0
 80027d4:	337e      	adds	r3, #126	; 0x7e
 80027d6:	701a      	strb	r2, [r3, #0]
  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 80027d8:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 80027da:	4a34      	ldr	r2, [pc, #208]	; (80028ac <R1_SwitchOffPWM+0x150>)
 80027dc:	4013      	ands	r3, r2
 80027de:	646b      	str	r3, [r5, #68]	; 0x44
  if (pHandle->_Super.BrakeActionLock == true)
 80027e0:	0023      	movs	r3, r4
 80027e2:	3385      	adds	r3, #133	; 0x85
 80027e4:	781b      	ldrb	r3, [r3, #0]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d113      	bne.n	8002812 <R1_SwitchOffPWM+0xb6>
    if ((pHandle->_Super.LowSideOutputs) == ES_GPIO)
 80027ea:	0023      	movs	r3, r4
 80027ec:	337d      	adds	r3, #125	; 0x7d
 80027ee:	781b      	ldrb	r3, [r3, #0]
 80027f0:	2b02      	cmp	r3, #2
 80027f2:	d10e      	bne.n	8002812 <R1_SwitchOffPWM+0xb6>
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_u_port, pHandle->_Super.pwm_en_u_pin);
 80027f4:	0022      	movs	r2, r4
 80027f6:	3248      	adds	r2, #72	; 0x48
 80027f8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80027fa:	8812      	ldrh	r2, [r2, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 80027fc:	629a      	str	r2, [r3, #40]	; 0x28
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_v_port, pHandle->_Super.pwm_en_v_pin);
 80027fe:	0022      	movs	r2, r4
 8002800:	324a      	adds	r2, #74	; 0x4a
 8002802:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002804:	8812      	ldrh	r2, [r2, #0]
 8002806:	629a      	str	r2, [r3, #40]	; 0x28
      LL_GPIO_ResetOutputPin(pHandle->_Super.pwm_en_w_port, pHandle->_Super.pwm_en_w_pin);
 8002808:	0022      	movs	r2, r4
 800280a:	324c      	adds	r2, #76	; 0x4c
 800280c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800280e:	8812      	ldrh	r2, [r2, #0]
 8002810:	629a      	str	r2, [r3, #40]	; 0x28
  LL_DMA_DisableChannel(DMAx, pHandle->pParams_str->DMA_ADC_DR_ChannelX);
 8002812:	0030      	movs	r0, r6
 8002814:	69b9      	ldr	r1, [r7, #24]
 8002816:	f7ff f9ef 	bl	8001bf8 <LL_DMA_DisableChannel>
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF1);
 800281a:	2301      	movs	r3, #1
 800281c:	6073      	str	r3, [r6, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF1);
 800281e:	18db      	adds	r3, r3, r3
 8002820:	6073      	str	r3, [r6, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF1);
 8002822:	3302      	adds	r3, #2
  LL_DMA_DisableChannel(DMAx, pHandle->pParams_str->DMAChannelX);
 8002824:	0030      	movs	r0, r6
 8002826:	9903      	ldr	r1, [sp, #12]
 8002828:	6073      	str	r3, [r6, #4]
 800282a:	f7ff f9e5 	bl	8001bf8 <LL_DMA_DisableChannel>
  CLEAR_BIT(TIMx->DIER, TIM_DIER_UDE);
 800282e:	68eb      	ldr	r3, [r5, #12]
 8002830:	4a1f      	ldr	r2, [pc, #124]	; (80028b0 <R1_SwitchOffPWM+0x154>)
  LL_DMA_DisableChannel(DMAx, pHandle->pParams_str->DMASamplingPtChannelX);
 8002832:	6939      	ldr	r1, [r7, #16]
 8002834:	4013      	ands	r3, r2
 8002836:	60eb      	str	r3, [r5, #12]
 8002838:	0030      	movs	r0, r6
 800283a:	f7ff f9dd 	bl	8001bf8 <LL_DMA_DisableChannel>
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableDMAReq_CC4(TIM_TypeDef *TIMx)
{
  CLEAR_BIT(TIMx->DIER, TIM_DIER_CC4DE);
 800283e:	68eb      	ldr	r3, [r5, #12]
 8002840:	4a1c      	ldr	r2, [pc, #112]	; (80028b4 <R1_SwitchOffPWM+0x158>)
  if (LL_ADC_REG_IsConversionOngoing (ADC1))
 8002842:	2104      	movs	r1, #4
 8002844:	4013      	ands	r3, r2
 8002846:	60eb      	str	r3, [r5, #12]
  pHandle->DmaBuffCCR_ADCTrig[0] = pHandle->CntSmp2;
 8002848:	0023      	movs	r3, r4
 800284a:	9a02      	ldr	r2, [sp, #8]
 800284c:	33ae      	adds	r3, #174	; 0xae
 800284e:	801a      	strh	r2, [r3, #0]
  pHandle->DmaBuffCCR_ADCTrig[2] = pHandle->CntSmp1;
 8002850:	9a01      	ldr	r2, [sp, #4]
 8002852:	809a      	strh	r2, [r3, #4]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8002854:	2270      	movs	r2, #112	; 0x70
  LL_TIM_OC_SetCompareCH4(TIMx, (uint32_t)(pHandle->Half_PWMPeriod + 1));
 8002856:	9b00      	ldr	r3, [sp, #0]
 8002858:	3301      	adds	r3, #1
  WRITE_REG(TIMx->CCR4, CompareValue);
 800285a:	642b      	str	r3, [r5, #64]	; 0x40
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800285c:	686b      	ldr	r3, [r5, #4]
 800285e:	4393      	bics	r3, r2
 8002860:	606b      	str	r3, [r5, #4]
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART));
 8002862:	4b15      	ldr	r3, [pc, #84]	; (80028b8 <R1_SwitchOffPWM+0x15c>)
 8002864:	689a      	ldr	r2, [r3, #8]
  if (LL_ADC_REG_IsConversionOngoing (ADC1))
 8002866:	420a      	tst	r2, r1
 8002868:	d009      	beq.n	800287e <R1_SwitchOffPWM+0x122>
  MODIFY_REG(ADCx->CR,
 800286a:	6899      	ldr	r1, [r3, #8]
 800286c:	4a13      	ldr	r2, [pc, #76]	; (80028bc <R1_SwitchOffPWM+0x160>)
 800286e:	4011      	ands	r1, r2
 8002870:	2210      	movs	r2, #16
 8002872:	430a      	orrs	r2, r1
 8002874:	609a      	str	r2, [r3, #8]
    while (LL_ADC_REG_IsConversionOngoing(ADC1))
 8002876:	2104      	movs	r1, #4
  return (READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART));
 8002878:	689a      	ldr	r2, [r3, #8]
 800287a:	420a      	tst	r2, r1
 800287c:	d1fb      	bne.n	8002876 <R1_SwitchOffPWM+0x11a>
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 800287e:	68da      	ldr	r2, [r3, #12]
 8002880:	490f      	ldr	r1, [pc, #60]	; (80028c0 <R1_SwitchOffPWM+0x164>)
  R1_1ShuntMotorVarsInit(&pHandle->_Super);
 8002882:	0020      	movs	r0, r4
 8002884:	400a      	ands	r2, r1
 8002886:	60da      	str	r2, [r3, #12]
  pHandle->ADCRegularLocked=false;
 8002888:	0023      	movs	r3, r4
 800288a:	2200      	movs	r2, #0
 800288c:	33ca      	adds	r3, #202	; 0xca
 800288e:	701a      	strb	r2, [r3, #0]
  R1_1ShuntMotorVarsInit(&pHandle->_Super);
 8002890:	f7ff f9d8 	bl	8001c44 <R1_1ShuntMotorVarsInit>
}
 8002894:	b005      	add	sp, #20
 8002896:	bdf0      	pop	{r4, r5, r6, r7, pc}
  return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
 8002898:	682a      	ldr	r2, [r5, #0]
    while (LL_TIM_COUNTERDIRECTION_DOWN == LL_TIM_GetDirection(TIMx))
 800289a:	421a      	tst	r2, r3
 800289c:	d1fc      	bne.n	8002898 <R1_SwitchOffPWM+0x13c>
 800289e:	2310      	movs	r3, #16
 80028a0:	682a      	ldr	r2, [r5, #0]
    while (LL_TIM_COUNTERDIRECTION_UP == LL_TIM_GetDirection(TIMx))
 80028a2:	421a      	tst	r2, r3
 80028a4:	d0fc      	beq.n	80028a0 <R1_SwitchOffPWM+0x144>
 80028a6:	e783      	b.n	80027b0 <R1_SwitchOffPWM+0x54>
 80028a8:	0800505f 	.word	0x0800505f
 80028ac:	ffff7fff 	.word	0xffff7fff
 80028b0:	fffffeff 	.word	0xfffffeff
 80028b4:	ffffefff 	.word	0xffffefff
 80028b8:	40012400 	.word	0x40012400
 80028bc:	7fffffe8 	.word	0x7fffffe8
 80028c0:	fffff23f 	.word	0xfffff23f

080028c4 <R1_CurrentReadingCalibration>:
{
 80028c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80028c6:	0006      	movs	r6, r0
 80028c8:	36cc      	adds	r6, #204	; 0xcc
 80028ca:	6833      	ldr	r3, [r6, #0]
{
 80028cc:	0004      	movs	r4, r0
  TIM_TypeDef * TIMx = pHandle->pParams_str->TIMx;
 80028ce:	685d      	ldr	r5, [r3, #4]
  if (false == pHandle->_Super.offsetCalibStatus)
 80028d0:	0003      	movs	r3, r0
 80028d2:	3381      	adds	r3, #129	; 0x81
 80028d4:	9300      	str	r3, [sp, #0]
 80028d6:	781b      	ldrb	r3, [r3, #0]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d129      	bne.n	8002930 <R1_CurrentReadingCalibration+0x6c>
    pHandle->PhaseOffset = 0u;
 80028dc:	0007      	movs	r7, r0
    pHandle->Index = 0u;
 80028de:	0002      	movs	r2, r0
    pHandle->PhaseOffset = 0u;
 80028e0:	37a0      	adds	r7, #160	; 0xa0
    pHandle->Index = 0u;
 80028e2:	32c4      	adds	r2, #196	; 0xc4
    pHandle->PhaseOffset = 0u;
 80028e4:	603b      	str	r3, [r7, #0]
    pHandle->Index = 0u;
 80028e6:	7013      	strb	r3, [r2, #0]
  CLEAR_BIT(TIMx->CCER, Channels);
 80028e8:	6a2b      	ldr	r3, [r5, #32]
 80028ea:	9201      	str	r2, [sp, #4]
 80028ec:	4a14      	ldr	r2, [pc, #80]	; (8002940 <R1_CurrentReadingCalibration+0x7c>)
 80028ee:	4013      	ands	r3, r2
 80028f0:	622b      	str	r3, [r5, #32]
    pHandle->_Super.pFctGetPhaseCurrents = &R1_HFCurrentsCalibration;
 80028f2:	4b14      	ldr	r3, [pc, #80]	; (8002944 <R1_CurrentReadingCalibration+0x80>)
 80028f4:	6003      	str	r3, [r0, #0]
    pHandle->_Super.pFctSetADCSampPointSectX = &R1_SetADCSampPointPolarization;
 80028f6:	4b14      	ldr	r3, [pc, #80]	; (8002948 <R1_CurrentReadingCalibration+0x84>)
 80028f8:	6143      	str	r3, [r0, #20]
    R1_SwitchOnPWM(&pHandle->_Super);
 80028fa:	f7ff fe1b 	bl	8002534 <R1_SwitchOnPWM>
            pHandle->pParams_str->RepetitionCounter,
 80028fe:	6833      	ldr	r3, [r6, #0]
    waitForPolarizationEnd(TIMx,
 8002900:	3e76      	subs	r6, #118	; 0x76
            pHandle->pParams_str->RepetitionCounter,
 8002902:	3305      	adds	r3, #5
    waitForPolarizationEnd(TIMx,
 8002904:	7fda      	ldrb	r2, [r3, #31]
 8002906:	0031      	movs	r1, r6
 8002908:	9b01      	ldr	r3, [sp, #4]
 800290a:	0028      	movs	r0, r5
 800290c:	f002 f833 	bl	8004976 <waitForPolarizationEnd>
    R1_SwitchOffPWM(&pHandle->_Super);
 8002910:	0020      	movs	r0, r4
 8002912:	f7ff ff23 	bl	800275c <R1_SwitchOffPWM>
    pHandle->PhaseOffset >>= 4u;
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	091b      	lsrs	r3, r3, #4
 800291a:	603b      	str	r3, [r7, #0]
    if (0U == pHandle->_Super.SWerror)
 800291c:	8833      	ldrh	r3, [r6, #0]
 800291e:	2b00      	cmp	r3, #0
 8002920:	d102      	bne.n	8002928 <R1_CurrentReadingCalibration+0x64>
      pHandle->_Super.offsetCalibStatus = true;
 8002922:	9a00      	ldr	r2, [sp, #0]
 8002924:	3301      	adds	r3, #1
 8002926:	7013      	strb	r3, [r2, #0]
    pHandle->_Super.pFctGetPhaseCurrents = &R1_GetPhaseCurrents;
 8002928:	4b08      	ldr	r3, [pc, #32]	; (800294c <R1_CurrentReadingCalibration+0x88>)
 800292a:	6023      	str	r3, [r4, #0]
    pHandle->_Super.pFctSetADCSampPointSectX = &R1_CalcDutyCycles;
 800292c:	4b08      	ldr	r3, [pc, #32]	; (8002950 <R1_CurrentReadingCalibration+0x8c>)
 800292e:	6163      	str	r3, [r4, #20]
  SET_BIT(TIMx->CCER, Channels);
 8002930:	6a2a      	ldr	r2, [r5, #32]
 8002932:	4b08      	ldr	r3, [pc, #32]	; (8002954 <R1_CurrentReadingCalibration+0x90>)
  R1_1ShuntMotorVarsInit(&pHandle->_Super);
 8002934:	0020      	movs	r0, r4
 8002936:	4313      	orrs	r3, r2
 8002938:	622b      	str	r3, [r5, #32]
 800293a:	f7ff f983 	bl	8001c44 <R1_1ShuntMotorVarsInit>
}
 800293e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8002940:	fffffaaa 	.word	0xfffffaaa
 8002944:	08001f0d 	.word	0x08001f0d
 8002948:	08001f51 	.word	0x08001f51
 800294c:	08001cb9 	.word	0x08001cb9
 8002950:	08001fc5 	.word	0x08001fc5
 8002954:	00000555 	.word	0x00000555

08002958 <R1_TIM1_UP_IRQHandler>:
  * @param pHdl: handler of the current instance of the PWM component
  */
__weak void *R1_TIM1_UP_IRQHandler(PWMC_R1_Handle_t *pHandle)
{

  if (pHandle->TCDoneFlag ==true)
 8002958:	0003      	movs	r3, r0
 800295a:	33c9      	adds	r3, #201	; 0xc9
 800295c:	781b      	ldrb	r3, [r3, #0]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d00f      	beq.n	8002982 <R1_TIM1_UP_IRQHandler+0x2a>
  MODIFY_REG(ADCx->CR,
 8002962:	4909      	ldr	r1, [pc, #36]	; (8002988 <R1_TIM1_UP_IRQHandler+0x30>)
 8002964:	4b09      	ldr	r3, [pc, #36]	; (800298c <R1_TIM1_UP_IRQHandler+0x34>)
 8002966:	688a      	ldr	r2, [r1, #8]
 8002968:	401a      	ands	r2, r3
 800296a:	2304      	movs	r3, #4
 800296c:	4313      	orrs	r3, r2
 800296e:	608b      	str	r3, [r1, #8]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8002970:	2170      	movs	r1, #112	; 0x70
 8002972:	4a07      	ldr	r2, [pc, #28]	; (8002990 <R1_TIM1_UP_IRQHandler+0x38>)
 8002974:	6853      	ldr	r3, [r2, #4]
 8002976:	430b      	orrs	r3, r1
 8002978:	6053      	str	r3, [r2, #4]
  {
    LL_ADC_REG_StartConversion(ADC1);
    LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_OC4REF);
    pHandle->FOCDurationFlag = true;
 800297a:	0003      	movs	r3, r0
 800297c:	2201      	movs	r2, #1
 800297e:	33c8      	adds	r3, #200	; 0xc8
 8002980:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Nothing to do */
  }

  return (&(pHandle->_Super.Motor));
 8002982:	307a      	adds	r0, #122	; 0x7a
}
 8002984:	4770      	bx	lr
 8002986:	46c0      	nop			; (mov r8, r8)
 8002988:	40012400 	.word	0x40012400
 800298c:	7fffffe8 	.word	0x7fffffe8
 8002990:	40012c00 	.word	0x40012c00

08002994 <R1_DMAx_TC_IRQHandler>:
  *         Required only for R1 with rep rate > 1
  * @param pHdl: handler of the current instance of the PWM component
  */
__weak void *R1_DMAx_TC_IRQHandler(PWMC_R1_Handle_t *pHandle)
{
  DMA_TypeDef *DMAx = pHandle->pParams_str->DMAx;
 8002994:	0003      	movs	r3, r0
 8002996:	33cc      	adds	r3, #204	; 0xcc
 8002998:	681a      	ldr	r2, [r3, #0]
{
 800299a:	b510      	push	{r4, lr}
  DMA_TypeDef *DMAx = pHandle->pParams_str->DMAx;
 800299c:	6894      	ldr	r4, [r2, #8]
  if (NULL == DMAx)
 800299e:	2c00      	cmp	r4, #0
 80029a0:	d005      	beq.n	80029ae <R1_DMAx_TC_IRQHandler+0x1a>
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CHTIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 80029a2:	2104      	movs	r1, #4
 80029a4:	68d3      	ldr	r3, [r2, #12]
 80029a6:	3b01      	subs	r3, #1
 80029a8:	009b      	lsls	r3, r3, #2
 80029aa:	4099      	lsls	r1, r3
 80029ac:	6061      	str	r1, [r4, #4]

  LL_DMA_ClearFlag_HT(DMAx, pHandle->pParams_str->DMAChannelX);
  pHandle->TCCnt++;
 80029ae:	0001      	movs	r1, r0
 80029b0:	31c6      	adds	r1, #198	; 0xc6
 80029b2:	780b      	ldrb	r3, [r1, #0]
  if (pHandle->TCCnt == pHandle->pParams_str->RepetitionCounter)
 80029b4:	3205      	adds	r2, #5
  pHandle->TCCnt++;
 80029b6:	3301      	adds	r3, #1
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	700b      	strb	r3, [r1, #0]
  if (pHandle->TCCnt == pHandle->pParams_str->RepetitionCounter)
 80029bc:	7fd2      	ldrb	r2, [r2, #31]
 80029be:	429a      	cmp	r2, r3
 80029c0:	d110      	bne.n	80029e4 <R1_DMAx_TC_IRQHandler+0x50>
  {
    /* First half PWM period CCR value transfered by DMA */
    pHandle->DmaBuffCCR[0] = pHandle->DmaBuffCCR_latch[0];
 80029c2:	0003      	movs	r3, r0
 80029c4:	3394      	adds	r3, #148	; 0x94
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	3b0c      	subs	r3, #12
 80029ca:	601a      	str	r2, [r3, #0]
    pHandle->DmaBuffCCR[1] = pHandle->DmaBuffCCR_latch[1];
    pHandle->DmaBuffCCR[2] = pHandle->DmaBuffCCR_latch[2];
 80029cc:	691a      	ldr	r2, [r3, #16]
 80029ce:	3304      	adds	r3, #4
 80029d0:	601a      	str	r2, [r3, #0]
    /* Second half PWM period CCR value transfered by DMA */
    pHandle->DmaBuffCCR[3]= pHandle->DmaBuffCCR_latch[3];
    pHandle->DmaBuffCCR[4]= pHandle->DmaBuffCCR_latch[4];
 80029d2:	691a      	ldr	r2, [r3, #16]
 80029d4:	3304      	adds	r3, #4
 80029d6:	601a      	str	r2, [r3, #0]
    pHandle->DmaBuffCCR[5]= pHandle->DmaBuffCCR_latch[5];

    pHandle->TCCnt = 0;
 80029d8:	2300      	movs	r3, #0
 80029da:	700b      	strb	r3, [r1, #0]
    pHandle->TCDoneFlag =true;
 80029dc:	0003      	movs	r3, r0
 80029de:	2201      	movs	r2, #1
 80029e0:	33c9      	adds	r3, #201	; 0xc9
 80029e2:	701a      	strb	r2, [r3, #0]
  }
  else
  {
  }

  return (&(pHandle->_Super.Motor));
 80029e4:	307a      	adds	r0, #122	; 0x7a
}
 80029e6:	bd10      	pop	{r4, pc}

080029e8 <RCM_RegisterRegConv>:
  * @param  regConv Pointer to the regular conversion parameters.
  *         Contains ADC, Channel and sampling time to be used.
  *
  */
void RCM_RegisterRegConv(RegConv_t *regConv)
{
 80029e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    handle = 0U;
  }
  else
  {
#endif
    uint8_t i = 0;
 80029ea:	2200      	movs	r2, #0
  uint8_t handle = 255U;
 80029ec:	23ff      	movs	r3, #255	; 0xff
      {
        if ((RCM_handle_array [i]->channel == regConv->channel)
         && (RCM_handle_array [i]->regADC == regConv->regADC))
        {
          handle = i; /* Reuse the same handle */
          i = RCM_MAX_CONV; /* We can skip the rest of the loop */
 80029ee:	2704      	movs	r7, #4
      if ((0 == RCM_handle_array [i]) && (handle > RCM_MAX_CONV))
 80029f0:	4e1d      	ldr	r6, [pc, #116]	; (8002a68 <RCM_RegisterRegConv+0x80>)
 80029f2:	0091      	lsls	r1, r2, #2
 80029f4:	5989      	ldr	r1, [r1, r6]
 80029f6:	2900      	cmp	r1, #0
 80029f8:	d12b      	bne.n	8002a52 <RCM_RegisterRegConv+0x6a>
 80029fa:	2b04      	cmp	r3, #4
 80029fc:	d900      	bls.n	8002a00 <RCM_RegisterRegConv+0x18>
 80029fe:	0013      	movs	r3, r2
      }
      else
      {
        /* Nothing to do */
      }
      i++;
 8002a00:	3201      	adds	r2, #1
 8002a02:	b2d2      	uxtb	r2, r2
    while (i < RCM_MAX_CONV)
 8002a04:	2a03      	cmp	r2, #3
 8002a06:	d9f4      	bls.n	80029f2 <RCM_RegisterRegConv+0xa>
    }
    if (handle < RCM_MAX_CONV)
 8002a08:	2b03      	cmp	r3, #3
 8002a0a:	d820      	bhi.n	8002a4e <RCM_RegisterRegConv+0x66>
    {
      RCM_handle_array [handle] = regConv;
      RCM_CB_array [handle].cb = NULL; /* If a previous callback was attached, it is cleared */
 8002a0c:	2400      	movs	r4, #0
      RCM_handle_array [handle] = regConv;
 8002a0e:	009a      	lsls	r2, r3, #2
 8002a10:	50b0      	str	r0, [r6, r2]
      RCM_CB_array [handle].cb = NULL; /* If a previous callback was attached, it is cleared */
 8002a12:	4a16      	ldr	r2, [pc, #88]	; (8002a6c <RCM_RegisterRegConv+0x84>)
 8002a14:	00d9      	lsls	r1, r3, #3
 8002a16:	508c      	str	r4, [r1, r2]
      if (0U == LL_ADC_IsEnabled(regConv->regADC))
 8002a18:	6802      	ldr	r2, [r0, #0]
  return (READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN));
 8002a1a:	6891      	ldr	r1, [r2, #8]
 8002a1c:	07c9      	lsls	r1, r1, #31
 8002a1e:	d40e      	bmi.n	8002a3e <RCM_RegisterRegConv+0x56>
  MODIFY_REG(ADCx->CR,
 8002a20:	2180      	movs	r1, #128	; 0x80
 8002a22:	6894      	ldr	r4, [r2, #8]
 8002a24:	4d12      	ldr	r5, [pc, #72]	; (8002a70 <RCM_RegisterRegConv+0x88>)
 8002a26:	0609      	lsls	r1, r1, #24
 8002a28:	402c      	ands	r4, r5
 8002a2a:	4321      	orrs	r1, r4
 8002a2c:	6091      	str	r1, [r2, #8]
  return (READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL));
 8002a2e:	6891      	ldr	r1, [r2, #8]
      {

        LL_ADC_StartCalibration( regConv->regADC);
        while (1U == LL_ADC_IsCalibrationOnGoing(regConv->regADC))
 8002a30:	2900      	cmp	r1, #0
 8002a32:	dbfc      	blt.n	8002a2e <RCM_RegisterRegConv+0x46>
  MODIFY_REG(ADCx->CR,
 8002a34:	2101      	movs	r1, #1
 8002a36:	6894      	ldr	r4, [r2, #8]
 8002a38:	402c      	ands	r4, r5
 8002a3a:	4321      	orrs	r1, r4
 8002a3c:	6091      	str	r1, [r2, #8]
      else
      {
        /* Nothing to do */
      }
      /* Conversion handler is created, will be enabled by the first call to RCM_ExecRegularConv */
      RCM_NoInj_array[handle].enable = false;
 8002a3e:	2106      	movs	r1, #6
 8002a40:	2400      	movs	r4, #0
 8002a42:	4359      	muls	r1, r3
 8002a44:	4a0b      	ldr	r2, [pc, #44]	; (8002a74 <RCM_RegisterRegConv+0x8c>)
 8002a46:	548c      	strb	r4, [r1, r2]
      RCM_NoInj_array[handle].next = handle;
 8002a48:	1852      	adds	r2, r2, r1
 8002a4a:	7153      	strb	r3, [r2, #5]
      RCM_NoInj_array[handle].prev = handle;
 8002a4c:	7113      	strb	r3, [r2, #4]
      /* Nothing to do handle is already set to error value : 255 */
    }
#ifdef NULL_PTR_CHECK_REG_CON_MNG
  }
#endif
  regConv->convHandle = handle;
 8002a4e:	7303      	strb	r3, [r0, #12]
}
 8002a50:	bdf0      	pop	{r4, r5, r6, r7, pc}
        if ((RCM_handle_array [i]->channel == regConv->channel)
 8002a52:	790d      	ldrb	r5, [r1, #4]
 8002a54:	7904      	ldrb	r4, [r0, #4]
 8002a56:	42a5      	cmp	r5, r4
 8002a58:	d1d2      	bne.n	8002a00 <RCM_RegisterRegConv+0x18>
         && (RCM_handle_array [i]->regADC == regConv->regADC))
 8002a5a:	680c      	ldr	r4, [r1, #0]
 8002a5c:	6801      	ldr	r1, [r0, #0]
 8002a5e:	428c      	cmp	r4, r1
 8002a60:	d1ce      	bne.n	8002a00 <RCM_RegisterRegConv+0x18>
 8002a62:	0013      	movs	r3, r2
          i = RCM_MAX_CONV; /* We can skip the rest of the loop */
 8002a64:	003a      	movs	r2, r7
 8002a66:	e7cb      	b.n	8002a00 <RCM_RegisterRegConv+0x18>
 8002a68:	20000928 	.word	0x20000928
 8002a6c:	200008e4 	.word	0x200008e4
 8002a70:	7fffffe8 	.word	0x7fffffe8
 8002a74:	20000904 	.word	0x20000904

08002a78 <RCM_ExecRegularConv>:
 * Otherwise, the latest stored conversion result will be returned.
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
uint16_t RCM_ExecRegularConv (RegConv_t *regConv)
{
 8002a78:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint8_t handle = regConv->convHandle;
  uint8_t formerNext;
  uint8_t i=0;
  uint8_t LastEnable = RCM_MAX_CONV;

  if (false == RCM_NoInj_array [handle].enable)
 8002a7a:	2606      	movs	r6, #6
 8002a7c:	0034      	movs	r4, r6
  uint8_t handle = regConv->convHandle;
 8002a7e:	7b03      	ldrb	r3, [r0, #12]
  if (false == RCM_NoInj_array [handle].enable)
 8002a80:	4940      	ldr	r1, [pc, #256]	; (8002b84 <RCM_ExecRegularConv+0x10c>)
 8002a82:	435c      	muls	r4, r3
 8002a84:	5c62      	ldrb	r2, [r4, r1]
 8002a86:	2a00      	cmp	r2, #0
 8002a88:	d132      	bne.n	8002af0 <RCM_ExecRegularConv+0x78>
  uint8_t LastEnable = RCM_MAX_CONV;
 8002a8a:	2504      	movs	r5, #4
      {
        if (RCM_NoInj_array[i].next > handle)
        /* We found a previous reg conv to link with */
        {
          formerNext = RCM_NoInj_array [i].next;
          RCM_NoInj_array[handle].next = formerNext;
 8002a8c:	190c      	adds	r4, r1, r4
      if (true == RCM_NoInj_array [i].enable)
 8002a8e:	0037      	movs	r7, r6
 8002a90:	4357      	muls	r7, r2
 8002a92:	5dc8      	ldrb	r0, [r1, r7]
 8002a94:	2800      	cmp	r0, #0
 8002a96:	d00a      	beq.n	8002aae <RCM_ExecRegularConv+0x36>
        if (RCM_NoInj_array[i].next > handle)
 8002a98:	19cf      	adds	r7, r1, r7
 8002a9a:	7978      	ldrb	r0, [r7, #5]
 8002a9c:	4298      	cmp	r0, r3
 8002a9e:	d968      	bls.n	8002b72 <RCM_ExecRegularConv+0xfa>
          RCM_NoInj_array[handle].prev = i;
 8002aa0:	7122      	strb	r2, [r4, #4]
          RCM_NoInj_array[i].next = handle;
          RCM_NoInj_array[formerNext].prev = handle;
          i = RCM_MAX_CONV; /* Stop the loop, handler inserted */
 8002aa2:	2204      	movs	r2, #4
          RCM_NoInj_array[handle].next = formerNext;
 8002aa4:	7160      	strb	r0, [r4, #5]
          RCM_NoInj_array[formerNext].prev = handle;
 8002aa6:	4370      	muls	r0, r6
 8002aa8:	1808      	adds	r0, r1, r0
          RCM_NoInj_array[i].next = handle;
 8002aaa:	717b      	strb	r3, [r7, #5]
          RCM_NoInj_array[formerNext].prev = handle;
 8002aac:	7103      	strb	r3, [r0, #4]
      }
      else
      {
        /* Nothing to do */
      }
      i++;
 8002aae:	3201      	adds	r2, #1
 8002ab0:	b2d2      	uxtb	r2, r2
      if (RCM_MAX_CONV == i)
 8002ab2:	2a04      	cmp	r2, #4
 8002ab4:	d162      	bne.n	8002b7c <RCM_ExecRegularConv+0x104>
      /* We reach end of the array without handler inserted */
      {
       if (LastEnable != RCM_MAX_CONV )
 8002ab6:	2d04      	cmp	r5, #4
 8002ab8:	d05d      	beq.n	8002b76 <RCM_ExecRegularConv+0xfe>
       /* We find a regular conversion with smaller position to be linked with */
       {
         formerNext = RCM_NoInj_array[LastEnable].next;
 8002aba:	3202      	adds	r2, #2
 8002abc:	0010      	movs	r0, r2
         RCM_NoInj_array[handle].next = formerNext;
 8002abe:	0014      	movs	r4, r2
         formerNext = RCM_NoInj_array[LastEnable].next;
 8002ac0:	4368      	muls	r0, r5
 8002ac2:	1808      	adds	r0, r1, r0
 8002ac4:	7946      	ldrb	r6, [r0, #5]
         RCM_NoInj_array[handle].next = formerNext;
 8002ac6:	435c      	muls	r4, r3
         RCM_NoInj_array[handle].prev = LastEnable;
         RCM_NoInj_array[LastEnable].next = handle;
         RCM_NoInj_array[formerNext].prev = handle;
 8002ac8:	4372      	muls	r2, r6
         RCM_NoInj_array[handle].next = formerNext;
 8002aca:	190c      	adds	r4, r1, r4
         RCM_NoInj_array[formerNext].prev = handle;
 8002acc:	188a      	adds	r2, r1, r2
         RCM_NoInj_array[handle].next = formerNext;
 8002ace:	7166      	strb	r6, [r4, #5]
         RCM_NoInj_array[handle].prev = LastEnable;
 8002ad0:	7125      	strb	r5, [r4, #4]
         RCM_NoInj_array[LastEnable].next = handle;
 8002ad2:	7143      	strb	r3, [r0, #5]
         RCM_NoInj_array[formerNext].prev = handle;
 8002ad4:	7113      	strb	r3, [r2, #4]
      {
        /* Nothing to do we are parsing the array, nothing inserted yet */
      }
    }
    /* The handle is now linked with others, we can set the enable flag */
    RCM_NoInj_array[handle].enable = true;
 8002ad6:	2206      	movs	r2, #6
 8002ad8:	0010      	movs	r0, r2
 8002ada:	2401      	movs	r4, #1
 8002adc:	4358      	muls	r0, r3
 8002ade:	520c      	strh	r4, [r1, r0]
    RCM_NoInj_array[handle].status = notvalid;
    if (RCM_NoInj_array[RCM_currentHandle].status != ongoing)
 8002ae0:	4829      	ldr	r0, [pc, #164]	; (8002b88 <RCM_ExecRegularConv+0x110>)
 8002ae2:	7804      	ldrb	r4, [r0, #0]
 8002ae4:	4362      	muls	r2, r4
 8002ae6:	188a      	adds	r2, r1, r2
 8002ae8:	7852      	ldrb	r2, [r2, #1]
 8002aea:	2a01      	cmp	r2, #1
 8002aec:	d000      	beq.n	8002af0 <RCM_ExecRegularConv+0x78>
    {/* Select the new conversion to be the next scheduled only if a conversion is not ongoing */
      RCM_currentHandle = handle;
 8002aee:	7003      	strb	r3, [r0, #0]
  }
  else
  {
    /* Nothing to do the current handle is already scheduled */
  }
  if (false == PWM_Handle_M1.ADCRegularLocked)
 8002af0:	4a26      	ldr	r2, [pc, #152]	; (8002b8c <RCM_ExecRegularConv+0x114>)
 8002af2:	32ca      	adds	r2, #202	; 0xca
 8002af4:	7812      	ldrb	r2, [r2, #0]
 8002af6:	2a00      	cmp	r2, #0
 8002af8:	d135      	bne.n	8002b66 <RCM_ExecRegularConv+0xee>
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 8002afa:	2603      	movs	r6, #3
  /* The ADC is free to be used asynchronously */
  {
    LL_ADC_REG_SetDMATransfer(RCM_handle_array[handle]->regADC, LL_ADC_REG_DMA_TRANSFER_NONE);
 8002afc:	4c24      	ldr	r4, [pc, #144]	; (8002b90 <RCM_ExecRegularConv+0x118>)
 8002afe:	009a      	lsls	r2, r3, #2
 8002b00:	5915      	ldr	r5, [r2, r4]
 8002b02:	682a      	ldr	r2, [r5, #0]
 8002b04:	68d0      	ldr	r0, [r2, #12]
 8002b06:	43b0      	bics	r0, r6
 8002b08:	60d0      	str	r0, [r2, #12]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 8002b0a:	68d0      	ldr	r0, [r2, #12]
 8002b0c:	4e21      	ldr	r6, [pc, #132]	; (8002b94 <RCM_ExecRegularConv+0x11c>)
 8002b0e:	4030      	ands	r0, r6
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 8002b10:	2607      	movs	r6, #7
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 8002b12:	60d0      	str	r0, [r2, #12]
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 8002b14:	6950      	ldr	r0, [r2, #20]
 8002b16:	43b0      	bics	r0, r6
 8002b18:	68ae      	ldr	r6, [r5, #8]
 8002b1a:	4330      	orrs	r0, r6
 8002b1c:	6150      	str	r0, [r2, #20]
  WRITE_REG(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002b1e:	2080      	movs	r0, #128	; 0x80
    LL_ADC_REG_SetTriggerSource(RCM_handle_array[handle]->regADC, LL_ADC_REG_TRIG_SOFTWARE);

    /* Set Sampling time and channel */
    LL_ADC_SetSamplingTimeCommonChannels(RCM_handle_array[handle]->regADC, RCM_handle_array[handle]->samplingTime);
    LL_ADC_REG_SetSequencerChannels(RCM_handle_array[handle]->regADC,
                                    __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[handle]->channel));
 8002b20:	792d      	ldrb	r5, [r5, #4]
 8002b22:	0180      	lsls	r0, r0, #6
 8002b24:	40a8      	lsls	r0, r5
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8002b26:	2504      	movs	r5, #4
  WRITE_REG(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002b28:	0b40      	lsrs	r0, r0, #13
 8002b2a:	6290      	str	r0, [r2, #40]	; 0x28
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8002b2c:	6015      	str	r5, [r2, #0]
  MODIFY_REG(ADCx->CR,
 8002b2e:	6890      	ldr	r0, [r2, #8]
 8002b30:	4e19      	ldr	r6, [pc, #100]	; (8002b98 <RCM_ExecRegularConv+0x120>)
 8002b32:	4030      	ands	r0, r6
 8002b34:	4328      	orrs	r0, r5
 8002b36:	6090      	str	r0, [r2, #8]
  return (READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC));
 8002b38:	6810      	ldr	r0, [r2, #0]

    /* Start ADC conversion */
    LL_ADC_REG_StartConversion(RCM_handle_array[handle]->regADC);

    /* Wait EOC */
    while ( 0U == LL_ADC_IsActiveFlag_EOC(RCM_handle_array[handle]->regADC))
 8002b3a:	4228      	tst	r0, r5
 8002b3c:	d0fc      	beq.n	8002b38 <RCM_ExecRegularConv+0xc0>
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 8002b3e:	6c10      	ldr	r0, [r2, #64]	; 0x40
    {
      /* Nothing to do */
    }

    /* Read the "Regular" conversion (Not related to current sampling) */
    RCM_NoInj_array[handle].value = LL_ADC_REG_ReadConversionData12(RCM_handle_array[handle]->regADC);
 8002b40:	2206      	movs	r2, #6
 8002b42:	435a      	muls	r2, r3
    LL_ADC_REG_SetDMATransfer(RCM_handle_array[RCM_currentHandle]->regADC, LL_ADC_REG_DMA_TRANSFER_LIMITED);
 8002b44:	4d10      	ldr	r5, [pc, #64]	; (8002b88 <RCM_ExecRegularConv+0x110>)
    RCM_NoInj_array[handle].value = LL_ADC_REG_ReadConversionData12(RCM_handle_array[handle]->regADC);
 8002b46:	188a      	adds	r2, r1, r2
    LL_ADC_REG_SetDMATransfer(RCM_handle_array[RCM_currentHandle]->regADC, LL_ADC_REG_DMA_TRANSFER_LIMITED);
 8002b48:	7829      	ldrb	r1, [r5, #0]
    RCM_NoInj_array[handle].value = LL_ADC_REG_ReadConversionData12(RCM_handle_array[handle]->regADC);
 8002b4a:	8050      	strh	r0, [r2, #2]
    LL_ADC_REG_SetDMATransfer(RCM_handle_array[RCM_currentHandle]->regADC, LL_ADC_REG_DMA_TRANSFER_LIMITED);
 8002b4c:	0089      	lsls	r1, r1, #2
 8002b4e:	5861      	ldr	r1, [r4, r1]
 8002b50:	680c      	ldr	r4, [r1, #0]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 8002b52:	2103      	movs	r1, #3
 8002b54:	68e0      	ldr	r0, [r4, #12]
 8002b56:	4388      	bics	r0, r1
 8002b58:	3902      	subs	r1, #2
 8002b5a:	4301      	orrs	r1, r0
 8002b5c:	60e1      	str	r1, [r4, #12]
    RCM_currentHandle = RCM_NoInj_array[handle].next;
 8002b5e:	7951      	ldrb	r1, [r2, #5]
 8002b60:	7029      	strb	r1, [r5, #0]
    RCM_NoInj_array[handle].status = valid;
 8002b62:	2102      	movs	r1, #2
 8002b64:	7051      	strb	r1, [r2, #1]
  }
  else
  {
    /* Nothing to do */
  }
  retVal = RCM_NoInj_array[handle].value;
 8002b66:	2106      	movs	r1, #6
 8002b68:	434b      	muls	r3, r1
 8002b6a:	4a06      	ldr	r2, [pc, #24]	; (8002b84 <RCM_ExecRegularConv+0x10c>)
 8002b6c:	18d2      	adds	r2, r2, r3
  return (retVal);
 8002b6e:	8850      	ldrh	r0, [r2, #2]
}
 8002b70:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b72:	0015      	movs	r5, r2
 8002b74:	e79b      	b.n	8002aae <RCM_ExecRegularConv+0x36>
         RCM_currentHandle = handle;
 8002b76:	4a04      	ldr	r2, [pc, #16]	; (8002b88 <RCM_ExecRegularConv+0x110>)
 8002b78:	7013      	strb	r3, [r2, #0]
    while (i < RCM_MAX_CONV)
 8002b7a:	e7ac      	b.n	8002ad6 <RCM_ExecRegularConv+0x5e>
 8002b7c:	2a03      	cmp	r2, #3
 8002b7e:	d800      	bhi.n	8002b82 <RCM_ExecRegularConv+0x10a>
 8002b80:	e785      	b.n	8002a8e <RCM_ExecRegularConv+0x16>
 8002b82:	e7a8      	b.n	8002ad6 <RCM_ExecRegularConv+0x5e>
 8002b84:	20000904 	.word	0x20000904
 8002b88:	20000924 	.word	0x20000924
 8002b8c:	20000150 	.word	0x20000150
 8002b90:	20000928 	.word	0x20000928
 8002b94:	fffff23f 	.word	0xfffff23f
 8002b98:	7fffffe8 	.word	0x7fffffe8

08002b9c <RCM_ExecUserConv>:
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecUserConv()
{
  uint8_t handle;
  if (RCM_UserConvHandle != NULL)
 8002b9c:	4b12      	ldr	r3, [pc, #72]	; (8002be8 <RCM_ExecUserConv+0x4c>)
{
 8002b9e:	b570      	push	{r4, r5, r6, lr}
  if (RCM_UserConvHandle != NULL)
 8002ba0:	681d      	ldr	r5, [r3, #0]
 8002ba2:	2d00      	cmp	r5, #0
 8002ba4:	d01e      	beq.n	8002be4 <RCM_ExecUserConv+0x48>
  {
    handle = RCM_UserConvHandle->convHandle;
    if (RCM_USERCONV_REQUESTED == RCM_UserConvState)
 8002ba6:	4e11      	ldr	r6, [pc, #68]	; (8002bec <RCM_ExecUserConv+0x50>)
    handle = RCM_UserConvHandle->convHandle;
 8002ba8:	7b2c      	ldrb	r4, [r5, #12]
    if (RCM_USERCONV_REQUESTED == RCM_UserConvState)
 8002baa:	7833      	ldrb	r3, [r6, #0]
 8002bac:	2b01      	cmp	r3, #1
 8002bae:	d119      	bne.n	8002be4 <RCM_ExecUserConv+0x48>
    {
      RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 8002bb0:	0028      	movs	r0, r5
 8002bb2:	f7ff ff61 	bl	8002a78 <RCM_ExecRegularConv>
      /* Regular conversion is read from RCM_NoInj_array but we must take care that first conversion is done */
      /* Status could also be ongoing, but decision is taken to provide previous conversion
       * instead of waiting for RCM_NoInj_array [handle].status == valid */
      if (RCM_NoInj_array [handle].status != notvalid)
 8002bb6:	2206      	movs	r2, #6
      RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 8002bb8:	4b0d      	ldr	r3, [pc, #52]	; (8002bf0 <RCM_ExecUserConv+0x54>)
      if (RCM_NoInj_array [handle].status != notvalid)
 8002bba:	4362      	muls	r2, r4
      RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 8002bbc:	8018      	strh	r0, [r3, #0]
      if (RCM_NoInj_array [handle].status != notvalid)
 8002bbe:	4b0d      	ldr	r3, [pc, #52]	; (8002bf4 <RCM_ExecUserConv+0x58>)
      RCM_UserConvValue = RCM_ExecRegularConv(RCM_UserConvHandle);
 8002bc0:	0001      	movs	r1, r0
      if (RCM_NoInj_array [handle].status != notvalid)
 8002bc2:	189b      	adds	r3, r3, r2
 8002bc4:	785b      	ldrb	r3, [r3, #1]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d001      	beq.n	8002bce <RCM_ExecUserConv+0x32>
      {
        RCM_UserConvState = RCM_USERCONV_EOC;
 8002bca:	2302      	movs	r3, #2
 8002bcc:	7033      	strb	r3, [r6, #0]
      }
      else
      {
        /* Nothing to do */
      }
      if (RCM_CB_array[handle].cb != NULL)
 8002bce:	4a0a      	ldr	r2, [pc, #40]	; (8002bf8 <RCM_ExecUserConv+0x5c>)
 8002bd0:	00e4      	lsls	r4, r4, #3
 8002bd2:	58a3      	ldr	r3, [r4, r2]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d005      	beq.n	8002be4 <RCM_ExecUserConv+0x48>
      {
        RCM_UserConvState = RCM_USERCONV_IDLE;
 8002bd8:	2000      	movs	r0, #0
        RCM_CB_array[handle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 8002bda:	1912      	adds	r2, r2, r4
        RCM_UserConvState = RCM_USERCONV_IDLE;
 8002bdc:	7030      	strb	r0, [r6, #0]
        RCM_CB_array[handle].cb(RCM_UserConvHandle, RCM_UserConvValue,
 8002bde:	6852      	ldr	r2, [r2, #4]
 8002be0:	0028      	movs	r0, r5
 8002be2:	4798      	blx	r3
  }
  else
  {
     /* Nothing to do */
  }
}
 8002be4:	bd70      	pop	{r4, r5, r6, pc}
 8002be6:	46c0      	nop			; (mov r8, r8)
 8002be8:	2000091c 	.word	0x2000091c
 8002bec:	20000920 	.word	0x20000920
 8002bf0:	20000922 	.word	0x20000922
 8002bf4:	20000904 	.word	0x20000904
 8002bf8:	200008e4 	.word	0x200008e4

08002bfc <RCM_ExecNextConv>:
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ExecNextConv(void)
{
  if (true == RCM_NoInj_array [RCM_currentHandle].enable)
 8002bfc:	2006      	movs	r0, #6
{
 8002bfe:	b570      	push	{r4, r5, r6, lr}
  if (true == RCM_NoInj_array [RCM_currentHandle].enable)
 8002c00:	4b14      	ldr	r3, [pc, #80]	; (8002c54 <RCM_ExecNextConv+0x58>)
 8002c02:	4915      	ldr	r1, [pc, #84]	; (8002c58 <RCM_ExecNextConv+0x5c>)
 8002c04:	781b      	ldrb	r3, [r3, #0]
 8002c06:	4358      	muls	r0, r3
 8002c08:	5c42      	ldrb	r2, [r0, r1]
 8002c0a:	2a00      	cmp	r2, #0
 8002c0c:	d021      	beq.n	8002c52 <RCM_ExecNextConv+0x56>
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8002c0e:	2404      	movs	r4, #4
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 8002c10:	2603      	movs	r6, #3
    /* When this function is called, the ADC conversions triggered by External
       event for current reading has been completed.
       ADC is therefore ready to be started because already stopped */

    /* Clear EOC */
    LL_ADC_ClearFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 8002c12:	4a12      	ldr	r2, [pc, #72]	; (8002c5c <RCM_ExecNextConv+0x60>)
 8002c14:	009b      	lsls	r3, r3, #2
 8002c16:	589d      	ldr	r5, [r3, r2]
    (void)LL_ADC_REG_SetSequencerChannels(RCM_handle_array[RCM_currentHandle]->regADC,
                                       __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));

    /* Start ADC for regular conversion */
    LL_ADC_REG_StartConversion(RCM_handle_array[RCM_currentHandle]->regADC);
    RCM_NoInj_array[RCM_currentHandle].status = ongoing;
 8002c18:	1809      	adds	r1, r1, r0
    LL_ADC_ClearFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 8002c1a:	682b      	ldr	r3, [r5, #0]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8002c1c:	601c      	str	r4, [r3, #0]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 8002c1e:	68da      	ldr	r2, [r3, #12]
 8002c20:	43b2      	bics	r2, r6
 8002c22:	60da      	str	r2, [r3, #12]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 8002c24:	68da      	ldr	r2, [r3, #12]
 8002c26:	4e0e      	ldr	r6, [pc, #56]	; (8002c60 <RCM_ExecNextConv+0x64>)
 8002c28:	4032      	ands	r2, r6
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 8002c2a:	2607      	movs	r6, #7
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_EXTEN | ADC_CFGR1_EXTSEL, TriggerSource);
 8002c2c:	60da      	str	r2, [r3, #12]
  MODIFY_REG(ADCx->SMPR, ADC_SMPR_SMP, SamplingTime);
 8002c2e:	695a      	ldr	r2, [r3, #20]
 8002c30:	43b2      	bics	r2, r6
 8002c32:	68ae      	ldr	r6, [r5, #8]
 8002c34:	4332      	orrs	r2, r6
 8002c36:	615a      	str	r2, [r3, #20]
                                       __LL_ADC_DECIMAL_NB_TO_CHANNEL(RCM_handle_array[RCM_currentHandle]->channel));
 8002c38:	792a      	ldrb	r2, [r5, #4]
 8002c3a:	2501      	movs	r5, #1
 8002c3c:	002e      	movs	r6, r5
 8002c3e:	4096      	lsls	r6, r2
  WRITE_REG(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002c40:	0372      	lsls	r2, r6, #13
 8002c42:	0b52      	lsrs	r2, r2, #13
 8002c44:	629a      	str	r2, [r3, #40]	; 0x28
  MODIFY_REG(ADCx->CR,
 8002c46:	689a      	ldr	r2, [r3, #8]
 8002c48:	4e06      	ldr	r6, [pc, #24]	; (8002c64 <RCM_ExecNextConv+0x68>)
 8002c4a:	4032      	ands	r2, r6
 8002c4c:	4314      	orrs	r4, r2
 8002c4e:	609c      	str	r4, [r3, #8]
    RCM_NoInj_array[RCM_currentHandle].status = ongoing;
 8002c50:	704d      	strb	r5, [r1, #1]
  }
  else
  {
    /* Nothing to do, conversion not enabled have already notvalid status */
  }
}
 8002c52:	bd70      	pop	{r4, r5, r6, pc}
 8002c54:	20000924 	.word	0x20000924
 8002c58:	20000904 	.word	0x20000904
 8002c5c:	20000928 	.word	0x20000928
 8002c60:	fffff23f 	.word	0xfffff23f
 8002c64:	7fffffe8 	.word	0x7fffffe8

08002c68 <RCM_ReadOngoingConv>:
 * and user conversion.
 *
 * NOTE: This function is not part of the public API and users should not call it.
 */
void RCM_ReadOngoingConv(void)
{
 8002c68:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t result;
  RCM_status_t status;

  status = RCM_NoInj_array[RCM_currentHandle].status;
 8002c6a:	4c10      	ldr	r4, [pc, #64]	; (8002cac <RCM_ReadOngoingConv+0x44>)
  result = LL_ADC_IsActiveFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 8002c6c:	4b10      	ldr	r3, [pc, #64]	; (8002cb0 <RCM_ReadOngoingConv+0x48>)
  status = RCM_NoInj_array[RCM_currentHandle].status;
 8002c6e:	7820      	ldrb	r0, [r4, #0]
  if (( valid == status ) || ( notvalid == status ) || ( 0U == result ))
 8002c70:	2702      	movs	r7, #2
  result = LL_ADC_IsActiveFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 8002c72:	0082      	lsls	r2, r0, #2
 8002c74:	58d3      	ldr	r3, [r2, r3]
  status = RCM_NoInj_array[RCM_currentHandle].status;
 8002c76:	4a0f      	ldr	r2, [pc, #60]	; (8002cb4 <RCM_ReadOngoingConv+0x4c>)
  result = LL_ADC_IsActiveFlag_EOC(RCM_handle_array[RCM_currentHandle]->regADC);
 8002c78:	6819      	ldr	r1, [r3, #0]
  status = RCM_NoInj_array[RCM_currentHandle].status;
 8002c7a:	2306      	movs	r3, #6
 8002c7c:	4343      	muls	r3, r0
 8002c7e:	18d3      	adds	r3, r2, r3
  if (( valid == status ) || ( notvalid == status ) || ( 0U == result ))
 8002c80:	785d      	ldrb	r5, [r3, #1]
  return (READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC));
 8002c82:	680e      	ldr	r6, [r1, #0]
 8002c84:	43bd      	bics	r5, r7
 8002c86:	d00a      	beq.n	8002c9e <RCM_ReadOngoingConv+0x36>
 8002c88:	0776      	lsls	r6, r6, #29
 8002c8a:	d508      	bpl.n	8002c9e <RCM_ReadOngoingConv+0x36>
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
 8002c8c:	6c0d      	ldr	r5, [r1, #64]	; 0x40
  else
  {
    /* Reading of ADC Converted Value */
    RCM_NoInj_array[RCM_currentHandle].value
                  = LL_ADC_REG_ReadConversionData12(RCM_handle_array[RCM_currentHandle]->regADC);
    RCM_NoInj_array[RCM_currentHandle].status = valid;
 8002c8e:	705f      	strb	r7, [r3, #1]
                  = LL_ADC_REG_ReadConversionData12(RCM_handle_array[RCM_currentHandle]->regADC);
 8002c90:	805d      	strh	r5, [r3, #2]
  MODIFY_REG(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG, DMATransfer);
 8002c92:	2303      	movs	r3, #3
 8002c94:	68cd      	ldr	r5, [r1, #12]
 8002c96:	439d      	bics	r5, r3
 8002c98:	3b02      	subs	r3, #2
 8002c9a:	432b      	orrs	r3, r5
 8002c9c:	60cb      	str	r3, [r1, #12]
    /* Restore back DMA configuration */
    LL_ADC_REG_SetDMATransfer( RCM_handle_array[RCM_currentHandle]->regADC, LL_ADC_REG_DMA_TRANSFER_LIMITED );
  }

  /* Prepare next conversion */
  RCM_currentHandle = RCM_NoInj_array [RCM_currentHandle].next;
 8002c9e:	2306      	movs	r3, #6
 8002ca0:	4343      	muls	r3, r0
 8002ca2:	18d2      	adds	r2, r2, r3
 8002ca4:	7953      	ldrb	r3, [r2, #5]
 8002ca6:	7023      	strb	r3, [r4, #0]
}
 8002ca8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002caa:	46c0      	nop			; (mov r8, r8)
 8002cac:	20000924 	.word	0x20000924
 8002cb0:	20000928 	.word	0x20000928
 8002cb4:	20000904 	.word	0x20000904

08002cb8 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cb8:	2101      	movs	r1, #1
 8002cba:	4b0a      	ldr	r3, [pc, #40]	; (8002ce4 <HAL_MspInit+0x2c>)
{
 8002cbc:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cbe:	699a      	ldr	r2, [r3, #24]
 8002cc0:	430a      	orrs	r2, r1
 8002cc2:	619a      	str	r2, [r3, #24]
 8002cc4:	699a      	ldr	r2, [r3, #24]
 8002cc6:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8002cc8:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cca:	9200      	str	r2, [sp, #0]
 8002ccc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002cce:	69da      	ldr	r2, [r3, #28]
 8002cd0:	0549      	lsls	r1, r1, #21
 8002cd2:	430a      	orrs	r2, r1
 8002cd4:	61da      	str	r2, [r3, #28]
 8002cd6:	69db      	ldr	r3, [r3, #28]
 8002cd8:	400b      	ands	r3, r1
 8002cda:	9301      	str	r3, [sp, #4]
 8002cdc:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002cde:	b002      	add	sp, #8
 8002ce0:	4770      	bx	lr
 8002ce2:	46c0      	nop			; (mov r8, r8)
 8002ce4:	40021000 	.word	0x40021000

08002ce8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002ce8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002cea:	0005      	movs	r5, r0
 8002cec:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cee:	2214      	movs	r2, #20
 8002cf0:	2100      	movs	r1, #0
 8002cf2:	a803      	add	r0, sp, #12
 8002cf4:	f001 fff6 	bl	8004ce4 <memset>
  if(hadc->Instance==ADC1)
 8002cf8:	4b25      	ldr	r3, [pc, #148]	; (8002d90 <HAL_ADC_MspInit+0xa8>)
 8002cfa:	682a      	ldr	r2, [r5, #0]
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d144      	bne.n	8002d8a <HAL_ADC_MspInit+0xa2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002d00:	2180      	movs	r1, #128	; 0x80
 8002d02:	4b24      	ldr	r3, [pc, #144]	; (8002d94 <HAL_ADC_MspInit+0xac>)
 8002d04:	0089      	lsls	r1, r1, #2
 8002d06:	699a      	ldr	r2, [r3, #24]
    PB1     ------> ADC_IN9
    */
    GPIO_InitStruct.Pin = M1_CURR_AMPL_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(M1_CURR_AMPL_GPIO_Port, &GPIO_InitStruct);
 8002d08:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002d0a:	430a      	orrs	r2, r1
 8002d0c:	619a      	str	r2, [r3, #24]
 8002d0e:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002d10:	2403      	movs	r4, #3
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002d12:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d14:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002d16:	9200      	str	r2, [sp, #0]
 8002d18:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d1a:	695a      	ldr	r2, [r3, #20]
 8002d1c:	0289      	lsls	r1, r1, #10
 8002d1e:	430a      	orrs	r2, r1
 8002d20:	615a      	str	r2, [r3, #20]
 8002d22:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pin = M1_CURR_AMPL_Pin;
 8002d24:	2720      	movs	r7, #32
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d26:	400a      	ands	r2, r1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d28:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d2a:	9201      	str	r2, [sp, #4]
 8002d2c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d2e:	695a      	ldr	r2, [r3, #20]
 8002d30:	02c9      	lsls	r1, r1, #11
 8002d32:	430a      	orrs	r2, r1
 8002d34:	615a      	str	r2, [r3, #20]
 8002d36:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(M1_CURR_AMPL_GPIO_Port, &GPIO_InitStruct);
 8002d38:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d3a:	400b      	ands	r3, r1
 8002d3c:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(M1_CURR_AMPL_GPIO_Port, &GPIO_InitStruct);
 8002d3e:	a903      	add	r1, sp, #12

    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d40:	2600      	movs	r6, #0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d42:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002d44:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pin = M1_CURR_AMPL_Pin;
 8002d46:	9703      	str	r7, [sp, #12]
    HAL_GPIO_Init(M1_CURR_AMPL_GPIO_Port, &GPIO_InitStruct);
 8002d48:	f000 fc36 	bl	80035b8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin;
 8002d4c:	2302      	movs	r3, #2
    HAL_GPIO_Init(M1_BUS_VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 8002d4e:	4812      	ldr	r0, [pc, #72]	; (8002d98 <HAL_ADC_MspInit+0xb0>)
 8002d50:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = M1_BUS_VOLTAGE_Pin;
 8002d52:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002d54:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d56:	9605      	str	r6, [sp, #20]
    HAL_GPIO_Init(M1_BUS_VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 8002d58:	f000 fc2e 	bl	80035b8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 8002d5c:	4c0f      	ldr	r4, [pc, #60]	; (8002d9c <HAL_ADC_MspInit+0xb4>)
 8002d5e:	4b10      	ldr	r3, [pc, #64]	; (8002da0 <HAL_ADC_MspInit+0xb8>)
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc.Init.Mode = DMA_CIRCULAR;
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8002d60:	0020      	movs	r0, r4
    hdma_adc.Instance = DMA1_Channel1;
 8002d62:	6023      	str	r3, [r4, #0]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8002d64:	2380      	movs	r3, #128	; 0x80
 8002d66:	60e3      	str	r3, [r4, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002d68:	18db      	adds	r3, r3, r3
 8002d6a:	6123      	str	r3, [r4, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002d6c:	2380      	movs	r3, #128	; 0x80
 8002d6e:	00db      	lsls	r3, r3, #3
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002d70:	6066      	str	r6, [r4, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d72:	60a6      	str	r6, [r4, #8]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002d74:	6163      	str	r3, [r4, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8002d76:	61a7      	str	r7, [r4, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 8002d78:	61e6      	str	r6, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 8002d7a:	f000 fbeb 	bl	8003554 <HAL_DMA_Init>
 8002d7e:	42b0      	cmp	r0, r6
 8002d80:	d001      	beq.n	8002d86 <HAL_ADC_MspInit+0x9e>
    {
      Error_Handler();
 8002d82:	f7fd ff86 	bl	8000c92 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 8002d86:	632c      	str	r4, [r5, #48]	; 0x30
 8002d88:	6265      	str	r5, [r4, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002d8a:	b009      	add	sp, #36	; 0x24
 8002d8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002d8e:	46c0      	nop			; (mov r8, r8)
 8002d90:	40012400 	.word	0x40012400
 8002d94:	40021000 	.word	0x40021000
 8002d98:	48000400 	.word	0x48000400
 8002d9c:	20000404 	.word	0x20000404
 8002da0:	40020008 	.word	0x40020008

08002da4 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002da4:	b530      	push	{r4, r5, lr}
 8002da6:	0005      	movs	r5, r0
 8002da8:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002daa:	2214      	movs	r2, #20
 8002dac:	2100      	movs	r1, #0
 8002dae:	a803      	add	r0, sp, #12
 8002db0:	f001 ff98 	bl	8004ce4 <memset>
  if(htim_pwm->Instance==TIM1)
 8002db4:	4b2f      	ldr	r3, [pc, #188]	; (8002e74 <HAL_TIM_PWM_MspInit+0xd0>)
 8002db6:	682a      	ldr	r2, [r5, #0]
 8002db8:	429a      	cmp	r2, r3
 8002dba:	d159      	bne.n	8002e70 <HAL_TIM_PWM_MspInit+0xcc>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002dbc:	2180      	movs	r1, #128	; 0x80
 8002dbe:	4b2e      	ldr	r3, [pc, #184]	; (8002e78 <HAL_TIM_PWM_MspInit+0xd4>)
 8002dc0:	0109      	lsls	r1, r1, #4
 8002dc2:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Pin = M1_OCP_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 8002dc4:	482d      	ldr	r0, [pc, #180]	; (8002e7c <HAL_TIM_PWM_MspInit+0xd8>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002dc6:	430a      	orrs	r2, r1
 8002dc8:	619a      	str	r2, [r3, #24]
 8002dca:	699a      	ldr	r2, [r3, #24]
 8002dcc:	400a      	ands	r2, r1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dce:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002dd0:	9201      	str	r2, [sp, #4]
 8002dd2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002dd4:	695a      	ldr	r2, [r3, #20]
 8002dd6:	02c9      	lsls	r1, r1, #11
 8002dd8:	430a      	orrs	r2, r1
 8002dda:	615a      	str	r2, [r3, #20]
 8002ddc:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002dde:	2201      	movs	r2, #1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002de0:	400b      	ands	r3, r1
 8002de2:	9302      	str	r3, [sp, #8]
 8002de4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = M1_OCP_Pin;
 8002de6:	2380      	movs	r3, #128	; 0x80
 8002de8:	015b      	lsls	r3, r3, #5
 8002dea:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dec:	2302      	movs	r3, #2
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 8002dee:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002df0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8002df2:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002df4:	9205      	str	r2, [sp, #20]
    HAL_GPIO_Init(M1_OCP_GPIO_Port, &GPIO_InitStruct);
 8002df6:	f000 fbdf 	bl	80035b8 <HAL_GPIO_Init>

    /* TIM1 DMA Init */
    /* TIM1_CH4_TRIG_COM Init */
    hdma_tim1_ch4_trig_com.Instance = DMA1_Channel4;
 8002dfa:	4c21      	ldr	r4, [pc, #132]	; (8002e80 <HAL_TIM_PWM_MspInit+0xdc>)
 8002dfc:	4b21      	ldr	r3, [pc, #132]	; (8002e84 <HAL_TIM_PWM_MspInit+0xe0>)
    hdma_tim1_ch4_trig_com.Init.MemInc = DMA_MINC_ENABLE;
    hdma_tim1_ch4_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_tim1_ch4_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_tim1_ch4_trig_com.Init.Mode = DMA_CIRCULAR;
    hdma_tim1_ch4_trig_com.Init.Priority = DMA_PRIORITY_HIGH;
    if (HAL_DMA_Init(&hdma_tim1_ch4_trig_com) != HAL_OK)
 8002dfe:	0020      	movs	r0, r4
    hdma_tim1_ch4_trig_com.Instance = DMA1_Channel4;
 8002e00:	6023      	str	r3, [r4, #0]
    hdma_tim1_ch4_trig_com.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e02:	2310      	movs	r3, #16
 8002e04:	6063      	str	r3, [r4, #4]
    hdma_tim1_ch4_trig_com.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e06:	2300      	movs	r3, #0
 8002e08:	60a3      	str	r3, [r4, #8]
    hdma_tim1_ch4_trig_com.Init.MemInc = DMA_MINC_ENABLE;
 8002e0a:	3380      	adds	r3, #128	; 0x80
 8002e0c:	60e3      	str	r3, [r4, #12]
    hdma_tim1_ch4_trig_com.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002e0e:	3380      	adds	r3, #128	; 0x80
 8002e10:	6123      	str	r3, [r4, #16]
    hdma_tim1_ch4_trig_com.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002e12:	2380      	movs	r3, #128	; 0x80
 8002e14:	00db      	lsls	r3, r3, #3
 8002e16:	6163      	str	r3, [r4, #20]
    hdma_tim1_ch4_trig_com.Init.Mode = DMA_CIRCULAR;
 8002e18:	2320      	movs	r3, #32
 8002e1a:	61a3      	str	r3, [r4, #24]
    hdma_tim1_ch4_trig_com.Init.Priority = DMA_PRIORITY_HIGH;
 8002e1c:	2380      	movs	r3, #128	; 0x80
 8002e1e:	019b      	lsls	r3, r3, #6
 8002e20:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_tim1_ch4_trig_com) != HAL_OK)
 8002e22:	f000 fb97 	bl	8003554 <HAL_DMA_Init>
 8002e26:	2800      	cmp	r0, #0
 8002e28:	d001      	beq.n	8002e2e <HAL_TIM_PWM_MspInit+0x8a>
    {
      Error_Handler();
 8002e2a:	f7fd ff32 	bl	8000c92 <Error_Handler>
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC4],hdma_tim1_ch4_trig_com);
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_TRIGGER],hdma_tim1_ch4_trig_com);
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_COMMUTATION],hdma_tim1_ch4_trig_com);

    /* TIM1_CH3_UP Init */
    hdma_tim1_ch3_up.Instance = DMA1_Channel5;
 8002e2e:	4b16      	ldr	r3, [pc, #88]	; (8002e88 <HAL_TIM_PWM_MspInit+0xe4>)
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC4],hdma_tim1_ch4_trig_com);
 8002e30:	632c      	str	r4, [r5, #48]	; 0x30
 8002e32:	6265      	str	r5, [r4, #36]	; 0x24
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_TRIGGER],hdma_tim1_ch4_trig_com);
 8002e34:	63ac      	str	r4, [r5, #56]	; 0x38
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_COMMUTATION],hdma_tim1_ch4_trig_com);
 8002e36:	636c      	str	r4, [r5, #52]	; 0x34
    hdma_tim1_ch3_up.Instance = DMA1_Channel5;
 8002e38:	4c14      	ldr	r4, [pc, #80]	; (8002e8c <HAL_TIM_PWM_MspInit+0xe8>)
 8002e3a:	6023      	str	r3, [r4, #0]
    hdma_tim1_ch3_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e3c:	2310      	movs	r3, #16
 8002e3e:	6063      	str	r3, [r4, #4]
    hdma_tim1_ch3_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e40:	2300      	movs	r3, #0
 8002e42:	60a3      	str	r3, [r4, #8]
    hdma_tim1_ch3_up.Init.MemInc = DMA_MINC_ENABLE;
 8002e44:	3380      	adds	r3, #128	; 0x80
 8002e46:	60e3      	str	r3, [r4, #12]
    hdma_tim1_ch3_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002e48:	3380      	adds	r3, #128	; 0x80
 8002e4a:	6123      	str	r3, [r4, #16]
    hdma_tim1_ch3_up.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002e4c:	2380      	movs	r3, #128	; 0x80
 8002e4e:	00db      	lsls	r3, r3, #3
 8002e50:	6163      	str	r3, [r4, #20]
    hdma_tim1_ch3_up.Init.Mode = DMA_CIRCULAR;
 8002e52:	2320      	movs	r3, #32
 8002e54:	61a3      	str	r3, [r4, #24]
    hdma_tim1_ch3_up.Init.Priority = DMA_PRIORITY_HIGH;
 8002e56:	2380      	movs	r3, #128	; 0x80
    if (HAL_DMA_Init(&hdma_tim1_ch3_up) != HAL_OK)
 8002e58:	0020      	movs	r0, r4
    hdma_tim1_ch3_up.Init.Priority = DMA_PRIORITY_HIGH;
 8002e5a:	019b      	lsls	r3, r3, #6
 8002e5c:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_tim1_ch3_up) != HAL_OK)
 8002e5e:	f000 fb79 	bl	8003554 <HAL_DMA_Init>
 8002e62:	2800      	cmp	r0, #0
 8002e64:	d001      	beq.n	8002e6a <HAL_TIM_PWM_MspInit+0xc6>
    {
      Error_Handler();
 8002e66:	f7fd ff14 	bl	8000c92 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim1_ch3_up);
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_ch3_up);
 8002e6a:	622c      	str	r4, [r5, #32]
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim1_ch3_up);
 8002e6c:	62ec      	str	r4, [r5, #44]	; 0x2c
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_UPDATE],hdma_tim1_ch3_up);
 8002e6e:	6265      	str	r5, [r4, #36]	; 0x24
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002e70:	b009      	add	sp, #36	; 0x24
 8002e72:	bd30      	pop	{r4, r5, pc}
 8002e74:	40012c00 	.word	0x40012c00
 8002e78:	40021000 	.word	0x40021000
 8002e7c:	48000400 	.word	0x48000400
 8002e80:	2000048c 	.word	0x2000048c
 8002e84:	40020044 	.word	0x40020044
 8002e88:	40020058 	.word	0x40020058
 8002e8c:	20000448 	.word	0x20000448

08002e90 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002e90:	b510      	push	{r4, lr}
 8002e92:	0004      	movs	r4, r0
 8002e94:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e96:	2214      	movs	r2, #20
 8002e98:	2100      	movs	r1, #0
 8002e9a:	a803      	add	r0, sp, #12
 8002e9c:	f001 ff22 	bl	8004ce4 <memset>
  if(htim_encoder->Instance==TIM2)
 8002ea0:	2380      	movs	r3, #128	; 0x80
 8002ea2:	6822      	ldr	r2, [r4, #0]
 8002ea4:	05db      	lsls	r3, r3, #23
 8002ea6:	429a      	cmp	r2, r3
 8002ea8:	d11b      	bne.n	8002ee2 <HAL_TIM_Encoder_MspInit+0x52>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002eaa:	2101      	movs	r1, #1
 8002eac:	4b0e      	ldr	r3, [pc, #56]	; (8002ee8 <HAL_TIM_Encoder_MspInit+0x58>)
    GPIO_InitStruct.Pin = M1_ENCODER_A_Pin|M1_ENCODER_B_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002eae:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002eb0:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002eb2:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002eb4:	430a      	orrs	r2, r1
 8002eb6:	61da      	str	r2, [r3, #28]
 8002eb8:	69da      	ldr	r2, [r3, #28]
 8002eba:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ebc:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002ebe:	9201      	str	r2, [sp, #4]
 8002ec0:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ec2:	695a      	ldr	r2, [r3, #20]
 8002ec4:	0289      	lsls	r1, r1, #10
 8002ec6:	430a      	orrs	r2, r1
 8002ec8:	615a      	str	r2, [r3, #20]
 8002eca:	695b      	ldr	r3, [r3, #20]
 8002ecc:	400b      	ands	r3, r1
 8002ece:	9302      	str	r3, [sp, #8]
 8002ed0:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = M1_ENCODER_A_Pin|M1_ENCODER_B_Pin;
 8002ed2:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ed4:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = M1_ENCODER_A_Pin|M1_ENCODER_B_Pin;
 8002ed6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ed8:	3b01      	subs	r3, #1
 8002eda:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8002edc:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ede:	f000 fb6b 	bl	80035b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002ee2:	b008      	add	sp, #32
 8002ee4:	bd10      	pop	{r4, pc}
 8002ee6:	46c0      	nop			; (mov r8, r8)
 8002ee8:	40021000 	.word	0x40021000

08002eec <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002eec:	b570      	push	{r4, r5, r6, lr}
 8002eee:	0004      	movs	r4, r0
 8002ef0:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ef2:	2214      	movs	r2, #20
 8002ef4:	2100      	movs	r1, #0
 8002ef6:	a803      	add	r0, sp, #12
 8002ef8:	f001 fef4 	bl	8004ce4 <memset>
  if(htim->Instance==TIM1)
 8002efc:	4b19      	ldr	r3, [pc, #100]	; (8002f64 <HAL_TIM_MspPostInit+0x78>)
 8002efe:	6822      	ldr	r2, [r4, #0]
 8002f00:	429a      	cmp	r2, r3
 8002f02:	d12c      	bne.n	8002f5e <HAL_TIM_MspPostInit+0x72>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f04:	2180      	movs	r1, #128	; 0x80
 8002f06:	4b18      	ldr	r3, [pc, #96]	; (8002f68 <HAL_TIM_MspPostInit+0x7c>)
 8002f08:	02c9      	lsls	r1, r1, #11
 8002f0a:	695a      	ldr	r2, [r3, #20]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin|M1_PWM_VL_Pin|M1_PWM_WL_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f0c:	2402      	movs	r4, #2
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f0e:	430a      	orrs	r2, r1
 8002f10:	615a      	str	r2, [r3, #20]
 8002f12:	695a      	ldr	r2, [r3, #20]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f14:	2601      	movs	r6, #1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f16:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f18:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f1a:	9201      	str	r2, [sp, #4]
 8002f1c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f1e:	695a      	ldr	r2, [r3, #20]
 8002f20:	0289      	lsls	r1, r1, #10
 8002f22:	430a      	orrs	r2, r1
 8002f24:	615a      	str	r2, [r3, #20]
 8002f26:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f28:	2503      	movs	r5, #3
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f2a:	400b      	ands	r3, r1
 8002f2c:	9302      	str	r3, [sp, #8]
 8002f2e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin|M1_PWM_VL_Pin|M1_PWM_WL_Pin;
 8002f30:	23e0      	movs	r3, #224	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f32:	480e      	ldr	r0, [pc, #56]	; (8002f6c <HAL_TIM_MspPostInit+0x80>)
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin|M1_PWM_VL_Pin|M1_PWM_WL_Pin;
 8002f34:	021b      	lsls	r3, r3, #8
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f36:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = M1_PWM_UL_Pin|M1_PWM_VL_Pin|M1_PWM_WL_Pin;
 8002f38:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f3a:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f3c:	9605      	str	r6, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f3e:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8002f40:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f42:	f000 fb39 	bl	80035b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 8002f46:	23e0      	movs	r3, #224	; 0xe0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f48:	2090      	movs	r0, #144	; 0x90
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 8002f4a:	00db      	lsls	r3, r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f4c:	a903      	add	r1, sp, #12
 8002f4e:	05c0      	lsls	r0, r0, #23
    GPIO_InitStruct.Pin = M1_PWM_UH_Pin|M1_PWM_VH_Pin|M1_PWM_WH_Pin;
 8002f50:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f52:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f54:	9605      	str	r6, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f56:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8002f58:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f5a:	f000 fb2d 	bl	80035b8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8002f5e:	b008      	add	sp, #32
 8002f60:	bd70      	pop	{r4, r5, r6, pc}
 8002f62:	46c0      	nop			; (mov r8, r8)
 8002f64:	40012c00 	.word	0x40012c00
 8002f68:	40021000 	.word	0x40021000
 8002f6c:	48000400 	.word	0x48000400

08002f70 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002f70:	e7fe      	b.n	8002f70 <NMI_Handler>

08002f72 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f72:	4770      	bx	lr

08002f74 <DMA1_Channel1_IRQHandler>:
  /* USER CODE BEGIN CURRENT_REGULATION_IRQn 0 */

  /* USER CODE END CURRENT_REGULATION_IRQn 0 */

  /* Clear Flags */
  DMA1->IFCR = (LL_DMA_ISR_GIF1|LL_DMA_ISR_TCIF1|LL_DMA_ISR_HTIF1);
 8002f74:	2207      	movs	r2, #7
{
 8002f76:	b510      	push	{r4, lr}
  DMA1->IFCR = (LL_DMA_ISR_GIF1|LL_DMA_ISR_TCIF1|LL_DMA_ISR_HTIF1);
 8002f78:	4b02      	ldr	r3, [pc, #8]	; (8002f84 <DMA1_Channel1_IRQHandler+0x10>)
 8002f7a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN CURRENT_REGULATION_IRQn 1 */

  /* USER CODE END CURRENT_REGULATION_IRQn 1 */
    TSK_HighFrequencyTask();
 8002f7c:	f7fe faba 	bl	80014f4 <TSK_HighFrequencyTask>

  /* USER CODE BEGIN CURRENT_REGULATION_IRQn 2 */

  /* USER CODE END CURRENT_REGULATION_IRQn 2 */
}
 8002f80:	bd10      	pop	{r4, pc}
 8002f82:	46c0      	nop			; (mov r8, r8)
 8002f84:	40020000 	.word	0x40020000

08002f88 <TIM1_BRK_UP_TRG_COM_IRQHandler>:
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8002f88:	2301      	movs	r3, #1
/**
  * @brief  This function handles first motor TIMx Update, Break-in interrupt request.
  * @param  None
  */
void TIMx_UP_BRK_M1_IRQHandler(void)
{
 8002f8a:	b510      	push	{r4, lr}
 8002f8c:	4c0d      	ldr	r4, [pc, #52]	; (8002fc4 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x3c>)
 8002f8e:	6922      	ldr	r2, [r4, #16]
 8002f90:	421a      	tst	r2, r3
 8002f92:	d008      	beq.n	8002fa6 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1e>
  return ((READ_BIT(TIMx->DIER, TIM_DIER_UIE) == (TIM_DIER_UIE)) ? 1UL : 0UL);
 8002f94:	68e2      	ldr	r2, [r4, #12]
 8002f96:	421a      	tst	r2, r3
 8002f98:	d005      	beq.n	8002fa6 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x1e>

  /* USER CODE END TIMx_UP_BRK_M1_IRQn 0 */

  if(LL_TIM_IsActiveFlag_UPDATE(TIM1) && LL_TIM_IsEnabledIT_UPDATE(TIM1))
  {
    R1_TIM1_UP_IRQHandler(&PWM_Handle_M1);
 8002f9a:	480b      	ldr	r0, [pc, #44]	; (8002fc8 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x40>)
 8002f9c:	f7ff fcdc 	bl	8002958 <R1_TIM1_UP_IRQHandler>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8002fa0:	2302      	movs	r3, #2
 8002fa2:	425b      	negs	r3, r3
 8002fa4:	6123      	str	r3, [r4, #16]
  return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
 8002fa6:	2380      	movs	r3, #128	; 0x80
 8002fa8:	6922      	ldr	r2, [r4, #16]
 8002faa:	421a      	tst	r2, r3
 8002fac:	d008      	beq.n	8002fc0 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x38>
  return ((READ_BIT(TIMx->DIER, TIM_DIER_BIE) == (TIM_DIER_BIE)) ? 1UL : 0UL);
 8002fae:	68e2      	ldr	r2, [r4, #12]
 8002fb0:	421a      	tst	r2, r3
 8002fb2:	d005      	beq.n	8002fc0 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x38>
  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
 8002fb4:	3b02      	subs	r3, #2
 8002fb6:	3bff      	subs	r3, #255	; 0xff
    /* USER CODE END PWM_Update */
  }
  if(LL_TIM_IsActiveFlag_BRK(TIM1) && LL_TIM_IsEnabledIT_BRK(TIM1))
  {
    LL_TIM_ClearFlag_BRK(TIM1);
    PWMC_OCP_Handler(&PWM_Handle_M1._Super);
 8002fb8:	4803      	ldr	r0, [pc, #12]	; (8002fc8 <TIM1_BRK_UP_TRG_COM_IRQHandler+0x40>)
 8002fba:	6123      	str	r3, [r4, #16]
 8002fbc:	f7fe fdb4 	bl	8001b28 <PWMC_OCP_Handler>
   /* No other interrupts are routed to this handler */
  }
  /* USER CODE BEGIN TIMx_UP_BRK_M1_IRQn 1 */

  /* USER CODE END TIMx_UP_BRK_M1_IRQn 1 */
}
 8002fc0:	bd10      	pop	{r4, pc}
 8002fc2:	46c0      	nop			; (mov r8, r8)
 8002fc4:	40012c00 	.word	0x40012c00
 8002fc8:	20000150 	.word	0x20000150

08002fcc <DMA1_Channel4_5_IRQHandler>:
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF5) == (DMA_ISR_TCIF5));
 8002fcc:	2280      	movs	r2, #128	; 0x80
 8002fce:	4b05      	ldr	r3, [pc, #20]	; (8002fe4 <DMA1_Channel4_5_IRQHandler+0x18>)
 8002fd0:	0292      	lsls	r2, r2, #10
 8002fd2:	6819      	ldr	r1, [r3, #0]
  * @brief  This function handles first motor DMAx TC interrupt request.
  *         Required only for R1 with rep rate > 1
  * @param  None
  */
void DMAx_R1_M1_IRQHandler(void)
{
 8002fd4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMAx_R1_M1_IRQn 0 */

  /* USER CODE END DMAx_R1_M1_IRQn 0 */
  if (LL_DMA_IsActiveFlag_TC5(DMA1))
 8002fd6:	4211      	tst	r1, r2
 8002fd8:	d003      	beq.n	8002fe2 <DMA1_Channel4_5_IRQHandler+0x16>
  {
    LL_DMA_ClearFlag_TC5(DMA1);
    R1_DMAx_TC_IRQHandler(&PWM_Handle_M1);
 8002fda:	4803      	ldr	r0, [pc, #12]	; (8002fe8 <DMA1_Channel4_5_IRQHandler+0x1c>)
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF5);
 8002fdc:	605a      	str	r2, [r3, #4]
 8002fde:	f7ff fcd9 	bl	8002994 <R1_DMAx_TC_IRQHandler>
  }

  /* USER CODE BEGIN DMAx_R1_M1_IRQn 1 */

  /* USER CODE END DMAx_R1_M1_IRQn 1 */
}
 8002fe2:	bd10      	pop	{r4, pc}
 8002fe4:	40020000 	.word	0x40020000
 8002fe8:	20000150 	.word	0x20000150

08002fec <TIM2_IRQHandler>:
  return ((READ_BIT(TIMx->DIER, TIM_DIER_UIE) == (TIM_DIER_UIE)) ? 1UL : 0UL);
 8002fec:	2201      	movs	r2, #1
  /* USER CODE BEGIN SPD_TIM_M1_IRQn 0 */

  /* USER CODE END SPD_TIM_M1_IRQn 0 */

 /* Encoder Timer UPDATE IT is dynamicaly enabled/disabled, checking enable state is required */
  if (LL_TIM_IsEnabledIT_UPDATE (ENCODER_M1.TIMx) && LL_TIM_IsActiveFlag_UPDATE (ENCODER_M1.TIMx))
 8002fee:	4807      	ldr	r0, [pc, #28]	; (800300c <TIM2_IRQHandler+0x20>)
{
 8002ff0:	b510      	push	{r4, lr}
  if (LL_TIM_IsEnabledIT_UPDATE (ENCODER_M1.TIMx) && LL_TIM_IsActiveFlag_UPDATE (ENCODER_M1.TIMx))
 8002ff2:	6a03      	ldr	r3, [r0, #32]
 8002ff4:	68d9      	ldr	r1, [r3, #12]
 8002ff6:	4211      	tst	r1, r2
 8002ff8:	d006      	beq.n	8003008 <TIM2_IRQHandler+0x1c>
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8002ffa:	6919      	ldr	r1, [r3, #16]
 8002ffc:	4211      	tst	r1, r2
 8002ffe:	d003      	beq.n	8003008 <TIM2_IRQHandler+0x1c>
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003000:	3a03      	subs	r2, #3
 8003002:	611a      	str	r2, [r3, #16]
  {
    LL_TIM_ClearFlag_UPDATE(ENCODER_M1.TIMx);
    ENC_IRQHandler(&ENCODER_M1);
 8003004:	f001 fb5c 	bl	80046c0 <ENC_IRQHandler>
  /* No other IT to manage for encoder config */
  }
  /* USER CODE BEGIN SPD_TIM_M1_IRQn 1 */

  /* USER CODE END SPD_TIM_M1_IRQn 1 */
}
 8003008:	bd10      	pop	{r4, pc}
 800300a:	46c0      	nop			; (mov r8, r8)
 800300c:	20000020 	.word	0x20000020

08003010 <DMA1_Channel2_3_IRQHandler>:
  return ((NULL == DMAx) ? 0U : ((READ_BIT(DMAx->ISR,
 8003010:	2280      	movs	r2, #128	; 0x80
 8003012:	4b05      	ldr	r3, [pc, #20]	; (8003028 <DMA1_Channel2_3_IRQHandler+0x18>)
 8003014:	0092      	lsls	r2, r2, #2
 8003016:	6819      	ldr	r1, [r3, #0]

void DMA1_Channel2_3_IRQHandler (void)
{
 8003018:	b510      	push	{r4, lr}
 800301a:	4211      	tst	r1, r2
 800301c:	d003      	beq.n	8003026 <DMA1_Channel2_3_IRQHandler+0x16>
  /* Buffer is ready by the HW layer to be processed */
  if (LL_DMA_IsActiveFlag_TC (DMA_RX_A, DMACH_RX_A) ){
    LL_DMA_ClearFlag_TC (DMA_RX_A, DMACH_RX_A);
    ASPEP_HWDataReceivedIT (&aspepOverUartA);
 800301e:	4803      	ldr	r0, [pc, #12]	; (800302c <DMA1_Channel2_3_IRQHandler+0x1c>)
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 8003020:	605a      	str	r2, [r3, #4]
 8003022:	f7fd fbe7 	bl	80007f4 <ASPEP_HWDataReceivedIT>
  }
}
 8003026:	bd10      	pop	{r4, pc}
 8003028:	40020000 	.word	0x40020000
 800302c:	20000340 	.word	0x20000340

08003030 <HardFault_Handler>:
/**
  * @brief  This function handles Hard Fault exception.
  * @param  None
  */
void HardFault_Handler(void)
{
 8003030:	b510      	push	{r4, lr}
 /* USER CODE BEGIN HardFault_IRQn 0 */

 /* USER CODE END HardFault_IRQn 0 */
  TSK_HardwareFaultTask();
 8003032:	f7fe fb5f 	bl	80016f4 <TSK_HardwareFaultTask>

  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8003036:	e7fe      	b.n	8003036 <HardFault_Handler+0x6>

08003038 <SysTick_Handler>:
 /* USER CODE END HardFault_IRQn 1 */

}

void SysTick_Handler(void)
{
 8003038:	b510      	push	{r4, lr}
#ifdef MC_HAL_IS_USED
static uint8_t SystickDividerCounter = SYSTICK_DIVIDER;
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  if (SystickDividerCounter == SYSTICK_DIVIDER)
 800303a:	4c0d      	ldr	r4, [pc, #52]	; (8003070 <SysTick_Handler+0x38>)
 800303c:	7823      	ldrb	r3, [r4, #0]
 800303e:	2b02      	cmp	r3, #2
 8003040:	d105      	bne.n	800304e <SysTick_Handler+0x16>
  {
    HAL_IncTick();
 8003042:	f000 f8f7 	bl	8003234 <HAL_IncTick>
    HAL_SYSTICK_IRQHandler();
 8003046:	f000 fa80 	bl	800354a <HAL_SYSTICK_IRQHandler>
    SystickDividerCounter = 0;
 800304a:	2300      	movs	r3, #0
 800304c:	7023      	strb	r3, [r4, #0]
  return ((NULL == DMAx) ? 0U : ((READ_BIT(DMAx->ISR,
 800304e:	2280      	movs	r2, #128	; 0x80
  }
  else
  {
    /* Nothing to do */
  }
  SystickDividerCounter ++;
 8003050:	7823      	ldrb	r3, [r4, #0]
 8003052:	0092      	lsls	r2, r2, #2
 8003054:	3301      	adds	r3, #1
 8003056:	7023      	strb	r3, [r4, #0]
 8003058:	4b06      	ldr	r3, [pc, #24]	; (8003074 <SysTick_Handler+0x3c>)
 800305a:	6819      	ldr	r1, [r3, #0]
 800305c:	4211      	tst	r1, r2
 800305e:	d003      	beq.n	8003068 <SysTick_Handler+0x30>

  /* Buffer is ready by the HW layer to be processed */
  if (LL_DMA_IsActiveFlag_TC (DMA_RX_A, DMACH_RX_A))
  {
    LL_DMA_ClearFlag_TC (DMA_RX_A, DMACH_RX_A);
    ASPEP_HWDataReceivedIT(&aspepOverUartA);
 8003060:	4805      	ldr	r0, [pc, #20]	; (8003078 <SysTick_Handler+0x40>)
    WRITE_REG (DMAx->IFCR, DMA_IFCR_CTCIF1 << ((Channel-LL_DMA_CHANNEL_1)<<2));
 8003062:	605a      	str	r2, [r3, #4]
 8003064:	f7fd fbc6 	bl	80007f4 <ASPEP_HWDataReceivedIT>
  }

  /* USER CODE BEGIN SysTick_IRQn 1 */
  /* USER CODE END SysTick_IRQn 1 */

    MC_RunMotorControlTasks();
 8003068:	f7fe fb38 	bl	80016dc <MC_RunMotorControlTasks>

  /* USER CODE BEGIN SysTick_IRQn 2 */
  /* USER CODE END SysTick_IRQn 2 */
}
 800306c:	bd10      	pop	{r4, pc}
 800306e:	46c0      	nop			; (mov r8, r8)
 8003070:	200003b4 	.word	0x200003b4
 8003074:	40020000 	.word	0x40020000
 8003078:	20000340 	.word	0x20000340

0800307c <EXTI4_15_IRQHandler>:
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval @note This bit is set when the selected edge event arrives on the interrupt
  */
__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)
{
  return (uint32_t)(READ_BIT(EXTI->PR, ExtiLine));
 800307c:	2280      	movs	r2, #128	; 0x80
 800307e:	4b05      	ldr	r3, [pc, #20]	; (8003094 <EXTI4_15_IRQHandler+0x18>)
 8003080:	0212      	lsls	r2, r2, #8
 8003082:	6959      	ldr	r1, [r3, #20]

/**
  * @brief  This function handles Button IRQ on PIN PC15.
  */
void EXTI4_15_IRQHandler (void)
{
 8003084:	b510      	push	{r4, lr}
	/* USER CODE BEGIN START_STOP_BTN */
  if ( LL_EXTI_ReadFlag_0_31(LL_EXTI_LINE_15) )
 8003086:	4211      	tst	r1, r2
 8003088:	d002      	beq.n	8003090 <EXTI4_15_IRQHandler+0x14>
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR, ExtiLine);
 800308a:	615a      	str	r2, [r3, #20]
  {
    LL_EXTI_ClearFlag_0_31 (LL_EXTI_LINE_15);
    UI_HandleStartStopButton_cb ();
 800308c:	f7fe fb42 	bl	8001714 <UI_HandleStartStopButton_cb>
  }

}
 8003090:	bd10      	pop	{r4, pc}
 8003092:	46c0      	nop			; (mov r8, r8)
 8003094:	40010400 	.word	0x40010400

08003098 <UASPEP_DAMCONFIG_TX>:
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)
{
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8003098:	2240      	movs	r2, #64	; 0x40
  }
  else
  {
#endif
    /* Enable DMA UART */
    LL_USART_ClearFlag_TC(pHandle->USARTx);
 800309a:	6803      	ldr	r3, [r0, #0]
{
 800309c:	b530      	push	{r4, r5, lr}
 800309e:	621a      	str	r2, [r3, #32]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030a0:	f3ef 8510 	mrs	r5, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030a4:	2401      	movs	r4, #1
 80030a6:	f384 8810 	msr	PRIMASK, r4
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_TC(USART_TypeDef *USARTx)
{
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TCIE);
 80030aa:	6819      	ldr	r1, [r3, #0]
 80030ac:	4311      	orrs	r1, r2
 80030ae:	6019      	str	r1, [r3, #0]
 80030b0:	f385 8810 	msr	PRIMASK, r5
    LL_USART_EnableIT_TC(pHandle->USARTx);

    /* Enable DMA UART to start the TX request */
    LL_USART_EnableDMAReq_TX(pHandle->USARTx);
 80030b4:	6801      	ldr	r1, [r0, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030b6:	f3ef 8510 	mrs	r5, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030ba:	f384 8810 	msr	PRIMASK, r4
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
{
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 80030be:	2380      	movs	r3, #128	; 0x80
 80030c0:	688c      	ldr	r4, [r1, #8]
 80030c2:	4323      	orrs	r3, r4
 80030c4:	608b      	str	r3, [r1, #8]
 80030c6:	f385 8810 	msr	PRIMASK, r5

    /* Write the USART_TDR register address in the DMA control register to configure it as
     * the destination of the transfer */
    //cstat !MISRAC2012-Rule-11.4
    LL_DMA_SetPeriphAddress(pHandle->txDMA, pHandle->txChannel, (uint32_t)&pHandle->USARTx->TDR);
 80030ca:	6801      	ldr	r1, [r0, #0]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 80030cc:	6905      	ldr	r5, [r0, #16]
 80030ce:	000c      	movs	r4, r1
 80030d0:	4b04      	ldr	r3, [pc, #16]	; (80030e4 <UASPEP_DAMCONFIG_TX+0x4c>)
 80030d2:	3428      	adds	r4, #40	; 0x28
 80030d4:	195b      	adds	r3, r3, r5
 80030d6:	3b01      	subs	r3, #1
 80030d8:	781d      	ldrb	r5, [r3, #0]
 80030da:	6883      	ldr	r3, [r0, #8]
 80030dc:	195b      	adds	r3, r3, r5
 80030de:	609c      	str	r4, [r3, #8]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 80030e0:	620a      	str	r2, [r1, #32]
    /* DMA end of transfer on UART TX channel completion is not activated */
    /* We prefer to activate UART TC itself to avoid to trig IT while queued data are still to be transmitted */
#ifdef NULL_PTR_CHECK_USA_ASP_DRV
  }
#endif
}
 80030e2:	bd30      	pop	{r4, r5, pc}
 80030e4:	08005072 	.word	0x08005072

080030e8 <UASPEP_DAMCONFIG_RX>:
  * @brief  Configures the DMA used for data reception from controller.
  *
  * @param  pHandle Handler of the current instance of the UASPEP component
  */
void UASPEP_DAMCONFIG_RX(UASPEP_Handle_t *pHandle)
{
 80030e8:	b530      	push	{r4, r5, lr}
  else
  {
#endif
    /* DMA interrupt not used for F0 family */
    /* Enable Error interrupt (EIE) to unmask Overrun interrupt */
    LL_USART_EnableIT_ERROR(pHandle->USARTx);
 80030ea:	6802      	ldr	r2, [r0, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80030ec:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80030f0:	2101      	movs	r1, #1
 80030f2:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
 80030f6:	6893      	ldr	r3, [r2, #8]
 80030f8:	430b      	orrs	r3, r1
 80030fa:	6093      	str	r3, [r2, #8]
 80030fc:	f384 8810 	msr	PRIMASK, r4

    /* Write the USART_RDR register address in the DMA control register to configure it as
     * the source of the transfer */
    //cstat !MISRAC2012-Rule-11.4
    LL_DMA_SetPeriphAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)&pHandle->USARTx->RDR);
 8003100:	6802      	ldr	r2, [r0, #0]
 8003102:	68c5      	ldr	r5, [r0, #12]
 8003104:	0014      	movs	r4, r2
 8003106:	4b0a      	ldr	r3, [pc, #40]	; (8003130 <UASPEP_DAMCONFIG_RX+0x48>)
 8003108:	3424      	adds	r4, #36	; 0x24
 800310a:	195b      	adds	r3, r3, r5
 800310c:	3b01      	subs	r3, #1
 800310e:	781d      	ldrb	r5, [r3, #0]
 8003110:	6843      	ldr	r3, [r0, #4]
 8003112:	195b      	adds	r3, r3, r5
 8003114:	609c      	str	r4, [r3, #8]
  WRITE_REG(USARTx->ICR, USART_ICR_TCCF);
 8003116:	2340      	movs	r3, #64	; 0x40
 8003118:	6213      	str	r3, [r2, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800311a:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800311e:	f381 8810 	msr	PRIMASK, r1
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8003122:	6891      	ldr	r1, [r2, #8]
 8003124:	430b      	orrs	r3, r1
 8003126:	6093      	str	r3, [r2, #8]
 8003128:	f380 8810 	msr	PRIMASK, r0

    LL_USART_EnableDMAReq_RX(pHandle->USARTx);
#ifdef NULL_PTR_CHECK_USA_ASP_DRV
  }
#endif
}
 800312c:	bd30      	pop	{r4, r5, pc}
 800312e:	46c0      	nop			; (mov r8, r8)
 8003130:	08005072 	.word	0x08005072

08003134 <UASPEP_INIT>:
{
 8003134:	b510      	push	{r4, lr}
 8003136:	0004      	movs	r4, r0
  UASPEP_DAMCONFIG_TX(pHandle);
 8003138:	f7ff ffae 	bl	8003098 <UASPEP_DAMCONFIG_TX>
  UASPEP_DAMCONFIG_RX(pHandle);
 800313c:	0020      	movs	r0, r4
 800313e:	f7ff ffd3 	bl	80030e8 <UASPEP_DAMCONFIG_RX>
}
 8003142:	bd10      	pop	{r4, pc}

08003144 <UASPEP_SEND_PACKET>:
  * @param  pHWHandle Hardware components chosen for communication
  * @param  data Data to be transmitted to controller
  * @param  length Length of the data to be transmitted
  */
bool UASPEP_SEND_PACKET(void *pHWHandle, void *data, uint16_t length)
{
 8003144:	b530      	push	{r4, r5, lr}
  UASPEP_Handle_t *pHandle = (UASPEP_Handle_t *)pHWHandle; //cstat !MISRAC2012-Rule-11.5
  bool result;
  if (0U == LL_DMA_IsEnabledChannel(pHandle->txDMA, pHandle->txChannel))
 8003146:	2501      	movs	r5, #1
{
 8003148:	0014      	movs	r4, r2
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 800314a:	4b0b      	ldr	r3, [pc, #44]	; (8003178 <UASPEP_SEND_PACKET+0x34>)
 800314c:	6902      	ldr	r2, [r0, #16]
 800314e:	189b      	adds	r3, r3, r2
 8003150:	3b01      	subs	r3, #1
 8003152:	781a      	ldrb	r2, [r3, #0]
 8003154:	6883      	ldr	r3, [r0, #8]
    LL_DMA_EnableChannel(pHandle->txDMA, pHandle->txChannel);
    result = true;
  }
  else
  {
    result = false;
 8003156:	2000      	movs	r0, #0
 8003158:	189b      	adds	r3, r3, r2
 800315a:	681a      	ldr	r2, [r3, #0]
  if (0U == LL_DMA_IsEnabledChannel(pHandle->txDMA, pHandle->txChannel))
 800315c:	422a      	tst	r2, r5
 800315e:	d109      	bne.n	8003174 <UASPEP_SEND_PACKET+0x30>
    result = true;
 8003160:	0028      	movs	r0, r5
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 8003162:	60d9      	str	r1, [r3, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8003164:	685a      	ldr	r2, [r3, #4]
 8003166:	0c12      	lsrs	r2, r2, #16
 8003168:	0412      	lsls	r2, r2, #16
 800316a:	4322      	orrs	r2, r4
 800316c:	605a      	str	r2, [r3, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 800316e:	681a      	ldr	r2, [r3, #0]
 8003170:	432a      	orrs	r2, r5
 8003172:	601a      	str	r2, [r3, #0]
  }
  return (result);
}
 8003174:	bd30      	pop	{r4, r5, pc}
 8003176:	46c0      	nop			; (mov r8, r8)
 8003178:	08005072 	.word	0x08005072

0800317c <UASPEP_RECEIVE_BUFFER>:
  * @param  pHWHandle Hardware components chosen for communication
  * @param  buffer Buffer which will receive the communicated data
  * @param  length Length of the received data
  */
void UASPEP_RECEIVE_BUFFER(void *pHWHandle, void* buffer, uint16_t length)
{
 800317c:	b510      	push	{r4, lr}
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 800317e:	4b0a      	ldr	r3, [pc, #40]	; (80031a8 <UASPEP_RECEIVE_BUFFER+0x2c>)
 8003180:	68c4      	ldr	r4, [r0, #12]
 8003182:	191b      	adds	r3, r3, r4
 8003184:	3b01      	subs	r3, #1
 8003186:	781c      	ldrb	r4, [r3, #0]
 8003188:	6843      	ldr	r3, [r0, #4]
 800318a:	2001      	movs	r0, #1
 800318c:	191b      	adds	r3, r3, r4
 800318e:	681c      	ldr	r4, [r3, #0]
 8003190:	4384      	bics	r4, r0
 8003192:	601c      	str	r4, [r3, #0]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 8003194:	60d9      	str	r1, [r3, #12]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8003196:	6859      	ldr	r1, [r3, #4]
 8003198:	0c09      	lsrs	r1, r1, #16
 800319a:	0409      	lsls	r1, r1, #16
 800319c:	4311      	orrs	r1, r2
 800319e:	6059      	str	r1, [r3, #4]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	4310      	orrs	r0, r2
 80031a4:	6018      	str	r0, [r3, #0]
  //cstat !MISRAC2012-Rule-11.4 !MISRAC2012-Rule-11.6
  LL_DMA_SetMemoryAddress(pHandle->rxDMA, pHandle->rxChannel, (uint32_t)buffer);
  LL_DMA_SetDataLength(pHandle->rxDMA, pHandle->rxChannel, length);

  LL_DMA_EnableChannel(pHandle->rxDMA, pHandle->rxChannel);
}
 80031a6:	bd10      	pop	{r4, pc}
 80031a8:	08005072 	.word	0x08005072

080031ac <UASPEP_IDLE_ENABLE>:
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 80031ac:	2310      	movs	r3, #16
  * @param  pHandle Handler of the current instance of the UASPEP component
  */
void UASPEP_IDLE_ENABLE(void *pHWHandle)
{
  UASPEP_Handle_t *pHandle = (UASPEP_Handle_t *)pHWHandle; //cstat !MISRAC2012-Rule-11.5
  LL_USART_ClearFlag_IDLE(pHandle->USARTx);
 80031ae:	6802      	ldr	r2, [r0, #0]
 80031b0:	6213      	str	r3, [r2, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80031b2:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80031b6:	2001      	movs	r0, #1
 80031b8:	f380 8810 	msr	PRIMASK, r0
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 80031bc:	6810      	ldr	r0, [r2, #0]
 80031be:	4303      	orrs	r3, r0
 80031c0:	6013      	str	r3, [r2, #0]
 80031c2:	f381 8810 	msr	PRIMASK, r1
  LL_USART_EnableIT_IDLE(pHandle->USARTx);
}
 80031c6:	4770      	bx	lr

080031c8 <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80031c8:	4770      	bx	lr
	...

080031cc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80031cc:	b570      	push	{r4, r5, r6, lr}
 80031ce:	0005      	movs	r5, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80031d0:	20fa      	movs	r0, #250	; 0xfa
 80031d2:	4b0d      	ldr	r3, [pc, #52]	; (8003208 <HAL_InitTick+0x3c>)
 80031d4:	0080      	lsls	r0, r0, #2
 80031d6:	7819      	ldrb	r1, [r3, #0]
 80031d8:	f7fc ff84 	bl	80000e4 <__udivsi3>
 80031dc:	4c0b      	ldr	r4, [pc, #44]	; (800320c <HAL_InitTick+0x40>)
 80031de:	0001      	movs	r1, r0
 80031e0:	6820      	ldr	r0, [r4, #0]
 80031e2:	f7fc ff7f 	bl	80000e4 <__udivsi3>
 80031e6:	f000 f995 	bl	8003514 <HAL_SYSTICK_Config>
 80031ea:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 80031ec:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80031ee:	2c00      	cmp	r4, #0
 80031f0:	d109      	bne.n	8003206 <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80031f2:	2d03      	cmp	r5, #3
 80031f4:	d807      	bhi.n	8003206 <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80031f6:	3802      	subs	r0, #2
 80031f8:	0022      	movs	r2, r4
 80031fa:	0029      	movs	r1, r5
 80031fc:	f000 f954 	bl	80034a8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003200:	0020      	movs	r0, r4
 8003202:	4b03      	ldr	r3, [pc, #12]	; (8003210 <HAL_InitTick+0x44>)
 8003204:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
}
 8003206:	bd70      	pop	{r4, r5, r6, pc}
 8003208:	200003bc 	.word	0x200003bc
 800320c:	200003b8 	.word	0x200003b8
 8003210:	200003c0 	.word	0x200003c0

08003214 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003214:	2310      	movs	r3, #16
 8003216:	4a06      	ldr	r2, [pc, #24]	; (8003230 <HAL_Init+0x1c>)
{
 8003218:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800321a:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 800321c:	2002      	movs	r0, #2
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800321e:	430b      	orrs	r3, r1
 8003220:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8003222:	f7ff ffd3 	bl	80031cc <HAL_InitTick>
  HAL_MspInit();
 8003226:	f7ff fd47 	bl	8002cb8 <HAL_MspInit>
}
 800322a:	2000      	movs	r0, #0
 800322c:	bd10      	pop	{r4, pc}
 800322e:	46c0      	nop			; (mov r8, r8)
 8003230:	40022000 	.word	0x40022000

08003234 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8003234:	4a03      	ldr	r2, [pc, #12]	; (8003244 <HAL_IncTick+0x10>)
 8003236:	4b04      	ldr	r3, [pc, #16]	; (8003248 <HAL_IncTick+0x14>)
 8003238:	6811      	ldr	r1, [r2, #0]
 800323a:	781b      	ldrb	r3, [r3, #0]
 800323c:	185b      	adds	r3, r3, r1
 800323e:	6013      	str	r3, [r2, #0]
}
 8003240:	4770      	bx	lr
 8003242:	46c0      	nop			; (mov r8, r8)
 8003244:	20000938 	.word	0x20000938
 8003248:	200003bc 	.word	0x200003bc

0800324c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800324c:	4b01      	ldr	r3, [pc, #4]	; (8003254 <HAL_GetTick+0x8>)
 800324e:	6818      	ldr	r0, [r3, #0]
}
 8003250:	4770      	bx	lr
 8003252:	46c0      	nop			; (mov r8, r8)
 8003254:	20000938 	.word	0x20000938

08003258 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003258:	b570      	push	{r4, r5, r6, lr}
 800325a:	0004      	movs	r4, r0
  uint32_t tmpCFGR1 = 0U;

  /* Check ADC handle */
  if(hadc == NULL)
  {
    return HAL_ERROR;
 800325c:	2001      	movs	r0, #1
  if(hadc == NULL)
 800325e:	2c00      	cmp	r4, #0
 8003260:	d07e      	beq.n	8003360 <HAL_ADC_Init+0x108>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003262:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003264:	2b00      	cmp	r3, #0
 8003266:	d106      	bne.n	8003276 <HAL_ADC_Init+0x1e>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003268:	0022      	movs	r2, r4
 800326a:	3234      	adds	r2, #52	; 0x34
    ADC_CLEAR_ERRORCODE(hadc);
 800326c:	63e3      	str	r3, [r4, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800326e:	0020      	movs	r0, r4
    hadc->Lock = HAL_UNLOCKED;
 8003270:	7013      	strb	r3, [r2, #0]
    HAL_ADC_MspInit(hadc);
 8003272:	f7ff fd39 	bl	8002ce8 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003276:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003278:	06db      	lsls	r3, r3, #27
 800327a:	d500      	bpl.n	800327e <HAL_ADC_Init+0x26>
 800327c:	e084      	b.n	8003388 <HAL_ADC_Init+0x130>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 800327e:	6822      	ldr	r2, [r4, #0]
 8003280:	6893      	ldr	r3, [r2, #8]
      (tmp_hal_status == HAL_OK)                                &&
 8003282:	075b      	lsls	r3, r3, #29
 8003284:	d500      	bpl.n	8003288 <HAL_ADC_Init+0x30>
 8003286:	e07f      	b.n	8003388 <HAL_ADC_Init+0x130>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003288:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800328a:	4b42      	ldr	r3, [pc, #264]	; (8003394 <HAL_ADC_Init+0x13c>)
 800328c:	4019      	ands	r1, r3
 800328e:	3306      	adds	r3, #6
 8003290:	33ff      	adds	r3, #255	; 0xff
 8003292:	430b      	orrs	r3, r1
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8003294:	2103      	movs	r1, #3
    ADC_STATE_CLR_SET(hadc->State,
 8003296:	63a3      	str	r3, [r4, #56]	; 0x38
    if (ADC_IS_ENABLE(hadc) == RESET)
 8003298:	6893      	ldr	r3, [r2, #8]
 800329a:	400b      	ands	r3, r1
 800329c:	2b01      	cmp	r3, #1
 800329e:	d105      	bne.n	80032ac <HAL_ADC_Init+0x54>
 80032a0:	6811      	ldr	r1, [r2, #0]
 80032a2:	4219      	tst	r1, r3
 80032a4:	d10e      	bne.n	80032c4 <HAL_ADC_Init+0x6c>
 80032a6:	68d3      	ldr	r3, [r2, #12]
 80032a8:	041b      	lsls	r3, r3, #16
 80032aa:	d40b      	bmi.n	80032c4 <HAL_ADC_Init+0x6c>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 80032ac:	2118      	movs	r1, #24
 80032ae:	68d3      	ldr	r3, [r2, #12]
 80032b0:	438b      	bics	r3, r1
 80032b2:	68a1      	ldr	r1, [r4, #8]
 80032b4:	430b      	orrs	r3, r1
 80032b6:	60d3      	str	r3, [r2, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 80032b8:	6913      	ldr	r3, [r2, #16]
 80032ba:	6861      	ldr	r1, [r4, #4]
 80032bc:	009b      	lsls	r3, r3, #2
 80032be:	089b      	lsrs	r3, r3, #2
 80032c0:	430b      	orrs	r3, r1
 80032c2:	6113      	str	r3, [r2, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 80032c4:	68d3      	ldr	r3, [r2, #12]
 80032c6:	4934      	ldr	r1, [pc, #208]	; (8003398 <HAL_ADC_Init+0x140>)
 80032c8:	400b      	ands	r3, r1
 80032ca:	60d3      	str	r3, [r2, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80032cc:	7e23      	ldrb	r3, [r4, #24]
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80032ce:	7e60      	ldrb	r0, [r4, #25]
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80032d0:	039b      	lsls	r3, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80032d2:	03c0      	lsls	r0, r0, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80032d4:	4303      	orrs	r3, r0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80032d6:	7ea1      	ldrb	r1, [r4, #26]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
                 hadc->Init.DataAlign                                             |
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80032d8:	68e0      	ldr	r0, [r4, #12]
 80032da:	4303      	orrs	r3, r0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80032dc:	0348      	lsls	r0, r1, #13
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80032de:	4303      	orrs	r3, r0
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80032e0:	1d60      	adds	r0, r4, #5
 80032e2:	7fc0      	ldrb	r0, [r0, #31]
 80032e4:	0040      	lsls	r0, r0, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80032e6:	4303      	orrs	r3, r0
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80032e8:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80032ea:	3801      	subs	r0, #1
 80032ec:	1e45      	subs	r5, r0, #1
 80032ee:	41a8      	sbcs	r0, r5
 80032f0:	0300      	lsls	r0, r0, #12
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80032f2:	4303      	orrs	r3, r0
 80032f4:	6920      	ldr	r0, [r4, #16]
 80032f6:	3802      	subs	r0, #2
 80032f8:	4245      	negs	r5, r0
 80032fa:	4168      	adcs	r0, r5
 80032fc:	0080      	lsls	r0, r0, #2
 80032fe:	4303      	orrs	r3, r0
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003300:	7ee0      	ldrb	r0, [r4, #27]
 8003302:	2801      	cmp	r0, #1
 8003304:	d104      	bne.n	8003310 <HAL_ADC_Init+0xb8>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003306:	2900      	cmp	r1, #0
 8003308:	d12b      	bne.n	8003362 <HAL_ADC_Init+0x10a>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800330a:	2180      	movs	r1, #128	; 0x80
 800330c:	0249      	lsls	r1, r1, #9
 800330e:	430b      	orrs	r3, r1
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003310:	20c2      	movs	r0, #194	; 0xc2
 8003312:	69e1      	ldr	r1, [r4, #28]
 8003314:	30ff      	adds	r0, #255	; 0xff
 8003316:	4281      	cmp	r1, r0
 8003318:	d002      	beq.n	8003320 <HAL_ADC_Init+0xc8>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 800331a:	6a20      	ldr	r0, [r4, #32]
 800331c:	4301      	orrs	r1, r0
 800331e:	430b      	orrs	r3, r1
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003320:	2080      	movs	r0, #128	; 0x80
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8003322:	68d1      	ldr	r1, [r2, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003324:	0540      	lsls	r0, r0, #21
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8003326:	4319      	orrs	r1, r3
 8003328:	60d1      	str	r1, [r2, #12]
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800332a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800332c:	4281      	cmp	r1, r0
 800332e:	d002      	beq.n	8003336 <HAL_ADC_Init+0xde>
 8003330:	1e48      	subs	r0, r1, #1
 8003332:	2806      	cmp	r0, #6
 8003334:	d807      	bhi.n	8003346 <HAL_ADC_Init+0xee>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8003336:	2507      	movs	r5, #7
 8003338:	6950      	ldr	r0, [r2, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 800333a:	4029      	ands	r1, r5
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800333c:	43a8      	bics	r0, r5
 800333e:	6150      	str	r0, [r2, #20]
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8003340:	6950      	ldr	r0, [r2, #20]
 8003342:	4301      	orrs	r1, r0
 8003344:	6151      	str	r1, [r2, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8003346:	68d2      	ldr	r2, [r2, #12]
 8003348:	4914      	ldr	r1, [pc, #80]	; (800339c <HAL_ADC_Init+0x144>)
 800334a:	400a      	ands	r2, r1
 800334c:	429a      	cmp	r2, r3
 800334e:	d110      	bne.n	8003372 <HAL_ADC_Init+0x11a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003350:	2000      	movs	r0, #0
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003352:	2303      	movs	r3, #3
      ADC_CLEAR_ERRORCODE(hadc);
 8003354:	63e0      	str	r0, [r4, #60]	; 0x3c
      ADC_STATE_CLR_SET(hadc->State,
 8003356:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003358:	439a      	bics	r2, r3
 800335a:	3b02      	subs	r3, #2
 800335c:	4313      	orrs	r3, r2
 800335e:	63a3      	str	r3, [r4, #56]	; 0x38
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Return function status */
  return tmp_hal_status;
}
 8003360:	bd70      	pop	{r4, r5, r6, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003362:	2120      	movs	r1, #32
 8003364:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8003366:	4329      	orrs	r1, r5
 8003368:	63a1      	str	r1, [r4, #56]	; 0x38
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800336a:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800336c:	4308      	orrs	r0, r1
 800336e:	63e0      	str	r0, [r4, #60]	; 0x3c
 8003370:	e7ce      	b.n	8003310 <HAL_ADC_Init+0xb8>
      ADC_STATE_CLR_SET(hadc->State,
 8003372:	2312      	movs	r3, #18
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003374:	2001      	movs	r0, #1
      ADC_STATE_CLR_SET(hadc->State,
 8003376:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003378:	439a      	bics	r2, r3
 800337a:	3b02      	subs	r3, #2
 800337c:	4313      	orrs	r3, r2
 800337e:	63a3      	str	r3, [r4, #56]	; 0x38
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003380:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003382:	4303      	orrs	r3, r0
 8003384:	63e3      	str	r3, [r4, #60]	; 0x3c
      tmp_hal_status = HAL_ERROR;
 8003386:	e7eb      	b.n	8003360 <HAL_ADC_Init+0x108>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003388:	2310      	movs	r3, #16
 800338a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    tmp_hal_status = HAL_ERROR;
 800338c:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800338e:	4313      	orrs	r3, r2
 8003390:	63a3      	str	r3, [r4, #56]	; 0x38
    tmp_hal_status = HAL_ERROR;
 8003392:	e7e5      	b.n	8003360 <HAL_ADC_Init+0x108>
 8003394:	fffffefd 	.word	0xfffffefd
 8003398:	fffe0219 	.word	0xfffe0219
 800339c:	833fffe7 	.word	0x833fffe7

080033a0 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80033a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0U;
 80033a2:	2200      	movs	r2, #0
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80033a4:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0U;
 80033a6:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 80033a8:	3434      	adds	r4, #52	; 0x34
 80033aa:	7822      	ldrb	r2, [r4, #0]
{
 80033ac:	0003      	movs	r3, r0
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80033ae:	6ac5      	ldr	r5, [r0, #44]	; 0x2c
  __HAL_LOCK(hadc);
 80033b0:	2002      	movs	r0, #2
 80033b2:	2a01      	cmp	r2, #1
 80033b4:	d02a      	beq.n	800340c <HAL_ADC_ConfigChannel+0x6c>
 80033b6:	3801      	subs	r0, #1
 80033b8:	7020      	strb	r0, [r4, #0]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	6896      	ldr	r6, [r2, #8]
 80033be:	0776      	lsls	r6, r6, #29
 80033c0:	d45f      	bmi.n	8003482 <HAL_ADC_ConfigChannel+0xe2>
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80033c2:	680b      	ldr	r3, [r1, #0]
    if (sConfig->Rank != ADC_RANK_NONE)
 80033c4:	684f      	ldr	r7, [r1, #4]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80033c6:	001e      	movs	r6, r3
    if (sConfig->Rank != ADC_RANK_NONE)
 80033c8:	46bc      	mov	ip, r7
 80033ca:	4f30      	ldr	r7, [pc, #192]	; (800348c <HAL_ADC_ConfigChannel+0xec>)
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80033cc:	4098      	lsls	r0, r3
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80033ce:	3e10      	subs	r6, #16
    if (sConfig->Rank != ADC_RANK_NONE)
 80033d0:	45bc      	cmp	ip, r7
 80033d2:	d03f      	beq.n	8003454 <HAL_ADC_ConfigChannel+0xb4>
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80033d4:	6a97      	ldr	r7, [r2, #40]	; 0x28
 80033d6:	4338      	orrs	r0, r7
 80033d8:	6290      	str	r0, [r2, #40]	; 0x28
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80033da:	2080      	movs	r0, #128	; 0x80
 80033dc:	0540      	lsls	r0, r0, #21
 80033de:	4285      	cmp	r5, r0
 80033e0:	d00f      	beq.n	8003402 <HAL_ADC_ConfigChannel+0x62>
 80033e2:	3d01      	subs	r5, #1
 80033e4:	2d06      	cmp	r5, #6
 80033e6:	d90c      	bls.n	8003402 <HAL_ADC_ConfigChannel+0x62>
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 80033e8:	2007      	movs	r0, #7
 80033ea:	6955      	ldr	r5, [r2, #20]
 80033ec:	6889      	ldr	r1, [r1, #8]
 80033ee:	4005      	ands	r5, r0
 80033f0:	42a9      	cmp	r1, r5
 80033f2:	d006      	beq.n	8003402 <HAL_ADC_ConfigChannel+0x62>
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80033f4:	6955      	ldr	r5, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80033f6:	4001      	ands	r1, r0
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80033f8:	4385      	bics	r5, r0
 80033fa:	6155      	str	r5, [r2, #20]
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80033fc:	6955      	ldr	r5, [r2, #20]
 80033fe:	4329      	orrs	r1, r5
 8003400:	6151      	str	r1, [r2, #20]
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003402:	2e02      	cmp	r6, #2
 8003404:	d903      	bls.n	800340e <HAL_ADC_ConfigChannel+0x6e>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003406:	2000      	movs	r0, #0
    
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003408:	2300      	movs	r3, #0
 800340a:	7023      	strb	r3, [r4, #0]
  
  /* Return function status */
  return tmp_hal_status;
}
 800340c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800340e:	4820      	ldr	r0, [pc, #128]	; (8003490 <HAL_ADC_ConfigChannel+0xf0>)
 8003410:	6801      	ldr	r1, [r0, #0]
 8003412:	2b10      	cmp	r3, #16
 8003414:	d01b      	beq.n	800344e <HAL_ADC_ConfigChannel+0xae>
 8003416:	001a      	movs	r2, r3
 8003418:	3a11      	subs	r2, #17
 800341a:	4255      	negs	r5, r2
 800341c:	416a      	adcs	r2, r5
 800341e:	4d1d      	ldr	r5, [pc, #116]	; (8003494 <HAL_ADC_ConfigChannel+0xf4>)
 8003420:	4252      	negs	r2, r2
 8003422:	402a      	ands	r2, r5
 8003424:	2580      	movs	r5, #128	; 0x80
 8003426:	046d      	lsls	r5, r5, #17
 8003428:	1952      	adds	r2, r2, r5
 800342a:	430a      	orrs	r2, r1
 800342c:	6002      	str	r2, [r0, #0]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800342e:	2b10      	cmp	r3, #16
 8003430:	d1e9      	bne.n	8003406 <HAL_ADC_ConfigChannel+0x66>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003432:	4b19      	ldr	r3, [pc, #100]	; (8003498 <HAL_ADC_ConfigChannel+0xf8>)
 8003434:	4919      	ldr	r1, [pc, #100]	; (800349c <HAL_ADC_ConfigChannel+0xfc>)
 8003436:	6818      	ldr	r0, [r3, #0]
 8003438:	f7fc fe54 	bl	80000e4 <__udivsi3>
 800343c:	230a      	movs	r3, #10
 800343e:	4343      	muls	r3, r0
            wait_loop_index--;
 8003440:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8003442:	9b01      	ldr	r3, [sp, #4]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d0de      	beq.n	8003406 <HAL_ADC_ConfigChannel+0x66>
            wait_loop_index--;
 8003448:	9b01      	ldr	r3, [sp, #4]
 800344a:	3b01      	subs	r3, #1
 800344c:	e7f8      	b.n	8003440 <HAL_ADC_ConfigChannel+0xa0>
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800344e:	2280      	movs	r2, #128	; 0x80
 8003450:	0412      	lsls	r2, r2, #16
 8003452:	e7ea      	b.n	800342a <HAL_ADC_ConfigChannel+0x8a>
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8003454:	6a91      	ldr	r1, [r2, #40]	; 0x28
 8003456:	4381      	bics	r1, r0
 8003458:	6291      	str	r1, [r2, #40]	; 0x28
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800345a:	2e02      	cmp	r6, #2
 800345c:	d8d3      	bhi.n	8003406 <HAL_ADC_ConfigChannel+0x66>
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 800345e:	4a0c      	ldr	r2, [pc, #48]	; (8003490 <HAL_ADC_ConfigChannel+0xf0>)
 8003460:	6811      	ldr	r1, [r2, #0]
 8003462:	2b10      	cmp	r3, #16
 8003464:	d00b      	beq.n	800347e <HAL_ADC_ConfigChannel+0xde>
 8003466:	3b11      	subs	r3, #17
 8003468:	4258      	negs	r0, r3
 800346a:	4143      	adcs	r3, r0
 800346c:	20c0      	movs	r0, #192	; 0xc0
 800346e:	425b      	negs	r3, r3
 8003470:	0400      	lsls	r0, r0, #16
 8003472:	4003      	ands	r3, r0
 8003474:	480a      	ldr	r0, [pc, #40]	; (80034a0 <HAL_ADC_ConfigChannel+0x100>)
 8003476:	181b      	adds	r3, r3, r0
 8003478:	400b      	ands	r3, r1
 800347a:	6013      	str	r3, [r2, #0]
 800347c:	e7c3      	b.n	8003406 <HAL_ADC_ConfigChannel+0x66>
 800347e:	4b09      	ldr	r3, [pc, #36]	; (80034a4 <HAL_ADC_ConfigChannel+0x104>)
 8003480:	e7fa      	b.n	8003478 <HAL_ADC_ConfigChannel+0xd8>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003482:	2220      	movs	r2, #32
 8003484:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003486:	430a      	orrs	r2, r1
 8003488:	639a      	str	r2, [r3, #56]	; 0x38
    tmp_hal_status = HAL_ERROR;
 800348a:	e7bd      	b.n	8003408 <HAL_ADC_ConfigChannel+0x68>
 800348c:	00001001 	.word	0x00001001
 8003490:	40012708 	.word	0x40012708
 8003494:	ff400000 	.word	0xff400000
 8003498:	200003b8 	.word	0x200003b8
 800349c:	000f4240 	.word	0x000f4240
 80034a0:	feffffff 	.word	0xfeffffff
 80034a4:	ff7fffff 	.word	0xff7fffff

080034a8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80034a8:	b530      	push	{r4, r5, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80034aa:	25ff      	movs	r5, #255	; 0xff
 80034ac:	2403      	movs	r4, #3
 80034ae:	002a      	movs	r2, r5
 80034b0:	4004      	ands	r4, r0
 80034b2:	00e4      	lsls	r4, r4, #3
 80034b4:	40a2      	lsls	r2, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80034b6:	0189      	lsls	r1, r1, #6
 80034b8:	4029      	ands	r1, r5
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80034ba:	43d2      	mvns	r2, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80034bc:	40a1      	lsls	r1, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80034be:	b2c3      	uxtb	r3, r0
  if ((int32_t)(IRQn) >= 0)
 80034c0:	2800      	cmp	r0, #0
 80034c2:	db0a      	blt.n	80034da <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80034c4:	24c0      	movs	r4, #192	; 0xc0
 80034c6:	4b0b      	ldr	r3, [pc, #44]	; (80034f4 <HAL_NVIC_SetPriority+0x4c>)
 80034c8:	0880      	lsrs	r0, r0, #2
 80034ca:	0080      	lsls	r0, r0, #2
 80034cc:	18c0      	adds	r0, r0, r3
 80034ce:	00a4      	lsls	r4, r4, #2
 80034d0:	5903      	ldr	r3, [r0, r4]
 80034d2:	4013      	ands	r3, r2
 80034d4:	430b      	orrs	r3, r1
 80034d6:	5103      	str	r3, [r0, r4]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 80034d8:	bd30      	pop	{r4, r5, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80034da:	200f      	movs	r0, #15
 80034dc:	4003      	ands	r3, r0
 80034de:	3b08      	subs	r3, #8
 80034e0:	4805      	ldr	r0, [pc, #20]	; (80034f8 <HAL_NVIC_SetPriority+0x50>)
 80034e2:	089b      	lsrs	r3, r3, #2
 80034e4:	009b      	lsls	r3, r3, #2
 80034e6:	181b      	adds	r3, r3, r0
 80034e8:	69d8      	ldr	r0, [r3, #28]
 80034ea:	4002      	ands	r2, r0
 80034ec:	430a      	orrs	r2, r1
 80034ee:	61da      	str	r2, [r3, #28]
 80034f0:	e7f2      	b.n	80034d8 <HAL_NVIC_SetPriority+0x30>
 80034f2:	46c0      	nop			; (mov r8, r8)
 80034f4:	e000e100 	.word	0xe000e100
 80034f8:	e000ed00 	.word	0xe000ed00

080034fc <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80034fc:	2800      	cmp	r0, #0
 80034fe:	db05      	blt.n	800350c <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003500:	231f      	movs	r3, #31
 8003502:	4018      	ands	r0, r3
 8003504:	3b1e      	subs	r3, #30
 8003506:	4083      	lsls	r3, r0
 8003508:	4a01      	ldr	r2, [pc, #4]	; (8003510 <HAL_NVIC_EnableIRQ+0x14>)
 800350a:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 800350c:	4770      	bx	lr
 800350e:	46c0      	nop			; (mov r8, r8)
 8003510:	e000e100 	.word	0xe000e100

08003514 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003514:	2280      	movs	r2, #128	; 0x80
 8003516:	1e43      	subs	r3, r0, #1
 8003518:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 800351a:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800351c:	4293      	cmp	r3, r2
 800351e:	d20d      	bcs.n	800353c <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003520:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003522:	4a07      	ldr	r2, [pc, #28]	; (8003540 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003524:	4807      	ldr	r0, [pc, #28]	; (8003544 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003526:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003528:	6a03      	ldr	r3, [r0, #32]
 800352a:	0609      	lsls	r1, r1, #24
 800352c:	021b      	lsls	r3, r3, #8
 800352e:	0a1b      	lsrs	r3, r3, #8
 8003530:	430b      	orrs	r3, r1
 8003532:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003534:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003536:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003538:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800353a:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800353c:	4770      	bx	lr
 800353e:	46c0      	nop			; (mov r8, r8)
 8003540:	e000e010 	.word	0xe000e010
 8003544:	e000ed00 	.word	0xe000ed00

08003548 <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8003548:	4770      	bx	lr

0800354a <HAL_SYSTICK_IRQHandler>:
{
 800354a:	b510      	push	{r4, lr}
  HAL_SYSTICK_Callback();
 800354c:	f7ff fffc 	bl	8003548 <HAL_SYSTICK_Callback>
}
 8003550:	bd10      	pop	{r4, pc}
	...

08003554 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003554:	b570      	push	{r4, r5, r6, lr}
 8003556:	0004      	movs	r4, r0
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if (NULL == hdma)
  {
    return HAL_ERROR;
 8003558:	2001      	movs	r0, #1
  if (NULL == hdma)
 800355a:	2c00      	cmp	r4, #0
 800355c:	d024      	beq.n	80035a8 <HAL_DMA_Init+0x54>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800355e:	2302      	movs	r3, #2
 8003560:	1ca5      	adds	r5, r4, #2
 8003562:	77eb      	strb	r3, [r5, #31]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003564:	6820      	ldr	r0, [r4, #0]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003566:	4b11      	ldr	r3, [pc, #68]	; (80035ac <HAL_DMA_Init+0x58>)
  tmp = hdma->Instance->CCR;
 8003568:	6802      	ldr	r2, [r0, #0]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800356a:	68a1      	ldr	r1, [r4, #8]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800356c:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 800356e:	6863      	ldr	r3, [r4, #4]
 8003570:	430b      	orrs	r3, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003572:	68e1      	ldr	r1, [r4, #12]
 8003574:	430b      	orrs	r3, r1
 8003576:	6921      	ldr	r1, [r4, #16]
 8003578:	430b      	orrs	r3, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800357a:	6961      	ldr	r1, [r4, #20]
 800357c:	430b      	orrs	r3, r1
 800357e:	69a1      	ldr	r1, [r4, #24]
 8003580:	430b      	orrs	r3, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 8003582:	69e1      	ldr	r1, [r4, #28]
 8003584:	430b      	orrs	r3, r1
  tmp |=  hdma->Init.Direction        |
 8003586:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003588:	6003      	str	r3, [r0, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800358a:	4b09      	ldr	r3, [pc, #36]	; (80035b0 <HAL_DMA_Init+0x5c>)
 800358c:	2114      	movs	r1, #20
 800358e:	18c0      	adds	r0, r0, r3
 8003590:	f7fc fda8 	bl	80000e4 <__udivsi3>
  hdma->DmaBaseAddress = DMA1;
 8003594:	4b07      	ldr	r3, [pc, #28]	; (80035b4 <HAL_DMA_Init+0x60>)
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003596:	0080      	lsls	r0, r0, #2
 8003598:	6420      	str	r0, [r4, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800359a:	63e3      	str	r3, [r4, #60]	; 0x3c
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800359c:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 800359e:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035a0:	63a0      	str	r0, [r4, #56]	; 0x38
  hdma->Lock = HAL_UNLOCKED;
 80035a2:	18e4      	adds	r4, r4, r3
  hdma->State = HAL_DMA_STATE_READY;
 80035a4:	77eb      	strb	r3, [r5, #31]
  hdma->Lock = HAL_UNLOCKED;
 80035a6:	77e0      	strb	r0, [r4, #31]
}
 80035a8:	bd70      	pop	{r4, r5, r6, pc}
 80035aa:	46c0      	nop			; (mov r8, r8)
 80035ac:	ffffc00f 	.word	0xffffc00f
 80035b0:	bffdfff8 	.word	0xbffdfff8
 80035b4:	40020000 	.word	0x40020000

080035b8 <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
  uint32_t position = 0x00u;
 80035b8:	2300      	movs	r3, #0
{
 80035ba:	b5f0      	push	{r4, r5, r6, r7, lr}
 80035bc:	b087      	sub	sp, #28
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80035be:	680a      	ldr	r2, [r1, #0]
 80035c0:	0014      	movs	r4, r2
 80035c2:	40dc      	lsrs	r4, r3
 80035c4:	d101      	bne.n	80035ca <HAL_GPIO_Init+0x12>
      }
    }

    position++;
  } 
}
 80035c6:	b007      	add	sp, #28
 80035c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80035ca:	2501      	movs	r5, #1
 80035cc:	0014      	movs	r4, r2
 80035ce:	409d      	lsls	r5, r3
 80035d0:	402c      	ands	r4, r5
 80035d2:	9400      	str	r4, [sp, #0]
    if (iocurrent != 0x00u)
 80035d4:	422a      	tst	r2, r5
 80035d6:	d100      	bne.n	80035da <HAL_GPIO_Init+0x22>
 80035d8:	e094      	b.n	8003704 <HAL_GPIO_Init+0x14c>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80035da:	684a      	ldr	r2, [r1, #4]
 80035dc:	005f      	lsls	r7, r3, #1
 80035de:	4694      	mov	ip, r2
 80035e0:	2203      	movs	r2, #3
 80035e2:	4664      	mov	r4, ip
 80035e4:	4022      	ands	r2, r4
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80035e6:	2403      	movs	r4, #3
 80035e8:	40bc      	lsls	r4, r7
 80035ea:	43e4      	mvns	r4, r4
 80035ec:	9401      	str	r4, [sp, #4]
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80035ee:	1e54      	subs	r4, r2, #1
 80035f0:	2c01      	cmp	r4, #1
 80035f2:	d82e      	bhi.n	8003652 <HAL_GPIO_Init+0x9a>
        temp = GPIOx->OSPEEDR;
 80035f4:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80035f6:	9c01      	ldr	r4, [sp, #4]
 80035f8:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 80035fa:	68cc      	ldr	r4, [r1, #12]
 80035fc:	40bc      	lsls	r4, r7
 80035fe:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8003600:	6084      	str	r4, [r0, #8]
        temp = GPIOx->OTYPER;
 8003602:	6844      	ldr	r4, [r0, #4]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003604:	2601      	movs	r6, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003606:	43ac      	bics	r4, r5
 8003608:	0025      	movs	r5, r4
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800360a:	4664      	mov	r4, ip
 800360c:	0924      	lsrs	r4, r4, #4
 800360e:	4034      	ands	r4, r6
 8003610:	409c      	lsls	r4, r3
 8003612:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8003614:	6044      	str	r4, [r0, #4]
        temp = GPIOx->PUPDR;
 8003616:	68c5      	ldr	r5, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003618:	9c01      	ldr	r4, [sp, #4]
 800361a:	4025      	ands	r5, r4
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800361c:	688c      	ldr	r4, [r1, #8]
 800361e:	40bc      	lsls	r4, r7
 8003620:	432c      	orrs	r4, r5
        GPIOx->PUPDR = temp;
 8003622:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003624:	2a02      	cmp	r2, #2
 8003626:	d116      	bne.n	8003656 <HAL_GPIO_Init+0x9e>
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003628:	2507      	movs	r5, #7
 800362a:	260f      	movs	r6, #15
 800362c:	401d      	ands	r5, r3
 800362e:	00ad      	lsls	r5, r5, #2
 8003630:	40ae      	lsls	r6, r5
        temp = GPIOx->AFR[position >> 3u];
 8003632:	08dc      	lsrs	r4, r3, #3
 8003634:	00a4      	lsls	r4, r4, #2
 8003636:	1904      	adds	r4, r0, r4
 8003638:	9402      	str	r4, [sp, #8]
 800363a:	6a24      	ldr	r4, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800363c:	9603      	str	r6, [sp, #12]
 800363e:	0026      	movs	r6, r4
 8003640:	9c03      	ldr	r4, [sp, #12]
 8003642:	43a6      	bics	r6, r4
 8003644:	0034      	movs	r4, r6
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003646:	690e      	ldr	r6, [r1, #16]
 8003648:	40ae      	lsls	r6, r5
 800364a:	4326      	orrs	r6, r4
        GPIOx->AFR[position >> 3u] = temp;
 800364c:	9c02      	ldr	r4, [sp, #8]
 800364e:	6226      	str	r6, [r4, #32]
 8003650:	e001      	b.n	8003656 <HAL_GPIO_Init+0x9e>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003652:	2a03      	cmp	r2, #3
 8003654:	d1df      	bne.n	8003616 <HAL_GPIO_Init+0x5e>
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003656:	40ba      	lsls	r2, r7
      temp = GPIOx->MODER;
 8003658:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800365a:	9d01      	ldr	r5, [sp, #4]
 800365c:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800365e:	432a      	orrs	r2, r5
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003660:	24c0      	movs	r4, #192	; 0xc0
      GPIOx->MODER = temp;
 8003662:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003664:	4662      	mov	r2, ip
 8003666:	02a4      	lsls	r4, r4, #10
 8003668:	4222      	tst	r2, r4
 800366a:	d04b      	beq.n	8003704 <HAL_GPIO_Init+0x14c>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800366c:	2501      	movs	r5, #1
 800366e:	4a26      	ldr	r2, [pc, #152]	; (8003708 <HAL_GPIO_Init+0x150>)
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003670:	2790      	movs	r7, #144	; 0x90
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003672:	6994      	ldr	r4, [r2, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003674:	05ff      	lsls	r7, r7, #23
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003676:	432c      	orrs	r4, r5
 8003678:	6194      	str	r4, [r2, #24]
 800367a:	6992      	ldr	r2, [r2, #24]
        temp = SYSCFG->EXTICR[position >> 2u];
 800367c:	089c      	lsrs	r4, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800367e:	402a      	ands	r2, r5
 8003680:	9205      	str	r2, [sp, #20]
 8003682:	9a05      	ldr	r2, [sp, #20]
        temp = SYSCFG->EXTICR[position >> 2u];
 8003684:	4a21      	ldr	r2, [pc, #132]	; (800370c <HAL_GPIO_Init+0x154>)
 8003686:	00a4      	lsls	r4, r4, #2
 8003688:	18a4      	adds	r4, r4, r2
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800368a:	220f      	movs	r2, #15
 800368c:	3502      	adds	r5, #2
 800368e:	401d      	ands	r5, r3
 8003690:	00ad      	lsls	r5, r5, #2
 8003692:	40aa      	lsls	r2, r5
        temp = SYSCFG->EXTICR[position >> 2u];
 8003694:	68a6      	ldr	r6, [r4, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003696:	4396      	bics	r6, r2
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003698:	2200      	movs	r2, #0
 800369a:	42b8      	cmp	r0, r7
 800369c:	d008      	beq.n	80036b0 <HAL_GPIO_Init+0xf8>
 800369e:	4f1c      	ldr	r7, [pc, #112]	; (8003710 <HAL_GPIO_Init+0x158>)
 80036a0:	3201      	adds	r2, #1
 80036a2:	42b8      	cmp	r0, r7
 80036a4:	d004      	beq.n	80036b0 <HAL_GPIO_Init+0xf8>
 80036a6:	4f1b      	ldr	r7, [pc, #108]	; (8003714 <HAL_GPIO_Init+0x15c>)
 80036a8:	3201      	adds	r2, #1
 80036aa:	42b8      	cmp	r0, r7
 80036ac:	d000      	beq.n	80036b0 <HAL_GPIO_Init+0xf8>
 80036ae:	3203      	adds	r2, #3
 80036b0:	40aa      	lsls	r2, r5
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80036b2:	4667      	mov	r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80036b4:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2u] = temp;
 80036b6:	60a2      	str	r2, [r4, #8]
        temp = EXTI->RTSR;
 80036b8:	4a17      	ldr	r2, [pc, #92]	; (8003718 <HAL_GPIO_Init+0x160>)
        temp &= ~(iocurrent);
 80036ba:	9c00      	ldr	r4, [sp, #0]
        temp = EXTI->RTSR;
 80036bc:	6896      	ldr	r6, [r2, #8]
          temp |= iocurrent;
 80036be:	9d00      	ldr	r5, [sp, #0]
        temp &= ~(iocurrent);
 80036c0:	43e4      	mvns	r4, r4
          temp |= iocurrent;
 80036c2:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80036c4:	02ff      	lsls	r7, r7, #11
 80036c6:	d401      	bmi.n	80036cc <HAL_GPIO_Init+0x114>
        temp &= ~(iocurrent);
 80036c8:	0035      	movs	r5, r6
 80036ca:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80036cc:	4667      	mov	r7, ip
        EXTI->RTSR = temp;
 80036ce:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 80036d0:	68d6      	ldr	r6, [r2, #12]
          temp |= iocurrent;
 80036d2:	9d00      	ldr	r5, [sp, #0]
 80036d4:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80036d6:	02bf      	lsls	r7, r7, #10
 80036d8:	d401      	bmi.n	80036de <HAL_GPIO_Init+0x126>
        temp &= ~(iocurrent);
 80036da:	0035      	movs	r5, r6
 80036dc:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80036de:	4667      	mov	r7, ip
        EXTI->FTSR = temp;
 80036e0:	60d5      	str	r5, [r2, #12]
        temp = EXTI->EMR;
 80036e2:	6856      	ldr	r6, [r2, #4]
          temp |= iocurrent;
 80036e4:	9d00      	ldr	r5, [sp, #0]
 80036e6:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80036e8:	03bf      	lsls	r7, r7, #14
 80036ea:	d401      	bmi.n	80036f0 <HAL_GPIO_Init+0x138>
        temp &= ~(iocurrent);
 80036ec:	0035      	movs	r5, r6
 80036ee:	4025      	ands	r5, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80036f0:	4667      	mov	r7, ip
        EXTI->EMR = temp;
 80036f2:	6055      	str	r5, [r2, #4]
        temp = EXTI->IMR;
 80036f4:	6815      	ldr	r5, [r2, #0]
          temp |= iocurrent;
 80036f6:	9e00      	ldr	r6, [sp, #0]
 80036f8:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80036fa:	03ff      	lsls	r7, r7, #15
 80036fc:	d401      	bmi.n	8003702 <HAL_GPIO_Init+0x14a>
        temp &= ~(iocurrent);
 80036fe:	4025      	ands	r5, r4
 8003700:	002e      	movs	r6, r5
        EXTI->IMR = temp;
 8003702:	6016      	str	r6, [r2, #0]
    position++;
 8003704:	3301      	adds	r3, #1
 8003706:	e75a      	b.n	80035be <HAL_GPIO_Init+0x6>
 8003708:	40021000 	.word	0x40021000
 800370c:	40010000 	.word	0x40010000
 8003710:	48000400 	.word	0x48000400
 8003714:	48000800 	.word	0x48000800
 8003718:	40010400 	.word	0x40010400

0800371c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800371c:	2a00      	cmp	r2, #0
 800371e:	d001      	beq.n	8003724 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003720:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003722:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003724:	6281      	str	r1, [r0, #40]	; 0x28
}
 8003726:	e7fc      	b.n	8003722 <HAL_GPIO_WritePin+0x6>

08003728 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003728:	b5f0      	push	{r4, r5, r6, r7, lr}
 800372a:	0004      	movs	r4, r0
 800372c:	b085      	sub	sp, #20
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800372e:	2800      	cmp	r0, #0
 8003730:	d045      	beq.n	80037be <HAL_RCC_OscConfig+0x96>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003732:	6803      	ldr	r3, [r0, #0]
 8003734:	07db      	lsls	r3, r3, #31
 8003736:	d42f      	bmi.n	8003798 <HAL_RCC_OscConfig+0x70>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003738:	6823      	ldr	r3, [r4, #0]
 800373a:	079b      	lsls	r3, r3, #30
 800373c:	d500      	bpl.n	8003740 <HAL_RCC_OscConfig+0x18>
 800373e:	e081      	b.n	8003844 <HAL_RCC_OscConfig+0x11c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003740:	6823      	ldr	r3, [r4, #0]
 8003742:	071b      	lsls	r3, r3, #28
 8003744:	d500      	bpl.n	8003748 <HAL_RCC_OscConfig+0x20>
 8003746:	e0bc      	b.n	80038c2 <HAL_RCC_OscConfig+0x19a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003748:	6823      	ldr	r3, [r4, #0]
 800374a:	075b      	lsls	r3, r3, #29
 800374c:	d500      	bpl.n	8003750 <HAL_RCC_OscConfig+0x28>
 800374e:	e0df      	b.n	8003910 <HAL_RCC_OscConfig+0x1e8>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8003750:	6823      	ldr	r3, [r4, #0]
 8003752:	06db      	lsls	r3, r3, #27
 8003754:	d51a      	bpl.n	800378c <HAL_RCC_OscConfig+0x64>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8003756:	6962      	ldr	r2, [r4, #20]
 8003758:	2304      	movs	r3, #4
 800375a:	4db4      	ldr	r5, [pc, #720]	; (8003a2c <HAL_RCC_OscConfig+0x304>)
 800375c:	2a01      	cmp	r2, #1
 800375e:	d000      	beq.n	8003762 <HAL_RCC_OscConfig+0x3a>
 8003760:	e148      	b.n	80039f4 <HAL_RCC_OscConfig+0x2cc>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8003762:	6b69      	ldr	r1, [r5, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003764:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8003766:	430b      	orrs	r3, r1
 8003768:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 800376a:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 800376c:	431a      	orrs	r2, r3
 800376e:	636a      	str	r2, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 8003770:	f7ff fd6c 	bl	800324c <HAL_GetTick>
 8003774:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8003776:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8003778:	423b      	tst	r3, r7
 800377a:	d100      	bne.n	800377e <HAL_RCC_OscConfig+0x56>
 800377c:	e133      	b.n	80039e6 <HAL_RCC_OscConfig+0x2be>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800377e:	21f8      	movs	r1, #248	; 0xf8
 8003780:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8003782:	69a3      	ldr	r3, [r4, #24]
 8003784:	438a      	bics	r2, r1
 8003786:	00db      	lsls	r3, r3, #3
 8003788:	4313      	orrs	r3, r2
 800378a:	636b      	str	r3, [r5, #52]	; 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800378c:	6a23      	ldr	r3, [r4, #32]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d000      	beq.n	8003794 <HAL_RCC_OscConfig+0x6c>
 8003792:	e157      	b.n	8003a44 <HAL_RCC_OscConfig+0x31c>
        }
      }
    }
  }

  return HAL_OK;
 8003794:	2000      	movs	r0, #0
 8003796:	e02a      	b.n	80037ee <HAL_RCC_OscConfig+0xc6>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003798:	220c      	movs	r2, #12
 800379a:	4da4      	ldr	r5, [pc, #656]	; (8003a2c <HAL_RCC_OscConfig+0x304>)
 800379c:	686b      	ldr	r3, [r5, #4]
 800379e:	4013      	ands	r3, r2
 80037a0:	2b04      	cmp	r3, #4
 80037a2:	d006      	beq.n	80037b2 <HAL_RCC_OscConfig+0x8a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80037a4:	686b      	ldr	r3, [r5, #4]
 80037a6:	4013      	ands	r3, r2
 80037a8:	2b08      	cmp	r3, #8
 80037aa:	d10a      	bne.n	80037c2 <HAL_RCC_OscConfig+0x9a>
 80037ac:	686b      	ldr	r3, [r5, #4]
 80037ae:	03db      	lsls	r3, r3, #15
 80037b0:	d507      	bpl.n	80037c2 <HAL_RCC_OscConfig+0x9a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037b2:	682b      	ldr	r3, [r5, #0]
 80037b4:	039b      	lsls	r3, r3, #14
 80037b6:	d5bf      	bpl.n	8003738 <HAL_RCC_OscConfig+0x10>
 80037b8:	6863      	ldr	r3, [r4, #4]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d1bc      	bne.n	8003738 <HAL_RCC_OscConfig+0x10>
          return HAL_ERROR;
 80037be:	2001      	movs	r0, #1
 80037c0:	e015      	b.n	80037ee <HAL_RCC_OscConfig+0xc6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037c2:	6863      	ldr	r3, [r4, #4]
 80037c4:	2b01      	cmp	r3, #1
 80037c6:	d114      	bne.n	80037f2 <HAL_RCC_OscConfig+0xca>
 80037c8:	2380      	movs	r3, #128	; 0x80
 80037ca:	682a      	ldr	r2, [r5, #0]
 80037cc:	025b      	lsls	r3, r3, #9
 80037ce:	4313      	orrs	r3, r2
 80037d0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80037d2:	f7ff fd3b 	bl	800324c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037d6:	2780      	movs	r7, #128	; 0x80
        tickstart = HAL_GetTick();
 80037d8:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80037da:	02bf      	lsls	r7, r7, #10
 80037dc:	682b      	ldr	r3, [r5, #0]
 80037de:	423b      	tst	r3, r7
 80037e0:	d1aa      	bne.n	8003738 <HAL_RCC_OscConfig+0x10>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80037e2:	f7ff fd33 	bl	800324c <HAL_GetTick>
 80037e6:	1b80      	subs	r0, r0, r6
 80037e8:	2864      	cmp	r0, #100	; 0x64
 80037ea:	d9f7      	bls.n	80037dc <HAL_RCC_OscConfig+0xb4>
            return HAL_TIMEOUT;
 80037ec:	2003      	movs	r0, #3
}
 80037ee:	b005      	add	sp, #20
 80037f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d116      	bne.n	8003824 <HAL_RCC_OscConfig+0xfc>
 80037f6:	682b      	ldr	r3, [r5, #0]
 80037f8:	4a8d      	ldr	r2, [pc, #564]	; (8003a30 <HAL_RCC_OscConfig+0x308>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80037fa:	2780      	movs	r7, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037fc:	4013      	ands	r3, r2
 80037fe:	602b      	str	r3, [r5, #0]
 8003800:	682b      	ldr	r3, [r5, #0]
 8003802:	4a8c      	ldr	r2, [pc, #560]	; (8003a34 <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003804:	02bf      	lsls	r7, r7, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003806:	4013      	ands	r3, r2
 8003808:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800380a:	f7ff fd1f 	bl	800324c <HAL_GetTick>
 800380e:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003810:	682b      	ldr	r3, [r5, #0]
 8003812:	423b      	tst	r3, r7
 8003814:	d100      	bne.n	8003818 <HAL_RCC_OscConfig+0xf0>
 8003816:	e78f      	b.n	8003738 <HAL_RCC_OscConfig+0x10>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003818:	f7ff fd18 	bl	800324c <HAL_GetTick>
 800381c:	1b80      	subs	r0, r0, r6
 800381e:	2864      	cmp	r0, #100	; 0x64
 8003820:	d9f6      	bls.n	8003810 <HAL_RCC_OscConfig+0xe8>
 8003822:	e7e3      	b.n	80037ec <HAL_RCC_OscConfig+0xc4>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003824:	2b05      	cmp	r3, #5
 8003826:	d105      	bne.n	8003834 <HAL_RCC_OscConfig+0x10c>
 8003828:	2380      	movs	r3, #128	; 0x80
 800382a:	682a      	ldr	r2, [r5, #0]
 800382c:	02db      	lsls	r3, r3, #11
 800382e:	4313      	orrs	r3, r2
 8003830:	602b      	str	r3, [r5, #0]
 8003832:	e7c9      	b.n	80037c8 <HAL_RCC_OscConfig+0xa0>
 8003834:	682b      	ldr	r3, [r5, #0]
 8003836:	4a7e      	ldr	r2, [pc, #504]	; (8003a30 <HAL_RCC_OscConfig+0x308>)
 8003838:	4013      	ands	r3, r2
 800383a:	602b      	str	r3, [r5, #0]
 800383c:	682b      	ldr	r3, [r5, #0]
 800383e:	4a7d      	ldr	r2, [pc, #500]	; (8003a34 <HAL_RCC_OscConfig+0x30c>)
 8003840:	4013      	ands	r3, r2
 8003842:	e7c5      	b.n	80037d0 <HAL_RCC_OscConfig+0xa8>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003844:	220c      	movs	r2, #12
 8003846:	4d79      	ldr	r5, [pc, #484]	; (8003a2c <HAL_RCC_OscConfig+0x304>)
 8003848:	686b      	ldr	r3, [r5, #4]
 800384a:	4213      	tst	r3, r2
 800384c:	d006      	beq.n	800385c <HAL_RCC_OscConfig+0x134>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800384e:	686b      	ldr	r3, [r5, #4]
 8003850:	4013      	ands	r3, r2
 8003852:	2b08      	cmp	r3, #8
 8003854:	d110      	bne.n	8003878 <HAL_RCC_OscConfig+0x150>
 8003856:	686b      	ldr	r3, [r5, #4]
 8003858:	03db      	lsls	r3, r3, #15
 800385a:	d40d      	bmi.n	8003878 <HAL_RCC_OscConfig+0x150>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800385c:	682b      	ldr	r3, [r5, #0]
 800385e:	079b      	lsls	r3, r3, #30
 8003860:	d502      	bpl.n	8003868 <HAL_RCC_OscConfig+0x140>
 8003862:	68e3      	ldr	r3, [r4, #12]
 8003864:	2b01      	cmp	r3, #1
 8003866:	d1aa      	bne.n	80037be <HAL_RCC_OscConfig+0x96>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003868:	21f8      	movs	r1, #248	; 0xf8
 800386a:	682a      	ldr	r2, [r5, #0]
 800386c:	6923      	ldr	r3, [r4, #16]
 800386e:	438a      	bics	r2, r1
 8003870:	00db      	lsls	r3, r3, #3
 8003872:	4313      	orrs	r3, r2
 8003874:	602b      	str	r3, [r5, #0]
 8003876:	e763      	b.n	8003740 <HAL_RCC_OscConfig+0x18>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003878:	68e2      	ldr	r2, [r4, #12]
 800387a:	2301      	movs	r3, #1
 800387c:	2a00      	cmp	r2, #0
 800387e:	d00f      	beq.n	80038a0 <HAL_RCC_OscConfig+0x178>
        __HAL_RCC_HSI_ENABLE();
 8003880:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003882:	2702      	movs	r7, #2
        __HAL_RCC_HSI_ENABLE();
 8003884:	4313      	orrs	r3, r2
 8003886:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003888:	f7ff fce0 	bl	800324c <HAL_GetTick>
 800388c:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800388e:	682b      	ldr	r3, [r5, #0]
 8003890:	423b      	tst	r3, r7
 8003892:	d1e9      	bne.n	8003868 <HAL_RCC_OscConfig+0x140>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003894:	f7ff fcda 	bl	800324c <HAL_GetTick>
 8003898:	1b80      	subs	r0, r0, r6
 800389a:	2802      	cmp	r0, #2
 800389c:	d9f7      	bls.n	800388e <HAL_RCC_OscConfig+0x166>
 800389e:	e7a5      	b.n	80037ec <HAL_RCC_OscConfig+0xc4>
        __HAL_RCC_HSI_DISABLE();
 80038a0:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038a2:	2702      	movs	r7, #2
        __HAL_RCC_HSI_DISABLE();
 80038a4:	439a      	bics	r2, r3
 80038a6:	602a      	str	r2, [r5, #0]
        tickstart = HAL_GetTick();
 80038a8:	f7ff fcd0 	bl	800324c <HAL_GetTick>
 80038ac:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80038ae:	682b      	ldr	r3, [r5, #0]
 80038b0:	423b      	tst	r3, r7
 80038b2:	d100      	bne.n	80038b6 <HAL_RCC_OscConfig+0x18e>
 80038b4:	e744      	b.n	8003740 <HAL_RCC_OscConfig+0x18>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80038b6:	f7ff fcc9 	bl	800324c <HAL_GetTick>
 80038ba:	1b80      	subs	r0, r0, r6
 80038bc:	2802      	cmp	r0, #2
 80038be:	d9f6      	bls.n	80038ae <HAL_RCC_OscConfig+0x186>
 80038c0:	e794      	b.n	80037ec <HAL_RCC_OscConfig+0xc4>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80038c2:	69e2      	ldr	r2, [r4, #28]
 80038c4:	2301      	movs	r3, #1
 80038c6:	4d59      	ldr	r5, [pc, #356]	; (8003a2c <HAL_RCC_OscConfig+0x304>)
 80038c8:	2a00      	cmp	r2, #0
 80038ca:	d010      	beq.n	80038ee <HAL_RCC_OscConfig+0x1c6>
      __HAL_RCC_LSI_ENABLE();
 80038cc:	6a6a      	ldr	r2, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038ce:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 80038d0:	4313      	orrs	r3, r2
 80038d2:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 80038d4:	f7ff fcba 	bl	800324c <HAL_GetTick>
 80038d8:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038da:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80038dc:	423b      	tst	r3, r7
 80038de:	d000      	beq.n	80038e2 <HAL_RCC_OscConfig+0x1ba>
 80038e0:	e732      	b.n	8003748 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80038e2:	f7ff fcb3 	bl	800324c <HAL_GetTick>
 80038e6:	1b80      	subs	r0, r0, r6
 80038e8:	2802      	cmp	r0, #2
 80038ea:	d9f6      	bls.n	80038da <HAL_RCC_OscConfig+0x1b2>
 80038ec:	e77e      	b.n	80037ec <HAL_RCC_OscConfig+0xc4>
      __HAL_RCC_LSI_DISABLE();
 80038ee:	6a6a      	ldr	r2, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038f0:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 80038f2:	439a      	bics	r2, r3
 80038f4:	626a      	str	r2, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 80038f6:	f7ff fca9 	bl	800324c <HAL_GetTick>
 80038fa:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038fc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80038fe:	423b      	tst	r3, r7
 8003900:	d100      	bne.n	8003904 <HAL_RCC_OscConfig+0x1dc>
 8003902:	e721      	b.n	8003748 <HAL_RCC_OscConfig+0x20>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003904:	f7ff fca2 	bl	800324c <HAL_GetTick>
 8003908:	1b80      	subs	r0, r0, r6
 800390a:	2802      	cmp	r0, #2
 800390c:	d9f6      	bls.n	80038fc <HAL_RCC_OscConfig+0x1d4>
 800390e:	e76d      	b.n	80037ec <HAL_RCC_OscConfig+0xc4>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003910:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8003912:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003914:	4d45      	ldr	r5, [pc, #276]	; (8003a2c <HAL_RCC_OscConfig+0x304>)
 8003916:	0552      	lsls	r2, r2, #21
 8003918:	69eb      	ldr	r3, [r5, #28]
    FlagStatus       pwrclkchanged = RESET;
 800391a:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800391c:	4213      	tst	r3, r2
 800391e:	d108      	bne.n	8003932 <HAL_RCC_OscConfig+0x20a>
      __HAL_RCC_PWR_CLK_ENABLE();
 8003920:	69eb      	ldr	r3, [r5, #28]
 8003922:	4313      	orrs	r3, r2
 8003924:	61eb      	str	r3, [r5, #28]
 8003926:	69eb      	ldr	r3, [r5, #28]
 8003928:	4013      	ands	r3, r2
 800392a:	9303      	str	r3, [sp, #12]
 800392c:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 800392e:	2301      	movs	r3, #1
 8003930:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003932:	2780      	movs	r7, #128	; 0x80
 8003934:	4e40      	ldr	r6, [pc, #256]	; (8003a38 <HAL_RCC_OscConfig+0x310>)
 8003936:	007f      	lsls	r7, r7, #1
 8003938:	6833      	ldr	r3, [r6, #0]
 800393a:	423b      	tst	r3, r7
 800393c:	d015      	beq.n	800396a <HAL_RCC_OscConfig+0x242>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800393e:	68a3      	ldr	r3, [r4, #8]
 8003940:	2b01      	cmp	r3, #1
 8003942:	d122      	bne.n	800398a <HAL_RCC_OscConfig+0x262>
 8003944:	6a2a      	ldr	r2, [r5, #32]
 8003946:	4313      	orrs	r3, r2
 8003948:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 800394a:	f7ff fc7f 	bl	800324c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800394e:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8003950:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003952:	6a2b      	ldr	r3, [r5, #32]
 8003954:	423b      	tst	r3, r7
 8003956:	d03f      	beq.n	80039d8 <HAL_RCC_OscConfig+0x2b0>
    if(pwrclkchanged == SET)
 8003958:	9b00      	ldr	r3, [sp, #0]
 800395a:	2b01      	cmp	r3, #1
 800395c:	d000      	beq.n	8003960 <HAL_RCC_OscConfig+0x238>
 800395e:	e6f7      	b.n	8003750 <HAL_RCC_OscConfig+0x28>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003960:	69eb      	ldr	r3, [r5, #28]
 8003962:	4a36      	ldr	r2, [pc, #216]	; (8003a3c <HAL_RCC_OscConfig+0x314>)
 8003964:	4013      	ands	r3, r2
 8003966:	61eb      	str	r3, [r5, #28]
 8003968:	e6f2      	b.n	8003750 <HAL_RCC_OscConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800396a:	6833      	ldr	r3, [r6, #0]
 800396c:	433b      	orrs	r3, r7
 800396e:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8003970:	f7ff fc6c 	bl	800324c <HAL_GetTick>
 8003974:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003976:	6833      	ldr	r3, [r6, #0]
 8003978:	423b      	tst	r3, r7
 800397a:	d1e0      	bne.n	800393e <HAL_RCC_OscConfig+0x216>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800397c:	f7ff fc66 	bl	800324c <HAL_GetTick>
 8003980:	9b01      	ldr	r3, [sp, #4]
 8003982:	1ac0      	subs	r0, r0, r3
 8003984:	2864      	cmp	r0, #100	; 0x64
 8003986:	d9f6      	bls.n	8003976 <HAL_RCC_OscConfig+0x24e>
 8003988:	e730      	b.n	80037ec <HAL_RCC_OscConfig+0xc4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800398a:	2201      	movs	r2, #1
 800398c:	2b00      	cmp	r3, #0
 800398e:	d114      	bne.n	80039ba <HAL_RCC_OscConfig+0x292>
 8003990:	6a2b      	ldr	r3, [r5, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003992:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003994:	4393      	bics	r3, r2
 8003996:	622b      	str	r3, [r5, #32]
 8003998:	6a2b      	ldr	r3, [r5, #32]
 800399a:	3203      	adds	r2, #3
 800399c:	4393      	bics	r3, r2
 800399e:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 80039a0:	f7ff fc54 	bl	800324c <HAL_GetTick>
 80039a4:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039a6:	6a2b      	ldr	r3, [r5, #32]
 80039a8:	423b      	tst	r3, r7
 80039aa:	d0d5      	beq.n	8003958 <HAL_RCC_OscConfig+0x230>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039ac:	f7ff fc4e 	bl	800324c <HAL_GetTick>
 80039b0:	4b23      	ldr	r3, [pc, #140]	; (8003a40 <HAL_RCC_OscConfig+0x318>)
 80039b2:	1b80      	subs	r0, r0, r6
 80039b4:	4298      	cmp	r0, r3
 80039b6:	d9f6      	bls.n	80039a6 <HAL_RCC_OscConfig+0x27e>
 80039b8:	e718      	b.n	80037ec <HAL_RCC_OscConfig+0xc4>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039ba:	2b05      	cmp	r3, #5
 80039bc:	d105      	bne.n	80039ca <HAL_RCC_OscConfig+0x2a2>
 80039be:	6a29      	ldr	r1, [r5, #32]
 80039c0:	3b01      	subs	r3, #1
 80039c2:	430b      	orrs	r3, r1
 80039c4:	622b      	str	r3, [r5, #32]
 80039c6:	6a2b      	ldr	r3, [r5, #32]
 80039c8:	e7bd      	b.n	8003946 <HAL_RCC_OscConfig+0x21e>
 80039ca:	6a2b      	ldr	r3, [r5, #32]
 80039cc:	4393      	bics	r3, r2
 80039ce:	2204      	movs	r2, #4
 80039d0:	622b      	str	r3, [r5, #32]
 80039d2:	6a2b      	ldr	r3, [r5, #32]
 80039d4:	4393      	bics	r3, r2
 80039d6:	e7b7      	b.n	8003948 <HAL_RCC_OscConfig+0x220>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039d8:	f7ff fc38 	bl	800324c <HAL_GetTick>
 80039dc:	4b18      	ldr	r3, [pc, #96]	; (8003a40 <HAL_RCC_OscConfig+0x318>)
 80039de:	1b80      	subs	r0, r0, r6
 80039e0:	4298      	cmp	r0, r3
 80039e2:	d9b6      	bls.n	8003952 <HAL_RCC_OscConfig+0x22a>
 80039e4:	e702      	b.n	80037ec <HAL_RCC_OscConfig+0xc4>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80039e6:	f7ff fc31 	bl	800324c <HAL_GetTick>
 80039ea:	1b80      	subs	r0, r0, r6
 80039ec:	2802      	cmp	r0, #2
 80039ee:	d800      	bhi.n	80039f2 <HAL_RCC_OscConfig+0x2ca>
 80039f0:	e6c1      	b.n	8003776 <HAL_RCC_OscConfig+0x4e>
 80039f2:	e6fb      	b.n	80037ec <HAL_RCC_OscConfig+0xc4>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80039f4:	3205      	adds	r2, #5
 80039f6:	d103      	bne.n	8003a00 <HAL_RCC_OscConfig+0x2d8>
      __HAL_RCC_HSI14ADC_ENABLE();
 80039f8:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80039fa:	439a      	bics	r2, r3
 80039fc:	636a      	str	r2, [r5, #52]	; 0x34
 80039fe:	e6be      	b.n	800377e <HAL_RCC_OscConfig+0x56>
      __HAL_RCC_HSI14ADC_DISABLE();
 8003a00:	6b6a      	ldr	r2, [r5, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003a02:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8003a04:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 8003a06:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 8003a08:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 8003a0a:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8003a0c:	4393      	bics	r3, r2
 8003a0e:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 8003a10:	f7ff fc1c 	bl	800324c <HAL_GetTick>
 8003a14:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8003a16:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8003a18:	423b      	tst	r3, r7
 8003a1a:	d100      	bne.n	8003a1e <HAL_RCC_OscConfig+0x2f6>
 8003a1c:	e6b6      	b.n	800378c <HAL_RCC_OscConfig+0x64>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8003a1e:	f7ff fc15 	bl	800324c <HAL_GetTick>
 8003a22:	1b80      	subs	r0, r0, r6
 8003a24:	2802      	cmp	r0, #2
 8003a26:	d9f6      	bls.n	8003a16 <HAL_RCC_OscConfig+0x2ee>
 8003a28:	e6e0      	b.n	80037ec <HAL_RCC_OscConfig+0xc4>
 8003a2a:	46c0      	nop			; (mov r8, r8)
 8003a2c:	40021000 	.word	0x40021000
 8003a30:	fffeffff 	.word	0xfffeffff
 8003a34:	fffbffff 	.word	0xfffbffff
 8003a38:	40007000 	.word	0x40007000
 8003a3c:	efffffff 	.word	0xefffffff
 8003a40:	00001388 	.word	0x00001388
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a44:	210c      	movs	r1, #12
 8003a46:	4d34      	ldr	r5, [pc, #208]	; (8003b18 <HAL_RCC_OscConfig+0x3f0>)
 8003a48:	686a      	ldr	r2, [r5, #4]
 8003a4a:	400a      	ands	r2, r1
 8003a4c:	2a08      	cmp	r2, #8
 8003a4e:	d047      	beq.n	8003ae0 <HAL_RCC_OscConfig+0x3b8>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a50:	4a32      	ldr	r2, [pc, #200]	; (8003b1c <HAL_RCC_OscConfig+0x3f4>)
 8003a52:	2b02      	cmp	r3, #2
 8003a54:	d132      	bne.n	8003abc <HAL_RCC_OscConfig+0x394>
        __HAL_RCC_PLL_DISABLE();
 8003a56:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a58:	2780      	movs	r7, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8003a5a:	4013      	ands	r3, r2
 8003a5c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003a5e:	f7ff fbf5 	bl	800324c <HAL_GetTick>
 8003a62:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003a64:	04bf      	lsls	r7, r7, #18
 8003a66:	682b      	ldr	r3, [r5, #0]
 8003a68:	423b      	tst	r3, r7
 8003a6a:	d121      	bne.n	8003ab0 <HAL_RCC_OscConfig+0x388>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a6c:	220f      	movs	r2, #15
 8003a6e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003a70:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a72:	4393      	bics	r3, r2
 8003a74:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003a76:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a78:	4313      	orrs	r3, r2
 8003a7a:	62eb      	str	r3, [r5, #44]	; 0x2c
 8003a7c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003a7e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8003a80:	686a      	ldr	r2, [r5, #4]
 8003a82:	430b      	orrs	r3, r1
 8003a84:	4926      	ldr	r1, [pc, #152]	; (8003b20 <HAL_RCC_OscConfig+0x3f8>)
 8003a86:	400a      	ands	r2, r1
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8003a8c:	2380      	movs	r3, #128	; 0x80
 8003a8e:	682a      	ldr	r2, [r5, #0]
 8003a90:	045b      	lsls	r3, r3, #17
 8003a92:	4313      	orrs	r3, r2
 8003a94:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003a96:	f7ff fbd9 	bl	800324c <HAL_GetTick>
 8003a9a:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003a9c:	682b      	ldr	r3, [r5, #0]
 8003a9e:	4233      	tst	r3, r6
 8003aa0:	d000      	beq.n	8003aa4 <HAL_RCC_OscConfig+0x37c>
 8003aa2:	e677      	b.n	8003794 <HAL_RCC_OscConfig+0x6c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003aa4:	f7ff fbd2 	bl	800324c <HAL_GetTick>
 8003aa8:	1b00      	subs	r0, r0, r4
 8003aaa:	2802      	cmp	r0, #2
 8003aac:	d9f6      	bls.n	8003a9c <HAL_RCC_OscConfig+0x374>
 8003aae:	e69d      	b.n	80037ec <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ab0:	f7ff fbcc 	bl	800324c <HAL_GetTick>
 8003ab4:	1b80      	subs	r0, r0, r6
 8003ab6:	2802      	cmp	r0, #2
 8003ab8:	d9d5      	bls.n	8003a66 <HAL_RCC_OscConfig+0x33e>
 8003aba:	e697      	b.n	80037ec <HAL_RCC_OscConfig+0xc4>
        __HAL_RCC_PLL_DISABLE();
 8003abc:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003abe:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8003ac4:	f7ff fbc2 	bl	800324c <HAL_GetTick>
 8003ac8:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003aca:	04b6      	lsls	r6, r6, #18
 8003acc:	682b      	ldr	r3, [r5, #0]
 8003ace:	4233      	tst	r3, r6
 8003ad0:	d100      	bne.n	8003ad4 <HAL_RCC_OscConfig+0x3ac>
 8003ad2:	e65f      	b.n	8003794 <HAL_RCC_OscConfig+0x6c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ad4:	f7ff fbba 	bl	800324c <HAL_GetTick>
 8003ad8:	1b00      	subs	r0, r0, r4
 8003ada:	2802      	cmp	r0, #2
 8003adc:	d9f6      	bls.n	8003acc <HAL_RCC_OscConfig+0x3a4>
 8003ade:	e685      	b.n	80037ec <HAL_RCC_OscConfig+0xc4>
        return HAL_ERROR;
 8003ae0:	0018      	movs	r0, r3
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d100      	bne.n	8003ae8 <HAL_RCC_OscConfig+0x3c0>
 8003ae6:	e682      	b.n	80037ee <HAL_RCC_OscConfig+0xc6>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ae8:	2180      	movs	r1, #128	; 0x80
        pll_config  = RCC->CFGR;
 8003aea:	686b      	ldr	r3, [r5, #4]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003aec:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003aee:	0249      	lsls	r1, r1, #9
        pll_config2 = RCC->CFGR2;
 8003af0:	6aea      	ldr	r2, [r5, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003af2:	4019      	ands	r1, r3
 8003af4:	4281      	cmp	r1, r0
 8003af6:	d000      	beq.n	8003afa <HAL_RCC_OscConfig+0x3d2>
 8003af8:	e661      	b.n	80037be <HAL_RCC_OscConfig+0x96>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003afa:	210f      	movs	r1, #15
 8003afc:	400a      	ands	r2, r1
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003afe:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8003b00:	428a      	cmp	r2, r1
 8003b02:	d000      	beq.n	8003b06 <HAL_RCC_OscConfig+0x3de>
 8003b04:	e65b      	b.n	80037be <HAL_RCC_OscConfig+0x96>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8003b06:	22f0      	movs	r2, #240	; 0xf0
 8003b08:	0392      	lsls	r2, r2, #14
 8003b0a:	4013      	ands	r3, r2
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8003b0c:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d100      	bne.n	8003b14 <HAL_RCC_OscConfig+0x3ec>
 8003b12:	e63f      	b.n	8003794 <HAL_RCC_OscConfig+0x6c>
 8003b14:	e653      	b.n	80037be <HAL_RCC_OscConfig+0x96>
 8003b16:	46c0      	nop			; (mov r8, r8)
 8003b18:	40021000 	.word	0x40021000
 8003b1c:	feffffff 	.word	0xfeffffff
 8003b20:	ffc2ffff 	.word	0xffc2ffff

08003b24 <HAL_RCC_EnableCSS>:
  *         the Cortex-M0 NMI (Non-Maskable Interrupt) exception vector.  
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 8003b24:	2380      	movs	r3, #128	; 0x80
 8003b26:	4a03      	ldr	r2, [pc, #12]	; (8003b34 <HAL_RCC_EnableCSS+0x10>)
 8003b28:	031b      	lsls	r3, r3, #12
 8003b2a:	6811      	ldr	r1, [r2, #0]
 8003b2c:	430b      	orrs	r3, r1
 8003b2e:	6013      	str	r3, [r2, #0]
}
 8003b30:	4770      	bx	lr
 8003b32:	46c0      	nop			; (mov r8, r8)
 8003b34:	40021000 	.word	0x40021000

08003b38 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003b38:	220c      	movs	r2, #12
{
 8003b3a:	b570      	push	{r4, r5, r6, lr}
  tmpreg = RCC->CFGR;
 8003b3c:	4d0c      	ldr	r5, [pc, #48]	; (8003b70 <HAL_RCC_GetSysClockFreq+0x38>)
 8003b3e:	686b      	ldr	r3, [r5, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8003b40:	401a      	ands	r2, r3
 8003b42:	2a08      	cmp	r2, #8
 8003b44:	d111      	bne.n	8003b6a <HAL_RCC_GetSysClockFreq+0x32>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8003b46:	200f      	movs	r0, #15
 8003b48:	490a      	ldr	r1, [pc, #40]	; (8003b74 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003b4a:	0c9a      	lsrs	r2, r3, #18
 8003b4c:	4002      	ands	r2, r0
 8003b4e:	5c8c      	ldrb	r4, [r1, r2]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003b50:	6aea      	ldr	r2, [r5, #44]	; 0x2c
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003b52:	03db      	lsls	r3, r3, #15
 8003b54:	d507      	bpl.n	8003b66 <HAL_RCC_GetSysClockFreq+0x2e>
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8003b56:	4908      	ldr	r1, [pc, #32]	; (8003b78 <HAL_RCC_GetSysClockFreq+0x40>)
 8003b58:	4002      	ands	r2, r0
 8003b5a:	5c89      	ldrb	r1, [r1, r2]
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003b5c:	4807      	ldr	r0, [pc, #28]	; (8003b7c <HAL_RCC_GetSysClockFreq+0x44>)
 8003b5e:	f7fc fac1 	bl	80000e4 <__udivsi3>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003b62:	4360      	muls	r0, r4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8003b64:	bd70      	pop	{r4, r5, r6, pc}
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8003b66:	4806      	ldr	r0, [pc, #24]	; (8003b80 <HAL_RCC_GetSysClockFreq+0x48>)
 8003b68:	e7fb      	b.n	8003b62 <HAL_RCC_GetSysClockFreq+0x2a>
      sysclockfreq = HSE_VALUE;
 8003b6a:	4804      	ldr	r0, [pc, #16]	; (8003b7c <HAL_RCC_GetSysClockFreq+0x44>)
  return sysclockfreq;
 8003b6c:	e7fa      	b.n	8003b64 <HAL_RCC_GetSysClockFreq+0x2c>
 8003b6e:	46c0      	nop			; (mov r8, r8)
 8003b70:	40021000 	.word	0x40021000
 8003b74:	08005087 	.word	0x08005087
 8003b78:	08005097 	.word	0x08005097
 8003b7c:	007a1200 	.word	0x007a1200
 8003b80:	003d0900 	.word	0x003d0900

08003b84 <HAL_RCC_ClockConfig>:
{
 8003b84:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003b86:	0004      	movs	r4, r0
 8003b88:	000e      	movs	r6, r1
  if(RCC_ClkInitStruct == NULL)
 8003b8a:	2800      	cmp	r0, #0
 8003b8c:	d101      	bne.n	8003b92 <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 8003b8e:	2001      	movs	r0, #1
}
 8003b90:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003b92:	2201      	movs	r2, #1
 8003b94:	4d37      	ldr	r5, [pc, #220]	; (8003c74 <HAL_RCC_ClockConfig+0xf0>)
 8003b96:	682b      	ldr	r3, [r5, #0]
 8003b98:	4013      	ands	r3, r2
 8003b9a:	428b      	cmp	r3, r1
 8003b9c:	d31c      	bcc.n	8003bd8 <HAL_RCC_ClockConfig+0x54>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b9e:	6822      	ldr	r2, [r4, #0]
 8003ba0:	0793      	lsls	r3, r2, #30
 8003ba2:	d422      	bmi.n	8003bea <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ba4:	07d2      	lsls	r2, r2, #31
 8003ba6:	d42f      	bmi.n	8003c08 <HAL_RCC_ClockConfig+0x84>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ba8:	2301      	movs	r3, #1
 8003baa:	682a      	ldr	r2, [r5, #0]
 8003bac:	401a      	ands	r2, r3
 8003bae:	42b2      	cmp	r2, r6
 8003bb0:	d851      	bhi.n	8003c56 <HAL_RCC_ClockConfig+0xd2>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bb2:	6823      	ldr	r3, [r4, #0]
 8003bb4:	4d30      	ldr	r5, [pc, #192]	; (8003c78 <HAL_RCC_ClockConfig+0xf4>)
 8003bb6:	075b      	lsls	r3, r3, #29
 8003bb8:	d454      	bmi.n	8003c64 <HAL_RCC_ClockConfig+0xe0>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8003bba:	f7ff ffbd 	bl	8003b38 <HAL_RCC_GetSysClockFreq>
 8003bbe:	686b      	ldr	r3, [r5, #4]
 8003bc0:	4a2e      	ldr	r2, [pc, #184]	; (8003c7c <HAL_RCC_ClockConfig+0xf8>)
 8003bc2:	061b      	lsls	r3, r3, #24
 8003bc4:	0f1b      	lsrs	r3, r3, #28
 8003bc6:	5cd3      	ldrb	r3, [r2, r3]
 8003bc8:	492d      	ldr	r1, [pc, #180]	; (8003c80 <HAL_RCC_ClockConfig+0xfc>)
 8003bca:	40d8      	lsrs	r0, r3
 8003bcc:	6008      	str	r0, [r1, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8003bce:	2002      	movs	r0, #2
 8003bd0:	f7ff fafc 	bl	80031cc <HAL_InitTick>
  return HAL_OK;
 8003bd4:	2000      	movs	r0, #0
 8003bd6:	e7db      	b.n	8003b90 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003bd8:	682b      	ldr	r3, [r5, #0]
 8003bda:	4393      	bics	r3, r2
 8003bdc:	430b      	orrs	r3, r1
 8003bde:	602b      	str	r3, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003be0:	682b      	ldr	r3, [r5, #0]
 8003be2:	4013      	ands	r3, r2
 8003be4:	428b      	cmp	r3, r1
 8003be6:	d1d2      	bne.n	8003b8e <HAL_RCC_ClockConfig+0xa>
 8003be8:	e7d9      	b.n	8003b9e <HAL_RCC_ClockConfig+0x1a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bea:	4923      	ldr	r1, [pc, #140]	; (8003c78 <HAL_RCC_ClockConfig+0xf4>)
 8003bec:	0753      	lsls	r3, r2, #29
 8003bee:	d504      	bpl.n	8003bfa <HAL_RCC_ClockConfig+0x76>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003bf0:	23e0      	movs	r3, #224	; 0xe0
 8003bf2:	6848      	ldr	r0, [r1, #4]
 8003bf4:	00db      	lsls	r3, r3, #3
 8003bf6:	4303      	orrs	r3, r0
 8003bf8:	604b      	str	r3, [r1, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003bfa:	20f0      	movs	r0, #240	; 0xf0
 8003bfc:	684b      	ldr	r3, [r1, #4]
 8003bfe:	4383      	bics	r3, r0
 8003c00:	68a0      	ldr	r0, [r4, #8]
 8003c02:	4303      	orrs	r3, r0
 8003c04:	604b      	str	r3, [r1, #4]
 8003c06:	e7cd      	b.n	8003ba4 <HAL_RCC_ClockConfig+0x20>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c08:	4f1b      	ldr	r7, [pc, #108]	; (8003c78 <HAL_RCC_ClockConfig+0xf4>)
 8003c0a:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c0c:	683b      	ldr	r3, [r7, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c0e:	2a01      	cmp	r2, #1
 8003c10:	d119      	bne.n	8003c46 <HAL_RCC_ClockConfig+0xc2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c12:	039b      	lsls	r3, r3, #14
 8003c14:	d5bb      	bpl.n	8003b8e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c16:	2103      	movs	r1, #3
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	438b      	bics	r3, r1
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	607b      	str	r3, [r7, #4]
    tickstart = HAL_GetTick();
 8003c20:	f7ff fb14 	bl	800324c <HAL_GetTick>
 8003c24:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c26:	230c      	movs	r3, #12
 8003c28:	687a      	ldr	r2, [r7, #4]
 8003c2a:	401a      	ands	r2, r3
 8003c2c:	6863      	ldr	r3, [r4, #4]
 8003c2e:	009b      	lsls	r3, r3, #2
 8003c30:	429a      	cmp	r2, r3
 8003c32:	d0b9      	beq.n	8003ba8 <HAL_RCC_ClockConfig+0x24>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c34:	f7ff fb0a 	bl	800324c <HAL_GetTick>
 8003c38:	9b01      	ldr	r3, [sp, #4]
 8003c3a:	1ac0      	subs	r0, r0, r3
 8003c3c:	4b11      	ldr	r3, [pc, #68]	; (8003c84 <HAL_RCC_ClockConfig+0x100>)
 8003c3e:	4298      	cmp	r0, r3
 8003c40:	d9f1      	bls.n	8003c26 <HAL_RCC_ClockConfig+0xa2>
        return HAL_TIMEOUT;
 8003c42:	2003      	movs	r0, #3
 8003c44:	e7a4      	b.n	8003b90 <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c46:	2a02      	cmp	r2, #2
 8003c48:	d102      	bne.n	8003c50 <HAL_RCC_ClockConfig+0xcc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c4a:	019b      	lsls	r3, r3, #6
 8003c4c:	d4e3      	bmi.n	8003c16 <HAL_RCC_ClockConfig+0x92>
 8003c4e:	e79e      	b.n	8003b8e <HAL_RCC_ClockConfig+0xa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c50:	079b      	lsls	r3, r3, #30
 8003c52:	d4e0      	bmi.n	8003c16 <HAL_RCC_ClockConfig+0x92>
 8003c54:	e79b      	b.n	8003b8e <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c56:	682a      	ldr	r2, [r5, #0]
 8003c58:	439a      	bics	r2, r3
 8003c5a:	602a      	str	r2, [r5, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c5c:	682a      	ldr	r2, [r5, #0]
 8003c5e:	421a      	tst	r2, r3
 8003c60:	d0a7      	beq.n	8003bb2 <HAL_RCC_ClockConfig+0x2e>
 8003c62:	e794      	b.n	8003b8e <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003c64:	686b      	ldr	r3, [r5, #4]
 8003c66:	4a08      	ldr	r2, [pc, #32]	; (8003c88 <HAL_RCC_ClockConfig+0x104>)
 8003c68:	4013      	ands	r3, r2
 8003c6a:	68e2      	ldr	r2, [r4, #12]
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	606b      	str	r3, [r5, #4]
 8003c70:	e7a3      	b.n	8003bba <HAL_RCC_ClockConfig+0x36>
 8003c72:	46c0      	nop			; (mov r8, r8)
 8003c74:	40022000 	.word	0x40022000
 8003c78:	40021000 	.word	0x40021000
 8003c7c:	08005077 	.word	0x08005077
 8003c80:	200003b8 	.word	0x200003b8
 8003c84:	00001388 	.word	0x00001388
 8003c88:	fffff8ff 	.word	0xfffff8ff

08003c8c <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8003c8c:	4b01      	ldr	r3, [pc, #4]	; (8003c94 <HAL_RCC_GetHCLKFreq+0x8>)
 8003c8e:	6818      	ldr	r0, [r3, #0]
}
 8003c90:	4770      	bx	lr
 8003c92:	46c0      	nop			; (mov r8, r8)
 8003c94:	200003b8 	.word	0x200003b8

08003c98 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003c98:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003c9a:	6803      	ldr	r3, [r0, #0]
{
 8003c9c:	0005      	movs	r5, r0
 8003c9e:	b085      	sub	sp, #20
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003ca0:	03db      	lsls	r3, r3, #15
 8003ca2:	d52b      	bpl.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0x64>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ca4:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 8003ca6:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ca8:	4c38      	ldr	r4, [pc, #224]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0xf4>)
 8003caa:	0552      	lsls	r2, r2, #21
 8003cac:	69e3      	ldr	r3, [r4, #28]
    FlagStatus       pwrclkchanged = RESET;
 8003cae:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003cb0:	4213      	tst	r3, r2
 8003cb2:	d108      	bne.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x2e>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003cb4:	69e3      	ldr	r3, [r4, #28]
 8003cb6:	4313      	orrs	r3, r2
 8003cb8:	61e3      	str	r3, [r4, #28]
 8003cba:	69e3      	ldr	r3, [r4, #28]
 8003cbc:	4013      	ands	r3, r2
 8003cbe:	9303      	str	r3, [sp, #12]
 8003cc0:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	9300      	str	r3, [sp, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cc6:	2780      	movs	r7, #128	; 0x80
 8003cc8:	4e31      	ldr	r6, [pc, #196]	; (8003d90 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8003cca:	007f      	lsls	r7, r7, #1
 8003ccc:	6833      	ldr	r3, [r6, #0]
 8003cce:	423b      	tst	r3, r7
 8003cd0:	d029      	beq.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0x8e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003cd2:	6a21      	ldr	r1, [r4, #32]
 8003cd4:	22c0      	movs	r2, #192	; 0xc0
 8003cd6:	0008      	movs	r0, r1
 8003cd8:	0092      	lsls	r2, r2, #2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003cda:	686b      	ldr	r3, [r5, #4]
 8003cdc:	4e2d      	ldr	r6, [pc, #180]	; (8003d94 <HAL_RCCEx_PeriphCLKConfig+0xfc>)
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003cde:	4010      	ands	r0, r2
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003ce0:	4211      	tst	r1, r2
 8003ce2:	d132      	bne.n	8003d4a <HAL_RCCEx_PeriphCLKConfig+0xb2>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003ce4:	6a23      	ldr	r3, [r4, #32]
 8003ce6:	686a      	ldr	r2, [r5, #4]
 8003ce8:	4033      	ands	r3, r6
 8003cea:	4313      	orrs	r3, r2
 8003cec:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003cee:	9b00      	ldr	r3, [sp, #0]
 8003cf0:	2b01      	cmp	r3, #1
 8003cf2:	d103      	bne.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cf4:	69e3      	ldr	r3, [r4, #28]
 8003cf6:	4a28      	ldr	r2, [pc, #160]	; (8003d98 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8003cf8:	4013      	ands	r3, r2
 8003cfa:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003cfc:	682a      	ldr	r2, [r5, #0]
 8003cfe:	07d3      	lsls	r3, r2, #31
 8003d00:	d506      	bpl.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003d02:	2003      	movs	r0, #3
 8003d04:	4921      	ldr	r1, [pc, #132]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0xf4>)
 8003d06:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 8003d08:	4383      	bics	r3, r0
 8003d0a:	68a8      	ldr	r0, [r5, #8]
 8003d0c:	4303      	orrs	r3, r0
 8003d0e:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8003d10:	2000      	movs	r0, #0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003d12:	0692      	lsls	r2, r2, #26
 8003d14:	d517      	bpl.n	8003d46 <HAL_RCCEx_PeriphCLKConfig+0xae>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003d16:	2110      	movs	r1, #16
 8003d18:	4a1c      	ldr	r2, [pc, #112]	; (8003d8c <HAL_RCCEx_PeriphCLKConfig+0xf4>)
 8003d1a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8003d1c:	438b      	bics	r3, r1
 8003d1e:	68e9      	ldr	r1, [r5, #12]
 8003d20:	430b      	orrs	r3, r1
 8003d22:	6313      	str	r3, [r2, #48]	; 0x30
 8003d24:	e00f      	b.n	8003d46 <HAL_RCCEx_PeriphCLKConfig+0xae>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003d26:	6833      	ldr	r3, [r6, #0]
 8003d28:	433b      	orrs	r3, r7
 8003d2a:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8003d2c:	f7ff fa8e 	bl	800324c <HAL_GetTick>
 8003d30:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d32:	6833      	ldr	r3, [r6, #0]
 8003d34:	423b      	tst	r3, r7
 8003d36:	d1cc      	bne.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0x3a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d38:	f7ff fa88 	bl	800324c <HAL_GetTick>
 8003d3c:	9b01      	ldr	r3, [sp, #4]
 8003d3e:	1ac0      	subs	r0, r0, r3
 8003d40:	2864      	cmp	r0, #100	; 0x64
 8003d42:	d9f6      	bls.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x9a>
          return HAL_TIMEOUT;
 8003d44:	2003      	movs	r0, #3
}
 8003d46:	b005      	add	sp, #20
 8003d48:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003d4a:	4013      	ands	r3, r2
 8003d4c:	4283      	cmp	r3, r0
 8003d4e:	d0c9      	beq.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4c>
      __HAL_RCC_BACKUPRESET_FORCE();
 8003d50:	2280      	movs	r2, #128	; 0x80
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003d52:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8003d54:	6a20      	ldr	r0, [r4, #32]
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003d56:	0019      	movs	r1, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 8003d58:	0252      	lsls	r2, r2, #9
 8003d5a:	4302      	orrs	r2, r0
 8003d5c:	6222      	str	r2, [r4, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003d5e:	6a22      	ldr	r2, [r4, #32]
 8003d60:	480e      	ldr	r0, [pc, #56]	; (8003d9c <HAL_RCCEx_PeriphCLKConfig+0x104>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003d62:	4031      	ands	r1, r6
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003d64:	4002      	ands	r2, r0
 8003d66:	6222      	str	r2, [r4, #32]
      RCC->BDCR = temp_reg;
 8003d68:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003d6a:	07db      	lsls	r3, r3, #31
 8003d6c:	d5ba      	bpl.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4c>
        tickstart = HAL_GetTick();
 8003d6e:	f7ff fa6d 	bl	800324c <HAL_GetTick>
 8003d72:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d74:	2202      	movs	r2, #2
 8003d76:	6a23      	ldr	r3, [r4, #32]
 8003d78:	4213      	tst	r3, r2
 8003d7a:	d1b3      	bne.n	8003ce4 <HAL_RCCEx_PeriphCLKConfig+0x4c>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d7c:	f7ff fa66 	bl	800324c <HAL_GetTick>
 8003d80:	4b07      	ldr	r3, [pc, #28]	; (8003da0 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8003d82:	1bc0      	subs	r0, r0, r7
 8003d84:	4298      	cmp	r0, r3
 8003d86:	d9f5      	bls.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8003d88:	e7dc      	b.n	8003d44 <HAL_RCCEx_PeriphCLKConfig+0xac>
 8003d8a:	46c0      	nop			; (mov r8, r8)
 8003d8c:	40021000 	.word	0x40021000
 8003d90:	40007000 	.word	0x40007000
 8003d94:	fffffcff 	.word	0xfffffcff
 8003d98:	efffffff 	.word	0xefffffff
 8003d9c:	fffeffff 	.word	0xfffeffff
 8003da0:	00001388 	.word	0x00001388

08003da4 <HAL_SPI_MspInit>:
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8003da4:	4770      	bx	lr

08003da6 <HAL_SPI_AbortCpltCallback>:
 8003da6:	4770      	bx	lr

08003da8 <HAL_SPI_TxCpltCallback>:
 8003da8:	4770      	bx	lr

08003daa <HAL_SPI_TxRxCpltCallback>:
 8003daa:	4770      	bx	lr

08003dac <HAL_SPI_TxHalfCpltCallback>:
 8003dac:	4770      	bx	lr

08003dae <HAL_SPI_RxHalfCpltCallback>:
 8003dae:	4770      	bx	lr

08003db0 <HAL_SPI_TxRxHalfCpltCallback>:
 8003db0:	4770      	bx	lr

08003db2 <HAL_SPI_ErrorCallback>:
 8003db2:	4770      	bx	lr

08003db4 <HAL_SPI_Init>:
{
 8003db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003db6:	0004      	movs	r4, r0
    return HAL_ERROR;
 8003db8:	2001      	movs	r0, #1
  if (hspi == NULL)
 8003dba:	2c00      	cmp	r4, #0
 8003dbc:	d07e      	beq.n	8003ebc <HAL_SPI_Init+0x108>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003dbe:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d000      	beq.n	8003dc6 <HAL_SPI_Init+0x12>
 8003dc4:	e07b      	b.n	8003ebe <HAL_SPI_Init+0x10a>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003dc6:	2282      	movs	r2, #130	; 0x82
 8003dc8:	6861      	ldr	r1, [r4, #4]
 8003dca:	0052      	lsls	r2, r2, #1
 8003dcc:	4291      	cmp	r1, r2
 8003dce:	d000      	beq.n	8003dd2 <HAL_SPI_Init+0x1e>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003dd0:	61e3      	str	r3, [r4, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003dd2:	2300      	movs	r3, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 8003dd4:	0025      	movs	r5, r4
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003dd6:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8003dd8:	355d      	adds	r5, #93	; 0x5d
 8003dda:	782b      	ldrb	r3, [r5, #0]
 8003ddc:	b2da      	uxtb	r2, r3
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d11c      	bne.n	8003e1c <HAL_SPI_Init+0x68>
    hspi->Lock = HAL_UNLOCKED;
 8003de2:	0023      	movs	r3, r4
 8003de4:	335c      	adds	r3, #92	; 0x5c
 8003de6:	701a      	strb	r2, [r3, #0]
    hspi->TxCpltCallback       = HAL_SPI_TxCpltCallback;       /* Legacy weak TxCpltCallback       */
 8003de8:	4b39      	ldr	r3, [pc, #228]	; (8003ed0 <HAL_SPI_Init+0x11c>)
    hspi->AbortCpltCallback    = HAL_SPI_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 8003dea:	4a3a      	ldr	r2, [pc, #232]	; (8003ed4 <HAL_SPI_Init+0x120>)
    hspi->TxCpltCallback       = HAL_SPI_TxCpltCallback;       /* Legacy weak TxCpltCallback       */
 8003dec:	6663      	str	r3, [r4, #100]	; 0x64
    hspi->RxCpltCallback       = HAL_SPI_RxCpltCallback;       /* Legacy weak RxCpltCallback       */
 8003dee:	4b3a      	ldr	r3, [pc, #232]	; (8003ed8 <HAL_SPI_Init+0x124>)
 8003df0:	66a3      	str	r3, [r4, #104]	; 0x68
    hspi->TxRxCpltCallback     = HAL_SPI_TxRxCpltCallback;     /* Legacy weak TxRxCpltCallback     */
 8003df2:	4b3a      	ldr	r3, [pc, #232]	; (8003edc <HAL_SPI_Init+0x128>)
 8003df4:	66e3      	str	r3, [r4, #108]	; 0x6c
    hspi->TxHalfCpltCallback   = HAL_SPI_TxHalfCpltCallback;   /* Legacy weak TxHalfCpltCallback   */
 8003df6:	4b3a      	ldr	r3, [pc, #232]	; (8003ee0 <HAL_SPI_Init+0x12c>)
 8003df8:	6723      	str	r3, [r4, #112]	; 0x70
    hspi->RxHalfCpltCallback   = HAL_SPI_RxHalfCpltCallback;   /* Legacy weak RxHalfCpltCallback   */
 8003dfa:	4b3a      	ldr	r3, [pc, #232]	; (8003ee4 <HAL_SPI_Init+0x130>)
 8003dfc:	6763      	str	r3, [r4, #116]	; 0x74
    hspi->TxRxHalfCpltCallback = HAL_SPI_TxRxHalfCpltCallback; /* Legacy weak TxRxHalfCpltCallback */
 8003dfe:	4b3a      	ldr	r3, [pc, #232]	; (8003ee8 <HAL_SPI_Init+0x134>)
 8003e00:	67a3      	str	r3, [r4, #120]	; 0x78
    hspi->ErrorCallback        = HAL_SPI_ErrorCallback;        /* Legacy weak ErrorCallback        */
 8003e02:	4b3a      	ldr	r3, [pc, #232]	; (8003eec <HAL_SPI_Init+0x138>)
 8003e04:	67e3      	str	r3, [r4, #124]	; 0x7c
    hspi->AbortCpltCallback    = HAL_SPI_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 8003e06:	1d23      	adds	r3, r4, #4
 8003e08:	67da      	str	r2, [r3, #124]	; 0x7c
    if (hspi->MspInitCallback == NULL)
 8003e0a:	3304      	adds	r3, #4
 8003e0c:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8003e0e:	2a00      	cmp	r2, #0
 8003e10:	d101      	bne.n	8003e16 <HAL_SPI_Init+0x62>
      hspi->MspInitCallback = HAL_SPI_MspInit; /* Legacy weak MspInit  */
 8003e12:	4a37      	ldr	r2, [pc, #220]	; (8003ef0 <HAL_SPI_Init+0x13c>)
 8003e14:	67da      	str	r2, [r3, #124]	; 0x7c
    hspi->MspInitCallback(hspi);
 8003e16:	0020      	movs	r0, r4
 8003e18:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003e1a:	4798      	blx	r3
  hspi->State = HAL_SPI_STATE_BUSY;
 8003e1c:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 8003e1e:	2140      	movs	r1, #64	; 0x40
  hspi->State = HAL_SPI_STATE_BUSY;
 8003e20:	702b      	strb	r3, [r5, #0]
  __HAL_SPI_DISABLE(hspi);
 8003e22:	6822      	ldr	r2, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003e24:	68e6      	ldr	r6, [r4, #12]
  __HAL_SPI_DISABLE(hspi);
 8003e26:	6813      	ldr	r3, [r2, #0]
 8003e28:	438b      	bics	r3, r1
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003e2a:	21e0      	movs	r1, #224	; 0xe0
  __HAL_SPI_DISABLE(hspi);
 8003e2c:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003e2e:	00c9      	lsls	r1, r1, #3
 8003e30:	2300      	movs	r3, #0
 8003e32:	428e      	cmp	r6, r1
 8003e34:	d847      	bhi.n	8003ec6 <HAL_SPI_Init+0x112>
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003e36:	2080      	movs	r0, #128	; 0x80
 8003e38:	0140      	lsls	r0, r0, #5
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003e3a:	428e      	cmp	r6, r1
 8003e3c:	d000      	beq.n	8003e40 <HAL_SPI_Init+0x8c>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e3e:	62a3      	str	r3, [r4, #40]	; 0x28
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003e40:	2182      	movs	r1, #130	; 0x82
 8003e42:	2784      	movs	r7, #132	; 0x84
 8003e44:	6863      	ldr	r3, [r4, #4]
 8003e46:	0049      	lsls	r1, r1, #1
 8003e48:	400b      	ands	r3, r1
 8003e4a:	68a1      	ldr	r1, [r4, #8]
 8003e4c:	023f      	lsls	r7, r7, #8
 8003e4e:	4039      	ands	r1, r7
 8003e50:	2702      	movs	r7, #2
 8003e52:	430b      	orrs	r3, r1
 8003e54:	6921      	ldr	r1, [r4, #16]
 8003e56:	69a5      	ldr	r5, [r4, #24]
 8003e58:	4039      	ands	r1, r7
 8003e5a:	430b      	orrs	r3, r1
 8003e5c:	2101      	movs	r1, #1
 8003e5e:	6967      	ldr	r7, [r4, #20]
 8003e60:	400f      	ands	r7, r1
 8003e62:	433b      	orrs	r3, r7
 8003e64:	2780      	movs	r7, #128	; 0x80
 8003e66:	00bf      	lsls	r7, r7, #2
 8003e68:	402f      	ands	r7, r5
 8003e6a:	433b      	orrs	r3, r7
 8003e6c:	69e7      	ldr	r7, [r4, #28]
 8003e6e:	3137      	adds	r1, #55	; 0x37
 8003e70:	400f      	ands	r7, r1
 8003e72:	433b      	orrs	r3, r7
 8003e74:	6a27      	ldr	r7, [r4, #32]
 8003e76:	3148      	adds	r1, #72	; 0x48
 8003e78:	400f      	ands	r7, r1
 8003e7a:	2180      	movs	r1, #128	; 0x80
 8003e7c:	433b      	orrs	r3, r7
 8003e7e:	6aa7      	ldr	r7, [r4, #40]	; 0x28
 8003e80:	0189      	lsls	r1, r1, #6
 8003e82:	400f      	ands	r7, r1
 8003e84:	433b      	orrs	r3, r7
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003e86:	2710      	movs	r7, #16
 8003e88:	2108      	movs	r1, #8
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003e8a:	6013      	str	r3, [r2, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003e8c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003e8e:	0c2d      	lsrs	r5, r5, #16
 8003e90:	403b      	ands	r3, r7
 8003e92:	6b67      	ldr	r7, [r4, #52]	; 0x34
 8003e94:	400f      	ands	r7, r1
 8003e96:	433b      	orrs	r3, r7
 8003e98:	27f0      	movs	r7, #240	; 0xf0
 8003e9a:	013f      	lsls	r7, r7, #4
 8003e9c:	403e      	ands	r6, r7
 8003e9e:	4333      	orrs	r3, r6
 8003ea0:	2604      	movs	r6, #4
 8003ea2:	4035      	ands	r5, r6
 8003ea4:	432b      	orrs	r3, r5
 8003ea6:	4303      	orrs	r3, r0
 8003ea8:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003eaa:	69d3      	ldr	r3, [r2, #28]
 8003eac:	4811      	ldr	r0, [pc, #68]	; (8003ef4 <HAL_SPI_Init+0x140>)
 8003eae:	4003      	ands	r3, r0
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003eb0:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003eb2:	61d3      	str	r3, [r2, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 8003eb4:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003eb6:	6620      	str	r0, [r4, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003eb8:	345d      	adds	r4, #93	; 0x5d
 8003eba:	7023      	strb	r3, [r4, #0]
}
 8003ebc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	6123      	str	r3, [r4, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003ec2:	6163      	str	r3, [r4, #20]
 8003ec4:	e785      	b.n	8003dd2 <HAL_SPI_Init+0x1e>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003ec6:	21f0      	movs	r1, #240	; 0xf0
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003ec8:	0018      	movs	r0, r3
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003eca:	0109      	lsls	r1, r1, #4
 8003ecc:	e7b5      	b.n	8003e3a <HAL_SPI_Init+0x86>
 8003ece:	46c0      	nop			; (mov r8, r8)
 8003ed0:	08003da9 	.word	0x08003da9
 8003ed4:	08003da7 	.word	0x08003da7
 8003ed8:	08000c91 	.word	0x08000c91
 8003edc:	08003dab 	.word	0x08003dab
 8003ee0:	08003dad 	.word	0x08003dad
 8003ee4:	08003daf 	.word	0x08003daf
 8003ee8:	08003db1 	.word	0x08003db1
 8003eec:	08003db3 	.word	0x08003db3
 8003ef0:	08003da5 	.word	0x08003da5
 8003ef4:	fffff7ff 	.word	0xfffff7ff

08003ef8 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003ef8:	2201      	movs	r2, #1
 8003efa:	6a03      	ldr	r3, [r0, #32]
{
 8003efc:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003efe:	4393      	bics	r3, r2
 8003f00:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f02:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f04:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f06:	6985      	ldr	r5, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003f08:	3272      	adds	r2, #114	; 0x72
 8003f0a:	4395      	bics	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f0c:	680a      	ldr	r2, [r1, #0]
 8003f0e:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003f10:	2202      	movs	r2, #2
 8003f12:	4393      	bics	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003f14:	688a      	ldr	r2, [r1, #8]
 8003f16:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003f18:	4a11      	ldr	r2, [pc, #68]	; (8003f60 <TIM_OC1_SetConfig+0x68>)
 8003f1a:	4290      	cmp	r0, r2
 8003f1c:	d005      	beq.n	8003f2a <TIM_OC1_SetConfig+0x32>
 8003f1e:	4e11      	ldr	r6, [pc, #68]	; (8003f64 <TIM_OC1_SetConfig+0x6c>)
 8003f20:	42b0      	cmp	r0, r6
 8003f22:	d002      	beq.n	8003f2a <TIM_OC1_SetConfig+0x32>
 8003f24:	4e10      	ldr	r6, [pc, #64]	; (8003f68 <TIM_OC1_SetConfig+0x70>)
 8003f26:	42b0      	cmp	r0, r6
 8003f28:	d113      	bne.n	8003f52 <TIM_OC1_SetConfig+0x5a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003f2a:	2608      	movs	r6, #8
 8003f2c:	43b3      	bics	r3, r6
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003f2e:	68ce      	ldr	r6, [r1, #12]
 8003f30:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003f32:	2604      	movs	r6, #4
 8003f34:	43b3      	bics	r3, r6
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f36:	4290      	cmp	r0, r2
 8003f38:	d005      	beq.n	8003f46 <TIM_OC1_SetConfig+0x4e>
 8003f3a:	4a0a      	ldr	r2, [pc, #40]	; (8003f64 <TIM_OC1_SetConfig+0x6c>)
 8003f3c:	4290      	cmp	r0, r2
 8003f3e:	d002      	beq.n	8003f46 <TIM_OC1_SetConfig+0x4e>
 8003f40:	4a09      	ldr	r2, [pc, #36]	; (8003f68 <TIM_OC1_SetConfig+0x70>)
 8003f42:	4290      	cmp	r0, r2
 8003f44:	d105      	bne.n	8003f52 <TIM_OC1_SetConfig+0x5a>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003f46:	4a09      	ldr	r2, [pc, #36]	; (8003f6c <TIM_OC1_SetConfig+0x74>)
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003f48:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003f4a:	4022      	ands	r2, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8003f4c:	694c      	ldr	r4, [r1, #20]
 8003f4e:	4334      	orrs	r4, r6
 8003f50:	4314      	orrs	r4, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003f52:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8003f54:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003f56:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8003f58:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003f5a:	6203      	str	r3, [r0, #32]
}
 8003f5c:	bd70      	pop	{r4, r5, r6, pc}
 8003f5e:	46c0      	nop			; (mov r8, r8)
 8003f60:	40012c00 	.word	0x40012c00
 8003f64:	40014400 	.word	0x40014400
 8003f68:	40014800 	.word	0x40014800
 8003f6c:	fffffcff 	.word	0xfffffcff

08003f70 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003f70:	6a03      	ldr	r3, [r0, #32]
 8003f72:	4a17      	ldr	r2, [pc, #92]	; (8003fd0 <TIM_OC3_SetConfig+0x60>)
{
 8003f74:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003f76:	4013      	ands	r3, r2
 8003f78:	6203      	str	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003f7a:	2373      	movs	r3, #115	; 0x73
  tmpccer = TIMx->CCER;
 8003f7c:	6a05      	ldr	r5, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8003f7e:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8003f80:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003f82:	439c      	bics	r4, r3
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f84:	680b      	ldr	r3, [r1, #0]
 8003f86:	431c      	orrs	r4, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003f88:	4b12      	ldr	r3, [pc, #72]	; (8003fd4 <TIM_OC3_SetConfig+0x64>)
 8003f8a:	401d      	ands	r5, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003f8c:	688b      	ldr	r3, [r1, #8]
 8003f8e:	021b      	lsls	r3, r3, #8
 8003f90:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003f92:	4d11      	ldr	r5, [pc, #68]	; (8003fd8 <TIM_OC3_SetConfig+0x68>)
 8003f94:	42a8      	cmp	r0, r5
 8003f96:	d10e      	bne.n	8003fb6 <TIM_OC3_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003f98:	4d10      	ldr	r5, [pc, #64]	; (8003fdc <TIM_OC3_SetConfig+0x6c>)
 8003f9a:	401d      	ands	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003f9c:	68cb      	ldr	r3, [r1, #12]
 8003f9e:	021b      	lsls	r3, r3, #8
 8003fa0:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003fa2:	4d0f      	ldr	r5, [pc, #60]	; (8003fe0 <TIM_OC3_SetConfig+0x70>)
 8003fa4:	402b      	ands	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003fa6:	4d0f      	ldr	r5, [pc, #60]	; (8003fe4 <TIM_OC3_SetConfig+0x74>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003fa8:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003faa:	4015      	ands	r5, r2
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003fac:	698a      	ldr	r2, [r1, #24]
 8003fae:	4332      	orrs	r2, r6
 8003fb0:	0112      	lsls	r2, r2, #4
 8003fb2:	432a      	orrs	r2, r5
 8003fb4:	e005      	b.n	8003fc2 <TIM_OC3_SetConfig+0x52>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003fb6:	4d0c      	ldr	r5, [pc, #48]	; (8003fe8 <TIM_OC3_SetConfig+0x78>)
 8003fb8:	42a8      	cmp	r0, r5
 8003fba:	d0f4      	beq.n	8003fa6 <TIM_OC3_SetConfig+0x36>
 8003fbc:	4d0b      	ldr	r5, [pc, #44]	; (8003fec <TIM_OC3_SetConfig+0x7c>)
 8003fbe:	42a8      	cmp	r0, r5
 8003fc0:	d0f1      	beq.n	8003fa6 <TIM_OC3_SetConfig+0x36>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fc2:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003fc4:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8003fc6:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8003fc8:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003fca:	6203      	str	r3, [r0, #32]
}
 8003fcc:	bd70      	pop	{r4, r5, r6, pc}
 8003fce:	46c0      	nop			; (mov r8, r8)
 8003fd0:	fffffeff 	.word	0xfffffeff
 8003fd4:	fffffdff 	.word	0xfffffdff
 8003fd8:	40012c00 	.word	0x40012c00
 8003fdc:	fffff7ff 	.word	0xfffff7ff
 8003fe0:	fffffbff 	.word	0xfffffbff
 8003fe4:	ffffcfff 	.word	0xffffcfff
 8003fe8:	40014400 	.word	0x40014400
 8003fec:	40014800 	.word	0x40014800

08003ff0 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003ff0:	6a03      	ldr	r3, [r0, #32]
 8003ff2:	4a12      	ldr	r2, [pc, #72]	; (800403c <TIM_OC4_SetConfig+0x4c>)
{
 8003ff4:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003ff6:	4013      	ands	r3, r2
 8003ff8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ffa:	6a04      	ldr	r4, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003ffc:	4d10      	ldr	r5, [pc, #64]	; (8004040 <TIM_OC4_SetConfig+0x50>)
  tmpcr2 =  TIMx->CR2;
 8003ffe:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8004000:	69c2      	ldr	r2, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004002:	402a      	ands	r2, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004004:	680d      	ldr	r5, [r1, #0]
 8004006:	022d      	lsls	r5, r5, #8
 8004008:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800400a:	4a0e      	ldr	r2, [pc, #56]	; (8004044 <TIM_OC4_SetConfig+0x54>)
 800400c:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800400e:	688a      	ldr	r2, [r1, #8]
 8004010:	0312      	lsls	r2, r2, #12
 8004012:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004014:	4c0c      	ldr	r4, [pc, #48]	; (8004048 <TIM_OC4_SetConfig+0x58>)
 8004016:	42a0      	cmp	r0, r4
 8004018:	d005      	beq.n	8004026 <TIM_OC4_SetConfig+0x36>
 800401a:	4c0c      	ldr	r4, [pc, #48]	; (800404c <TIM_OC4_SetConfig+0x5c>)
 800401c:	42a0      	cmp	r0, r4
 800401e:	d002      	beq.n	8004026 <TIM_OC4_SetConfig+0x36>
 8004020:	4c0b      	ldr	r4, [pc, #44]	; (8004050 <TIM_OC4_SetConfig+0x60>)
 8004022:	42a0      	cmp	r0, r4
 8004024:	d104      	bne.n	8004030 <TIM_OC4_SetConfig+0x40>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004026:	4c0b      	ldr	r4, [pc, #44]	; (8004054 <TIM_OC4_SetConfig+0x64>)
 8004028:	401c      	ands	r4, r3

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800402a:	694b      	ldr	r3, [r1, #20]
 800402c:	019b      	lsls	r3, r3, #6
 800402e:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004030:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004032:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8004034:	61c5      	str	r5, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8004036:	6403      	str	r3, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004038:	6202      	str	r2, [r0, #32]
}
 800403a:	bd30      	pop	{r4, r5, pc}
 800403c:	ffffefff 	.word	0xffffefff
 8004040:	ffff8cff 	.word	0xffff8cff
 8004044:	ffffdfff 	.word	0xffffdfff
 8004048:	40012c00 	.word	0x40012c00
 800404c:	40014400 	.word	0x40014400
 8004050:	40014800 	.word	0x40014800
 8004054:	ffffbfff 	.word	0xffffbfff

08004058 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004058:	4a1d      	ldr	r2, [pc, #116]	; (80040d0 <TIM_Base_SetConfig+0x78>)
{
 800405a:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 800405c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800405e:	4290      	cmp	r0, r2
 8004060:	d006      	beq.n	8004070 <TIM_Base_SetConfig+0x18>
 8004062:	2480      	movs	r4, #128	; 0x80
 8004064:	05e4      	lsls	r4, r4, #23
 8004066:	42a0      	cmp	r0, r4
 8004068:	d002      	beq.n	8004070 <TIM_Base_SetConfig+0x18>
 800406a:	4c1a      	ldr	r4, [pc, #104]	; (80040d4 <TIM_Base_SetConfig+0x7c>)
 800406c:	42a0      	cmp	r0, r4
 800406e:	d10c      	bne.n	800408a <TIM_Base_SetConfig+0x32>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004070:	2470      	movs	r4, #112	; 0x70
 8004072:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 8004074:	684c      	ldr	r4, [r1, #4]
 8004076:	4323      	orrs	r3, r4
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004078:	4290      	cmp	r0, r2
 800407a:	d00f      	beq.n	800409c <TIM_Base_SetConfig+0x44>
 800407c:	2480      	movs	r4, #128	; 0x80
 800407e:	05e4      	lsls	r4, r4, #23
 8004080:	42a0      	cmp	r0, r4
 8004082:	d00b      	beq.n	800409c <TIM_Base_SetConfig+0x44>
 8004084:	4c13      	ldr	r4, [pc, #76]	; (80040d4 <TIM_Base_SetConfig+0x7c>)
 8004086:	42a0      	cmp	r0, r4
 8004088:	d008      	beq.n	800409c <TIM_Base_SetConfig+0x44>
 800408a:	4c13      	ldr	r4, [pc, #76]	; (80040d8 <TIM_Base_SetConfig+0x80>)
 800408c:	42a0      	cmp	r0, r4
 800408e:	d005      	beq.n	800409c <TIM_Base_SetConfig+0x44>
 8004090:	4c12      	ldr	r4, [pc, #72]	; (80040dc <TIM_Base_SetConfig+0x84>)
 8004092:	42a0      	cmp	r0, r4
 8004094:	d002      	beq.n	800409c <TIM_Base_SetConfig+0x44>
 8004096:	4c12      	ldr	r4, [pc, #72]	; (80040e0 <TIM_Base_SetConfig+0x88>)
 8004098:	42a0      	cmp	r0, r4
 800409a:	d103      	bne.n	80040a4 <TIM_Base_SetConfig+0x4c>
    tmpcr1 &= ~TIM_CR1_CKD;
 800409c:	4c11      	ldr	r4, [pc, #68]	; (80040e4 <TIM_Base_SetConfig+0x8c>)
 800409e:	401c      	ands	r4, r3
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80040a0:	68cb      	ldr	r3, [r1, #12]
 80040a2:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80040a4:	2480      	movs	r4, #128	; 0x80
 80040a6:	43a3      	bics	r3, r4
 80040a8:	694c      	ldr	r4, [r1, #20]
 80040aa:	4323      	orrs	r3, r4
  TIMx->CR1 = tmpcr1;
 80040ac:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80040ae:	688b      	ldr	r3, [r1, #8]
 80040b0:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80040b2:	680b      	ldr	r3, [r1, #0]
 80040b4:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80040b6:	4290      	cmp	r0, r2
 80040b8:	d005      	beq.n	80040c6 <TIM_Base_SetConfig+0x6e>
 80040ba:	4b08      	ldr	r3, [pc, #32]	; (80040dc <TIM_Base_SetConfig+0x84>)
 80040bc:	4298      	cmp	r0, r3
 80040be:	d002      	beq.n	80040c6 <TIM_Base_SetConfig+0x6e>
 80040c0:	4b07      	ldr	r3, [pc, #28]	; (80040e0 <TIM_Base_SetConfig+0x88>)
 80040c2:	4298      	cmp	r0, r3
 80040c4:	d101      	bne.n	80040ca <TIM_Base_SetConfig+0x72>
    TIMx->RCR = Structure->RepetitionCounter;
 80040c6:	690b      	ldr	r3, [r1, #16]
 80040c8:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80040ca:	2301      	movs	r3, #1
 80040cc:	6143      	str	r3, [r0, #20]
}
 80040ce:	bd10      	pop	{r4, pc}
 80040d0:	40012c00 	.word	0x40012c00
 80040d4:	40000400 	.word	0x40000400
 80040d8:	40002000 	.word	0x40002000
 80040dc:	40014400 	.word	0x40014400
 80040e0:	40014800 	.word	0x40014800
 80040e4:	fffffcff 	.word	0xfffffcff

080040e8 <HAL_TIM_PWM_Init>:
{
 80040e8:	b570      	push	{r4, r5, r6, lr}
 80040ea:	0004      	movs	r4, r0
    return HAL_ERROR;
 80040ec:	2001      	movs	r0, #1
  if (htim == NULL)
 80040ee:	2c00      	cmp	r4, #0
 80040f0:	d021      	beq.n	8004136 <HAL_TIM_PWM_Init+0x4e>
  if (htim->State == HAL_TIM_STATE_RESET)
 80040f2:	0025      	movs	r5, r4
 80040f4:	353d      	adds	r5, #61	; 0x3d
 80040f6:	782b      	ldrb	r3, [r5, #0]
 80040f8:	b2da      	uxtb	r2, r3
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d105      	bne.n	800410a <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 80040fe:	0023      	movs	r3, r4
 8004100:	333c      	adds	r3, #60	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8004102:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8004104:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_MspInit(htim);
 8004106:	f7fe fe4d 	bl	8002da4 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800410a:	2302      	movs	r3, #2
 800410c:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800410e:	6820      	ldr	r0, [r4, #0]
 8004110:	1d21      	adds	r1, r4, #4
 8004112:	f7ff ffa1 	bl	8004058 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004116:	0022      	movs	r2, r4
 8004118:	2301      	movs	r3, #1
  return HAL_OK;
 800411a:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800411c:	3246      	adds	r2, #70	; 0x46
 800411e:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004120:	3445      	adds	r4, #69	; 0x45
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004122:	3a08      	subs	r2, #8
 8004124:	7013      	strb	r3, [r2, #0]
 8004126:	7053      	strb	r3, [r2, #1]
 8004128:	7093      	strb	r3, [r2, #2]
 800412a:	70d3      	strb	r3, [r2, #3]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800412c:	7113      	strb	r3, [r2, #4]
 800412e:	7153      	strb	r3, [r2, #5]
 8004130:	7193      	strb	r3, [r2, #6]
 8004132:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8004134:	702b      	strb	r3, [r5, #0]
}
 8004136:	bd70      	pop	{r4, r5, r6, pc}

08004138 <HAL_TIM_Encoder_Init>:
{
 8004138:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800413a:	0004      	movs	r4, r0
 800413c:	000d      	movs	r5, r1
    return HAL_ERROR;
 800413e:	2001      	movs	r0, #1
  if (htim == NULL)
 8004140:	2c00      	cmp	r4, #0
 8004142:	d047      	beq.n	80041d4 <HAL_TIM_Encoder_Init+0x9c>
  if (htim->State == HAL_TIM_STATE_RESET)
 8004144:	0026      	movs	r6, r4
 8004146:	363d      	adds	r6, #61	; 0x3d
 8004148:	7833      	ldrb	r3, [r6, #0]
 800414a:	b2da      	uxtb	r2, r3
 800414c:	2b00      	cmp	r3, #0
 800414e:	d105      	bne.n	800415c <HAL_TIM_Encoder_Init+0x24>
    htim->Lock = HAL_UNLOCKED;
 8004150:	0023      	movs	r3, r4
 8004152:	333c      	adds	r3, #60	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 8004154:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8004156:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Encoder_MspInit(htim);
 8004158:	f7fe fe9a 	bl	8002e90 <HAL_TIM_Encoder_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800415c:	2302      	movs	r3, #2
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800415e:	0021      	movs	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 8004160:	7033      	strb	r3, [r6, #0]
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8004162:	c980      	ldmia	r1!, {r7}
 8004164:	4a1c      	ldr	r2, [pc, #112]	; (80041d8 <HAL_TIM_Encoder_Init+0xa0>)
 8004166:	68bb      	ldr	r3, [r7, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004168:	0038      	movs	r0, r7
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800416a:	4013      	ands	r3, r2
 800416c:	60bb      	str	r3, [r7, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800416e:	f7ff ff73 	bl	8004058 <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 8004172:	68b9      	ldr	r1, [r7, #8]
  tmpsmcr |= sConfig->EncoderMode;
 8004174:	682a      	ldr	r2, [r5, #0]
  tmpccmr1 = htim->Instance->CCMR1;
 8004176:	69bb      	ldr	r3, [r7, #24]
  tmpsmcr |= sConfig->EncoderMode;
 8004178:	4311      	orrs	r1, r2
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800417a:	4a18      	ldr	r2, [pc, #96]	; (80041dc <HAL_TIM_Encoder_Init+0xa4>)
  tmpsmcr |= sConfig->EncoderMode;
 800417c:	9101      	str	r1, [sp, #4]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800417e:	4013      	ands	r3, r2
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8004180:	69aa      	ldr	r2, [r5, #24]
 8004182:	68a9      	ldr	r1, [r5, #8]
 8004184:	0212      	lsls	r2, r2, #8
 8004186:	430a      	orrs	r2, r1
 8004188:	431a      	orrs	r2, r3
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800418a:	4b15      	ldr	r3, [pc, #84]	; (80041e0 <HAL_TIM_Encoder_Init+0xa8>)
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800418c:	6929      	ldr	r1, [r5, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800418e:	401a      	ands	r2, r3
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004190:	69eb      	ldr	r3, [r5, #28]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004192:	0109      	lsls	r1, r1, #4
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004194:	021b      	lsls	r3, r3, #8
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004196:	430b      	orrs	r3, r1
 8004198:	68e9      	ldr	r1, [r5, #12]
  tmpccer = htim->Instance->CCER;
 800419a:	6a38      	ldr	r0, [r7, #32]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800419c:	430b      	orrs	r3, r1
 800419e:	6a29      	ldr	r1, [r5, #32]
 80041a0:	0309      	lsls	r1, r1, #12
 80041a2:	430b      	orrs	r3, r1
 80041a4:	4313      	orrs	r3, r2
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80041a6:	22aa      	movs	r2, #170	; 0xaa
 80041a8:	4390      	bics	r0, r2
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80041aa:	696a      	ldr	r2, [r5, #20]
 80041ac:	686d      	ldr	r5, [r5, #4]
 80041ae:	0112      	lsls	r2, r2, #4
  htim->Instance->SMCR = tmpsmcr;
 80041b0:	9901      	ldr	r1, [sp, #4]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80041b2:	432a      	orrs	r2, r5
 80041b4:	4302      	orrs	r2, r0
  htim->Instance->SMCR = tmpsmcr;
 80041b6:	60b9      	str	r1, [r7, #8]
  htim->Instance->CCMR1 = tmpccmr1;
 80041b8:	61bb      	str	r3, [r7, #24]
  htim->Instance->CCER = tmpccer;
 80041ba:	623a      	str	r2, [r7, #32]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041bc:	0022      	movs	r2, r4
 80041be:	2301      	movs	r3, #1
  return HAL_OK;
 80041c0:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80041c2:	3246      	adds	r2, #70	; 0x46
 80041c4:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80041c6:	3443      	adds	r4, #67	; 0x43
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80041c8:	3a08      	subs	r2, #8
 80041ca:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80041cc:	7053      	strb	r3, [r2, #1]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80041ce:	7113      	strb	r3, [r2, #4]
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80041d0:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 80041d2:	7033      	strb	r3, [r6, #0]
}
 80041d4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80041d6:	46c0      	nop			; (mov r8, r8)
 80041d8:	ffffbff8 	.word	0xffffbff8
 80041dc:	fffffcfc 	.word	0xfffffcfc
 80041e0:	ffff0303 	.word	0xffff0303

080041e4 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80041e4:	2210      	movs	r2, #16
 80041e6:	6a03      	ldr	r3, [r0, #32]
{
 80041e8:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80041ea:	4393      	bics	r3, r2
 80041ec:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80041ee:	6a05      	ldr	r5, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80041f0:	4c15      	ldr	r4, [pc, #84]	; (8004248 <TIM_OC2_SetConfig+0x64>)
  tmpcr2 =  TIMx->CR2;
 80041f2:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80041f4:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80041f6:	4022      	ands	r2, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80041f8:	680c      	ldr	r4, [r1, #0]
 80041fa:	0224      	lsls	r4, r4, #8
 80041fc:	4314      	orrs	r4, r2
  tmpccer &= ~TIM_CCER_CC2P;
 80041fe:	2220      	movs	r2, #32
 8004200:	4395      	bics	r5, r2
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004202:	688a      	ldr	r2, [r1, #8]
 8004204:	0112      	lsls	r2, r2, #4
 8004206:	432a      	orrs	r2, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004208:	4d10      	ldr	r5, [pc, #64]	; (800424c <TIM_OC2_SetConfig+0x68>)
 800420a:	42a8      	cmp	r0, r5
 800420c:	d10f      	bne.n	800422e <TIM_OC2_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC2NP;
 800420e:	2580      	movs	r5, #128	; 0x80
 8004210:	43aa      	bics	r2, r5
 8004212:	0016      	movs	r6, r2
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004214:	68ca      	ldr	r2, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NE;
 8004216:	3d40      	subs	r5, #64	; 0x40
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004218:	0112      	lsls	r2, r2, #4
 800421a:	4332      	orrs	r2, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 800421c:	43aa      	bics	r2, r5
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800421e:	4d0c      	ldr	r5, [pc, #48]	; (8004250 <TIM_OC2_SetConfig+0x6c>)
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004220:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004222:	401d      	ands	r5, r3
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004224:	698b      	ldr	r3, [r1, #24]
 8004226:	4333      	orrs	r3, r6
 8004228:	009b      	lsls	r3, r3, #2
 800422a:	432b      	orrs	r3, r5
 800422c:	e005      	b.n	800423a <TIM_OC2_SetConfig+0x56>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800422e:	4d09      	ldr	r5, [pc, #36]	; (8004254 <TIM_OC2_SetConfig+0x70>)
 8004230:	42a8      	cmp	r0, r5
 8004232:	d0f4      	beq.n	800421e <TIM_OC2_SetConfig+0x3a>
 8004234:	4d08      	ldr	r5, [pc, #32]	; (8004258 <TIM_OC2_SetConfig+0x74>)
 8004236:	42a8      	cmp	r0, r5
 8004238:	d0f1      	beq.n	800421e <TIM_OC2_SetConfig+0x3a>
  TIMx->CR2 = tmpcr2;
 800423a:	6043      	str	r3, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 800423c:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 800423e:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8004240:	6383      	str	r3, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8004242:	6202      	str	r2, [r0, #32]
}
 8004244:	bd70      	pop	{r4, r5, r6, pc}
 8004246:	46c0      	nop			; (mov r8, r8)
 8004248:	ffff8cff 	.word	0xffff8cff
 800424c:	40012c00 	.word	0x40012c00
 8004250:	fffff3ff 	.word	0xfffff3ff
 8004254:	40014400 	.word	0x40014400
 8004258:	40014800 	.word	0x40014800

0800425c <HAL_TIM_PWM_ConfigChannel>:
{
 800425c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 800425e:	0006      	movs	r6, r0
 8004260:	363c      	adds	r6, #60	; 0x3c
{
 8004262:	0014      	movs	r4, r2
  __HAL_LOCK(htim);
 8004264:	7832      	ldrb	r2, [r6, #0]
{
 8004266:	0003      	movs	r3, r0
 8004268:	000d      	movs	r5, r1
  __HAL_LOCK(htim);
 800426a:	2002      	movs	r0, #2
 800426c:	2a01      	cmp	r2, #1
 800426e:	d00a      	beq.n	8004286 <HAL_TIM_PWM_ConfigChannel+0x2a>
 8004270:	3801      	subs	r0, #1
 8004272:	7030      	strb	r0, [r6, #0]
  switch (Channel)
 8004274:	2c08      	cmp	r4, #8
 8004276:	d041      	beq.n	80042fc <HAL_TIM_PWM_ConfigChannel+0xa0>
 8004278:	d806      	bhi.n	8004288 <HAL_TIM_PWM_ConfigChannel+0x2c>
 800427a:	2c00      	cmp	r4, #0
 800427c:	d019      	beq.n	80042b2 <HAL_TIM_PWM_ConfigChannel+0x56>
 800427e:	2c04      	cmp	r4, #4
 8004280:	d029      	beq.n	80042d6 <HAL_TIM_PWM_ConfigChannel+0x7a>
  __HAL_UNLOCK(htim);
 8004282:	2300      	movs	r3, #0
 8004284:	7033      	strb	r3, [r6, #0]
}
 8004286:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (Channel)
 8004288:	2c0c      	cmp	r4, #12
 800428a:	d1fa      	bne.n	8004282 <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800428c:	681c      	ldr	r4, [r3, #0]
 800428e:	0020      	movs	r0, r4
 8004290:	f7ff feae 	bl	8003ff0 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004294:	2380      	movs	r3, #128	; 0x80
 8004296:	69e2      	ldr	r2, [r4, #28]
 8004298:	011b      	lsls	r3, r3, #4
 800429a:	4313      	orrs	r3, r2
 800429c:	61e3      	str	r3, [r4, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800429e:	69e3      	ldr	r3, [r4, #28]
 80042a0:	4a1e      	ldr	r2, [pc, #120]	; (800431c <HAL_TIM_PWM_ConfigChannel+0xc0>)
 80042a2:	4013      	ands	r3, r2
 80042a4:	61e3      	str	r3, [r4, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80042a6:	692b      	ldr	r3, [r5, #16]
 80042a8:	69e2      	ldr	r2, [r4, #28]
 80042aa:	021b      	lsls	r3, r3, #8
 80042ac:	4313      	orrs	r3, r2
 80042ae:	61e3      	str	r3, [r4, #28]
 80042b0:	e00f      	b.n	80042d2 <HAL_TIM_PWM_ConfigChannel+0x76>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80042b2:	681f      	ldr	r7, [r3, #0]
 80042b4:	0038      	movs	r0, r7
 80042b6:	f7ff fe1f 	bl	8003ef8 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80042ba:	2308      	movs	r3, #8
 80042bc:	69ba      	ldr	r2, [r7, #24]
 80042be:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80042c0:	2204      	movs	r2, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80042c2:	61bb      	str	r3, [r7, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80042c4:	69bb      	ldr	r3, [r7, #24]
 80042c6:	4393      	bics	r3, r2
 80042c8:	61bb      	str	r3, [r7, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80042ca:	69bb      	ldr	r3, [r7, #24]
 80042cc:	692a      	ldr	r2, [r5, #16]
 80042ce:	4313      	orrs	r3, r2
 80042d0:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80042d2:	2000      	movs	r0, #0
      break;
 80042d4:	e7d5      	b.n	8004282 <HAL_TIM_PWM_ConfigChannel+0x26>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80042d6:	681c      	ldr	r4, [r3, #0]
 80042d8:	0020      	movs	r0, r4
 80042da:	f7ff ff83 	bl	80041e4 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80042de:	2380      	movs	r3, #128	; 0x80
 80042e0:	69a2      	ldr	r2, [r4, #24]
 80042e2:	011b      	lsls	r3, r3, #4
 80042e4:	4313      	orrs	r3, r2
 80042e6:	61a3      	str	r3, [r4, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80042e8:	69a3      	ldr	r3, [r4, #24]
 80042ea:	4a0c      	ldr	r2, [pc, #48]	; (800431c <HAL_TIM_PWM_ConfigChannel+0xc0>)
 80042ec:	4013      	ands	r3, r2
 80042ee:	61a3      	str	r3, [r4, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80042f0:	692b      	ldr	r3, [r5, #16]
 80042f2:	69a2      	ldr	r2, [r4, #24]
 80042f4:	021b      	lsls	r3, r3, #8
 80042f6:	4313      	orrs	r3, r2
 80042f8:	61a3      	str	r3, [r4, #24]
      break;
 80042fa:	e7ea      	b.n	80042d2 <HAL_TIM_PWM_ConfigChannel+0x76>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80042fc:	681f      	ldr	r7, [r3, #0]
 80042fe:	0038      	movs	r0, r7
 8004300:	f7ff fe36 	bl	8003f70 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004304:	2204      	movs	r2, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004306:	69fb      	ldr	r3, [r7, #28]
 8004308:	431c      	orrs	r4, r3
 800430a:	61fc      	str	r4, [r7, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800430c:	69fb      	ldr	r3, [r7, #28]
 800430e:	4393      	bics	r3, r2
 8004310:	61fb      	str	r3, [r7, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004312:	69fb      	ldr	r3, [r7, #28]
 8004314:	692a      	ldr	r2, [r5, #16]
 8004316:	4313      	orrs	r3, r2
 8004318:	61fb      	str	r3, [r7, #28]
      break;
 800431a:	e7da      	b.n	80042d2 <HAL_TIM_PWM_ConfigChannel+0x76>
 800431c:	fffffbff 	.word	0xfffffbff

08004320 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004320:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004322:	0004      	movs	r4, r0
 8004324:	2202      	movs	r2, #2
 8004326:	343c      	adds	r4, #60	; 0x3c
 8004328:	7825      	ldrb	r5, [r4, #0]
{
 800432a:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 800432c:	0010      	movs	r0, r2
 800432e:	2d01      	cmp	r5, #1
 8004330:	d01d      	beq.n	800436e <HAL_TIMEx_MasterConfigSynchronization+0x4e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004332:	001d      	movs	r5, r3

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004334:	2670      	movs	r6, #112	; 0x70
  htim->State = HAL_TIM_STATE_BUSY;
 8004336:	353d      	adds	r5, #61	; 0x3d
 8004338:	702a      	strb	r2, [r5, #0]
  tmpcr2 = htim->Instance->CR2;
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 800433e:	689a      	ldr	r2, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8004340:	43b0      	bics	r0, r6
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004342:	680e      	ldr	r6, [r1, #0]
 8004344:	4330      	orrs	r0, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004346:	6058      	str	r0, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004348:	4809      	ldr	r0, [pc, #36]	; (8004370 <HAL_TIMEx_MasterConfigSynchronization+0x50>)
 800434a:	4283      	cmp	r3, r0
 800434c:	d006      	beq.n	800435c <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 800434e:	2080      	movs	r0, #128	; 0x80
 8004350:	05c0      	lsls	r0, r0, #23
 8004352:	4283      	cmp	r3, r0
 8004354:	d002      	beq.n	800435c <HAL_TIMEx_MasterConfigSynchronization+0x3c>
 8004356:	4807      	ldr	r0, [pc, #28]	; (8004374 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
 8004358:	4283      	cmp	r3, r0
 800435a:	d104      	bne.n	8004366 <HAL_TIMEx_MasterConfigSynchronization+0x46>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800435c:	2080      	movs	r0, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800435e:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004360:	4382      	bics	r2, r0
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004362:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004364:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004366:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8004368:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800436a:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 800436c:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 800436e:	bd70      	pop	{r4, r5, r6, pc}
 8004370:	40012c00 	.word	0x40012c00
 8004374:	40000400 	.word	0x40000400

08004378 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004378:	b510      	push	{r4, lr}
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800437a:	0004      	movs	r4, r0
 800437c:	343c      	adds	r4, #60	; 0x3c
 800437e:	7823      	ldrb	r3, [r4, #0]
{
 8004380:	0002      	movs	r2, r0
  __HAL_LOCK(htim);
 8004382:	2002      	movs	r0, #2
 8004384:	2b01      	cmp	r3, #1
 8004386:	d01c      	beq.n	80043c2 <HAL_TIMEx_ConfigBreakDeadTime+0x4a>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004388:	68cb      	ldr	r3, [r1, #12]
 800438a:	480e      	ldr	r0, [pc, #56]	; (80043c4 <HAL_TIMEx_ConfigBreakDeadTime+0x4c>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800438c:	6812      	ldr	r2, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800438e:	4003      	ands	r3, r0
 8004390:	6888      	ldr	r0, [r1, #8]
 8004392:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004394:	480c      	ldr	r0, [pc, #48]	; (80043c8 <HAL_TIMEx_ConfigBreakDeadTime+0x50>)
 8004396:	4003      	ands	r3, r0
 8004398:	6848      	ldr	r0, [r1, #4]
 800439a:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800439c:	480b      	ldr	r0, [pc, #44]	; (80043cc <HAL_TIMEx_ConfigBreakDeadTime+0x54>)
 800439e:	4003      	ands	r3, r0
 80043a0:	6808      	ldr	r0, [r1, #0]
 80043a2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80043a4:	480a      	ldr	r0, [pc, #40]	; (80043d0 <HAL_TIMEx_ConfigBreakDeadTime+0x58>)
 80043a6:	4003      	ands	r3, r0
 80043a8:	6908      	ldr	r0, [r1, #16]
 80043aa:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80043ac:	4809      	ldr	r0, [pc, #36]	; (80043d4 <HAL_TIMEx_ConfigBreakDeadTime+0x5c>)
 80043ae:	4003      	ands	r3, r0
 80043b0:	6948      	ldr	r0, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80043b2:	69c9      	ldr	r1, [r1, #28]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80043b4:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80043b6:	4808      	ldr	r0, [pc, #32]	; (80043d8 <HAL_TIMEx_ConfigBreakDeadTime+0x60>)
 80043b8:	4003      	ands	r3, r0

  __HAL_UNLOCK(htim);
 80043ba:	2000      	movs	r0, #0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80043bc:	430b      	orrs	r3, r1
  htim->Instance->BDTR = tmpbdtr;
 80043be:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(htim);
 80043c0:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 80043c2:	bd10      	pop	{r4, pc}
 80043c4:	fffffcff 	.word	0xfffffcff
 80043c8:	fffffbff 	.word	0xfffffbff
 80043cc:	fffff7ff 	.word	0xfffff7ff
 80043d0:	ffffefff 	.word	0xffffefff
 80043d4:	ffffdfff 	.word	0xffffdfff
 80043d8:	ffffbfff 	.word	0xffffbfff

080043dc <Circle_Limitation>:
  *  @f$v_q = \sqrt(MaxModule^2-v_d^2\ ) @f$

  *
  */
__weak qd_t Circle_Limitation(const CircleLimitation_Handle_t *pHandle, qd_t Vqd)
{
 80043dc:	b20b      	sxth	r3, r1
 80043de:	1409      	asrs	r1, r1, #16
 80043e0:	b5f0      	push	{r4, r5, r6, r7, lr}
    int32_t new_d;

    maxModule = (int32_t)pHandle->MaxModule;

    square_q = ((int32_t)(Vqd.q)) * Vqd.q;
    square_d = ((int32_t)(Vqd.d)) * Vqd.d;
 80043e2:	000e      	movs	r6, r1
    square_q = ((int32_t)(Vqd.q)) * Vqd.q;
 80043e4:	001d      	movs	r5, r3
    maxModule = (int32_t)pHandle->MaxModule;
 80043e6:	8802      	ldrh	r2, [r0, #0]
    square_d = ((int32_t)(Vqd.d)) * Vqd.d;
 80043e8:	434e      	muls	r6, r1
    square_q = ((int32_t)(Vqd.q)) * Vqd.q;
 80043ea:	435d      	muls	r5, r3
    square_limit = maxModule * maxModule;
 80043ec:	4352      	muls	r2, r2
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
    square_sum = square_q + square_d;
 80043ee:	19ad      	adds	r5, r5, r6
    square_d = ((int32_t)(Vqd.d)) * Vqd.d;
 80043f0:	000c      	movs	r4, r1
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
 80043f2:	8840      	ldrh	r0, [r0, #2]
{
 80043f4:	b085      	sub	sp, #20

    if (square_sum > square_limit)
 80043f6:	42aa      	cmp	r2, r5
 80043f8:	da11      	bge.n	800441e <Circle_Limitation+0x42>
    vd_square_limit = ((int32_t)pHandle->MaxVd) * ((int32_t)pHandle->MaxVd);
 80043fa:	0007      	movs	r7, r0
 80043fc:	4347      	muls	r7, r0
    {
      if (square_d <= vd_square_limit)
 80043fe:	4d0f      	ldr	r5, [pc, #60]	; (800443c <Circle_Limitation+0x60>)
 8004400:	42be      	cmp	r6, r7
 8004402:	dc11      	bgt.n	8004428 <Circle_Limitation+0x4c>
      {
#if defined CIRCLE_LIMITATION_SQRT_M0
        square_temp = (square_limit - square_d) / 1048576;
 8004404:	1b96      	subs	r6, r2, r6
 8004406:	17f2      	asrs	r2, r6, #31
 8004408:	0312      	lsls	r2, r2, #12
 800440a:	0b12      	lsrs	r2, r2, #12
 800440c:	1992      	adds	r2, r2, r6
        else
        {
          /* Nothing to do */
        }
#if defined CIRCLE_LIMITATION_SQRT_M0
        square_temp = (square_limit - vd_square_limit) / 1048576;
 800440e:	1512      	asrs	r2, r2, #20
        new_q = SqrtTable[square_temp];
 8004410:	0052      	lsls	r2, r2, #1
 8004412:	5aaa      	ldrh	r2, [r5, r2]
#else
        square_temp = square_limit - vd_square_limit;
        new_q = MCM_Sqrt(square_temp);
#endif
        if (Vqd.q < 0)
 8004414:	2b00      	cmp	r3, #0
 8004416:	da00      	bge.n	800441a <Circle_Limitation+0x3e>
        {
          new_q = - new_q;
 8004418:	4252      	negs	r2, r2
        else
        {
          /* Nothing to do */
        }
      }
      local_vqd.q = (int16_t)new_q;
 800441a:	b213      	sxth	r3, r2
      local_vqd.d = (int16_t)new_d;
 800441c:	b221      	sxth	r1, r4
    }
#ifdef NULL_PTR_CHECK_CRC_LIM
  }
#endif
  return (local_vqd);
 800441e:	0409      	lsls	r1, r1, #16
 8004420:	b298      	uxth	r0, r3
 8004422:	4308      	orrs	r0, r1
}
 8004424:	b005      	add	sp, #20
 8004426:	bdf0      	pop	{r4, r5, r6, r7, pc}
        new_d = (int32_t)pHandle->MaxVd;
 8004428:	0004      	movs	r4, r0
        if (Vqd.d < 0)
 800442a:	2900      	cmp	r1, #0
 800442c:	da00      	bge.n	8004430 <Circle_Limitation+0x54>
          new_d = -new_d;
 800442e:	4244      	negs	r4, r0
        square_temp = (square_limit - vd_square_limit) / 1048576;
 8004430:	1bd7      	subs	r7, r2, r7
 8004432:	17fa      	asrs	r2, r7, #31
 8004434:	0312      	lsls	r2, r2, #12
 8004436:	0b12      	lsrs	r2, r2, #12
 8004438:	19d2      	adds	r2, r2, r7
 800443a:	e7e8      	b.n	800440e <Circle_Limitation+0x32>
 800443c:	080050a8 	.word	0x080050a8

08004440 <EAC_Init>:
  else
  {
#endif
    pHandle->pSTC = pSTC;
    pHandle->pVSS = pVSS;
    pHandle->pENC = pENC;
 8004440:	6083      	str	r3, [r0, #8]
    pHandle->EncAligned = false;
 8004442:	2300      	movs	r3, #0
    pHandle->pSTC = pSTC;
 8004444:	6001      	str	r1, [r0, #0]
    pHandle->pVSS = pVSS;
 8004446:	6042      	str	r2, [r0, #4]
    pHandle->EncAligned = false;
 8004448:	81c3      	strh	r3, [r0, #14]
    pHandle->EncRestart = false;
#ifdef NULL_PTR_CHECK_ENC_ALI_CTRL
  }
#endif
}
 800444a:	4770      	bx	lr

0800444c <EAC_StartAlignment>:
  {
#endif
    uint32_t wAux;

    /* Set pVSS mechanical speed to zero */
    VSS_SetMecAcceleration(pHandle->pVSS, 0, 0U);
 800444c:	2200      	movs	r2, #0
{
 800444e:	b510      	push	{r4, lr}
 8004450:	0004      	movs	r4, r0
    VSS_SetMecAcceleration(pHandle->pVSS, 0, 0U);
 8004452:	0011      	movs	r1, r2
 8004454:	6840      	ldr	r0, [r0, #4]
 8004456:	f000 fc07 	bl	8004c68 <VSS_SetMecAcceleration>

    /* Set pVSS mechanical angle */
    VSS_SetMecAngle(pHandle->pVSS, pHandle->hElAngle);
 800445a:	2314      	movs	r3, #20
 800445c:	5ee1      	ldrsh	r1, [r4, r3]
 800445e:	6860      	ldr	r0, [r4, #4]
 8004460:	f000 fbf7 	bl	8004c52 <VSS_SetMecAngle>

    /* Set pSTC in MCM_TORQUE_MODE */
    STC_SetControlMode(pHandle->pSTC, MCM_TORQUE_MODE);
 8004464:	6820      	ldr	r0, [r4, #0]
 8004466:	2104      	movs	r1, #4
 8004468:	f000 fb66 	bl	8004b38 <STC_SetControlMode>

    /* Set starting torque to Zero */
    (void)STC_ExecRamp(pHandle->pSTC, 0, 0U);
 800446c:	2200      	movs	r2, #0
 800446e:	6820      	ldr	r0, [r4, #0]
 8004470:	0011      	movs	r1, r2
 8004472:	f000 fb65 	bl	8004b40 <STC_ExecRamp>

    /* Execute the torque ramp */
    (void)STC_ExecRamp(pHandle->pSTC, pHandle->hFinalTorque, (uint32_t)pHandle->hDurationms);
 8004476:	2312      	movs	r3, #18
 8004478:	5ee1      	ldrsh	r1, [r4, r3]
 800447a:	8ae2      	ldrh	r2, [r4, #22]
 800447c:	6820      	ldr	r0, [r4, #0]
 800447e:	f000 fb5f 	bl	8004b40 <STC_ExecRamp>
    /* Compute hRemainingTicks, the number of thick of alignment phase */
    wAux = ((uint32_t)pHandle->hDurationms) * ((uint32_t)pHandle->hEACFrequencyHz);
    wAux /= 1000U;
 8004482:	21fa      	movs	r1, #250	; 0xfa
    wAux = ((uint32_t)pHandle->hDurationms) * ((uint32_t)pHandle->hEACFrequencyHz);
 8004484:	8ae3      	ldrh	r3, [r4, #22]
 8004486:	8a20      	ldrh	r0, [r4, #16]
    wAux /= 1000U;
 8004488:	0089      	lsls	r1, r1, #2
    wAux = ((uint32_t)pHandle->hDurationms) * ((uint32_t)pHandle->hEACFrequencyHz);
 800448a:	4358      	muls	r0, r3
    wAux /= 1000U;
 800448c:	f7fb fe2a 	bl	80000e4 <__udivsi3>
    pHandle->hRemainingTicks = (uint16_t)wAux;
    pHandle->hRemainingTicks++;
 8004490:	3001      	adds	r0, #1
 8004492:	81a0      	strh	r0, [r4, #12]
#ifdef NULL_PTR_CHECK_ENC_ALI_CTRL
  }
#endif
}
 8004494:	bd10      	pop	{r4, pc}

08004496 <EAC_Exec>:
  * @param  pHandle: handler of the current instance of the EncAlignCtrl component.
  * @retval bool It returns true when the programmed alignment has been
  *         completed.
  */
__weak bool EAC_Exec(EncAlign_Handle_t *pHandle)
{
 8004496:	b510      	push	{r4, lr}
    retVal = false;
  }
  else
  {
#endif
    if (pHandle->hRemainingTicks > 0U)
 8004498:	8983      	ldrh	r3, [r0, #12]
{
 800449a:	0004      	movs	r4, r0
  bool retVal = true;
 800449c:	2001      	movs	r0, #1
    if (pHandle->hRemainingTicks > 0U)
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d010      	beq.n	80044c4 <EAC_Exec+0x2e>
        pHandle->EncAligned = true;
        retVal = true;
      }
      else
      {
        retVal = false;
 80044a2:	2000      	movs	r0, #0
      pHandle->hRemainingTicks--;
 80044a4:	3b01      	subs	r3, #1
 80044a6:	b29b      	uxth	r3, r3
 80044a8:	81a3      	strh	r3, [r4, #12]
      if (0U == pHandle->hRemainingTicks)
 80044aa:	4283      	cmp	r3, r0
 80044ac:	d10a      	bne.n	80044c4 <EAC_Exec+0x2e>
        ENC_SetMecAngle(pHandle->pENC, pHandle->hElAngle / ((int16_t)pHandle->bElToMecRatio));
 80044ae:	7e21      	ldrb	r1, [r4, #24]
 80044b0:	2314      	movs	r3, #20
 80044b2:	5ee0      	ldrsh	r0, [r4, r3]
 80044b4:	f7fb fea0 	bl	80001f8 <__divsi3>
 80044b8:	b201      	sxth	r1, r0
 80044ba:	68a0      	ldr	r0, [r4, #8]
 80044bc:	f000 f8ea 	bl	8004694 <ENC_SetMecAngle>
        pHandle->EncAligned = true;
 80044c0:	2001      	movs	r0, #1
 80044c2:	73a0      	strb	r0, [r4, #14]
#ifdef NULL_PTR_CHECK_ENC_ALI_CTRL
  }
#endif

  return (retVal);
}
 80044c4:	bd10      	pop	{r4, pc}

080044c6 <EAC_IsAligned>:
__weak bool EAC_IsAligned(EncAlign_Handle_t *pHandle) //cstat !MISRAC2012-Rule-8.13
{
#ifdef NULL_PTR_CHECK_ENC_ALI_CTRL
  return ((NULL == pHandle) ? false : pHandle->EncAligned);
#else
  return (pHandle->EncAligned);
 80044c6:	7b80      	ldrb	r0, [r0, #14]
#endif
}
 80044c8:	4770      	bx	lr

080044ca <EAC_SetRestartState>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->EncRestart = restart;
 80044ca:	73c1      	strb	r1, [r0, #15]
#ifdef NULL_PTR_CHECK_ENC_ALI_CTRL
  }
#endif
}
 80044cc:	4770      	bx	lr
	...

080044d0 <ENC_Init>:
            required for the speed position sensor management using ENCODER
            sensors.
  * @param  pHandle: handler of the current instance of the encoder component
  */
__weak void ENC_Init(ENCODER_Handle_t *pHandle)
{
 80044d0:	b570      	push	{r4, r5, r6, lr}
#endif
    /* Reset counter */
    LL_TIM_SetCounter(TIMx, 0);

    /*Calculations of convenience*/
    pHandle->U32MAXdivPulseNumber = UINT32_MAX / ((uint32_t) pHandle->PulseNumber);
 80044d2:	0003      	movs	r3, r0
  WRITE_REG(TIMx->CNT, Counter);
 80044d4:	2600      	movs	r6, #0
    TIM_TypeDef *TIMx = pHandle->TIMx;
 80044d6:	6a05      	ldr	r5, [r0, #32]
{
 80044d8:	0004      	movs	r4, r0
    pHandle->U32MAXdivPulseNumber = UINT32_MAX / ((uint32_t) pHandle->PulseNumber);
 80044da:	2001      	movs	r0, #1
 80044dc:	626e      	str	r6, [r5, #36]	; 0x24
 80044de:	336e      	adds	r3, #110	; 0x6e
 80044e0:	8819      	ldrh	r1, [r3, #0]
 80044e2:	4240      	negs	r0, r0
 80044e4:	f7fb fdfe 	bl	80000e4 <__udivsi3>
    pHandle->SpeedSamplingFreqUnit = ((uint32_t)pHandle->SpeedSamplingFreqHz * (uint32_t)SPEED_UNIT);
 80044e8:	0023      	movs	r3, r4
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 80044ea:	21f0      	movs	r1, #240	; 0xf0
    pHandle->U32MAXdivPulseNumber = UINT32_MAX / ((uint32_t) pHandle->PulseNumber);
 80044ec:	66a0      	str	r0, [r4, #104]	; 0x68
    pHandle->SpeedSamplingFreqUnit = ((uint32_t)pHandle->SpeedSamplingFreqHz * (uint32_t)SPEED_UNIT);
 80044ee:	336c      	adds	r3, #108	; 0x6c
 80044f0:	881b      	ldrh	r3, [r3, #0]
    /* Erase speed buffer */
    bufferSize = pHandle->SpeedBufferSize;

    for (index = 0U; index < bufferSize; index++)
    {
      pHandle->DeltaCapturesBuffer[index] = 0;
 80044f2:	0020      	movs	r0, r4
    pHandle->SpeedSamplingFreqUnit = ((uint32_t)pHandle->SpeedSamplingFreqHz * (uint32_t)SPEED_UNIT);
 80044f4:	011b      	lsls	r3, r3, #4
 80044f6:	6263      	str	r3, [r4, #36]	; 0x24
 80044f8:	69aa      	ldr	r2, [r5, #24]
 80044fa:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 80044fc:	438a      	bics	r2, r1
 80044fe:	0c1b      	lsrs	r3, r3, #16
 8004500:	4313      	orrs	r3, r2
 8004502:	61ab      	str	r3, [r5, #24]
 8004504:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8004506:	69aa      	ldr	r2, [r5, #24]
 8004508:	490c      	ldr	r1, [pc, #48]	; (800453c <ENC_Init+0x6c>)
 800450a:	0c1b      	lsrs	r3, r3, #16
 800450c:	400a      	ands	r2, r1
 800450e:	021b      	lsls	r3, r3, #8
 8004510:	4313      	orrs	r3, r2
 8004512:	61ab      	str	r3, [r5, #24]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8004514:	2302      	movs	r3, #2
 8004516:	425b      	negs	r3, r3
 8004518:	612b      	str	r3, [r5, #16]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800451a:	68ea      	ldr	r2, [r5, #12]
 800451c:	3303      	adds	r3, #3
 800451e:	431a      	orrs	r2, r3
 8004520:	60ea      	str	r2, [r5, #12]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8004522:	682a      	ldr	r2, [r5, #0]
      pHandle->DeltaCapturesBuffer[index] = 0;
 8004524:	0031      	movs	r1, r6
 8004526:	4313      	orrs	r3, r2
 8004528:	602b      	str	r3, [r5, #0]
    bufferSize = pHandle->SpeedBufferSize;
 800452a:	0023      	movs	r3, r4
 800452c:	3374      	adds	r3, #116	; 0x74
      pHandle->DeltaCapturesBuffer[index] = 0;
 800452e:	781a      	ldrb	r2, [r3, #0]
 8004530:	3028      	adds	r0, #40	; 0x28
 8004532:	0092      	lsls	r2, r2, #2
 8004534:	f000 fbd6 	bl	8004ce4 <memset>
    }
#ifdef NULL_PTR_CHECK_ENC_SPD_POS_FDB
  }
#endif
}
 8004538:	bd70      	pop	{r4, r5, r6, pc}
 800453a:	46c0      	nop			; (mov r8, r8)
 800453c:	ffff0fff 	.word	0xffff0fff

08004540 <ENC_Clear>:
  else
  {
#endif
    uint8_t index;

    for (index = 0u; index < pHandle->SpeedBufferSize; index++)
 8004540:	0003      	movs	r3, r0
{
 8004542:	b510      	push	{r4, lr}
    for (index = 0u; index < pHandle->SpeedBufferSize; index++)
 8004544:	3374      	adds	r3, #116	; 0x74
    {
      pHandle->DeltaCapturesBuffer[index] = 0;
 8004546:	781a      	ldrb	r2, [r3, #0]
{
 8004548:	0004      	movs	r4, r0
      pHandle->DeltaCapturesBuffer[index] = 0;
 800454a:	2100      	movs	r1, #0
 800454c:	0092      	lsls	r2, r2, #2
 800454e:	3028      	adds	r0, #40	; 0x28
 8004550:	f000 fbc8 	bl	8004ce4 <memset>
    }
    pHandle->SensorIsReliable = true;
 8004554:	2301      	movs	r3, #1
 8004556:	3475      	adds	r4, #117	; 0x75
 8004558:	7023      	strb	r3, [r4, #0]
#ifdef NULL_PTR_CHECK_ENC_SPD_POS_FDB
  }
#endif
}
 800455a:	bd10      	pop	{r4, pc}

0800455c <ENC_CalcAngle>:
  *         of the instantaneous value of the timer counter.
  * @param  pHandle: handler of the current instance of the encoder component
  * @retval Measured electrical angle in [s16degree](measurement_units.md) format.
  */
__weak int16_t ENC_CalcAngle(ENCODER_Handle_t *pHandle)
{
 800455c:	0002      	movs	r2, r0
    int16_t mecAngle; /* s16degree format */
    uint32_t uwtemp1;
    int32_t wtemp1;
    /* PR 52926 We need to keep only the 16 LSB, bit 31 could be at 1
     if the overflow occurs just after the entry in the High frequency task */
    uwtemp1 = (LL_TIM_GetCounter(pHandle->TIMx) & 0xffffU) * (pHandle->U32MAXdivPulseNumber);
 800455e:	6a03      	ldr	r3, [r0, #32]
  return (uint32_t)(READ_REG(TIMx->CNT));
 8004560:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004562:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8004564:	b289      	uxth	r1, r1
 8004566:	434b      	muls	r3, r1
    wtemp1 = (int32_t)uwtemp1 / 65536;
#endif
    /* Computes and stores the rotor mechanical angle */
    mecAngle = (int16_t)wtemp1;

    int16_t hMecAnglePrev = pHandle->_Super.hMecAngle;
 8004568:	2006      	movs	r0, #6
 800456a:	5e11      	ldrsh	r1, [r2, r0]
    wtemp1 = (int32_t)uwtemp1 >> 16U;  //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 800456c:	141b      	asrs	r3, r3, #16

    pHandle->_Super.hMecAngle = mecAngle;

    /* Computes and stores the rotor electrical angle */
    elAngle = mecAngle * (int16_t)(pHandle->_Super.bElToMecRatio);
 800456e:	7850      	ldrb	r0, [r2, #1]
    pHandle->_Super.hMecAngle = mecAngle;
 8004570:	80d3      	strh	r3, [r2, #6]
    elAngle = mecAngle * (int16_t)(pHandle->_Super.bElToMecRatio);
 8004572:	b29b      	uxth	r3, r3
 8004574:	4358      	muls	r0, r3

    pHandle->_Super.hElAngle = elAngle;

    int16_t hMecSpeedDpp = mecAngle - hMecAnglePrev;
 8004576:	1a5b      	subs	r3, r3, r1
    pHandle->_Super.wMecAngle += ((int32_t)hMecSpeedDpp);
 8004578:	6891      	ldr	r1, [r2, #8]
 800457a:	b21b      	sxth	r3, r3
    elAngle = mecAngle * (int16_t)(pHandle->_Super.bElToMecRatio);
 800457c:	b200      	sxth	r0, r0
    pHandle->_Super.wMecAngle += ((int32_t)hMecSpeedDpp);
 800457e:	18cb      	adds	r3, r1, r3
    pHandle->_Super.hElAngle = elAngle;
 8004580:	8090      	strh	r0, [r2, #4]
    pHandle->_Super.wMecAngle += ((int32_t)hMecSpeedDpp);
 8004582:	6093      	str	r3, [r2, #8]
#ifdef NULL_PTR_CHECK_ENC_SPD_POS_FDB
  }
#endif
  /*Returns rotor electrical angle*/
  return (elAngle);
}
 8004584:	4770      	bx	lr
	...

08004588 <ENC_CalcAvrgMecSpeedUnit>:
    uint32_t OverflowCntSample;
    uint32_t CntCapture;
    uint32_t directionSample;
    int32_t wOverallAngleVariation = 0;
    TIM_TypeDef *TIMx = pHandle->TIMx;
    uint8_t bBufferSize = pHandle->SpeedBufferSize;
 8004588:	0002      	movs	r2, r0
{
 800458a:	b5f0      	push	{r4, r5, r6, r7, lr}
    TIM_TypeDef *TIMx = pHandle->TIMx;
 800458c:	6a03      	ldr	r3, [r0, #32]
{
 800458e:	0004      	movs	r4, r0
    /* disable Interrupt generation */
    LL_TIM_DisableIT_UPDATE(TIMx);
#endif
    CntCapture = LL_TIM_GetCounter(TIMx);
    OverflowCntSample = pHandle->TimerOverflowNb;
    pHandle->TimerOverflowNb = 0;
 8004590:	2000      	movs	r0, #0
{
 8004592:	b085      	sub	sp, #20
 8004594:	9101      	str	r1, [sp, #4]
    uint8_t bBufferSize = pHandle->SpeedBufferSize;
 8004596:	3274      	adds	r2, #116	; 0x74
 8004598:	7817      	ldrb	r7, [r2, #0]
    OverflowCntSample = pHandle->TimerOverflowNb;
 800459a:	3a04      	subs	r2, #4
 800459c:	6a5d      	ldr	r5, [r3, #36]	; 0x24
 800459e:	8811      	ldrh	r1, [r2, #0]
    pHandle->TimerOverflowNb = 0;
 80045a0:	8010      	strh	r0, [r2, #0]
  return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
 80045a2:	2210      	movs	r2, #16
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	4013      	ands	r3, r2

    /* If UIFCPY is not present, OverflowCntSample can not be used safely for
    speed computation, but we still use it to check that we do not exceed one overflow
    (sample frequency not less than mechanical motor speed */

    if ((OverflowCntSample + OFbit) > ENC_MAX_OVERFLOW_NB)
 80045a8:	2901      	cmp	r1, #1
 80045aa:	d903      	bls.n	80045b4 <ENC_CalcAvrgMecSpeedUnit+0x2c>
    {
      pHandle->TimerOverflowError = true;
 80045ac:	0022      	movs	r2, r4
 80045ae:	2101      	movs	r1, #1
 80045b0:	327d      	adds	r2, #125	; 0x7d
 80045b2:	7011      	strb	r1, [r2, #0]
    if (LL_TIM_COUNTERDIRECTION_DOWN == directionSample)
    {
      /* Encoder timer down-counting */
      /* If UIFCPY not present Overflow counter can not be safely used -> limitation to 1 OF */
#ifndef TIM_CNT_UIFCPY
      OverflowCntSample = (CntCapture > pHandle->PreviousCapture) ? 1 : 0;
 80045b4:	0022      	movs	r2, r4
 80045b6:	3272      	adds	r2, #114	; 0x72
 80045b8:	9202      	str	r2, [sp, #8]
 80045ba:	8810      	ldrh	r0, [r2, #0]
#endif
      pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] =
        ((int32_t)CntCapture) - ((int32_t)pHandle->PreviousCapture)
        - ((((int32_t)OverflowCntSample) + (int32_t)OFbit) * ((int32_t)pHandle->PulseNumber));
 80045bc:	3a04      	subs	r2, #4
 80045be:	9203      	str	r2, [sp, #12]
 80045c0:	8811      	ldrh	r1, [r2, #0]
        ((int32_t)CntCapture) - ((int32_t)pHandle->PreviousCapture)
 80045c2:	1a2e      	subs	r6, r5, r0
 80045c4:	320e      	adds	r2, #14
    if (LL_TIM_COUNTERDIRECTION_DOWN == directionSample)
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d04e      	beq.n	8004668 <ENC_CalcAvrgMecSpeedUnit+0xe0>
      pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] =
 80045ca:	7813      	ldrb	r3, [r2, #0]
        - ((((int32_t)OverflowCntSample) + (int32_t)OFbit) * ((int32_t)pHandle->PulseNumber));
 80045cc:	2200      	movs	r2, #0
      pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] =
 80045ce:	330a      	adds	r3, #10
 80045d0:	009b      	lsls	r3, r3, #2
        - ((((int32_t)OverflowCntSample) + (int32_t)OFbit) * ((int32_t)pHandle->PulseNumber));
 80045d2:	4285      	cmp	r5, r0
 80045d4:	d900      	bls.n	80045d8 <ENC_CalcAvrgMecSpeedUnit+0x50>
 80045d6:	000a      	movs	r2, r1
 80045d8:	1ab2      	subs	r2, r6, r2
      pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] =
 80045da:	511a      	str	r2, [r3, r4]
        + ((((int32_t)OverflowCntSample) + (int32_t)OFbit) * ((int32_t)pHandle->PulseNumber));
    }


    /* Computes & returns average mechanical speed */
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80045dc:	0023      	movs	r3, r4
    int32_t wOverallAngleVariation = 0;
 80045de:	2200      	movs	r2, #0
 80045e0:	00b8      	lsls	r0, r7, #2
 80045e2:	1900      	adds	r0, r0, r4
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 80045e4:	4283      	cmp	r3, r0
 80045e6:	d148      	bne.n	800467a <ENC_CalcAvrgMecSpeedUnit+0xf2>
    {
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
    }
    wtemp1 = wOverallAngleVariation * ((int32_t)pHandle->SpeedSamplingFreqUnit);
    wtemp2 = ((int32_t)pHandle->PulseNumber) * ((int32_t)pHandle->SpeedBufferSize);
 80045e8:	4379      	muls	r1, r7
    wtemp1 = wOverallAngleVariation * ((int32_t)pHandle->SpeedSamplingFreqUnit);
 80045ea:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80045ec:	4350      	muls	r0, r2
    wtemp1 = ((0 == wtemp2) ? wtemp1 : (wtemp1 / wtemp2));
 80045ee:	2900      	cmp	r1, #0
 80045f0:	d001      	beq.n	80045f6 <ENC_CalcAvrgMecSpeedUnit+0x6e>
 80045f2:	f7fb fe01 	bl	80001f8 <__divsi3>

    *pMecSpeedUnit = (int16_t)wtemp1;
 80045f6:	9a01      	ldr	r2, [sp, #4]
 80045f8:	b203      	sxth	r3, r0

    /* Stores average mechanical speed */
    pHandle->_Super.hAvrMecSpeedUnit = (int16_t)wtemp1;

    /* Computes & stores the instantaneous electrical speed [dpp], var wtemp1 */
    wtemp1 = pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] * ((int32_t)pHandle->SpeedSamplingFreqHz)
 80045fa:	0026      	movs	r6, r4
    *pMecSpeedUnit = (int16_t)wtemp1;
 80045fc:	8013      	strh	r3, [r2, #0]
    pHandle->_Super.hMecAccelUnitP = (int16_t)(wtemp1 - pHandle->_Super.hAvrMecSpeedUnit);
 80045fe:	89a2      	ldrh	r2, [r4, #12]
    wtemp1 = pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] * ((int32_t)pHandle->SpeedSamplingFreqHz)
 8004600:	367c      	adds	r6, #124	; 0x7c
    pHandle->_Super.hMecAccelUnitP = (int16_t)(wtemp1 - pHandle->_Super.hAvrMecSpeedUnit);
 8004602:	1a80      	subs	r0, r0, r2
    wtemp1 = pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] * ((int32_t)pHandle->SpeedSamplingFreqHz)
 8004604:	0022      	movs	r2, r4
    pHandle->_Super.hMecAccelUnitP = (int16_t)(wtemp1 - pHandle->_Super.hAvrMecSpeedUnit);
 8004606:	8260      	strh	r0, [r4, #18]
    pHandle->_Super.hAvrMecSpeedUnit = (int16_t)wtemp1;
 8004608:	81a3      	strh	r3, [r4, #12]
    wtemp1 = pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] * ((int32_t)pHandle->SpeedSamplingFreqHz)
 800460a:	7833      	ldrb	r3, [r6, #0]
 800460c:	326c      	adds	r2, #108	; 0x6c
 800460e:	330a      	adds	r3, #10
 8004610:	009b      	lsls	r3, r3, #2
 8004612:	8812      	ldrh	r2, [r2, #0]
 8004614:	591b      	ldr	r3, [r3, r4]
             * ((int32_t)pHandle->_Super.bElToMecRatio);
 8004616:	7860      	ldrb	r0, [r4, #1]
    wtemp1 = pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] * ((int32_t)pHandle->SpeedSamplingFreqHz)
 8004618:	4353      	muls	r3, r2
 800461a:	4358      	muls	r0, r3
    wtemp1 /= ((int32_t)pHandle->PulseNumber);
 800461c:	9b03      	ldr	r3, [sp, #12]
 800461e:	8819      	ldrh	r1, [r3, #0]
 8004620:	f7fb fdea 	bl	80001f8 <__divsi3>
    wtemp1 *= ((int32_t)pHandle->_Super.DPPConvFactor);
 8004624:	69e3      	ldr	r3, [r4, #28]
    wtemp1 /= ((int32_t)pHandle->_Super.hMeasurementFrequency);
 8004626:	8b61      	ldrh	r1, [r4, #26]
    wtemp1 *= ((int32_t)pHandle->_Super.DPPConvFactor);
 8004628:	4358      	muls	r0, r3
    wtemp1 /= ((int32_t)pHandle->_Super.hMeasurementFrequency);
 800462a:	f7fb fde5 	bl	80001f8 <__divsi3>

    pHandle->_Super.hElSpeedDpp = (int16_t)wtemp1;

    /* Last captured value update */
    pHandle->PreviousCapture = (CntCapture >= (uint32_t)65535) ? 65535U : (uint16_t)CntCapture;
 800462e:	4b17      	ldr	r3, [pc, #92]	; (800468c <ENC_CalcAvrgMecSpeedUnit+0x104>)
    pHandle->_Super.hElSpeedDpp = (int16_t)wtemp1;
 8004630:	81e0      	strh	r0, [r4, #14]
    pHandle->PreviousCapture = (CntCapture >= (uint32_t)65535) ? 65535U : (uint16_t)CntCapture;
 8004632:	429d      	cmp	r5, r3
 8004634:	d900      	bls.n	8004638 <ENC_CalcAvrgMecSpeedUnit+0xb0>
 8004636:	4d16      	ldr	r5, [pc, #88]	; (8004690 <ENC_CalcAvrgMecSpeedUnit+0x108>)
 8004638:	9b02      	ldr	r3, [sp, #8]
 800463a:	801d      	strh	r5, [r3, #0]
    /*Buffer index update*/
    pHandle->DeltaCapturesIndex++;
 800463c:	7833      	ldrb	r3, [r6, #0]
 800463e:	3301      	adds	r3, #1
 8004640:	b2db      	uxtb	r3, r3
 8004642:	7033      	strb	r3, [r6, #0]

    if (pHandle->DeltaCapturesIndex >= pHandle->SpeedBufferSize)
 8004644:	7833      	ldrb	r3, [r6, #0]
 8004646:	42bb      	cmp	r3, r7
 8004648:	d301      	bcc.n	800464e <ENC_CalcAvrgMecSpeedUnit+0xc6>
    {
      pHandle->DeltaCapturesIndex = 0U;
 800464a:	2300      	movs	r3, #0
 800464c:	7033      	strb	r3, [r6, #0]
    {
      /* Nothing to do */
    }

    /* Checks the reliability status, then stores and returns it */
    if (pHandle->TimerOverflowError)
 800464e:	0023      	movs	r3, r4
 8004650:	337d      	adds	r3, #125	; 0x7d
 8004652:	781b      	ldrb	r3, [r3, #0]
 8004654:	2b00      	cmp	r3, #0
 8004656:	d014      	beq.n	8004682 <ENC_CalcAvrgMecSpeedUnit+0xfa>
    {
      bReliability = false;
      pHandle->SensorIsReliable = false;
 8004658:	0023      	movs	r3, r4
 800465a:	2000      	movs	r0, #0
 800465c:	3375      	adds	r3, #117	; 0x75
 800465e:	7018      	strb	r0, [r3, #0]
      pHandle->_Super.bSpeedErrorNumber = pHandle->_Super.bMaximumSpeedErrorsNumber;
 8004660:	78e3      	ldrb	r3, [r4, #3]
 8004662:	7023      	strb	r3, [r4, #0]
    }
#ifdef NULL_PTR_CHECK_ENC_SPD_POS_FDB
  }
#endif
  return (bReliability);
}
 8004664:	b005      	add	sp, #20
 8004666:	bdf0      	pop	{r4, r5, r6, r7, pc}
      pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] =
 8004668:	7812      	ldrb	r2, [r2, #0]
 800466a:	320a      	adds	r2, #10
 800466c:	0092      	lsls	r2, r2, #2
        + ((((int32_t)OverflowCntSample) + (int32_t)OFbit) * ((int32_t)pHandle->PulseNumber));
 800466e:	4285      	cmp	r5, r0
 8004670:	d200      	bcs.n	8004674 <ENC_CalcAvrgMecSpeedUnit+0xec>
 8004672:	000b      	movs	r3, r1
 8004674:	199b      	adds	r3, r3, r6
      pHandle->DeltaCapturesBuffer[pHandle->DeltaCapturesIndex] =
 8004676:	5113      	str	r3, [r2, r4]
 8004678:	e7b0      	b.n	80045dc <ENC_CalcAvrgMecSpeedUnit+0x54>
      wOverallAngleVariation += pHandle->DeltaCapturesBuffer[bBufferIndex];
 800467a:	6a9e      	ldr	r6, [r3, #40]	; 0x28
 800467c:	3304      	adds	r3, #4
 800467e:	1992      	adds	r2, r2, r6
    for (bBufferIndex = 0U; bBufferIndex < bBufferSize; bBufferIndex++)
 8004680:	e7b0      	b.n	80045e4 <ENC_CalcAvrgMecSpeedUnit+0x5c>
      bReliability = SPD_IsMecSpeedReliable(&pHandle->_Super, pMecSpeedUnit);
 8004682:	0020      	movs	r0, r4
 8004684:	9901      	ldr	r1, [sp, #4]
 8004686:	f000 fa08 	bl	8004a9a <SPD_IsMecSpeedReliable>
 800468a:	e7eb      	b.n	8004664 <ENC_CalcAvrgMecSpeedUnit+0xdc>
 800468c:	0000fffe 	.word	0x0000fffe
 8004690:	0000ffff 	.word	0x0000ffff

08004694 <ENC_SetMecAngle>:
  *         As a consequence, timer counter is computed and updated.
  * @param  pHandle: handler of the current instance of the encoder component
  * @param  hMecAngle new value of rotor mechanical angle in [s16degree](measurement_units.md) format.
  */
__weak void ENC_SetMecAngle(ENCODER_Handle_t *pHandle, int16_t hMecAngle)
{
 8004694:	0003      	movs	r3, r0
 8004696:	b510      	push	{r4, lr}

    uint16_t hAngleCounts;
    uint16_t hMecAngleuint;
    int16_t localhMecAngle = hMecAngle;

    pHandle->_Super.hMecAngle = localhMecAngle;
 8004698:	80c1      	strh	r1, [r0, #6]
    pHandle->_Super.hElAngle = localhMecAngle * (int16_t)pHandle->_Super.bElToMecRatio;
 800469a:	785a      	ldrb	r2, [r3, #1]
    TIM_TypeDef *TIMx = pHandle->TIMx;
 800469c:	6a04      	ldr	r4, [r0, #32]
    pHandle->_Super.hElAngle = localhMecAngle * (int16_t)pHandle->_Super.bElToMecRatio;
 800469e:	b288      	uxth	r0, r1
 80046a0:	4342      	muls	r2, r0
 80046a2:	809a      	strh	r2, [r3, #4]
    if (localhMecAngle < 0)
 80046a4:	2900      	cmp	r1, #0
 80046a6:	da01      	bge.n	80046ac <ENC_SetMecAngle+0x18>
    {
      localhMecAngle *= -1;
      hMecAngleuint = ((uint16_t)65535 - ((uint16_t)localhMecAngle));
 80046a8:	3801      	subs	r0, #1
 80046aa:	b280      	uxth	r0, r0
    else
    {
      hMecAngleuint = (uint16_t)localhMecAngle;
    }

    hAngleCounts = (uint16_t)((((uint32_t)hMecAngleuint) * ((uint32_t)pHandle->PulseNumber)) / 65535U);
 80046ac:	336e      	adds	r3, #110	; 0x6e
 80046ae:	881b      	ldrh	r3, [r3, #0]
 80046b0:	4902      	ldr	r1, [pc, #8]	; (80046bc <ENC_SetMecAngle+0x28>)
 80046b2:	4358      	muls	r0, r3
 80046b4:	f7fb fd16 	bl	80000e4 <__udivsi3>

    TIMx->CNT = (uint16_t)hAngleCounts;
 80046b8:	6260      	str	r0, [r4, #36]	; 0x24
#ifdef NULL_PTR_CHECK_ENC_SPD_POS_FDB
  }
#endif
}
 80046ba:	bd10      	pop	{r4, pc}
 80046bc:	0000ffff 	.word	0x0000ffff

080046c0 <ENC_IRQHandler>:
{
  ENCODER_Handle_t *pHandle = (ENCODER_Handle_t *)pHandleVoid; //cstat !MISRAC2012-Rule-11.5

  /* Updates the number of overflows occurred */
  /* The handling of overflow error is done in ENC_CalcAvrgMecSpeedUnit */
  pHandle->TimerOverflowNb += 1U;
 80046c0:	3070      	adds	r0, #112	; 0x70
 80046c2:	8803      	ldrh	r3, [r0, #0]
 80046c4:	3301      	adds	r3, #1
 80046c6:	b29b      	uxth	r3, r3
 80046c8:	8003      	strh	r3, [r0, #0]

  return (MC_NULL);
}
 80046ca:	2000      	movs	r0, #0
 80046cc:	4770      	bx	lr
	...

080046d0 <MCPA_dataLog>:
  * @brief  Allocates and fills buffer with asynchronous data to be sent to controller
  *
  * @param  *pHandle Pointer to the MCPA Handle
  */
void MCPA_dataLog(MCPA_Handle_t *pHandle)
{
 80046d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#endif
    uint32_t *logValue;
    uint16_t *logValue16;
    uint8_t i;

    if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 80046d2:	1cc7      	adds	r7, r0, #3
 80046d4:	7fc3      	ldrb	r3, [r0, #31]
 80046d6:	7ffa      	ldrb	r2, [r7, #31]
{
 80046d8:	0004      	movs	r4, r0
    if (pHandle->HFIndex == pHandle->HFRateBuff) /*  */
 80046da:	429a      	cmp	r2, r3
 80046dc:	d000      	beq.n	80046e0 <MCPA_dataLog+0x10>
 80046de:	e0a1      	b.n	8004824 <MCPA_dataLog+0x154>
    {
      pHandle->HFIndex = 0U;
 80046e0:	2300      	movs	r3, #0
      if (0U == pHandle->bufferIndex)
 80046e2:	8b05      	ldrh	r5, [r0, #24]
      pHandle->HFIndex = 0U;
 80046e4:	77c3      	strb	r3, [r0, #31]
      if (0U == pHandle->bufferIndex)
 80046e6:	429d      	cmp	r5, r3
 80046e8:	d135      	bne.n	8004756 <MCPA_dataLog+0x86>
      {
        /* New buffer allocation */
        if (0U == pHandle->pTransportLayer->fGetBuffer (pHandle->pTransportLayer,
 80046ea:	0021      	movs	r1, r4
 80046ec:	6800      	ldr	r0, [r0, #0]
 80046ee:	2209      	movs	r2, #9
 80046f0:	6803      	ldr	r3, [r0, #0]
 80046f2:	3114      	adds	r1, #20
 80046f4:	4798      	blx	r3
 80046f6:	2800      	cmp	r0, #0
 80046f8:	d02d      	beq.n	8004756 <MCPA_dataLog+0x86>
#endif
        }
        else
        {
          logValue = (uint32_t *)pHandle->currentBuffer; //cstat !MISRAC2012-Rule-11.3
          *logValue = GLOBAL_TIMESTAMP; /* 32 first bits is used to store Timestamp */
 80046fa:	4b4c      	ldr	r3, [pc, #304]	; (800482c <MCPA_dataLog+0x15c>)
 80046fc:	681a      	ldr	r2, [r3, #0]
 80046fe:	6963      	ldr	r3, [r4, #20]
 8004700:	601a      	str	r2, [r3, #0]
          pHandle->bufferIndex = 4U;
 8004702:	2304      	movs	r3, #4
 8004704:	8323      	strh	r3, [r4, #24]
          pHandle->MFIndex = 0U; /* Restart the motif from scratch at each buffer */
 8004706:	1c63      	adds	r3, r4, #1
 8004708:	77dd      	strb	r5, [r3, #31]
          /* Check if configuration has changed for this new buffer */
          if (pHandle->Mark == pHandle->MarkBuff)
 800470a:	3328      	adds	r3, #40	; 0x28
 800470c:	781a      	ldrb	r2, [r3, #0]
 800470e:	7859      	ldrb	r1, [r3, #1]
 8004710:	3301      	adds	r3, #1
 8004712:	4291      	cmp	r1, r2
 8004714:	d01f      	beq.n	8004756 <MCPA_dataLog+0x86>
          }
          else
          {
            pHandle->MarkBuff            = pHandle->Mark;
            pHandle->HFNumBuff           = pHandle->HFNum;
            pHandle->MFNumBuff           = pHandle->MFNum;
 8004716:	0025      	movs	r5, r4
            pHandle->MarkBuff            = pHandle->Mark;
 8004718:	701a      	strb	r2, [r3, #0]
            pHandle->HFNumBuff           = pHandle->HFNum;
 800471a:	1d26      	adds	r6, r4, #4
 800471c:	7ff2      	ldrb	r2, [r6, #31]
 800471e:	1d63      	adds	r3, r4, #5
 8004720:	77da      	strb	r2, [r3, #31]
            pHandle->MFNumBuff           = pHandle->MFNum;
 8004722:	3508      	adds	r5, #8
 8004724:	7fe9      	ldrb	r1, [r5, #31]
 8004726:	3323      	adds	r3, #35	; 0x23
 8004728:	7019      	strb	r1, [r3, #0]
            pHandle->HFRateBuff          = pHandle->HFRate;
 800472a:	1ca3      	adds	r3, r4, #2
 800472c:	7fdb      	ldrb	r3, [r3, #31]
            pHandle->MFRateBuff          = pHandle->MFRate;
 800472e:	1da0      	adds	r0, r4, #6
            pHandle->HFRateBuff          = pHandle->HFRate;
 8004730:	77fb      	strb	r3, [r7, #31]
            pHandle->MFRateBuff          = pHandle->MFRate;
 8004732:	7fc0      	ldrb	r0, [r0, #31]
 8004734:	1de3      	adds	r3, r4, #7
 8004736:	77d8      	strb	r0, [r3, #31]
            pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 8004738:	8b63      	ldrh	r3, [r4, #26]

            /* We store pointer here, so 4 bytes */
            (void)memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable,
                         ((uint32_t)pHandle->HFNum + (uint32_t)pHandle->MFNum) * 4U); /* We store pointer here,
 800473a:	1852      	adds	r2, r2, r1
            pHandle->bufferTxTriggerBuff = pHandle->bufferTxTrigger;
 800473c:	83a3      	strh	r3, [r4, #28]
            (void)memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable,
 800473e:	6861      	ldr	r1, [r4, #4]
                         ((uint32_t)pHandle->HFNum + (uint32_t)pHandle->MFNum) * 4U); /* We store pointer here,
 8004740:	0092      	lsls	r2, r2, #2
            (void)memcpy(pHandle->dataPtrTableBuff, pHandle->dataPtrTable,
 8004742:	68a0      	ldr	r0, [r4, #8]
 8004744:	f000 fad6 	bl	8004cf4 <memcpy>
                                                                                         so 4 bytes */
            (void)memcpy(pHandle->dataSizeTableBuff, pHandle->dataSizeTable,
                         (uint32_t)pHandle->HFNum + (uint32_t)pHandle->MFNum); /* 1 size byte per ID */
 8004748:	7ff2      	ldrb	r2, [r6, #31]
 800474a:	7feb      	ldrb	r3, [r5, #31]
            (void)memcpy(pHandle->dataSizeTableBuff, pHandle->dataSizeTable,
 800474c:	6920      	ldr	r0, [r4, #16]
 800474e:	68e1      	ldr	r1, [r4, #12]
                         (uint32_t)pHandle->HFNum + (uint32_t)pHandle->MFNum); /* 1 size byte per ID */
 8004750:	18d2      	adds	r2, r2, r3
            (void)memcpy(pHandle->dataSizeTableBuff, pHandle->dataSizeTable,
 8004752:	f000 facf 	bl	8004cf4 <memcpy>
      {
        /* Nothing to do */
      }

      /* */
      if ((pHandle->bufferIndex > 0U)  && (pHandle->bufferIndex <= pHandle->bufferTxTriggerBuff))
 8004756:	8b25      	ldrh	r5, [r4, #24]
 8004758:	2d00      	cmp	r5, #0
 800475a:	d032      	beq.n	80047c2 <MCPA_dataLog+0xf2>
 800475c:	8ba2      	ldrh	r2, [r4, #28]
 800475e:	42aa      	cmp	r2, r5
 8004760:	d31c      	bcc.n	800479c <MCPA_dataLog+0xcc>
      {
        logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8004762:	2200      	movs	r2, #0
        logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8004764:	6960      	ldr	r0, [r4, #20]
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 8004766:	1d63      	adds	r3, r4, #5
 8004768:	7fdb      	ldrb	r3, [r3, #31]
        logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 800476a:	1945      	adds	r5, r0, r5
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 800476c:	b2d1      	uxtb	r1, r2
 800476e:	428b      	cmp	r3, r1
 8004770:	d828      	bhi.n	80047c4 <MCPA_dataLog+0xf4>
          logValue16++;
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
        }
        /* MFRateBuff=254 means we dump MF data once per buffer */
        /* MFRateBuff=255 means we do not dump MF data */
        if (pHandle->MFRateBuff < 254U)
 8004772:	1de2      	adds	r2, r4, #7
 8004774:	7fd5      	ldrb	r5, [r2, #31]
 8004776:	2dfd      	cmp	r5, #253	; 0xfd
 8004778:	d80c      	bhi.n	8004794 <MCPA_dataLog+0xc4>
        {
          if (pHandle->MFIndex == pHandle->MFRateBuff)
 800477a:	1c61      	adds	r1, r4, #1
 800477c:	7fca      	ldrb	r2, [r1, #31]
 800477e:	4295      	cmp	r5, r2
 8004780:	d137      	bne.n	80047f2 <MCPA_dataLog+0x122>
          {
            pHandle->MFIndex = 0U;
 8004782:	2200      	movs	r2, #0
 8004784:	77ca      	strb	r2, [r1, #31]
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8004786:	0022      	movs	r2, r4
 8004788:	3228      	adds	r2, #40	; 0x28
 800478a:	7811      	ldrb	r1, [r2, #0]
 800478c:	18c9      	adds	r1, r1, r3
            {
              /* Dump MF data */
              logValue = (uint32_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 800478e:	8b25      	ldrh	r5, [r4, #24]
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8004790:	428b      	cmp	r3, r1
 8004792:	db22      	blt.n	80047da <MCPA_dataLog+0x10a>
      }
      else
      {
        /* Nothing to do */
      }
      if (pHandle->bufferIndex > pHandle->bufferTxTriggerBuff)
 8004794:	8b22      	ldrh	r2, [r4, #24]
 8004796:	8ba3      	ldrh	r3, [r4, #28]
 8004798:	429a      	cmp	r2, r3
 800479a:	d912      	bls.n	80047c2 <MCPA_dataLog+0xf2>
      {
        if (pHandle->MFRateBuff == 254U) /* MFRateBuff = 254 means we dump MF data once per buffer */
 800479c:	1de3      	adds	r3, r4, #7
 800479e:	7fdb      	ldrb	r3, [r3, #31]
 80047a0:	6961      	ldr	r1, [r4, #20]
 80047a2:	2bfe      	cmp	r3, #254	; 0xfe
 80047a4:	d028      	beq.n	80047f8 <MCPA_dataLog+0x128>
        {
          /* Nothing to do */
        }
        /* Buffer is ready to be send */
        logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
        *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after
 80047a6:	0022      	movs	r2, r4
 80047a8:	322a      	adds	r2, #42	; 0x2a
        logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 80047aa:	8b23      	ldrh	r3, [r4, #24]
        *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after
 80047ac:	7812      	ldrb	r2, [r2, #0]
                                            the MARK. */
        pHandle->pTransportLayer->fSendPacket(pHandle->pTransportLayer, pHandle->currentBuffer,
 80047ae:	6820      	ldr	r0, [r4, #0]
        *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after
 80047b0:	52ca      	strh	r2, [r1, r3]
        pHandle->pTransportLayer->fSendPacket(pHandle->pTransportLayer, pHandle->currentBuffer,
 80047b2:	8b22      	ldrh	r2, [r4, #24]
 80047b4:	2309      	movs	r3, #9
 80047b6:	3202      	adds	r2, #2
 80047b8:	6845      	ldr	r5, [r0, #4]
 80047ba:	b292      	uxth	r2, r2
 80047bc:	47a8      	blx	r5
                                              pHandle->bufferIndex + 2U, MCTL_ASYNC);
        pHandle->bufferIndex = 0U;
 80047be:	2300      	movs	r3, #0
 80047c0:	8323      	strh	r3, [r4, #24]
      pHandle->HFIndex++;
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
}
 80047c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
          *logValue16 = *((uint16_t *) pHandle->dataPtrTableBuff[i]) ; //cstat !MISRAC2012-Rule-11.5
 80047c4:	68a1      	ldr	r1, [r4, #8]
 80047c6:	0096      	lsls	r6, r2, #2
 80047c8:	5871      	ldr	r1, [r6, r1]
 80047ca:	880e      	ldrh	r6, [r1, #0]
 80047cc:	0051      	lsls	r1, r2, #1
 80047ce:	526e      	strh	r6, [r5, r1]
          pHandle->bufferIndex = pHandle->bufferIndex + 2U;
 80047d0:	8b21      	ldrh	r1, [r4, #24]
 80047d2:	3201      	adds	r2, #1
 80047d4:	3102      	adds	r1, #2
 80047d6:	8321      	strh	r1, [r4, #24]
        for (i = 0U; i < pHandle->HFNumBuff; i++)
 80047d8:	e7c8      	b.n	800476c <MCPA_dataLog+0x9c>
              *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 80047da:	68a2      	ldr	r2, [r4, #8]
 80047dc:	009e      	lsls	r6, r3, #2
 80047de:	58b2      	ldr	r2, [r6, r2]
 80047e0:	6812      	ldr	r2, [r2, #0]
 80047e2:	5142      	str	r2, [r0, r5]
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 80047e4:	6922      	ldr	r2, [r4, #16]
 80047e6:	5cd2      	ldrb	r2, [r2, r3]
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 80047e8:	3301      	adds	r3, #1
              pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 80047ea:	18aa      	adds	r2, r5, r2
 80047ec:	8322      	strh	r2, [r4, #24]
            for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 80047ee:	b2db      	uxtb	r3, r3
 80047f0:	e7cd      	b.n	800478e <MCPA_dataLog+0xbe>
            pHandle->MFIndex ++;
 80047f2:	3201      	adds	r2, #1
 80047f4:	77ca      	strb	r2, [r1, #31]
 80047f6:	e7cd      	b.n	8004794 <MCPA_dataLog+0xc4>
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 80047f8:	0022      	movs	r2, r4
 80047fa:	1d63      	adds	r3, r4, #5
 80047fc:	3228      	adds	r2, #40	; 0x28
 80047fe:	7fdb      	ldrb	r3, [r3, #31]
 8004800:	7815      	ldrb	r5, [r2, #0]
 8004802:	18ed      	adds	r5, r5, r3
            logValue = (uint32_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8004804:	8b20      	ldrh	r0, [r4, #24]
 8004806:	180a      	adds	r2, r1, r0
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8004808:	42ab      	cmp	r3, r5
 800480a:	dacc      	bge.n	80047a6 <MCPA_dataLog+0xd6>
            *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 800480c:	68a6      	ldr	r6, [r4, #8]
 800480e:	009f      	lsls	r7, r3, #2
 8004810:	59be      	ldr	r6, [r7, r6]
 8004812:	6836      	ldr	r6, [r6, #0]
 8004814:	6016      	str	r6, [r2, #0]
            pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 8004816:	6922      	ldr	r2, [r4, #16]
 8004818:	5cd2      	ldrb	r2, [r2, r3]
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 800481a:	3301      	adds	r3, #1
            pHandle->bufferIndex = pHandle->bufferIndex + pHandle->dataSizeTableBuff[i];
 800481c:	1882      	adds	r2, r0, r2
 800481e:	8322      	strh	r2, [r4, #24]
          for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8004820:	b2db      	uxtb	r3, r3
 8004822:	e7ef      	b.n	8004804 <MCPA_dataLog+0x134>
      pHandle->HFIndex++;
 8004824:	3301      	adds	r3, #1
 8004826:	77c3      	strb	r3, [r0, #31]
}
 8004828:	e7cb      	b.n	80047c2 <MCPA_dataLog+0xf2>
 800482a:	46c0      	nop			; (mov r8, r8)
 800482c:	2000093c 	.word	0x2000093c

08004830 <MCPA_flushDataLog>:
  * @brief  Sends asynchronous data to controller when the buffer is full
  *
  * @param  *pHandle Pointer to the MCPA Handle
  */
void MCPA_flushDataLog (MCPA_Handle_t *pHandle)
{
 8004830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#endif
    uint32_t *logValue;
    uint16_t *logValue16;
    uint8_t i;

    if (pHandle->bufferIndex > 0U)
 8004832:	8b03      	ldrh	r3, [r0, #24]
{
 8004834:	0004      	movs	r4, r0
    if (pHandle->bufferIndex > 0U)
 8004836:	2b00      	cmp	r3, #0
 8004838:	d012      	beq.n	8004860 <MCPA_flushDataLog+0x30>
    {  /* If buffer is allocated, we must send it */
      if (pHandle->MFRateBuff == 254U) /* In case of flush, we must respect the packet format to allow
 800483a:	1dc3      	adds	r3, r0, #7
 800483c:	7fdb      	ldrb	r3, [r3, #31]
 800483e:	6941      	ldr	r1, [r0, #20]
 8004840:	2bfe      	cmp	r3, #254	; 0xfe
 8004842:	d00e      	beq.n	8004862 <MCPA_flushDataLog+0x32>
      else
      {
        /* Nothing to do */
      }
      logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
      *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after
 8004844:	0022      	movs	r2, r4
 8004846:	322a      	adds	r2, #42	; 0x2a
      logValue16 = (uint16_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 8004848:	8b23      	ldrh	r3, [r4, #24]
      *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after
 800484a:	7812      	ldrb	r2, [r2, #0]
                                          the MARK */
      pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer,
 800484c:	6820      	ldr	r0, [r4, #0]
      *logValue16 = pHandle->MarkBuff; /* MarkBuff is actually 8 bits, but we add also 8 bits of the ASYNCID=0 after
 800484e:	52ca      	strh	r2, [r1, r3]
      pHandle->pTransportLayer->fSendPacket (pHandle->pTransportLayer, pHandle->currentBuffer,
 8004850:	8b22      	ldrh	r2, [r4, #24]
 8004852:	2309      	movs	r3, #9
 8004854:	3202      	adds	r2, #2
 8004856:	6845      	ldr	r5, [r0, #4]
 8004858:	b292      	uxth	r2, r2
 800485a:	47a8      	blx	r5
                                             pHandle->bufferIndex + 2U, MCTL_ASYNC);
      pHandle->bufferIndex = 0U;
 800485c:	2300      	movs	r3, #0
 800485e:	8323      	strh	r3, [r4, #24]
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_MCPA
  }
#endif
}
 8004860:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8004862:	0002      	movs	r2, r0
 8004864:	1d43      	adds	r3, r0, #5
 8004866:	3228      	adds	r2, #40	; 0x28
 8004868:	7fdb      	ldrb	r3, [r3, #31]
 800486a:	7815      	ldrb	r5, [r2, #0]
 800486c:	18ed      	adds	r5, r5, r3
         logValue = (uint32_t *)&pHandle->currentBuffer[pHandle->bufferIndex]; //cstat !MISRAC2012-Rule-11.3
 800486e:	8b20      	ldrh	r0, [r4, #24]
 8004870:	180a      	adds	r2, r1, r0
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8004872:	42ab      	cmp	r3, r5
 8004874:	dae6      	bge.n	8004844 <MCPA_flushDataLog+0x14>
         *logValue = *((uint32_t *)pHandle->dataPtrTableBuff[i]); //cstat !MISRAC2012-Rule-11.5
 8004876:	68a6      	ldr	r6, [r4, #8]
 8004878:	009f      	lsls	r7, r3, #2
 800487a:	59be      	ldr	r6, [r7, r6]
 800487c:	6836      	ldr	r6, [r6, #0]
 800487e:	6016      	str	r6, [r2, #0]
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8004880:	6922      	ldr	r2, [r4, #16]
 8004882:	5cd2      	ldrb	r2, [r2, r3]
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 8004884:	3301      	adds	r3, #1
         pHandle->bufferIndex = pHandle->bufferIndex+pHandle->dataSizeTableBuff[i];
 8004886:	1882      	adds	r2, r0, r2
 8004888:	8322      	strh	r2, [r4, #24]
        for (i = pHandle->HFNumBuff; i < (pHandle->MFNumBuff + pHandle->HFNumBuff); i++)
 800488a:	b2db      	uxtb	r3, r3
 800488c:	e7ef      	b.n	800486e <MCPA_flushDataLog+0x3e>

0800488e <NTC_Clear>:
    /* nothing to do */
  }
  else
  {
#endif
    pHandle->hAvTemp_d = 0U;
 800488e:	2300      	movs	r3, #0
 8004890:	8043      	strh	r3, [r0, #2]
#ifdef NULL_PTR_CHECK_NTC_TEMP_SENS
  }
#endif
}
 8004892:	4770      	bx	lr

08004894 <NTC_Init>:
    if (REAL_SENSOR == pHandle->bSensorType)
 8004894:	7803      	ldrb	r3, [r0, #0]
{
 8004896:	b510      	push	{r4, lr}
    if (REAL_SENSOR == pHandle->bSensorType)
 8004898:	2b00      	cmp	r3, #0
 800489a:	d102      	bne.n	80048a2 <NTC_Init+0xe>
      NTC_Clear(pHandle);
 800489c:	f7ff fff7 	bl	800488e <NTC_Clear>
}
 80048a0:	bd10      	pop	{r4, pc}
      pHandle->hFaultState = MC_NO_ERROR;
 80048a2:	2300      	movs	r3, #0
 80048a4:	8103      	strh	r3, [r0, #8]
      pHandle->hAvTemp_d = pHandle->hExpectedTemp_d;
 80048a6:	8883      	ldrh	r3, [r0, #4]
 80048a8:	8043      	strh	r3, [r0, #2]
}
 80048aa:	e7f9      	b.n	80048a0 <NTC_Init+0xc>

080048ac <PID_HandleInit>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hKpGain =  pHandle->hDefKpGain;
 80048ac:	6803      	ldr	r3, [r0, #0]
 80048ae:	6043      	str	r3, [r0, #4]
    pHandle->hKiGain =  pHandle->hDefKiGain;
    pHandle->hKdGain =  pHandle->hDefKdGain;
 80048b0:	8c03      	ldrh	r3, [r0, #32]
 80048b2:	8443      	strh	r3, [r0, #34]	; 0x22
    pHandle->wIntegralTerm = 0;
 80048b4:	2300      	movs	r3, #0
 80048b6:	6083      	str	r3, [r0, #8]
    pHandle->wPrevProcessVarError = 0;
 80048b8:	6283      	str	r3, [r0, #40]	; 0x28
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
}
 80048ba:	4770      	bx	lr

080048bc <PID_SetIntegralTerm>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->wIntegralTerm = wIntegralTermValue;
 80048bc:	6081      	str	r1, [r0, #8]
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return;
}
 80048be:	4770      	bx	lr

080048c0 <PI_Controller>:
  * 
  * The resulting value is then saturated by the upper and lower output limit values before 
  * being returned.
  */
__weak int16_t PI_Controller(PID_Handle_t *pHandle, int32_t wProcessVarError)
{
 80048c0:	b570      	push	{r4, r5, r6, lr}
    int32_t wProportional_Term;
    int32_t wIntegral_Term;
    int32_t wOutput_32;
    int32_t wIntegral_sum_temp;
    int32_t wDischarge = 0;
    int16_t hUpperOutputLimit = pHandle->hUpperOutputLimit;
 80048c2:	2314      	movs	r3, #20
 80048c4:	5ec5      	ldrsh	r5, [r0, r3]
    int16_t hLowerOutputLimit = pHandle->hLowerOutputLimit;
 80048c6:	2316      	movs	r3, #22
 80048c8:	5ec4      	ldrsh	r4, [r0, r3]

    /* Proportional term computation*/
    wProportional_Term = pHandle->hKpGain * wProcessVarError;

    /* Integral term computation */
    if (0 == pHandle->hKiGain)
 80048ca:	2206      	movs	r2, #6
 80048cc:	5e86      	ldrsh	r6, [r0, r2]
    wProportional_Term = pHandle->hKpGain * wProcessVarError;
 80048ce:	2204      	movs	r2, #4
 80048d0:	5e83      	ldrsh	r3, [r0, r2]
 80048d2:	2200      	movs	r2, #0
 80048d4:	434b      	muls	r3, r1
    if (0 == pHandle->hKiGain)
 80048d6:	4296      	cmp	r6, r2
 80048d8:	d00f      	beq.n	80048fa <PI_Controller+0x3a>
    {
      pHandle->wIntegralTerm = 0;
    }
    else
    {
      wIntegral_Term = pHandle->hKiGain * wProcessVarError;
 80048da:	4371      	muls	r1, r6
      wIntegral_sum_temp = pHandle->wIntegralTerm + wIntegral_Term;
 80048dc:	6882      	ldr	r2, [r0, #8]

      if (wIntegral_sum_temp < 0)
 80048de:	1856      	adds	r6, r2, r1
 80048e0:	d519      	bpl.n	8004916 <PI_Controller+0x56>
      {
        if (pHandle->wIntegralTerm > 0)
 80048e2:	2a00      	cmp	r2, #0
 80048e4:	dd02      	ble.n	80048ec <PI_Controller+0x2c>
        {
          if (wIntegral_Term > 0)
 80048e6:	2900      	cmp	r1, #0
 80048e8:	dd00      	ble.n	80048ec <PI_Controller+0x2c>
          {
            wIntegral_sum_temp = INT32_MAX;
 80048ea:	4e11      	ldr	r6, [pc, #68]	; (8004930 <PI_Controller+0x70>)
        {
          /* Nothing to do */
        }
      }

      if (wIntegral_sum_temp > pHandle->wUpperIntegralLimit)
 80048ec:	68c2      	ldr	r2, [r0, #12]
 80048ee:	42b2      	cmp	r2, r6
 80048f0:	db03      	blt.n	80048fa <PI_Controller+0x3a>
      {
        pHandle->wIntegralTerm = pHandle->wUpperIntegralLimit;
      }
      else if (wIntegral_sum_temp < pHandle->wLowerIntegralLimit)
 80048f2:	6902      	ldr	r2, [r0, #16]
 80048f4:	42b2      	cmp	r2, r6
 80048f6:	da00      	bge.n	80048fa <PI_Controller+0x3a>
 80048f8:	0032      	movs	r2, r6
    /* WARNING: the below instruction is not MISRA compliant, user should verify
               that Cortex-M3 assembly instruction ASR (arithmetic shift right)
               is used by the compiler to perform the shifts (instead of LSR
               logical shift right)*/
    //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
    wOutput_32 = (wProportional_Term >> pHandle->hKpDivisorPOW2) + (pHandle->wIntegralTerm >> pHandle->hKiDivisorPOW2);
 80048fa:	0016      	movs	r6, r2
 80048fc:	8b81      	ldrh	r1, [r0, #28]
 80048fe:	410b      	asrs	r3, r1
 8004900:	8bc1      	ldrh	r1, [r0, #30]
 8004902:	410e      	asrs	r6, r1
 8004904:	199b      	adds	r3, r3, r6
#else
    wOutput_32 = (wProportional_Term / (int32_t)pHandle->hKpDivisor)
              + (pHandle->wIntegralTerm / (int32_t)pHandle->hKiDivisor);
#endif

    if (wOutput_32 > hUpperOutputLimit)
 8004906:	429d      	cmp	r5, r3
 8004908:	da0b      	bge.n	8004922 <PI_Controller+0x62>
    {
      wDischarge = hUpperOutputLimit - wOutput_32;
 800490a:	1ae9      	subs	r1, r5, r3
      wOutput_32 = hUpperOutputLimit;
 800490c:	002b      	movs	r3, r5
    else
    {
      /* Nothing to do here */
    }

    pHandle->wIntegralTerm += wDischarge;
 800490e:	1889      	adds	r1, r1, r2
 8004910:	6081      	str	r1, [r0, #8]
    returnValue = (int16_t)wOutput_32;
#ifdef NULL_PTR_CHECK_PID_REG
  }
#endif
  return (returnValue);
 8004912:	b218      	sxth	r0, r3
}
 8004914:	bd70      	pop	{r4, r5, r6, pc}
        if (pHandle->wIntegralTerm < 0)
 8004916:	2a00      	cmp	r2, #0
 8004918:	dae8      	bge.n	80048ec <PI_Controller+0x2c>
          if (wIntegral_Term < 0)
 800491a:	2900      	cmp	r1, #0
 800491c:	dae6      	bge.n	80048ec <PI_Controller+0x2c>
            wIntegral_sum_temp = -INT32_MAX;
 800491e:	4e05      	ldr	r6, [pc, #20]	; (8004934 <PI_Controller+0x74>)
 8004920:	e7e4      	b.n	80048ec <PI_Controller+0x2c>
    int32_t wDischarge = 0;
 8004922:	2100      	movs	r1, #0
    else if (wOutput_32 < hLowerOutputLimit)
 8004924:	429c      	cmp	r4, r3
 8004926:	ddf2      	ble.n	800490e <PI_Controller+0x4e>
      wDischarge = hLowerOutputLimit - wOutput_32;
 8004928:	1ae1      	subs	r1, r4, r3
      wOutput_32 = hLowerOutputLimit;
 800492a:	0023      	movs	r3, r4
 800492c:	e7ef      	b.n	800490e <PI_Controller+0x4e>
 800492e:	46c0      	nop			; (mov r8, r8)
 8004930:	7fffffff 	.word	0x7fffffff
 8004934:	80000001 	.word	0x80000001

08004938 <PQD_CalcElMotorPower>:
  * computed as an int16_t value.
  * 
  * @param pHandle Handle on the related PQD Motor Power Measurement component instance.
  */
__weak void PQD_CalcElMotorPower(PQD_MotorPowMeas_Handle_t *pHandle)
{
 8004938:	b510      	push	{r4, lr}
  }
  else
  {
#endif
    int32_t wAux;
    qd_t Iqd = pHandle->pFOCVars->Iqd;
 800493a:	6883      	ldr	r3, [r0, #8]
    qd_t Vqd = pHandle->pFOCVars->Vqd;

    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
 800493c:	210c      	movs	r1, #12
 800493e:	5e5a      	ldrsh	r2, [r3, r1]
 8004940:	2416      	movs	r4, #22
 8004942:	5f19      	ldrsh	r1, [r3, r4]
 8004944:	4351      	muls	r1, r2
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
 8004946:	240e      	movs	r4, #14
 8004948:	5f1a      	ldrsh	r2, [r3, r4]
 800494a:	2418      	movs	r4, #24
 800494c:	5f1b      	ldrsh	r3, [r3, r4]
    wAux /= 65536;

    /* pHandle->hAvrgElMotorPower += (wAux - pHandle->hAvrgElMotorPower) >> 4 */
    pHandle->hAvrgElMotorPower += (int16_t)((wAux - (int32_t)pHandle->hAvrgElMotorPower) / 16);
 800494e:	240f      	movs	r4, #15
         + ((int32_t)Iqd.d * (int32_t)Vqd.d);
 8004950:	4353      	muls	r3, r2
    wAux = ((int32_t)Iqd.q * (int32_t)Vqd.q)
 8004952:	18c9      	adds	r1, r1, r3
    pHandle->hAvrgElMotorPower += (int16_t)((wAux - (int32_t)pHandle->hAvrgElMotorPower) / 16);
 8004954:	2300      	movs	r3, #0
 8004956:	5ec2      	ldrsh	r2, [r0, r3]
    wAux /= 65536;
 8004958:	17cb      	asrs	r3, r1, #31
 800495a:	b29b      	uxth	r3, r3
 800495c:	185b      	adds	r3, r3, r1
 800495e:	141b      	asrs	r3, r3, #16
    pHandle->hAvrgElMotorPower += (int16_t)((wAux - (int32_t)pHandle->hAvrgElMotorPower) / 16);
 8004960:	1a9b      	subs	r3, r3, r2
 8004962:	17d9      	asrs	r1, r3, #31
 8004964:	4021      	ands	r1, r4
 8004966:	18cb      	adds	r3, r1, r3
 8004968:	111b      	asrs	r3, r3, #4
 800496a:	189b      	adds	r3, r3, r2
 800496c:	8003      	strh	r3, [r0, #0]

#ifdef NULL_PTR_CHECK_PQD_MOT_POW_MEAS
  }
#endif
}
 800496e:	bd10      	pop	{r4, pc}

08004970 <PQD_Clear>:
    /* nothing to do */
  }
  else
  {
#endif
    pHandle->hAvrgElMotorPower = 0;
 8004970:	2300      	movs	r3, #0
 8004972:	8003      	strh	r3, [r0, #0]
#ifdef NULL_PTR_CHECK_MOT_POW_MES
  }
#endif
}
 8004974:	4770      	bx	lr

08004976 <waitForPolarizationEnd>:
  * @param  repCnt Repetition counter value.
  * @param  cnt Polarization counter value.
  */
//cstat !MISRAC2012-Rule-8.13
__weak void waitForPolarizationEnd(TIM_TypeDef *TIMx, uint16_t  *SWerror, uint8_t repCnt, volatile uint8_t *cnt)
{
 8004976:	b5f0      	push	{r4, r5, r6, r7, lr}
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8004978:	2503      	movs	r5, #3
  {
#endif
    uint16_t hCalibrationPeriodCounter;
    uint16_t hMaxPeriodsNumber;

    hMaxPeriodsNumber = ((uint16_t)2 * NB_CONVERSIONS) * (((uint16_t)repCnt + 1U) >> 1);
 800497a:	3201      	adds	r2, #1
 800497c:	0854      	lsrs	r4, r2, #1
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 800497e:	2702      	movs	r7, #2

    /* Wait for NB_CONVERSIONS to be executed */
    LL_TIM_ClearFlag_CC1(TIMx);
    hCalibrationPeriodCounter = 0u;
 8004980:	2200      	movs	r2, #0
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8004982:	426d      	negs	r5, r5
    hMaxPeriodsNumber = ((uint16_t)2 * NB_CONVERSIONS) * (((uint16_t)repCnt + 1U) >> 1);
 8004984:	0164      	lsls	r4, r4, #5
 8004986:	6105      	str	r5, [r0, #16]
    while (*cnt < NB_CONVERSIONS)
 8004988:	781e      	ldrb	r6, [r3, #0]
 800498a:	2e0f      	cmp	r6, #15
 800498c:	d80c      	bhi.n	80049a8 <waitForPolarizationEnd+0x32>
  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
 800498e:	6906      	ldr	r6, [r0, #16]
 8004990:	423e      	tst	r6, r7
 8004992:	d0f9      	beq.n	8004988 <waitForPolarizationEnd+0x12>
    {
      if ((uint32_t)ERROR == LL_TIM_IsActiveFlag_CC1(TIMx))
      {
        LL_TIM_ClearFlag_CC1(TIMx);
        hCalibrationPeriodCounter++;
 8004994:	3201      	adds	r2, #1
 8004996:	b292      	uxth	r2, r2
  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
 8004998:	6105      	str	r5, [r0, #16]
        if (hCalibrationPeriodCounter >= hMaxPeriodsNumber)
 800499a:	4294      	cmp	r4, r2
 800499c:	d8f4      	bhi.n	8004988 <waitForPolarizationEnd+0x12>
        {
          if (*cnt < NB_CONVERSIONS)
 800499e:	781e      	ldrb	r6, [r3, #0]
 80049a0:	2e0f      	cmp	r6, #15
 80049a2:	d8f1      	bhi.n	8004988 <waitForPolarizationEnd+0x12>
          {
            *SWerror = 1u;
 80049a4:	2301      	movs	r3, #1
 80049a6:	800b      	strh	r3, [r1, #0]
      }
    }
#ifdef NULL_PTR_CHECK_POW_COM
  }
#endif
  }
 80049a8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080049aa <RVBS_Clear>:
  {
#endif
    uint16_t aux;
    uint16_t index;

    aux = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 80049aa:	8a42      	ldrh	r2, [r0, #18]
 80049ac:	8983      	ldrh	r3, [r0, #12]
{
 80049ae:	b510      	push	{r4, lr}
    aux = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 80049b0:	189b      	adds	r3, r3, r2
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 80049b2:	2200      	movs	r2, #0
    aux = (pHandle->OverVoltageThreshold + pHandle->UnderVoltageThreshold) / 2U;
 80049b4:	085b      	lsrs	r3, r3, #1
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 80049b6:	8941      	ldrh	r1, [r0, #10]
 80049b8:	4291      	cmp	r1, r2
 80049ba:	d804      	bhi.n	80049c6 <RVBS_Clear+0x1c>
    {
      pHandle->aBuffer[index] = aux;
    }
    pHandle->_Super.LatestConv = aux;
 80049bc:	8083      	strh	r3, [r0, #4]
    pHandle->_Super.AvBusVoltage_d = aux;
 80049be:	80c3      	strh	r3, [r0, #6]
    pHandle->index = 0U;
 80049c0:	2300      	movs	r3, #0
 80049c2:	7643      	strb	r3, [r0, #25]
#ifdef NULL_PTR_CHECK_RDIV_BUS_VLT_SNS
  }
#endif
}
 80049c4:	bd10      	pop	{r4, pc}
      pHandle->aBuffer[index] = aux;
 80049c6:	6941      	ldr	r1, [r0, #20]
 80049c8:	0054      	lsls	r4, r2, #1
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 80049ca:	3201      	adds	r2, #1
      pHandle->aBuffer[index] = aux;
 80049cc:	5263      	strh	r3, [r4, r1]
    for (index = 0U; index < pHandle->LowPassFilterBW; index++)
 80049ce:	b292      	uxth	r2, r2
 80049d0:	e7f1      	b.n	80049b6 <RVBS_Clear+0xc>

080049d2 <RVBS_Init>:
{
 80049d2:	b510      	push	{r4, lr}
    RVBS_Clear(pHandle);
 80049d4:	f7ff ffe9 	bl	80049aa <RVBS_Clear>
}
 80049d8:	bd10      	pop	{r4, pc}

080049da <RVBS_CheckFaultState>:
  *         bus voltage and protection threshold values
  * @param  pHandle related RDivider_Handle_t
  * @retval uint16_t Fault code error
  */
__weak uint16_t RVBS_CheckFaultState(RDivider_Handle_t *pHandle)
{
 80049da:	b530      	push	{r4, r5, lr}
  }
  else
  {
#endif
	/* If both thresholds are equal, single threshold feature is used */
	if (pHandle->OverVoltageThreshold == pHandle->OverVoltageThresholdLow)
 80049dc:	8981      	ldrh	r1, [r0, #12]
 80049de:	89c5      	ldrh	r5, [r0, #14]
{
 80049e0:	0003      	movs	r3, r0
	{
      if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 80049e2:	88c2      	ldrh	r2, [r0, #6]
	if (pHandle->OverVoltageThreshold == pHandle->OverVoltageThresholdLow)
 80049e4:	42a9      	cmp	r1, r5
 80049e6:	d108      	bne.n	80049fa <RVBS_CheckFaultState+0x20>
      {
        fault = MC_OVER_VOLT;
 80049e8:	2002      	movs	r0, #2
      if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 80049ea:	4291      	cmp	r1, r2
 80049ec:	d304      	bcc.n	80049f8 <RVBS_CheckFaultState+0x1e>
      }
      else if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 80049ee:	8a5b      	ldrh	r3, [r3, #18]
 80049f0:	429a      	cmp	r2, r3
 80049f2:	4192      	sbcs	r2, r2
 80049f4:	4252      	negs	r2, r2
 80049f6:	0090      	lsls	r0, r2, #2
    }
#ifdef NULL_PTR_CHECK_RDIV_BUS_VLT_SNS
  }
#endif
  return (fault);
}
 80049f8:	bd30      	pop	{r4, r5, pc}
      if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 80049fa:	8a44      	ldrh	r4, [r0, #18]
        fault = MC_UNDER_VOLT;
 80049fc:	2004      	movs	r0, #4
      if (pHandle->_Super.AvBusVoltage_d < pHandle->UnderVoltageThreshold)
 80049fe:	4294      	cmp	r4, r2
 8004a00:	d8fa      	bhi.n	80049f8 <RVBS_CheckFaultState+0x1e>
      else if ( false == pHandle->OverVoltageHysteresisUpDir )
 8004a02:	7c1c      	ldrb	r4, [r3, #16]
 8004a04:	2c00      	cmp	r4, #0
 8004a06:	d106      	bne.n	8004a16 <RVBS_CheckFaultState+0x3c>
        fault = MC_OVER_VOLT;
 8004a08:	3802      	subs	r0, #2
        if (pHandle->_Super.AvBusVoltage_d < pHandle->OverVoltageThresholdLow)
 8004a0a:	4295      	cmp	r5, r2
 8004a0c:	d9f4      	bls.n	80049f8 <RVBS_CheckFaultState+0x1e>
          pHandle->OverVoltageHysteresisUpDir = true;
 8004a0e:	2201      	movs	r2, #1
          fault = MC_NO_ERROR;
 8004a10:	0020      	movs	r0, r4
          pHandle->OverVoltageHysteresisUpDir = true;
 8004a12:	741a      	strb	r2, [r3, #16]
          fault = MC_NO_ERROR;
 8004a14:	e7f0      	b.n	80049f8 <RVBS_CheckFaultState+0x1e>
        if (pHandle->_Super.AvBusVoltage_d > pHandle->OverVoltageThreshold)
 8004a16:	2000      	movs	r0, #0
 8004a18:	4291      	cmp	r1, r2
 8004a1a:	d2ed      	bcs.n	80049f8 <RVBS_CheckFaultState+0x1e>
          pHandle->OverVoltageHysteresisUpDir = false;
 8004a1c:	7418      	strb	r0, [r3, #16]
          fault = MC_OVER_VOLT;
 8004a1e:	3002      	adds	r0, #2
 8004a20:	e7ea      	b.n	80049f8 <RVBS_CheckFaultState+0x1e>
	...

08004a24 <RVBS_CalcAvVbus>:
{
 8004a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    if (0xFFFFU == hAux)
 8004a26:	4b13      	ldr	r3, [pc, #76]	; (8004a74 <RVBS_CalcAvVbus+0x50>)
{
 8004a28:	0004      	movs	r4, r0
 8004a2a:	000f      	movs	r7, r1
    if (0xFFFFU == hAux)
 8004a2c:	4299      	cmp	r1, r3
 8004a2e:	d014      	beq.n	8004a5a <RVBS_CalcAvVbus+0x36>
      pHandle->aBuffer[pHandle->index] = hAux;
 8004a30:	7e45      	ldrb	r5, [r0, #25]
 8004a32:	6943      	ldr	r3, [r0, #20]
 8004a34:	006a      	lsls	r2, r5, #1
 8004a36:	52d1      	strh	r1, [r2, r3]
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 8004a38:	8946      	ldrh	r6, [r0, #10]
      wtemp = 0u;
 8004a3a:	2000      	movs	r0, #0
 8004a3c:	b2f2      	uxtb	r2, r6
 8004a3e:	0052      	lsls	r2, r2, #1
 8004a40:	189a      	adds	r2, r3, r2
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d10e      	bne.n	8004a64 <RVBS_CalcAvVbus+0x40>
      wtemp /= pHandle->LowPassFilterBW;
 8004a46:	0031      	movs	r1, r6
 8004a48:	f7fb fb4c 	bl	80000e4 <__udivsi3>
      if ((uint16_t)pHandle->index < (pHandle->LowPassFilterBW - 1U))
 8004a4c:	3e01      	subs	r6, #1
      pHandle->_Super.AvBusVoltage_d = (uint16_t)wtemp;
 8004a4e:	80e0      	strh	r0, [r4, #6]
      pHandle->_Super.LatestConv = hAux;
 8004a50:	80a7      	strh	r7, [r4, #4]
      if ((uint16_t)pHandle->index < (pHandle->LowPassFilterBW - 1U))
 8004a52:	42b5      	cmp	r5, r6
 8004a54:	d20a      	bcs.n	8004a6c <RVBS_CalcAvVbus+0x48>
        pHandle->index++;
 8004a56:	3501      	adds	r5, #1
 8004a58:	7665      	strb	r5, [r4, #25]
    pHandle->_Super.FaultState = RVBS_CheckFaultState(pHandle);
 8004a5a:	0020      	movs	r0, r4
 8004a5c:	f7ff ffbd 	bl	80049da <RVBS_CheckFaultState>
 8004a60:	8120      	strh	r0, [r4, #8]
}
 8004a62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        wtemp += pHandle->aBuffer[i];
 8004a64:	8819      	ldrh	r1, [r3, #0]
 8004a66:	3302      	adds	r3, #2
 8004a68:	1840      	adds	r0, r0, r1
      for (i = 0U; i < (uint8_t)pHandle->LowPassFilterBW; i++)
 8004a6a:	e7ea      	b.n	8004a42 <RVBS_CalcAvVbus+0x1e>
        pHandle->index = 0U;
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	7663      	strb	r3, [r4, #25]
 8004a70:	e7f3      	b.n	8004a5a <RVBS_CalcAvVbus+0x36>
 8004a72:	46c0      	nop			; (mov r8, r8)
 8004a74:	0000ffff 	.word	0x0000ffff

08004a78 <REMNG_Init>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->Ext = 0;
 8004a78:	2300      	movs	r3, #0
 8004a7a:	6083      	str	r3, [r0, #8]
    pHandle->TargetFinal = 0;
 8004a7c:	6043      	str	r3, [r0, #4]
    pHandle->RampRemainingStep = 0U;
 8004a7e:	60c3      	str	r3, [r0, #12]
    pHandle->IncDecAmount = 0;
 8004a80:	6103      	str	r3, [r0, #16]
    pHandle->ScalingFactor = 1U;
 8004a82:	3301      	adds	r3, #1
 8004a84:	6143      	str	r3, [r0, #20]
#ifdef NULL_PTR_CHECK_RMP_EXT_MNG
  }
#endif
}
 8004a86:	4770      	bx	lr

08004a88 <SPD_GetElAngle>:
__weak int16_t SPD_GetElAngle(const SpeednPosFdbk_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hElAngle);
#else
  return (pHandle->hElAngle);
 8004a88:	2304      	movs	r3, #4
 8004a8a:	5ec0      	ldrsh	r0, [r0, r3]
#endif
}
 8004a8c:	4770      	bx	lr

08004a8e <SPD_GetAvrgMecSpeedUnit>:
__weak int16_t SPD_GetAvrgMecSpeedUnit(const SpeednPosFdbk_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->hAvrMecSpeedUnit);
#else
  return (pHandle->hAvrMecSpeedUnit);
 8004a8e:	230c      	movs	r3, #12
 8004a90:	5ec0      	ldrsh	r0, [r0, r3]
#endif
}
 8004a92:	4770      	bx	lr

08004a94 <SPD_GetInstElSpeedDpp>:
__weak int16_t SPD_GetInstElSpeedDpp(const SpeednPosFdbk_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  return ((MC_NULL == pHandle) ? 0 : pHandle->InstantaneousElSpeedDpp);
#else
  return (pHandle->InstantaneousElSpeedDpp);
 8004a94:	2310      	movs	r3, #16
 8004a96:	5ec0      	ldrsh	r0, [r0, r3]
#endif
}
 8004a98:	4770      	bx	lr

08004a9a <SPD_IsMecSpeedReliable>:
  * - Called at least with the same periodicity on which speed control is executed.
  *         -

  */
__weak bool SPD_IsMecSpeedReliable(SpeednPosFdbk_Handle_t *pHandle, const int16_t *pMecSpeedUnit)
{
 8004a9a:	b570      	push	{r4, r5, r6, lr}
    bool SpeedError = false;

    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;

    /* Compute absoulte value of mechanical speed */
    if (*pMecSpeedUnit < 0)
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	5e89      	ldrsh	r1, [r1, r2]
    uint8_t bMaximumSpeedErrorsNumber = pHandle->bMaximumSpeedErrorsNumber;
 8004aa0:	78c4      	ldrb	r4, [r0, #3]
    bSpeedErrorNumber = pHandle->bSpeedErrorNumber;
 8004aa2:	7803      	ldrb	r3, [r0, #0]
    {
      hAux = -(*pMecSpeedUnit);
 8004aa4:	b28a      	uxth	r2, r1
    if (*pMecSpeedUnit < 0)
 8004aa6:	2900      	cmp	r1, #0
 8004aa8:	da01      	bge.n	8004aae <SPD_IsMecSpeedReliable+0x14>
      hAux = -(*pMecSpeedUnit);
 8004aaa:	4252      	negs	r2, r2
 8004aac:	b292      	uxth	r2, r2
    else
    {
      /* Nothing to do */
    }

    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 8004aae:	8ac6      	ldrh	r6, [r0, #22]
    {
      SpeedError = true;
 8004ab0:	2101      	movs	r1, #1
    if (hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit)
 8004ab2:	8a85      	ldrh	r5, [r0, #20]
    if (hAbsMecSpeedUnit < pHandle->hMinReliableMecSpeedUnit)
 8004ab4:	4296      	cmp	r6, r2
 8004ab6:	d802      	bhi.n	8004abe <SPD_IsMecSpeedReliable+0x24>
    if (hAbsMecSpeedUnit > pHandle->hMaxReliableMecSpeedUnit)
 8004ab8:	4295      	cmp	r5, r2
 8004aba:	4192      	sbcs	r2, r2
 8004abc:	4251      	negs	r1, r2
    {
      /* Nothing to do */
    }

    /* Compute absoulte value of mechanical acceleration */
    if (pHandle->hMecAccelUnitP < 0)
 8004abe:	2212      	movs	r2, #18
 8004ac0:	5e85      	ldrsh	r5, [r0, r2]
    {
      hAux = -(pHandle->hMecAccelUnitP);
 8004ac2:	b2aa      	uxth	r2, r5
    if (pHandle->hMecAccelUnitP < 0)
 8004ac4:	2d00      	cmp	r5, #0
 8004ac6:	da01      	bge.n	8004acc <SPD_IsMecSpeedReliable+0x32>
      hAux = -(pHandle->hMecAccelUnitP);
 8004ac8:	4252      	negs	r2, r2
 8004aca:	b292      	uxth	r2, r2
    else
    {
      hAbsMecAccelUnitP = (uint16_t)pHandle->hMecAccelUnitP;
    }

    if (hAbsMecAccelUnitP > pHandle->hMaxReliableMecAccelUnitP)
 8004acc:	8b05      	ldrh	r5, [r0, #24]
 8004ace:	4295      	cmp	r5, r2
 8004ad0:	d301      	bcc.n	8004ad6 <SPD_IsMecSpeedReliable+0x3c>
    else
    {
      /* Nothing to do */
    }

    if (true == SpeedError)
 8004ad2:	2900      	cmp	r1, #0
 8004ad4:	d009      	beq.n	8004aea <SPD_IsMecSpeedReliable+0x50>
    {
      if (bSpeedErrorNumber < bMaximumSpeedErrorsNumber)
 8004ad6:	429c      	cmp	r4, r3
 8004ad8:	d901      	bls.n	8004ade <SPD_IsMecSpeedReliable+0x44>
      {
        bSpeedErrorNumber++;
 8004ada:	3301      	adds	r3, #1
 8004adc:	b2db      	uxtb	r3, r3
    else
    {
      /* Nothing to do */
    }

    pHandle->bSpeedErrorNumber = bSpeedErrorNumber;
 8004ade:	7003      	strb	r3, [r0, #0]
    if (bSpeedErrorNumber == bMaximumSpeedErrorsNumber)
 8004ae0:	1b18      	subs	r0, r3, r4
 8004ae2:	1e42      	subs	r2, r0, #1
 8004ae4:	4190      	sbcs	r0, r2
#ifdef NULL_PTR_CHECK_SPD_POS_FBK
  }
#endif
  return (SpeedSensorReliability);
 8004ae6:	b2c0      	uxtb	r0, r0
}
 8004ae8:	bd70      	pop	{r4, r5, r6, pc}
      if (bSpeedErrorNumber < bMaximumSpeedErrorsNumber)
 8004aea:	429c      	cmp	r4, r3
 8004aec:	d9f7      	bls.n	8004ade <SPD_IsMecSpeedReliable+0x44>
        bSpeedErrorNumber = 0u;
 8004aee:	000b      	movs	r3, r1
 8004af0:	e7f5      	b.n	8004ade <SPD_IsMecSpeedReliable+0x44>

08004af2 <STC_Init>:
  else
  {
#endif
    pHandle->PISpeed = pPI;
    pHandle->SPD = SPD_Handle;
    pHandle->Mode = pHandle->ModeDefault;
 8004af2:	0003      	movs	r3, r0
    pHandle->SPD = SPD_Handle;
 8004af4:	6142      	str	r2, [r0, #20]
    pHandle->PISpeed = pPI;
 8004af6:	6101      	str	r1, [r0, #16]
    pHandle->Mode = pHandle->ModeDefault;
 8004af8:	332a      	adds	r3, #42	; 0x2a
 8004afa:	781b      	ldrb	r3, [r3, #0]
 8004afc:	7003      	strb	r3, [r0, #0]
    pHandle->SpeedRefUnitExt = ((int32_t)pHandle->MecSpeedRefUnitDefault) * 65536;
 8004afe:	222c      	movs	r2, #44	; 0x2c
 8004b00:	5e83      	ldrsh	r3, [r0, r2]
 8004b02:	041b      	lsls	r3, r3, #16
 8004b04:	6043      	str	r3, [r0, #4]
    pHandle->TorqueRef = ((int32_t)pHandle->TorqueRefDefault) * 65536;
 8004b06:	222e      	movs	r2, #46	; 0x2e
 8004b08:	5e83      	ldrsh	r3, [r0, r2]
 8004b0a:	041b      	lsls	r3, r3, #16
 8004b0c:	6083      	str	r3, [r0, #8]
    pHandle->TargetFinal = 0;
 8004b0e:	2300      	movs	r3, #0
 8004b10:	8043      	strh	r3, [r0, #2]
    pHandle->RampRemainingStep = 0U;
 8004b12:	60c3      	str	r3, [r0, #12]
    pHandle->IncDecAmount = 0;
 8004b14:	6183      	str	r3, [r0, #24]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 8004b16:	4770      	bx	lr

08004b18 <STC_SetSpeedSensor>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->SPD = SPD_Handle;
 8004b18:	6141      	str	r1, [r0, #20]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 8004b1a:	4770      	bx	lr

08004b1c <STC_GetSpeedSensor>:
__weak SpeednPosFdbk_Handle_t *STC_GetSpeedSensor(SpeednTorqCtrl_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  return ((MC_NULL ==  pHandle) ? MC_NULL : pHandle->SPD);
#else
  return (pHandle->SPD);
 8004b1c:	6940      	ldr	r0, [r0, #20]
#endif
}
 8004b1e:	4770      	bx	lr

08004b20 <STC_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    if (MCM_SPEED_MODE == pHandle->Mode)
 8004b20:	7803      	ldrb	r3, [r0, #0]
{
 8004b22:	b510      	push	{r4, lr}
    if (MCM_SPEED_MODE == pHandle->Mode)
 8004b24:	2b03      	cmp	r3, #3
 8004b26:	d103      	bne.n	8004b30 <STC_Clear+0x10>
    {
      PID_SetIntegralTerm(pHandle->PISpeed, 0);
 8004b28:	2100      	movs	r1, #0
 8004b2a:	6900      	ldr	r0, [r0, #16]
 8004b2c:	f7ff fec6 	bl	80048bc <PID_SetIntegralTerm>
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 8004b30:	bd10      	pop	{r4, pc}

08004b32 <STC_GetTorqueRef>:
#ifndef FULL_MISRA_C_COMPLIANCY_SPD_TORQ_CTRL
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->TorqueRef >> 16));
#else
  return ((int16_t)(pHandle->TorqueRef >> 16));
 8004b32:	6880      	ldr	r0, [r0, #8]
 8004b34:	1400      	asrs	r0, r0, #16
  return ((MC_NULL == pHandle) ? 0 : (int16_t)(pHandle->TorqueRef / 65536));
#else
  return ((int16_t)(pHandle->TorqueRef / 65536));
#endif
#endif
}
 8004b36:	4770      	bx	lr

08004b38 <STC_SetControlMode>:
  }
  else
  {
#endif
    pHandle->Mode = bMode;
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp */
 8004b38:	2300      	movs	r3, #0
    pHandle->Mode = bMode;
 8004b3a:	7001      	strb	r1, [r0, #0]
    pHandle->RampRemainingStep = 0u; /* Interrupts previous ramp */
 8004b3c:	60c3      	str	r3, [r0, #12]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 8004b3e:	4770      	bx	lr

08004b40 <STC_ExecRamp>:
  * @ref EncAlignCtrl "Encoder Alignment Control",
  * @ref PositionControl "Position Control" loop or
  * speed regulation with @ref SpeedRegulatorPotentiometer Speed potentiometer.
  */
__weak bool STC_ExecRamp(SpeednTorqCtrl_Handle_t *pHandle, int16_t hTargetFinal, uint32_t hDurationms)
{
 8004b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint32_t wAux;
    int32_t wAux1;
    int16_t hCurrentReference;

    /* Check if the hTargetFinal is out of the bound of application */
    if (MCM_TORQUE_MODE == pHandle->Mode)
 8004b42:	7803      	ldrb	r3, [r0, #0]
{
 8004b44:	0004      	movs	r4, r0
 8004b46:	000d      	movs	r5, r1
 8004b48:	0017      	movs	r7, r2
    if (MCM_TORQUE_MODE == pHandle->Mode)
 8004b4a:	2b04      	cmp	r3, #4
 8004b4c:	d109      	bne.n	8004b62 <STC_ExecRamp+0x22>
    {
      hCurrentReference = STC_GetTorqueRef(pHandle);
 8004b4e:	f7ff fff0 	bl	8004b32 <STC_GetTorqueRef>
      }
      else
      {
        /* Nothing to do */
      }
      if ((int32_t)hTargetFinal < (int32_t)pHandle->MinNegativeTorque)
 8004b52:	2128      	movs	r1, #40	; 0x28
 8004b54:	5e62      	ldrsh	r2, [r4, r1]
      hCurrentReference = STC_GetTorqueRef(pHandle);
 8004b56:	0006      	movs	r6, r0
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxPositiveTorque)
 8004b58:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
      if ((int32_t)hTargetFinal < (int32_t)pHandle->MinNegativeTorque)
 8004b5a:	42aa      	cmp	r2, r5
 8004b5c:	dd0f      	ble.n	8004b7e <STC_ExecRamp+0x3e>
      {
        allowedRange = false;
 8004b5e:	2000      	movs	r0, #0
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (allowedRange);
}
 8004b60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt >> 16);
 8004b62:	6846      	ldr	r6, [r0, #4]
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxAppPositiveMecSpeedUnit)
 8004b64:	8bc3      	ldrh	r3, [r0, #30]
      hCurrentReference = (int16_t)(pHandle->SpeedRefUnitExt >> 16);
 8004b66:	1436      	asrs	r6, r6, #16
      if ((int32_t)hTargetFinal > (int32_t)pHandle->MaxAppPositiveMecSpeedUnit)
 8004b68:	428b      	cmp	r3, r1
 8004b6a:	dbf8      	blt.n	8004b5e <STC_ExecRamp+0x1e>
      else if (hTargetFinal < pHandle->MinAppNegativeMecSpeedUnit)
 8004b6c:	2224      	movs	r2, #36	; 0x24
 8004b6e:	5e83      	ldrsh	r3, [r0, r2]
 8004b70:	428b      	cmp	r3, r1
 8004b72:	dcf4      	bgt.n	8004b5e <STC_ExecRamp+0x1e>
      else if ((int32_t)hTargetFinal < (int32_t)pHandle->MinAppPositiveMecSpeedUnit)
 8004b74:	8c03      	ldrh	r3, [r0, #32]
 8004b76:	428b      	cmp	r3, r1
 8004b78:	dd03      	ble.n	8004b82 <STC_ExecRamp+0x42>
        if (hTargetFinal > pHandle->MaxAppNegativeMecSpeedUnit)
 8004b7a:	2222      	movs	r2, #34	; 0x22
 8004b7c:	5e83      	ldrsh	r3, [r0, r2]
    if (true == allowedRange)
 8004b7e:	42ab      	cmp	r3, r5
 8004b80:	dbed      	blt.n	8004b5e <STC_ExecRamp+0x1e>
      if (0U == hDurationms)
 8004b82:	2f00      	cmp	r7, #0
 8004b84:	d10b      	bne.n	8004b9e <STC_ExecRamp+0x5e>
        if (MCM_SPEED_MODE == pHandle->Mode)
 8004b86:	7823      	ldrb	r3, [r4, #0]
          pHandle->SpeedRefUnitExt = ((int32_t)hTargetFinal) * 65536;
 8004b88:	042d      	lsls	r5, r5, #16
        if (MCM_SPEED_MODE == pHandle->Mode)
 8004b8a:	2b03      	cmp	r3, #3
 8004b8c:	d105      	bne.n	8004b9a <STC_ExecRamp+0x5a>
          pHandle->SpeedRefUnitExt = ((int32_t)hTargetFinal) * 65536;
 8004b8e:	6065      	str	r5, [r4, #4]
        pHandle->RampRemainingStep = 0U;
 8004b90:	2300      	movs	r3, #0
 8004b92:	60e3      	str	r3, [r4, #12]
        pHandle->IncDecAmount = 0;
 8004b94:	61a3      	str	r3, [r4, #24]
        pHandle->IncDecAmount = wAux1;
 8004b96:	2001      	movs	r0, #1
 8004b98:	e7e2      	b.n	8004b60 <STC_ExecRamp+0x20>
          pHandle->TorqueRef = ((int32_t)hTargetFinal) * 65536;
 8004b9a:	60a5      	str	r5, [r4, #8]
 8004b9c:	e7f8      	b.n	8004b90 <STC_ExecRamp+0x50>
        wAux /= 1000U;
 8004b9e:	21fa      	movs	r1, #250	; 0xfa
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 8004ba0:	8ba0      	ldrh	r0, [r4, #28]
        pHandle->TargetFinal = hTargetFinal;
 8004ba2:	8065      	strh	r5, [r4, #2]
        wAux /= 1000U;
 8004ba4:	0089      	lsls	r1, r1, #2
        wAux = ((uint32_t)hDurationms) * ((uint32_t)pHandle->STCFrequencyHz);
 8004ba6:	4378      	muls	r0, r7
        wAux /= 1000U;
 8004ba8:	f7fb fa9c 	bl	80000e4 <__udivsi3>
        wAux1 = (((int32_t)hTargetFinal) - ((int32_t)hCurrentReference)) * 65536;
 8004bac:	1bad      	subs	r5, r5, r6
        pHandle->RampRemainingStep++;
 8004bae:	1c41      	adds	r1, r0, #1
 8004bb0:	60e1      	str	r1, [r4, #12]
        wAux1 = (((int32_t)hTargetFinal) - ((int32_t)hCurrentReference)) * 65536;
 8004bb2:	0428      	lsls	r0, r5, #16
        wAux1 /= ((int32_t)pHandle->RampRemainingStep);
 8004bb4:	f7fb fb20 	bl	80001f8 <__divsi3>
        pHandle->IncDecAmount = wAux1;
 8004bb8:	61a0      	str	r0, [r4, #24]
 8004bba:	e7ec      	b.n	8004b96 <STC_ExecRamp+0x56>

08004bbc <STC_CalcTorqueReference>:
    int32_t wCurrentReference;
    int16_t hMeasuredSpeed;
    int16_t hTargetSpeed;
    int16_t hError;

    if (MCM_TORQUE_MODE == pHandle->Mode)
 8004bbc:	7802      	ldrb	r2, [r0, #0]
{
 8004bbe:	b570      	push	{r4, r5, r6, lr}
 8004bc0:	0004      	movs	r4, r0
    if (MCM_TORQUE_MODE == pHandle->Mode)
 8004bc2:	2a04      	cmp	r2, #4
 8004bc4:	d116      	bne.n	8004bf4 <STC_CalcTorqueReference+0x38>
    {
      wCurrentReference = pHandle->TorqueRef;
 8004bc6:	6885      	ldr	r5, [r0, #8]
      wCurrentReference = pHandle->SpeedRefUnitExt;
    }

    /* Update the speed reference or the torque reference according to the mode
       and terminates the ramp if needed */
    if (pHandle->RampRemainingStep > 1U)
 8004bc8:	68e3      	ldr	r3, [r4, #12]
 8004bca:	2b01      	cmp	r3, #1
 8004bcc:	d914      	bls.n	8004bf8 <STC_CalcTorqueReference+0x3c>
    {
      /* Increment/decrement the reference value */
      wCurrentReference += pHandle->IncDecAmount;
 8004bce:	69a1      	ldr	r1, [r4, #24]

      /* Decrement the number of remaining steps */
      pHandle->RampRemainingStep--;
 8004bd0:	3b01      	subs	r3, #1
      wCurrentReference += pHandle->IncDecAmount;
 8004bd2:	186d      	adds	r5, r5, r1
    }
    else if (1U == pHandle->RampRemainingStep)
    {
      /* Set the backup value of hTargetFinal */
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
      pHandle->RampRemainingStep = 0U;
 8004bd4:	60e3      	str	r3, [r4, #12]
      /* Run the speed control loop */

      /* Compute speed error */
#ifndef FULL_MISRA_C_COMPLIANCY_SPD_TORQ_CTRL
      //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
      hTargetSpeed = (int16_t)(wCurrentReference >> 16);
 8004bd6:	142e      	asrs	r6, r5, #16
    if (MCM_SPEED_MODE == pHandle->Mode)
 8004bd8:	2a03      	cmp	r2, #3
 8004bda:	d114      	bne.n	8004c06 <STC_CalcTorqueReference+0x4a>
#else
      hTargetSpeed = (int16_t)(wCurrentReference / 65536);
#endif
      hMeasuredSpeed = SPD_GetAvrgMecSpeedUnit(pHandle->SPD);
 8004bdc:	6960      	ldr	r0, [r4, #20]
 8004bde:	f7ff ff56 	bl	8004a8e <SPD_GetAvrgMecSpeedUnit>
      hError = hTargetSpeed - hMeasuredSpeed;
 8004be2:	1a31      	subs	r1, r6, r0
      hTorqueReference = PI_Controller(pHandle->PISpeed, (int32_t)hError);
 8004be4:	b209      	sxth	r1, r1
 8004be6:	6920      	ldr	r0, [r4, #16]
 8004be8:	f7ff fe6a 	bl	80048c0 <PI_Controller>

      pHandle->SpeedRefUnitExt = wCurrentReference;
 8004bec:	6065      	str	r5, [r4, #4]
      pHandle->TorqueRef = ((int32_t)hTorqueReference) * 65536;
 8004bee:	0405      	lsls	r5, r0, #16
 8004bf0:	60a5      	str	r5, [r4, #8]
    }
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (hTorqueReference);
}
 8004bf2:	bd70      	pop	{r4, r5, r6, pc}
      wCurrentReference = pHandle->SpeedRefUnitExt;
 8004bf4:	6845      	ldr	r5, [r0, #4]
 8004bf6:	e7e7      	b.n	8004bc8 <STC_CalcTorqueReference+0xc>
    else if (1U == pHandle->RampRemainingStep)
 8004bf8:	2b01      	cmp	r3, #1
 8004bfa:	d1ec      	bne.n	8004bd6 <STC_CalcTorqueReference+0x1a>
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 8004bfc:	2302      	movs	r3, #2
 8004bfe:	5ee5      	ldrsh	r5, [r4, r3]
      pHandle->RampRemainingStep = 0U;
 8004c00:	2300      	movs	r3, #0
      wCurrentReference = ((int32_t)pHandle->TargetFinal) * 65536;
 8004c02:	042d      	lsls	r5, r5, #16
      pHandle->RampRemainingStep = 0U;
 8004c04:	e7e6      	b.n	8004bd4 <STC_CalcTorqueReference+0x18>
      hTorqueReference = (int16_t)(wCurrentReference >> 16);
 8004c06:	b230      	sxth	r0, r6
 8004c08:	e7f2      	b.n	8004bf0 <STC_CalcTorqueReference+0x34>

08004c0a <STC_GetMecSpeedRefUnitDefault>:
__weak int16_t STC_GetMecSpeedRefUnitDefault(SpeednTorqCtrl_Handle_t *pHandle)
{
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  return ((MC_NULL == pHandle) ? 0 : pHandle->MecSpeedRefUnitDefault);
#else
  return (pHandle->MecSpeedRefUnitDefault);
 8004c0a:	232c      	movs	r3, #44	; 0x2c
 8004c0c:	5ec0      	ldrsh	r0, [r0, r3]
#endif
}
 8004c0e:	4770      	bx	lr

08004c10 <STC_GetDefaultIqdref>:
    IqdRefDefault.q = pHandle->TorqueRefDefault;
    IqdRefDefault.d = pHandle->IdrefDefault;
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
  return (IqdRefDefault);
 8004c10:	8e02      	ldrh	r2, [r0, #48]	; 0x30
 8004c12:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 8004c14:	0412      	lsls	r2, r2, #16
 8004c16:	b298      	uxth	r0, r3
{
 8004c18:	b082      	sub	sp, #8
  return (IqdRefDefault);
 8004c1a:	4310      	orrs	r0, r2
}
 8004c1c:	b002      	add	sp, #8
 8004c1e:	4770      	bx	lr

08004c20 <STC_ForceSpeedReferenceToCurrentSpeed>:
  *
  * - Called during the CHARGE_BOOT_CAP, SWITCH_OVER and WAIT_STOP_MOTOR states of the MC state machine
  * into MediumFrequencyTask to initialize the speed reference.
  */
__weak void STC_ForceSpeedReferenceToCurrentSpeed(SpeednTorqCtrl_Handle_t *pHandle)
{
 8004c20:	b510      	push	{r4, lr}
 8004c22:	0004      	movs	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->SpeedRefUnitExt = ((int32_t)SPD_GetAvrgMecSpeedUnit(pHandle->SPD)) * (int32_t)65536;
 8004c24:	6940      	ldr	r0, [r0, #20]
 8004c26:	f7ff ff32 	bl	8004a8e <SPD_GetAvrgMecSpeedUnit>
 8004c2a:	0400      	lsls	r0, r0, #16
 8004c2c:	6060      	str	r0, [r4, #4]
#ifdef NULL_PTR_CHECK_SPD_TRQ_CTL
  }
#endif
}
 8004c2e:	bd10      	pop	{r4, pc}

08004c30 <VSS_Clear>:
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->_Super.bSpeedErrorNumber = 0U;
 8004c30:	2300      	movs	r3, #0
    pHandle->hRemainingStep = 0U;
    pHandle->hElAngleAccu = 0;

    pHandle->bTransitionStarted = false;
    pHandle->bTransitionEnded = false;
    pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 8004c32:	8ec2      	ldrh	r2, [r0, #54]	; 0x36
    pHandle->_Super.bSpeedErrorNumber = 0U;
 8004c34:	7003      	strb	r3, [r0, #0]
    pHandle->_Super.hElAngle = 0;
 8004c36:	6043      	str	r3, [r0, #4]
    pHandle->_Super.hAvrMecSpeedUnit = 0;
 8004c38:	60c3      	str	r3, [r0, #12]
    pHandle->_Super.hMecAccelUnitP = 0;
 8004c3a:	8243      	strh	r3, [r0, #18]
    pHandle->wElAccDppP32 = 0;
 8004c3c:	6203      	str	r3, [r0, #32]
    pHandle->wElSpeedDpp32 = 0;
 8004c3e:	6243      	str	r3, [r0, #36]	; 0x24
    pHandle->hRemainingStep = 0U;
 8004c40:	8503      	strh	r3, [r0, #40]	; 0x28
    pHandle->bTransitionStarted = false;
 8004c42:	8583      	strh	r3, [r0, #44]	; 0x2c
    pHandle->hTransitionRemainingSteps = pHandle->hTransitionSteps;
 8004c44:	85c2      	strh	r2, [r0, #46]	; 0x2e
    pHandle->hElAngleAccu = 0;
 8004c46:	6303      	str	r3, [r0, #48]	; 0x30

    pHandle->bCopyObserver = false;
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
}
 8004c48:	4770      	bx	lr

08004c4a <VSS_Init>:
{
 8004c4a:	b510      	push	{r4, lr}
  VSS_Clear(pHandle);
 8004c4c:	f7ff fff0 	bl	8004c30 <VSS_Clear>
}
 8004c50:	bd10      	pop	{r4, pc}

08004c52 <VSS_SetMecAngle>:
  *
  * - Called during @ref RevUpCtrl "Rev-Up Control" and
  * @ref EncAlignCtrl "Encoder Alignment Controller procedure" initialization.
  */
__weak void VSS_SetMecAngle(VirtualSpeedSensor_Handle_t *pHandle, int16_t hMecAngle)
{
 8004c52:	b570      	push	{r4, r5, r6, lr}
 8004c54:	000d      	movs	r5, r1
 8004c56:	0004      	movs	r4, r0
    /* Nothing to do */
  }
  else
  {
#endif
    pHandle->hElAngleAccu = hMecAngle;
 8004c58:	8601      	strh	r1, [r0, #48]	; 0x30
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 8004c5a:	7841      	ldrb	r1, [r0, #1]
 8004c5c:	0028      	movs	r0, r5
 8004c5e:	f7fb facb 	bl	80001f8 <__divsi3>
    pHandle->_Super.hElAngle = hMecAngle;
 8004c62:	80a5      	strh	r5, [r4, #4]
    pHandle->_Super.hMecAngle = pHandle->hElAngleAccu / ((int16_t)pHandle->_Super.bElToMecRatio);
 8004c64:	80e0      	strh	r0, [r4, #6]
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
}
 8004c66:	bd70      	pop	{r4, r5, r6, pc}

08004c68 <VSS_SetMecAcceleration>:
    int32_t wMecAccDppP32;
    uint16_t hNbrStep;
    int16_t hCurrentMecSpeedDpp;
    int16_t hFinalMecSpeedDpp;

    if (false == pHandle->bTransitionStarted)
 8004c68:	0003      	movs	r3, r0
{
 8004c6a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    if (false == pHandle->bTransitionStarted)
 8004c6c:	332c      	adds	r3, #44	; 0x2c
 8004c6e:	781b      	ldrb	r3, [r3, #0]
{
 8004c70:	0004      	movs	r4, r0
 8004c72:	000f      	movs	r7, r1
 8004c74:	0015      	movs	r5, r2
    if (false == pHandle->bTransitionStarted)
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d111      	bne.n	8004c9e <VSS_SetMecAcceleration+0x36>
        pHandle->_Super.hElSpeedDpp = (int16_t)((((int32_t)hFinalMecSpeedUnit)
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
                                              / (((int32_t)SPEED_UNIT)
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));

        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 8004c7a:	7843      	ldrb	r3, [r0, #1]
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
 8004c7c:	69c0      	ldr	r0, [r0, #28]
        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 8004c7e:	9300      	str	r3, [sp, #0]
                                               * ((int32_t)pHandle->_Super.DPPConvFactor))
 8004c80:	4348      	muls	r0, r1
                                               * ((int32_t)pHandle->_Super.hMeasurementFrequency)));
 8004c82:	8b61      	ldrh	r1, [r4, #26]
 8004c84:	0109      	lsls	r1, r1, #4
                                              / (((int32_t)SPEED_UNIT)
 8004c86:	f7fb fab7 	bl	80001f8 <__divsi3>
 8004c8a:	9001      	str	r0, [sp, #4]
      if (0U == hDurationms)
 8004c8c:	2d00      	cmp	r5, #0
 8004c8e:	d107      	bne.n	8004ca0 <VSS_SetMecAcceleration+0x38>
        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 8004c90:	0003      	movs	r3, r0
 8004c92:	9a00      	ldr	r2, [sp, #0]
        pHandle->_Super.hAvrMecSpeedUnit = hFinalMecSpeedUnit;
 8004c94:	81a7      	strh	r7, [r4, #12]
        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 8004c96:	4353      	muls	r3, r2

        pHandle->hRemainingStep = 0U;
 8004c98:	8525      	strh	r5, [r4, #40]	; 0x28
        pHandle->_Super.hElSpeedDpp *= ((int16_t)pHandle->_Super.bElToMecRatio);
 8004c9a:	81e3      	strh	r3, [r4, #14]

        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 8004c9c:	8567      	strh	r7, [r4, #42]	; 0x2a
      /* Nothing to do */
    }
#ifdef NULL_PTR_CHECK_VIR_SPD_SEN
  }
#endif
}
 8004c9e:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
        hNbrStep = (uint16_t)((((uint32_t)hDurationms) * ((uint32_t)pHandle->hSpeedSamplingFreqHz)) / 1000U);
 8004ca0:	21fa      	movs	r1, #250	; 0xfa
 8004ca2:	8ea0      	ldrh	r0, [r4, #52]	; 0x34
 8004ca4:	0089      	lsls	r1, r1, #2
 8004ca6:	4368      	muls	r0, r5
 8004ca8:	f7fb fa1c 	bl	80000e4 <__udivsi3>
        hNbrStep++;
 8004cac:	3001      	adds	r0, #1
 8004cae:	b286      	uxth	r6, r0
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 8004cb0:	230e      	movs	r3, #14
 8004cb2:	5ee5      	ldrsh	r5, [r4, r3]
        pHandle->hRemainingStep = hNbrStep;
 8004cb4:	8526      	strh	r6, [r4, #40]	; 0x28
        if (0U == hNbrStep)
 8004cb6:	2e00      	cmp	r6, #0
 8004cb8:	d010      	beq.n	8004cdc <VSS_SetMecAcceleration+0x74>
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 8004cba:	466b      	mov	r3, sp
 8004cbc:	2204      	movs	r2, #4
 8004cbe:	5e9b      	ldrsh	r3, [r3, r2]
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 8004cc0:	9900      	ldr	r1, [sp, #0]
 8004cc2:	0028      	movs	r0, r5
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 8004cc4:	9301      	str	r3, [sp, #4]
        hCurrentMecSpeedDpp = pHandle->_Super.hElSpeedDpp / ((int16_t)pHandle->_Super.bElToMecRatio);
 8004cc6:	f7fb fa97 	bl	80001f8 <__divsi3>
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 8004cca:	9b01      	ldr	r3, [sp, #4]
 8004ccc:	0031      	movs	r1, r6
 8004cce:	1a18      	subs	r0, r3, r0
                         * ((int32_t)65536)) / ((int32_t )hNbrStep);
 8004cd0:	0400      	lsls	r0, r0, #16
          wMecAccDppP32 = ((((int32_t)hFinalMecSpeedDpp) - ((int32_t)hCurrentMecSpeedDpp))
 8004cd2:	f7fb fa91 	bl	80001f8 <__divsi3>
          pHandle->wElAccDppP32 = wMecAccDppP32 * ((int16_t)pHandle->_Super.bElToMecRatio);
 8004cd6:	9b00      	ldr	r3, [sp, #0]
 8004cd8:	4343      	muls	r3, r0
 8004cda:	6223      	str	r3, [r4, #32]
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 8004cdc:	042b      	lsls	r3, r5, #16
        pHandle->hFinalMecSpeedUnit = hFinalMecSpeedUnit;
 8004cde:	8567      	strh	r7, [r4, #42]	; 0x2a
        pHandle->wElSpeedDpp32 = ((int32_t)pHandle->_Super.hElSpeedDpp) * ((int32_t)65536);
 8004ce0:	6263      	str	r3, [r4, #36]	; 0x24
}
 8004ce2:	e7dc      	b.n	8004c9e <VSS_SetMecAcceleration+0x36>

08004ce4 <memset>:
 8004ce4:	0003      	movs	r3, r0
 8004ce6:	1882      	adds	r2, r0, r2
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d100      	bne.n	8004cee <memset+0xa>
 8004cec:	4770      	bx	lr
 8004cee:	7019      	strb	r1, [r3, #0]
 8004cf0:	3301      	adds	r3, #1
 8004cf2:	e7f9      	b.n	8004ce8 <memset+0x4>

08004cf4 <memcpy>:
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	b510      	push	{r4, lr}
 8004cf8:	429a      	cmp	r2, r3
 8004cfa:	d100      	bne.n	8004cfe <memcpy+0xa>
 8004cfc:	bd10      	pop	{r4, pc}
 8004cfe:	5ccc      	ldrb	r4, [r1, r3]
 8004d00:	54c4      	strb	r4, [r0, r3]
 8004d02:	3301      	adds	r3, #1
 8004d04:	e7f8      	b.n	8004cf8 <memcpy+0x4>
	...

08004d08 <_init>:
 8004d08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d0a:	46c0      	nop			; (mov r8, r8)
 8004d0c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d0e:	bc08      	pop	{r3}
 8004d10:	469e      	mov	lr, r3
 8004d12:	4770      	bx	lr

08004d14 <_fini>:
 8004d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d16:	46c0      	nop			; (mov r8, r8)
 8004d18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d1a:	bc08      	pop	{r3}
 8004d1c:	469e      	mov	lr, r3
 8004d1e:	4770      	bx	lr
