<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml mips.twx mips.ncd -o mips.twr mips.pcf -ucf P8_PIN_NEW.ucf

</twCmdLine><twDesign>mips.ncd</twDesign><twDesignPath>mips.ncd</twDesignPath><twPCF>mips.pcf</twPCF><twPcfPath>mips.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="fgg676"><twDevName>xc6slx100</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.000</twMinPer></twConstHead><twPinLimitRpt anchorID="6"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="7" type="MAXPERIOD" name="Tpllper_CLKIN" slack="12.630" period="40.000" constraintValue="40.000" deviceLimit="52.630" freqLimit="19.001" physResource="CLOCK/pll_base_inst/PLL_ADV/CLKIN1" logResource="CLOCK/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="CLOCK/clkin1"/><twPinLimit anchorID="8" type="MAXPERIOD" name="Tpllper_CLKFB" slack="12.630" period="40.000" constraintValue="40.000" deviceLimit="52.630" freqLimit="19.001" physResource="CLOCK/pll_base_inst/PLL_ADV/CLKFBOUT" logResource="CLOCK/pll_base_inst/PLL_ADV/CLKFBOUT" locationPin="PLL_ADV_X0Y2.CLKFBOUT" clockNet="CLOCK/clkfbout"/><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tdcmpw_CLKIN_25_50" slack="30.000" period="40.000" constraintValue="20.000" deviceLimit="5.000" physResource="CLOCK/pll_base_inst/PLL_ADV/CLKIN1" logResource="CLOCK/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="CLOCK/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="10" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_CLOCK_clkout1 = PERIOD TIMEGRP &quot;CLOCK_clkout1&quot; TS_clk_in / 0.8 HIGH 50%;</twConstName><twItemCnt>14592</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>136</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>14.730</twMinPer></twConstHead><twPathRptBanner iPaths="445" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X4Y82.DIA2), 445 paths
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.270</twSlack><twSrc BELType="FF">CPU/MEM_WB/IR_MW_29</twSrc><twDest BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>13.891</twTotPathDel><twClkSkew dest = "1.946" src = "2.435">0.489</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/MEM_WB/IR_MW_29</twSrc><twDest BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X31Y147.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X31Y147.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;31&gt;</twComp><twBEL>CPU/MEM_WB/IR_MW_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y135.C2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.843</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y135.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/Stall/Stall3</twComp><twBEL>CPU/Controller_W/RegWrite8_SW5_G</twBEL><twBEL>CPU/Controller_W/RegWrite8_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y145.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.644</twDelInfo><twComp>N525</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y145.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Controller_W/RegWrite3</twComp><twBEL>CPU/Forward/A1_D[4]_RegWrite_W_AND_247_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y157.A5</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">1.789</twDelInfo><twComp>CPU/Forward/A1_D[4]_RegWrite_W_AND_247_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y157.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Bridge/LED/RD&lt;4&gt;</twComp><twBEL>CPU/Forward/A2_M[4]_RegWrite_W_AND_271_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y157.C1</twSite><twDelType>net</twDelType><twFanCnt>153</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>CPU/ForwardRTM&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y157.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>CPU/CP0/hwint_pend&lt;10&gt;</twComp><twBEL>CPU/Mmux_MFRTM210</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y169.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.903</twDelInfo><twComp>PrWD&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y169.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>Bridge/Timer/mem&lt;0&gt;_3</twComp><twBEL>CPU/DM/Mmux_WD_Verified&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X4Y82.DIA2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.309</twDelInfo><twComp>CPU/DM/WD_Verified&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X4Y82.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.320</twLogDel><twRouteDel>11.571</twRouteDel><twTotDel>13.891</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk2</twDestClk><twPctLog>16.7</twPctLog><twPctRoute>83.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.650</twSlack><twSrc BELType="FF">CPU/MEM_WB/IR_MW_29</twSrc><twDest BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>13.511</twTotPathDel><twClkSkew dest = "1.946" src = "2.435">0.489</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/MEM_WB/IR_MW_29</twSrc><twDest BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X31Y147.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X31Y147.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;31&gt;</twComp><twBEL>CPU/MEM_WB/IR_MW_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y135.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.464</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y135.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/Stall/Stall3</twComp><twBEL>CPU/Controller_W/RegWrite8_SW5_F</twBEL><twBEL>CPU/Controller_W/RegWrite8_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y145.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.644</twDelInfo><twComp>N525</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y145.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Controller_W/RegWrite3</twComp><twBEL>CPU/Forward/A1_D[4]_RegWrite_W_AND_247_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y157.A5</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">1.789</twDelInfo><twComp>CPU/Forward/A1_D[4]_RegWrite_W_AND_247_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y157.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Bridge/LED/RD&lt;4&gt;</twComp><twBEL>CPU/Forward/A2_M[4]_RegWrite_W_AND_271_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y157.C1</twSite><twDelType>net</twDelType><twFanCnt>153</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>CPU/ForwardRTM&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y157.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>CPU/CP0/hwint_pend&lt;10&gt;</twComp><twBEL>CPU/Mmux_MFRTM210</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y169.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.903</twDelInfo><twComp>PrWD&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y169.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>Bridge/Timer/mem&lt;0&gt;_3</twComp><twBEL>CPU/DM/Mmux_WD_Verified&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X4Y82.DIA2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.309</twDelInfo><twComp>CPU/DM/WD_Verified&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X4Y82.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.319</twLogDel><twRouteDel>11.192</twRouteDel><twTotDel>13.511</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk2</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.085</twSlack><twSrc BELType="FF">CPU/MEM_WB/IR_MW_27</twSrc><twDest BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>13.076</twTotPathDel><twClkSkew dest = "1.946" src = "2.435">0.489</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/MEM_WB/IR_MW_27</twSrc><twDest BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X31Y147.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X31Y147.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;31&gt;</twComp><twBEL>CPU/MEM_WB/IR_MW_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y135.C3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.028</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y135.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/Stall/Stall3</twComp><twBEL>CPU/Controller_W/RegWrite8_SW5_G</twBEL><twBEL>CPU/Controller_W/RegWrite8_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y145.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.644</twDelInfo><twComp>N525</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y145.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Controller_W/RegWrite3</twComp><twBEL>CPU/Forward/A1_D[4]_RegWrite_W_AND_247_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y157.A5</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">1.789</twDelInfo><twComp>CPU/Forward/A1_D[4]_RegWrite_W_AND_247_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y157.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Bridge/LED/RD&lt;4&gt;</twComp><twBEL>CPU/Forward/A2_M[4]_RegWrite_W_AND_271_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y157.C1</twSite><twDelType>net</twDelType><twFanCnt>153</twFanCnt><twDelInfo twEdge="twRising">1.083</twDelInfo><twComp>CPU/ForwardRTM&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y157.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>CPU/CP0/hwint_pend&lt;10&gt;</twComp><twBEL>CPU/Mmux_MFRTM210</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y169.C4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.903</twDelInfo><twComp>PrWD&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y169.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>Bridge/Timer/mem&lt;0&gt;_3</twComp><twBEL>CPU/DM/Mmux_WD_Verified&lt;10&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X4Y82.DIA2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.309</twDelInfo><twComp>CPU/DM/WD_Verified&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X4Y82.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.320</twLogDel><twRouteDel>10.756</twRouteDel><twTotDel>13.076</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk2</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="220" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X1Y84.DIA2), 220 paths
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.348</twSlack><twSrc BELType="FF">CPU/MEM_WB/IR_MW_29</twSrc><twDest BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>13.887</twTotPathDel><twClkSkew dest = "2.020" src = "2.435">0.415</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/MEM_WB/IR_MW_29</twSrc><twDest BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X31Y147.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X31Y147.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;31&gt;</twComp><twBEL>CPU/MEM_WB/IR_MW_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y135.C2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.843</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y135.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/Stall/Stall3</twComp><twBEL>CPU/Controller_W/RegWrite8_SW5_G</twBEL><twBEL>CPU/Controller_W/RegWrite8_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y145.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.644</twDelInfo><twComp>N525</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y145.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Controller_W/RegWrite3</twComp><twBEL>CPU/Forward/A1_D[4]_RegWrite_W_AND_247_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y157.A5</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">1.789</twDelInfo><twComp>CPU/Forward/A1_D[4]_RegWrite_W_AND_247_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y157.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Bridge/LED/RD&lt;4&gt;</twComp><twBEL>CPU/Forward/A2_M[4]_RegWrite_W_AND_271_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y169.C3</twSite><twDelType>net</twDelType><twFanCnt>153</twFanCnt><twDelInfo twEdge="twRising">1.842</twDelInfo><twComp>CPU/ForwardRTM&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y169.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>Bridge/Timer/mem&lt;0&gt;_3</twComp><twBEL>CPU/Mmux_MFRTM231</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y84.DIA2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.775</twDelInfo><twComp>PrWD&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y84.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.994</twLogDel><twRouteDel>11.893</twRouteDel><twTotDel>13.887</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk2</twDestClk><twPctLog>14.4</twPctLog><twPctRoute>85.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.728</twSlack><twSrc BELType="FF">CPU/MEM_WB/IR_MW_29</twSrc><twDest BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>13.507</twTotPathDel><twClkSkew dest = "2.020" src = "2.435">0.415</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/MEM_WB/IR_MW_29</twSrc><twDest BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X31Y147.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X31Y147.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;31&gt;</twComp><twBEL>CPU/MEM_WB/IR_MW_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y135.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.464</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y135.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/Stall/Stall3</twComp><twBEL>CPU/Controller_W/RegWrite8_SW5_F</twBEL><twBEL>CPU/Controller_W/RegWrite8_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y145.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.644</twDelInfo><twComp>N525</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y145.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Controller_W/RegWrite3</twComp><twBEL>CPU/Forward/A1_D[4]_RegWrite_W_AND_247_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y157.A5</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">1.789</twDelInfo><twComp>CPU/Forward/A1_D[4]_RegWrite_W_AND_247_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y157.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Bridge/LED/RD&lt;4&gt;</twComp><twBEL>CPU/Forward/A2_M[4]_RegWrite_W_AND_271_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y169.C3</twSite><twDelType>net</twDelType><twFanCnt>153</twFanCnt><twDelInfo twEdge="twRising">1.842</twDelInfo><twComp>CPU/ForwardRTM&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y169.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>Bridge/Timer/mem&lt;0&gt;_3</twComp><twBEL>CPU/Mmux_MFRTM231</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y84.DIA2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.775</twDelInfo><twComp>PrWD&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y84.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.993</twLogDel><twRouteDel>11.514</twRouteDel><twTotDel>13.507</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk2</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.057</twSlack><twSrc BELType="FF">CPU/MEM_WB/IR_MW_16</twSrc><twDest BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>13.180</twTotPathDel><twClkSkew dest = "2.020" src = "2.433">0.413</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/MEM_WB/IR_MW_16</twSrc><twDest BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X31Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X31Y148.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;18&gt;</twComp><twBEL>CPU/MEM_WB/IR_MW_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y147.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y147.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N364</twComp><twBEL>CPU/Controller_W/JALR_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y147.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>N364</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y147.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N364</twComp><twBEL>CPU/Controller_W/JALR</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y142.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>CPU/Controller_W/JALR</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y142.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/WriteReg_Data_W&lt;8&gt;</twComp><twBEL>CPU/Jump_W[2]_Jump_W[2]_OR_321_o_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y143.D3</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">1.100</twDelInfo><twComp>CPU/Jump_W[2]_Jump_W[2]_OR_321_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y143.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/WriteReg_Data_W&lt;2&gt;</twComp><twBEL>CPU/mux101121</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y169.C1</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">3.138</twDelInfo><twComp>CPU/WriteReg_Data_W&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y169.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.255</twDelInfo><twComp>Bridge/Timer/mem&lt;0&gt;_3</twComp><twBEL>CPU/Mmux_MFRTM231</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y84.DIA2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">3.775</twDelInfo><twComp>PrWD&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y84.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.973</twLogDel><twRouteDel>11.207</twRouteDel><twTotDel>13.180</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk2</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="445" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X4Y82.DIA5), 445 paths
</twPathRptBanner><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.602</twSlack><twSrc BELType="FF">CPU/MEM_WB/IR_MW_29</twSrc><twDest BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>13.559</twTotPathDel><twClkSkew dest = "1.946" src = "2.435">0.489</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/MEM_WB/IR_MW_29</twSrc><twDest BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X31Y147.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X31Y147.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;31&gt;</twComp><twBEL>CPU/MEM_WB/IR_MW_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y135.C2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.843</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y135.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>CPU/Stall/Stall3</twComp><twBEL>CPU/Controller_W/RegWrite8_SW5_G</twBEL><twBEL>CPU/Controller_W/RegWrite8_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y145.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.644</twDelInfo><twComp>N525</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y145.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Controller_W/RegWrite3</twComp><twBEL>CPU/Forward/A1_D[4]_RegWrite_W_AND_247_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y157.A5</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">1.789</twDelInfo><twComp>CPU/Forward/A1_D[4]_RegWrite_W_AND_247_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y157.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Bridge/LED/RD&lt;4&gt;</twComp><twBEL>CPU/Forward/A2_M[4]_RegWrite_W_AND_271_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y156.B1</twSite><twDelType>net</twDelType><twFanCnt>153</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>CPU/ForwardRTM&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y156.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>CPU/CP0/hwint_pend&lt;14&gt;</twComp><twBEL>CPU/Mmux_MFRTM51</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y157.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.325</twDelInfo><twComp>PrWD&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y157.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>CPU/CP0/PRId&lt;6&gt;</twComp><twBEL>CPU/DM/Mmux_WD_Verified&lt;13&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X4Y82.DIA5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.709</twDelInfo><twComp>CPU/DM/WD_Verified&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X4Y82.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.402</twLogDel><twRouteDel>11.157</twRouteDel><twTotDel>13.559</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk2</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>35.982</twSlack><twSrc BELType="FF">CPU/MEM_WB/IR_MW_29</twSrc><twDest BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>13.179</twTotPathDel><twClkSkew dest = "1.946" src = "2.435">0.489</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/MEM_WB/IR_MW_29</twSrc><twDest BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X31Y147.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X31Y147.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;31&gt;</twComp><twBEL>CPU/MEM_WB/IR_MW_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y135.D3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">2.464</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y135.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>CPU/Stall/Stall3</twComp><twBEL>CPU/Controller_W/RegWrite8_SW5_F</twBEL><twBEL>CPU/Controller_W/RegWrite8_SW5</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y145.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.644</twDelInfo><twComp>N525</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y145.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Controller_W/RegWrite3</twComp><twBEL>CPU/Forward/A1_D[4]_RegWrite_W_AND_247_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y157.A5</twSite><twDelType>net</twDelType><twFanCnt>70</twFanCnt><twDelInfo twEdge="twRising">1.789</twDelInfo><twComp>CPU/Forward/A1_D[4]_RegWrite_W_AND_247_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y157.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>Bridge/LED/RD&lt;4&gt;</twComp><twBEL>CPU/Forward/A2_M[4]_RegWrite_W_AND_271_o</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y156.B1</twSite><twDelType>net</twDelType><twFanCnt>153</twFanCnt><twDelInfo twEdge="twRising">0.847</twDelInfo><twComp>CPU/ForwardRTM&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y156.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>CPU/CP0/hwint_pend&lt;14&gt;</twComp><twBEL>CPU/Mmux_MFRTM51</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y157.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.325</twDelInfo><twComp>PrWD&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y157.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>CPU/CP0/PRId&lt;6&gt;</twComp><twBEL>CPU/DM/Mmux_WD_Verified&lt;13&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X4Y82.DIA5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.709</twDelInfo><twComp>CPU/DM/WD_Verified&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X4Y82.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.401</twLogDel><twRouteDel>10.778</twRouteDel><twTotDel>13.179</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk2</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.062</twSlack><twSrc BELType="FF">CPU/MEM_WB/IR_MW_16</twSrc><twDest BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>13.101</twTotPathDel><twClkSkew dest = "1.946" src = "2.433">0.487</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>CPU/MEM_WB/IR_MW_16</twSrc><twDest BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X31Y148.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X31Y148.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;18&gt;</twComp><twBEL>CPU/MEM_WB/IR_MW_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y147.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.390</twDelInfo><twComp>CPU/MEM_WB/IR_MW&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y147.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N364</twComp><twBEL>CPU/Controller_W/JALR_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y147.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>N364</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y147.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>N364</twComp><twBEL>CPU/Controller_W/JALR</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y142.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.261</twDelInfo><twComp>CPU/Controller_W/JALR</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y142.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/WriteReg_Data_W&lt;8&gt;</twComp><twBEL>CPU/Jump_W[2]_Jump_W[2]_OR_321_o_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y137.B3</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising">1.411</twDelInfo><twComp>CPU/Jump_W[2]_Jump_W[2]_OR_321_o1</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y137.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/MFRSE&lt;13&gt;</twComp><twBEL>CPU/mux1031</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y156.B5</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">2.081</twDelInfo><twComp>CPU/WriteReg_Data_W&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y156.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>CPU/CP0/hwint_pend&lt;14&gt;</twComp><twBEL>CPU/Mmux_MFRTM51</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y157.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.325</twDelInfo><twComp>PrWD&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y157.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>CPU/CP0/PRId&lt;6&gt;</twComp><twBEL>CPU/DM/Mmux_WD_Verified&lt;13&gt;11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X4Y82.DIA5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.709</twDelInfo><twComp>CPU/DM/WD_Verified&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X4Y82.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>2.381</twLogDel><twRouteDel>10.720</twRouteDel><twTotDel>13.101</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="50.000">clk2</twDestClk><twPctLog>18.2</twPctLog><twPctRoute>81.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLOCK_clkout1 = PERIOD TIMEGRP &quot;CLOCK_clkout1&quot; TS_clk_in / 0.8 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/IM/InstructionMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X2Y66.ADDRA12), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.020</twSlack><twSrc BELType="FF">CPU/PC/PCOut_11</twSrc><twDest BELType="RAM">CPU/IM/InstructionMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.555</twTotPathDel><twClkSkew dest = "0.974" src = "0.789">-0.185</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/PC/PCOut_11</twSrc><twDest BELType='RAM'>CPU/IM/InstructionMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X31Y140.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>CPU/PC/PCOut&lt;11&gt;</twComp><twBEL>CPU/PC/PCOut_11</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y66.ADDRA12</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.423</twDelInfo><twComp>CPU/PC/PCOut&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y66.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>CPU/IM/InstructionMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/IM/InstructionMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.423</twRouteDel><twTotDel>0.555</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk2</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/IM/InstructionMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X2Y68.ADDRA5), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.023</twSlack><twSrc BELType="FF">CPU/PC/PCOut_4</twSrc><twDest BELType="RAM">CPU/IM/InstructionMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.560</twTotPathDel><twClkSkew dest = "0.972" src = "0.785">-0.187</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/PC/PCOut_4</twSrc><twDest BELType='RAM'>CPU/IM/InstructionMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X29Y140.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>CPU/PC/PCOut&lt;7&gt;</twComp><twBEL>CPU/PC/PCOut_4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y68.ADDRA5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.428</twDelInfo><twComp>CPU/PC/PCOut&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y68.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>CPU/IM/InstructionMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/IM/InstructionMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.428</twRouteDel><twTotDel>0.560</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk2</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/IM/InstructionMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAMB16_X2Y68.ADDRA7), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.030</twSlack><twSrc BELType="FF">CPU/PC/PCOut_6</twSrc><twDest BELType="RAM">CPU/IM/InstructionMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twTotPathDel>0.567</twTotPathDel><twClkSkew dest = "0.972" src = "0.785">-0.187</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>CPU/PC/PCOut_6</twSrc><twDest BELType='RAM'>CPU/IM/InstructionMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X29Y140.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X29Y140.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>CPU/PC/PCOut&lt;7&gt;</twComp><twBEL>CPU/PC/PCOut_6</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y68.ADDRA7</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.435</twDelInfo><twComp>CPU/PC/PCOut&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y68.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>CPU/IM/InstructionMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/IM/InstructionMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.435</twRouteDel><twTotDel>0.567</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk2</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="35"><twPinLimitBanner>Component Switching Limit Checks: TS_CLOCK_clkout1 = PERIOD TIMEGRP &quot;CLOCK_clkout1&quot; TS_clk_in / 0.8 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="36" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="46.430" period="50.000" constraintValue="50.000" deviceLimit="3.570" freqLimit="280.112" physResource="CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y84.CLKA" clockNet="clk2"/><twPinLimit anchorID="37" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="46.430" period="50.000" constraintValue="50.000" deviceLimit="3.570" freqLimit="280.112" physResource="CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X4Y82.CLKA" clockNet="clk2"/><twPinLimit anchorID="38" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="46.430" period="50.000" constraintValue="50.000" deviceLimit="3.570" freqLimit="280.112" physResource="CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" logResource="CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X1Y82.CLKA" clockNet="clk2"/></twPinLimitRpt></twConst><twConst anchorID="39" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_clk_in = PERIOD &quot;clk_in&quot; 40 ns;" ScopeName="">TS_CLOCK_clkout0 = PERIOD TIMEGRP &quot;CLOCK_clkout0&quot; TS_clk_in / 0.4 HIGH 50%;</twConstName><twItemCnt>113153870</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9452</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>27.460</twMinPer></twConstHead><twPathRptBanner iPaths="959" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/MEM_WB/RD_MW_18 (SLICE_X34Y154.C4), 959 paths
</twPathRptBanner><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.270</twSlack><twSrc BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/MEM_WB/RD_MW_18</twDest><twTotPathDel>12.957</twTotPathDel><twClkSkew dest = "2.013" src = "2.436">0.423</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/MEM_WB/RD_MW_18</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X2Y78.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X2Y78.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y166.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.404</twDelInfo><twComp>wrapper_WD&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y166.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT241</twComp><twBEL>CPU/DM/Mmux_RD22221</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y166.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>CPU/DM/Mmux_RD2222</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y166.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT241</twComp><twBEL>CPU/DM/Mmux_RD2221</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y176.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.315</twDelInfo><twComp>CPU/DM/Mmux_RD222</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y176.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT102</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT102</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y176.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT101</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y176.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT102</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT106</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y154.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.675</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT105</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y154.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>CPU/MEM_WB/RD_MW&lt;19&gt;</twComp><twBEL>CPU/MEM_WB/RD_MW_18_rstpot</twBEL><twBEL>CPU/MEM_WB/RD_MW_18</twBEL></twPathDel><twLogDel>3.485</twLogDel><twRouteDel>9.472</twRouteDel><twTotDel>12.957</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk1</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.316</twSlack><twSrc BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/MEM_WB/RD_MW_18</twDest><twTotPathDel>12.900</twTotPathDel><twClkSkew dest = "2.013" src = "2.447">0.434</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/MEM_WB/RD_MW_18</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X1Y84.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X1Y84.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y165.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.238</twDelInfo><twComp>wrapper_WD&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT81</twComp><twBEL>CPU/DM/Mmux_RD2311</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y176.C3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.224</twDelInfo><twComp>CPU/DM/Mmux_RD231</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y176.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT102</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT102</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y176.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT101</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y176.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT102</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT106</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y154.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.675</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT105</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y154.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>CPU/MEM_WB/RD_MW&lt;19&gt;</twComp><twBEL>CPU/MEM_WB/RD_MW_18_rstpot</twBEL><twBEL>CPU/MEM_WB/RD_MW_18</twBEL></twPathDel><twLogDel>3.221</twLogDel><twRouteDel>9.679</twRouteDel><twTotDel>12.900</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk1</twDestClk><twPctLog>25.0</twPctLog><twPctRoute>75.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.572</twSlack><twSrc BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/MEM_WB/RD_MW_18</twDest><twTotPathDel>12.718</twTotPathDel><twClkSkew dest = "2.013" src = "2.373">0.360</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/MEM_WB/RD_MW_18</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X4Y82.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X4Y82.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y166.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.165</twDelInfo><twComp>wrapper_WD&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y166.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT241</twComp><twBEL>CPU/DM/Mmux_RD22221</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y166.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>CPU/DM/Mmux_RD2222</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y166.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT241</twComp><twBEL>CPU/DM/Mmux_RD2221</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y176.C6</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.315</twDelInfo><twComp>CPU/DM/Mmux_RD222</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y176.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT102</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT102</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y176.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT101</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y176.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT102</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT106</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y154.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.675</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT105</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y154.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>CPU/MEM_WB/RD_MW&lt;19&gt;</twComp><twBEL>CPU/MEM_WB/RD_MW_18_rstpot</twBEL><twBEL>CPU/MEM_WB/RD_MW_18</twBEL></twPathDel><twLogDel>3.485</twLogDel><twRouteDel>9.233</twRouteDel><twTotDel>12.718</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk1</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="959" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/MEM_WB/RD_MW_19 (SLICE_X34Y154.D3), 959 paths
</twPathRptBanner><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.280</twSlack><twSrc BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/MEM_WB/RD_MW_19</twDest><twTotPathDel>12.947</twTotPathDel><twClkSkew dest = "2.013" src = "2.436">0.423</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/MEM_WB/RD_MW_19</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X2Y78.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X2Y78.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y166.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.404</twDelInfo><twComp>wrapper_WD&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y166.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT241</twComp><twBEL>CPU/DM/Mmux_RD22221</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y166.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>CPU/DM/Mmux_RD2222</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y166.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT241</twComp><twBEL>CPU/DM/Mmux_RD2221</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y175.C3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.517</twDelInfo><twComp>CPU/DM/Mmux_RD222</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y175.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT112</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT112</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y175.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT111</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y175.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT112</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT116</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y154.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.463</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT115</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y154.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>CPU/MEM_WB/RD_MW&lt;19&gt;</twComp><twBEL>CPU/MEM_WB/RD_MW_19_rstpot</twBEL><twBEL>CPU/MEM_WB/RD_MW_19</twBEL></twPathDel><twLogDel>3.485</twLogDel><twRouteDel>9.462</twRouteDel><twTotDel>12.947</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk1</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.366</twSlack><twSrc BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/MEM_WB/RD_MW_19</twDest><twTotPathDel>12.850</twTotPathDel><twClkSkew dest = "2.013" src = "2.447">0.434</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/MEM_WB/RD_MW_19</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X1Y84.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X1Y84.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y165.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.238</twDelInfo><twComp>wrapper_WD&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT81</twComp><twBEL>CPU/DM/Mmux_RD2311</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y175.C1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.386</twDelInfo><twComp>CPU/DM/Mmux_RD231</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y175.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT112</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT112</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y175.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT111</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y175.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT112</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT116</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y154.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.463</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT115</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y154.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>CPU/MEM_WB/RD_MW&lt;19&gt;</twComp><twBEL>CPU/MEM_WB/RD_MW_19_rstpot</twBEL><twBEL>CPU/MEM_WB/RD_MW_19</twBEL></twPathDel><twLogDel>3.221</twLogDel><twRouteDel>9.629</twRouteDel><twTotDel>12.850</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk1</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.582</twSlack><twSrc BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/MEM_WB/RD_MW_19</twDest><twTotPathDel>12.708</twTotPathDel><twClkSkew dest = "2.013" src = "2.373">0.360</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/MEM_WB/RD_MW_19</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X4Y82.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X4Y82.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y166.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.165</twDelInfo><twComp>wrapper_WD&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y166.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT241</twComp><twBEL>CPU/DM/Mmux_RD22221</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y166.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>CPU/DM/Mmux_RD2222</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y166.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT241</twComp><twBEL>CPU/DM/Mmux_RD2221</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y175.C3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.517</twDelInfo><twComp>CPU/DM/Mmux_RD222</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y175.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT112</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT112</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y175.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.542</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT111</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y175.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT112</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT116</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y154.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.463</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT115</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y154.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>CPU/MEM_WB/RD_MW&lt;19&gt;</twComp><twBEL>CPU/MEM_WB/RD_MW_19_rstpot</twBEL><twBEL>CPU/MEM_WB/RD_MW_19</twBEL></twPathDel><twLogDel>3.485</twLogDel><twRouteDel>9.223</twRouteDel><twTotDel>12.708</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk1</twDestClk><twPctLog>27.4</twPctLog><twPctRoute>72.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="959" iCriticalPaths="0" sType="EndPoint">Paths for end point CPU/MEM_WB/RD_MW_21 (SLICE_X37Y154.B6), 959 paths
</twPathRptBanner><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>36.664</twSlack><twSrc BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/MEM_WB/RD_MW_21</twDest><twTotPathDel>12.555</twTotPathDel><twClkSkew dest = "2.016" src = "2.447">0.431</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/MEM_WB/RD_MW_21</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X1Y84.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X1Y84.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y165.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">3.238</twDelInfo><twComp>wrapper_WD&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT81</twComp><twBEL>CPU/DM/Mmux_RD2311</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y174.C4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.392</twDelInfo><twComp>CPU/DM/Mmux_RD231</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y174.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT142</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT142</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y174.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT141</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT142</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT146</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y154.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.196</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT145</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y154.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>CPU/MEM_WB/RD_MW&lt;23&gt;</twComp><twBEL>CPU/MEM_WB/RD_MW_21_rstpot</twBEL><twBEL>CPU/MEM_WB/RD_MW_21</twBEL></twPathDel><twLogDel>3.197</twLogDel><twRouteDel>9.358</twRouteDel><twTotDel>12.555</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk1</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.002</twSlack><twSrc BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/MEM_WB/RD_MW_21</twDest><twTotPathDel>12.228</twTotPathDel><twClkSkew dest = "2.016" src = "2.436">0.420</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/MEM_WB/RD_MW_21</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16_X2Y78.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X2Y78.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y166.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">2.404</twDelInfo><twComp>wrapper_WD&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y166.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT241</twComp><twBEL>CPU/DM/Mmux_RD22221</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y166.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>CPU/DM/Mmux_RD2222</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y166.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT241</twComp><twBEL>CPU/DM/Mmux_RD2221</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y174.C5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">3.099</twDelInfo><twComp>CPU/DM/Mmux_RD222</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y174.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT142</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT142</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y174.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT141</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT142</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT146</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y154.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.196</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT145</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y154.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>CPU/MEM_WB/RD_MW&lt;23&gt;</twComp><twBEL>CPU/MEM_WB/RD_MW_21_rstpot</twBEL><twBEL>CPU/MEM_WB/RD_MW_21</twBEL></twPathDel><twLogDel>3.461</twLogDel><twRouteDel>8.767</twRouteDel><twTotDel>12.228</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk1</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>37.194</twSlack><twSrc BELType="RAM">CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType="FF">CPU/MEM_WB/RD_MW_21</twDest><twTotPathDel>12.099</twTotPathDel><twClkSkew dest = "2.016" src = "2.373">0.357</twClkSkew><twDelConst>50.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.453" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.350</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twSrc><twDest BELType='FF'>CPU/MEM_WB/RD_MW_21</twDest><twLogLvls>4</twLogLvls><twSrcSite>RAMB16_X4Y82.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="50.000">clk2</twSrcClk><twPathDel><twSite>RAMB16_X4Y82.DOA7</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twComp><twBEL>CPU/DM/DataMemory/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y165.A4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.782</twDelInfo><twComp>wrapper_WD&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y165.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT81</twComp><twBEL>CPU/DM/Mmux_RD2311</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y174.C4</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">3.392</twDelInfo><twComp>CPU/DM/Mmux_RD231</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y174.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT142</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT142</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y174.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT141</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y174.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT142</twComp><twBEL>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT146</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y154.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.196</twDelInfo><twComp>CPU/Mmux_PrRD[31]_CP0Out_M[31]_mux_34_OUT145</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y154.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>CPU/MEM_WB/RD_MW&lt;23&gt;</twComp><twBEL>CPU/MEM_WB/RD_MW_21_rstpot</twBEL><twBEL>CPU/MEM_WB/RD_MW_21</twBEL></twPathDel><twLogDel>3.197</twLogDel><twRouteDel>8.902</twRouteDel><twTotDel>12.099</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk1</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLOCK_clkout0 = PERIOD TIMEGRP &quot;CLOCK_clkout0&quot; TS_clk_in / 0.4 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1 (SLICE_X68Y161.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.394</twSlack><twSrc BELType="FF">wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twSrc><twDest BELType="FF">wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1</twDest><twTotPathDel>0.396</twTotPathDel><twClkSkew dest = "0.043" src = "0.041">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twSrc><twDest BELType='FF'>wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X69Y161.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X69Y161.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp><twBEL>wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y161.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X68Y161.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2</twComp><twBEL>wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.150</twRouteDel><twTotDel>0.396</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk1</twDestClk><twPctLog>62.1</twPctLog><twPctRoute>37.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Bridge/MiniUART/tx_data_7 (SLICE_X22Y153.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.415</twSlack><twSrc BELType="FF">Bridge/MiniUART/tx_data_7</twSrc><twDest BELType="FF">Bridge/MiniUART/tx_data_7</twDest><twTotPathDel>0.415</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Bridge/MiniUART/tx_data_7</twSrc><twDest BELType='FF'>Bridge/MiniUART/tx_data_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y153.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X22Y153.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Bridge/MiniUART/tx_data&lt;7&gt;</twComp><twBEL>Bridge/MiniUART/tx_data_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y153.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.025</twDelInfo><twComp>Bridge/MiniUART/tx_data&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y153.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>Bridge/MiniUART/tx_data&lt;7&gt;</twComp><twBEL>Bridge/MiniUART/tx_data_7_dpot</twBEL><twBEL>Bridge/MiniUART/tx_data_7</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.025</twRouteDel><twTotDel>0.415</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk1</twDestClk><twPctLog>94.0</twPctLog><twPctRoute>6.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point Bridge/MiniUART/U_TX_UNIT/U_CTRL_SHFT/fsm (SLICE_X22Y160.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.423</twSlack><twSrc BELType="FF">Bridge/MiniUART/U_TX_UNIT/U_CTRL_SHFT/fsm</twSrc><twDest BELType="FF">Bridge/MiniUART/U_TX_UNIT/U_CTRL_SHFT/fsm</twDest><twTotPathDel>0.423</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>Bridge/MiniUART/U_TX_UNIT/U_CTRL_SHFT/fsm</twSrc><twDest BELType='FF'>Bridge/MiniUART/U_TX_UNIT/U_CTRL_SHFT/fsm</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X22Y160.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk1</twSrcClk><twPathDel><twSite>SLICE_X22Y160.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>Bridge/MiniUART/U_TX_UNIT/U_CTRL_SHFT/fsm</twComp><twBEL>Bridge/MiniUART/U_TX_UNIT/U_CTRL_SHFT/fsm</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y160.D6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.033</twDelInfo><twComp>Bridge/MiniUART/U_TX_UNIT/U_CTRL_SHFT/fsm</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y160.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>Bridge/MiniUART/U_TX_UNIT/U_CTRL_SHFT/fsm</twComp><twBEL>Bridge/MiniUART/U_TX_UNIT/U_CTRL_SHFT/fsm_inv1_INV_0</twBEL><twBEL>Bridge/MiniUART/U_TX_UNIT/U_CTRL_SHFT/fsm</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.033</twRouteDel><twTotDel>0.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk1</twDestClk><twPctLog>92.2</twPctLog><twPctRoute>7.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="64"><twPinLimitBanner>Component Switching Limit Checks: TS_CLOCK_clkout0 = PERIOD TIMEGRP &quot;CLOCK_clkout0&quot; TS_clk_in / 0.4 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="65" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="96.430" period="100.000" constraintValue="100.000" deviceLimit="3.570" freqLimit="280.112" physResource="wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X4Y78.CLKA" clockNet="clk1"/><twPinLimit anchorID="66" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="96.430" period="100.000" constraintValue="100.000" deviceLimit="3.570" freqLimit="280.112" physResource="wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" logResource="wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB" locationPin="RAMB16_X4Y78.CLKB" clockNet="clk1"/><twPinLimit anchorID="67" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="96.430" period="100.000" constraintValue="100.000" deviceLimit="3.570" freqLimit="280.112" physResource="wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" logResource="wrapper/FIFO_wrapper/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA" locationPin="RAMB16_X4Y76.CLKA" clockNet="clk1"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="68"><twConstRollup name="TS_clk_in" fullName="TS_clk_in = PERIOD TIMEGRP &quot;clk_in&quot; 40 ns HIGH 50%;" type="origin" depth="0" requirement="40.000" prefType="period" actual="10.000" actualRollup="11.784" errors="0" errorRollup="0" items="0" itemsRollup="113168462"/><twConstRollup name="TS_CLOCK_clkout1" fullName="TS_CLOCK_clkout1 = PERIOD TIMEGRP &quot;CLOCK_clkout1&quot; TS_clk_in / 0.8 HIGH 50%;" type="child" depth="1" requirement="50.000" prefType="period" actual="14.730" actualRollup="N/A" errors="0" errorRollup="0" items="14592" itemsRollup="0"/><twConstRollup name="TS_CLOCK_clkout0" fullName="TS_CLOCK_clkout0 = PERIOD TIMEGRP &quot;CLOCK_clkout0&quot; TS_clk_in / 0.4 HIGH 50%;" type="child" depth="1" requirement="100.000" prefType="period" actual="27.460" actualRollup="N/A" errors="0" errorRollup="0" items="113153870" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="69">0</twUnmetConstCnt><twDataSheet anchorID="70" twNameLen="15"><twClk2SUList anchorID="71" twDestWidth="6"><twDest>clk_in</twDest><twClk2SU><twSrc>clk_in</twSrc><twRiseRise>19.735</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="72"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>113168462</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>21819</twConnCnt></twConstCov><twStats anchorID="73"><twMinPer>27.460</twMinPer><twFootnote number="1" /><twMaxFreq>36.417</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Dec 22 19:08:39 2019 </twTimestamp></twFoot><twClientInfo anchorID="74"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 4775 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
