Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date             : Sun Oct  8 12:54:50 2017
| Host             : niklas-precision running 64-bit Ubuntu 16.04.3 LTS
| Command          : report_power -file z_turn_wrapper_power_routed.rpt -pb z_turn_wrapper_power_summary_routed.pb -rpx z_turn_wrapper_power_routed.rpx
| Design           : z_turn_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.626 |
| Dynamic (W)              | 2.445 |
| Device Static (W)        | 0.180 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 54.7  |
| Junction Temperature (C) | 55.3  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.021 |       12 |       --- |             --- |
| Slice Logic              |     0.205 |    63496 |       --- |             --- |
|   LUT as Logic           |     0.195 |    39714 |     53200 |           74.65 |
|   CARRY4                 |     0.009 |     8614 |     13300 |           64.77 |
|   Register               |    <0.001 |    11463 |    106400 |           10.77 |
|   F7/F8 Muxes            |    <0.001 |      538 |     53200 |            1.01 |
|   LUT as Distributed RAM |    <0.001 |        8 |     17400 |            0.05 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register  |    <0.001 |       63 |     17400 |            0.36 |
|   Others                 |     0.000 |      231 |       --- |             --- |
| Signals                  |     0.232 |    42359 |       --- |             --- |
| MMCM                     |     0.101 |        1 |         4 |           25.00 |
| PLL                      |     0.109 |        1 |         4 |           25.00 |
| I/O                      |     0.243 |      102 |       125 |           81.60 |
| PS7                      |     1.534 |        1 |       --- |             --- |
| Static Power             |     0.180 |          |           |                 |
| Total                    |     2.626 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.493 |       0.470 |      0.023 |
| Vccaux    |       1.800 |     0.142 |       0.119 |      0.023 |
| Vcco33    |       3.300 |     0.070 |       0.069 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.765 |       0.721 |      0.043 |
| Vccpaux   |       1.800 |     0.062 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+-----------------------------------------------------+-----------------+
| Clock                         | Domain                                              | Constraint (ns) |
+-------------------------------+-----------------------------------------------------+-----------------+
| clk_fpga_0                    | z_turn_i/ps7/inst/FCLK_CLK_unbuffered[0]            |             6.0 |
| clk_fpga_1                    | z_turn_i/ps7/inst/FCLK_CLK_unbuffered[1]            |            20.0 |
| clk_fpga_2                    | z_turn_i/ps7/inst/FCLK_CLK2                         |            10.0 |
| clk_fpga_2                    | z_turn_i/ps7/inst/FCLK_CLK_unbuffered[2]            |            10.0 |
| clk_out1_z_turn_clk_wiz_0_0   | z_turn_i/clk_wiz_0/inst/clk_out1_z_turn_clk_wiz_0_0 |             6.0 |
| clk_out1_z_turn_clk_wiz_1_0_1 | z_turn_i/clk_wiz_1/inst/clk_out1_z_turn_clk_wiz_1_0 |            44.3 |
| clkfbout_z_turn_clk_wiz_0_0   | z_turn_i/clk_wiz_0/inst/clkfbout_z_turn_clk_wiz_0_0 |            10.0 |
| clkfbout_z_turn_clk_wiz_1_0_1 | z_turn_i/clk_wiz_1/inst/clkfbout_z_turn_clk_wiz_1_0 |            90.0 |
+-------------------------------+-----------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| z_turn_wrapper                                   |     2.445 |
|   iic_0_scl_iobuf                                |     0.002 |
|   iic_0_sda_iobuf                                |     0.002 |
|   z_turn_i                                       |     2.202 |
|     axi_i2s_adi_0                                |    <0.001 |
|       U0                                         |    <0.001 |
|         axi_i2s_adi_S_AXI_inst                   |    <0.001 |
|         ctrl                                     |    <0.001 |
|           clkgen                                 |    <0.001 |
|           tx_gen.tx                              |    <0.001 |
|           tx_sync                                |     0.000 |
|         pl330_dma_tx_gen.tx_fifo                 |    <0.001 |
|           fifo                                   |    <0.001 |
|             data_fifo_reg_0_7_12_17              |    <0.001 |
|             data_fifo_reg_0_7_18_23              |    <0.001 |
|     clk_wiz_0                                    |     0.110 |
|       inst                                       |     0.110 |
|     clk_wiz_1                                    |     0.101 |
|       inst                                       |     0.101 |
|     proc_sys_reset_0                             |     0.002 |
|       U0                                         |     0.002 |
|         EXT_LPF                                  |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT              |    <0.001 |
|         SEQ                                      |    <0.001 |
|           SEQ_COUNTER                            |    <0.001 |
|     proc_sys_reset_1                             |    <0.001 |
|       U0                                         |    <0.001 |
|         EXT_LPF                                  |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT              |    <0.001 |
|         SEQ                                      |    <0.001 |
|           SEQ_COUNTER                            |    <0.001 |
|     ps7                                          |     1.537 |
|       inst                                       |     1.537 |
|     ultrasonicAXItoPWM_0                         |     0.434 |
|       inst                                       |     0.321 |
|         ultrasonicAXItoPWM_v1_0_S00_AXI_inst     |     0.008 |
|     ultrasonicShiftControl_0                     |     0.015 |
|       inst                                       |     0.015 |
|         ultrasonicShiftControl_v1_0_S00_AXI_inst |    <0.001 |
|     util_vector_logic_0                          |    <0.001 |
|     util_vector_logic_1                          |    <0.001 |
|     util_vector_logic_2                          |    <0.001 |
|     xlconcat                                     |     0.000 |
|     xlconcat_0                                   |     0.000 |
|     xlconcat_1                                   |     0.000 |
|     xlconcat_2                                   |     0.000 |
|     z_turn_ps_7_axi_periph_0                     |     0.003 |
|       s00_couplers                               |     0.003 |
|         auto_pc                                  |     0.003 |
|           inst                                   |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s |     0.003 |
|               RD.ar_channel_0                    |    <0.001 |
|                 ar_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               RD.r_channel_0                     |    <0.001 |
|                 rd_data_fifo_0                   |    <0.001 |
|                 transaction_fifo_0               |    <0.001 |
|               SI_REG                             |     0.001 |
|                 ar_pipe                          |    <0.001 |
|                 aw_pipe                          |    <0.001 |
|                 b_pipe                           |    <0.001 |
|                 r_pipe                           |    <0.001 |
|               WR.aw_channel_0                    |    <0.001 |
|                 aw_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               WR.b_channel_0                     |    <0.001 |
|                 bid_fifo_0                       |    <0.001 |
|                 bresp_fifo_0                     |    <0.001 |
|       xbar                                       |    <0.001 |
|         inst                                     |    <0.001 |
|           gen_sasd.crossbar_sasd_0               |    <0.001 |
|             addr_arbiter_inst                    |    <0.001 |
|             gen_decerr.decerr_slave_inst         |    <0.001 |
|             reg_slice_r                          |    <0.001 |
|             splitter_ar                          |    <0.001 |
|             splitter_aw                          |    <0.001 |
|     z_turn_ps_7_axi_periph_1                     |     0.000 |
+--------------------------------------------------+-----------+


