# SystemVerilog-Exercises
Solutions to the exercises I completed as part of the Cadence SV course
