{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668219579479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668219579493 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2018  Intel Corporation. All rights reserved. " "Copyright (C) 2018  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668219579493 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668219579493 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668219579493 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668219579493 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668219579493 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668219579493 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668219579493 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668219579493 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668219579493 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668219579493 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668219579493 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668219579493 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details. " "refer to the applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668219579493 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 12 09:19:38 2022 " "Processing started: Sat Nov 12 09:19:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668219579493 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1668219579493 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off PR8 -c PR8 --vector_source=C:/My_works/4_year/PLIS/PR8/Waveform1.vwf --testbench_file=C:/My_works/4_year/PLIS/PR8/simulation/modelsim/Waveform1.vwf.vt " "Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off PR8 -c PR8 --vector_source=C:/My_works/4_year/PLIS/PR8/Waveform1.vwf --testbench_file=C:/My_works/4_year/PLIS/PR8/simulation/modelsim/Waveform1.vwf.vt" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1668219579493 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PR8 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"PR8\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1668219579718 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1668219579847 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "a " "Ignoring output pin \"a\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1668219579847 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "a\[3\] " "Ignoring output pin \"a\[3\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1668219579847 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "a\[2\] " "Ignoring output pin \"a\[2\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1668219579847 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "a\[1\] " "Ignoring output pin \"a\[1\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1668219579847 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "a\[0\] " "Ignoring output pin \"a\[0\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1668219579847 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "b " "Ignoring output pin \"b\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1668219579847 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "b\[3\] " "Ignoring output pin \"b\[3\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1668219579847 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "b\[2\] " "Ignoring output pin \"b\[2\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1668219579847 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "b\[1\] " "Ignoring output pin \"b\[1\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1668219579847 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "b\[0\] " "Ignoring output pin \"b\[0\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1668219579847 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "c " "Ignoring output pin \"c\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1668219579847 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "c\[3\] " "Ignoring output pin \"c\[3\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1668219579847 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "c\[2\] " "Ignoring output pin \"c\[2\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1668219579847 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "c\[1\] " "Ignoring output pin \"c\[1\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1668219579847 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "c\[0\] " "Ignoring output pin \"c\[0\]\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1668219579847 ""}
{ "Warning" "WTBO_UNSUPPORTED_OUTPUT_PORTS" "f " "Ignoring output pin \"f\" in vector source file when writing test bench files" {  } {  } 0 201005 "Ignoring output pin \"%1!s!\" in vector source file when writing test bench files" 0 0 "EDA Netlist Writer" 0 -1 1668219579847 ""}
{ "Info" "ITBO_DONE_VT_GENERATION" "C:/My_works/4_year/PLIS/PR8/simulation/modelsim/Waveform1.vwf.vt " "Generated Verilog Test Bench File C:/My_works/4_year/PLIS/PR8/simulation/modelsim/Waveform1.vwf.vt for simulation" {  } {  } 0 201000 "Generated Verilog Test Bench File %1!s! for simulation" 0 0 "EDA Netlist Writer" 0 -1 1668219579847 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 17 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668219579882 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 12 09:19:39 2022 " "Processing ended: Sat Nov 12 09:19:39 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668219579882 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668219579882 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668219579882 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1668219579882 ""}
