# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# Library Manager: Library "memory_project_4152_v2" contents cleared.
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v $dsn/src/word.v $dsn/src/word_tb.v $dsn/src/mem.v $dsn/src/mem_tb.v $dsn/src/d_flip_flop.v $dsn/src/d_flip_flop_tb.v $dsn/src/fsm.v $dsn/src/fsm_tb.v
# Pass 1. Scanning modules hierarchy.
# Pass 2. Processing instantiations.
# Info: VCP2876 d_flip_flop.v : (10, 10): Implicit net declaration, symbol S1 has not been declared in module d_flip_flop.
# Info: VCP2876 d_flip_flop.v : (11, 10): Implicit net declaration, symbol R1 has not been declared in module d_flip_flop.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Unit top modules: sr_latch_tb bitcell_tb word_tb mem_tb d_flip_flop_tb fsm_tb.
# $root top modules: sr_latch_tb bitcell_tb word_tb mem_tb d_flip_flop_tb fsm_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r fsm
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.3 [s]
# SLP: Finished : 0.3 [s]
# SLP: 483 (96.79%) primitives and 16 (3.21%) other processes in SLP
# SLP: 1017 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4699 kB (elbread=437 elab2=4127 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  17:01, 23 Kasým 2022 Çarþamba
#  Simulation has been initialized
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
asim -O5 +access +r fsm_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 483 (92.88%) primitives and 37 (7.12%) other processes in SLP
# SLP: 1042 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4711 kB (elbread=437 elab2=4139 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Saltuk\Deeers\Integrated\prj\memory_project_4152\Verilog\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  17:01, 23 Kasým 2022 Çarþamba
#  Simulation has been initialized
# VSIM: 1 object(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Saltuk/Deeers/Integrated/prj/memory_project_4152/Verilog/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
run
# RUNTIME: Info: RUNTIME_0068 fsm_tb.v (71): $finish called.
# KERNEL: Time: 189900 ps,  Iteration: 0,  Instance: /fsm_tb,  Process: @INITIAL#43_29@.
# KERNEL: stopped at time: 189900 ps
# VSIM: Simulation has finished. There are no more test vectors to simulate.
