// Seed: 287553504
module module_0 (
    input tri0 id_0
    , id_17,
    input tri1 id_1,
    output supply1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input tri0 id_5,
    input wire id_6,
    output wire id_7,
    output tri0 id_8
    , id_18,
    output tri id_9,
    input tri id_10,
    output uwire id_11,
    output uwire id_12,
    output wire id_13,
    output tri0 id_14,
    input supply1 id_15
);
  supply1 id_19, id_20, id_21;
  wire id_22;
  assign id_21 = 1;
endmodule
module module_1 (
    input wand id_0
);
  supply0 id_2, id_3 = 1, id_4;
  assign id_2 = id_0;
  module_0(
      id_3, id_3, id_4, id_3, id_3, id_4, id_3, id_2, id_3, id_3, id_2, id_2, id_2, id_4, id_4, id_0
  );
  assign id_3 = 1'b0;
endmodule
