strict digraph "" {
	node [label="\N"];
	"948:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e132e9550>",
		fillcolor=springgreen,
		label="948:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"951:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e132e9710>",
		fillcolor=springgreen,
		label="951:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"948:IF" -> "951:IF"	 [cond="['PAUSEVAL_DEL2']",
		label="!(PAUSEVAL_DEL2)",
		lineno=948];
	"948:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e132e9e10>",
		fillcolor=turquoise,
		label="948:BL
set_pause_stats <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e132e9510>]",
		style=filled,
		typ=Block];
	"948:IF" -> "948:BL"	 [cond="['PAUSEVAL_DEL2']",
		label=PAUSEVAL_DEL2,
		lineno=948];
	"945:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e132e9e50>",
		fillcolor=turquoise,
		label="945:BL
set_pause_stats <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e132e9d10>]",
		style=filled,
		typ=Block];
	"Leaf_943:AL"	 [def_var="['set_pause_stats']",
		label="Leaf_943:AL"];
	"945:BL" -> "Leaf_943:AL"	 [cond="[]",
		lineno=None];
	"951:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e132e9090>",
		fillcolor=turquoise,
		label="951:BL
set_pause_stats <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f2e132e9ad0>]",
		style=filled,
		typ=Block];
	"951:IF" -> "951:BL"	 [cond="['append_end_frame']",
		label=append_end_frame,
		lineno=951];
	"944:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f2e132e9f10>",
		fillcolor=turquoise,
		label="944:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"945:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f2e132e9610>",
		fillcolor=springgreen,
		label="945:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"944:BL" -> "945:IF"	 [cond="[]",
		lineno=None];
	"945:IF" -> "948:IF"	 [cond="['reset_int']",
		label="!(reset_int)",
		lineno=945];
	"945:IF" -> "945:BL"	 [cond="['reset_int']",
		label=reset_int,
		lineno=945];
	"951:BL" -> "Leaf_943:AL"	 [cond="[]",
		lineno=None];
	"943:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f2e132e9910>",
		clk_sens=True,
		fillcolor=gold,
		label="943:AL",
		sens="['TX_CLK', 'reset_int']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['append_end_frame', 'reset_int', 'PAUSEVAL_DEL2']"];
	"943:AL" -> "944:BL"	 [cond="[]",
		lineno=None];
	"948:BL" -> "Leaf_943:AL"	 [cond="[]",
		lineno=None];
}
