
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000048                       # Number of seconds simulated
sim_ticks                                    47591000                       # Number of ticks simulated
final_tick                                   47591000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 146834                       # Simulator instruction rate (inst/s)
host_op_rate                                   146831                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               43420248                       # Simulator tick rate (ticks/s)
host_mem_usage                                 745972                       # Number of bytes of host memory used
host_seconds                                     1.10                       # Real time elapsed on the host
sim_insts                                      160932                       # Number of instructions simulated
sim_ops                                        160932                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           24704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           13568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              38272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        24704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24704                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 598                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          519089744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          285095921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             804185665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     519089744                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        519089744                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         519089744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         285095921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            804185665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         599                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       599                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  38336                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   38336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      47572500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   599                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    333.714286                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   203.245362                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   328.526808                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           38     33.93%     33.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           20     17.86%     51.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           17     15.18%     66.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10      8.93%     75.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      4.46%     80.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      3.57%     83.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      2.68%     86.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.89%     87.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           14     12.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          112                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      5503250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                16734500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    2995000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9187.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27937.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       805.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    805.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      483                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      79419.87                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE       13952250                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF         1560000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT        31479000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.throughput                    804185665                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                 512                       # Transaction distribution
system.membus.trans_dist::ReadResp                511                       # Transaction distribution
system.membus.trans_dist::ReadExReq                87                       # Transaction distribution
system.membus.trans_dist::ReadExResp               87                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          773                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          424                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1197                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        24704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        13568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total               38272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                  38272                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy              716500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3607749                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1977250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.2                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups                   21521                       # Number of BP lookups
system.cpu.branchPred.condPredicted             14295                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               932                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                12625                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   10557                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             83.619802                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    2253                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 78                       # Number of incorrect RAS predictions.
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                        44151                       # DTB read hits
system.cpu.dtb.read_misses                         51                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                    44202                       # DTB read accesses
system.cpu.dtb.write_hits                       17996                       # DTB write hits
system.cpu.dtb.write_misses                        24                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                   18020                       # DTB write accesses
system.cpu.dtb.data_hits                        62147                       # DTB hits
system.cpu.dtb.data_misses                         75                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                    62222                       # DTB accesses
system.cpu.itb.fetch_hits                       21127                       # ITB hits
system.cpu.itb.fetch_misses                        35                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                   21162                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                  109                       # Number of system calls
system.cpu.numCycles                            95183                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              28485                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         181065                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       21521                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              12810                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         33714                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    3140                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                   9951                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           756                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                     21127                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   590                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              75053                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.412495                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.238578                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    41339     55.08%     55.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     4729      6.30%     61.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2774      3.70%     65.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2984      3.98%     69.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     3074      4.10%     73.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     2359      3.14%     76.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     1721      2.29%     78.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     1165      1.55%     80.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    14908     19.86%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                75053                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.226101                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.902283                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    31278                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                  8374                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     32264                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  1124                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2013                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 2807                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   109                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 178327                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   285                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   2013                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    32563                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    1887                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3318                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     32087                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  3185                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 176552                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                     11                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                  2154                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands              138537                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                245657                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           244715                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               941                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                126281                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    12256                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                223                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            111                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      8607                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                45266                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               18604                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              3103                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              753                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     172719                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 119                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    168505                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               117                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           11389                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         7942                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             10                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         75053                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.245147                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.946325                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               19001     25.32%     25.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               13099     17.45%     42.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               11801     15.72%     58.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                9770     13.02%     71.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               11046     14.72%     86.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                6160      8.21%     94.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                2433      3.24%     97.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1032      1.38%     99.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 711      0.95%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           75053                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     103      3.30%      3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      3.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1766     56.64%     59.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1249     40.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               103      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                104018     61.73%     61.79% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1393      0.83%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                44874     26.63%     89.25% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               18115     10.75%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 168505                       # Type of FU issued
system.cpu.iq.rate                           1.770327                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        3118                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018504                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             413221                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            183298                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       165209                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                2077                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                977                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          908                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 170385                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    1135                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             8354                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         3126                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          896                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           99                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            51                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2013                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1384                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   210                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              172916                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               455                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 45266                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                18604                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                119                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      3                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     1                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             51                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            183                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          730                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  913                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                167128                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 44209                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1377                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            78                       # number of nop insts executed
system.cpu.iew.exec_refs                        62236                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    19385                       # Number of branches executed
system.cpu.iew.exec_stores                      18027                       # Number of stores executed
system.cpu.iew.exec_rate                     1.755860                       # Inst execution rate
system.cpu.iew.wb_sent                         166407                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        166117                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    108746                       # num instructions producing a value
system.cpu.iew.wb_consumers                    135641                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.745238                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.801719                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           11845                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             109                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               826                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        73040                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.203587                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.738423                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        24508     33.55%     33.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        20639     28.26%     61.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         7590     10.39%     72.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         3650      5.00%     77.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1649      2.26%     79.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2515      3.44%     82.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1755      2.40%     85.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1392      1.91%     87.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         9342     12.79%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        73040                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               160950                       # Number of instructions committed
system.cpu.commit.committedOps                 160950                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          59848                       # Number of memory references committed
system.cpu.commit.loads                         42140                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      18527                       # Number of branches committed
system.cpu.commit.fp_insts                        907                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    158446                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 1791                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          121      0.08%      0.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            99592     61.88%     61.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1387      0.86%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           42140     26.18%     89.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          17708     11.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            160950                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  9342                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                       236090                       # The number of ROB reads
system.cpu.rob.rob_writes                      347614                       # The number of ROB writes
system.cpu.timesIdled                             311                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           20130                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      160932                       # Number of Instructions Simulated
system.cpu.committedOps                        160932                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.591449                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.591449                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.690764                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.690764                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   232564                       # number of integer regfile reads
system.cpu.int_regfile_writes                  130839                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       905                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        3                       # number of floating regfile writes
system.cpu.misc_regfile_reads                       1                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.icache.tags.replacements                68                       # number of replacements
system.cpu.icache.tags.tagsinuse           237.431533                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               20579                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               386                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             53.313472                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   237.431533                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.463733                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.463733                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          318                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          282                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.621094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             42640                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            42640                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst        20579                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           20579                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         20579                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            20579                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        20579                       # number of overall hits
system.cpu.icache.overall_hits::total           20579                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          548                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           548                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          548                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            548                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          548                       # number of overall misses
system.cpu.icache.overall_misses::total           548                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     25846996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25846996                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     25846996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25846996                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     25846996                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25846996                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        21127                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        21127                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        21127                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        21127                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        21127                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        21127                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.025938                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025938                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.025938                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025938                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.025938                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025938                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 47166.051095                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47166.051095                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 47166.051095                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47166.051095                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 47166.051095                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47166.051095                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     6.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          161                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          161                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          161                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          161                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          161                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          161                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          387                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          387                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          387                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          387                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          387                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          387                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     18338251                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18338251                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     18338251                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18338251                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     18338251                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18338251                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.018318                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018318                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.018318                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018318                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.018318                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018318                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 47385.661499                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47385.661499                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 47385.661499                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47385.661499                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 47385.661499                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47385.661499                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           167.551203                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               52682                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               212                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            248.500000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   167.551203                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.163624                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.163624                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          212                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          199                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.207031                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            106936                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           106936                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data        35467                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           35467                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        17215                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          17215                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data         52682                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            52682                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        52682                       # number of overall hits
system.cpu.dcache.overall_hits::total           52682                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          187                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           187                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          493                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          493                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          680                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            680                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          680                       # number of overall misses
system.cpu.dcache.overall_misses::total           680                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     10481750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     10481750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     22060743                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     22060743                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     32542493                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     32542493                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     32542493                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     32542493                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        35654                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        35654                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        17708                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        17708                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        53362                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        53362                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        53362                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        53362                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.005245                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005245                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.027841                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027841                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.012743                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012743                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.012743                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012743                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 56052.139037                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56052.139037                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 44747.957404                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44747.957404                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 47856.607353                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47856.607353                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 47856.607353                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 47856.607353                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          406                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.555556                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           62                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          406                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          406                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          468                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          468                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          468                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          468                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          125                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          125                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           87                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           87                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          212                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          212                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          212                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          212                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      7206500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7206500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      4262750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4262750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     11469250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     11469250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     11469250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     11469250                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003506                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003506                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004913                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004913                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003973                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003973                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003973                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003973                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data        57652                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        57652                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 48997.126437                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48997.126437                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 54100.235849                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54100.235849                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 54100.235849                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54100.235849                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
