
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003967                       # Number of seconds simulated
sim_ticks                                  3966892227                       # Number of ticks simulated
final_tick                               533538236481                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 306351                       # Simulator instruction rate (inst/s)
host_op_rate                                   387523                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 299659                       # Simulator tick rate (ticks/s)
host_mem_usage                               16923100                       # Number of bytes of host memory used
host_seconds                                 13238.02                       # Real time elapsed on the host
sim_insts                                  4055473326                       # Number of instructions simulated
sim_ops                                    5130039967                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       568064                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       570112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       175232                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       355072                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1690112                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       387968                       # Number of bytes written to this memory
system.physmem.bytes_written::total            387968                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4438                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4454                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1369                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2774                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 13204                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3031                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3031                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1419751                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    143201269                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1290683                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    143717542                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1290683                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     44173623                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1452018                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     89508860                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               426054428                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1419751                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1290683                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1290683                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1452018                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5453135                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          97801497                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               97801497                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          97801497                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1419751                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    143201269                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1290683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    143717542                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1290683                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     44173623                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1452018                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     89508860                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              523855926                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 9512932                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3082255                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2530294                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206209                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1261804                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1195397                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300292                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8841                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3319118                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16774437                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3082255                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1495689                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3594967                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1038272                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1082084                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1632841                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92019                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8825079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.332040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.285701                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5230112     59.26%     59.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354439      4.02%     63.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          337428      3.82%     67.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316417      3.59%     70.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          261963      2.97%     73.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188304      2.13%     75.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134531      1.52%     77.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209746      2.38%     79.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1792139     20.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8825079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.324007                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.763330                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3473826                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1048119                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3435764                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        42316                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825051                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496503                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3874                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19944824                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10427                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825051                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3655323                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         632792                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       132028                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3289808                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       290074                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19355177                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          263                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        159189                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        80704                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           28                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26830076                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90169171                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90169171                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10034904                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3604                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1886                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           702327                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1900850                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1016008                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23795                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       425386                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18048386                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3499                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14604349                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23692                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5715345                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17484374                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          246                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8825079                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.654869                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.833134                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3339721     37.84%     37.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1713668     19.42%     57.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1362633     15.44%     72.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       815753      9.24%     81.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       833246      9.44%     91.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       381174      4.32%     95.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       242301      2.75%     98.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67168      0.76%     99.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69415      0.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8825079                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63736     58.89%     58.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20337     18.79%     77.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24164     22.33%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12011274     82.24%     82.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200621      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1543480     10.57%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847380      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14604349                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.535210                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             108237                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007411                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38165705                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23767457                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14234855                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14712586                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45720                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       668488                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          431                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          235                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       234038                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           71                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825051                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         540734                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        15983                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18051886                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        83491                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1900850                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1016008                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1878                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10647                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1429                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          235                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122057                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116197                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238254                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14364995                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465663                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       239353                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2299861                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018605                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834198                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.510049                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14245355                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14234855                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9204503                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24908913                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.496369                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369526                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5813566                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3253                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205348                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      8000028                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.529894                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.094707                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3412929     42.66%     42.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2046325     25.58%     68.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       848875     10.61%     78.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431577      5.39%     84.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450134      5.63%     89.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226635      2.83%     92.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155990      1.95%     94.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89770      1.12%     95.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       337793      4.22%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      8000028                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014329                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232359                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       337793                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25714836                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36931124                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5546                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 687853                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.951293                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.951293                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.051201                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.051201                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64933893                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19475605                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18710930                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3246                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 9512932                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3099554                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2513014                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       210611                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1282872                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1216390                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          329669                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9154                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3241263                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17077446                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3099554                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1546059                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3603450                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1109381                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        813356                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines          1595080                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96409                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8552001                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.461960                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.306870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4948551     57.86%     57.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          225137      2.63%     60.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          256241      3.00%     63.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          466918      5.46%     68.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          212548      2.49%     71.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          323910      3.79%     75.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          176396      2.06%     77.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          150206      1.76%     79.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1792094     20.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8552001                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.325825                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.795182                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3420399                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       766128                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3438355                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        35260                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        891856                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       527901                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3221                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20325665                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4742                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        891856                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3607641                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         170022                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       337712                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3281956                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       262807                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19528623                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         5252                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        140770                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        76107                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          982                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27338819                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     90972788                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     90972788                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16822445                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10516334                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4183                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2542                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           675936                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1821984                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       931230                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        13624                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       316615                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18346308                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4185                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14769868                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29528                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6192911                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18561186                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          857                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8552001                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.727066                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.915794                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3137334     36.69%     36.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1763987     20.63%     57.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1214938     14.21%     71.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       835046      9.76%     81.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       694261      8.12%     89.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       376809      4.41%     93.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       370750      4.34%     98.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        85730      1.00%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73146      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8552001                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         106833     77.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             2      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14817     10.68%     87.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17094     12.32%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12313981     83.37%     83.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       209130      1.42%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1627      0.01%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1473327      9.98%     94.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       771803      5.23%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14769868                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.552609                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             138746                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009394                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38260006                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24543549                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14341273                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14908614                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        29527                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       712310                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          238                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          155                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       235840                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        891856                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          68214                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9578                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18350496                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        64391                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1821984                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       931230                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2525                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6961                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          155                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       124139                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120969                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       245108                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14490529                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1374063                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       279334                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2116532                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2051521                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            742469                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.523245                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14352356                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14341273                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9389399                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26347613                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.507556                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356366                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9860134                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12110136                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6240395                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3328                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       213357                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7660145                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.580928                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.147499                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3166547     41.34%     41.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2020975     26.38%     67.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       829007     10.82%     78.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       413330      5.40%     83.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       423278      5.53%     89.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       166738      2.18%     91.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       181927      2.37%     94.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        93951      1.23%     95.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       364392      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7660145                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9860134                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12110136                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1805059                       # Number of memory references committed
system.switch_cpus1.commit.loads              1109669                       # Number of loads committed
system.switch_cpus1.commit.membars               1654                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1741048                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10910258                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       246394                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       364392                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25646115                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37593754                       # The number of ROB writes
system.switch_cpus1.timesIdled                   6299                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 960931                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9860134                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12110136                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9860134                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.964787                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.964787                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.036498                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.036498                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65144507                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19824236                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18807151                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3322                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  15                       # Number of system calls
system.switch_cpus2.numCycles                 9512932                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3391391                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2762865                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       229510                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1389977                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1322734                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          358430                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        10136                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3556421                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              18513097                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3391391                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1681164                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              4105758                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1179068                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        808235                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles          121                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines          1742835                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        93446                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      9418003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.431312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.301283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         5312245     56.41%     56.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          427811      4.54%     60.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          424618      4.51%     65.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          526545      5.59%     71.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          161716      1.72%     72.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          206694      2.19%     74.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          173417      1.84%     76.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          159069      1.69%     78.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         2025888     21.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      9418003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.356503                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.946098                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3729410                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       779201                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3925034                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        37202                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        947149                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       574129                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          310                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      22074919                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1830                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        947149                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3897888                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          55465                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       526967                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3791419                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       199108                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      21319213                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        124001                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        53091                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     29939204                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     99332263                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     99332263                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     18604393                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11334777                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3962                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2113                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           544257                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1973843                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1022226                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         9306                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       305386                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          20041743                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3977                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         16145522                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        34061                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6667834                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20155813                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          203                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      9418003                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.714325                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.905518                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3533744     37.52%     37.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1902628     20.20%     57.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1260282     13.38%     71.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       881093      9.36%     80.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       879184      9.34%     89.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       419461      4.45%     94.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       401724      4.27%     98.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        64430      0.68%     99.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        75457      0.80%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      9418003                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         101990     75.94%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.94% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16625     12.38%     88.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15687     11.68%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     13492340     83.57%     83.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       202092      1.25%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1845      0.01%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1599001      9.90%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       850244      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      16145522                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.697218                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             134302                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008318                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     41877410                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     26713693                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15695324                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      16279824                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        19905                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       759469                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          141                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       251292                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        947149                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          30813                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4852                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     20045724                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        44067                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1973843                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1022226                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2096                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3770                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          141                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       139101                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       129010                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       268111                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15867155                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1492029                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       278367                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2313523                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2266117                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            821494                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.667956                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15713471                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15695324                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         10193210                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         28769897                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.649893                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354301                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10821996                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     13340227                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6705539                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3774                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       231226                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      8470854                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.574838                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.145797                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3510841     41.45%     41.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2235104     26.39%     67.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       909282     10.73%     78.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       493455      5.83%     84.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       432977      5.11%     89.50% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       176378      2.08%     91.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       196844      2.32%     93.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       116452      1.37%     95.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       399521      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      8470854                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10821996                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      13340227                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1985305                       # Number of memory references committed
system.switch_cpus2.commit.loads              1214371                       # Number of loads committed
system.switch_cpus2.commit.membars               1876                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1935938                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         12008791                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       275701                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       399521                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            28116904                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           41039590                       # The number of ROB writes
system.switch_cpus2.timesIdled                   2298                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  94929                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10821996                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             13340227                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10821996                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.879037                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.879037                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.137609                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.137609                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        71224067                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       21815640                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       20389770                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3766                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 9512932                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3184057                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2593437                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       213437                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1280942                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1229340                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          335400                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9414                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3175516                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17591691                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3184057                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1564740                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3871301                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1148727                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        945476                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1554050                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        89676                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8923596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.439922                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.286006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5052295     56.62%     56.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          339660      3.81%     60.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          274968      3.08%     63.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          664131      7.44%     70.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          176718      1.98%     72.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          238485      2.67%     75.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          165224      1.85%     77.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           96673      1.08%     78.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1915442     21.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8923596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.334708                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.849240                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3314686                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       930831                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3723037                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        24071                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        930969                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       541350                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          326                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      21082424                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1683                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        930969                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3557154                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         114746                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       464959                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3499682                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       356081                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20338021                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          251                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        142914                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       115382                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28437857                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     94958190                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     94958190                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17446533                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10991299                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4256                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2550                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           996635                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1916680                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       993052                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        20567                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       289885                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19204098                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         4258                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15229782                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        31238                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6613171                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     20376991                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          789                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8923596                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.706687                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.893576                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3311149     37.11%     37.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1856568     20.81%     57.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1181229     13.24%     71.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       895909     10.04%     81.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       782124      8.76%     89.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       404310      4.53%     94.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       348607      3.91%     98.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        68259      0.76%     99.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        75441      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8923596                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          90140     69.10%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         20633     15.82%     84.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        19677     15.08%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12656084     83.10%     83.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       212607      1.40%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1701      0.01%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1520266      9.98%     94.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       839124      5.51%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15229782                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.600956                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             130452                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008566                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39544848                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25821708                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14840067                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15360234                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        58293                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       760981                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          390                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          185                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       252014                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           75                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        930969                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          66229                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         8273                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19208360                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        44438                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1916680                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       993052                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2529                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6615                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          185                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       128248                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       122927                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       251175                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14989048                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1425021                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       240732                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2241763                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2112305                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            816742                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.575650                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14850002                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14840067                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9655117                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27436025                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.559989                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351914                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10223860                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12566331                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6642085                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3469                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       216939                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7992627                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.572240                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.131150                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3279173     41.03%     41.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2134779     26.71%     67.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       862156     10.79%     78.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       493870      6.18%     84.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       395569      4.95%     89.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       163323      2.04%     91.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       193542      2.42%     94.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        96233      1.20%     95.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       373982      4.68%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7992627                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10223860                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12566331                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1896731                       # Number of memory references committed
system.switch_cpus3.commit.loads              1155693                       # Number of loads committed
system.switch_cpus3.commit.membars               1726                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1802558                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11326218                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       256232                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       373982                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26826892                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           39348468                       # The number of ROB writes
system.switch_cpus3.timesIdled                   4108                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 589336                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10223860                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12566331                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10223860                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.930464                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.930464                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.074733                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.074733                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        67430707                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20491372                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19434385                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3460                       # number of misc regfile writes
system.l20.replacements                          4487                       # number of replacements
system.l20.tagsinuse                      1023.344907                       # Cycle average of tags in use
system.l20.total_refs                           22541                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5511                       # Sample count of references to valid blocks.
system.l20.avg_refs                          4.090183                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.425844                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.088558                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   733.044838                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           272.785667                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.010181                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.006922                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.715864                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.266392                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999360                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         6012                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   6013                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             952                       # number of Writeback hits
system.l20.Writeback_hits::total                  952                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           50                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   50                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         6062                       # number of demand (read+write) hits
system.l20.demand_hits::total                    6063                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         6062                       # number of overall hits
system.l20.overall_hits::total                   6063                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         4438                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 4482                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         4438                       # number of demand (read+write) misses
system.l20.demand_misses::total                  4482                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         4438                       # number of overall misses
system.l20.overall_misses::total                 4482                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     13886992                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    757825340                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      771712332                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     13886992                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    757825340                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       771712332                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     13886992                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    757825340                       # number of overall miss cycles
system.l20.overall_miss_latency::total      771712332                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        10450                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              10495                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          952                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              952                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           50                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               50                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        10500                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               10545                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        10500                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              10545                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.424689                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.427061                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.422667                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.425036                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.422667                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.425036                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 315613.454545                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 170758.301037                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 172180.350736                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 315613.454545                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 170758.301037                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 172180.350736                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 315613.454545                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 170758.301037                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 172180.350736                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 627                       # number of writebacks
system.l20.writebacks::total                      627                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         4438                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            4482                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         4438                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             4482                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         4438                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            4482                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     13387368                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    707338073                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    720725441                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     13387368                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    707338073                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    720725441                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     13387368                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    707338073                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    720725441                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.424689                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.427061                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.422667                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.425036                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.422667                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.425036                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 304258.363636                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 159382.170572                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 160804.426818                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 304258.363636                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 159382.170572                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 160804.426818                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 304258.363636                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 159382.170572                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 160804.426818                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4497                       # number of replacements
system.l21.tagsinuse                      1022.972604                       # Cycle average of tags in use
system.l21.total_refs                           18492                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5517                       # Sample count of references to valid blocks.
system.l21.avg_refs                          3.351822                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            8.171666                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.674691                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   731.598034                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           272.528214                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.007980                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.010425                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.714451                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.266141                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.998997                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         2999                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3003                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             847                       # number of Writeback hits
system.l21.Writeback_hits::total                  847                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3051                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3055                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3051                       # number of overall hits
system.l21.overall_hits::total                   3055                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4443                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4483                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           11                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 11                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4454                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4494                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4454                       # number of overall misses
system.l21.overall_misses::total                 4494                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     17365716                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    733972378                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      751338094                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      2364088                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      2364088                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     17365716                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    736336466                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       753702182                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     17365716                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    736336466                       # number of overall miss cycles
system.l21.overall_miss_latency::total      753702182                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         7442                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               7486                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          847                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              847                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           63                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               63                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         7505                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                7549                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         7505                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               7549                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.597017                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.598851                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.174603                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.174603                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.593471                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.595311                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.909091                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.593471                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.595311                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 434142.900000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 165197.474229                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 167597.165737                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 214917.090909                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 214917.090909                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 434142.900000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 165320.266278                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 167712.991099                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 434142.900000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 165320.266278                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 167712.991099                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 566                       # number of writebacks
system.l21.writebacks::total                      566                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4443                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4483                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           11                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            11                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4454                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4494                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4454                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4494                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     16896750                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    681490723                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    698387473                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      2235186                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      2235186                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     16896750                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    683725909                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    700622659                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     16896750                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    683725909                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    700622659                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.597017                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.598851                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.174603                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.174603                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.593471                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.595311                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.909091                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.593471                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.595311                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 422418.750000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 153385.262885                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 155785.740129                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 203198.727273                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 203198.727273                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 422418.750000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 153508.286709                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 155901.793280                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 422418.750000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 153508.286709                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 155901.793280                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1410                       # number of replacements
system.l22.tagsinuse                      1023.134143                       # Cycle average of tags in use
system.l22.total_refs                           61690                       # Total number of references to valid blocks.
system.l22.sampled_refs                          2431                       # Sample count of references to valid blocks.
system.l22.avg_refs                         25.376388                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           10.975696                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    18.189583                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   503.004172                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data           490.964691                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.010718                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.017763                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.491215                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.479458                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999154                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         2865                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   2866                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             931                       # number of Writeback hits
system.l22.Writeback_hits::total                  931                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           43                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   43                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         2908                       # number of demand (read+write) hits
system.l22.demand_hits::total                    2909                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         2908                       # number of overall hits
system.l22.overall_hits::total                   2909                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1369                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1409                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1369                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1409                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1369                       # number of overall misses
system.l22.overall_misses::total                 1409                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     20007742                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    220427150                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      240434892                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     20007742                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    220427150                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       240434892                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     20007742                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    220427150                       # number of overall miss cycles
system.l22.overall_miss_latency::total      240434892                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           41                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         4234                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               4275                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          931                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              931                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           43                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               43                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           41                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         4277                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                4318                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           41                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         4277                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               4318                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.323335                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.329591                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.320084                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.326308                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.320084                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.326308                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 500193.550000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 161013.257852                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 170642.222853                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 500193.550000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 161013.257852                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 170642.222853                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 500193.550000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 161013.257852                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 170642.222853                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 584                       # number of writebacks
system.l22.writebacks::total                      584                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1369                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1409                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1369                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1409                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1369                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1409                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     19551639                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    204842435                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    224394074                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     19551639                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    204842435                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    224394074                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     19551639                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    204842435                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    224394074                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.323335                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.329591                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.320084                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.326308                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.320084                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.326308                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 488790.975000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 149629.243974                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 159257.682044                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 488790.975000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 149629.243974                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 159257.682044                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 488790.975000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 149629.243974                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 159257.682044                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          2826                       # number of replacements
system.l23.tagsinuse                      1023.034238                       # Cycle average of tags in use
system.l23.total_refs                           33258                       # Total number of references to valid blocks.
system.l23.sampled_refs                          3850                       # Sample count of references to valid blocks.
system.l23.avg_refs                          8.638442                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           17.260108                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    10.365853                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   713.064808                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data           282.343468                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.016856                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.010123                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.696352                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.275726                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999057                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         2878                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   2879                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1839                       # number of Writeback hits
system.l23.Writeback_hits::total                 1839                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         2930                       # number of demand (read+write) hits
system.l23.demand_hits::total                    2931                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         2930                       # number of overall hits
system.l23.overall_hits::total                   2931                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           45                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         2773                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 2818                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           45                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         2774                       # number of demand (read+write) misses
system.l23.demand_misses::total                  2819                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           45                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         2774                       # number of overall misses
system.l23.overall_misses::total                 2819                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     15088262                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    412160839                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      427249101                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data        66393                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total        66393                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     15088262                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    412227232                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       427315494                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     15088262                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    412227232                       # number of overall miss cycles
system.l23.overall_miss_latency::total      427315494                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           46                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5651                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5697                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1839                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1839                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           53                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               53                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           46                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5704                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5750                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           46                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5704                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5750                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.978261                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.490710                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.494646                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.018868                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.018868                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.978261                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.486325                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.490261                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.978261                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.486325                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.490261                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 335294.711111                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 148633.551749                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 151614.301278                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data        66393                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total        66393                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 335294.711111                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 148603.904831                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 151584.070238                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 335294.711111                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 148603.904831                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 151584.070238                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1254                       # number of writebacks
system.l23.writebacks::total                     1254                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           45                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         2773                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            2818                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           45                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         2774                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             2819                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           45                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         2774                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            2819                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     14574680                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    380479929                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    395054609                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data        55063                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total        55063                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     14574680                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    380534992                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    395109672                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     14574680                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    380534992                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    395109672                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.978261                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.490710                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.494646                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.018868                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.018868                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.978261                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.486325                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.490261                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.978261                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.486325                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.490261                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 323881.777778                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 137208.773530                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 140189.712207                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        55063                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total        55063                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 323881.777778                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 137179.160779                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 140159.514722                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 323881.777778                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 137179.160779                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 140159.514722                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               578.688452                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641465                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1709285.776451                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.024827                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.663625                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064142                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.863243                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.927385                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1632771                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1632771                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1632771                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1632771                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1632771                       # number of overall hits
system.cpu0.icache.overall_hits::total        1632771                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           70                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           70                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            70                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           70                       # number of overall misses
system.cpu0.icache.overall_misses::total           70                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     25566016                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     25566016                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     25566016                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     25566016                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     25566016                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     25566016                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1632841                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1632841                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1632841                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1632841                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1632841                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1632841                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000043                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 365228.800000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 365228.800000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 365228.800000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 365228.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 365228.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 365228.800000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           25                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           25                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     14036413                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     14036413                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     14036413                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     14036413                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     14036413                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     14036413                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 311920.288889                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 311920.288889                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 311920.288889                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 311920.288889                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 311920.288889                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 311920.288889                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10500                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174373201                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10756                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16211.714485                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.334820                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.665180                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899745                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100255                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1128452                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1128452                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778456                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778456                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1764                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1764                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1623                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1623                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1906908                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1906908                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1906908                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1906908                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37889                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37889                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          189                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          189                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38078                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38078                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38078                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38078                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   3064299727                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3064299727                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7287156                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7287156                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   3071586883                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3071586883                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   3071586883                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3071586883                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166341                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166341                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1764                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1764                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1944986                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1944986                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1944986                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1944986                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032485                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032485                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000243                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000243                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019578                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019578                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019578                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019578                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 80875.708702                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 80875.708702                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 38556.380952                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38556.380952                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 80665.656888                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 80665.656888                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 80665.656888                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 80665.656888                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          952                       # number of writebacks
system.cpu0.dcache.writebacks::total              952                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27439                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27439                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          139                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          139                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27578                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27578                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27578                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27578                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10450                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10450                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           50                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           50                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10500                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10500                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10500                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10500                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    812143174                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    812143174                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       847881                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       847881                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    812991055                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    812991055                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    812991055                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    812991055                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008960                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008960                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000064                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005398                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005398                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005398                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005398                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 77717.050144                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 77717.050144                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 16957.620000                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 16957.620000                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 77427.719524                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 77427.719524                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 77427.719524                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 77427.719524                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.572420                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006639263                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1950851.284884                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    39.572420                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.063417                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.819828                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1595017                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1595017                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1595017                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1595017                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1595017                       # number of overall hits
system.cpu1.icache.overall_hits::total        1595017                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           63                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           63                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           63                       # number of overall misses
system.cpu1.icache.overall_misses::total           63                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     34518030                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     34518030                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     34518030                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     34518030                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     34518030                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     34518030                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1595080                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1595080                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1595080                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1595080                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1595080                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1595080                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000039                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 547905.238095                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 547905.238095                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 547905.238095                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 547905.238095                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 547905.238095                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 547905.238095                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs        77391                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs        77391                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           19                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           19                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     17497631                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     17497631                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     17497631                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     17497631                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     17497631                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     17497631                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 397673.431818                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 397673.431818                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 397673.431818                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 397673.431818                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 397673.431818                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 397673.431818                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7505                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165321036                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7761                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              21301.512176                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.015923                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.984077                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886781                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113219                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1069598                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1069598                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       691785                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        691785                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2474                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2474                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1661                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1661                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1761383                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1761383                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1761383                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1761383                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15569                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15569                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          213                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          213                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15782                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15782                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15782                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15782                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1705613509                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1705613509                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     12697471                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     12697471                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1718310980                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1718310980                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1718310980                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1718310980                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1085167                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1085167                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       691998                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       691998                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2474                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1661                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1661                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1777165                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1777165                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1777165                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1777165                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014347                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014347                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000308                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000308                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008880                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008880                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008880                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008880                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 109551.898581                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 109551.898581                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 59612.539906                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 59612.539906                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 108877.897605                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108877.897605                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 108877.897605                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108877.897605                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          847                       # number of writebacks
system.cpu1.dcache.writebacks::total              847                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8127                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8127                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          150                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          150                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8277                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8277                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8277                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8277                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7442                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7442                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           63                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7505                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7505                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7505                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7505                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    763951860                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    763951860                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      3621141                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3621141                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    767573001                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    767573001                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    767573001                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    767573001                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006858                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006858                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000091                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000091                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004223                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004223                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004223                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004223                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 102654.106423                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102654.106423                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 57478.428571                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 57478.428571                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 102274.883544                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102274.883544                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 102274.883544                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102274.883544                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               507.272012                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008075525                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1980502.013752                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    39.272012                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.062936                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.812936                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1742777                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1742777                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1742777                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1742777                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1742777                       # number of overall hits
system.cpu2.icache.overall_hits::total        1742777                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           58                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           58                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           58                       # number of overall misses
system.cpu2.icache.overall_misses::total           58                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     34204544                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     34204544                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     34204544                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     34204544                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     34204544                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     34204544                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1742835                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1742835                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1742835                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1742835                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1742835                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1742835                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 589733.517241                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 589733.517241                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 589733.517241                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 589733.517241                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 589733.517241                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 589733.517241                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       189597                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs       189597                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           17                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           17                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     20123212                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     20123212                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     20123212                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     20123212                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     20123212                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     20123212                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 490810.048780                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 490810.048780                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 490810.048780                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 490810.048780                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 490810.048780                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 490810.048780                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4277                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               149013651                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4533                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              32873.075447                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   223.844333                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    32.155667                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.874392                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.125608                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1169131                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1169131                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       766868                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        766868                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2030                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2030                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1883                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1883                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1935999                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1935999                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1935999                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1935999                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         8429                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         8429                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          173                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          173                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         8602                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          8602                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         8602                       # number of overall misses
system.cpu2.dcache.overall_misses::total         8602                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    582339473                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    582339473                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5902077                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5902077                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    588241550                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    588241550                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    588241550                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    588241550                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1177560                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1177560                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       767041                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       767041                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2030                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2030                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1883                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1883                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1944601                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1944601                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1944601                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1944601                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007158                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007158                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000226                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000226                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004424                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004424                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004424                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004424                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 69087.610986                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 69087.610986                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 34116.052023                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 34116.052023                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 68384.276912                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 68384.276912                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 68384.276912                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 68384.276912                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          931                       # number of writebacks
system.cpu2.dcache.writebacks::total              931                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         4195                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         4195                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          130                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          130                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         4325                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         4325                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         4325                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         4325                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4234                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4234                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           43                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           43                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4277                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4277                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4277                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4277                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    248233053                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    248233053                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1037603                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1037603                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    249270656                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    249270656                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    249270656                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    249270656                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003596                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003596                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002199                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002199                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002199                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002199                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 58628.496221                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 58628.496221                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 24130.302326                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 24130.302326                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 58281.659107                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 58281.659107                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 58281.659107                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 58281.659107                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               516.221134                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004770650                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1932251.250000                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    42.221134                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.067662                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.827277                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1553986                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1553986                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1553986                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1553986                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1553986                       # number of overall hits
system.cpu3.icache.overall_hits::total        1553986                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           64                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           64                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           64                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            64                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           64                       # number of overall misses
system.cpu3.icache.overall_misses::total           64                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     21956593                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     21956593                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     21956593                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     21956593                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     21956593                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     21956593                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1554050                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1554050                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1554050                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1554050                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1554050                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1554050                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000041                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 343071.765625                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 343071.765625                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 343071.765625                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 343071.765625                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 343071.765625                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 343071.765625                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           18                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           18                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           18                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           46                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           46                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           46                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     15239309                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     15239309                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     15239309                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     15239309                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     15239309                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     15239309                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 331289.326087                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 331289.326087                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 331289.326087                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 331289.326087                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 331289.326087                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 331289.326087                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5704                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158235408                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5960                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26549.565101                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.798652                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.201348                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.882026                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.117974                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1081428                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1081428                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       736837                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        736837                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1812                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1812                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1730                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1730                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1818265                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1818265                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1818265                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1818265                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        14810                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        14810                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          561                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          561                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        15371                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         15371                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        15371                       # number of overall misses
system.cpu3.dcache.overall_misses::total        15371                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1543329211                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1543329211                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     66207885                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     66207885                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1609537096                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1609537096                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1609537096                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1609537096                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1096238                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1096238                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       737398                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       737398                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1812                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1730                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1730                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1833636                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1833636                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1833636                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1833636                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013510                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013510                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000761                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000761                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008383                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008383                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008383                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008383                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 104208.589534                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 104208.589534                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 118017.620321                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 118017.620321                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 104712.581875                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 104712.581875                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 104712.581875                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 104712.581875                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       325457                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 108485.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1839                       # number of writebacks
system.cpu3.dcache.writebacks::total             1839                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9159                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9159                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          508                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          508                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         9667                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         9667                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         9667                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         9667                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5651                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5651                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5704                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5704                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5704                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5704                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    442122538                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    442122538                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1113496                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1113496                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    443236034                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    443236034                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    443236034                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    443236034                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005155                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005155                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003111                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003111                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003111                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003111                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 78237.929216                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 78237.929216                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 21009.358491                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 21009.358491                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 77706.177069                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 77706.177069                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 77706.177069                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 77706.177069                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
