[verilog]
include_paths = ["pkg", "dut", "uvclib", "uvc"]
defines = ["DEBUG", "VAR=1"]

[option]
linter = true