

================================================================
== Synthesis Summary Report of 'bnn'
================================================================
+ General Information: 
    * Date:           Sun Jun 23 03:37:36 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        bnn
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcvu35p-fsvh2104-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |              Modules              | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |         |           |           |     |
    |              & Loops              | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF    |    LUT    | URAM|
    +-----------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+
    |+ bnn                              |     -|  0.18|    41101|  2.055e+05|         -|    41102|     -|        no|     -|  3 (~0%)|  640 (~0%)|  942 (~0%)|    -|
    | o VITIS_LOOP_16_1                 |     -|  3.65|    41100|  2.055e+05|       411|        -|   100|        no|     -|        -|          -|          -|    -|
    |  + bnn_Pipeline_VITIS_LOOP_15_1   |     -|  0.76|      204|  1.020e+03|         -|      204|     -|        no|     -|  3 (~0%)|  402 (~0%)|  383 (~0%)|    -|
    |   o VITIS_LOOP_15_1               |    II|  3.65|      202|  1.010e+03|         5|        2|   100|       yes|     -|        -|          -|          -|    -|
    |  + bnn_Pipeline_VITIS_LOOP_15_11  |     -|  0.18|      203|  1.015e+03|         -|      203|     -|        no|     -|        -|  188 (~0%)|  380 (~0%)|    -|
    |   o VITIS_LOOP_15_1               |    II|  3.65|      201|  1.005e+03|         4|        2|   100|       yes|     -|        -|          -|          -|    -|
    +-----------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+---------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------------+-----------+----------+
| Port              | Direction | Bitwidth |
+-------------------+-----------+----------+
| addr_in_address0  | out       | 14       |
| addr_in_q0        | in        | 32       |
| addr_out_address0 | out       | 14       |
| addr_out_q0       | in        | 32       |
| data_address0     | out       | 14       |
| data_address1     | out       | 14       |
| data_d0           | out       | 32       |
| data_q0           | in        | 32       |
| data_q1           | in        | 32       |
| in_r_address0     | out       | 14       |
| in_r_q0           | in        | 32       |
| mean_address0     | out       | 14       |
| mean_q0           | in        | 32       |
| w_address0        | out       | 14       |
| w_q0              | in        | 32       |
+-------------------+-----------+----------+

* Other Ports
+-------+---------+-----------+----------+
| Port  | Mode    | Direction | Bitwidth |
+-------+---------+-----------+----------+
| alpha | ap_none | in        | 32       |
+-------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| addr_in  | in        | int*     |
| alpha    | in        | int      |
| w        | in        | int*     |
| addr_out | in        | int*     |
| data     | inout     | int*     |
| in       | in        | int*     |
| mean     | in        | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-------------------+---------+----------+
| Argument | HW Interface      | HW Type | HW Usage |
+----------+-------------------+---------+----------+
| addr_in  | addr_in_address0  | port    | offset   |
| addr_in  | addr_in_ce0       | port    |          |
| addr_in  | addr_in_q0        | port    |          |
| alpha    | alpha             | port    |          |
| w        | w_address0        | port    | offset   |
| w        | w_ce0             | port    |          |
| w        | w_q0              | port    |          |
| addr_out | addr_out_address0 | port    | offset   |
| addr_out | addr_out_ce0      | port    |          |
| addr_out | addr_out_q0       | port    |          |
| data     | data_address0     | port    | offset   |
| data     | data_ce0          | port    |          |
| data     | data_we0          | port    |          |
| data     | data_d0           | port    |          |
| data     | data_q0           | port    |          |
| data     | data_address1     | port    | offset   |
| data     | data_ce1          | port    |          |
| data     | data_q1           | port    |          |
| in       | in_r_address0     | port    | offset   |
| in       | in_r_ce0          | port    |          |
| in       | in_r_q0           | port    |          |
| mean     | mean_address0     | port    | offset   |
| mean     | mean_ce0          | port    |          |
| mean     | mean_q0           | port    |          |
+----------+-------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------+-----+--------+------------+-----+--------+---------+
| Name                             | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+----------------------------------+-----+--------+------------+-----+--------+---------+
| + bnn                            | 3   |        |            |     |        |         |
|   add_ln16_fu_115_p2             |     |        | add_ln16   | add | fabric | 0       |
|   add_ln16_1_fu_127_p2           |     |        | add_ln16_1 | add | fabric | 0       |
|  + bnn_Pipeline_VITIS_LOOP_15_1  | 3   |        |            |     |        |         |
|    add_ln15_fu_152_p2            |     |        | add_ln15   | add | fabric | 0       |
|    add_ln16_fu_162_p2            |     |        | add_ln16   | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U1         | 3   |        | mul_ln18   | mul | auto   | 1       |
|    data_d0                       |     |        | add_ln18   | add | fabric | 0       |
|  + bnn_Pipeline_VITIS_LOOP_15_11 | 0   |        |            |     |        |         |
|    add_ln15_fu_119_p2            |     |        | add_ln15   | add | fabric | 0       |
|    add_ln16_fu_129_p2            |     |        | add_ln16   | add | fabric | 0       |
|    z_fu_181_p2                   |     |        | z          | sub | fabric | 0       |
|    z_1_fu_186_p2                 |     |        | z_1        | add | fabric | 0       |
+----------------------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

