Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Updating design information... (UID-85)
Warning: Design 'fir' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...
Warning: The following input ports have no clock_relative delay specified, the command set_input_delay without -clock option will be ignored. (TIM-216)
--------------------
awvalid
awaddr[11]
awaddr[10]
awaddr[9]
awaddr[8]
awaddr[7]
awaddr[6]
awaddr[5]
awaddr[4]
awaddr[3]
awaddr[2]
awaddr[1]
awaddr[0]
wvalid
wdata[31]
wdata[30]
wdata[29]
wdata[28]
wdata[27]
wdata[26]
wdata[25]
wdata[24]
wdata[23]
wdata[22]
wdata[21]
wdata[20]
wdata[19]
wdata[18]
wdata[17]
wdata[16]
wdata[15]
wdata[14]
wdata[13]
wdata[12]
wdata[11]
wdata[10]
wdata[9]
wdata[8]
wdata[7]
wdata[6]
wdata[5]
wdata[4]
wdata[3]
wdata[2]
wdata[1]
wdata[0]
rready
arvalid
araddr[11]
araddr[10]
araddr[9]
araddr[8]
araddr[7]
araddr[6]
araddr[5]
araddr[4]
araddr[3]
araddr[2]
araddr[1]
araddr[0]
ss_tvalid
ss_tdata[31]
ss_tdata[30]
ss_tdata[29]
ss_tdata[28]
ss_tdata[27]
ss_tdata[26]
ss_tdata[25]
ss_tdata[24]
ss_tdata[23]
ss_tdata[22]
ss_tdata[21]
ss_tdata[20]
ss_tdata[19]
ss_tdata[18]
ss_tdata[17]
ss_tdata[16]
ss_tdata[15]
ss_tdata[14]
ss_tdata[13]
ss_tdata[12]
ss_tdata[11]
ss_tdata[10]
ss_tdata[9]
ss_tdata[8]
ss_tdata[7]
ss_tdata[6]
ss_tdata[5]
ss_tdata[4]
ss_tdata[3]
ss_tdata[2]
ss_tdata[1]
ss_tdata[0]
ss_tlast
sm_tready
tap_Do[31]
tap_Do[30]
tap_Do[29]
tap_Do[28]
tap_Do[27]
tap_Do[26]
tap_Do[25]
tap_Do[24]
tap_Do[23]
tap_Do[22]
tap_Do[21]
tap_Do[20]
tap_Do[19]
tap_Do[18]
tap_Do[17]
tap_Do[16]
tap_Do[15]
tap_Do[14]
tap_Do[13]
tap_Do[12]
tap_Do[11]
tap_Do[10]
tap_Do[9]
tap_Do[8]
tap_Do[7]
tap_Do[6]
tap_Do[5]
tap_Do[4]
tap_Do[3]
tap_Do[2]
tap_Do[1]
tap_Do[0]
data_Do[31]
data_Do[30]
data_Do[29]
data_Do[28]
data_Do[27]
data_Do[26]
data_Do[25]
data_Do[24]
data_Do[23]
data_Do[22]
data_Do[21]
data_Do[20]
data_Do[19]
data_Do[18]
data_Do[17]
data_Do[16]
data_Do[15]
data_Do[14]
data_Do[13]
data_Do[12]
data_Do[11]
data_Do[10]
data_Do[9]
data_Do[8]
data_Do[7]
data_Do[6]
data_Do[5]
data_Do[4]
data_Do[3]
data_Do[2]
data_Do[1]
data_Do[0]

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
arready
awready
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_Di[0]
data_Di[1]
data_Di[2]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[30]
data_Di[31]
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
data_cnt_reg[0]/data_in
data_cnt_reg[1]/data_in
data_cnt_reg[2]/data_in
data_cnt_reg[3]/data_in
data_cnt_reg[4]/data_in
data_length_reg[0]/next_state
data_length_reg[1]/next_state
data_length_reg[2]/next_state
data_length_reg[3]/next_state
data_length_reg[4]/next_state
data_length_reg[5]/next_state
data_length_reg[6]/next_state
data_length_reg[7]/next_state
data_length_reg[8]/next_state
data_length_reg[9]/next_state
data_length_reg[10]/next_state
data_length_reg[11]/next_state
data_length_reg[12]/next_state
data_length_reg[13]/next_state
data_length_reg[14]/next_state
data_length_reg[15]/next_state
data_length_reg[16]/next_state
data_length_reg[17]/next_state
data_length_reg[18]/next_state
data_length_reg[19]/next_state
data_length_reg[20]/next_state
data_length_reg[21]/next_state
data_length_reg[22]/next_state
data_length_reg[23]/next_state
data_length_reg[24]/next_state
data_length_reg[25]/next_state
data_length_reg[26]/next_state
data_length_reg[27]/next_state
data_length_reg[28]/next_state
data_length_reg[29]/next_state
data_length_reg[30]/next_state
data_length_reg[31]/next_state
data_ptr_reg[0]/data_in
data_ptr_reg[1]/data_in
data_ptr_reg[2]/data_in
data_ptr_reg[3]/data_in
data_ptr_reg[4]/data_in
num_of_tap_reg[0]/next_state
num_of_tap_reg[1]/next_state
num_of_tap_reg[2]/next_state
num_of_tap_reg[3]/next_state
num_of_tap_reg[4]/next_state
num_of_tap_reg[5]/next_state
num_of_tap_reg[6]/next_state
num_of_tap_reg[7]/next_state
num_of_tap_reg[8]/next_state
num_of_tap_reg[9]/next_state
num_of_tap_reg[10]/next_state
num_of_tap_reg[11]/next_state
num_of_tap_reg[12]/next_state
num_of_tap_reg[13]/next_state
num_of_tap_reg[14]/next_state
num_of_tap_reg[15]/next_state
num_of_tap_reg[16]/next_state
num_of_tap_reg[17]/next_state
num_of_tap_reg[18]/next_state
num_of_tap_reg[19]/next_state
num_of_tap_reg[20]/next_state
num_of_tap_reg[21]/next_state
num_of_tap_reg[22]/next_state
num_of_tap_reg[23]/next_state
num_of_tap_reg[24]/next_state
num_of_tap_reg[25]/next_state
num_of_tap_reg[26]/next_state
num_of_tap_reg[27]/next_state
num_of_tap_reg[28]/next_state
num_of_tap_reg[29]/next_state
num_of_tap_reg[30]/next_state
num_of_tap_reg[31]/next_state
rdata[0]
rdata[1]
rdata[2]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[30]
rdata[31]
rvalid
sm_tdata[0]
sm_tdata[1]
sm_tdata[2]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[30]
sm_tdata[31]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_A[10]
tap_A[11]
tap_Di[0]
tap_Di[1]
tap_Di[2]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[30]
tap_Di[31]
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
tap_cnt_reg[0]/data_in
tap_cnt_reg[1]/data_in
tap_cnt_reg[2]/data_in
tap_cnt_reg[3]/data_in
tap_cnt_reg[4]/data_in
wready

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
