

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Thu Oct 20 22:24:51 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        baseline
* Solution:       loop_unrolling_MAC4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      416|      416| 4.160 us | 4.160 us |  416|  416|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- TDL     |      254|      254|         2|          -|          -|   127|    no    |
        |- MAC     |      160|      160|         5|          -|          -|    32|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %y) nounwind, !map !7"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %x) nounwind, !map !13"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x) nounwind" [fir.cpp:16]   --->   Operation 12 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %0" [fir.cpp:30]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.12>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ %i, %1 ], [ -1, %.preheader ]"   --->   Operation 14 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.48ns)   --->   "%icmp_ln30 = icmp eq i7 %i_0, 0" [fir.cpp:30]   --->   Operation 15 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 127, i64 127, i64 127) nounwind"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %2, label %1" [fir.cpp:30]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.87ns)   --->   "%i = add i7 %i_0, -1" [fir.cpp:31]   --->   Operation 18 'add' 'i' <Predicate = (!icmp_ln30)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i7 %i to i64" [fir.cpp:31]   --->   Operation 19 'zext' 'zext_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%shift_reg_addr = getelementptr inbounds [128 x i32]* @shift_reg, i64 0, i64 %zext_ln31" [fir.cpp:31]   --->   Operation 20 'getelementptr' 'shift_reg_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (3.25ns)   --->   "%shift_reg_load = load i32* %shift_reg_addr, align 4" [fir.cpp:31]   --->   Operation 21 'load' 'shift_reg_load' <Predicate = (!icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 22 [1/1] (3.25ns)   --->   "store i32 %x_read, i32* getelementptr inbounds ([128 x i32]* @shift_reg, i64 0, i64 0), align 16" [fir.cpp:33]   --->   Operation 22 'store' <Predicate = (icmp_ln30)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 23 [1/1] (1.76ns)   --->   "br label %3" [fir.cpp:37]   --->   Operation 23 'br' <Predicate = (icmp_ln30)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind" [fir.cpp:30]   --->   Operation 24 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/2] (3.25ns)   --->   "%shift_reg_load = load i32* %shift_reg_addr, align 4" [fir.cpp:31]   --->   Operation 25 'load' 'shift_reg_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i7 %i_0 to i64" [fir.cpp:31]   --->   Operation 26 'zext' 'zext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%shift_reg_addr_1 = getelementptr inbounds [128 x i32]* @shift_reg, i64 0, i64 %zext_ln31_1" [fir.cpp:31]   --->   Operation 27 'getelementptr' 'shift_reg_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (3.25ns)   --->   "store i32 %shift_reg_load, i32* %shift_reg_addr_1, align 4" [fir.cpp:31]   --->   Operation 28 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br label %0" [fir.cpp:30]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 5.16>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%acc_0_0 = phi i32 [ 0, %2 ], [ %add_ln38_3, %4 ]" [fir.cpp:38]   --->   Operation 30 'phi' 'acc_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%i_1_0 = phi i8 [ 127, %2 ], [ %add_ln37_3, %4 ]" [fir.cpp:37]   --->   Operation 31 'phi' 'i_1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%i_1_0_cast = sext i8 %i_1_0 to i32" [fir.cpp:37]   --->   Operation 32 'sext' 'i_1_0_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 33 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %i_1_0, i32 7)" [fir.cpp:37]   --->   Operation 34 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %tmp, label %5, label %4" [fir.cpp:37]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i32 %i_1_0_cast to i64" [fir.cpp:38]   --->   Operation 36 'zext' 'zext_ln38' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%shift_reg_addr_2 = getelementptr inbounds [128 x i32]* @shift_reg, i64 0, i64 %zext_ln38" [fir.cpp:38]   --->   Operation 37 'getelementptr' 'shift_reg_addr_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 38 [2/2] (3.25ns)   --->   "%shift_reg_load_1 = load i32* %shift_reg_addr_2, align 4" [fir.cpp:38]   --->   Operation 38 'load' 'shift_reg_load_1' <Predicate = (!tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%c_addr = getelementptr [128 x i5]* @c, i64 0, i64 %zext_ln38" [fir.cpp:38]   --->   Operation 39 'getelementptr' 'c_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 40 [2/2] (3.25ns)   --->   "%c_load = load i5* %c_addr, align 1" [fir.cpp:38]   --->   Operation 40 'load' 'c_load' <Predicate = (!tmp)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 128> <ROM>
ST_4 : Operation 41 [1/1] (1.91ns)   --->   "%add_ln37 = add i8 %i_1_0, -1" [fir.cpp:37]   --->   Operation 41 'add' 'add_ln37' <Predicate = (!tmp)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln37 = sext i8 %add_ln37 to i32" [fir.cpp:37]   --->   Operation 42 'sext' 'sext_ln37' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i32 %sext_ln37 to i64" [fir.cpp:38]   --->   Operation 43 'zext' 'zext_ln38_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%shift_reg_addr_3 = getelementptr inbounds [128 x i32]* @shift_reg, i64 0, i64 %zext_ln38_1" [fir.cpp:38]   --->   Operation 44 'getelementptr' 'shift_reg_addr_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 45 [2/2] (3.25ns)   --->   "%shift_reg_load_2 = load i32* %shift_reg_addr_3, align 4" [fir.cpp:38]   --->   Operation 45 'load' 'shift_reg_load_2' <Predicate = (!tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%c_addr_1 = getelementptr [128 x i5]* @c, i64 0, i64 %zext_ln38_1" [fir.cpp:38]   --->   Operation 46 'getelementptr' 'c_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (3.25ns)   --->   "%c_load_1 = load i5* %c_addr_1, align 1" [fir.cpp:38]   --->   Operation 47 'load' 'c_load_1' <Predicate = (!tmp)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 128> <ROM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %y, i32 %acc_0_0) nounwind" [fir.cpp:41]   --->   Operation 48 'write' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "ret void" [fir.cpp:42]   --->   Operation 49 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 5.16>
ST_5 : Operation 50 [1/2] (3.25ns)   --->   "%shift_reg_load_1 = load i32* %shift_reg_addr_2, align 4" [fir.cpp:38]   --->   Operation 50 'load' 'shift_reg_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 51 [1/2] (3.25ns)   --->   "%c_load = load i5* %c_addr, align 1" [fir.cpp:38]   --->   Operation 51 'load' 'c_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 128> <ROM>
ST_5 : Operation 52 [1/2] (3.25ns)   --->   "%shift_reg_load_2 = load i32* %shift_reg_addr_3, align 4" [fir.cpp:38]   --->   Operation 52 'load' 'shift_reg_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 53 [1/2] (3.25ns)   --->   "%c_load_1 = load i5* %c_addr_1, align 1" [fir.cpp:38]   --->   Operation 53 'load' 'c_load_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 128> <ROM>
ST_5 : Operation 54 [1/1] (1.91ns)   --->   "%add_ln37_1 = add i8 %i_1_0, -2" [fir.cpp:37]   --->   Operation 54 'add' 'add_ln37_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln37_1 = sext i8 %add_ln37_1 to i32" [fir.cpp:37]   --->   Operation 55 'sext' 'sext_ln37_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln38_2 = zext i32 %sext_ln37_1 to i64" [fir.cpp:38]   --->   Operation 56 'zext' 'zext_ln38_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%shift_reg_addr_4 = getelementptr inbounds [128 x i32]* @shift_reg, i64 0, i64 %zext_ln38_2" [fir.cpp:38]   --->   Operation 57 'getelementptr' 'shift_reg_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [2/2] (3.25ns)   --->   "%shift_reg_load_3 = load i32* %shift_reg_addr_4, align 4" [fir.cpp:38]   --->   Operation 58 'load' 'shift_reg_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%c_addr_2 = getelementptr [128 x i5]* @c, i64 0, i64 %zext_ln38_2" [fir.cpp:38]   --->   Operation 59 'getelementptr' 'c_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [2/2] (3.25ns)   --->   "%c_load_2 = load i5* %c_addr_2, align 1" [fir.cpp:38]   --->   Operation 60 'load' 'c_load_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 128> <ROM>
ST_5 : Operation 61 [1/1] (1.91ns)   --->   "%add_ln37_2 = add i8 %i_1_0, -3" [fir.cpp:37]   --->   Operation 61 'add' 'add_ln37_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln37_2 = sext i8 %add_ln37_2 to i32" [fir.cpp:37]   --->   Operation 62 'sext' 'sext_ln37_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln38_3 = zext i32 %sext_ln37_2 to i64" [fir.cpp:38]   --->   Operation 63 'zext' 'zext_ln38_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%shift_reg_addr_5 = getelementptr inbounds [128 x i32]* @shift_reg, i64 0, i64 %zext_ln38_3" [fir.cpp:38]   --->   Operation 64 'getelementptr' 'shift_reg_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [2/2] (3.25ns)   --->   "%shift_reg_load_4 = load i32* %shift_reg_addr_5, align 4" [fir.cpp:38]   --->   Operation 65 'load' 'shift_reg_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%c_addr_3 = getelementptr [128 x i5]* @c, i64 0, i64 %zext_ln38_3" [fir.cpp:38]   --->   Operation 66 'getelementptr' 'c_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [2/2] (3.25ns)   --->   "%c_load_3 = load i5* %c_addr_3, align 1" [fir.cpp:38]   --->   Operation 67 'load' 'c_load_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 128> <ROM>
ST_5 : Operation 68 [1/1] (1.91ns)   --->   "%add_ln37_3 = add i8 %i_1_0, -4" [fir.cpp:37]   --->   Operation 68 'add' 'add_ln37_3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 4> <Delay = 8.51>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i5 %c_load to i32" [fir.cpp:38]   --->   Operation 69 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (8.51ns)   --->   "%mul_ln38 = mul nsw i32 %shift_reg_load_1, %sext_ln38" [fir.cpp:38]   --->   Operation 70 'mul' 'mul_ln38' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln38_1 = sext i5 %c_load_1 to i32" [fir.cpp:38]   --->   Operation 71 'sext' 'sext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (8.51ns)   --->   "%mul_ln38_1 = mul nsw i32 %shift_reg_load_2, %sext_ln38_1" [fir.cpp:38]   --->   Operation 72 'mul' 'mul_ln38_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/2] (3.25ns)   --->   "%shift_reg_load_3 = load i32* %shift_reg_addr_4, align 4" [fir.cpp:38]   --->   Operation 73 'load' 'shift_reg_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 74 [1/2] (3.25ns)   --->   "%c_load_2 = load i5* %c_addr_2, align 1" [fir.cpp:38]   --->   Operation 74 'load' 'c_load_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 128> <ROM>
ST_6 : Operation 75 [1/2] (3.25ns)   --->   "%shift_reg_load_4 = load i32* %shift_reg_addr_5, align 4" [fir.cpp:38]   --->   Operation 75 'load' 'shift_reg_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_6 : Operation 76 [1/2] (3.25ns)   --->   "%c_load_3 = load i5* %c_addr_3, align 1" [fir.cpp:38]   --->   Operation 76 'load' 'c_load_3' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 128> <ROM>

State 7 <SV = 5> <Delay = 8.51>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln38_2 = sext i5 %c_load_2 to i32" [fir.cpp:38]   --->   Operation 77 'sext' 'sext_ln38_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (8.51ns)   --->   "%mul_ln38_2 = mul nsw i32 %shift_reg_load_3, %sext_ln38_2" [fir.cpp:38]   --->   Operation 78 'mul' 'mul_ln38_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln38_3 = sext i5 %c_load_3 to i32" [fir.cpp:38]   --->   Operation 79 'sext' 'sext_ln38_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (8.51ns)   --->   "%mul_ln38_3 = mul nsw i32 %shift_reg_load_4, %sext_ln38_3" [fir.cpp:38]   --->   Operation 80 'mul' 'mul_ln38_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (2.55ns)   --->   "%add_ln38 = add i32 %mul_ln38, %mul_ln38_1" [fir.cpp:38]   --->   Operation 81 'add' 'add_ln38' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 6> <Delay = 6.92>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind" [fir.cpp:37]   --->   Operation 82 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (2.55ns)   --->   "%add_ln38_1 = add i32 %mul_ln38_2, %mul_ln38_3" [fir.cpp:38]   --->   Operation 83 'add' 'add_ln38_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln38_2 = add nsw i32 %add_ln38_1, %add_ln38" [fir.cpp:38]   --->   Operation 84 'add' 'add_ln38_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 85 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln38_3 = add nsw i32 %acc_0_0, %add_ln38_2" [fir.cpp:38]   --->   Operation 85 'add' 'add_ln38_3' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "br label %3" [fir.cpp:37]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ c]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000]
spectopmodule_ln0 (spectopmodule    ) [ 000000000]
x_read            (read             ) [ 001100000]
br_ln30           (br               ) [ 011100000]
i_0               (phi              ) [ 001100000]
icmp_ln30         (icmp             ) [ 001100000]
empty             (speclooptripcount) [ 000000000]
br_ln30           (br               ) [ 000000000]
i                 (add              ) [ 011100000]
zext_ln31         (zext             ) [ 000000000]
shift_reg_addr    (getelementptr    ) [ 000100000]
store_ln33        (store            ) [ 000000000]
br_ln37           (br               ) [ 001111111]
specloopname_ln30 (specloopname     ) [ 000000000]
shift_reg_load    (load             ) [ 000000000]
zext_ln31_1       (zext             ) [ 000000000]
shift_reg_addr_1  (getelementptr    ) [ 000000000]
store_ln31        (store            ) [ 000000000]
br_ln30           (br               ) [ 011100000]
acc_0_0           (phi              ) [ 000011111]
i_1_0             (phi              ) [ 000011000]
i_1_0_cast        (sext             ) [ 000000000]
empty_2           (speclooptripcount) [ 000000000]
tmp               (bitselect        ) [ 000011111]
br_ln37           (br               ) [ 000000000]
zext_ln38         (zext             ) [ 000000000]
shift_reg_addr_2  (getelementptr    ) [ 000001000]
c_addr            (getelementptr    ) [ 000001000]
add_ln37          (add              ) [ 000000000]
sext_ln37         (sext             ) [ 000000000]
zext_ln38_1       (zext             ) [ 000000000]
shift_reg_addr_3  (getelementptr    ) [ 000001000]
c_addr_1          (getelementptr    ) [ 000001000]
write_ln41        (write            ) [ 000000000]
ret_ln42          (ret              ) [ 000000000]
shift_reg_load_1  (load             ) [ 000000100]
c_load            (load             ) [ 000000100]
shift_reg_load_2  (load             ) [ 000000100]
c_load_1          (load             ) [ 000000100]
add_ln37_1        (add              ) [ 000000000]
sext_ln37_1       (sext             ) [ 000000000]
zext_ln38_2       (zext             ) [ 000000000]
shift_reg_addr_4  (getelementptr    ) [ 000000100]
c_addr_2          (getelementptr    ) [ 000000100]
add_ln37_2        (add              ) [ 000000000]
sext_ln37_2       (sext             ) [ 000000000]
zext_ln38_3       (zext             ) [ 000000000]
shift_reg_addr_5  (getelementptr    ) [ 000000100]
c_addr_3          (getelementptr    ) [ 000000100]
add_ln37_3        (add              ) [ 001010111]
sext_ln38         (sext             ) [ 000000000]
mul_ln38          (mul              ) [ 000000010]
sext_ln38_1       (sext             ) [ 000000000]
mul_ln38_1        (mul              ) [ 000000010]
shift_reg_load_3  (load             ) [ 000000010]
c_load_2          (load             ) [ 000000010]
shift_reg_load_4  (load             ) [ 000000010]
c_load_3          (load             ) [ 000000010]
sext_ln38_2       (sext             ) [ 000000000]
mul_ln38_2        (mul              ) [ 000000001]
sext_ln38_3       (sext             ) [ 000000000]
mul_ln38_3        (mul              ) [ 000000001]
add_ln38          (add              ) [ 000000001]
specloopname_ln37 (specloopname     ) [ 000000000]
add_ln38_1        (add              ) [ 000000000]
add_ln38_2        (add              ) [ 000000000]
add_ln38_3        (add              ) [ 001011111]
br_ln37           (br               ) [ 001011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_reg">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="x_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln41_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="32" slack="0"/>
<pin id="64" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln41/4 "/>
</bind>
</comp>

<comp id="67" class="1004" name="shift_reg_addr_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="7" slack="0"/>
<pin id="71" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="7" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="0" slack="0"/>
<pin id="118" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="119" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="32" slack="0"/>
<pin id="121" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="shift_reg_load/2 store_ln33/2 store_ln31/3 shift_reg_load_1/4 shift_reg_load_2/4 shift_reg_load_3/5 shift_reg_load_4/5 "/>
</bind>
</comp>

<comp id="81" class="1004" name="shift_reg_addr_1_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="7" slack="0"/>
<pin id="85" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_1/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="shift_reg_addr_2_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="32" slack="0"/>
<pin id="94" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_2/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="c_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="5" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="0"/>
<pin id="102" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/4 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="7" slack="0"/>
<pin id="107" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="0"/>
<pin id="130" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="131" dir="0" index="5" bw="5" slack="2147483647"/>
<pin id="132" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="5" slack="1"/>
<pin id="133" dir="1" index="7" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/4 c_load_1/4 c_load_2/5 c_load_3/5 "/>
</bind>
</comp>

<comp id="111" class="1004" name="shift_reg_addr_3_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="32" slack="0"/>
<pin id="115" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_3/4 "/>
</bind>
</comp>

<comp id="123" class="1004" name="c_addr_1_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="5" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="32" slack="0"/>
<pin id="127" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_1/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="shift_reg_addr_4_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="32" slack="0"/>
<pin id="139" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_4/5 "/>
</bind>
</comp>

<comp id="143" class="1004" name="c_addr_2_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="32" slack="0"/>
<pin id="147" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_2/5 "/>
</bind>
</comp>

<comp id="151" class="1004" name="shift_reg_addr_5_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="32" slack="0"/>
<pin id="155" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_5/5 "/>
</bind>
</comp>

<comp id="159" class="1004" name="c_addr_3_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="5" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="32" slack="0"/>
<pin id="163" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr_3/5 "/>
</bind>
</comp>

<comp id="167" class="1005" name="i_0_reg_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="7" slack="1"/>
<pin id="169" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="i_0_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="7" slack="0"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="1" slack="1"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="179" class="1005" name="acc_0_0_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_0_0 (phireg) "/>
</bind>
</comp>

<comp id="183" class="1004" name="acc_0_0_phi_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="1"/>
<pin id="185" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="186" dir="0" index="2" bw="32" slack="1"/>
<pin id="187" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="188" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_0_0/4 "/>
</bind>
</comp>

<comp id="192" class="1005" name="i_1_0_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="1"/>
<pin id="194" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_1_0 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="i_1_0_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="8" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1_0/4 "/>
</bind>
</comp>

<comp id="204" class="1005" name="reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_load_1 shift_reg_load_3 "/>
</bind>
</comp>

<comp id="209" class="1005" name="reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="1"/>
<pin id="211" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_load c_load_2 "/>
</bind>
</comp>

<comp id="213" class="1005" name="reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_load_2 shift_reg_load_4 "/>
</bind>
</comp>

<comp id="218" class="1005" name="reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="1"/>
<pin id="220" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_load_1 c_load_3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="icmp_ln30_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="i_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="7" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln31_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="7" slack="0"/>
<pin id="236" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="zext_ln31_1_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="7" slack="1"/>
<pin id="241" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="i_1_0_cast_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="i_1_0_cast/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="8" slack="0"/>
<pin id="251" dir="0" index="2" bw="4" slack="0"/>
<pin id="252" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln38_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln37_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/4 "/>
</bind>
</comp>

<comp id="268" class="1004" name="sext_ln37_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37/4 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln38_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_1/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln37_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="1"/>
<pin id="280" dir="0" index="1" bw="2" slack="0"/>
<pin id="281" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_1/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="sext_ln37_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_1/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln38_2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_2/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln37_2_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="1"/>
<pin id="296" dir="0" index="1" bw="3" slack="0"/>
<pin id="297" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_2/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sext_ln37_2_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_2/5 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln38_3_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_3/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln37_3_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="8" slack="1"/>
<pin id="312" dir="0" index="1" bw="3" slack="0"/>
<pin id="313" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37_3/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="sext_ln38_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="1"/>
<pin id="318" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="mul_ln38_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="0" index="1" bw="5" slack="0"/>
<pin id="323" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln38/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="sext_ln38_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="5" slack="1"/>
<pin id="328" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38_1/6 "/>
</bind>
</comp>

<comp id="330" class="1004" name="mul_ln38_1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="1"/>
<pin id="332" dir="0" index="1" bw="5" slack="0"/>
<pin id="333" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln38_1/6 "/>
</bind>
</comp>

<comp id="336" class="1004" name="sext_ln38_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38_2/7 "/>
</bind>
</comp>

<comp id="340" class="1004" name="mul_ln38_2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="0" index="1" bw="5" slack="0"/>
<pin id="343" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln38_2/7 "/>
</bind>
</comp>

<comp id="346" class="1004" name="sext_ln38_3_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="1"/>
<pin id="348" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38_3/7 "/>
</bind>
</comp>

<comp id="350" class="1004" name="mul_ln38_3_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="0" index="1" bw="5" slack="0"/>
<pin id="353" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln38_3/7 "/>
</bind>
</comp>

<comp id="356" class="1004" name="add_ln38_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="0" index="1" bw="32" slack="1"/>
<pin id="359" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/7 "/>
</bind>
</comp>

<comp id="360" class="1004" name="add_ln38_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="0" index="1" bw="32" slack="1"/>
<pin id="363" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_1/8 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln38_2_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="1"/>
<pin id="367" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_2/8 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln38_3_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="4"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_3/8 "/>
</bind>
</comp>

<comp id="375" class="1005" name="x_read_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="1"/>
<pin id="377" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="383" class="1005" name="i_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="7" slack="0"/>
<pin id="385" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="388" class="1005" name="shift_reg_addr_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="7" slack="1"/>
<pin id="390" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr "/>
</bind>
</comp>

<comp id="396" class="1005" name="shift_reg_addr_2_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="7" slack="1"/>
<pin id="398" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr_2 "/>
</bind>
</comp>

<comp id="401" class="1005" name="c_addr_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="7" slack="1"/>
<pin id="403" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="406" class="1005" name="shift_reg_addr_3_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="7" slack="1"/>
<pin id="408" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr_3 "/>
</bind>
</comp>

<comp id="411" class="1005" name="c_addr_1_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="7" slack="1"/>
<pin id="413" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_1 "/>
</bind>
</comp>

<comp id="416" class="1005" name="shift_reg_addr_4_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="7" slack="1"/>
<pin id="418" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr_4 "/>
</bind>
</comp>

<comp id="421" class="1005" name="c_addr_2_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="7" slack="1"/>
<pin id="423" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_2 "/>
</bind>
</comp>

<comp id="426" class="1005" name="shift_reg_addr_5_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="7" slack="1"/>
<pin id="428" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr_5 "/>
</bind>
</comp>

<comp id="431" class="1005" name="c_addr_3_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="7" slack="1"/>
<pin id="433" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c_addr_3 "/>
</bind>
</comp>

<comp id="436" class="1005" name="add_ln37_3_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="1"/>
<pin id="438" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37_3 "/>
</bind>
</comp>

<comp id="441" class="1005" name="mul_ln38_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="1"/>
<pin id="443" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln38 "/>
</bind>
</comp>

<comp id="446" class="1005" name="mul_ln38_1_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln38_1 "/>
</bind>
</comp>

<comp id="451" class="1005" name="mul_ln38_2_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="1"/>
<pin id="453" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln38_2 "/>
</bind>
</comp>

<comp id="456" class="1005" name="mul_ln38_3_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln38_3 "/>
</bind>
</comp>

<comp id="461" class="1005" name="add_ln38_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="1"/>
<pin id="463" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln38 "/>
</bind>
</comp>

<comp id="466" class="1005" name="add_ln38_3_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln38_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="58"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="44" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="24" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="79"><net_src comp="67" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="24" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="88"><net_src comp="74" pin="3"/><net_sink comp="74" pin=1"/></net>

<net id="89"><net_src comp="81" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="90" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="122"><net_src comp="111" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="134"><net_src comp="123" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="140"><net_src comp="4" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="135" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="143" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="156"><net_src comp="4" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="151" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="164"><net_src comp="6" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="159" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="170"><net_src comp="16" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="178"><net_src comp="171" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="182"><net_src comp="32" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="183" pin="4"/><net_sink comp="60" pin=2"/></net>

<net id="191"><net_src comp="183" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="195"><net_src comp="34" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="196" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="207"><net_src comp="74" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="74" pin="7"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="105" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="74" pin="7"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="74" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="105" pin="7"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="171" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="18" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="171" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="16" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="242"><net_src comp="167" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="247"><net_src comp="196" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="38" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="196" pin="4"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="40" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="244" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="266"><net_src comp="196" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="42" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="262" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="277"><net_src comp="272" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="282"><net_src comp="192" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="46" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="278" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="291"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="293"><net_src comp="288" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="298"><net_src comp="192" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="48" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="314"><net_src comp="192" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="50" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="319"><net_src comp="209" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="204" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="316" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="329"><net_src comp="218" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="213" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="326" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="209" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="204" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="336" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="218" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="213" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="346" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="368"><net_src comp="360" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="179" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="364" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="378"><net_src comp="54" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="386"><net_src comp="228" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="391"><net_src comp="67" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="399"><net_src comp="90" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="404"><net_src comp="98" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="409"><net_src comp="111" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="414"><net_src comp="123" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="419"><net_src comp="135" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="424"><net_src comp="143" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="429"><net_src comp="151" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="434"><net_src comp="159" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="439"><net_src comp="310" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="444"><net_src comp="320" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="449"><net_src comp="330" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="454"><net_src comp="340" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="459"><net_src comp="350" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="464"><net_src comp="356" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="469"><net_src comp="369" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="183" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {4 }
	Port: shift_reg | {2 3 }
 - Input state : 
	Port: fir : x | {1 }
	Port: fir : shift_reg | {2 3 4 5 6 }
	Port: fir : c | {4 5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln30 : 1
		br_ln30 : 2
		i : 1
		zext_ln31 : 2
		shift_reg_addr : 3
		shift_reg_load : 4
	State 3
		shift_reg_addr_1 : 1
		store_ln31 : 2
	State 4
		i_1_0_cast : 1
		tmp : 1
		br_ln37 : 2
		zext_ln38 : 2
		shift_reg_addr_2 : 3
		shift_reg_load_1 : 4
		c_addr : 3
		c_load : 4
		add_ln37 : 1
		sext_ln37 : 2
		zext_ln38_1 : 3
		shift_reg_addr_3 : 4
		shift_reg_load_2 : 5
		c_addr_1 : 4
		c_load_1 : 5
		write_ln41 : 1
	State 5
		sext_ln37_1 : 1
		zext_ln38_2 : 2
		shift_reg_addr_4 : 3
		shift_reg_load_3 : 4
		c_addr_2 : 3
		c_load_2 : 4
		sext_ln37_2 : 1
		zext_ln38_3 : 2
		shift_reg_addr_5 : 3
		shift_reg_load_4 : 4
		c_addr_3 : 3
		c_load_3 : 4
	State 6
		mul_ln38 : 1
		mul_ln38_1 : 1
	State 7
		mul_ln38_2 : 1
		mul_ln38_3 : 1
	State 8
		add_ln38_2 : 1
		add_ln38_3 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |        i_fu_228        |    0    |    0    |    15   |
|          |     add_ln37_fu_262    |    0    |    0    |    15   |
|          |    add_ln37_1_fu_278   |    0    |    0    |    15   |
|          |    add_ln37_2_fu_294   |    0    |    0    |    15   |
|    add   |    add_ln37_3_fu_310   |    0    |    0    |    15   |
|          |     add_ln38_fu_356    |    0    |    0    |    39   |
|          |    add_ln38_1_fu_360   |    0    |    0    |    39   |
|          |    add_ln38_2_fu_364   |    0    |    0    |    32   |
|          |    add_ln38_3_fu_369   |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|          |     mul_ln38_fu_320    |    2    |    0    |    20   |
|    mul   |    mul_ln38_1_fu_330   |    2    |    0    |    20   |
|          |    mul_ln38_2_fu_340   |    2    |    0    |    20   |
|          |    mul_ln38_3_fu_350   |    2    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|   icmp   |    icmp_ln30_fu_222    |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|   read   |    x_read_read_fu_54   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln41_write_fu_60 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln31_fu_234    |    0    |    0    |    0    |
|          |   zext_ln31_1_fu_239   |    0    |    0    |    0    |
|   zext   |    zext_ln38_fu_256    |    0    |    0    |    0    |
|          |   zext_ln38_1_fu_272   |    0    |    0    |    0    |
|          |   zext_ln38_2_fu_288   |    0    |    0    |    0    |
|          |   zext_ln38_3_fu_304   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    i_1_0_cast_fu_244   |    0    |    0    |    0    |
|          |    sext_ln37_fu_268    |    0    |    0    |    0    |
|          |   sext_ln37_1_fu_284   |    0    |    0    |    0    |
|   sext   |   sext_ln37_2_fu_300   |    0    |    0    |    0    |
|          |    sext_ln38_fu_316    |    0    |    0    |    0    |
|          |   sext_ln38_1_fu_326   |    0    |    0    |    0    |
|          |   sext_ln38_2_fu_336   |    0    |    0    |    0    |
|          |   sext_ln38_3_fu_346   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
| bitselect|       tmp_fu_248       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    8    |    0    |   308   |
|----------|------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|    c    |    0   |   10   |   10   |    -   |
|shift_reg|    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    2   |   10   |   10   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     acc_0_0_reg_179    |   32   |
|   add_ln37_3_reg_436   |    8   |
|   add_ln38_3_reg_466   |   32   |
|    add_ln38_reg_461    |   32   |
|    c_addr_1_reg_411    |    7   |
|    c_addr_2_reg_421    |    7   |
|    c_addr_3_reg_431    |    7   |
|     c_addr_reg_401     |    7   |
|       i_0_reg_167      |    7   |
|      i_1_0_reg_192     |    8   |
|        i_reg_383       |    7   |
|   mul_ln38_1_reg_446   |   32   |
|   mul_ln38_2_reg_451   |   32   |
|   mul_ln38_3_reg_456   |   32   |
|    mul_ln38_reg_441    |   32   |
|         reg_204        |   32   |
|         reg_209        |    5   |
|         reg_213        |   32   |
|         reg_218        |    5   |
|shift_reg_addr_2_reg_396|    7   |
|shift_reg_addr_3_reg_406|    7   |
|shift_reg_addr_4_reg_416|    7   |
|shift_reg_addr_5_reg_426|    7   |
| shift_reg_addr_reg_388 |    7   |
|     x_read_reg_375     |   32   |
+------------------------+--------+
|          Total         |   423  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_74 |  p0  |   8  |   7  |   56   ||    41   |
|  grp_access_fu_74 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_74 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_105 |  p0  |   4  |   7  |   28   ||    21   |
| grp_access_fu_105 |  p2  |   4  |   0  |    0   ||    21   |
|    i_0_reg_167    |  p0  |   2  |   7  |   14   ||    9    |
|  acc_0_0_reg_179  |  p0  |   2  |  32  |   64   ||    9    |
|   i_1_0_reg_192   |  p0  |   2  |   8  |   16   ||    9    |
|      reg_204      |  p0  |   2  |  32  |   64   ||    9    |
|      reg_213      |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   370  || 18.1969 ||   158   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |    -   |    0   |   308  |    -   |
|   Memory  |    2   |    -   |    -   |   10   |   10   |    0   |
|Multiplexer|    -   |    -   |   18   |    -   |   158  |    -   |
|  Register |    -   |    -   |    -   |   423  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    8   |   18   |   433  |   476  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
