##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_PWM
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UART_Logs_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_Logs_IntClock:R)
		5.2::Critical Path Report for (Clock_PWM:R vs. Clock_PWM:R)
		5.3::Critical Path Report for (UART_Logs_IntClock:R vs. UART_Logs_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: Clock_Counter_RG                  | N/A                   | Target: 0.01 MHz   | 
Clock: Clock_Counter_RG(fixed-function)  | N/A                   | Target: 0.01 MHz   | 
Clock: Clock_PWM                         | Frequency: 62.65 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                         | Frequency: 55.96 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                             | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                             | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                         | N/A                   | Target: 24.00 MHz  | 
Clock: UART_Logs_IntClock                | Frequency: 45.00 MHz  | Target: 0.92 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_PWM           Clock_PWM           83333.3          67372       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK           UART_Logs_IntClock  41666.7          23796       N/A              N/A         N/A              N/A         N/A              N/A         
UART_Logs_IntClock  UART_Logs_IntClock  1.08333e+006     1061111     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name          Clock to Out  Clock Name:Phase      
-----------------  ------------  --------------------  
DEBUG_TX(0)_PAD    35270         UART_Logs_IntClock:R  
RGB_blue(0)_PAD    22916         Clock_PWM:R           
RGB_green(0)_PAD   23675         Clock_PWM:R           
RGB_red(0)_PAD     23936         Clock_PWM:R           
SEVEN_A(0)_PAD     23750         CyBUS_CLK:R           
SEVEN_B(0)_PAD     23402         CyBUS_CLK:R           
SEVEN_C(0)_PAD     24502         CyBUS_CLK:R           
SEVEN_D(0)_PAD     24015         CyBUS_CLK:R           
SEVEN_DP(0)_PAD    23818         CyBUS_CLK:R           
SEVEN_E(0)_PAD     24327         CyBUS_CLK:R           
SEVEN_F(0)_PAD     24608         CyBUS_CLK:R           
SEVEN_G(0)_PAD     23995         CyBUS_CLK:R           
led_green(0)_PAD   24844         Clock_PWM:R           
led_red(0)_PAD     24634         Clock_PWM:R           
led_yellow(0)_PAD  25333         Clock_PWM:R           


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_PWM
***************************************
Clock: Clock_PWM
Frequency: 62.65 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 67372p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11731
-------------------------------------   ----- 
End-of-path arrival time (ps)           11731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell11      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  67372  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  67372  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  67372  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell11   3101   6601  67372  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell11   5130  11731  67372  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell12      0  11731  67372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell12      0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 55.96 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)/fb
Path End       : \UART_Logs:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Logs:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23796p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Logs_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14400
-------------------------------------   ----- 
End-of-path arrival time (ps)           14400
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)/in_clock                                        iocell5             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
DEBUG_RX(0)/fb                               iocell5         2009   2009  23796  RISE       1
\UART_Logs:BUART:rx_postpoll\/main_1         macrocell7      6809   8818  23796  RISE       1
\UART_Logs:BUART:rx_postpoll\/q              macrocell7      3350  12168  23796  RISE       1
\UART_Logs:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2233  14400  23796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxShifter:u0\/clock                   datapathcell5       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_Logs_IntClock
************************************************
Clock: UART_Logs_IntClock
Frequency: 45.00 MHz | Target: 0.92 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Logs:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Logs:BUART:sRX:RxBitCounter\/clock
Path slack     : 1061111p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -5360
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16862
-------------------------------------   ----- 
End-of-path arrival time (ps)           16862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_ctrl_mark_last\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_ctrl_mark_last\/q     macrocell26   1250   1250  1061111  RISE       1
\UART_Logs:BUART:rx_counter_load\/main_0  macrocell6    9949  11199  1061111  RISE       1
\UART_Logs:BUART:rx_counter_load\/q       macrocell6    3350  14549  1061111  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/load   count7cell    2313  16862  1061111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_Logs_IntClock:R)
********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)/fb
Path End       : \UART_Logs:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Logs:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23796p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Logs_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14400
-------------------------------------   ----- 
End-of-path arrival time (ps)           14400
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)/in_clock                                        iocell5             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
DEBUG_RX(0)/fb                               iocell5         2009   2009  23796  RISE       1
\UART_Logs:BUART:rx_postpoll\/main_1         macrocell7      6809   8818  23796  RISE       1
\UART_Logs:BUART:rx_postpoll\/q              macrocell7      3350  12168  23796  RISE       1
\UART_Logs:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2233  14400  23796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxShifter:u0\/clock                   datapathcell5       0      0  RISE       1


5.2::Critical Path Report for (Clock_PWM:R vs. Clock_PWM:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 67372p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11731
-------------------------------------   ----- 
End-of-path arrival time (ps)           11731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell11      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  67372  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  67372  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  67372  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell11   3101   6601  67372  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell11   5130  11731  67372  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell12      0  11731  67372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell12      0      0  RISE       1


5.3::Critical Path Report for (UART_Logs_IntClock:R vs. UART_Logs_IntClock:R)
*****************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Logs:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Logs:BUART:sRX:RxBitCounter\/clock
Path slack     : 1061111p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -5360
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16862
-------------------------------------   ----- 
End-of-path arrival time (ps)           16862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_ctrl_mark_last\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_ctrl_mark_last\/q     macrocell26   1250   1250  1061111  RISE       1
\UART_Logs:BUART:rx_counter_load\/main_0  macrocell6    9949  11199  1061111  RISE       1
\UART_Logs:BUART:rx_counter_load\/q       macrocell6    3350  14549  1061111  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/load   count7cell    2313  16862  1061111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)/fb
Path End       : \UART_Logs:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_Logs:BUART:sRX:RxShifter:u0\/clock
Path slack     : 23796p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Logs_IntClock:R#2)   41667
- Setup time                                                 -3470
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14400
-------------------------------------   ----- 
End-of-path arrival time (ps)           14400
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)/in_clock                                        iocell5             0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
DEBUG_RX(0)/fb                               iocell5         2009   2009  23796  RISE       1
\UART_Logs:BUART:rx_postpoll\/main_1         macrocell7      6809   8818  23796  RISE       1
\UART_Logs:BUART:rx_postpoll\/q              macrocell7      3350  12168  23796  RISE       1
\UART_Logs:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2233  14400  23796  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxShifter:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)/fb
Path End       : \UART_Logs:BUART:pollcount_0\/main_2
Capture Clock  : \UART_Logs:BUART:pollcount_0\/clock_0
Path slack     : 28451p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Logs_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9706
-------------------------------------   ---- 
End-of-path arrival time (ps)           9706
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)/in_clock                                        iocell5             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
DEBUG_RX(0)/fb                        iocell5       2009   2009  23796  RISE       1
\UART_Logs:BUART:pollcount_0\/main_2  macrocell34   7697   9706  28451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:pollcount_0\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)/fb
Path End       : \UART_Logs:BUART:pollcount_1\/main_3
Capture Clock  : \UART_Logs:BUART:pollcount_1\/clock_0
Path slack     : 29313p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Logs_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8843
-------------------------------------   ---- 
End-of-path arrival time (ps)           8843
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)/in_clock                                        iocell5             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
DEBUG_RX(0)/fb                        iocell5       2009   2009  23796  RISE       1
\UART_Logs:BUART:pollcount_1\/main_3  macrocell33   6834   8843  29313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:pollcount_1\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)/fb
Path End       : \UART_Logs:BUART:rx_state_0\/main_9
Capture Clock  : \UART_Logs:BUART:rx_state_0\/clock_0
Path slack     : 30085p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Logs_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8072
-------------------------------------   ---- 
End-of-path arrival time (ps)           8072
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)/in_clock                                        iocell5             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
DEBUG_RX(0)/fb                       iocell5       2009   2009  23796  RISE       1
\UART_Logs:BUART:rx_state_0\/main_9  macrocell27   6063   8072  30085  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)/fb
Path End       : \UART_Logs:BUART:rx_state_2\/main_8
Capture Clock  : \UART_Logs:BUART:rx_state_2\/clock_0
Path slack     : 30981p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Logs_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7175
-------------------------------------   ---- 
End-of-path arrival time (ps)           7175
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)/in_clock                                        iocell5             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
DEBUG_RX(0)/fb                       iocell5       2009   2009  23796  RISE       1
\UART_Logs:BUART:rx_state_2\/main_8  macrocell30   5166   7175  30981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_2\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)/fb
Path End       : \UART_Logs:BUART:rx_status_3\/main_6
Capture Clock  : \UART_Logs:BUART:rx_status_3\/clock_0
Path slack     : 30981p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Logs_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7175
-------------------------------------   ---- 
End-of-path arrival time (ps)           7175
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)/in_clock                                        iocell5             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
DEBUG_RX(0)/fb                        iocell5       2009   2009  23796  RISE       1
\UART_Logs:BUART:rx_status_3\/main_6  macrocell35   5166   7175  30981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_status_3\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : DEBUG_RX(0)/fb
Path End       : \UART_Logs:BUART:rx_last\/main_0
Capture Clock  : \UART_Logs:BUART:rx_last\/clock_0
Path slack     : 30981p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#26 vs. UART_Logs_IntClock:R#2)   41667
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7175
-------------------------------------   ---- 
End-of-path arrival time (ps)           7175
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
DEBUG_RX(0)/in_clock                                        iocell5             0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
DEBUG_RX(0)/fb                    iocell5       2009   2009  23796  RISE       1
\UART_Logs:BUART:rx_last\/main_0  macrocell36   5166   7175  30981  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_last\/clock_0                          macrocell36         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 67372p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11731
-------------------------------------   ----- 
End-of-path arrival time (ps)           11731
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell11      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  67372  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  67372  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  67372  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell11   3101   6601  67372  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell11   5130  11731  67372  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell12      0  11731  67372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell12      0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_blue:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_RGB_blue:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_RGB_blue:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 67572p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11531
-------------------------------------   ----- 
End-of-path arrival time (ps)           11531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  67572  RISE       1
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  67572  RISE       1
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  67572  RISE       1
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2901   6401  67572  RISE       1
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11531  67572  RISE       1
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11531  67572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_green:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_RGB_green:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_RGB_green:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 67572p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     79103

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11531
-------------------------------------   ----- 
End-of-path arrival time (ps)           11531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell9       0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  67572  RISE       1
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  67572  RISE       1
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  67572  RISE       1
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    2901   6401  67572  RISE       1
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell9    5130  11531  67572  RISE       1
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell10      0  11531  67572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell10      0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_RGB_red:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_RGB_red:PWMUDB:genblk8:stsreg\/clock
Path slack     : 70571p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12263
-------------------------------------   ----- 
End-of-path arrival time (ps)           12263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell11      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  67372  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  67372  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  67372  RISE       1
\PWM_RGB_red:PWMUDB:status_2\/main_1          macrocell15      3110   6610  70571  RISE       1
\PWM_RGB_red:PWMUDB:status_2\/q               macrocell15      3350   9960  70571  RISE       1
\PWM_RGB_red:PWMUDB:genblk8:stsreg\/status_2  statusicell8     2303  12263  70571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_red:PWMUDB:genblk8:stsreg\/clock                  statusicell8        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 70672p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6601
-------------------------------------   ---- 
End-of-path arrival time (ps)           6601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell11      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  67372  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  67372  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  67372  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell11   3101   6601  70672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell11      0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_blue:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_RGB_blue:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_RGB_blue:PWMUDB:genblk8:stsreg\/clock
Path slack     : 70743p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12090
-------------------------------------   ----- 
End-of-path arrival time (ps)           12090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  67572  RISE       1
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  67572  RISE       1
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  67572  RISE       1
\PWM_RGB_blue:PWMUDB:status_2\/main_1          macrocell1      2919   6419  70743  RISE       1
\PWM_RGB_blue:PWMUDB:status_2\/q               macrocell1      3350   9769  70743  RISE       1
\PWM_RGB_blue:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2320  12090  70743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_blue:PWMUDB:genblk8:stsreg\/clock                 statusicell1        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_green:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_RGB_green:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_RGB_green:PWMUDB:genblk8:stsreg\/clock
Path slack     : 70743p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12090
-------------------------------------   ----- 
End-of-path arrival time (ps)           12090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell9       0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  67572  RISE       1
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  67572  RISE       1
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  67572  RISE       1
\PWM_RGB_green:PWMUDB:status_2\/main_1          macrocell14      2919   6419  70743  RISE       1
\PWM_RGB_green:PWMUDB:status_2\/q               macrocell14      3350   9769  70743  RISE       1
\PWM_RGB_green:PWMUDB:genblk8:stsreg\/status_2  statusicell7     2320  12090  70743  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_green:PWMUDB:genblk8:stsreg\/clock                statusicell7        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 70826p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6447
-------------------------------------   ---- 
End-of-path arrival time (ps)           6447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell11      0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell11    760    760  67372  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell12      0    760  67372  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell12   2740   3500  67372  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell12   2947   6447  70826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell12      0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_blue:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_RGB_blue:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_RGB_blue:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 70870p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  67572  RISE       1
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  67572  RISE       1
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  67572  RISE       1
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2903   6403  70870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_green:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_RGB_green:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_RGB_green:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 70870p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell9       0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  67572  RISE       1
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  67572  RISE       1
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  67572  RISE       1
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell10   2903   6403  70870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell10      0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_blue:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_RGB_blue:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_RGB_blue:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 70872p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6401
-------------------------------------   ---- 
End-of-path arrival time (ps)           6401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  67572  RISE       1
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  67572  RISE       1
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  67572  RISE       1
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   2901   6401  70872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_green:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_RGB_green:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_RGB_green:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 70872p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6401
-------------------------------------   ---- 
End-of-path arrival time (ps)           6401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell9       0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell9     760    760  67572  RISE       1
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell10      0    760  67572  RISE       1
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell10   2740   3500  67572  RISE       1
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell9    2901   6401  70872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_led_red:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_led_red:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_led_red:PWMUDB:genblk8:stsreg\/clock
Path slack     : 70936p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11897
-------------------------------------   ----- 
End-of-path arrival time (ps)           11897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_red:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_led_red:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell6   2290   2290  70936  RISE       1
\PWM_led_red:PWMUDB:status_2\/main_1          macrocell11     3939   6229  70936  RISE       1
\PWM_led_red:PWMUDB:status_2\/q               macrocell11     3350   9579  70936  RISE       1
\PWM_led_red:PWMUDB:genblk8:stsreg\/status_2  statusicell4    2318  11897  70936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_red:PWMUDB:genblk8:stsreg\/clock                  statusicell4        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_led_yellow:PWMUDB:runmode_enable\/q
Path End       : \PWM_led_yellow:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_led_yellow:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 71636p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5637
-------------------------------------   ---- 
End-of-path arrival time (ps)           5637
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_yellow:PWMUDB:runmode_enable\/clock_0             macrocell41         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_led_yellow:PWMUDB:runmode_enable\/q        macrocell41     1250   1250  71636  RISE       1
\PWM_led_yellow:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell7   4387   5637  71636  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_yellow:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_blue:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_268/main_1
Capture Clock  : Net_268/clock_0
Path slack     : 71672p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8152
-------------------------------------   ---- 
End-of-path arrival time (ps)           8152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  71672  RISE       1
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  71672  RISE       1
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  71672  RISE       1
Net_268/main_1                                macrocell20     4402   8152  71672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_268/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_led_yellow:PWMUDB:runmode_enable\/q
Path End       : \PWM_led_yellow:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_led_yellow:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72077p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10756
-------------------------------------   ----- 
End-of-path arrival time (ps)           10756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_yellow:PWMUDB:runmode_enable\/clock_0             macrocell41         0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_led_yellow:PWMUDB:runmode_enable\/q         macrocell41    1250   1250  71636  RISE       1
\PWM_led_yellow:PWMUDB:status_2\/main_0          macrocell12    3838   5088  72077  RISE       1
\PWM_led_yellow:PWMUDB:status_2\/q               macrocell12    3350   8438  72077  RISE       1
\PWM_led_yellow:PWMUDB:genblk8:stsreg\/status_2  statusicell5   2318  10756  72077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_yellow:PWMUDB:genblk8:stsreg\/clock               statusicell5        0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_led_red:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_led_red:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_led_red:PWMUDB:status_0\/clock_0
Path slack     : 72158p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7666
-------------------------------------   ---- 
End-of-path arrival time (ps)           7666
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_red:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_led_red:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  72158  RISE       1
\PWM_led_red:PWMUDB:status_0\/main_1        macrocell39     5156   7666  72158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_red:PWMUDB:status_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_led_yellow:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_led_yellow:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_led_yellow:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72218p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5055
-------------------------------------   ---- 
End-of-path arrival time (ps)           5055
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_yellow:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_led_yellow:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell7   2290   2290  72106  RISE       1
\PWM_led_yellow:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell7   2765   5055  72218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_yellow:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell7       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_led_red:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_452/main_1
Capture Clock  : Net_452/clock_0
Path slack     : 72231p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7592
-------------------------------------   ---- 
End-of-path arrival time (ps)           7592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_red:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_led_red:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  72158  RISE       1
Net_452/main_1                              macrocell40     5082   7592  72231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_452/clock_0                                            macrocell40         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_led_green:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_led_green:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_led_green:PWMUDB:genblk8:stsreg\/clock
Path slack     : 72306p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10528
-------------------------------------   ----- 
End-of-path arrival time (ps)           10528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_led_green:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell8   2290   2290  72306  RISE       1
\PWM_led_green:PWMUDB:status_2\/main_1          macrocell13     2585   4875  72306  RISE       1
\PWM_led_green:PWMUDB:status_2\/q               macrocell13     3350   8225  72306  RISE       1
\PWM_led_green:PWMUDB:genblk8:stsreg\/status_2  statusicell6    2303  10528  72306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_green:PWMUDB:genblk8:stsreg\/clock                statusicell6        0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_led_green:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_led_green:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_led_green:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72404p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_led_green:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell8   2290   2290  72306  RISE       1
\PWM_led_green:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell8   2579   4869  72404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_2451/main_1
Capture Clock  : Net_2451/clock_0
Path slack     : 72413p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7410
-------------------------------------   ---- 
End-of-path arrival time (ps)           7410
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell11   1520   1520  72413  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell12      0   1520  72413  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell12   2230   3750  72413  RISE       1
Net_2451/main_1                              macrocell56      3660   7410  72413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2451/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_led_red:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_led_red:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_led_red:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72698p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_red:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_led_red:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell6   2290   2290  70936  RISE       1
\PWM_led_red:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell6   2286   4576  72698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_red:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_led_red:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_led_red:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_led_red:PWMUDB:prevCompare1\/clock_0
Path slack     : 72713p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7111
-------------------------------------   ---- 
End-of-path arrival time (ps)           7111
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_red:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_led_red:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  72158  RISE       1
\PWM_led_red:PWMUDB:prevCompare1\/main_0    macrocell38     4601   7111  72713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_red:PWMUDB:prevCompare1\/clock_0                  macrocell38         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_red:PWMUDB:runmode_enable\/q
Path End       : \PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 72746p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4527
-------------------------------------   ---- 
End-of-path arrival time (ps)           4527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_red:PWMUDB:runmode_enable\/clock_0                macrocell53         0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_RGB_red:PWMUDB:runmode_enable\/q         macrocell53      1250   1250  69472  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell12   3277   4527  72746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/clock                   datapathcell12      0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_green:PWMUDB:runmode_enable\/q
Path End       : \PWM_RGB_green:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_RGB_green:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 72768p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_green:PWMUDB:runmode_enable\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                        model name     delay     AT  slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_RGB_green:PWMUDB:runmode_enable\/q         macrocell49     1250   1250  69468  RISE       1
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell9   3255   4505  72768  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell9       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_blue:PWMUDB:runmode_enable\/q
Path End       : \PWM_RGB_blue:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_RGB_blue:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 72769p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4504
-------------------------------------   ---- 
End-of-path arrival time (ps)           4504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_blue:PWMUDB:runmode_enable\/clock_0               macrocell17         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_RGB_blue:PWMUDB:runmode_enable\/q         macrocell17     1250   1250  69469  RISE       1
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   3254   4504  72769  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_blue:PWMUDB:runmode_enable\/q
Path End       : \PWM_RGB_blue:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_RGB_blue:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 72770p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4503
-------------------------------------   ---- 
End-of-path arrival time (ps)           4503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_blue:PWMUDB:runmode_enable\/clock_0               macrocell17         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_RGB_blue:PWMUDB:runmode_enable\/q         macrocell17     1250   1250  69469  RISE       1
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   3253   4503  72770  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u1\/clock                  datapathcell2       0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_red:PWMUDB:runmode_enable\/q
Path End       : \PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 72772p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4501
-------------------------------------   ---- 
End-of-path arrival time (ps)           4501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_red:PWMUDB:runmode_enable\/clock_0                macrocell53         0      0  RISE       1

Data path
pin name                                      model name      delay     AT  slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_RGB_red:PWMUDB:runmode_enable\/q         macrocell53      1250   1250  69472  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell11   3251   4501  72772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell11      0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_led_red:PWMUDB:runmode_enable\/q
Path End       : \PWM_led_red:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_led_red:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 72777p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_red:PWMUDB:runmode_enable\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                                     model name     delay     AT  slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_led_red:PWMUDB:runmode_enable\/q        macrocell37     1250   1250  72660  RISE       1
\PWM_led_red:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell6   3246   4496  72777  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_red:PWMUDB:sP8:pwmdp:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_green:PWMUDB:runmode_enable\/q
Path End       : \PWM_RGB_green:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_RGB_green:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 72798p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4476
-------------------------------------   ---- 
End-of-path arrival time (ps)           4476
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_green:PWMUDB:runmode_enable\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                        model name      delay     AT  slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_RGB_green:PWMUDB:runmode_enable\/q         macrocell49      1250   1250  69468  RISE       1
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell10   3226   4476  72798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u1\/clock                 datapathcell10      0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_blue:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_RGB_blue:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_RGB_blue:PWMUDB:prevCompare1\/clock_0
Path slack     : 73280p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6543
-------------------------------------   ---- 
End-of-path arrival time (ps)           6543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  71672  RISE       1
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  71672  RISE       1
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  71672  RISE       1
\PWM_RGB_blue:PWMUDB:prevCompare1\/main_0     macrocell18     2793   6543  73280  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_blue:PWMUDB:prevCompare1\/clock_0                 macrocell18         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_blue:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_RGB_blue:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_RGB_blue:PWMUDB:status_0\/clock_0
Path slack     : 73289p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6535
-------------------------------------   ---- 
End-of-path arrival time (ps)           6535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  71672  RISE       1
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  71672  RISE       1
\PWM_RGB_blue:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  71672  RISE       1
\PWM_RGB_blue:PWMUDB:status_0\/main_1         macrocell19     2785   6535  73289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_blue:PWMUDB:status_0\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_RGB_red:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_RGB_red:PWMUDB:prevCompare1\/clock_0
Path slack     : 73289p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6534
-------------------------------------   ---- 
End-of-path arrival time (ps)           6534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell11   1520   1520  72413  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell12      0   1520  72413  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell12   2230   3750  72413  RISE       1
\PWM_RGB_red:PWMUDB:prevCompare1\/main_0     macrocell54      2784   6534  73289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_red:PWMUDB:prevCompare1\/clock_0                  macrocell54         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_RGB_red:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_RGB_red:PWMUDB:status_0\/clock_0
Path slack     : 73294p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6530
-------------------------------------   ---- 
End-of-path arrival time (ps)           6530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/clock                   datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell11   1520   1520  72413  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell12      0   1520  72413  RISE       1
\PWM_RGB_red:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell12   2230   3750  72413  RISE       1
\PWM_RGB_red:PWMUDB:status_0\/main_1         macrocell55      2780   6530  73294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_red:PWMUDB:status_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_led_green:PWMUDB:runmode_enable\/q
Path End       : \PWM_led_green:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_led_green:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 73436p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     77273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3837
-------------------------------------   ---- 
End-of-path arrival time (ps)           3837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_green:PWMUDB:runmode_enable\/clock_0              macrocell45         0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_led_green:PWMUDB:runmode_enable\/q        macrocell45     1250   1250  73349  RISE       1
\PWM_led_green:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell8   2587   3837  73436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_green:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_RGB_green:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_RGB_green:PWMUDB:prevCompare1\/clock_0
Path slack     : 73467p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6356
-------------------------------------   ---- 
End-of-path arrival time (ps)           6356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell9       0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1520   1520  73467  RISE       1
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1520  73467  RISE       1
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   2230   3750  73467  RISE       1
\PWM_RGB_green:PWMUDB:prevCompare1\/main_0     macrocell50      2606   6356  73467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_green:PWMUDB:prevCompare1\/clock_0                macrocell50         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_green:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_RGB_green:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_RGB_green:PWMUDB:status_0\/clock_0
Path slack     : 73476p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6347
-------------------------------------   ---- 
End-of-path arrival time (ps)           6347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell9       0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1520   1520  73467  RISE       1
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1520  73467  RISE       1
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   2230   3750  73467  RISE       1
\PWM_RGB_green:PWMUDB:status_0\/main_1         macrocell51      2597   6347  73476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_green:PWMUDB:status_0\/clock_0                    macrocell51         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_green:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_267/main_1
Capture Clock  : Net_267/clock_0
Path slack     : 73476p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6347
-------------------------------------   ---- 
End-of-path arrival time (ps)           6347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u0\/clock                 datapathcell9       0      0  RISE       1

Data path
pin name                                       model name      delay     AT  slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  -----  ----  ------
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell9    1520   1520  73467  RISE       1
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell10      0   1520  73467  RISE       1
\PWM_RGB_green:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell10   2230   3750  73467  RISE       1
Net_267/main_1                                 macrocell52      2597   6347  73476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_267/clock_0                                            macrocell52         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_red:PWMUDB:runmode_enable\/q
Path End       : Net_2451/main_0
Capture Clock  : Net_2451/clock_0
Path slack     : 74404p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5419
-------------------------------------   ---- 
End-of-path arrival time (ps)           5419
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_red:PWMUDB:runmode_enable\/clock_0                macrocell53         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_RGB_red:PWMUDB:runmode_enable\/q  macrocell53   1250   1250  69472  RISE       1
Net_2451/main_0                        macrocell56   4169   5419  74404  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_2451/clock_0                                           macrocell56         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_led_red:PWMUDB:runmode_enable\/q
Path End       : Net_452/main_0
Capture Clock  : Net_452/clock_0
Path slack     : 74587p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5236
-------------------------------------   ---- 
End-of-path arrival time (ps)           5236
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_red:PWMUDB:runmode_enable\/clock_0                macrocell37         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_led_red:PWMUDB:runmode_enable\/q  macrocell37   1250   1250  72660  RISE       1
Net_452/main_0                         macrocell40   3986   5236  74587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_452/clock_0                                            macrocell40         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_led_yellow:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_led_yellow:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_led_yellow:PWMUDB:prevCompare1\/clock_0
Path slack     : 74713p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_yellow:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_led_yellow:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell7   2510   2510  74713  RISE       1
\PWM_led_yellow:PWMUDB:prevCompare1\/main_0    macrocell42     2600   5110  74713  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_yellow:PWMUDB:prevCompare1\/clock_0               macrocell42         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_led_green:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_led_green:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_led_green:PWMUDB:prevCompare1\/clock_0
Path slack     : 74714p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5110
-------------------------------------   ---- 
End-of-path arrival time (ps)           5110
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_led_green:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell8   2510   2510  74714  RISE       1
\PWM_led_green:PWMUDB:prevCompare1\/main_0    macrocell46     2600   5110  74714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_green:PWMUDB:prevCompare1\/clock_0                macrocell46         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_led_yellow:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_led_yellow:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_led_yellow:PWMUDB:status_0\/clock_0
Path slack     : 74722p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5101
-------------------------------------   ---- 
End-of-path arrival time (ps)           5101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_yellow:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_led_yellow:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell7   2510   2510  74713  RISE       1
\PWM_led_yellow:PWMUDB:status_0\/main_1        macrocell43     2591   5101  74722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_yellow:PWMUDB:status_0\/clock_0                   macrocell43         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_led_yellow:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_387/main_1
Capture Clock  : Net_387/clock_0
Path slack     : 74722p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5101
-------------------------------------   ---- 
End-of-path arrival time (ps)           5101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_yellow:PWMUDB:sP8:pwmdp:u0\/clock                 datapathcell7       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_led_yellow:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell7   2510   2510  74713  RISE       1
Net_387/main_1                                 macrocell44     2591   5101  74722  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_387/clock_0                                            macrocell44         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_led_green:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_led_green:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_led_green:PWMUDB:status_0\/clock_0
Path slack     : 74727p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5096
-------------------------------------   ---- 
End-of-path arrival time (ps)           5096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_led_green:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell8   2510   2510  74714  RISE       1
\PWM_led_green:PWMUDB:status_0\/main_1        macrocell47     2586   5096  74727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_green:PWMUDB:status_0\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_led_green:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_450/main_1
Capture Clock  : Net_450/clock_0
Path slack     : 74727p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5096
-------------------------------------   ---- 
End-of-path arrival time (ps)           5096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_green:PWMUDB:sP8:pwmdp:u0\/clock                  datapathcell8       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_led_green:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell8   2510   2510  74714  RISE       1
Net_450/main_1                                macrocell48     2586   5096  74727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_450/clock_0                                            macrocell48         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_led_yellow:PWMUDB:runmode_enable\/q
Path End       : Net_387/main_0
Capture Clock  : Net_387/clock_0
Path slack     : 74736p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5088
-------------------------------------   ---- 
End-of-path arrival time (ps)           5088
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_yellow:PWMUDB:runmode_enable\/clock_0             macrocell41         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_led_yellow:PWMUDB:runmode_enable\/q  macrocell41   1250   1250  71636  RISE       1
Net_387/main_0                            macrocell44   3838   5088  74736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_387/clock_0                                            macrocell44         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_green:PWMUDB:runmode_enable\/q
Path End       : Net_267/main_0
Capture Clock  : Net_267/clock_0
Path slack     : 75350p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4474
-------------------------------------   ---- 
End-of-path arrival time (ps)           4474
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_green:PWMUDB:runmode_enable\/clock_0              macrocell49         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_RGB_green:PWMUDB:runmode_enable\/q  macrocell49   1250   1250  69468  RISE       1
Net_267/main_0                           macrocell52   3224   4474  75350  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_267/clock_0                                            macrocell52         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_blue:PWMUDB:runmode_enable\/q
Path End       : Net_268/main_0
Capture Clock  : Net_268/clock_0
Path slack     : 75668p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_blue:PWMUDB:runmode_enable\/clock_0               macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_RGB_blue:PWMUDB:runmode_enable\/q  macrocell17   1250   1250  69469  RISE       1
Net_268/main_0                          macrocell20   2905   4155  75668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_268/clock_0                                            macrocell20         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_led_green:PWMUDB:runmode_enable\/q
Path End       : Net_450/main_0
Capture Clock  : Net_450/clock_0
Path slack     : 75992p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3832
-------------------------------------   ---- 
End-of-path arrival time (ps)           3832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_green:PWMUDB:runmode_enable\/clock_0              macrocell45         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_led_green:PWMUDB:runmode_enable\/q  macrocell45   1250   1250  73349  RISE       1
Net_450/main_0                           macrocell48   2582   3832  75992  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_450/clock_0                                            macrocell48         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_blue:PWMUDB:prevCompare1\/q
Path End       : \PWM_RGB_blue:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_RGB_blue:PWMUDB:status_0\/clock_0
Path slack     : 76275p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_blue:PWMUDB:prevCompare1\/clock_0                 macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_RGB_blue:PWMUDB:prevCompare1\/q   macrocell18   1250   1250  76275  RISE       1
\PWM_RGB_blue:PWMUDB:status_0\/main_0  macrocell19   2299   3549  76275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_blue:PWMUDB:status_0\/clock_0                     macrocell19         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_led_red:PWMUDB:prevCompare1\/q
Path End       : \PWM_led_red:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_led_red:PWMUDB:status_0\/clock_0
Path slack     : 76275p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_red:PWMUDB:prevCompare1\/clock_0                  macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_led_red:PWMUDB:prevCompare1\/q   macrocell38   1250   1250  76275  RISE       1
\PWM_led_red:PWMUDB:status_0\/main_0  macrocell39   2299   3549  76275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_red:PWMUDB:status_0\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_led_yellow:PWMUDB:prevCompare1\/q
Path End       : \PWM_led_yellow:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_led_yellow:PWMUDB:status_0\/clock_0
Path slack     : 76275p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_yellow:PWMUDB:prevCompare1\/clock_0               macrocell42         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_led_yellow:PWMUDB:prevCompare1\/q   macrocell42   1250   1250  76275  RISE       1
\PWM_led_yellow:PWMUDB:status_0\/main_0  macrocell43   2298   3548  76275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_yellow:PWMUDB:status_0\/clock_0                   macrocell43         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_green:PWMUDB:prevCompare1\/q
Path End       : \PWM_RGB_green:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_RGB_green:PWMUDB:status_0\/clock_0
Path slack     : 76275p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_green:PWMUDB:prevCompare1\/clock_0                macrocell50         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_RGB_green:PWMUDB:prevCompare1\/q   macrocell50   1250   1250  76275  RISE       1
\PWM_RGB_green:PWMUDB:status_0\/main_0  macrocell51   2298   3548  76275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_green:PWMUDB:status_0\/clock_0                    macrocell51         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_led_yellow:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_led_yellow:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_led_yellow:PWMUDB:runmode_enable\/clock_0
Path slack     : 76278p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_yellow:PWMUDB:genblk1:ctrlreg\/clock              controlcell4        0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_led_yellow:PWMUDB:genblk1:ctrlreg\/control_7  controlcell4   1210   1210  76278  RISE       1
\PWM_led_yellow:PWMUDB:runmode_enable\/main_0      macrocell41    2336   3546  76278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_yellow:PWMUDB:runmode_enable\/clock_0             macrocell41         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_red:PWMUDB:prevCompare1\/q
Path End       : \PWM_RGB_red:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_RGB_red:PWMUDB:status_0\/clock_0
Path slack     : 76282p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_red:PWMUDB:prevCompare1\/clock_0                  macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_RGB_red:PWMUDB:prevCompare1\/q   macrocell54   1250   1250  76282  RISE       1
\PWM_RGB_red:PWMUDB:status_0\/main_0  macrocell55   2291   3541  76282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_red:PWMUDB:status_0\/clock_0                      macrocell55         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_led_green:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_led_green:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_led_green:PWMUDB:runmode_enable\/clock_0
Path slack     : 76285p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_green:PWMUDB:genblk1:ctrlreg\/clock               controlcell5        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_led_green:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   1210   1210  76285  RISE       1
\PWM_led_green:PWMUDB:runmode_enable\/main_0      macrocell45    2328   3538  76285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_green:PWMUDB:runmode_enable\/clock_0              macrocell45         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_led_green:PWMUDB:prevCompare1\/q
Path End       : \PWM_led_green:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_led_green:PWMUDB:status_0\/clock_0
Path slack     : 76286p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3538
-------------------------------------   ---- 
End-of-path arrival time (ps)           3538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_green:PWMUDB:prevCompare1\/clock_0                macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_led_green:PWMUDB:prevCompare1\/q   macrocell46   1250   1250  76286  RISE       1
\PWM_led_green:PWMUDB:status_0\/main_0  macrocell47   2288   3538  76286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_green:PWMUDB:status_0\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_led_red:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_led_red:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_led_red:PWMUDB:runmode_enable\/clock_0
Path slack     : 76287p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_red:PWMUDB:genblk1:ctrlreg\/clock                 controlcell3        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_led_red:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  76287  RISE       1
\PWM_led_red:PWMUDB:runmode_enable\/main_0      macrocell37    2326   3536  76287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_red:PWMUDB:runmode_enable\/clock_0                macrocell37         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_red:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_RGB_red:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_RGB_red:PWMUDB:runmode_enable\/clock_0
Path slack     : 76287p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_red:PWMUDB:genblk1:ctrlreg\/clock                 controlcell7        0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_RGB_red:PWMUDB:genblk1:ctrlreg\/control_7  controlcell7   1210   1210  76287  RISE       1
\PWM_RGB_red:PWMUDB:runmode_enable\/main_0      macrocell53    2326   3536  76287  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_red:PWMUDB:runmode_enable\/clock_0                macrocell53         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_blue:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_RGB_blue:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_RGB_blue:PWMUDB:runmode_enable\/clock_0
Path slack     : 76300p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_blue:PWMUDB:genblk1:ctrlreg\/clock                controlcell1        0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_RGB_blue:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  76300  RISE       1
\PWM_RGB_blue:PWMUDB:runmode_enable\/main_0      macrocell17    2314   3524  76300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_blue:PWMUDB:runmode_enable\/clock_0               macrocell17         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_green:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_RGB_green:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_RGB_green:PWMUDB:runmode_enable\/clock_0
Path slack     : 76300p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_green:PWMUDB:genblk1:ctrlreg\/clock               controlcell6        0      0  RISE       1

Data path
pin name                                          model name    delay     AT  slack  edge  Fanout
------------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_RGB_green:PWMUDB:genblk1:ctrlreg\/control_7  controlcell6   1210   1210  76300  RISE       1
\PWM_RGB_green:PWMUDB:runmode_enable\/main_0      macrocell49    2314   3524  76300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_green:PWMUDB:runmode_enable\/clock_0              macrocell49         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_led_yellow:PWMUDB:status_0\/q
Path End       : \PWM_led_yellow:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_led_yellow:PWMUDB:genblk8:stsreg\/clock
Path slack     : 77415p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5418
-------------------------------------   ---- 
End-of-path arrival time (ps)           5418
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_yellow:PWMUDB:status_0\/clock_0                   macrocell43         0      0  RISE       1

Data path
pin name                                         model name    delay     AT  slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_led_yellow:PWMUDB:status_0\/q               macrocell43    1250   1250  77415  RISE       1
\PWM_led_yellow:PWMUDB:genblk8:stsreg\/status_0  statusicell5   4168   5418  77415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_yellow:PWMUDB:genblk8:stsreg\/clock               statusicell5        0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_green:PWMUDB:status_0\/q
Path End       : \PWM_RGB_green:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_RGB_green:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79253p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3580
-------------------------------------   ---- 
End-of-path arrival time (ps)           3580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_green:PWMUDB:status_0\/clock_0                    macrocell51         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_RGB_green:PWMUDB:status_0\/q               macrocell51    1250   1250  79253  RISE       1
\PWM_RGB_green:PWMUDB:genblk8:stsreg\/status_0  statusicell7   2330   3580  79253  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_green:PWMUDB:genblk8:stsreg\/clock                statusicell7        0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_led_red:PWMUDB:status_0\/q
Path End       : \PWM_led_red:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_led_red:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79257p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3577
-------------------------------------   ---- 
End-of-path arrival time (ps)           3577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_red:PWMUDB:status_0\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_led_red:PWMUDB:status_0\/q               macrocell39    1250   1250  79257  RISE       1
\PWM_led_red:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2327   3577  79257  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_red:PWMUDB:genblk8:stsreg\/clock                  statusicell4        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_blue:PWMUDB:status_0\/q
Path End       : \PWM_RGB_blue:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_RGB_blue:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79269p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_blue:PWMUDB:status_0\/clock_0                     macrocell19         0      0  RISE       1

Data path
pin name                                       model name    delay     AT  slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_RGB_blue:PWMUDB:status_0\/q               macrocell19    1250   1250  79269  RISE       1
\PWM_RGB_blue:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2314   3564  79269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_blue:PWMUDB:genblk8:stsreg\/clock                 statusicell1        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_led_green:PWMUDB:status_0\/q
Path End       : \PWM_led_green:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_led_green:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79276p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_green:PWMUDB:status_0\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                                        model name    delay     AT  slack  edge  Fanout
----------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_led_green:PWMUDB:status_0\/q               macrocell47    1250   1250  79276  RISE       1
\PWM_led_green:PWMUDB:genblk8:stsreg\/status_0  statusicell6   2308   3558  79276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_led_green:PWMUDB:genblk8:stsreg\/clock                statusicell6        0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_RGB_red:PWMUDB:status_0\/q
Path End       : \PWM_RGB_red:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_RGB_red:PWMUDB:genblk8:stsreg\/clock
Path slack     : 79276p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   83333
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_red:PWMUDB:status_0\/clock_0                      macrocell55         0      0  RISE       1

Data path
pin name                                      model name    delay     AT  slack  edge  Fanout
--------------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_RGB_red:PWMUDB:status_0\/q               macrocell55    1250   1250  79276  RISE       1
\PWM_RGB_red:PWMUDB:genblk8:stsreg\/status_0  statusicell8   2308   3558  79276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_RGB_red:PWMUDB:genblk8:stsreg\/clock                  statusicell8        0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Logs:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_Logs:BUART:sRX:RxBitCounter\/clock
Path slack     : 1061111p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -5360
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16862
-------------------------------------   ----- 
End-of-path arrival time (ps)           16862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_ctrl_mark_last\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_ctrl_mark_last\/q     macrocell26   1250   1250  1061111  RISE       1
\UART_Logs:BUART:rx_counter_load\/main_0  macrocell6    9949  11199  1061111  RISE       1
\UART_Logs:BUART:rx_counter_load\/q       macrocell6    3350  14549  1061111  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/load   count7cell    2313  16862  1061111  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_1\/q
Path End       : \UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 1064540p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -6190
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077143

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12603
-------------------------------------   ----- 
End-of-path arrival time (ps)           12603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_1\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_1\/q                      macrocell22     1250   1250  1064540  RISE       1
\UART_Logs:BUART:counter_load_not\/main_0           macrocell3      5154   6404  1064540  RISE       1
\UART_Logs:BUART:counter_load_not\/q                macrocell3      3350   9754  1064540  RISE       1
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell4   2849  12603  1064540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell4       0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Logs:BUART:rx_state_3\/main_0
Capture Clock  : \UART_Logs:BUART:rx_state_3\/clock_0
Path slack     : 1065839p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13985
-------------------------------------   ----- 
End-of-path arrival time (ps)           13985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_ctrl_mark_last\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_ctrl_mark_last\/q  macrocell26   1250   1250  1061111  RISE       1
\UART_Logs:BUART:rx_state_3\/main_0    macrocell29  12735  13985  1065839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_3\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Logs:BUART:rx_state_0\/main_0
Capture Clock  : \UART_Logs:BUART:rx_state_0\/clock_0
Path slack     : 1066398p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13425
-------------------------------------   ----- 
End-of-path arrival time (ps)           13425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_ctrl_mark_last\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_ctrl_mark_last\/q  macrocell26   1250   1250  1061111  RISE       1
\UART_Logs:BUART:rx_state_0\/main_0    macrocell27  12175  13425  1066398  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_0\/q
Path End       : \UART_Logs:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Logs:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1066875p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10448
-------------------------------------   ----- 
End-of-path arrival time (ps)           10448
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell27         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_0\/q                macrocell27     1250   1250  1065726  RISE       1
\UART_Logs:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell5   9198  10448  1066875  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxShifter:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_0\/q
Path End       : \UART_Logs:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_Logs:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1068160p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11664
-------------------------------------   ----- 
End-of-path arrival time (ps)           11664
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell27         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_0\/q               macrocell27   1250   1250  1065726  RISE       1
\UART_Logs:BUART:rx_state_stop1_reg\/main_1  macrocell32  10414  11664  1068160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_stop1_reg\/clock_0               macrocell32         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_bitclk_enable\/q
Path End       : \UART_Logs:BUART:rx_state_0\/main_2
Capture Clock  : \UART_Logs:BUART:rx_state_0\/clock_0
Path slack     : 1068619p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11205
-------------------------------------   ----- 
End-of-path arrival time (ps)           11205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_bitclk_enable\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  1068619  RISE       1
\UART_Logs:BUART:rx_state_0\/main_2   macrocell27   9955  11205  1068619  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Logs:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_Logs:BUART:rx_load_fifo\/clock_0
Path slack     : 1068878p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10945
-------------------------------------   ----- 
End-of-path arrival time (ps)           10945
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_ctrl_mark_last\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_ctrl_mark_last\/q  macrocell26   1250   1250  1061111  RISE       1
\UART_Logs:BUART:rx_load_fifo\/main_0  macrocell28   9695  10945  1068878  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_load_fifo\/clock_0                     macrocell28         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Logs:BUART:rx_state_2\/main_0
Capture Clock  : \UART_Logs:BUART:rx_state_2\/clock_0
Path slack     : 1068880p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10943
-------------------------------------   ----- 
End-of-path arrival time (ps)           10943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_ctrl_mark_last\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_ctrl_mark_last\/q  macrocell26   1250   1250  1061111  RISE       1
\UART_Logs:BUART:rx_state_2\/main_0    macrocell30   9693  10943  1068880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_2\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Logs:BUART:rx_status_3\/main_0
Capture Clock  : \UART_Logs:BUART:rx_status_3\/clock_0
Path slack     : 1068880p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10943
-------------------------------------   ----- 
End-of-path arrival time (ps)           10943
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_ctrl_mark_last\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_ctrl_mark_last\/q  macrocell26   1250   1250  1061111  RISE       1
\UART_Logs:BUART:rx_status_3\/main_0   macrocell35   9693  10943  1068880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_status_3\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Logs:BUART:pollcount_1\/main_0
Capture Clock  : \UART_Logs:BUART:pollcount_1\/clock_0
Path slack     : 1069082p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10741
-------------------------------------   ----- 
End-of-path arrival time (ps)           10741
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1069082  RISE       1
\UART_Logs:BUART:pollcount_1\/main_0        macrocell33   8801  10741  1069082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:pollcount_1\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Logs:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_Logs:BUART:sTX:TxSts\/clock
Path slack     : 1069136p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                            -500
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13697
-------------------------------------   ----- 
End-of-path arrival time (ps)           13697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sTX:TxShifter:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1069136  RISE       1
\UART_Logs:BUART:tx_status_0\/main_3                 macrocell4      3897   7477  1069136  RISE       1
\UART_Logs:BUART:tx_status_0\/q                      macrocell4      3350  10827  1069136  RISE       1
\UART_Logs:BUART:sTX:TxSts\/status_0                 statusicell2    2870  13697  1069136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sTX:TxSts\/clock                          statusicell2        0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_load_fifo\/q
Path End       : \UART_Logs:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_Logs:BUART:sRX:RxSts\/clock
Path slack     : 1069152p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                            -500
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13681
-------------------------------------   ----- 
End-of-path arrival time (ps)           13681
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_load_fifo\/clock_0                     macrocell28         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_load_fifo\/q      macrocell28    1250   1250  1069152  RISE       1
\UART_Logs:BUART:rx_status_4\/main_0  macrocell8     6811   8061  1069152  RISE       1
\UART_Logs:BUART:rx_status_4\/q       macrocell8     3350  11411  1069152  RISE       1
\UART_Logs:BUART:sRX:RxSts\/status_4  statusicell3   2270  13681  1069152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxSts\/clock                          statusicell3        0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_bitclk_enable\/q
Path End       : \UART_Logs:BUART:rx_state_3\/main_2
Capture Clock  : \UART_Logs:BUART:rx_state_3\/clock_0
Path slack     : 1069194p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10629
-------------------------------------   ----- 
End-of-path arrival time (ps)           10629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_bitclk_enable\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  1068619  RISE       1
\UART_Logs:BUART:rx_state_3\/main_2   macrocell29   9379  10629  1069194  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_3\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:pollcount_1\/q
Path End       : \UART_Logs:BUART:rx_state_0\/main_8
Capture Clock  : \UART_Logs:BUART:rx_state_0\/clock_0
Path slack     : 1069315p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10508
-------------------------------------   ----- 
End-of-path arrival time (ps)           10508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:pollcount_1\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:pollcount_1\/q      macrocell33   1250   1250  1068446  RISE       1
\UART_Logs:BUART:rx_state_0\/main_8  macrocell27   9258  10508  1069315  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Logs:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_Logs:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1069608p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10215
-------------------------------------   ----- 
End-of-path arrival time (ps)           10215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1069082  RISE       1
\UART_Logs:BUART:rx_bitclk_enable\/main_0   macrocell31   8275  10215  1069608  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_bitclk_enable\/clock_0                 macrocell31         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:pollcount_0\/q
Path End       : \UART_Logs:BUART:rx_status_3\/main_7
Capture Clock  : \UART_Logs:BUART:rx_status_3\/clock_0
Path slack     : 1069903p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9920
-------------------------------------   ---- 
End-of-path arrival time (ps)           9920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:pollcount_0\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:pollcount_0\/q       macrocell34   1250   1250  1068301  RISE       1
\UART_Logs:BUART:rx_status_3\/main_7  macrocell35   8670   9920  1069903  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_status_3\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Logs:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Logs:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1069917p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7406
-------------------------------------   ---- 
End-of-path arrival time (ps)           7406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_ctrl_mark_last\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_ctrl_mark_last\/q         macrocell26     1250   1250  1061111  RISE       1
\UART_Logs:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell5   6156   7406  1069917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxShifter:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_3\/q
Path End       : \UART_Logs:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_Logs:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1069974p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9849
-------------------------------------   ---- 
End-of-path arrival time (ps)           9849
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_3\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_3\/q               macrocell29   1250   1250  1065780  RISE       1
\UART_Logs:BUART:rx_state_stop1_reg\/main_2  macrocell32   8599   9849  1069974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_stop1_reg\/clock_0               macrocell32         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_bitclk_enable\/q
Path End       : \UART_Logs:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_Logs:BUART:rx_load_fifo\/clock_0
Path slack     : 1070069p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9754
-------------------------------------   ---- 
End-of-path arrival time (ps)           9754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_bitclk_enable\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_bitclk_enable\/q   macrocell31   1250   1250  1068619  RISE       1
\UART_Logs:BUART:rx_load_fifo\/main_2  macrocell28   8504   9754  1070069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_load_fifo\/clock_0                     macrocell28         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:pollcount_0\/q
Path End       : \UART_Logs:BUART:rx_state_0\/main_10
Capture Clock  : \UART_Logs:BUART:rx_state_0\/clock_0
Path slack     : 1070097p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9727
-------------------------------------   ---- 
End-of-path arrival time (ps)           9727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:pollcount_0\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:pollcount_0\/q       macrocell34   1250   1250  1068301  RISE       1
\UART_Logs:BUART:rx_state_0\/main_10  macrocell27   8477   9727  1070097  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:pollcount_1\/q
Path End       : \UART_Logs:BUART:rx_status_3\/main_5
Capture Clock  : \UART_Logs:BUART:rx_status_3\/clock_0
Path slack     : 1070219p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9604
-------------------------------------   ---- 
End-of-path arrival time (ps)           9604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:pollcount_1\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:pollcount_1\/q       macrocell33   1250   1250  1068446  RISE       1
\UART_Logs:BUART:rx_status_3\/main_5  macrocell35   8354   9604  1070219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_status_3\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Logs:BUART:pollcount_1\/main_1
Capture Clock  : \UART_Logs:BUART:pollcount_1\/clock_0
Path slack     : 1070377p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9446
-------------------------------------   ---- 
End-of-path arrival time (ps)           9446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1070377  RISE       1
\UART_Logs:BUART:pollcount_1\/main_1        macrocell33   7506   9446  1070377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:pollcount_1\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Logs:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_Logs:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1070384p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9439
-------------------------------------   ---- 
End-of-path arrival time (ps)           9439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1070377  RISE       1
\UART_Logs:BUART:rx_bitclk_enable\/main_1   macrocell31   7499   9439  1070384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_bitclk_enable\/clock_0                 macrocell31         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_bitclk_enable\/q
Path End       : \UART_Logs:BUART:rx_state_2\/main_2
Capture Clock  : \UART_Logs:BUART:rx_state_2\/clock_0
Path slack     : 1070623p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9200
-------------------------------------   ---- 
End-of-path arrival time (ps)           9200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_bitclk_enable\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  1068619  RISE       1
\UART_Logs:BUART:rx_state_2\/main_2   macrocell30   7950   9200  1070623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_2\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_bitclk_enable\/q
Path End       : \UART_Logs:BUART:rx_status_3\/main_2
Capture Clock  : \UART_Logs:BUART:rx_status_3\/clock_0
Path slack     : 1070623p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9200
-------------------------------------   ---- 
End-of-path arrival time (ps)           9200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_bitclk_enable\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_bitclk_enable\/q  macrocell31   1250   1250  1068619  RISE       1
\UART_Logs:BUART:rx_status_3\/main_2  macrocell35   7950   9200  1070623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_status_3\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_2\/q
Path End       : \UART_Logs:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_Logs:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1070894p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8929
-------------------------------------   ---- 
End-of-path arrival time (ps)           8929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_2\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_2\/q               macrocell30   1250   1250  1066890  RISE       1
\UART_Logs:BUART:rx_state_stop1_reg\/main_3  macrocell32   7679   8929  1070894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_stop1_reg\/clock_0               macrocell32         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_Logs:BUART:pollcount_0\/main_0
Capture Clock  : \UART_Logs:BUART:pollcount_0\/clock_0
Path slack     : 1071204p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8619
-------------------------------------   ---- 
End-of-path arrival time (ps)           8619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  1069082  RISE       1
\UART_Logs:BUART:pollcount_0\/main_0        macrocell34   6679   8619  1071204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:pollcount_0\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_Logs:BUART:pollcount_0\/main_1
Capture Clock  : \UART_Logs:BUART:pollcount_0\/clock_0
Path slack     : 1071240p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8584
-------------------------------------   ---- 
End-of-path arrival time (ps)           8584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  1070377  RISE       1
\UART_Logs:BUART:pollcount_0\/main_1        macrocell34   6644   8584  1071240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:pollcount_0\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_0\/q
Path End       : \UART_Logs:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_Logs:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1071539p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5785
-------------------------------------   ---- 
End-of-path arrival time (ps)           5785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_0\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_0\/q                macrocell23     1250   1250  1064662  RISE       1
\UART_Logs:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell3   4535   5785  1071539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sTX:TxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_Logs:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_Logs:BUART:rx_bitclk_enable\/clock_0
Path slack     : 1071730p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8093
-------------------------------------   ---- 
End-of-path arrival time (ps)           8093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  1071730  RISE       1
\UART_Logs:BUART:rx_bitclk_enable\/main_2   macrocell31   6153   8093  1071730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_bitclk_enable\/clock_0                 macrocell31         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_Logs:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_Logs:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 1071936p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7888
-------------------------------------   ---- 
End-of-path arrival time (ps)           7888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_ctrl_mark_last\/clock_0                macrocell26         0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_ctrl_mark_last\/q        macrocell26   1250   1250  1061111  RISE       1
\UART_Logs:BUART:rx_state_stop1_reg\/main_0  macrocell32   6638   7888  1071936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_stop1_reg\/clock_0               macrocell32         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_load_fifo\/q
Path End       : \UART_Logs:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_Logs:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072159p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3130
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8044
-------------------------------------   ---- 
End-of-path arrival time (ps)           8044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_load_fifo\/clock_0                     macrocell28         0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_load_fifo\/q            macrocell28     1250   1250  1069152  RISE       1
\UART_Logs:BUART:sRX:RxShifter:u0\/f0_load  datapathcell5   6794   8044  1072159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxShifter:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_Logs:BUART:tx_state_0\/main_3
Capture Clock  : \UART_Logs:BUART:tx_state_0\/clock_0
Path slack     : 1072260p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7563
-------------------------------------   ---- 
End-of-path arrival time (ps)           7563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sTX:TxShifter:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  1069136  RISE       1
\UART_Logs:BUART:tx_state_0\/main_3                  macrocell23     3983   7563  1072260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_0\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_3\/q
Path End       : \UART_Logs:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_Logs:BUART:rx_load_fifo\/clock_0
Path slack     : 1072345p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7479
-------------------------------------   ---- 
End-of-path arrival time (ps)           7479
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_3\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_3\/q         macrocell29   1250   1250  1065780  RISE       1
\UART_Logs:BUART:rx_load_fifo\/main_3  macrocell28   6229   7479  1072345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_load_fifo\/clock_0                     macrocell28         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:pollcount_1\/q
Path End       : \UART_Logs:BUART:pollcount_1\/main_2
Capture Clock  : \UART_Logs:BUART:pollcount_1\/clock_0
Path slack     : 1072378p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7446
-------------------------------------   ---- 
End-of-path arrival time (ps)           7446
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:pollcount_1\/clock_0                      macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:pollcount_1\/q       macrocell33   1250   1250  1068446  RISE       1
\UART_Logs:BUART:pollcount_1\/main_2  macrocell33   6196   7446  1072378  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:pollcount_1\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_1\/q
Path End       : \UART_Logs:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_Logs:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1072650p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4674
-------------------------------------   ---- 
End-of-path arrival time (ps)           4674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_1\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_1\/q                macrocell22     1250   1250  1064540  RISE       1
\UART_Logs:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell3   3424   4674  1072650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sTX:TxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_0\/q
Path End       : \UART_Logs:BUART:rx_state_2\/main_1
Capture Clock  : \UART_Logs:BUART:rx_state_2\/clock_0
Path slack     : 1072673p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7150
-------------------------------------   ---- 
End-of-path arrival time (ps)           7150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_0\/q       macrocell27   1250   1250  1065726  RISE       1
\UART_Logs:BUART:rx_state_2\/main_1  macrocell30   5900   7150  1072673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_2\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_0\/q
Path End       : \UART_Logs:BUART:rx_status_3\/main_1
Capture Clock  : \UART_Logs:BUART:rx_status_3\/clock_0
Path slack     : 1072673p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7150
-------------------------------------   ---- 
End-of-path arrival time (ps)           7150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_0\/q        macrocell27   1250   1250  1065726  RISE       1
\UART_Logs:BUART:rx_status_3\/main_1  macrocell35   5900   7150  1072673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_status_3\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Logs:BUART:rx_state_3\/main_5
Capture Clock  : \UART_Logs:BUART:rx_state_3\/clock_0
Path slack     : 1072744p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7080
-------------------------------------   ---- 
End-of-path arrival time (ps)           7080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1072744  RISE       1
\UART_Logs:BUART:rx_state_3\/main_5         macrocell29   5140   7080  1072744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_3\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_3\/q
Path End       : \UART_Logs:BUART:rx_state_2\/main_3
Capture Clock  : \UART_Logs:BUART:rx_state_2\/clock_0
Path slack     : 1072893p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6930
-------------------------------------   ---- 
End-of-path arrival time (ps)           6930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_3\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_3\/q       macrocell29   1250   1250  1065780  RISE       1
\UART_Logs:BUART:rx_state_2\/main_3  macrocell30   5680   6930  1072893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_2\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_3\/q
Path End       : \UART_Logs:BUART:rx_status_3\/main_3
Capture Clock  : \UART_Logs:BUART:rx_status_3\/clock_0
Path slack     : 1072893p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6930
-------------------------------------   ---- 
End-of-path arrival time (ps)           6930
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_3\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_3\/q        macrocell29   1250   1250  1065780  RISE       1
\UART_Logs:BUART:rx_status_3\/main_3  macrocell35   5680   6930  1072893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_status_3\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_bitclk_enable\/q
Path End       : \UART_Logs:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Logs:BUART:sRX:RxShifter:u0\/clock
Path slack     : 1072915p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4408
-------------------------------------   ---- 
End-of-path arrival time (ps)           4408
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_bitclk_enable\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_bitclk_enable\/q          macrocell31     1250   1250  1068619  RISE       1
\UART_Logs:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell5   3158   4408  1072915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxShifter:u0\/clock                   datapathcell5       0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_Logs:BUART:txn\/main_3
Capture Clock  : \UART_Logs:BUART:txn\/clock_0
Path slack     : 1073133p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6691
-------------------------------------   ---- 
End-of-path arrival time (ps)           6691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sTX:TxShifter:u0\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sTX:TxShifter:u0\/so_comb  datapathcell3   4370   4370  1073133  RISE       1
\UART_Logs:BUART:txn\/main_3                macrocell21     2321   6691  1073133  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:txn\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_2\/q
Path End       : \UART_Logs:BUART:rx_state_3\/main_4
Capture Clock  : \UART_Logs:BUART:rx_state_3\/clock_0
Path slack     : 1073256p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6568
-------------------------------------   ---- 
End-of-path arrival time (ps)           6568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_2\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_2\/q       macrocell30   1250   1250  1066890  RISE       1
\UART_Logs:BUART:rx_state_3\/main_4  macrocell29   5318   6568  1073256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_3\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_2\/q
Path End       : \UART_Logs:BUART:rx_state_0\/main_4
Capture Clock  : \UART_Logs:BUART:rx_state_0\/clock_0
Path slack     : 1073275p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6549
-------------------------------------   ---- 
End-of-path arrival time (ps)           6549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_2\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_2\/q       macrocell30   1250   1250  1066890  RISE       1
\UART_Logs:BUART:rx_state_0\/main_4  macrocell27   5299   6549  1073275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Logs:BUART:rx_state_0\/main_5
Capture Clock  : \UART_Logs:BUART:rx_state_0\/clock_0
Path slack     : 1073332p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6492
-------------------------------------   ---- 
End-of-path arrival time (ps)           6492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1072744  RISE       1
\UART_Logs:BUART:rx_state_0\/main_5         macrocell27   4552   6492  1073332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_0\/q
Path End       : \UART_Logs:BUART:txn\/main_2
Capture Clock  : \UART_Logs:BUART:txn\/clock_0
Path slack     : 1073463p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6361
-------------------------------------   ---- 
End-of-path arrival time (ps)           6361
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_0\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_0\/q  macrocell23   1250   1250  1064662  RISE       1
\UART_Logs:BUART:txn\/main_2    macrocell21   5111   6361  1073463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:txn\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_1\/q
Path End       : \UART_Logs:BUART:tx_state_1\/main_0
Capture Clock  : \UART_Logs:BUART:tx_state_1\/clock_0
Path slack     : 1073659p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6164
-------------------------------------   ---- 
End-of-path arrival time (ps)           6164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_1\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_1\/q       macrocell22   1250   1250  1064540  RISE       1
\UART_Logs:BUART:tx_state_1\/main_0  macrocell22   4914   6164  1073659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_1\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_1\/q
Path End       : \UART_Logs:BUART:tx_state_2\/main_0
Capture Clock  : \UART_Logs:BUART:tx_state_2\/clock_0
Path slack     : 1073659p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6164
-------------------------------------   ---- 
End-of-path arrival time (ps)           6164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_1\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_1\/q       macrocell22   1250   1250  1064540  RISE       1
\UART_Logs:BUART:tx_state_2\/main_0  macrocell24   4914   6164  1073659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_2\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_0\/q
Path End       : \UART_Logs:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_Logs:BUART:rx_load_fifo\/clock_0
Path slack     : 1073679p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6144
-------------------------------------   ---- 
End-of-path arrival time (ps)           6144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell27         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_0\/q         macrocell27   1250   1250  1065726  RISE       1
\UART_Logs:BUART:rx_load_fifo\/main_1  macrocell28   4894   6144  1073679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_load_fifo\/clock_0                     macrocell28         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:pollcount_0\/q
Path End       : \UART_Logs:BUART:pollcount_1\/main_4
Capture Clock  : \UART_Logs:BUART:pollcount_1\/clock_0
Path slack     : 1073833p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5991
-------------------------------------   ---- 
End-of-path arrival time (ps)           5991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:pollcount_0\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:pollcount_0\/q       macrocell34   1250   1250  1068301  RISE       1
\UART_Logs:BUART:pollcount_1\/main_4  macrocell33   4741   5991  1073833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:pollcount_1\/clock_0                      macrocell33         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Logs:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_Logs:BUART:sTX:TxShifter:u0\/clock
Path slack     : 1074072p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -6010
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3251
-------------------------------------   ---- 
End-of-path arrival time (ps)           3251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1065934  RISE       1
\UART_Logs:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell3   3061   3251  1074072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sTX:TxShifter:u0\/clock                   datapathcell3       0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_1\/q
Path End       : \UART_Logs:BUART:txn\/main_1
Capture Clock  : \UART_Logs:BUART:txn\/clock_0
Path slack     : 1074200p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5623
-------------------------------------   ---- 
End-of-path arrival time (ps)           5623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_1\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_1\/q  macrocell22   1250   1250  1064540  RISE       1
\UART_Logs:BUART:txn\/main_1    macrocell21   4373   5623  1074200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:txn\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Logs:BUART:rx_state_3\/main_6
Capture Clock  : \UART_Logs:BUART:rx_state_3\/clock_0
Path slack     : 1074222p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5602
-------------------------------------   ---- 
End-of-path arrival time (ps)           5602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074222  RISE       1
\UART_Logs:BUART:rx_state_3\/main_6         macrocell29   3662   5602  1074222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_3\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Logs:BUART:rx_state_3\/main_7
Capture Clock  : \UART_Logs:BUART:rx_state_3\/clock_0
Path slack     : 1074222p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5602
-------------------------------------   ---- 
End-of-path arrival time (ps)           5602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074222  RISE       1
\UART_Logs:BUART:rx_state_3\/main_7         macrocell29   3662   5602  1074222  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_3\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Logs:BUART:rx_state_0\/main_6
Capture Clock  : \UART_Logs:BUART:rx_state_0\/clock_0
Path slack     : 1074238p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5586
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074222  RISE       1
\UART_Logs:BUART:rx_state_0\/main_6         macrocell27   3646   5586  1074238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Logs:BUART:rx_state_0\/main_7
Capture Clock  : \UART_Logs:BUART:rx_state_0\/clock_0
Path slack     : 1074239p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5584
-------------------------------------   ---- 
End-of-path arrival time (ps)           5584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074222  RISE       1
\UART_Logs:BUART:rx_state_0\/main_7         macrocell27   3644   5584  1074239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_0\/q
Path End       : \UART_Logs:BUART:tx_state_0\/main_1
Capture Clock  : \UART_Logs:BUART:tx_state_0\/clock_0
Path slack     : 1074454p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5369
-------------------------------------   ---- 
End-of-path arrival time (ps)           5369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_0\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_0\/q       macrocell23   1250   1250  1064662  RISE       1
\UART_Logs:BUART:tx_state_0\/main_1  macrocell23   4119   5369  1074454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_0\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_0\/q
Path End       : \UART_Logs:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_Logs:BUART:tx_bitclk\/clock_0
Path slack     : 1074454p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5369
-------------------------------------   ---- 
End-of-path arrival time (ps)           5369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_0\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_0\/q      macrocell23   1250   1250  1064662  RISE       1
\UART_Logs:BUART:tx_bitclk\/main_1  macrocell25   4119   5369  1074454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_bitclk\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_0\/q
Path End       : \UART_Logs:BUART:tx_state_1\/main_1
Capture Clock  : \UART_Logs:BUART:tx_state_1\/clock_0
Path slack     : 1074472p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5351
-------------------------------------   ---- 
End-of-path arrival time (ps)           5351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_0\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_0\/q       macrocell23   1250   1250  1064662  RISE       1
\UART_Logs:BUART:tx_state_1\/main_1  macrocell22   4101   5351  1074472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_1\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_0\/q
Path End       : \UART_Logs:BUART:tx_state_2\/main_1
Capture Clock  : \UART_Logs:BUART:tx_state_2\/clock_0
Path slack     : 1074472p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5351
-------------------------------------   ---- 
End-of-path arrival time (ps)           5351
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_0\/clock_0                       macrocell23         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_0\/q       macrocell23   1250   1250  1064662  RISE       1
\UART_Logs:BUART:tx_state_2\/main_1  macrocell24   4101   5351  1074472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_2\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_1\/q
Path End       : \UART_Logs:BUART:tx_state_0\/main_0
Capture Clock  : \UART_Logs:BUART:tx_state_0\/clock_0
Path slack     : 1074624p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5199
-------------------------------------   ---- 
End-of-path arrival time (ps)           5199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_1\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_1\/q       macrocell22   1250   1250  1064540  RISE       1
\UART_Logs:BUART:tx_state_0\/main_0  macrocell23   3949   5199  1074624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_0\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_1\/q
Path End       : \UART_Logs:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_Logs:BUART:tx_bitclk\/clock_0
Path slack     : 1074624p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5199
-------------------------------------   ---- 
End-of-path arrival time (ps)           5199
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_1\/clock_0                       macrocell22         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_1\/q      macrocell22   1250   1250  1064540  RISE       1
\UART_Logs:BUART:tx_bitclk\/main_0  macrocell25   3949   5199  1074624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_bitclk\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_2\/q
Path End       : \UART_Logs:BUART:rx_state_2\/main_4
Capture Clock  : \UART_Logs:BUART:rx_state_2\/clock_0
Path slack     : 1074821p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_2\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_2\/q       macrocell30   1250   1250  1066890  RISE       1
\UART_Logs:BUART:rx_state_2\/main_4  macrocell30   3752   5002  1074821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_2\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_2\/q
Path End       : \UART_Logs:BUART:rx_status_3\/main_4
Capture Clock  : \UART_Logs:BUART:rx_status_3\/clock_0
Path slack     : 1074821p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_2\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_2\/q        macrocell30   1250   1250  1066890  RISE       1
\UART_Logs:BUART:rx_status_3\/main_4  macrocell35   3752   5002  1074821  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_status_3\/clock_0                      macrocell35         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_2\/q
Path End       : \UART_Logs:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_Logs:BUART:rx_load_fifo\/clock_0
Path slack     : 1074822p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5002
-------------------------------------   ---- 
End-of-path arrival time (ps)           5002
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_2\/clock_0                       macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_2\/q         macrocell30   1250   1250  1066890  RISE       1
\UART_Logs:BUART:rx_load_fifo\/main_4  macrocell28   3752   5002  1074822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_load_fifo\/clock_0                     macrocell28         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_status_3\/q
Path End       : \UART_Logs:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_Logs:BUART:sRX:RxSts\/clock
Path slack     : 1074971p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                            -500
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7863
-------------------------------------   ---- 
End-of-path arrival time (ps)           7863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_status_3\/clock_0                      macrocell35         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_status_3\/q       macrocell35    1250   1250  1074971  RISE       1
\UART_Logs:BUART:sRX:RxSts\/status_3  statusicell3   6613   7863  1074971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxSts\/clock                          statusicell3        0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Logs:BUART:rx_state_2\/main_5
Capture Clock  : \UART_Logs:BUART:rx_state_2\/clock_0
Path slack     : 1075089p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1072744  RISE       1
\UART_Logs:BUART:rx_state_2\/main_5         macrocell30   2794   4734  1075089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_2\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_Logs:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_Logs:BUART:rx_load_fifo\/clock_0
Path slack     : 1075098p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4725
-------------------------------------   ---- 
End-of-path arrival time (ps)           4725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  1072744  RISE       1
\UART_Logs:BUART:rx_load_fifo\/main_5       macrocell28   2785   4725  1075098  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_load_fifo\/clock_0                     macrocell28         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:txn\/q
Path End       : \UART_Logs:BUART:txn\/main_0
Capture Clock  : \UART_Logs:BUART:txn\/clock_0
Path slack     : 1075099p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:txn\/clock_0                              macrocell21         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:txn\/q       macrocell21   1250   1250  1075099  RISE       1
\UART_Logs:BUART:txn\/main_0  macrocell21   3474   4724  1075099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:txn\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Logs:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_Logs:BUART:rx_load_fifo\/clock_0
Path slack     : 1075248p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4576
-------------------------------------   ---- 
End-of-path arrival time (ps)           4576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074222  RISE       1
\UART_Logs:BUART:rx_load_fifo\/main_6       macrocell28   2636   4576  1075248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_load_fifo\/clock_0                     macrocell28         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_Logs:BUART:rx_state_2\/main_6
Capture Clock  : \UART_Logs:BUART:rx_state_2\/clock_0
Path slack     : 1075248p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4575
-------------------------------------   ---- 
End-of-path arrival time (ps)           4575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  1074222  RISE       1
\UART_Logs:BUART:rx_state_2\/main_6         macrocell30   2635   4575  1075248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_2\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Logs:BUART:rx_state_2\/main_7
Capture Clock  : \UART_Logs:BUART:rx_state_2\/clock_0
Path slack     : 1075252p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4571
-------------------------------------   ---- 
End-of-path arrival time (ps)           4571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074222  RISE       1
\UART_Logs:BUART:rx_state_2\/main_7         macrocell30   2631   4571  1075252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_2\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_Logs:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_Logs:BUART:rx_load_fifo\/clock_0
Path slack     : 1075255p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4569
-------------------------------------   ---- 
End-of-path arrival time (ps)           4569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  1074222  RISE       1
\UART_Logs:BUART:rx_load_fifo\/main_7       macrocell28   2629   4569  1075255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_load_fifo\/clock_0                     macrocell28         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_bitclk\/q
Path End       : \UART_Logs:BUART:tx_state_1\/main_5
Capture Clock  : \UART_Logs:BUART:tx_state_1\/clock_0
Path slack     : 1075291p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4532
-------------------------------------   ---- 
End-of-path arrival time (ps)           4532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_bitclk\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_bitclk\/q        macrocell25   1250   1250  1075291  RISE       1
\UART_Logs:BUART:tx_state_1\/main_5  macrocell22   3282   4532  1075291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_1\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_bitclk\/q
Path End       : \UART_Logs:BUART:tx_state_2\/main_5
Capture Clock  : \UART_Logs:BUART:tx_state_2\/clock_0
Path slack     : 1075291p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4532
-------------------------------------   ---- 
End-of-path arrival time (ps)           4532
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_bitclk\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_bitclk\/q        macrocell25   1250   1250  1075291  RISE       1
\UART_Logs:BUART:tx_state_2\/main_5  macrocell24   3282   4532  1075291  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_2\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_bitclk\/q
Path End       : \UART_Logs:BUART:txn\/main_6
Capture Clock  : \UART_Logs:BUART:txn\/clock_0
Path slack     : 1075293p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4531
-------------------------------------   ---- 
End-of-path arrival time (ps)           4531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_bitclk\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_bitclk\/q  macrocell25   1250   1250  1075291  RISE       1
\UART_Logs:BUART:txn\/main_6   macrocell21   3281   4531  1075293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:txn\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_bitclk\/q
Path End       : \UART_Logs:BUART:tx_state_0\/main_5
Capture Clock  : \UART_Logs:BUART:tx_state_0\/clock_0
Path slack     : 1075327p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_bitclk\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_bitclk\/q        macrocell25   1250   1250  1075291  RISE       1
\UART_Logs:BUART:tx_state_0\/main_5  macrocell23   3247   4497  1075327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_0\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:pollcount_0\/q
Path End       : \UART_Logs:BUART:pollcount_0\/main_3
Capture Clock  : \UART_Logs:BUART:pollcount_0\/clock_0
Path slack     : 1075327p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4497
-------------------------------------   ---- 
End-of-path arrival time (ps)           4497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:pollcount_0\/clock_0                      macrocell34         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:pollcount_0\/q       macrocell34   1250   1250  1068301  RISE       1
\UART_Logs:BUART:pollcount_0\/main_3  macrocell34   3247   4497  1075327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:pollcount_0\/clock_0                      macrocell34         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_2\/q
Path End       : \UART_Logs:BUART:tx_state_0\/main_4
Capture Clock  : \UART_Logs:BUART:tx_state_0\/clock_0
Path slack     : 1075334p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4489
-------------------------------------   ---- 
End-of-path arrival time (ps)           4489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_2\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_2\/q       macrocell24   1250   1250  1065842  RISE       1
\UART_Logs:BUART:tx_state_0\/main_4  macrocell23   3239   4489  1075334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_0\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_2\/q
Path End       : \UART_Logs:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_Logs:BUART:tx_bitclk\/clock_0
Path slack     : 1075334p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4489
-------------------------------------   ---- 
End-of-path arrival time (ps)           4489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_2\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_2\/q      macrocell24   1250   1250  1065842  RISE       1
\UART_Logs:BUART:tx_bitclk\/main_3  macrocell25   3239   4489  1075334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_bitclk\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_2\/q
Path End       : \UART_Logs:BUART:tx_state_1\/main_3
Capture Clock  : \UART_Logs:BUART:tx_state_1\/clock_0
Path slack     : 1075336p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_2\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_2\/q       macrocell24   1250   1250  1065842  RISE       1
\UART_Logs:BUART:tx_state_1\/main_3  macrocell22   3237   4487  1075336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_1\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_2\/q
Path End       : \UART_Logs:BUART:tx_state_2\/main_3
Capture Clock  : \UART_Logs:BUART:tx_state_2\/clock_0
Path slack     : 1075336p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4487
-------------------------------------   ---- 
End-of-path arrival time (ps)           4487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_2\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_2\/q       macrocell24   1250   1250  1065842  RISE       1
\UART_Logs:BUART:tx_state_2\/main_3  macrocell24   3237   4487  1075336  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_2\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:tx_state_2\/q
Path End       : \UART_Logs:BUART:txn\/main_4
Capture Clock  : \UART_Logs:BUART:txn\/clock_0
Path slack     : 1075339p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_2\/clock_0                       macrocell24         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:tx_state_2\/q  macrocell24   1250   1250  1065842  RISE       1
\UART_Logs:BUART:txn\/main_4    macrocell21   3235   4485  1075339  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:txn\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_0\/q
Path End       : \UART_Logs:BUART:rx_state_3\/main_1
Capture Clock  : \UART_Logs:BUART:rx_state_3\/clock_0
Path slack     : 1075618p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4206
-------------------------------------   ---- 
End-of-path arrival time (ps)           4206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_0\/q       macrocell27   1250   1250  1065726  RISE       1
\UART_Logs:BUART:rx_state_3\/main_1  macrocell29   2956   4206  1075618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_3\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_0\/q
Path End       : \UART_Logs:BUART:rx_state_0\/main_1
Capture Clock  : \UART_Logs:BUART:rx_state_0\/clock_0
Path slack     : 1075623p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4201
-------------------------------------   ---- 
End-of-path arrival time (ps)           4201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell27         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_0\/q       macrocell27   1250   1250  1065726  RISE       1
\UART_Logs:BUART:rx_state_0\/main_1  macrocell27   2951   4201  1075623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_3\/q
Path End       : \UART_Logs:BUART:rx_state_3\/main_3
Capture Clock  : \UART_Logs:BUART:rx_state_3\/clock_0
Path slack     : 1075795p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4029
-------------------------------------   ---- 
End-of-path arrival time (ps)           4029
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_3\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_3\/q       macrocell29   1250   1250  1065780  RISE       1
\UART_Logs:BUART:rx_state_3\/main_3  macrocell29   2779   4029  1075795  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_3\/clock_0                       macrocell29         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_state_3\/q
Path End       : \UART_Logs:BUART:rx_state_0\/main_3
Capture Clock  : \UART_Logs:BUART:rx_state_0\/clock_0
Path slack     : 1075807p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4016
-------------------------------------   ---- 
End-of-path arrival time (ps)           4016
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_3\/clock_0                       macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_state_3\/q       macrocell29   1250   1250  1065780  RISE       1
\UART_Logs:BUART:rx_state_0\/main_3  macrocell27   2766   4016  1075807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_0\/clock_0                       macrocell27         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:rx_last\/q
Path End       : \UART_Logs:BUART:rx_state_2\/main_9
Capture Clock  : \UART_Logs:BUART:rx_state_2\/clock_0
Path slack     : 1076283p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_last\/clock_0                          macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_Logs:BUART:rx_last\/q          macrocell36   1250   1250  1076283  RISE       1
\UART_Logs:BUART:rx_state_2\/main_9  macrocell30   2290   3540  1076283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:rx_state_2\/clock_0                       macrocell30         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Logs:BUART:tx_state_0\/main_2
Capture Clock  : \UART_Logs:BUART:tx_state_0\/clock_0
Path slack     : 1076566p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3257
-------------------------------------   ---- 
End-of-path arrival time (ps)           3257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1065934  RISE       1
\UART_Logs:BUART:tx_state_0\/main_2               macrocell23     3067   3257  1076566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_0\/clock_0                       macrocell23         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Logs:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_Logs:BUART:tx_bitclk\/clock_0
Path slack     : 1076566p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3257
-------------------------------------   ---- 
End-of-path arrival time (ps)           3257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1065934  RISE       1
\UART_Logs:BUART:tx_bitclk\/main_2                macrocell25     3067   3257  1076566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_bitclk\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Logs:BUART:tx_state_1\/main_2
Capture Clock  : \UART_Logs:BUART:tx_state_1\/clock_0
Path slack     : 1076687p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3137
-------------------------------------   ---- 
End-of-path arrival time (ps)           3137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1065934  RISE       1
\UART_Logs:BUART:tx_state_1\/main_2               macrocell22     2947   3137  1076687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_1\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_Logs:BUART:tx_state_2\/main_2
Capture Clock  : \UART_Logs:BUART:tx_state_2\/clock_0
Path slack     : 1076687p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3137
-------------------------------------   ---- 
End-of-path arrival time (ps)           3137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell4    190    190  1065934  RISE       1
\UART_Logs:BUART:tx_state_2\/main_2               macrocell24     2947   3137  1076687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_2\/clock_0                       macrocell24         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Logs:BUART:txn\/main_5
Capture Clock  : \UART_Logs:BUART:txn\/clock_0
Path slack     : 1077005p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2818
-------------------------------------   ---- 
End-of-path arrival time (ps)           2818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  1077005  RISE       1
\UART_Logs:BUART:txn\/main_5                      macrocell21     2628   2818  1077005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:txn\/clock_0                              macrocell21         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Logs:BUART:tx_state_1\/main_4
Capture Clock  : \UART_Logs:BUART:tx_state_1\/clock_0
Path slack     : 1077006p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2817
-------------------------------------   ---- 
End-of-path arrival time (ps)           2817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  1077005  RISE       1
\UART_Logs:BUART:tx_state_1\/main_4               macrocell22     2627   2817  1077006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_1\/clock_0                       macrocell22         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_Logs:BUART:tx_state_2\/main_4
Capture Clock  : \UART_Logs:BUART:tx_state_2\/clock_0
Path slack     : 1077006p

Capture Clock Arrival Time                                                 0
+ Clock path delay                                                         0
+ Cycle adjust (UART_Logs_IntClock:R#1 vs. UART_Logs_IntClock:R#2)   1083333
- Setup time                                                           -3510
------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                       1079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2817
-------------------------------------   ---- 
End-of-path arrival time (ps)           2817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell4       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_Logs:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell4    190    190  1077005  RISE       1
\UART_Logs:BUART:tx_state_2\/main_4               macrocell24     2627   2817  1077006  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_Logs:BUART:tx_state_2\/clock_0                       macrocell24         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

