{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561703667966 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561703667974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 28 12:04:27 2019 " "Processing started: Fri Jun 28 12:04:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561703667974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561703667974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_robot -c fpga_robot " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_robot -c fpga_robot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561703667974 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561703668649 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561703668649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/dec2hex.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/dec2hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec2hex " "Found entity 1: dec2hex" {  } { { "output_files/dec2hex.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/output_files/dec2hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561703676633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561703676633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movements.v 1 1 " "Found 1 design units, including 1 entities, in source file movements.v" { { "Info" "ISGN_ENTITY_NAME" "1 move_robot " "Found entity 1: move_robot" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561703676633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561703676633 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "motor_control.v(116) " "Verilog HDL information at motor_control.v(116): always construct contains both blocking and non-blocking assignments" {  } { { "motor_control.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/motor_control.v" 116 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1561703676637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "motor_control.v 3 3 " "Found 3 design units, including 3 entities, in source file motor_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 set_direction " "Found entity 1: set_direction" {  } { { "motor_control.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/motor_control.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561703676637 ""} { "Info" "ISGN_ENTITY_NAME" "2 motor_pwm " "Found entity 2: motor_pwm" {  } { { "motor_control.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/motor_control.v" 101 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561703676637 ""} { "Info" "ISGN_ENTITY_NAME" "3 motor_encoder " "Found entity 3: motor_encoder" {  } { { "motor_control.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/motor_control.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561703676637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561703676637 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "line_sensor_robot_movement.v " "Can't analyze file -- file line_sensor_robot_movement.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1561703676644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561703676648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561703676648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_robot.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_robot.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_robot " "Found entity 1: fpga_robot" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561703676648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561703676648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_values.v 1 1 " "Found 1 design units, including 1 entities, in source file display_values.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_values " "Found entity 1: display_values" {  } { { "display_values.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/display_values.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561703676652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561703676652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_interface " "Found entity 1: adc_interface" {  } { { "adc_interface.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/adc_interface.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561703676652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561703676652 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpga_robot " "Elaborating entity \"fpga_robot\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561703676766 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_data fpga_robot.v(39) " "Output port \"lcd_data\" at fpga_robot.v(39) has no driver" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1561703676770 "|fpga_robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leds fpga_robot.v(54) " "Output port \"leds\" at fpga_robot.v(54) has no driver" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1561703676770 "|fpga_robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_rs fpga_robot.v(38) " "Output port \"lcd_rs\" at fpga_robot.v(38) has no driver" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1561703676770 "|fpga_robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_rw fpga_robot.v(38) " "Output port \"lcd_rw\" at fpga_robot.v(38) has no driver" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1561703676770 "|fpga_robot"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_e fpga_robot.v(38) " "Output port \"lcd_e\" at fpga_robot.v(38) has no driver" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1561703676770 "|fpga_robot"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adc_interface adc_interface:line_sensor_module " "Elaborating entity \"adc_interface\" for hierarchy \"adc_interface:line_sensor_module\"" {  } { { "fpga_robot.v" "line_sensor_module" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561703676776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_direction set_direction:robot_movement_direction " "Elaborating entity \"set_direction\" for hierarchy \"set_direction:robot_movement_direction\"" {  } { { "fpga_robot.v" "robot_movement_direction" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561703676780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_encoder motor_encoder:left_motor_encoder " "Elaborating entity \"motor_encoder\" for hierarchy \"motor_encoder:left_motor_encoder\"" {  } { { "fpga_robot.v" "left_motor_encoder" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561703676780 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 motor_control.v(169) " "Verilog HDL assignment warning at motor_control.v(169): truncated value with size 32 to match size of target (23)" {  } { { "motor_control.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/motor_control.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561703676780 "|fpga_robot|motor_encoder:left_motor_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 motor_control.v(176) " "Verilog HDL assignment warning at motor_control.v(176): truncated value with size 10 to match size of target (8)" {  } { { "motor_control.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/motor_control.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561703676780 "|fpga_robot|motor_encoder:left_motor_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 motor_control.v(195) " "Verilog HDL assignment warning at motor_control.v(195): truncated value with size 32 to match size of target (10)" {  } { { "motor_control.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/motor_control.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561703676780 "|fpga_robot|motor_encoder:left_motor_encoder"}
{ "Warning" "WSGN_SEARCH_FILE" "get_robot_orientation.v 1 1 " "Using design file get_robot_orientation.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 get_robot_orientation " "Found entity 1: get_robot_orientation" {  } { { "get_robot_orientation.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/get_robot_orientation.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561703676798 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561703676798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_robot_orientation get_robot_orientation:line_orientation " "Elaborating entity \"get_robot_orientation\" for hierarchy \"get_robot_orientation:line_orientation\"" {  } { { "fpga_robot.v" "line_orientation" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561703676798 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bot_orientation get_robot_orientation.v(36) " "Verilog HDL Always Construct warning at get_robot_orientation.v(36): inferring latch(es) for variable \"bot_orientation\", which holds its previous value in one or more paths through the always construct" {  } { { "get_robot_orientation.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/get_robot_orientation.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1561703676802 "|fpga_robot|get_robot_orientation:line_orientation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bot_orientation\[0\] get_robot_orientation.v(36) " "Inferred latch for \"bot_orientation\[0\]\" at get_robot_orientation.v(36)" {  } { { "get_robot_orientation.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/get_robot_orientation.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561703676802 "|fpga_robot|get_robot_orientation:line_orientation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bot_orientation\[1\] get_robot_orientation.v(36) " "Inferred latch for \"bot_orientation\[1\]\" at get_robot_orientation.v(36)" {  } { { "get_robot_orientation.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/get_robot_orientation.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561703676802 "|fpga_robot|get_robot_orientation:line_orientation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bot_orientation\[2\] get_robot_orientation.v(36) " "Inferred latch for \"bot_orientation\[2\]\" at get_robot_orientation.v(36)" {  } { { "get_robot_orientation.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/get_robot_orientation.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561703676802 "|fpga_robot|get_robot_orientation:line_orientation"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bot_orientation\[3\] get_robot_orientation.v(36) " "Inferred latch for \"bot_orientation\[3\]\" at get_robot_orientation.v(36)" {  } { { "get_robot_orientation.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/get_robot_orientation.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1561703676802 "|fpga_robot|get_robot_orientation:line_orientation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move_robot move_robot:line_encoder " "Elaborating entity \"move_robot\" for hierarchy \"move_robot:line_encoder\"" {  } { { "fpga_robot.v" "line_encoder" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561703676802 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(93) " "Verilog HDL assignment warning at movements.v(93): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561703676802 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(95) " "Verilog HDL assignment warning at movements.v(95): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561703676802 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(97) " "Verilog HDL assignment warning at movements.v(97): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561703676802 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(102) " "Verilog HDL assignment warning at movements.v(102): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561703676802 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(104) " "Verilog HDL assignment warning at movements.v(104): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561703676802 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(106) " "Verilog HDL assignment warning at movements.v(106): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561703676802 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(111) " "Verilog HDL assignment warning at movements.v(111): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561703676802 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(112) " "Verilog HDL assignment warning at movements.v(112): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561703676802 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(124) " "Verilog HDL assignment warning at movements.v(124): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561703676802 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(125) " "Verilog HDL assignment warning at movements.v(125): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561703676802 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(134) " "Verilog HDL assignment warning at movements.v(134): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561703676802 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(135) " "Verilog HDL assignment warning at movements.v(135): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561703676802 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(143) " "Verilog HDL assignment warning at movements.v(143): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561703676802 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(144) " "Verilog HDL assignment warning at movements.v(144): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561703676802 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(152) " "Verilog HDL assignment warning at movements.v(152): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561703676802 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(153) " "Verilog HDL assignment warning at movements.v(153): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561703676802 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(161) " "Verilog HDL assignment warning at movements.v(161): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561703676802 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(162) " "Verilog HDL assignment warning at movements.v(162): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561703676802 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(166) " "Verilog HDL assignment warning at movements.v(166): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561703676802 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(167) " "Verilog HDL assignment warning at movements.v(167): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561703676802 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(177) " "Verilog HDL assignment warning at movements.v(177): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561703676802 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(178) " "Verilog HDL assignment warning at movements.v(178): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561703676802 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(184) " "Verilog HDL assignment warning at movements.v(184): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561703676802 "|fpga_robot|move_robot:line_encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 movements.v(185) " "Verilog HDL assignment warning at movements.v(185): truncated value with size 32 to match size of target (8)" {  } { { "movements.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/movements.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561703676802 "|fpga_robot|move_robot:line_encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_pwm motor_pwm:left_motor " "Elaborating entity \"motor_pwm\" for hierarchy \"motor_pwm:left_motor\"" {  } { { "fpga_robot.v" "left_motor" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561703676802 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 motor_control.v(126) " "Verilog HDL assignment warning at motor_control.v(126): truncated value with size 32 to match size of target (8)" {  } { { "motor_control.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/motor_control.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561703676802 "|fpga_robot|motor_pwm:left_motor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 motor_control.v(127) " "Verilog HDL assignment warning at motor_control.v(127): truncated value with size 32 to match size of target (1)" {  } { { "motor_control.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/motor_control.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1561703676802 "|fpga_robot|motor_pwm:left_motor"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1561703677148 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "adc_interface.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/adc_interface.v" 28 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1561703677154 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1561703677154 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rs GND " "Pin \"lcd_rs\" is stuck at GND" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561703677197 "|fpga_robot|lcd_rs"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561703677197 "|fpga_robot|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_e GND " "Pin \"lcd_e\" is stuck at GND" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561703677197 "|fpga_robot|lcd_e"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[0\] GND " "Pin \"lcd_data\[0\]\" is stuck at GND" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561703677197 "|fpga_robot|lcd_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[1\] GND " "Pin \"lcd_data\[1\]\" is stuck at GND" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561703677197 "|fpga_robot|lcd_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[2\] GND " "Pin \"lcd_data\[2\]\" is stuck at GND" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561703677197 "|fpga_robot|lcd_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[3\] GND " "Pin \"lcd_data\[3\]\" is stuck at GND" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561703677197 "|fpga_robot|lcd_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[4\] GND " "Pin \"lcd_data\[4\]\" is stuck at GND" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561703677197 "|fpga_robot|lcd_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[5\] GND " "Pin \"lcd_data\[5\]\" is stuck at GND" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561703677197 "|fpga_robot|lcd_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[6\] GND " "Pin \"lcd_data\[6\]\" is stuck at GND" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561703677197 "|fpga_robot|lcd_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[7\] GND " "Pin \"lcd_data\[7\]\" is stuck at GND" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561703677197 "|fpga_robot|lcd_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[0\] GND " "Pin \"leds\[0\]\" is stuck at GND" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561703677197 "|fpga_robot|leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[1\] GND " "Pin \"leds\[1\]\" is stuck at GND" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561703677197 "|fpga_robot|leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561703677197 "|fpga_robot|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561703677197 "|fpga_robot|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561703677197 "|fpga_robot|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] GND " "Pin \"leds\[5\]\" is stuck at GND" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561703677197 "|fpga_robot|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561703677197 "|fpga_robot|leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[7\] GND " "Pin \"leds\[7\]\" is stuck at GND" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561703677197 "|fpga_robot|leds[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1561703677197 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1561703677253 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "84 " "84 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1561703677602 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/output_files/fpga_robot.map.smsg " "Generated suppressed messages file D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/output_files/fpga_robot.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561703677634 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1561703677702 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561703677702 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "motor_left_a " "No output dependent on input pin \"motor_left_a\"" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561703677738 "|fpga_robot|motor_left_a"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "motor_left_b " "No output dependent on input pin \"motor_left_b\"" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561703677738 "|fpga_robot|motor_left_b"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "motor_right_a " "No output dependent on input pin \"motor_right_a\"" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561703677738 "|fpga_robot|motor_right_a"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "motor_right_b " "No output dependent on input pin \"motor_right_b\"" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561703677738 "|fpga_robot|motor_right_b"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mode " "No output dependent on input pin \"mode\"" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1561703677738 "|fpga_robot|mode"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1561703677738 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "188 " "Implemented 188 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1561703677738 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1561703677738 ""} { "Info" "ICUT_CUT_TM_LCELLS" "151 " "Implemented 151 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1561703677738 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1561703677738 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561703677750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 28 12:04:37 2019 " "Processing ended: Fri Jun 28 12:04:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561703677750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561703677750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561703677750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561703677750 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1561703678986 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561703678990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 28 12:04:38 2019 " "Processing started: Fri Jun 28 12:04:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561703678990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1561703678990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fpga_robot -c fpga_robot " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fpga_robot -c fpga_robot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1561703678990 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1561703679178 ""}
{ "Info" "0" "" "Project  = fpga_robot" {  } {  } 0 0 "Project  = fpga_robot" 0 0 "Fitter" 0 0 1561703679178 ""}
{ "Info" "0" "" "Revision = fpga_robot" {  } {  } 0 0 "Revision = fpga_robot" 0 0 "Fitter" 0 0 1561703679178 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1561703679230 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1561703679230 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fpga_robot EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"fpga_robot\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1561703679238 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561703679286 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561703679286 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1561703679406 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1561703679414 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561703679821 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561703679821 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1561703679821 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1561703679821 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561703679821 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561703679821 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561703679821 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561703679821 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1561703679821 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1561703679821 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1561703679825 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1561703680204 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fpga_robot.sdc " "Synopsys Design Constraints File file not found: 'fpga_robot.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1561703680204 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1561703680204 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1561703680208 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1561703680208 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1561703680208 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clock~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561703680220 ""}  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561703680220 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_division_counter\[4\]  " "Automatically promoted node clock_division_counter\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561703680220 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_division_counter\[4\]~21 " "Destination node clock_division_counter\[4\]~21" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561703680220 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "adc_sck~output " "Destination node adc_sck~output" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561703680220 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1561703680220 ""}  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 169 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561703680220 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_division_counter\[12\]  " "Automatically promoted node clock_division_counter\[12\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561703680220 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_division_counter\[12\]~37 " "Destination node clock_division_counter\[12\]~37" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561703680220 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1561703680220 ""}  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561703680220 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_division_counter\[15\]  " "Automatically promoted node clock_division_counter\[15\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561703680220 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock_division_counter\[15\]~43 " "Destination node clock_division_counter\[15\]~43" {  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561703680220 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1561703680220 ""}  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561703680220 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node reset~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1561703680220 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "set_direction:robot_movement_direction\|motor_left_forward~0 " "Destination node set_direction:robot_movement_direction\|motor_left_forward~0" {  } { { "motor_control.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/motor_control.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561703680220 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "set_direction:robot_movement_direction\|motor_left_backward~0 " "Destination node set_direction:robot_movement_direction\|motor_left_backward~0" {  } { { "motor_control.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/motor_control.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561703680220 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "set_direction:robot_movement_direction\|motor_left_backward~1 " "Destination node set_direction:robot_movement_direction\|motor_left_backward~1" {  } { { "motor_control.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/motor_control.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561703680220 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "set_direction:robot_movement_direction\|motor_right_backward~0 " "Destination node set_direction:robot_movement_direction\|motor_right_backward~0" {  } { { "motor_control.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/motor_control.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1561703680220 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1561703680220 ""}  } { { "fpga_robot.v" "" { Text "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/fpga_robot.v" 28 0 0 } } { "temporary_test_loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 0 { 0 ""} 0 341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561703680220 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1561703680384 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561703680384 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561703680384 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561703680384 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561703680384 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1561703680384 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1561703680384 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1561703680384 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1561703680400 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1561703680400 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1561703680400 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561703680420 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1561703680420 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1561703680918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561703680982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1561703680994 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1561703681910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561703681910 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1561703682082 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 12 { 0 ""} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1561703682717 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1561703682717 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1561703683178 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1561703683178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561703683182 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.24 " "Total time spent on timing analysis during the Fitter is 0.24 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1561703683278 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561703683282 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561703683398 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561703683398 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561703683494 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561703683782 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/output_files/fpga_robot.fit.smsg " "Generated suppressed messages file D:/Tech/e-YSIP/fpga-robot-2019/Week 4/fpga_robot/output_files/fpga_robot.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1561703683970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5660 " "Peak virtual memory: 5660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561703684158 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 28 12:04:44 2019 " "Processing ended: Fri Jun 28 12:04:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561703684158 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561703684158 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561703684158 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1561703684158 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1561703685185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561703685189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 28 12:04:45 2019 " "Processing started: Fri Jun 28 12:04:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561703685189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1561703685189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fpga_robot -c fpga_robot " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fpga_robot -c fpga_robot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1561703685189 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1561703685496 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1561703685987 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1561703686007 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561703686123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 28 12:04:46 2019 " "Processing ended: Fri Jun 28 12:04:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561703686123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561703686123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561703686123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1561703686123 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1561703686699 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1561703687315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561703687323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 28 12:04:46 2019 " "Processing started: Fri Jun 28 12:04:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561703687323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1561703687323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fpga_robot -c fpga_robot " "Command: quartus_sta fpga_robot -c fpga_robot" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1561703687323 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1561703687507 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1561703687918 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1561703687918 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561703687960 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561703687960 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1561703688110 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fpga_robot.sdc " "Synopsys Design Constraints File file not found: 'fpga_robot.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1561703688118 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1561703688118 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1561703688118 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_division_counter\[12\] clock_division_counter\[12\] " "create_clock -period 1.000 -name clock_division_counter\[12\] clock_division_counter\[12\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1561703688118 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_division_counter\[4\] clock_division_counter\[4\] " "create_clock -period 1.000 -name clock_division_counter\[4\] clock_division_counter\[4\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1561703688118 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_division_counter\[15\] clock_division_counter\[15\] " "create_clock -period 1.000 -name clock_division_counter\[15\] clock_division_counter\[15\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1561703688118 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name start_bot start_bot " "create_clock -period 1.000 -name start_bot start_bot" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1561703688118 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561703688118 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1561703688123 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561703688123 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1561703688123 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1561703688130 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1561703688150 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1561703688150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.007 " "Worst-case setup slack is -2.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.007             -20.927 clock  " "   -2.007             -20.927 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.705              -7.294 clock_division_counter\[12\]  " "   -1.705              -7.294 clock_division_counter\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.540             -70.089 clock_division_counter\[4\]  " "   -1.540             -70.089 clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.311              -5.785 clock_division_counter\[15\]  " "   -1.311              -5.785 clock_division_counter\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561703688150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 clock_division_counter\[4\]  " "    0.357               0.000 clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 clock_division_counter\[15\]  " "    0.358               0.000 clock_division_counter\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 clock  " "    0.360               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 clock_division_counter\[12\]  " "    0.360               0.000 clock_division_counter\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561703688154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.796 " "Worst-case recovery slack is -0.796" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.796             -38.567 clock_division_counter\[4\]  " "   -0.796             -38.567 clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561703688158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.907 " "Worst-case removal slack is 0.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.907               0.000 clock_division_counter\[4\]  " "    0.907               0.000 clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561703688158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.000 clock  " "   -3.000             -19.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.000 start_bot  " "   -3.000              -4.000 start_bot " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -56.000 clock_division_counter\[4\]  " "   -1.000             -56.000 clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 clock_division_counter\[12\]  " "   -1.000             -10.000 clock_division_counter\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 clock_division_counter\[15\]  " "   -1.000              -8.000 clock_division_counter\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561703688162 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1561703688206 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1561703688222 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1561703688496 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561703688520 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1561703688524 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1561703688524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.709 " "Worst-case setup slack is -1.709" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.709             -17.429 clock  " "   -1.709             -17.429 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.414              -5.518 clock_division_counter\[12\]  " "   -1.414              -5.518 clock_division_counter\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.305             -58.224 clock_division_counter\[4\]  " "   -1.305             -58.224 clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.146              -4.996 clock_division_counter\[15\]  " "   -1.146              -4.996 clock_division_counter\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561703688528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 clock_division_counter\[15\]  " "    0.311               0.000 clock_division_counter\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clock_division_counter\[4\]  " "    0.312               0.000 clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 clock  " "    0.320               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 clock_division_counter\[12\]  " "    0.320               0.000 clock_division_counter\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561703688532 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.598 " "Worst-case recovery slack is -0.598" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.598             -28.750 clock_division_counter\[4\]  " "   -0.598             -28.750 clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561703688536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.817 " "Worst-case removal slack is 0.817" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.817               0.000 clock_division_counter\[4\]  " "    0.817               0.000 clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561703688540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.000 clock  " "   -3.000             -19.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.000 start_bot  " "   -3.000              -4.000 start_bot " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -56.000 clock_division_counter\[4\]  " "   -1.000             -56.000 clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 clock_division_counter\[12\]  " "   -1.000             -10.000 clock_division_counter\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 clock_division_counter\[15\]  " "   -1.000              -8.000 clock_division_counter\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561703688540 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1561703688604 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1561703688660 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1561703688664 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1561703688664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.117 " "Worst-case setup slack is -1.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.117             -10.751 clock  " "   -1.117             -10.751 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.509              -0.682 clock_division_counter\[12\]  " "   -0.509              -0.682 clock_division_counter\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.390             -15.787 clock_division_counter\[4\]  " "   -0.390             -15.787 clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.197              -0.240 clock_division_counter\[15\]  " "   -0.197              -0.240 clock_division_counter\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561703688668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clock_division_counter\[15\]  " "    0.187               0.000 clock_division_counter\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clock_division_counter\[4\]  " "    0.187               0.000 clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 clock  " "    0.193               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 clock_division_counter\[12\]  " "    0.194               0.000 clock_division_counter\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561703688672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.052 " "Worst-case recovery slack is -0.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.052              -1.624 clock_division_counter\[4\]  " "   -0.052              -1.624 clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561703688676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.498 " "Worst-case removal slack is 0.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498               0.000 clock_division_counter\[4\]  " "    0.498               0.000 clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561703688680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -19.864 clock  " "   -3.000             -19.864 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.161 start_bot  " "   -3.000              -4.161 start_bot " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -56.000 clock_division_counter\[4\]  " "   -1.000             -56.000 clock_division_counter\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -10.000 clock_division_counter\[12\]  " "   -1.000             -10.000 clock_division_counter\[12\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 clock_division_counter\[15\]  " "   -1.000              -8.000 clock_division_counter\[15\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1561703688688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1561703688688 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1561703689056 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1561703689056 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561703689112 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 28 12:04:49 2019 " "Processing ended: Fri Jun 28 12:04:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561703689112 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561703689112 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561703689112 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1561703689112 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 77 s " "Quartus Prime Full Compilation was successful. 0 errors, 77 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1561703689772 ""}
