

================================================================
== Vivado HLS Report for 'GenerationGenerator_generateGeneration'
================================================================
* Date:           Wed Dec 19 16:40:15 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        GeneticAlgoHls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|      3.23|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  142|  142|  142|  142|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |  141|  141|       141|          -|          -|  inf |    no    |
        | + mutateChild1  |   64|   64|         1|          1|          2|    64|    yes   |
        | + mutateChild2  |   64|   64|         1|          1|          2|    64|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 2
  Pipeline-0: II = 1, D = 1, States = { 8 }
  Pipeline-1: II = 1, D = 1, States = { 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (exitcond1)
	8  / (!exitcond1)
9 --> 
	10  / true
10 --> 
	11  / (exitcond)
	10  / (!exitcond)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: StgValue_15 (14)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecIFCore(i24* %random, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_16 (15)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !4081

ST_1: StgValue_17 (16)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !4085

ST_1: StgValue_18 (17)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %startGenerating), !map !4089

ST_1: StgValue_19 (18)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %generatingDone), !map !4093

ST_1: StgValue_20 (19)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_parent1), !map !4097

ST_1: StgValue_21 (20)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_parent2), !map !4101

ST_1: StgValue_22 (21)  [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_child1), !map !4105

ST_1: StgValue_23 (22)  [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_child2), !map !4109

ST_1: StgValue_24 (23)  [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i24* %mutation_probability), !map !4113

ST_1: StgValue_25 (24)  [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i24* %random), !map !4117

ST_1: StgValue_26 (25)  [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i24* %GenerationGenerator_randomNumberIndex_V), !map !4121

ST_1: StgValue_27 (26)  [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i24* %GenerationGenerator_trueRandomIndex_V), !map !4125

ST_1: StgValue_28 (27)  [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap([160 x i24]* %GenerationGenerator_randomNumbers_V), !map !4129

ST_1: StgValue_29 (28)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:46
:14  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind

ST_1: StgValue_30 (29)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:47
:15  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_31 (30)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:48
:16  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [16 x i8]* @p_str4, i32 0, i32 0, i1* %startGenerating) nounwind

ST_1: StgValue_32 (31)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:49
:17  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [15 x i8]* @p_str5, i32 0, i32 0, i1* %generatingDone) nounwind

ST_1: StgValue_33 (32)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:50
:18  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str6, [19 x i8]* @p_str7, i32 0, i32 0, i64* %generation_parent1) nounwind

ST_1: StgValue_34 (33)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:51
:19  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str6, [19 x i8]* @p_str8, i32 0, i32 0, i64* %generation_parent2) nounwind

ST_1: StgValue_35 (34)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:52
:20  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 1, [14 x i8]* @p_str6, [18 x i8]* @p_str9, i32 0, i32 0, i64* %generation_child1) nounwind

ST_1: StgValue_36 (35)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:53
:21  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 1, [14 x i8]* @p_str6, [18 x i8]* @p_str10, i32 0, i32 0, i64* %generation_child2) nounwind

ST_1: StgValue_37 (36)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:54
:22  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str11, [21 x i8]* @p_str12, i32 0, i32 0, i24* %mutation_probability) nounwind

ST_1: StgValue_38 (37)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:55
:23  call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str11, [7 x i8]* @p_str13, i32 0, i32 0, i24* %random) nounwind

ST_1: StgValue_39 (38)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:56
:24  call void (...)* @_ssdm_op_SpecProcessDef([20 x i8]* @p_str, i32 2, [19 x i8]* @p_str23) nounwind

ST_1: tmp_2 (39)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:56
:25  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str15)

ST_1: StgValue_41 (40)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:56
:26  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str16) nounwind

ST_1: p_ssdm_reset_v (41)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:56
:27  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

ST_1: StgValue_43 (42)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:46
:28  call void (...)* @_ssdm_op_SpecIFCore(i64* %generation_parent1, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_44 (43)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:47
:29  call void (...)* @_ssdm_op_SpecIFCore(i64* %generation_parent2, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_45 (44)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:48
:30  call void (...)* @_ssdm_op_SpecIFCore(i64* %generation_child1, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_46 (45)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:49
:31  call void (...)* @_ssdm_op_SpecIFCore(i64* %generation_child2, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_47 (46)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:50
:32  call void (...)* @_ssdm_op_SpecIFCore(i64* %generation_parent1, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_48 (47)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:51
:33  call void (...)* @_ssdm_op_SpecIFCore(i24* %mutation_probability, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_49 (48)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:52
:34  call void (...)* @_ssdm_op_SpecIFCore(i1* %startGenerating, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: StgValue_50 (49)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:53
:35  call void (...)* @_ssdm_op_SpecIFCore(i1* %generatingDone, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)

ST_1: empty (50)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:53
:36  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

ST_1: empty_2 (51)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:53
:37  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str15, i32 %tmp_2)

ST_1: StgValue_53 (52)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:53
:38  br label %_ZN7_ap_sc_7sc_core4waitEi.exit7


 <State 2>: 0.00ns
ST_2: StgValue_54 (55)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:57
_ZN7_ap_sc_7sc_core4waitEi.exit7:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_2: tmp (56)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:57
_ZN7_ap_sc_7sc_core4waitEi.exit7:2  %tmp = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %startGenerating)

ST_2: StgValue_56 (57)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:57
_ZN7_ap_sc_7sc_core4waitEi.exit7:3  call void (...)* @_ssdm_op_Poll(i1 %tmp)

ST_2: StgValue_57 (58)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:58
_ZN7_ap_sc_7sc_core4waitEi.exit7:4  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %generatingDone, i1 false)


 <State 3>: 0.00ns
ST_3: StgValue_58 (59)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:59
_ZN7_ap_sc_7sc_core4waitEi.exit7:5  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_3: val_V_3 (60)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:62
_ZN7_ap_sc_7sc_core4waitEi.exit7:6  %val_V_3 = call i64 @_ssdm_op_Read.ap_auto.volatile.i64P(i64* %generation_parent1)


 <State 4>: 0.00ns
ST_4: StgValue_60 (61)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:63
_ZN7_ap_sc_7sc_core4waitEi.exit7:7  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_4: val_V_4 (62)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:64
_ZN7_ap_sc_7sc_core4waitEi.exit7:8  %val_V_4 = call i64 @_ssdm_op_Read.ap_auto.volatile.i64P(i64* %generation_parent2)


 <State 5>: 0.00ns
ST_5: StgValue_62 (63)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:65
_ZN7_ap_sc_7sc_core4waitEi.exit7:9  call void (...)* @_ssdm_op_Wait(i32 1) nounwind


 <State 6>: 3.23ns
ST_6: StgValue_63 (64)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:85
_ZN7_ap_sc_7sc_core4waitEi.exit7:10  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_6: val_V (65)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:108
_ZN7_ap_sc_7sc_core4waitEi.exit7:11  %val_V = call i24 @_ssdm_op_Read.ap_auto.volatile.i24P(i24* %mutation_probability)

ST_6: tmp_s (67)  [1/1] 3.23ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:114
_ZN7_ap_sc_7sc_core4waitEi.exit7:13  %tmp_s = icmp ugt i24 %val_V, 1024


 <State 7>: 1.59ns
ST_7: loop_begin (54)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit7:0  %loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind

ST_7: StgValue_67 (66)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:109
_ZN7_ap_sc_7sc_core4waitEi.exit7:12  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_7: StgValue_68 (68)  [1/1] 1.59ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:112
_ZN7_ap_sc_7sc_core4waitEi.exit7:14  br label %1


 <State 8>: 3.04ns
ST_8: v_V (70)  [1/1] 0.00ns
:0  %v_V = phi i64 [ %val_V_4, %_ZN7_ap_sc_7sc_core4waitEi.exit7 ], [ %child1_V_2, %_ifconv ]

ST_8: j (71)  [1/1] 0.00ns
:1  %j = phi i7 [ 0, %_ZN7_ap_sc_7sc_core4waitEi.exit7 ], [ %j_1, %_ifconv ]

ST_8: exitcond1 (72)  [1/1] 2.91ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:112
:2  %exitcond1 = icmp eq i7 %j, -64

ST_8: j_1 (73)  [1/1] 2.32ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:112
:3  %j_1 = add i7 %j, 1

ST_8: StgValue_73 (74)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:112
:4  br i1 %exitcond1, label %.preheader.preheader, label %_ifconv

ST_8: j_cast3 (76)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:112 (grouped into LUT with out node child1_V_2)
_ifconv:0  %j_cast3 = zext i7 %j to i32

ST_8: empty_3 (77)  [1/1] 0.00ns
_ifconv:1  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_8: StgValue_76 (78)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:112
_ifconv:2  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str25) nounwind

ST_8: tmp_3 (79)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:112
_ifconv:3  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25)

ST_8: StgValue_78 (80)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:113
_ifconv:4  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str16) nounwind

ST_8: op2_assign (81)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:115 (grouped into LUT with out node child1_V_2)
_ifconv:5  %op2_assign = shl i32 1, %j_cast3

ST_8: child1_V (82)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:114 (grouped into LUT with out node child1_V_2)
_ifconv:6  %child1_V = select i1 %tmp_s, i32 %op2_assign, i32 0

ST_8: child1_V_cast (83)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:114 (grouped into LUT with out node child1_V_2)
_ifconv:7  %child1_V_cast = sext i32 %child1_V to i64

ST_8: child1_V_2 (84)  [1/1] 3.04ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:114 (out node of the LUT)
_ifconv:8  %child1_V_2 = xor i64 %child1_V_cast, %v_V

ST_8: empty_4 (85)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:117
_ifconv:9  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp_3)

ST_8: StgValue_84 (86)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:112
_ifconv:10  br label %1


 <State 9>: 1.59ns
ST_9: StgValue_85 (88)  [1/1] 1.59ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:120
.preheader.preheader:0  br label %.preheader


 <State 10>: 3.04ns
ST_10: v_V_1 (90)  [1/1] 0.00ns
.preheader:0  %v_V_1 = phi i64 [ %child2_V_2, %_ifconv1 ], [ %val_V_3, %.preheader.preheader ]

ST_10: j1 (91)  [1/1] 0.00ns
.preheader:1  %j1 = phi i7 [ %j_2, %_ifconv1 ], [ 0, %.preheader.preheader ]

ST_10: exitcond (92)  [1/1] 2.91ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:120
.preheader:2  %exitcond = icmp eq i7 %j1, -64

ST_10: j_2 (93)  [1/1] 2.32ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:120
.preheader:3  %j_2 = add i7 %j1, 1

ST_10: StgValue_90 (94)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:120
.preheader:4  br i1 %exitcond, label %_ZN7_ap_sc_7sc_core4waitEi.exit14, label %_ifconv1

ST_10: j1_cast2 (96)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:120 (grouped into LUT with out node child2_V_2)
_ifconv1:0  %j1_cast2 = zext i7 %j1 to i32

ST_10: empty_5 (97)  [1/1] 0.00ns
_ifconv1:1  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_10: StgValue_93 (98)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:120
_ifconv1:2  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str26) nounwind

ST_10: tmp_5 (99)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:120
_ifconv1:3  %tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)

ST_10: StgValue_95 (100)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:121
_ifconv1:4  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str16) nounwind

ST_10: op2_assign_1 (101)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:123 (grouped into LUT with out node child2_V_2)
_ifconv1:5  %op2_assign_1 = shl i32 1, %j1_cast2

ST_10: child2_V_1 (102)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:114 (grouped into LUT with out node child2_V_2)
_ifconv1:6  %child2_V_1 = select i1 %tmp_s, i32 %op2_assign_1, i32 0

ST_10: child2_V_1_cast (103)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:114 (grouped into LUT with out node child2_V_2)
_ifconv1:7  %child2_V_1_cast = sext i32 %child2_V_1 to i64

ST_10: child2_V_2 (104)  [1/1] 3.04ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:114 (out node of the LUT)
_ifconv1:8  %child2_V_2 = xor i64 %child2_V_1_cast, %v_V_1

ST_10: empty_6 (105)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:125
_ifconv1:9  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp_5)

ST_10: StgValue_101 (106)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:120
_ifconv1:10  br label %.preheader


 <State 11>: 0.00ns
ST_11: StgValue_102 (108)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:126
_ZN7_ap_sc_7sc_core4waitEi.exit14:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_11: StgValue_103 (109)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:129
_ZN7_ap_sc_7sc_core4waitEi.exit14:1  call void @_ssdm_op_Write.ap_auto.volatile.i64P(i64* %generation_child1, i64 %v_V)


 <State 12>: 0.00ns
ST_12: StgValue_104 (110)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:130
_ZN7_ap_sc_7sc_core4waitEi.exit14:2  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_12: StgValue_105 (111)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:131
_ZN7_ap_sc_7sc_core4waitEi.exit14:3  call void @_ssdm_op_Write.ap_auto.volatile.i64P(i64* %generation_child2, i64 %v_V_1)


 <State 13>: 0.00ns
ST_13: StgValue_106 (112)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:132
_ZN7_ap_sc_7sc_core4waitEi.exit14:4  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_13: StgValue_107 (113)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:133
_ZN7_ap_sc_7sc_core4waitEi.exit14:5  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %generatingDone, i1 true)


 <State 14>: 2.07ns
ST_14: StgValue_108 (114)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:135
_ZN7_ap_sc_7sc_core4waitEi.exit14:6  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_14: tmp_4 (115)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:135
_ZN7_ap_sc_7sc_core4waitEi.exit14:7  %tmp_4 = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %startGenerating)

ST_14: tmp_1 (116)  [1/1] 2.07ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:135
_ZN7_ap_sc_7sc_core4waitEi.exit14:8  %tmp_1 = xor i1 %tmp_4, true

ST_14: StgValue_111 (117)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:135
_ZN7_ap_sc_7sc_core4waitEi.exit14:9  call void (...)* @_ssdm_op_Poll(i1 %tmp_1)

ST_14: StgValue_112 (118)  [1/1] 0.00ns  loc: ../GenerationGenerator/GenerationGenerator.cpp:136
_ZN7_ap_sc_7sc_core4waitEi.exit14:10  br label %_ZN7_ap_sc_7sc_core4waitEi.exit7



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 3.23ns
The critical path consists of the following:
	wire read on port 'mutation_probability' (../GenerationGenerator/GenerationGenerator.cpp:108) [65]  (0 ns)
	'icmp' operation ('tmp_s', ../GenerationGenerator/GenerationGenerator.cpp:114) [67]  (3.23 ns)

 <State 7>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('child1.V') with incoming values : ('val.V', ../GenerationGenerator/GenerationGenerator.cpp:64) ('child1.V', ../GenerationGenerator/GenerationGenerator.cpp:114) [70]  (1.59 ns)

 <State 8>: 3.04ns
The critical path consists of the following:
	'phi' operation ('child1.V') with incoming values : ('val.V', ../GenerationGenerator/GenerationGenerator.cpp:64) ('child1.V', ../GenerationGenerator/GenerationGenerator.cpp:114) [70]  (0 ns)
	'xor' operation ('child1.V', ../GenerationGenerator/GenerationGenerator.cpp:114) [84]  (3.04 ns)

 <State 9>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('child2.V') with incoming values : ('val.V', ../GenerationGenerator/GenerationGenerator.cpp:62) ('child2.V', ../GenerationGenerator/GenerationGenerator.cpp:114) [90]  (1.59 ns)

 <State 10>: 3.04ns
The critical path consists of the following:
	'phi' operation ('child2.V') with incoming values : ('val.V', ../GenerationGenerator/GenerationGenerator.cpp:62) ('child2.V', ../GenerationGenerator/GenerationGenerator.cpp:114) [90]  (0 ns)
	'xor' operation ('child2.V', ../GenerationGenerator/GenerationGenerator.cpp:114) [104]  (3.04 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 2.07ns
The critical path consists of the following:
	wire read on port 'startGenerating' (../GenerationGenerator/GenerationGenerator.cpp:135) [115]  (0 ns)
	'xor' operation ('tmp_1', ../GenerationGenerator/GenerationGenerator.cpp:135) [116]  (2.07 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
