
*** Running vivado
    with args -log testbench.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source testbench.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Oct  2 16:28:07 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source testbench.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 505.496 ; gain = 203.402
Command: read_checkpoint -auto_incremental -incremental {H:/Senior Project/sp_gram_test_1/sp_gram_test_1.srcs/utils_1/imports/synth_1/testbench.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from H:/Senior Project/sp_gram_test_1/sp_gram_test_1.srcs/utils_1/imports/synth_1/testbench.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top testbench -part xc7a200tisbg484-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200ti'
INFO: [Device 21-403] Loading part xc7a200tisbg484-1L
INFO: [Device 21-9227] Part: xc7a200tisbg484-1L does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26480
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1420.332 ; gain = 449.766
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'state_pulse', assumed default net type 'wire' [H:/Senior Project/sp_gram_test_1/sp_gram_test_1.srcs/sources_1/new/testbench.sv:9]
INFO: [Synth 8-6157] synthesizing module 'testbench' [H:/Senior Project/sp_gram_test_1/sp_gram_test_1.srcs/sources_1/new/testbench.sv:3]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [H:/Senior Project/sp_gram_test_1/sp_gram_test_1.srcs/sources_1/new/testbench.sv:20]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [H:/Senior Project/sp_gram_test_1/sp_gram_test_1.srcs/sources_1/new/testbench.sv:9]
INFO: [Synth 8-6157] synthesizing module 'top' [H:/Senior Project/sp_gram_test_1/sp_gram_test_1.srcs/sources_1/new/top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'gram' [H:/Senior Project/sp_gram_test_1/sp_gram_test_1.runs/synth_1/.Xil/Vivado-18772-ARM148-08/realtime/gram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gram' (0#1) [H:/Senior Project/sp_gram_test_1/sp_gram_test_1.runs/synth_1/.Xil/Vivado-18772-ARM148-08/realtime/gram_stub.v:6]
CRITICAL WARNING: [Synth 8-5972] variable 'data_out' cannot be written by both continuous and procedural assignments [H:/Senior Project/sp_gram_test_1/sp_gram_test_1.srcs/sources_1/new/top.sv:42]
WARNING: [Synth 8-6090] variable 'address_read' is written by both blocking and non-blocking assignments, entire logic could be removed [H:/Senior Project/sp_gram_test_1/sp_gram_test_1.srcs/sources_1/new/top.sv:81]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [H:/Senior Project/sp_gram_test_1/sp_gram_test_1.srcs/sources_1/new/top.sv:3]
ERROR: [Synth 8-349] instance 'top' of module 'top' passed 3 connections, but takes just 2 [H:/Senior Project/sp_gram_test_1/sp_gram_test_1.srcs/sources_1/new/testbench.sv:9]
ERROR: [Synth 8-6156] failed synthesizing module 'testbench' [H:/Senior Project/sp_gram_test_1/sp_gram_test_1.srcs/sources_1/new/testbench.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1567.730 ; gain = 597.164
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 3 Warnings, 1 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Oct  2 16:28:24 2024...
