net/mlx5: Add ts_cqe_to_dest_cqn related bits

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-326.el8
commit-author Eran Ben Elisha <eranbe@nvidia.com>
commit 59d2ae1db89f5a491d48f798ffccef36cc69ca65
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-326.el8/59d2ae1d.failed

Add a bit in HCA capabilities layout to indicate if ts_cqe_to_dest_cqn is
supported.

In addition, add ts_cqe_to_dest_cqn field to SQ context, for driver to
set the actual CQN.

	Signed-off-by: Eran Ben Elisha <eranbe@nvidia.com>
	Reviewed-by: Tariq Toukan <tariqt@nvidia.com>
	Signed-off-by: Saeed Mahameed <saeedm@nvidia.com>
(cherry picked from commit 59d2ae1db89f5a491d48f798ffccef36cc69ca65)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	include/linux/mlx5/mlx5_ifc.h
diff --cc include/linux/mlx5/mlx5_ifc.h
index 500bdd068f94,632b9a61fda5..000000000000
--- a/include/linux/mlx5/mlx5_ifc.h
+++ b/include/linux/mlx5/mlx5_ifc.h
@@@ -1266,9 -1261,9 +1266,15 @@@ struct mlx5_ifc_cmd_hca_cap_bits 
  	u8	   ece_support[0x1];
  	u8	   reserved_at_a4[0x7];
  	u8         log_max_srq[0x5];
++<<<<<<< HEAD
 +	u8         reserved_at_b0[0x1];
 +	u8         uplink_follow[0x1];
 +	u8         reserved_at_b2[0xe];
++=======
+ 	u8         reserved_at_b0[0x2];
+ 	u8         ts_cqe_to_dest_cqn[0x1];
+ 	u8         reserved_at_b3[0xd];
++>>>>>>> 59d2ae1db89f (net/mlx5: Add ts_cqe_to_dest_cqn related bits)
  
  	u8         max_sgl_for_optimized_performance[0x8];
  	u8         log_max_cq_sz[0x8];
* Unmerged path include/linux/mlx5/mlx5_ifc.h
