// Seed: 3148171638
module module_0 (
    output supply1 id_0,
    input wor id_1,
    output wire module_0
);
  integer id_4;
  assign id_4 = 1;
  wor  id_5;
  wire id_6;
  assign id_5 = 1;
  assign module_1.type_5 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input logic id_1,
    output logic id_2,
    input tri0 id_3,
    output uwire id_4,
    input wire id_5,
    input logic id_6,
    output tri1 id_7,
    input wor id_8,
    output wor id_9,
    output logic id_10,
    input tri0 id_11
);
  wire id_13, id_14;
  initial begin : LABEL_0
    if (1)
      if (1) begin : LABEL_0
        if (id_11) release id_14;
      end else begin : LABEL_0
        id_10 <= id_6;
      end
    else begin : LABEL_0
      id_2 <= id_1;
    end
  end
  module_0 modCall_1 (
      id_7,
      id_8,
      id_4
  );
endmodule
