# Hardware

## Dashboard

| Component | Value | Source |
|---|---|---|
| Main MCU | Realtek RTL8762C (BLE SoC) | FW strings, pyocd ID |
| Module marking | RB8762-35A1 | Physical inspection |
| SPI flash | 512 KB, memory-mapped @ `0x00800000` | Full dump verified (524 288 B) |
| Crypto coprocessor | Likely present, not physically identified | Apple FMNA code in FW requires HW SE |
| Notable secondary buses | `0x4000F000` (28 literal-pool refs, SPI master), `0x40002000` (15 refs, I2C0/UART0) | Ghidra `se_scan.py` |

## Motor controller (ESC)

| Component | Value | Source |
|---|---|---|
| MCU | LKS32MC081C8T8, ARM Cortex-M0 @ 96 MHz | Datasheet v1.93 + FW header byte layout |
| Flash | 64 KB + 1 KB NVR | Datasheet §16.1 |
| SRAM | 8 KB | Datasheet §16.2 |
| Package | TQFP48 | Datasheet §3.1.3 |
| RSTN pin | Pin 2 (P0.2) | Datasheet |
| SWCLK | Pin 47 | Datasheet |
| SWDIO | Pin 48 | Datasheet |
| SWD traces on PCB | Not yet located (epoxy potted, need microscopy) | Physical |
| Flash protection | Soft "last-word anti-theft" + optional SWD-GPIO-mux. **No hardware RDP fuse.** | Datasheet §16.1, §22 |
| UART ISP bootloader | **None exists** — programming only via SWD | Datasheet (absence) |

See `docs/LKS32MC081.md` for extracted datasheet facts and `docs/LKS32MC08x_Datasheet_EN_v1.93.pdf` for the source.

## Dashboard ↔ Controller cable (5-wire)

| Color | Function | Idle voltage | Notes |
|---|---|---|---|
| Black | GND | 0 V | |
| Red | Battery (53 V) | 53.04 V | **Do NOT connect to MCU** |
| Blue | Dashboard supply | 52.2 V | **Do NOT connect to MCU** |
| Yellow | Controller RX (dashboard → controller) | 3.8 V | Level-shifter required for 3.3 V tools |
| Green | Controller TX (controller → dashboard) | 4.12 V | CP2102 RX tolerant |

Protocol: 19200 8N1, full-duplex, two independent wires (each wire is unidirectional).

## ESC board connectors (physical inspection)

```
Far left:   12V-Y · ACC · TX2 · RX2 · GND
Center:     WC · 12V · RT · LT / K · GND · B+
Center-R:   TX · GND · 12V / RX · GND · 12V   (UART1 — routes to cable harness)
Far right:  ACC · TX0 · RX0 · TM2              (Primary UART, bootloader candidate)
```

`TX0/RX0` and `TX2/RX2` are the two candidate UART bootloader ports — not yet tested.

## Dashboard flash layout (bee2 dual-bank)

```
File off    MEM addr        Contents
──────────────────────────────────────────────────────────
0x003000   0x00803000      PATCH image (bee2 id 0x2792, 40 KB)
0x00E000   0x0080E000      APP Bank A header
0x00E174   0x0080E174      SHA-256 hash (32 B)
0x00E400   0x0080E400      APP Bank A code (Reset_Handler @ 0x0080E590)
0x02F69C   0x0082F69C      End of APP Bank A
0x044000   0x00844000      APP Bank B (OTA staging)
0x065700   0x00865700      End of Bank B
```

SHA-256 regions covered: `header[12..372)`, `[404..752)`, `[1008..1024+payload_len)`. The `[372..404]` SHA field itself and `[752..1008]` are excluded.

Pointers in code appear both as `0x008XXXXX` (uncached XIP) and `0x088XXXXX` (cached XIP) — both resolve to the same flash data.

## RTL8762C recovery access

`rtltool` (https://github.com/wuwbobo2021/rtltool) can read/write the SPI flash via UART download mode. Requires Arduino UNO on 3.3 V + CP2102 bridge. Commit `e4178ec` documents a verified full flash dump + sector write round-trip.

## Apple FMNA stack (informational)

The dashboard firmware contains a complete Find My Network Accessory implementation
(33 `fmna_*` symbols, 5 `fm_crypto_*`, `secp256r1`, `AES-256-GCM`,
`ServerSharedSecret`, `PairingSession`, `SerialNumberProtection`). Apple's FMNA
certification requires a hardware Secure Element. No SE chip has been physically
identified — the strongest bus candidate is the SPI peripheral at `0x4000F000`
(28 literal-pool refs, most active non-BLE bus). Boot-time validation does not
invoke the SE; OTA-time validation might (unverified). See `docs/FAILED.md` for
impact on the speed-patch effort.
