D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5_1b\HW5_1b\synthesis   -part M2S010  -package VF400  -grade STD    -continue_on_error -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5_1b\HW5_1b\synthesis\synlog\report\CDC3FF_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  CDC3FF  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5_1b\HW5_1b\synthesis\scratchproject.prs  -multisrs  -ovm  X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5_1b\HW5_1b\synthesis\CDC3FF.vm   -freq 100.000   -tcl  X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5_1b\HW5_1b\designer\CDC3FF\synthesis.fdc  X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5_1b\HW5_1b\synthesis\synwork\CDC3FF_prem.srd  -sap  X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5_1b\HW5_1b\synthesis\CDC3FF.sap  -otap  X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5_1b\HW5_1b\synthesis\CDC3FF.tap  -omap  X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5_1b\HW5_1b\synthesis\CDC3FF.map  -devicelib  D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5_1b\HW5_1b\synthesis\syntmp\CDC3FF.plg  -osyn  X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5_1b\HW5_1b\synthesis\CDC3FF.srm  -prjdir  X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5_1b\HW5_1b\synthesis\  -prjname  CDC3FF_syn  -log  X:\Graduate\ECEN5863\ProgrammableLogic\Homework5\HW5_1b\HW5_1b\synthesis\synlog\CDC3FF_fpga_mapper.srr  -sn  2020.03  -jobname  "fpga_mapper" 
relcom:D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part M2S010 -package VF400 -grade STD -continue_on_error -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -ternary_adder_decomp 66 -pack_uram_addr_reg 1 -RWCheckOnRam 0 -local_tmr_rename -summaryfile ..\synlog\report\CDC3FF_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module CDC3FF -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -ovm ..\CDC3FF.vm -freq 100.000 -tcl ..\..\designer\CDC3FF\synthesis.fdc ..\synwork\CDC3FF_prem.srd -sap ..\CDC3FF.sap -otap ..\CDC3FF.tap -omap ..\CDC3FF.map -devicelib D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\smartfusion2.v -ologparam CDC3FF.plg -osyn ..\CDC3FF.srm -prjdir ..\ -prjname CDC3FF_syn -log ..\synlog\CDC3FF_fpga_mapper.srr -sn 2020.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:3
file:..\scratchproject.prs|io:o|time:1701224385|size:2402|exec:0|csum:
file:..\CDC3FF.vm|io:o|time:1701225024|size:2626|exec:0|csum:
file:..\..\designer\CDC3FF\synthesis.fdc|io:i|time:1701225018|size:378|exec:0|csum:AC826C27661AF7C95545E71A5BCB763E
file:..\synwork\CDC3FF_prem.srd|io:i|time:1701225021|size:2731|exec:0|csum:36387E2B3EF0FE8CC34492BB6CB7091A
file:..\CDC3FF.sap|io:o|time:1701225022|size:399|exec:0|csum:
file:..\CDC3FF.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\CDC3FF.map|io:o|time:1701225025|size:28|exec:0|csum:
file:D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1604390290|size:16417|exec:0|csum:F0ABD26EB97073243CF73065BE40E390
file:CDC3FF.plg|io:o|time:1701225025|size:568|exec:0|csum:
file:..\CDC3FF.srm|io:o|time:1701225024|size:5927|exec:0|csum:
file:..\synlog\CDC3FF_fpga_mapper.srr|io:o|time:1701225025|size:17353|exec:0|csum:
file:D:\Microsemi\Libero_SoC_v12.6\SynplifyPro\bin64\m_generic.exe|io:i|time:1604390270|size:42820608|exec:1|csum:39CFAC34BBF814CB465BAE1969F6836F
