#include "cpu.hpp"
#include <functional>

namespace CPU
{
    const AddressingMode addressingModes[] = { CPU::AddressingMode::Implied, CPU::AddressingMode::IndexedIndirect, CPU::AddressingMode::Implied, CPU::AddressingMode::IndexedIndirect, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::Implied, CPU::AddressingMode::Immediate, CPU::AddressingMode::Accumulator, CPU::AddressingMode::Immediate, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Relative, CPU::AddressingMode::IndirectIndexed, CPU::AddressingMode::Implied, CPU::AddressingMode::IndirectIndexed, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::Implied, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::Implied, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::Absolute, CPU::AddressingMode::IndexedIndirect, CPU::AddressingMode::Implied, CPU::AddressingMode::IndexedIndirect, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::Implied, CPU::AddressingMode::Immediate, CPU::AddressingMode::Accumulator, CPU::AddressingMode::Immediate, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Relative, CPU::AddressingMode::IndirectIndexed, CPU::AddressingMode::Implied, CPU::AddressingMode::IndirectIndexed, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::Implied, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::Implied, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::Implied, CPU::AddressingMode::IndexedIndirect, CPU::AddressingMode::Implied, CPU::AddressingMode::IndexedIndirect, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::Implied, CPU::AddressingMode::Immediate, CPU::AddressingMode::Accumulator, CPU::AddressingMode::Immediate, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Relative, CPU::AddressingMode::IndirectIndexed, CPU::AddressingMode::Implied, CPU::AddressingMode::IndirectIndexed, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::Implied, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::Implied, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::Implied, CPU::AddressingMode::IndexedIndirect, CPU::AddressingMode::Implied, CPU::AddressingMode::IndexedIndirect, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::Implied, CPU::AddressingMode::Immediate, CPU::AddressingMode::Accumulator, CPU::AddressingMode::Immediate, CPU::AddressingMode::Indirect, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Relative, CPU::AddressingMode::IndirectIndexed, CPU::AddressingMode::Implied, CPU::AddressingMode::IndirectIndexed, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::Implied, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::Implied, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::Immediate, CPU::AddressingMode::IndexedIndirect, CPU::AddressingMode::Immediate, CPU::AddressingMode::IndexedIndirect, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::Implied, CPU::AddressingMode::Immediate, CPU::AddressingMode::Implied, CPU::AddressingMode::Immediate, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Relative, CPU::AddressingMode::IndirectIndexed, CPU::AddressingMode::Implied, CPU::AddressingMode::IndirectIndexed, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageY, CPU::AddressingMode::ZeroPageY, CPU::AddressingMode::Implied, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::Implied, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::Immediate, CPU::AddressingMode::IndexedIndirect, CPU::AddressingMode::Immediate, CPU::AddressingMode::IndexedIndirect, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::Implied, CPU::AddressingMode::Immediate, CPU::AddressingMode::Implied, CPU::AddressingMode::Immediate, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Relative, CPU::AddressingMode::IndirectIndexed, CPU::AddressingMode::Implied, CPU::AddressingMode::IndirectIndexed, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageY, CPU::AddressingMode::ZeroPageY, CPU::AddressingMode::Implied, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::Implied, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::Immediate, CPU::AddressingMode::IndexedIndirect, CPU::AddressingMode::Immediate, CPU::AddressingMode::IndexedIndirect, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::Implied, CPU::AddressingMode::Immediate, CPU::AddressingMode::Implied, CPU::AddressingMode::Immediate, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Relative, CPU::AddressingMode::IndirectIndexed, CPU::AddressingMode::Implied, CPU::AddressingMode::IndirectIndexed, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::Implied, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::Implied, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::Immediate, CPU::AddressingMode::IndexedIndirect, CPU::AddressingMode::Immediate, CPU::AddressingMode::IndexedIndirect, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::ZeroPage, CPU::AddressingMode::Implied, CPU::AddressingMode::Immediate, CPU::AddressingMode::Implied, CPU::AddressingMode::Immediate, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Absolute, CPU::AddressingMode::Relative, CPU::AddressingMode::IndirectIndexed, CPU::AddressingMode::Implied, CPU::AddressingMode::IndirectIndexed, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::ZeroPageX, CPU::AddressingMode::Implied, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::Implied, CPU::AddressingMode::AbsoluteY, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX, CPU::AddressingMode::AbsoluteX };
    const u8 instructionSizes[] = { 2, 2, 0, 2, 2, 2, 2, 2, 1, 2, 1, 0, 3, 3, 3, 3, 2, 2, 0, 2, 2, 2, 2, 2, 1, 3, 1, 3, 3, 3, 3, 3, 3, 2, 0, 2, 2, 2, 2, 2, 1, 2, 1, 0, 3, 3, 3, 3, 2, 2, 0, 2, 2, 2, 2, 2, 1, 3, 1, 3, 3, 3, 3, 3, 1, 2, 0, 2, 2, 2, 2, 2, 1, 2, 1, 0, 3, 3, 3, 3, 2, 2, 0, 2, 2, 2, 2, 2, 1, 3, 1, 3, 3, 3, 3, 3, 1, 2, 0, 2, 2, 2, 2, 2, 1, 2, 1, 0, 3, 3, 3, 3, 2, 2, 0, 2, 2, 2, 2, 2, 1, 3, 1, 3, 3, 3, 3, 3, 2, 2, 0, 2, 2, 2, 2, 2, 1, 0, 1, 0, 3, 3, 3, 3, 2, 2, 0, 0, 2, 2, 2, 2, 1, 3, 1, 0, 0, 3, 0, 0, 2, 2, 2, 2, 2, 2, 2, 2, 1, 2, 1, 0, 3, 3, 3, 3, 2, 2, 0, 2, 2, 2, 2, 2, 1, 3, 1, 0, 3, 3, 3, 3, 2, 2, 0, 2, 2, 2, 2, 2, 1, 2, 1, 0, 3, 3, 3, 3, 2, 2, 0, 2, 2, 2, 2, 2, 1, 3, 1, 3, 3, 3, 3, 3, 2, 2, 0, 2, 2, 2, 2, 2, 1, 2, 1, 2, 3, 3, 3, 3, 2, 2, 0, 2, 2, 2, 2, 2, 1, 3, 1, 3, 3, 3, 3, 3 };
    const u8 instructionCycles[] = { 7, 6, 2, 8, 3, 3, 5, 5, 3, 2, 2, 2, 4, 4, 6, 6, 2, 5, 2, 8, 4, 4, 6, 6, 2, 4, 2, 7, 4, 4, 7, 7, 6, 6, 2, 8, 3, 3, 5, 5, 4, 2, 2, 2, 4, 4, 6, 6, 2, 5, 2, 8, 4, 4, 6, 6, 2, 4, 2, 7, 4, 4, 7, 7, 6, 6, 2, 8, 3, 3, 5, 5, 3, 2, 2, 2, 3, 4, 6, 6, 2, 5, 2, 8, 4, 4, 6, 6, 2, 4, 2, 7, 4, 4, 7, 7, 6, 6, 2, 8, 3, 3, 5, 5, 4, 2, 2, 2, 5, 4, 6, 6, 2, 5, 2, 8, 4, 4, 6, 6, 2, 4, 2, 7, 4, 4, 7, 7, 2, 6, 2, 6, 3, 3, 3, 3, 2, 2, 2, 2, 4, 4, 4, 4, 2, 6, 2, 6, 4, 4, 4, 4, 2, 5, 2, 5, 5, 5, 5, 5, 2, 6, 2, 6, 3, 3, 3, 3, 2, 2, 2, 2, 4, 4, 4, 4, 2, 5, 2, 5, 4, 4, 4, 4, 2, 4, 2, 4, 4, 4, 4, 4, 2, 6, 2, 8, 3, 3, 5, 5, 2, 2, 2, 2, 4, 4, 6, 6, 2, 5, 2, 8, 4, 4, 6, 6, 2, 4, 2, 7, 4, 4, 7, 7, 2, 6, 3, 8, 3, 3, 5, 5, 2, 2, 2, 2, 4, 4, 6, 6, 2, 5, 2, 8, 4, 4, 6, 6, 2, 4, 2, 7, 4, 4, 7, 7 };
    const u8 instructionPageCycles[] = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 1, 0, 0 };
    const string instructionNames[] = { "BRK", "ORA", "KIL", "SLO", "NOP", "ORA", "ASL", "SLO", "PHP", "ORA", "ASL", "ANC", "NOP", "ORA", "ASL", "SLO", "BPL", "ORA", "KIL", "SLO", "NOP", "ORA", "ASL", "SLO", "CLC", "ORA", "NOP", "SLO", "NOP", "ORA", "ASL", "SLO", "JSR", "AND", "KIL", "RLA", "BIT", "AND", "ROL", "RLA", "PLP", "AND", "ROL", "ANC", "BIT", "AND", "ROL", "RLA", "BMI", "AND", "KIL", "RLA", "NOP", "AND", "ROL", "RLA", "SEC", "AND", "NOP", "RLA", "NOP", "AND", "ROL", "RLA", "RTI", "EOR", "KIL", "SRE", "NOP", "EOR", "LSR", "SRE", "PHA", "EOR", "LSR", "ALR", "JMP", "EOR", "LSR", "SRE", "BVC", "EOR", "KIL", "SRE", "NOP", "EOR", "LSR", "SRE", "CLI", "EOR", "NOP", "SRE", "NOP", "EOR", "LSR", "SRE", "RTS", "ADC", "KIL", "RRA", "NOP", "ADC", "ROR", "RRA", "PLA", "ADC", "ROR", "ARR", "JMP", "ADC", "ROR", "RRA", "BVS", "ADC", "KIL", "RRA", "NOP", "ADC", "ROR", "RRA", "SEI", "ADC", "NOP", "RRA", "NOP", "ADC", "ROR", "RRA", "NOP", "STA", "NOP", "SAX", "STY", "STA", "STX", "SAX", "DEY", "NOP", "TXA", "XAA", "STY", "STA", "STX", "SAX", "BCC", "STA", "KIL", "AHX", "STY", "STA", "STX", "SAX", "TYA", "STA", "TXS", "TAS", "SHY", "STA", "SHX", "AHX", "LDY", "LDA", "LDX", "LAX", "LDY", "LDA", "LDX", "LAX", "TAY", "LDA", "TAX", "LAX", "LDY", "LDA", "LDX", "LAX", "BCS", "LDA", "KIL", "LAX", "LDY", "LDA", "LDX", "LAX", "CLV", "LDA", "TSX", "LAS", "LDY", "LDA", "LDX", "LAX", "CPY", "CMP", "NOP", "DCP", "CPY", "CMP", "DEC", "DCP", "INY", "CMP", "DEX", "AXS", "CPY", "CMP", "DEC", "DCP", "BNE", "CMP", "KIL", "DCP", "NOP", "CMP", "DEC", "DCP", "CLD", "CMP", "NOP", "DCP", "NOP", "CMP", "DEC", "DCP", "CPX", "SBC", "NOP", "ISB", "CPX", "SBC", "INC", "ISB", "INX", "SBC", "NOP", "SBC", "CPX", "SBC", "INC", "ISB", "BEQ", "SBC", "KIL", "ISB", "NOP", "SBC", "INC", "ISB", "SED", "SBC", "NOP", "ISB", "NOP", "SBC", "INC", "ISB" };
    const void_func_ptr opcodeList[] = { Instructions::brk, Instructions::ora, Instructions::kil, Instructions::slo, Instructions::nop, Instructions::ora, Instructions::asl, Instructions::slo, Instructions::php, Instructions::ora, Instructions::asl, Instructions::anc, Instructions::nop, Instructions::ora, Instructions::asl, Instructions::slo, Instructions::bpl, Instructions::ora, Instructions::kil, Instructions::slo, Instructions::nop, Instructions::ora, Instructions::asl, Instructions::slo, Instructions::clc, Instructions::ora, Instructions::nop, Instructions::slo, Instructions::nop, Instructions::ora, Instructions::asl, Instructions::slo, Instructions::jsr, Instructions::anx, Instructions::kil, Instructions::rla, Instructions::bit, Instructions::anx, Instructions::rol, Instructions::rla, Instructions::plp, Instructions::anx, Instructions::rol, Instructions::anc, Instructions::bit, Instructions::anx, Instructions::rol, Instructions::rla, Instructions::bmi, Instructions::anx, Instructions::kil, Instructions::rla, Instructions::nop, Instructions::anx, Instructions::rol, Instructions::rla, Instructions::sec, Instructions::anx, Instructions::nop, Instructions::rla, Instructions::nop, Instructions::anx, Instructions::rol, Instructions::rla, Instructions::rti, Instructions::eor, Instructions::kil, Instructions::sre, Instructions::nop, Instructions::eor, Instructions::lsr, Instructions::sre, Instructions::pha, Instructions::eor, Instructions::lsr, Instructions::alr, Instructions::jmp, Instructions::eor, Instructions::lsr, Instructions::sre, Instructions::bvc, Instructions::eor, Instructions::kil, Instructions::sre, Instructions::nop, Instructions::eor, Instructions::lsr, Instructions::sre, Instructions::cli, Instructions::eor, Instructions::nop, Instructions::sre, Instructions::nop, Instructions::eor, Instructions::lsr, Instructions::sre, Instructions::rts, Instructions::adc, Instructions::kil, Instructions::rra, Instructions::nop, Instructions::adc, Instructions::ror, Instructions::rra, Instructions::pla, Instructions::adc, Instructions::ror, Instructions::arr, Instructions::jmp, Instructions::adc, Instructions::ror, Instructions::rra, Instructions::bvs, Instructions::adc, Instructions::kil, Instructions::rra, Instructions::nop, Instructions::adc, Instructions::ror, Instructions::rra, Instructions::sei, Instructions::adc, Instructions::nop, Instructions::rra, Instructions::nop, Instructions::adc, Instructions::ror, Instructions::rra, Instructions::nop, Instructions::sta, Instructions::nop, Instructions::sax, Instructions::sty, Instructions::sta, Instructions::stx, Instructions::sax, Instructions::dey, Instructions::nop, Instructions::txa, Instructions::xaa, Instructions::sty, Instructions::sta, Instructions::stx, Instructions::sax, Instructions::bcc, Instructions::sta, Instructions::kil, Instructions::ahx, Instructions::sty, Instructions::sta, Instructions::stx, Instructions::sax, Instructions::tya, Instructions::sta, Instructions::txs, Instructions::tas, Instructions::shy, Instructions::sta, Instructions::shx, Instructions::ahx, Instructions::ldy, Instructions::lda, Instructions::ldx, Instructions::lax, Instructions::ldy, Instructions::lda, Instructions::ldx, Instructions::lax, Instructions::tay, Instructions::lda, Instructions::tax, Instructions::lax, Instructions::ldy, Instructions::lda, Instructions::ldx, Instructions::lax, Instructions::bcs, Instructions::lda, Instructions::kil, Instructions::lax, Instructions::ldy, Instructions::lda, Instructions::ldx, Instructions::lax, Instructions::clv, Instructions::lda, Instructions::tsx, Instructions::las, Instructions::ldy, Instructions::lda, Instructions::ldx, Instructions::lax, Instructions::cpy, Instructions::cmp, Instructions::nop, Instructions::dcp, Instructions::cpy, Instructions::cmp, Instructions::dec, Instructions::dcp, Instructions::iny, Instructions::cmp, Instructions::dex, Instructions::axs, Instructions::cpy, Instructions::cmp, Instructions::dec, Instructions::dcp, Instructions::bne, Instructions::cmp, Instructions::kil, Instructions::dcp, Instructions::nop, Instructions::cmp, Instructions::dec, Instructions::dcp, Instructions::cld, Instructions::cmp, Instructions::nop, Instructions::dcp, Instructions::nop, Instructions::cmp, Instructions::dec, Instructions::dcp, Instructions::cpx, Instructions::sbc, Instructions::nop, Instructions::isc, Instructions::cpx, Instructions::sbc, Instructions::inc, Instructions::isc, Instructions::inx, Instructions::sbc, Instructions::nop, Instructions::sbc, Instructions::cpx, Instructions::sbc, Instructions::inc, Instructions::isc, Instructions::beq, Instructions::sbc, Instructions::kil, Instructions::isc, Instructions::nop, Instructions::sbc, Instructions::inc, Instructions::isc, Instructions::sed, Instructions::sbc, Instructions::nop, Instructions::isc, Instructions::nop, Instructions::sbc, Instructions::inc, Instructions::isc  };
}