#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Aug  3 09:41:41 2018
# Process ID: 10320
# Current directory: C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12608 C:\Users\mloui\Documents\ROIC\data_collector_adc_fifo\adc.xpr
# Log file: C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/vivado.log
# Journal file: C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo\vivado.jou
#-----------------------------------------------------------sstart_guioopen_project C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxV/Vivado/2017.4/data/ip'.oopen_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 848.945 ; gain = 125.867
update_compile_order -fileset sources_1ipx::package_project -root_dir c:/users/mloui/documents/roic/data_collector_adc_fifo/adc.srcs -vendor nasa.gov -library user -taxonomy /UserIP
WARNING: [IP_Flow 19-1834] The constraints file "pin.xdc" is added to the synthesis file group only, but will be used for both synthesis and implementation in the IP generation.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.srcs/sources_1/new/FIFO.vhd'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'ex_RST' as interface 'ex_RST'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'in_RST' as interface 'in_RST'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'ex_CLK' as interface 'ex_CLK'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'in_CLK' as interface 'in_CLK'.
INFO: [IP_Flow 19-4728] Bus Interface 'ex_CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'ex_RST'.
INFO: [IP_Flow 19-4728] Bus Interface 'in_CLK': Added interface parameter 'ASSOCIATED_RESET' with value 'in_RST'.
ipx::unload_core c:/users/mloui/documents/roic/data_collector_adc_fifo/adc.srcs/component.xml
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Aug  3 09:53:27 2018] Launched synth_1...
Run output will be captured here: C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.runs/synth_1/runme.log
create_peripheral nasa.gov user myip 1.0 -dir C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core nasa.gov:user:myip:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core nasa.gov:user:myip:1.0]
write_peripheral [ipx::find_open_core nasa.gov:user:myip:1.0]
set_property  ip_repo_paths  C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/../ip_repo/myip_1.0 [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mloui/Documents/ROIC/ip_repo/myip_1.0'.
create_peripheral nasa.gov user adc_core 1.0 -dir C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core nasa.gov:user:adc_core:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core nasa.gov:user:adc_core:1.0]
write_peripheral [ipx::find_open_core nasa.gov:user:adc_core:1.0]
set_property  ip_repo_paths  {C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/../ip_repo/adc_core_1.0 C:/Users/mloui/Documents/ROIC/ip_repo/myip_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mloui/Documents/ROIC/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
create_bd_design "design_1"
Wrote  : <C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.srcs/sources_1/bd/design_1/design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 958.191 ; gain = 67.652
update_compile_order -fileset sources_1
open_bd_design {C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv nasa.gov:user:adc_core:1.0 adc_core_0
endgroup
ipx::edit_ip_in_project -upgrade true -name adc_core_v1_0_project -directory C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.tmp/adc_core_v1_0_project c:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/mloui/documents/roic/data_collector_adc_fifo/adc.tmp/adc_core_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxV/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mloui/Documents/ROIC/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
close_project
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mloui/Documents/ROIC/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
report_ip_status -name ip_status
create_peripheral nasa.gov user adc_core 1.0 -dir C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core nasa.gov:user:adc_core:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core nasa.gov:user:adc_core:1.0]
write_peripheral [ipx::find_open_core nasa.gov:user:adc_core:1.0]
set_property  ip_repo_paths  {C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/../ip_repo/adc_core_1.0 C:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0 C:/Users/mloui/Documents/ROIC/ip_repo/myip_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mloui/Documents/ROIC/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
report_ip_status -name ip_status 
upgrade_ip [get_ips  design_1_adc_core_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_adc_core_0_0 from adc_core_v1.0 1.0 to adc_core_v1.0 1.0
Wrote  : <C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_adc_core_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.srcs/sources_1/bd/design_1/design_1.bd]
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/adc_core_0/s00_axi_aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name adc_core_v1_0_project -directory C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.tmp/adc_core_v1_0_project c:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/mloui/documents/roic/data_collector_adc_fifo/adc.tmp/adc_core_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/XilinxV/Vivado/2017.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mloui/Documents/ROIC/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0/src C:/Users/mloui/Documents/roic-ip/data_collector_adc_fifo/adc.srcs/sources_1/new/Data_Collector.vhd
update_compile_order -fileset sources_1
close_project
create_peripheral nasa.gov user adc_core 1.0 -dir C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core nasa.gov:user:adc_core:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core nasa.gov:user:adc_core:1.0]
write_peripheral [ipx::find_open_core nasa.gov:user:adc_core:1.0]
set_property  ip_repo_paths  {C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/../ip_repo/adc_core_1.0 C:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0 C:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0 C:/Users/mloui/Documents/ROIC/ip_repo/myip_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/mloui/Documents/ROIC/ip_repo/adc_core_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mloui/Documents/ROIC/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
delete_bd_objs [get_bd_cells adc_core_0]
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
ipx::open_ipxact_file c:/users/mloui/documents/roic/data_collector_adc_fifo/adc.srcs/component.xml
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.srcs/sources_1/new/FIFO.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.srcs/sources_1/bd/design_1/design_1.bd'.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.srcs/sources_1/new/FIFO.vhd'.
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'C:/Users/mloui/Documents/ROIC/data_collector_adc_fifo/adc.srcs/sources_1/bd/design_1/design_1.bd'.
ipx::unload_core c:/users/mloui/documents/roic/data_collector_adc_fifo/adc.srcs/component.xml
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug  3 10:55:16 2018...
