Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri May  3 01:08:11 2024
| Host         : TRON running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file audio_read_playback_top_timing_summary_routed.rpt -pb audio_read_playback_top_timing_summary_routed.pb -rpx audio_read_playback_top_timing_summary_routed.rpx -warn_on_violation
| Design       : audio_read_playback_top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                69          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (69)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (137)
5. checking no_input_delay (2)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (69)
-------------------------
 There are 69 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (137)
--------------------------------------------------
 There are 137 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.215        0.000                      0                  439        0.039        0.000                      0                  439        3.000        0.000                       0                   207  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_wiz/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       13.215        0.000                      0                  439        0.039        0.000                      0                  439        9.500        0.000                       0                   203  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz/inst/clk_in1
  To Clock:  clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.215ns  (required time - arrival time)
  Source:                 SD_card/m_sdcard/state_v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/bitCnt_v_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 0.952ns (14.737%)  route 5.508ns (85.263%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 21.519 - 20.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.635     1.635    SD_card/m_sdcard/clk_out1
    SLICE_X4Y46          FDRE                                         r  SD_card/m_sdcard/state_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.456     2.091 r  SD_card/m_sdcard/state_v_reg[3]/Q
                         net (fo=122, routed)         2.842     4.933    SD_card/m_sdcard/state_v_reg_n_0_[3]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.124     5.057 r  SD_card/m_sdcard/bitCnt_v[7]_i_13/O
                         net (fo=1, routed)           0.444     5.501    SD_card/m_sdcard/bitCnt_v[7]_i_13_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  SD_card/m_sdcard/bitCnt_v[7]_i_10/O
                         net (fo=1, routed)           0.669     6.294    SD_card/m_sdcard/bitCnt_v[7]_i_10_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I1_O)        0.124     6.418 r  SD_card/m_sdcard/bitCnt_v[7]_i_3/O
                         net (fo=1, routed)           0.586     7.004    SD_card/m_sdcard/bitCnt_v[7]_i_3_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I0_O)        0.124     7.128 r  SD_card/m_sdcard/bitCnt_v[7]_i_1/O
                         net (fo=8, routed)           0.968     8.096    SD_card/m_sdcard/bitCnt_v[7]_i_1_n_0
    SLICE_X1Y46          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.457    21.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.519    21.519    SD_card/m_sdcard/clk_out1
    SLICE_X1Y46          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[2]/C
                         clock pessimism              0.080    21.599    
                         clock uncertainty           -0.084    21.516    
    SLICE_X1Y46          FDRE (Setup_fdre_C_CE)      -0.205    21.311    SD_card/m_sdcard/bitCnt_v_reg[2]
  -------------------------------------------------------------------
                         required time                         21.311    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                 13.215    

Slack (MET) :             13.215ns  (required time - arrival time)
  Source:                 SD_card/m_sdcard/state_v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/bitCnt_v_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 0.952ns (14.737%)  route 5.508ns (85.263%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 21.519 - 20.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.635     1.635    SD_card/m_sdcard/clk_out1
    SLICE_X4Y46          FDRE                                         r  SD_card/m_sdcard/state_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.456     2.091 r  SD_card/m_sdcard/state_v_reg[3]/Q
                         net (fo=122, routed)         2.842     4.933    SD_card/m_sdcard/state_v_reg_n_0_[3]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.124     5.057 r  SD_card/m_sdcard/bitCnt_v[7]_i_13/O
                         net (fo=1, routed)           0.444     5.501    SD_card/m_sdcard/bitCnt_v[7]_i_13_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  SD_card/m_sdcard/bitCnt_v[7]_i_10/O
                         net (fo=1, routed)           0.669     6.294    SD_card/m_sdcard/bitCnt_v[7]_i_10_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I1_O)        0.124     6.418 r  SD_card/m_sdcard/bitCnt_v[7]_i_3/O
                         net (fo=1, routed)           0.586     7.004    SD_card/m_sdcard/bitCnt_v[7]_i_3_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I0_O)        0.124     7.128 r  SD_card/m_sdcard/bitCnt_v[7]_i_1/O
                         net (fo=8, routed)           0.968     8.096    SD_card/m_sdcard/bitCnt_v[7]_i_1_n_0
    SLICE_X1Y46          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.457    21.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.519    21.519    SD_card/m_sdcard/clk_out1
    SLICE_X1Y46          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[3]/C
                         clock pessimism              0.080    21.599    
                         clock uncertainty           -0.084    21.516    
    SLICE_X1Y46          FDRE (Setup_fdre_C_CE)      -0.205    21.311    SD_card/m_sdcard/bitCnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                         21.311    
                         arrival time                          -8.096    
  -------------------------------------------------------------------
                         slack                                 13.215    

Slack (MET) :             13.306ns  (required time - arrival time)
  Source:                 SD_card/m_sdcard/state_v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/bitCnt_v_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 0.952ns (14.945%)  route 5.418ns (85.055%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 21.520 - 20.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.635     1.635    SD_card/m_sdcard/clk_out1
    SLICE_X4Y46          FDRE                                         r  SD_card/m_sdcard/state_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.456     2.091 r  SD_card/m_sdcard/state_v_reg[3]/Q
                         net (fo=122, routed)         2.842     4.933    SD_card/m_sdcard/state_v_reg_n_0_[3]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.124     5.057 r  SD_card/m_sdcard/bitCnt_v[7]_i_13/O
                         net (fo=1, routed)           0.444     5.501    SD_card/m_sdcard/bitCnt_v[7]_i_13_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  SD_card/m_sdcard/bitCnt_v[7]_i_10/O
                         net (fo=1, routed)           0.669     6.294    SD_card/m_sdcard/bitCnt_v[7]_i_10_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I1_O)        0.124     6.418 r  SD_card/m_sdcard/bitCnt_v[7]_i_3/O
                         net (fo=1, routed)           0.586     7.004    SD_card/m_sdcard/bitCnt_v[7]_i_3_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I0_O)        0.124     7.128 r  SD_card/m_sdcard/bitCnt_v[7]_i_1/O
                         net (fo=8, routed)           0.877     8.005    SD_card/m_sdcard/bitCnt_v[7]_i_1_n_0
    SLICE_X1Y47          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.457    21.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.520    21.520    SD_card/m_sdcard/clk_out1
    SLICE_X1Y47          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[0]/C
                         clock pessimism              0.080    21.600    
                         clock uncertainty           -0.084    21.517    
    SLICE_X1Y47          FDRE (Setup_fdre_C_CE)      -0.205    21.312    SD_card/m_sdcard/bitCnt_v_reg[0]
  -------------------------------------------------------------------
                         required time                         21.312    
                         arrival time                          -8.005    
  -------------------------------------------------------------------
                         slack                                 13.306    

Slack (MET) :             13.309ns  (required time - arrival time)
  Source:                 SD_card/m_sdcard/state_v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/rx_v_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 0.704ns (11.176%)  route 5.595ns (88.824%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 21.452 - 20.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.635     1.635    SD_card/m_sdcard/clk_out1
    SLICE_X4Y46          FDRE                                         r  SD_card/m_sdcard/state_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.456     2.091 r  SD_card/m_sdcard/state_v_reg[3]/Q
                         net (fo=122, routed)         3.279     5.370    SD_card/m_sdcard/state_v_reg_n_0_[3]
    SLICE_X3Y43          LUT3 (Prop_lut3_I0_O)        0.124     5.494 f  SD_card/m_sdcard/rx_v[7]_i_2/O
                         net (fo=3, routed)           1.176     6.670    SD_card/m_sdcard/rx_v[7]_i_2_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I5_O)        0.124     6.794 r  SD_card/m_sdcard/rx_v[7]_i_1/O
                         net (fo=8, routed)           1.140     7.935    SD_card/m_sdcard/rx_v[7]_i_1_n_0
    SLICE_X11Y48         FDRE                                         r  SD_card/m_sdcard/rx_v_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.457    21.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.452    21.452    SD_card/m_sdcard/clk_out1
    SLICE_X11Y48         FDRE                                         r  SD_card/m_sdcard/rx_v_reg[1]/C
                         clock pessimism              0.080    21.532    
                         clock uncertainty           -0.084    21.449    
    SLICE_X11Y48         FDRE (Setup_fdre_C_CE)      -0.205    21.244    SD_card/m_sdcard/rx_v_reg[1]
  -------------------------------------------------------------------
                         required time                         21.244    
                         arrival time                          -7.935    
  -------------------------------------------------------------------
                         slack                                 13.309    

Slack (MET) :             13.405ns  (required time - arrival time)
  Source:                 SD_card/m_sdcard/state_v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/bitCnt_v_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.271ns  (logic 0.952ns (15.181%)  route 5.319ns (84.819%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 21.519 - 20.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.635     1.635    SD_card/m_sdcard/clk_out1
    SLICE_X4Y46          FDRE                                         r  SD_card/m_sdcard/state_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.456     2.091 r  SD_card/m_sdcard/state_v_reg[3]/Q
                         net (fo=122, routed)         2.842     4.933    SD_card/m_sdcard/state_v_reg_n_0_[3]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.124     5.057 r  SD_card/m_sdcard/bitCnt_v[7]_i_13/O
                         net (fo=1, routed)           0.444     5.501    SD_card/m_sdcard/bitCnt_v[7]_i_13_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  SD_card/m_sdcard/bitCnt_v[7]_i_10/O
                         net (fo=1, routed)           0.669     6.294    SD_card/m_sdcard/bitCnt_v[7]_i_10_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I1_O)        0.124     6.418 r  SD_card/m_sdcard/bitCnt_v[7]_i_3/O
                         net (fo=1, routed)           0.586     7.004    SD_card/m_sdcard/bitCnt_v[7]_i_3_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I0_O)        0.124     7.128 r  SD_card/m_sdcard/bitCnt_v[7]_i_1/O
                         net (fo=8, routed)           0.778     7.906    SD_card/m_sdcard/bitCnt_v[7]_i_1_n_0
    SLICE_X0Y46          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.457    21.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.519    21.519    SD_card/m_sdcard/clk_out1
    SLICE_X0Y46          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[4]/C
                         clock pessimism              0.080    21.599    
                         clock uncertainty           -0.084    21.516    
    SLICE_X0Y46          FDRE (Setup_fdre_C_CE)      -0.205    21.311    SD_card/m_sdcard/bitCnt_v_reg[4]
  -------------------------------------------------------------------
                         required time                         21.311    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                 13.405    

Slack (MET) :             13.405ns  (required time - arrival time)
  Source:                 SD_card/m_sdcard/state_v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/bitCnt_v_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.271ns  (logic 0.952ns (15.181%)  route 5.319ns (84.819%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 21.519 - 20.000 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.635     1.635    SD_card/m_sdcard/clk_out1
    SLICE_X4Y46          FDRE                                         r  SD_card/m_sdcard/state_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.456     2.091 r  SD_card/m_sdcard/state_v_reg[3]/Q
                         net (fo=122, routed)         2.842     4.933    SD_card/m_sdcard/state_v_reg_n_0_[3]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.124     5.057 r  SD_card/m_sdcard/bitCnt_v[7]_i_13/O
                         net (fo=1, routed)           0.444     5.501    SD_card/m_sdcard/bitCnt_v[7]_i_13_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I5_O)        0.124     5.625 r  SD_card/m_sdcard/bitCnt_v[7]_i_10/O
                         net (fo=1, routed)           0.669     6.294    SD_card/m_sdcard/bitCnt_v[7]_i_10_n_0
    SLICE_X0Y43          LUT6 (Prop_lut6_I1_O)        0.124     6.418 r  SD_card/m_sdcard/bitCnt_v[7]_i_3/O
                         net (fo=1, routed)           0.586     7.004    SD_card/m_sdcard/bitCnt_v[7]_i_3_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I0_O)        0.124     7.128 r  SD_card/m_sdcard/bitCnt_v[7]_i_1/O
                         net (fo=8, routed)           0.778     7.906    SD_card/m_sdcard/bitCnt_v[7]_i_1_n_0
    SLICE_X0Y46          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.457    21.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.519    21.519    SD_card/m_sdcard/clk_out1
    SLICE_X0Y46          FDRE                                         r  SD_card/m_sdcard/bitCnt_v_reg[5]/C
                         clock pessimism              0.080    21.599    
                         clock uncertainty           -0.084    21.516    
    SLICE_X0Y46          FDRE (Setup_fdre_C_CE)      -0.205    21.311    SD_card/m_sdcard/bitCnt_v_reg[5]
  -------------------------------------------------------------------
                         required time                         21.311    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                 13.405    

Slack (MET) :             13.450ns  (required time - arrival time)
  Source:                 SD_card/ram_addr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/addr_v_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 1.248ns (19.690%)  route 5.090ns (80.310%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 21.517 - 20.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.633     1.633    SD_card/clk_out1
    SLICE_X6Y39          FDRE                                         r  SD_card/ram_addr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518     2.151 f  SD_card/ram_addr_r_reg[7]/Q
                         net (fo=12, routed)          1.595     3.746    SD_card/m_sdcard/out[7]
    SLICE_X8Y43          LUT4 (Prop_lut4_I3_O)        0.124     3.870 r  SD_card/m_sdcard/byteCnt_v[9]_i_11/O
                         net (fo=1, routed)           0.872     4.743    SD_card/m_sdcard/byteCnt_v[9]_i_11_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I2_O)        0.124     4.867 f  SD_card/m_sdcard/byteCnt_v[9]_i_4/O
                         net (fo=8, routed)           0.948     5.815    SD_card/m_sdcard/ram_addr_r_reg[12]
    SLICE_X4Y44          LUT4 (Prop_lut4_I1_O)        0.150     5.965 f  SD_card/m_sdcard/addr_v[31]_i_3/O
                         net (fo=62, routed)          0.736     6.701    SD_card/m_sdcard/addr_v[31]_i_3_n_0
    SLICE_X5Y43          LUT3 (Prop_lut3_I2_O)        0.332     7.033 r  SD_card/m_sdcard/addr_v[26]_i_1/O
                         net (fo=1, routed)           0.938     7.972    SD_card/m_sdcard/addr_v[26]_i_1_n_0
    SLICE_X7Y43          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.457    21.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.517    21.517    SD_card/m_sdcard/clk_out1
    SLICE_X7Y43          FDRE                                         r  SD_card/m_sdcard/addr_v_reg[26]/C
                         clock pessimism              0.093    21.610    
                         clock uncertainty           -0.084    21.527    
    SLICE_X7Y43          FDRE (Setup_fdre_C_D)       -0.105    21.422    SD_card/m_sdcard/addr_v_reg[26]
  -------------------------------------------------------------------
                         required time                         21.422    
                         arrival time                          -7.972    
  -------------------------------------------------------------------
                         slack                                 13.450    

Slack (MET) :             13.466ns  (required time - arrival time)
  Source:                 SD_card/ram_addr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/byteCnt_v_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.898ns  (logic 1.014ns (17.193%)  route 4.884ns (82.807%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 21.510 - 20.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.633     1.633    SD_card/clk_out1
    SLICE_X6Y39          FDRE                                         r  SD_card/ram_addr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518     2.151 f  SD_card/ram_addr_r_reg[7]/Q
                         net (fo=12, routed)          1.595     3.746    SD_card/m_sdcard/out[7]
    SLICE_X8Y43          LUT4 (Prop_lut4_I3_O)        0.124     3.870 r  SD_card/m_sdcard/byteCnt_v[9]_i_11/O
                         net (fo=1, routed)           0.872     4.743    SD_card/m_sdcard/byteCnt_v[9]_i_11_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I2_O)        0.124     4.867 f  SD_card/m_sdcard/byteCnt_v[9]_i_4/O
                         net (fo=8, routed)           1.294     6.161    SD_card/m_sdcard/ram_addr_r_reg[12]
    SLICE_X4Y47          LUT6 (Prop_lut6_I3_O)        0.124     6.285 r  SD_card/m_sdcard/byteCnt_v[9]_i_1/O
                         net (fo=11, routed)          0.532     6.817    SD_card/m_sdcard/byteCnt_v[9]_i_1_n_0
    SLICE_X2Y49          LUT4 (Prop_lut4_I0_O)        0.124     6.941 r  SD_card/m_sdcard/byteCnt_v[8]_i_1/O
                         net (fo=6, routed)           0.590     7.531    SD_card/m_sdcard/byteCnt_v[8]_i_1_n_0
    SLICE_X3Y50          FDRE                                         r  SD_card/m_sdcard/byteCnt_v_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.457    21.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.510    21.510    SD_card/m_sdcard/clk_out1
    SLICE_X3Y50          FDRE                                         r  SD_card/m_sdcard/byteCnt_v_reg[6]/C
                         clock pessimism              0.000    21.510    
                         clock uncertainty           -0.084    21.426    
    SLICE_X3Y50          FDRE (Setup_fdre_C_R)       -0.429    20.997    SD_card/m_sdcard/byteCnt_v_reg[6]
  -------------------------------------------------------------------
                         required time                         20.997    
                         arrival time                          -7.531    
  -------------------------------------------------------------------
                         slack                                 13.466    

Slack (MET) :             13.466ns  (required time - arrival time)
  Source:                 SD_card/ram_addr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/byteCnt_v_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.898ns  (logic 1.014ns (17.193%)  route 4.884ns (82.807%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 21.510 - 20.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.633     1.633    SD_card/clk_out1
    SLICE_X6Y39          FDRE                                         r  SD_card/ram_addr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518     2.151 f  SD_card/ram_addr_r_reg[7]/Q
                         net (fo=12, routed)          1.595     3.746    SD_card/m_sdcard/out[7]
    SLICE_X8Y43          LUT4 (Prop_lut4_I3_O)        0.124     3.870 r  SD_card/m_sdcard/byteCnt_v[9]_i_11/O
                         net (fo=1, routed)           0.872     4.743    SD_card/m_sdcard/byteCnt_v[9]_i_11_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I2_O)        0.124     4.867 f  SD_card/m_sdcard/byteCnt_v[9]_i_4/O
                         net (fo=8, routed)           1.294     6.161    SD_card/m_sdcard/ram_addr_r_reg[12]
    SLICE_X4Y47          LUT6 (Prop_lut6_I3_O)        0.124     6.285 r  SD_card/m_sdcard/byteCnt_v[9]_i_1/O
                         net (fo=11, routed)          0.532     6.817    SD_card/m_sdcard/byteCnt_v[9]_i_1_n_0
    SLICE_X2Y49          LUT4 (Prop_lut4_I0_O)        0.124     6.941 r  SD_card/m_sdcard/byteCnt_v[8]_i_1/O
                         net (fo=6, routed)           0.590     7.531    SD_card/m_sdcard/byteCnt_v[8]_i_1_n_0
    SLICE_X3Y50          FDRE                                         r  SD_card/m_sdcard/byteCnt_v_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.457    21.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.510    21.510    SD_card/m_sdcard/clk_out1
    SLICE_X3Y50          FDRE                                         r  SD_card/m_sdcard/byteCnt_v_reg[7]/C
                         clock pessimism              0.000    21.510    
                         clock uncertainty           -0.084    21.426    
    SLICE_X3Y50          FDRE (Setup_fdre_C_R)       -0.429    20.997    SD_card/m_sdcard/byteCnt_v_reg[7]
  -------------------------------------------------------------------
                         required time                         20.997    
                         arrival time                          -7.531    
  -------------------------------------------------------------------
                         slack                                 13.466    

Slack (MET) :             13.466ns  (required time - arrival time)
  Source:                 SD_card/ram_addr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/byteCnt_v_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.898ns  (logic 1.014ns (17.193%)  route 4.884ns (82.807%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 21.510 - 20.000 ) 
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.633     1.633    SD_card/clk_out1
    SLICE_X6Y39          FDRE                                         r  SD_card/ram_addr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518     2.151 f  SD_card/ram_addr_r_reg[7]/Q
                         net (fo=12, routed)          1.595     3.746    SD_card/m_sdcard/out[7]
    SLICE_X8Y43          LUT4 (Prop_lut4_I3_O)        0.124     3.870 r  SD_card/m_sdcard/byteCnt_v[9]_i_11/O
                         net (fo=1, routed)           0.872     4.743    SD_card/m_sdcard/byteCnt_v[9]_i_11_n_0
    SLICE_X9Y43          LUT6 (Prop_lut6_I2_O)        0.124     4.867 f  SD_card/m_sdcard/byteCnt_v[9]_i_4/O
                         net (fo=8, routed)           1.294     6.161    SD_card/m_sdcard/ram_addr_r_reg[12]
    SLICE_X4Y47          LUT6 (Prop_lut6_I3_O)        0.124     6.285 r  SD_card/m_sdcard/byteCnt_v[9]_i_1/O
                         net (fo=11, routed)          0.532     6.817    SD_card/m_sdcard/byteCnt_v[9]_i_1_n_0
    SLICE_X2Y49          LUT4 (Prop_lut4_I0_O)        0.124     6.941 r  SD_card/m_sdcard/byteCnt_v[8]_i_1/O
                         net (fo=6, routed)           0.590     7.531    SD_card/m_sdcard/byteCnt_v[8]_i_1_n_0
    SLICE_X3Y50          FDRE                                         r  SD_card/m_sdcard/byteCnt_v_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.457    21.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    18.328 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    19.909    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.510    21.510    SD_card/m_sdcard/clk_out1
    SLICE_X3Y50          FDRE                                         r  SD_card/m_sdcard/byteCnt_v_reg[8]/C
                         clock pessimism              0.000    21.510    
                         clock uncertainty           -0.084    21.426    
    SLICE_X3Y50          FDRE (Setup_fdre_C_R)       -0.429    20.997    SD_card/m_sdcard/byteCnt_v_reg[8]
  -------------------------------------------------------------------
                         required time                         20.997    
                         arrival time                          -7.531    
  -------------------------------------------------------------------
                         slack                                 13.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 SD_card/m_sdcard/byteCnt_v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/byteCnt_v_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.662%)  route 0.213ns (53.338%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.596     0.596    SD_card/m_sdcard/clk_out1
    SLICE_X3Y49          FDRE                                         r  SD_card/m_sdcard/byteCnt_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     0.737 r  SD_card/m_sdcard/byteCnt_v_reg[5]/Q
                         net (fo=5, routed)           0.213     0.949    SD_card/m_sdcard/byteCnt_v[5]
    SLICE_X3Y50          LUT6 (Prop_lut6_I4_O)        0.045     0.994 r  SD_card/m_sdcard/byteCnt_v[7]_i_1/O
                         net (fo=1, routed)           0.000     0.994    SD_card/m_sdcard/byteCnt_v[7]_i_1_n_0
    SLICE_X3Y50          FDRE                                         r  SD_card/m_sdcard/byteCnt_v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.864     0.864    SD_card/m_sdcard/clk_out1
    SLICE_X3Y50          FDRE                                         r  SD_card/m_sdcard/byteCnt_v_reg[7]/C
                         clock pessimism              0.000     0.864    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.091     0.956    SD_card/m_sdcard/byteCnt_v_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 SD_card/m_sdcard/byteCnt_v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/byteCnt_v_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (41.946%)  route 0.257ns (58.054%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.596     0.596    SD_card/m_sdcard/clk_out1
    SLICE_X3Y49          FDRE                                         r  SD_card/m_sdcard/byteCnt_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     0.737 r  SD_card/m_sdcard/byteCnt_v_reg[3]/Q
                         net (fo=7, routed)           0.257     0.994    SD_card/m_sdcard/byteCnt_v[3]
    SLICE_X3Y50          LUT5 (Prop_lut5_I3_O)        0.045     1.039 r  SD_card/m_sdcard/byteCnt_v[6]_i_1/O
                         net (fo=1, routed)           0.000     1.039    SD_card/m_sdcard/byteCnt_v[6]_i_1_n_0
    SLICE_X3Y50          FDRE                                         r  SD_card/m_sdcard/byteCnt_v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.864     0.864    SD_card/m_sdcard/clk_out1
    SLICE_X3Y50          FDRE                                         r  SD_card/m_sdcard/byteCnt_v_reg[6]/C
                         clock pessimism              0.000     0.864    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.092     0.956    SD_card/m_sdcard/byteCnt_v_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.956    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 SD_card/m_sdcard/tx_v_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/tx_v_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.566     0.566    SD_card/m_sdcard/clk_out1
    SLICE_X9Y45          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  SD_card/m_sdcard/tx_v_reg[32]/Q
                         net (fo=1, routed)           0.087     0.794    SD_card/m_sdcard/tx_v_reg_n_0_[32]
    SLICE_X8Y45          LUT6 (Prop_lut6_I0_O)        0.045     0.839 r  SD_card/m_sdcard/tx_v[33]_i_1/O
                         net (fo=1, routed)           0.000     0.839    SD_card/m_sdcard/tx_v[33]_i_1_n_0
    SLICE_X8Y45          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.836     0.836    SD_card/m_sdcard/clk_out1
    SLICE_X8Y45          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[33]/C
                         clock pessimism             -0.257     0.579    
    SLICE_X8Y45          FDRE (Hold_fdre_C_D)         0.120     0.699    SD_card/m_sdcard/tx_v_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.839    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 SD_card/FSM_onehot_state_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/FSM_onehot_state_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.481%)  route 0.071ns (27.519%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.593     0.593    SD_card/clk_out1
    SLICE_X5Y45          FDRE                                         r  SD_card/FSM_onehot_state_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  SD_card/FSM_onehot_state_r_reg[2]/Q
                         net (fo=2, routed)           0.071     0.804    SD_card/FSM_onehot_state_r_reg_n_0_[2]
    SLICE_X4Y45          LUT3 (Prop_lut3_I0_O)        0.045     0.849 r  SD_card/FSM_onehot_state_r[3]_i_1/O
                         net (fo=1, routed)           0.000     0.849    SD_card/state_x[3]
    SLICE_X4Y45          FDRE                                         r  SD_card/FSM_onehot_state_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.864     0.864    SD_card/clk_out1
    SLICE_X4Y45          FDRE                                         r  SD_card/FSM_onehot_state_r_reg[3]/C
                         clock pessimism             -0.258     0.606    
    SLICE_X4Y45          FDRE (Hold_fdre_C_D)         0.091     0.697    SD_card/FSM_onehot_state_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.849    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 SD_card/m_sdcard/sclkPhaseTimer_v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/sclkPhaseTimer_v_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.755%)  route 0.120ns (39.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.594     0.594    SD_card/m_sdcard/clk_out1
    SLICE_X1Y41          FDRE                                         r  SD_card/m_sdcard/sclkPhaseTimer_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  SD_card/m_sdcard/sclkPhaseTimer_v_reg[5]/Q
                         net (fo=4, routed)           0.120     0.855    SD_card/m_sdcard/sclkPhaseTimer_v_reg[5]
    SLICE_X2Y41          LUT6 (Prop_lut6_I4_O)        0.045     0.900 r  SD_card/m_sdcard/sclkPhaseTimer_v[0]_i_1/O
                         net (fo=1, routed)           0.000     0.900    SD_card/m_sdcard/p_0_in__0[0]
    SLICE_X2Y41          FDRE                                         r  SD_card/m_sdcard/sclkPhaseTimer_v_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.865     0.865    SD_card/m_sdcard/clk_out1
    SLICE_X2Y41          FDRE                                         r  SD_card/m_sdcard/sclkPhaseTimer_v_reg[0]/C
                         clock pessimism             -0.255     0.610    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.121     0.731    SD_card/m_sdcard/sclkPhaseTimer_v_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.731    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 SD_card/FSM_onehot_state_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/FSM_onehot_state_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.189ns (63.427%)  route 0.109ns (36.573%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.593     0.593    SD_card/clk_out1
    SLICE_X4Y45          FDRE                                         r  SD_card/FSM_onehot_state_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDRE (Prop_fdre_C_Q)         0.141     0.734 r  SD_card/FSM_onehot_state_r_reg[3]/Q
                         net (fo=4, routed)           0.109     0.843    SD_card/m_sdcard/Q[3]
    SLICE_X5Y45          LUT2 (Prop_lut2_I0_O)        0.048     0.891 r  SD_card/m_sdcard/FSM_onehot_state_r[4]_i_1/O
                         net (fo=1, routed)           0.000     0.891    SD_card/state_x[4]
    SLICE_X5Y45          FDRE                                         r  SD_card/FSM_onehot_state_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.864     0.864    SD_card/clk_out1
    SLICE_X5Y45          FDRE                                         r  SD_card/FSM_onehot_state_r_reg[4]/C
                         clock pessimism             -0.258     0.606    
    SLICE_X5Y45          FDRE (Hold_fdre_C_D)         0.107     0.713    SD_card/FSM_onehot_state_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 SD_card/m_sdcard/data_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/data_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.329%)  route 0.109ns (43.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.594     0.594    SD_card/m_sdcard/clk_out1
    SLICE_X5Y48          FDRE                                         r  SD_card/m_sdcard/data_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  SD_card/m_sdcard/data_o_reg[1]/Q
                         net (fo=2, routed)           0.109     0.844    SD_card/in7[9]
    SLICE_X6Y49          FDRE                                         r  SD_card/data_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.865     0.865    SD_card/clk_out1
    SLICE_X6Y49          FDRE                                         r  SD_card/data_r_reg[1]/C
                         clock pessimism             -0.255     0.610    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.052     0.662    SD_card/data_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.844    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 SD_card/m_sdcard/tx_v_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/tx_v_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.851%)  route 0.141ns (43.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.565     0.565    SD_card/m_sdcard/clk_out1
    SLICE_X9Y42          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  SD_card/m_sdcard/tx_v_reg[23]/Q
                         net (fo=1, routed)           0.141     0.847    SD_card/m_sdcard/tx_v_reg_n_0_[23]
    SLICE_X8Y43          LUT6 (Prop_lut6_I0_O)        0.045     0.892 r  SD_card/m_sdcard/tx_v[24]_i_1/O
                         net (fo=1, routed)           0.000     0.892    SD_card/m_sdcard/tx_v[24]_i_1_n_0
    SLICE_X8Y43          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.836     0.836    SD_card/m_sdcard/clk_out1
    SLICE_X8Y43          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[24]/C
                         clock pessimism             -0.254     0.582    
    SLICE_X8Y43          FDRE (Hold_fdre_C_D)         0.120     0.702    SD_card/m_sdcard/tx_v_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 SD_card/m_sdcard/tx_v_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/tx_v_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.594     0.594    SD_card/m_sdcard/clk_out1
    SLICE_X3Y42          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.128     0.722 r  SD_card/m_sdcard/tx_v_reg[42]/Q
                         net (fo=1, routed)           0.054     0.776    SD_card/m_sdcard/tx_v_reg_n_0_[42]
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.099     0.875 r  SD_card/m_sdcard/tx_v[43]_i_2/O
                         net (fo=1, routed)           0.000     0.875    SD_card/m_sdcard/tx_v[43]_i_2_n_0
    SLICE_X3Y42          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.865     0.865    SD_card/m_sdcard/clk_out1
    SLICE_X3Y42          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[43]/C
                         clock pessimism             -0.271     0.594    
    SLICE_X3Y42          FDRE (Hold_fdre_C_D)         0.091     0.685    SD_card/m_sdcard/tx_v_reg[43]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 SD_card/m_sdcard/sclkPhaseTimer_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_card/m_sdcard/sclkPhaseTimer_v_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (70.981%)  route 0.085ns (29.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.594ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.594     0.594    SD_card/m_sdcard/clk_out1
    SLICE_X2Y41          FDRE                                         r  SD_card/m_sdcard/sclkPhaseTimer_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.164     0.758 r  SD_card/m_sdcard/sclkPhaseTimer_v_reg[0]/Q
                         net (fo=7, routed)           0.085     0.843    SD_card/m_sdcard/sclkPhaseTimer_v_reg[0]
    SLICE_X3Y41          LUT6 (Prop_lut6_I4_O)        0.045     0.888 r  SD_card/m_sdcard/sclkPhaseTimer_v[1]_i_1/O
                         net (fo=1, routed)           0.000     0.888    SD_card/m_sdcard/p_0_in__0[1]
    SLICE_X3Y41          FDRE                                         r  SD_card/m_sdcard/sclkPhaseTimer_v_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.865     0.865    SD_card/m_sdcard/clk_out1
    SLICE_X3Y41          FDRE                                         r  SD_card/m_sdcard/sclkPhaseTimer_v_reg[1]/C
                         clock pessimism             -0.258     0.607    
    SLICE_X3Y41          FDRE (Hold_fdre_C_D)         0.091     0.698    SD_card/m_sdcard/sclkPhaseTimer_v_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.888    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X5Y45      SD_card/FSM_onehot_state_r_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y45      SD_card/FSM_onehot_state_r_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y45      SD_card/FSM_onehot_state_r_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y45      SD_card/FSM_onehot_state_r_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X5Y45      SD_card/FSM_onehot_state_r_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y45      SD_card/FSM_onehot_state_r_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y45      SD_card/FSM_onehot_state_r_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X4Y45      SD_card/FSM_onehot_state_r_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X5Y45      SD_card/FSM_onehot_state_r_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X5Y45      SD_card/FSM_onehot_state_r_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y45      SD_card/FSM_onehot_state_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y45      SD_card/FSM_onehot_state_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y45      SD_card/FSM_onehot_state_r_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y45      SD_card/FSM_onehot_state_r_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y45      SD_card/FSM_onehot_state_r_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y45      SD_card/FSM_onehot_state_r_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y45      SD_card/FSM_onehot_state_r_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y45      SD_card/FSM_onehot_state_r_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X5Y45      SD_card/FSM_onehot_state_r_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X5Y45      SD_card/FSM_onehot_state_r_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y45      SD_card/FSM_onehot_state_r_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y45      SD_card/FSM_onehot_state_r_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y45      SD_card/FSM_onehot_state_r_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y45      SD_card/FSM_onehot_state_r_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y45      SD_card/FSM_onehot_state_r_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X4Y45      SD_card/FSM_onehot_state_r_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y45      SD_card/FSM_onehot_state_r_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X5Y45      SD_card/FSM_onehot_state_r_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           159 Endpoints
Min Delay           159 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.714ns  (logic 4.348ns (29.551%)  route 10.366ns (70.449%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_IBUF_inst/O
                         net (fo=121, routed)         5.822     7.138    SD_card/reset_IBUF
    SLICE_X9Y49          LUT6 (Prop_lut6_I3_O)        0.124     7.262 r  SD_card/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.544    11.807    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    14.714 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.714    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.592ns  (logic 4.345ns (29.778%)  route 10.246ns (70.222%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_IBUF_inst/O
                         net (fo=121, routed)         5.839     7.156    SD_card/reset_IBUF
    SLICE_X7Y49          LUT6 (Prop_lut6_I5_O)        0.124     7.280 r  SD_card/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.407    11.687    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    14.592 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.592    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.518ns  (logic 4.356ns (30.005%)  route 10.162ns (69.995%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_IBUF_inst/O
                         net (fo=121, routed)         5.666     6.983    SD_card/reset_IBUF
    SLICE_X6Y50          LUT6 (Prop_lut6_I5_O)        0.124     7.107 r  SD_card/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.496    11.602    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    14.518 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.518    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            hex_gridA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.263ns  (logic 4.582ns (32.124%)  route 9.681ns (67.876%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_IBUF_inst/O
                         net (fo=121, routed)         5.534     6.851    HexA/reset_IBUF
    SLICE_X10Y51         LUT3 (Prop_lut3_I1_O)        0.150     7.001 r  HexA/hex_gridA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.147    11.148    hex_gridA_OBUF[2]
    C3                   OBUF (Prop_obuf_I_O)         3.115    14.263 r  hex_gridA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.263    hex_gridA[2]
    C3                                                                r  hex_gridA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.263ns  (logic 4.358ns (30.553%)  route 9.905ns (69.447%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_IBUF_inst/O
                         net (fo=121, routed)         5.885     7.202    SD_card/reset_IBUF
    SLICE_X10Y50         LUT5 (Prop_lut5_I4_O)        0.124     7.326 r  SD_card/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.020    11.346    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    14.263 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.263    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            hex_gridA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.098ns  (logic 4.357ns (30.904%)  route 9.741ns (69.096%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_IBUF_inst/O
                         net (fo=121, routed)         5.735     7.052    HexA/reset_IBUF
    SLICE_X10Y51         LUT3 (Prop_lut3_I0_O)        0.124     7.176 r  HexA/hex_gridA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.006    11.182    hex_gridA_OBUF[3]
    B3                   OBUF (Prop_obuf_I_O)         2.916    14.098 r  hex_gridA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.098    hex_gridA[3]
    B3                                                                r  hex_gridA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.089ns  (logic 4.350ns (30.872%)  route 9.739ns (69.128%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_IBUF_inst/O
                         net (fo=121, routed)         5.698     7.015    SD_card/reset_IBUF
    SLICE_X6Y49          LUT4 (Prop_lut4_I0_O)        0.124     7.139 r  SD_card/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.041    11.180    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    14.089 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.089    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.880ns  (logic 4.340ns (31.270%)  route 9.540ns (68.730%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_IBUF_inst/O
                         net (fo=121, routed)         5.290     6.606    SD_card/reset_IBUF
    SLICE_X7Y50          LUT5 (Prop_lut5_I2_O)        0.124     6.730 r  SD_card/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.250    10.980    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    13.880 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.880    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            hex_gridB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.438ns  (logic 4.361ns (32.456%)  route 9.076ns (67.544%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_IBUF_inst/O
                         net (fo=121, routed)         5.317     6.634    HexB/reset_IBUF
    SLICE_X14Y48         LUT3 (Prop_lut3_I0_O)        0.124     6.758 r  HexB/hex_gridB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.759    10.517    hex_gridB_OBUF[1]
    E3                   OBUF (Prop_obuf_I_O)         2.921    13.438 r  hex_gridB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.438    hex_gridB[1]
    E3                                                                r  hex_gridB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            hex_segA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.435ns  (logic 4.355ns (32.414%)  route 9.080ns (67.586%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 r  reset_IBUF_inst/O
                         net (fo=121, routed)         4.941     6.258    SD_card/reset_IBUF
    SLICE_X10Y49         LUT5 (Prop_lut5_I2_O)        0.124     6.382 r  SD_card/hex_segA_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.139    10.521    hex_segA_OBUF[6]
    C4                   OBUF (Prop_obuf_I_O)         2.914    13.435 r  hex_segA_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.435    hex_segA[6]
    C4                                                                r  hex_segA[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            old_clk2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.382%)  route 0.184ns (56.618%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE                         0.000     0.000 r  clk2_reg/C
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk2_reg/Q
                         net (fo=3, routed)           0.184     0.325    clk2
    SLICE_X5Y37          FDRE                                         r  old_clk2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            clk2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE                         0.000     0.000 r  clk2_reg/C
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clk2_reg/Q
                         net (fo=3, routed)           0.168     0.309    clk2
    SLICE_X5Y39          LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  clk2_i_1/O
                         net (fo=1, routed)           0.000     0.354    clk2_i_1_n_0
    SLICE_X5Y39          FDRE                                         r  clk2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE                         0.000     0.000 r  counter_reg[22]/C
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[22]/Q
                         net (fo=2, routed)           0.133     0.274    counter_reg[22]
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    counter_reg[20]_i_1_n_5
    SLICE_X4Y39          FDRE                                         r  counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE                         0.000     0.000 r  counter_reg[30]/C
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[30]/Q
                         net (fo=2, routed)           0.133     0.274    counter_reg[30]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    counter_reg[28]_i_1_n_5
    SLICE_X4Y41          FDRE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE                         0.000     0.000 r  counter_reg[6]/C
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[6]/Q
                         net (fo=2, routed)           0.133     0.274    counter_reg[6]
    SLICE_X4Y35          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    counter_reg[4]_i_1_n_5
    SLICE_X4Y35          FDRE                                         r  counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE                         0.000     0.000 r  counter_reg[10]/C
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[10]/Q
                         net (fo=2, routed)           0.133     0.274    counter_reg[10]
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    counter_reg[8]_i_1_n_5
    SLICE_X4Y36          FDRE                                         r  counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDRE                         0.000     0.000 r  counter_reg[14]/C
    SLICE_X4Y37          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[14]/Q
                         net (fo=2, routed)           0.133     0.274    counter_reg[14]
    SLICE_X4Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    counter_reg[12]_i_1_n_5
    SLICE_X4Y37          FDRE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE                         0.000     0.000 r  counter_reg[18]/C
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[18]/Q
                         net (fo=2, routed)           0.133     0.274    counter_reg[18]
    SLICE_X4Y38          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    counter_reg[16]_i_1_n_5
    SLICE_X4Y38          FDRE                                         r  counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDRE                         0.000     0.000 r  counter_reg[26]/C
    SLICE_X4Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[26]/Q
                         net (fo=3, routed)           0.134     0.275    counter_reg[26]
    SLICE_X4Y40          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    counter_reg[24]_i_1_n_5
    SLICE_X4Y40          FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.134     0.275    counter_reg[2]
    SLICE_X4Y34          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.386    counter_reg[0]_i_2_n_5
    SLICE_X4Y34          FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SD_card/ram_addr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.972ns  (logic 3.902ns (35.560%)  route 7.070ns (64.440%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.633     1.633    SD_card/clk_out1
    SLICE_X6Y39          FDRE                                         r  SD_card/ram_addr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518     2.151 r  SD_card/ram_addr_r_reg[4]/Q
                         net (fo=12, routed)          2.045     4.196    SD_card/ram_address[4]
    SLICE_X12Y42         LUT5 (Prop_lut5_I2_O)        0.150     4.346 f  SD_card/hex_segB_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.685     5.031    SD_card/hex_segB_OBUF[6]_inst_i_5_n_0
    SLICE_X13Y42         LUT6 (Prop_lut6_I5_O)        0.328     5.359 r  SD_card/hex_segB_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.340     9.700    hex_segB_OBUF[6]
    E5                   OBUF (Prop_obuf_I_O)         2.906    12.605 r  hex_segB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.605    hex_segB[6]
    E5                                                                r  hex_segB[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/data_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.863ns  (logic 3.981ns (36.649%)  route 6.882ns (63.351%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.636     1.636    SD_card/clk_out1
    SLICE_X7Y48          FDRE                                         r  SD_card/data_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.456     2.092 r  SD_card/data_r_reg[12]/Q
                         net (fo=7, routed)           0.842     2.934    SD_card/ram_data[12]
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.152     3.086 f  SD_card/hex_segA_OBUF[1]_inst_i_5/O
                         net (fo=1, routed)           0.810     3.896    SD_card/hex_segA_OBUF[1]_inst_i_5_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I5_O)        0.332     4.228 f  SD_card/hex_segA_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.211     5.439    SD_card/hex_segA_OBUF[1]_inst_i_2_n_0
    SLICE_X10Y50         LUT5 (Prop_lut5_I0_O)        0.124     5.563 r  SD_card/hex_segA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.020     9.583    hex_segA_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         2.917    12.500 r  hex_segA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.500    hex_segA[1]
    B4                                                                r  hex_segA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/data_r_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.627ns  (logic 3.958ns (37.241%)  route 6.670ns (62.759%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.636     1.636    SD_card/clk_out1
    SLICE_X7Y48          FDRE                                         r  SD_card/data_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.456     2.092 r  SD_card/data_r_reg[12]/Q
                         net (fo=7, routed)           0.840     2.932    SD_card/ram_data[12]
    SLICE_X7Y48          LUT4 (Prop_lut4_I2_O)        0.152     3.084 f  SD_card/hex_segA_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.433     3.517    SD_card/hex_segA_OBUF[0]_inst_i_5_n_0
    SLICE_X7Y48          LUT6 (Prop_lut6_I5_O)        0.326     3.843 f  SD_card/hex_segA_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           1.147     4.990    SD_card/hex_segA_OBUF[0]_inst_i_2_n_0
    SLICE_X7Y50          LUT5 (Prop_lut5_I0_O)        0.124     5.114 r  SD_card/hex_segA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.250     9.364    hex_segA_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         2.900    12.264 r  hex_segA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.264    hex_segA[0]
    E6                                                                r  hex_segA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/ram_addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.574ns  (logic 3.684ns (34.843%)  route 6.890ns (65.157%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.632     1.632    SD_card/clk_out1
    SLICE_X6Y38          FDRE                                         r  SD_card/ram_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.518     2.150 r  SD_card/ram_addr_r_reg[1]/Q
                         net (fo=12, routed)          2.198     4.349    SD_card/ram_address[1]
    SLICE_X12Y41         LUT6 (Prop_lut6_I0_O)        0.124     4.473 r  SD_card/hex_segB_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.689     5.162    SD_card/hex_segB_OBUF[0]_inst_i_3_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I3_O)        0.124     5.286 r  SD_card/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.002     9.288    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         2.918    12.207 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.207    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/ram_addr_r_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.486ns  (logic 3.998ns (38.130%)  route 6.488ns (61.870%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.634     1.634    SD_card/clk_out1
    SLICE_X6Y41          FDRE                                         r  SD_card/ram_addr_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDRE (Prop_fdre_C_Q)         0.518     2.152 r  SD_card/ram_addr_r_reg[14]/Q
                         net (fo=12, routed)          1.237     3.389    SD_card/ram_address[14]
    SLICE_X11Y42         LUT4 (Prop_lut4_I1_O)        0.152     3.541 r  SD_card/hex_segB_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.971     4.512    SD_card/hex_segB_OBUF[2]_inst_i_4_n_0
    SLICE_X12Y43         LUT6 (Prop_lut6_I5_O)        0.326     4.838 r  SD_card/hex_segB_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.670     5.508    SD_card/hex_segB_OBUF[2]_inst_i_2_n_0
    SLICE_X12Y43         LUT4 (Prop_lut4_I1_O)        0.124     5.632 r  SD_card/hex_segB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.610     9.242    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         2.878    12.121 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.121    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/data_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.441ns  (logic 3.674ns (35.185%)  route 6.767ns (64.815%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.636     1.636    SD_card/clk_out1
    SLICE_X6Y49          FDRE                                         r  SD_card/data_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518     2.154 r  SD_card/data_r_reg[0]/Q
                         net (fo=7, routed)           1.205     3.360    SD_card/ram_data[0]
    SLICE_X6Y49          LUT6 (Prop_lut6_I0_O)        0.124     3.484 r  SD_card/hex_segA_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.018     4.502    SD_card/hex_segA_OBUF[3]_inst_i_4_n_0
    SLICE_X9Y49          LUT6 (Prop_lut6_I4_O)        0.124     4.626 r  SD_card/hex_segA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.544     9.170    hex_segA_OBUF[3]
    C5                   OBUF (Prop_obuf_I_O)         2.908    12.078 r  hex_segA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.078    hex_segA[3]
    C5                                                                r  hex_segA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/data_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.308ns  (logic 3.799ns (36.856%)  route 6.509ns (63.144%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.636     1.636    SD_card/clk_out1
    SLICE_X6Y48          FDRE                                         r  SD_card/data_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.518     2.154 f  SD_card/data_r_reg[8]/Q
                         net (fo=7, routed)           0.675     2.829    SD_card/ram_data[8]
    SLICE_X6Y48          LUT4 (Prop_lut4_I3_O)        0.124     2.953 r  SD_card/hex_segA_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           1.104     4.057    SD_card/hex_segA_OBUF[2]_inst_i_5_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I5_O)        0.124     4.181 r  SD_card/hex_segA_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.689     4.870    SD_card/hex_segA_OBUF[2]_inst_i_3_n_0
    SLICE_X6Y49          LUT4 (Prop_lut4_I3_O)        0.124     4.994 r  SD_card/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.041     9.035    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         2.909    11.944 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.944    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/ram_addr_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.282ns  (logic 3.681ns (35.796%)  route 6.602ns (64.204%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.633     1.633    SD_card/clk_out1
    SLICE_X6Y40          FDRE                                         r  SD_card/ram_addr_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.518     2.151 f  SD_card/ram_addr_r_reg[11]/Q
                         net (fo=12, routed)          1.590     3.741    SD_card/ram_address[11]
    SLICE_X11Y42         LUT6 (Prop_lut6_I0_O)        0.124     3.865 r  SD_card/hex_segB_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.991     4.856    SD_card/hex_segB_OBUF[4]_inst_i_5_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I4_O)        0.124     4.980 r  SD_card/hex_segB_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.021     9.001    hex_segB_OBUF[4]
    F4                   OBUF (Prop_obuf_I_O)         2.915    11.916 r  hex_segB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.916    hex_segB[4]
    F4                                                                r  hex_segB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/data_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.272ns  (logic 3.620ns (35.236%)  route 6.653ns (64.764%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.636     1.636    SD_card/clk_out1
    SLICE_X7Y49          FDRE                                         r  SD_card/data_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.456     2.092 f  SD_card/data_r_reg[5]/Q
                         net (fo=7, routed)           1.130     3.222    SD_card/ram_data[5]
    SLICE_X9Y49          LUT5 (Prop_lut5_I3_O)        0.124     3.346 f  SD_card/hex_segA_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           1.027     4.373    SD_card/hex_segA_OBUF[4]_inst_i_2_n_0
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.124     4.497 r  SD_card/hex_segA_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.496     8.993    hex_segA_OBUF[4]
    D7                   OBUF (Prop_obuf_I_O)         2.916    11.909 r  hex_segA_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.909    hex_segA[4]
    D7                                                                r  hex_segA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/data_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.238ns  (logic 3.671ns (35.853%)  route 6.567ns (64.147%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.575     1.575    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.636     1.636    SD_card/clk_out1
    SLICE_X6Y49          FDRE                                         r  SD_card/data_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518     2.154 r  SD_card/data_r_reg[3]/Q
                         net (fo=7, routed)           0.980     3.135    SD_card/ram_data[3]
    SLICE_X7Y50          LUT6 (Prop_lut6_I0_O)        0.124     3.259 r  SD_card/hex_segA_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           1.180     4.439    SD_card/hex_segA_OBUF[5]_inst_i_5_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I4_O)        0.124     4.563 r  SD_card/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.407     8.970    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         2.905    11.874 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.874    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SD_card/m_sdcard/mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_DI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.794ns  (logic 1.340ns (74.684%)  route 0.454ns (25.316%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.595     0.595    SD_card/m_sdcard/clk_out1
    SLICE_X1Y44          FDRE                                         r  SD_card/m_sdcard/mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  SD_card/m_sdcard/mosi_o_reg/Q
                         net (fo=1, routed)           0.454     1.190    SD_DI_OBUF
    P17                  OBUF (Prop_obuf_I_O)         1.199     2.389 r  SD_DI_OBUF_inst/O
                         net (fo=0)                   0.000     2.389    SD_DI
    P17                                                               r  SD_DI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/m_sdcard/cs_bo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_CS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.841ns  (logic 1.349ns (73.253%)  route 0.492ns (26.747%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.595     0.595    SD_card/m_sdcard/clk_out1
    SLICE_X1Y43          FDRE                                         r  SD_card/m_sdcard/cs_bo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  SD_card/m_sdcard/cs_bo_reg/Q
                         net (fo=1, routed)           0.492     1.228    SD_CS_OBUF
    N18                  OBUF (Prop_obuf_I_O)         1.208     2.436 r  SD_CS_OBUF_inst/O
                         net (fo=0)                   0.000     2.436    SD_CS
    N18                                                               r  SD_CS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/m_sdcard/sclk_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SD_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.262ns  (logic 1.365ns (60.327%)  route 0.898ns (39.673%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.594     0.594    SD_card/m_sdcard/clk_out1
    SLICE_X6Y47          FDRE                                         r  SD_card/m_sdcard/sclk_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.164     0.758 r  SD_card/m_sdcard/sclk_r_reg/Q
                         net (fo=23, routed)          0.898     1.655    SD_CLK_OBUF
    P18                  OBUF (Prop_obuf_I_O)         1.201     2.856 r  SD_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     2.856    SD_CLK
    P18                                                               r  SD_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/ram_addr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.906ns  (logic 1.419ns (48.833%)  route 1.487ns (51.167%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.591     0.591    SD_card/clk_out1
    SLICE_X6Y38          FDRE                                         r  SD_card/ram_addr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164     0.755 r  SD_card/ram_addr_r_reg[2]/Q
                         net (fo=12, routed)          0.332     1.087    SD_card/ram_address[2]
    SLICE_X10Y41         LUT6 (Prop_lut6_I3_O)        0.045     1.132 r  SD_card/hex_segB_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.184    SD_card/hex_segB_OBUF[5]_inst_i_3_n_0
    SLICE_X10Y41         LUT5 (Prop_lut5_I3_O)        0.045     1.229 r  SD_card/hex_segB_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.103     2.332    hex_segB_OBUF[5]
    H3                   OBUF (Prop_obuf_I_O)         1.165     3.497 r  hex_segB_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.497    hex_segB[5]
    H3                                                                r  hex_segB[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/ram_addr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.078ns  (logic 1.418ns (46.059%)  route 1.660ns (53.941%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.592     0.592    SD_card/clk_out1
    SLICE_X6Y40          FDRE                                         r  SD_card/ram_addr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164     0.756 r  SD_card/ram_addr_r_reg[10]/Q
                         net (fo=12, routed)          0.365     1.121    SD_card/ram_address[10]
    SLICE_X10Y42         LUT6 (Prop_lut6_I3_O)        0.045     1.166 r  SD_card/hex_segB_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.052     1.218    SD_card/hex_segB_OBUF[1]_inst_i_4_n_0
    SLICE_X10Y42         LUT5 (Prop_lut5_I3_O)        0.045     1.263 r  SD_card/hex_segB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.243     2.506    hex_segB_OBUF[1]
    G5                   OBUF (Prop_obuf_I_O)         1.164     3.670 r  hex_segB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.670    hex_segB[1]
    G5                                                                r  hex_segB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/ram_addr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.122ns  (logic 1.416ns (45.337%)  route 1.707ns (54.663%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.592     0.592    SD_card/clk_out1
    SLICE_X6Y40          FDRE                                         r  SD_card/ram_addr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164     0.756 r  SD_card/ram_addr_r_reg[10]/Q
                         net (fo=12, routed)          0.423     1.179    SD_card/ram_address[10]
    SLICE_X11Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.224 r  SD_card/hex_segB_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.051     1.275    SD_card/hex_segB_OBUF[3]_inst_i_5_n_0
    SLICE_X11Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.320 r  SD_card/hex_segB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.232     2.552    hex_segB_OBUF[3]
    H4                   OBUF (Prop_obuf_I_O)         1.162     3.714 r  hex_segB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.714    hex_segB[3]
    H4                                                                r  hex_segB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/data_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.228ns  (logic 1.404ns (43.493%)  route 1.824ns (56.507%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.594     0.594    SD_card/clk_out1
    SLICE_X7Y49          FDRE                                         r  SD_card/data_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     0.735 r  SD_card/data_r_reg[5]/Q
                         net (fo=7, routed)           0.148     0.883    SD_card/ram_data[5]
    SLICE_X7Y48          LUT6 (Prop_lut6_I2_O)        0.045     0.928 r  SD_card/hex_segA_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.176     1.104    SD_card/hex_segA_OBUF[2]_inst_i_2_n_0
    SLICE_X6Y49          LUT4 (Prop_lut4_I1_O)        0.045     1.149 r  SD_card/hex_segA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.500     2.649    hex_segA_OBUF[2]
    D5                   OBUF (Prop_obuf_I_O)         1.173     3.822 r  hex_segA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.822    hex_segA[2]
    D5                                                                r  hex_segA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/data_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.365ns  (logic 1.423ns (42.284%)  route 1.942ns (57.716%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.594     0.594    SD_card/clk_out1
    SLICE_X6Y48          FDRE                                         r  SD_card/data_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.164     0.758 r  SD_card/data_r_reg[8]/Q
                         net (fo=7, routed)           0.175     0.932    SD_card/ram_data[8]
    SLICE_X7Y49          LUT6 (Prop_lut6_I3_O)        0.045     0.977 r  SD_card/hex_segA_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.050     1.027    SD_card/hex_segA_OBUF[5]_inst_i_4_n_0
    SLICE_X7Y49          LUT6 (Prop_lut6_I3_O)        0.045     1.072 r  SD_card/hex_segA_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.717     2.789    hex_segA_OBUF[5]
    D6                   OBUF (Prop_obuf_I_O)         1.169     3.958 r  hex_segA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.958    hex_segA[5]
    D6                                                                r  hex_segA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/ram_addr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.368ns  (logic 1.397ns (41.473%)  route 1.971ns (58.527%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.591     0.591    SD_card/clk_out1
    SLICE_X6Y38          FDRE                                         r  SD_card/ram_addr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y38          FDRE (Prop_fdre_C_Q)         0.164     0.755 r  SD_card/ram_addr_r_reg[3]/Q
                         net (fo=12, routed)          0.607     1.361    SD_card/ram_address[3]
    SLICE_X12Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.406 r  SD_card/hex_segB_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.054     1.460    SD_card/hex_segB_OBUF[2]_inst_i_3_n_0
    SLICE_X12Y43         LUT4 (Prop_lut4_I3_O)        0.045     1.505 r  SD_card/hex_segB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.310     2.816    hex_segB_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.143     3.958 r  hex_segB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.958    hex_segB[2]
    J3                                                                r  hex_segB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SD_card/ram_addr_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            hex_segB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.370ns  (logic 1.436ns (42.620%)  route 1.934ns (57.380%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.592     0.592    SD_card/clk_out1
    SLICE_X6Y40          FDRE                                         r  SD_card/ram_addr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.164     0.756 r  SD_card/ram_addr_r_reg[10]/Q
                         net (fo=12, routed)          0.386     1.142    SD_card/ram_address[10]
    SLICE_X12Y41         LUT6 (Prop_lut6_I2_O)        0.045     1.187 r  SD_card/hex_segB_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.052     1.239    SD_card/hex_segB_OBUF[0]_inst_i_4_n_0
    SLICE_X12Y41         LUT5 (Prop_lut5_I4_O)        0.045     1.284 r  SD_card/hex_segB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.495     2.779    hex_segB_OBUF[0]
    F3                   OBUF (Prop_obuf_I_O)         1.182     3.962 r  hex_segB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.962    hex_segB[0]
    F3                                                                r  hex_segB[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.575     6.575    clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.000 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.549     0.549    clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           286 Endpoints
Min Delay           286 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SD_card/m_sdcard/tx_v_reg[33]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.505ns  (logic 1.564ns (18.396%)  route 6.940ns (81.604%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_IBUF_inst/O
                         net (fo=121, routed)         4.660     5.977    SD_card/m_sdcard/reset_IBUF
    SLICE_X4Y44          LUT6 (Prop_lut6_I5_O)        0.124     6.101 r  SD_card/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=10, routed)          1.161     7.262    SD_card/m_sdcard/byteCnt_v[9]_i_5_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.124     7.386 r  SD_card/m_sdcard/tx_v[39]_i_1/O
                         net (fo=39, routed)          1.119     8.505    SD_card/m_sdcard/tx_v[39]_i_1_n_0
    SLICE_X8Y45          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[33]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.450     1.450    SD_card/m_sdcard/clk_out1
    SLICE_X8Y45          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[33]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SD_card/m_sdcard/tx_v_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.505ns  (logic 1.564ns (18.396%)  route 6.940ns (81.604%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_IBUF_inst/O
                         net (fo=121, routed)         4.660     5.977    SD_card/m_sdcard/reset_IBUF
    SLICE_X4Y44          LUT6 (Prop_lut6_I5_O)        0.124     6.101 r  SD_card/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=10, routed)          1.161     7.262    SD_card/m_sdcard/byteCnt_v[9]_i_5_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.124     7.386 r  SD_card/m_sdcard/tx_v[39]_i_1/O
                         net (fo=39, routed)          1.119     8.505    SD_card/m_sdcard/tx_v[39]_i_1_n_0
    SLICE_X8Y45          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.450     1.450    SD_card/m_sdcard/clk_out1
    SLICE_X8Y45          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[34]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SD_card/m_sdcard/tx_v_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.505ns  (logic 1.564ns (18.396%)  route 6.940ns (81.604%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_IBUF_inst/O
                         net (fo=121, routed)         4.660     5.977    SD_card/m_sdcard/reset_IBUF
    SLICE_X4Y44          LUT6 (Prop_lut6_I5_O)        0.124     6.101 r  SD_card/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=10, routed)          1.161     7.262    SD_card/m_sdcard/byteCnt_v[9]_i_5_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.124     7.386 r  SD_card/m_sdcard/tx_v[39]_i_1/O
                         net (fo=39, routed)          1.119     8.505    SD_card/m_sdcard/tx_v[39]_i_1_n_0
    SLICE_X8Y45          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.450     1.450    SD_card/m_sdcard/clk_out1
    SLICE_X8Y45          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[38]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SD_card/m_sdcard/tx_v_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.415ns  (logic 1.564ns (18.592%)  route 6.851ns (81.408%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_IBUF_inst/O
                         net (fo=121, routed)         4.660     5.977    SD_card/m_sdcard/reset_IBUF
    SLICE_X4Y44          LUT6 (Prop_lut6_I5_O)        0.124     6.101 r  SD_card/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=10, routed)          1.161     7.262    SD_card/m_sdcard/byteCnt_v[9]_i_5_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.124     7.386 r  SD_card/m_sdcard/tx_v[39]_i_1/O
                         net (fo=39, routed)          1.029     8.415    SD_card/m_sdcard/tx_v[39]_i_1_n_0
    SLICE_X6Y46          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.517     1.517    SD_card/m_sdcard/clk_out1
    SLICE_X6Y46          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[35]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SD_card/m_sdcard/tx_v_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.415ns  (logic 1.564ns (18.592%)  route 6.851ns (81.408%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_IBUF_inst/O
                         net (fo=121, routed)         4.660     5.977    SD_card/m_sdcard/reset_IBUF
    SLICE_X4Y44          LUT6 (Prop_lut6_I5_O)        0.124     6.101 r  SD_card/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=10, routed)          1.161     7.262    SD_card/m_sdcard/byteCnt_v[9]_i_5_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.124     7.386 r  SD_card/m_sdcard/tx_v[39]_i_1/O
                         net (fo=39, routed)          1.029     8.415    SD_card/m_sdcard/tx_v[39]_i_1_n_0
    SLICE_X6Y46          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.517     1.517    SD_card/m_sdcard/clk_out1
    SLICE_X6Y46          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[36]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SD_card/m_sdcard/tx_v_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.415ns  (logic 1.564ns (18.592%)  route 6.851ns (81.408%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_IBUF_inst/O
                         net (fo=121, routed)         4.660     5.977    SD_card/m_sdcard/reset_IBUF
    SLICE_X4Y44          LUT6 (Prop_lut6_I5_O)        0.124     6.101 r  SD_card/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=10, routed)          1.161     7.262    SD_card/m_sdcard/byteCnt_v[9]_i_5_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.124     7.386 r  SD_card/m_sdcard/tx_v[39]_i_1/O
                         net (fo=39, routed)          1.029     8.415    SD_card/m_sdcard/tx_v[39]_i_1_n_0
    SLICE_X6Y46          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.517     1.517    SD_card/m_sdcard/clk_out1
    SLICE_X6Y46          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[37]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SD_card/m_sdcard/tx_v_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.362ns  (logic 1.564ns (18.710%)  route 6.797ns (81.290%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_IBUF_inst/O
                         net (fo=121, routed)         4.660     5.977    SD_card/m_sdcard/reset_IBUF
    SLICE_X4Y44          LUT6 (Prop_lut6_I5_O)        0.124     6.101 r  SD_card/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=10, routed)          1.161     7.262    SD_card/m_sdcard/byteCnt_v[9]_i_5_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.124     7.386 r  SD_card/m_sdcard/tx_v[39]_i_1/O
                         net (fo=39, routed)          0.976     8.362    SD_card/m_sdcard/tx_v[39]_i_1_n_0
    SLICE_X8Y44          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.450     1.450    SD_card/m_sdcard/clk_out1
    SLICE_X8Y44          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SD_card/m_sdcard/tx_v_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.362ns  (logic 1.564ns (18.710%)  route 6.797ns (81.290%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_IBUF_inst/O
                         net (fo=121, routed)         4.660     5.977    SD_card/m_sdcard/reset_IBUF
    SLICE_X4Y44          LUT6 (Prop_lut6_I5_O)        0.124     6.101 r  SD_card/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=10, routed)          1.161     7.262    SD_card/m_sdcard/byteCnt_v[9]_i_5_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.124     7.386 r  SD_card/m_sdcard/tx_v[39]_i_1/O
                         net (fo=39, routed)          0.976     8.362    SD_card/m_sdcard/tx_v[39]_i_1_n_0
    SLICE_X8Y44          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.450     1.450    SD_card/m_sdcard/clk_out1
    SLICE_X8Y44          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SD_card/m_sdcard/tx_v_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.362ns  (logic 1.564ns (18.710%)  route 6.797ns (81.290%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_IBUF_inst/O
                         net (fo=121, routed)         4.660     5.977    SD_card/m_sdcard/reset_IBUF
    SLICE_X4Y44          LUT6 (Prop_lut6_I5_O)        0.124     6.101 r  SD_card/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=10, routed)          1.161     7.262    SD_card/m_sdcard/byteCnt_v[9]_i_5_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.124     7.386 r  SD_card/m_sdcard/tx_v[39]_i_1/O
                         net (fo=39, routed)          0.976     8.362    SD_card/m_sdcard/tx_v[39]_i_1_n_0
    SLICE_X8Y44          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.450     1.450    SD_card/m_sdcard/clk_out1
    SLICE_X8Y44          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            SD_card/m_sdcard/tx_v_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.362ns  (logic 1.564ns (18.710%)  route 6.797ns (81.290%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    J2                   IBUF (Prop_ibuf_I_O)         1.316     1.316 f  reset_IBUF_inst/O
                         net (fo=121, routed)         4.660     5.977    SD_card/m_sdcard/reset_IBUF
    SLICE_X4Y44          LUT6 (Prop_lut6_I5_O)        0.124     6.101 r  SD_card/m_sdcard/byteCnt_v[9]_i_5/O
                         net (fo=10, routed)          1.161     7.262    SD_card/m_sdcard/byteCnt_v[9]_i_5_n_0
    SLICE_X3Y42          LUT6 (Prop_lut6_I0_O)        0.124     7.386 r  SD_card/m_sdcard/tx_v[39]_i_1/O
                         net (fo=39, routed)          0.976     8.362    SD_card/m_sdcard/tx_v[39]_i_1_n_0
    SLICE_X8Y44          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          1.457     1.457    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         1.450     1.450    SD_card/m_sdcard/clk_out1
    SLICE_X8Y44          FDRE                                         r  SD_card/m_sdcard/tx_v_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 take_sample_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/ram_addr_r_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.186ns (25.780%)  route 0.535ns (74.220%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE                         0.000     0.000 r  take_sample_reg/C
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  take_sample_reg/Q
                         net (fo=2, routed)           0.371     0.512    SD_card/take_sample
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.045     0.557 r  SD_card/ram_addr_r[0]_i_1/O
                         net (fo=25, routed)          0.165     0.721    SD_card/ram_addr_x
    SLICE_X6Y44          FDRE                                         r  SD_card/ram_addr_r_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.864     0.864    SD_card/clk_out1
    SLICE_X6Y44          FDRE                                         r  SD_card/ram_addr_r_reg[24]/C

Slack:                    inf
  Source:                 take_sample_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/ram_addr_r_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.717%)  route 0.598ns (76.283%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE                         0.000     0.000 r  take_sample_reg/C
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  take_sample_reg/Q
                         net (fo=2, routed)           0.371     0.512    SD_card/take_sample
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.045     0.557 r  SD_card/ram_addr_r[0]_i_1/O
                         net (fo=25, routed)          0.227     0.784    SD_card/ram_addr_x
    SLICE_X6Y43          FDRE                                         r  SD_card/ram_addr_r_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.864     0.864    SD_card/clk_out1
    SLICE_X6Y43          FDRE                                         r  SD_card/ram_addr_r_reg[20]/C

Slack:                    inf
  Source:                 take_sample_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/ram_addr_r_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.717%)  route 0.598ns (76.283%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE                         0.000     0.000 r  take_sample_reg/C
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  take_sample_reg/Q
                         net (fo=2, routed)           0.371     0.512    SD_card/take_sample
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.045     0.557 r  SD_card/ram_addr_r[0]_i_1/O
                         net (fo=25, routed)          0.227     0.784    SD_card/ram_addr_x
    SLICE_X6Y43          FDRE                                         r  SD_card/ram_addr_r_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.864     0.864    SD_card/clk_out1
    SLICE_X6Y43          FDRE                                         r  SD_card/ram_addr_r_reg[21]/C

Slack:                    inf
  Source:                 take_sample_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/ram_addr_r_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.717%)  route 0.598ns (76.283%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE                         0.000     0.000 r  take_sample_reg/C
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  take_sample_reg/Q
                         net (fo=2, routed)           0.371     0.512    SD_card/take_sample
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.045     0.557 r  SD_card/ram_addr_r[0]_i_1/O
                         net (fo=25, routed)          0.227     0.784    SD_card/ram_addr_x
    SLICE_X6Y43          FDRE                                         r  SD_card/ram_addr_r_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.864     0.864    SD_card/clk_out1
    SLICE_X6Y43          FDRE                                         r  SD_card/ram_addr_r_reg[22]/C

Slack:                    inf
  Source:                 take_sample_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/ram_addr_r_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.186ns (23.717%)  route 0.598ns (76.283%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE                         0.000     0.000 r  take_sample_reg/C
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  take_sample_reg/Q
                         net (fo=2, routed)           0.371     0.512    SD_card/take_sample
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.045     0.557 r  SD_card/ram_addr_r[0]_i_1/O
                         net (fo=25, routed)          0.227     0.784    SD_card/ram_addr_x
    SLICE_X6Y43          FDRE                                         r  SD_card/ram_addr_r_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.864     0.864    SD_card/clk_out1
    SLICE_X6Y43          FDRE                                         r  SD_card/ram_addr_r_reg[23]/C

Slack:                    inf
  Source:                 take_sample_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/ram_addr_r_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.960%)  route 0.661ns (78.040%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE                         0.000     0.000 r  take_sample_reg/C
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  take_sample_reg/Q
                         net (fo=2, routed)           0.371     0.512    SD_card/take_sample
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.045     0.557 r  SD_card/ram_addr_r[0]_i_1/O
                         net (fo=25, routed)          0.290     0.847    SD_card/ram_addr_x
    SLICE_X6Y42          FDRE                                         r  SD_card/ram_addr_r_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.863     0.863    SD_card/clk_out1
    SLICE_X6Y42          FDRE                                         r  SD_card/ram_addr_r_reg[16]/C

Slack:                    inf
  Source:                 take_sample_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/ram_addr_r_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.960%)  route 0.661ns (78.040%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE                         0.000     0.000 r  take_sample_reg/C
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  take_sample_reg/Q
                         net (fo=2, routed)           0.371     0.512    SD_card/take_sample
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.045     0.557 r  SD_card/ram_addr_r[0]_i_1/O
                         net (fo=25, routed)          0.290     0.847    SD_card/ram_addr_x
    SLICE_X6Y42          FDRE                                         r  SD_card/ram_addr_r_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.863     0.863    SD_card/clk_out1
    SLICE_X6Y42          FDRE                                         r  SD_card/ram_addr_r_reg[17]/C

Slack:                    inf
  Source:                 take_sample_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/ram_addr_r_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.960%)  route 0.661ns (78.040%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE                         0.000     0.000 r  take_sample_reg/C
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  take_sample_reg/Q
                         net (fo=2, routed)           0.371     0.512    SD_card/take_sample
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.045     0.557 r  SD_card/ram_addr_r[0]_i_1/O
                         net (fo=25, routed)          0.290     0.847    SD_card/ram_addr_x
    SLICE_X6Y42          FDRE                                         r  SD_card/ram_addr_r_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.863     0.863    SD_card/clk_out1
    SLICE_X6Y42          FDRE                                         r  SD_card/ram_addr_r_reg[18]/C

Slack:                    inf
  Source:                 take_sample_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/ram_addr_r_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.186ns (21.960%)  route 0.661ns (78.040%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE                         0.000     0.000 r  take_sample_reg/C
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  take_sample_reg/Q
                         net (fo=2, routed)           0.371     0.512    SD_card/take_sample
    SLICE_X5Y45          LUT2 (Prop_lut2_I1_O)        0.045     0.557 r  SD_card/ram_addr_r[0]_i_1/O
                         net (fo=25, routed)          0.290     0.847    SD_card/ram_addr_x
    SLICE_X6Y42          FDRE                                         r  SD_card/ram_addr_r_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.863     0.863    SD_card/clk_out1
    SLICE_X6Y42          FDRE                                         r  SD_card/ram_addr_r_reg[19]/C

Slack:                    inf
  Source:                 take_sample_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SD_card/FSM_onehot_state_r_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.231ns (26.111%)  route 0.654ns (73.889%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y38          FDRE                         0.000     0.000 r  take_sample_reg/C
    SLICE_X5Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  take_sample_reg/Q
                         net (fo=2, routed)           0.370     0.511    SD_card/m_sdcard/take_sample
    SLICE_X5Y45          LUT6 (Prop_lut6_I2_O)        0.045     0.556 r  SD_card/m_sdcard/FSM_onehot_state_r[7]_i_2/O
                         net (fo=1, routed)           0.228     0.784    SD_card/m_sdcard/FSM_onehot_state_r[7]_i_2_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I1_O)        0.045     0.829 r  SD_card/m_sdcard/FSM_onehot_state_r[7]_i_1/O
                         net (fo=8, routed)           0.056     0.885    SD_card/m_sdcard_n_5
    SLICE_X4Y45          FDRE                                         r  SD_card/FSM_onehot_state_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=70, routed)          0.817     0.817    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=201, routed)         0.864     0.864    SD_card/clk_out1
    SLICE_X4Y45          FDRE                                         r  SD_card/FSM_onehot_state_r_reg[3]/C





