;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-128
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	ADD 10, 20
	CMP @127, <100
	DJN 0, <91
	CMP 1, <-1
	SLT 121, 0
	JMP 0, @-23
	JMP 0, @-23
	SLT 121, 0
	SLT 121, 0
	SLT 121, 0
	JMN <120, 6
	JMP 0, @-23
	JMZ 0, <91
	CMP @0, @2
	JMN 300, 91
	SPL 0, <91
	JMN <120, 6
	SLT 121, 0
	SLT 270, 60
	JMZ 0, <91
	ADD 270, 60
	SUB #30, 4
	SUB 30, 100
	SUB #0, -9
	SUB 1, <-1
	CMP -7, <-20
	ADD 30, 9
	SLT #30, 4
	SLT 5, -9
	SUB @127, 100
	SPL 0, <-91
	MOV -1, <-20
	CMP 1, <1
	SUB 1, <-1
	SUB 12, @10
	CMP @0, @2
	SPL 0, <402
	SUB @127, 100
	SLT 105, 1
	SUB #72, @200
	SPL 105, 1
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	CMP -207, <-128
	MOV -11, <-20
