

================================================================
== Vitis HLS Report for 'gSum'
================================================================
* Date:           Sun Jun 23 03:40:57 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gSum
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.690 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5071|     5071|  25.355 us|  25.355 us|  5072|  5072|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |     5069|     5069|        75|          5|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     183|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    14|     1287|    1523|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     267|    -|
|Register             |        -|     -|     1456|     160|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    14|     2743|    2133|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dadd_64ns_64ns_64_5_full_dsp_1_U1  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  701|    0|
    |dadd_64ns_64ns_64_5_full_dsp_1_U2  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  701|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U4     |dcmp_64ns_64ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |dmul_64ns_64ns_64_6_max_dsp_1_U3   |dmul_64ns_64ns_64_6_max_dsp_1   |        0|   8|  373|  121|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  14| 1287| 1523|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_140_p2     |         +|   0|  0|  17|          10|           1|
    |and_ln18_fu_202_p2     |       and|   0|  0|   2|           1|           1|
    |ap_condition_304       |       and|   0|  0|   2|           1|           1|
    |icmp_ln16_fu_134_p2    |      icmp|   0|  0|  17|          10|           6|
    |icmp_ln18_1_fu_188_p2  |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln18_fu_182_p2    |      icmp|   0|  0|  18|          11|           2|
    |or_ln18_fu_198_p2      |        or|   0|  0|   2|           1|           1|
    |s_2_fu_207_p3          |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 183|          88|          79|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  31|          6|    1|          6|
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1       |   9|          2|   10|         20|
    |ap_sig_allocacmp_s_load    |   9|          2|   64|        128|
    |ap_sig_allocacmp_s_load_1  |   9|          2|   64|        128|
    |grp_fu_102_p0              |  20|          4|   64|        256|
    |grp_fu_102_p1              |  20|          4|   64|        256|
    |grp_fu_112_p0              |  31|          6|   64|        384|
    |grp_fu_112_p1              |  31|          6|   64|        384|
    |grp_fu_98_p0               |  31|          6|   64|        384|
    |grp_fu_98_p1               |  31|          6|   64|        384|
    |i_fu_68                    |   9|          2|   10|         20|
    |s_fu_64                    |   9|          2|   64|        128|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 267|         54|  600|       2484|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |A_load_reg_250                     |  64|   0|   64|          0|
    |B_load_reg_255                     |  64|   0|   64|          0|
    |add1_i_reg_288                     |  64|   0|   64|          0|
    |add3_i_reg_298                     |  64|   0|   64|          0|
    |add5_i_reg_308                     |  64|   0|   64|          0|
    |add7_i_reg_318                     |  64|   0|   64|          0|
    |add9_i_reg_343                     |  64|   0|   64|          0|
    |add_i_reg_278                      |  64|   0|   64|          0|
    |ap_CS_fsm                          |   5|   0|    5|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |d_reg_270                          |  64|   0|   64|          0|
    |i_fu_68                            |  10|   0|   10|          0|
    |icmp_ln16_reg_236                  |   1|   0|    1|          0|
    |icmp_ln18_1_reg_328                |   1|   0|    1|          0|
    |icmp_ln18_reg_323                  |   1|   0|    1|          0|
    |mul2_i_reg_293                     |  64|   0|   64|          0|
    |mul4_i_reg_303                     |  64|   0|   64|          0|
    |mul6_i_reg_313                     |  64|   0|   64|          0|
    |mul8_i_reg_338                     |  64|   0|   64|          0|
    |mul_i_reg_283                      |  64|   0|   64|          0|
    |s_2_reg_354                        |  64|   0|   64|          0|
    |s_fu_64                            |  64|   0|   64|          0|
    |s_load_reg_348                     |  64|   0|   64|          0|
    |tmp_1_reg_333                      |   1|   0|    1|          0|
    |d_reg_270                          |  64|  32|   64|          0|
    |icmp_ln16_reg_236                  |  64|  32|    1|          0|
    |icmp_ln18_1_reg_328                |  64|  32|    1|          0|
    |icmp_ln18_reg_323                  |  64|  32|    1|          0|
    |tmp_1_reg_333                      |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |1456| 160| 1204|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|          gSum|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|          gSum|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|          gSum|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|          gSum|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|          gSum|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|          gSum|  return value|
|ap_return   |  out|   64|  ap_ctrl_hs|          gSum|  return value|
|A_address0  |  out|   10|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_q0        |   in|   64|   ap_memory|             A|         array|
|B_address0  |  out|   10|   ap_memory|             B|         array|
|B_ce0       |  out|    1|   ap_memory|             B|         array|
|B_q0        |   in|   64|   ap_memory|             B|         array|
+------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 75


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 75
* Pipeline : 1
  Pipeline-0 : II = 5, D = 75, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.85>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%s = alloca i32 1" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:13]   --->   Operation 78 'alloca' 's' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:14]   --->   Operation 79 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 0"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:12]   --->   Operation 81 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %A"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %B"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.46ns)   --->   "%store_ln14 = store i10 0, i10 %i" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:14]   --->   Operation 86 'store' 'store_ln14' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 87 [1/1] (0.46ns)   --->   "%store_ln13 = store i64 0, i64 %s" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:13]   --->   Operation 87 'store' 'store_ln13' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.body" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:16]   --->   Operation 88 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:16]   --->   Operation 89 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.93ns)   --->   "%icmp_ln16 = icmp_eq  i10 %i_1, i10 1000" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:16]   --->   Operation 90 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.93ns)   --->   "%add_ln16 = add i10 %i_1, i10 1" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:16]   --->   Operation 91 'add' 'add_ln16' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.body.split_ifconv, void %for.end" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:16]   --->   Operation 92 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i10 %i_1" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:16]   --->   Operation 93 'zext' 'zext_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i64 %A, i64 0, i64 %zext_ln16" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:17]   --->   Operation 94 'getelementptr' 'A_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 95 [2/2] (1.29ns)   --->   "%A_load = load i10 %A_addr" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:17]   --->   Operation 95 'load' 'A_load' <Predicate = (!icmp_ln16)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i64 %B, i64 0, i64 %zext_ln16" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:17]   --->   Operation 96 'getelementptr' 'B_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 97 [2/2] (1.29ns)   --->   "%B_load = load i10 %B_addr" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:17]   --->   Operation 97 'load' 'B_load' <Predicate = (!icmp_ln16)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>
ST_1 : Operation 98 [1/1] (0.46ns)   --->   "%store_ln14 = store i10 %add_ln16, i10 %i" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:14]   --->   Operation 98 'store' 'store_ln14' <Predicate = (!icmp_ln16)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 99 [1/2] (1.29ns)   --->   "%A_load = load i10 %A_addr" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:17]   --->   Operation 99 'load' 'A_load' <Predicate = (!icmp_ln16)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>
ST_2 : Operation 100 [1/2] (1.29ns)   --->   "%B_load = load i10 %B_addr" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:17]   --->   Operation 100 'load' 'B_load' <Predicate = (!icmp_ln16)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>

State 3 <SV = 2> <Delay = 3.52>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i64 %A_load" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:17]   --->   Operation 101 'bitcast' 'bitcast_ln17' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%bitcast_ln17_1 = bitcast i64 %B_load" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:17]   --->   Operation 102 'bitcast' 'bitcast_ln17_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_3 : Operation 103 [5/5] (3.52ns)   --->   "%d = dadd i64 %bitcast_ln17, i64 %bitcast_ln17_1" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:17]   --->   Operation 103 'dadd' 'd' <Predicate = (!icmp_ln16)> <Delay = 3.52> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.17>
ST_4 : Operation 104 [4/5] (3.17ns)   --->   "%d = dadd i64 %bitcast_ln17, i64 %bitcast_ln17_1" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:17]   --->   Operation 104 'dadd' 'd' <Predicate = (!icmp_ln16)> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.17>
ST_5 : Operation 105 [3/5] (3.17ns)   --->   "%d = dadd i64 %bitcast_ln17, i64 %bitcast_ln17_1" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:17]   --->   Operation 105 'dadd' 'd' <Predicate = (!icmp_ln16)> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.17>
ST_6 : Operation 106 [2/5] (3.17ns)   --->   "%d = dadd i64 %bitcast_ln17, i64 %bitcast_ln17_1" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:17]   --->   Operation 106 'dadd' 'd' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.17>
ST_7 : Operation 107 [1/5] (3.17ns)   --->   "%d = dadd i64 %bitcast_ln17, i64 %bitcast_ln17_1" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:17]   --->   Operation 107 'dadd' 'd' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.17>
ST_8 : Operation 108 [5/5] (3.17ns)   --->   "%add_i = dadd i64 %d, i64 0.64" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 108 'dadd' 'add_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.17>
ST_9 : Operation 109 [4/5] (3.17ns)   --->   "%add_i = dadd i64 %d, i64 0.64" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 109 'dadd' 'add_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.17>
ST_10 : Operation 110 [3/5] (3.17ns)   --->   "%add_i = dadd i64 %d, i64 0.64" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 110 'dadd' 'add_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.17>
ST_11 : Operation 111 [2/5] (3.17ns)   --->   "%add_i = dadd i64 %d, i64 0.64" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 111 'dadd' 'add_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.17>
ST_12 : Operation 112 [1/5] (3.17ns)   --->   "%add_i = dadd i64 %d, i64 0.64" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 112 'dadd' 'add_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.68>
ST_13 : Operation 113 [6/6] (3.68ns)   --->   "%mul_i = dmul i64 %add_i, i64 %d" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 113 'dmul' 'mul_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.33>
ST_14 : Operation 114 [5/6] (3.33ns)   --->   "%mul_i = dmul i64 %add_i, i64 %d" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 114 'dmul' 'mul_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.33>
ST_15 : Operation 115 [4/6] (3.33ns)   --->   "%mul_i = dmul i64 %add_i, i64 %d" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 115 'dmul' 'mul_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.33>
ST_16 : Operation 116 [3/6] (3.33ns)   --->   "%mul_i = dmul i64 %add_i, i64 %d" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 116 'dmul' 'mul_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.33>
ST_17 : Operation 117 [2/6] (3.33ns)   --->   "%mul_i = dmul i64 %add_i, i64 %d" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 117 'dmul' 'mul_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.33>
ST_18 : Operation 118 [1/6] (3.33ns)   --->   "%mul_i = dmul i64 %add_i, i64 %d" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 118 'dmul' 'mul_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.52>
ST_19 : Operation 119 [5/5] (3.52ns)   --->   "%add1_i = dadd i64 %mul_i, i64 0.7" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 119 'dadd' 'add1_i' <Predicate = true> <Delay = 3.52> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.17>
ST_20 : Operation 120 [4/5] (3.17ns)   --->   "%add1_i = dadd i64 %mul_i, i64 0.7" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 120 'dadd' 'add1_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.17>
ST_21 : Operation 121 [3/5] (3.17ns)   --->   "%add1_i = dadd i64 %mul_i, i64 0.7" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 121 'dadd' 'add1_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.17>
ST_22 : Operation 122 [2/5] (3.17ns)   --->   "%add1_i = dadd i64 %mul_i, i64 0.7" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 122 'dadd' 'add1_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.17>
ST_23 : Operation 123 [1/5] (3.17ns)   --->   "%add1_i = dadd i64 %mul_i, i64 0.7" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 123 'dadd' 'add1_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.68>
ST_24 : Operation 124 [6/6] (3.68ns)   --->   "%mul2_i = dmul i64 %add1_i, i64 %d" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 124 'dmul' 'mul2_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.33>
ST_25 : Operation 125 [5/6] (3.33ns)   --->   "%mul2_i = dmul i64 %add1_i, i64 %d" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 125 'dmul' 'mul2_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.33>
ST_26 : Operation 126 [4/6] (3.33ns)   --->   "%mul2_i = dmul i64 %add1_i, i64 %d" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 126 'dmul' 'mul2_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.33>
ST_27 : Operation 127 [3/6] (3.33ns)   --->   "%mul2_i = dmul i64 %add1_i, i64 %d" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 127 'dmul' 'mul2_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.33>
ST_28 : Operation 128 [2/6] (3.33ns)   --->   "%mul2_i = dmul i64 %add1_i, i64 %d" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 128 'dmul' 'mul2_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.33>
ST_29 : Operation 129 [1/6] (3.33ns)   --->   "%mul2_i = dmul i64 %add1_i, i64 %d" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 129 'dmul' 'mul2_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.52>
ST_30 : Operation 130 [5/5] (3.52ns)   --->   "%add3_i = dadd i64 %mul2_i, i64 0.21" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 130 'dadd' 'add3_i' <Predicate = true> <Delay = 3.52> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.17>
ST_31 : Operation 131 [4/5] (3.17ns)   --->   "%add3_i = dadd i64 %mul2_i, i64 0.21" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 131 'dadd' 'add3_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.17>
ST_32 : Operation 132 [3/5] (3.17ns)   --->   "%add3_i = dadd i64 %mul2_i, i64 0.21" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 132 'dadd' 'add3_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.17>
ST_33 : Operation 133 [2/5] (3.17ns)   --->   "%add3_i = dadd i64 %mul2_i, i64 0.21" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 133 'dadd' 'add3_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 3.17>
ST_34 : Operation 134 [1/5] (3.17ns)   --->   "%add3_i = dadd i64 %mul2_i, i64 0.21" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 134 'dadd' 'add3_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 3.68>
ST_35 : Operation 135 [6/6] (3.68ns)   --->   "%mul4_i = dmul i64 %add3_i, i64 %d" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 135 'dmul' 'mul4_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 3.33>
ST_36 : Operation 136 [5/6] (3.33ns)   --->   "%mul4_i = dmul i64 %add3_i, i64 %d" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 136 'dmul' 'mul4_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 3.33>
ST_37 : Operation 137 [4/6] (3.33ns)   --->   "%mul4_i = dmul i64 %add3_i, i64 %d" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 137 'dmul' 'mul4_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 3.33>
ST_38 : Operation 138 [3/6] (3.33ns)   --->   "%mul4_i = dmul i64 %add3_i, i64 %d" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 138 'dmul' 'mul4_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.33>
ST_39 : Operation 139 [2/6] (3.33ns)   --->   "%mul4_i = dmul i64 %add3_i, i64 %d" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 139 'dmul' 'mul4_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 3.33>
ST_40 : Operation 140 [1/6] (3.33ns)   --->   "%mul4_i = dmul i64 %add3_i, i64 %d" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 140 'dmul' 'mul4_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 3.52>
ST_41 : Operation 141 [5/5] (3.52ns)   --->   "%add5_i = dadd i64 %mul4_i, i64 0.33" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 141 'dadd' 'add5_i' <Predicate = true> <Delay = 3.52> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 3.17>
ST_42 : Operation 142 [4/5] (3.17ns)   --->   "%add5_i = dadd i64 %mul4_i, i64 0.33" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 142 'dadd' 'add5_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 3.17>
ST_43 : Operation 143 [3/5] (3.17ns)   --->   "%add5_i = dadd i64 %mul4_i, i64 0.33" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 143 'dadd' 'add5_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 3.17>
ST_44 : Operation 144 [2/5] (3.17ns)   --->   "%add5_i = dadd i64 %mul4_i, i64 0.33" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 144 'dadd' 'add5_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 3.17>
ST_45 : Operation 145 [1/5] (3.17ns)   --->   "%add5_i = dadd i64 %mul4_i, i64 0.33" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 145 'dadd' 'add5_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 3.68>
ST_46 : Operation 146 [6/6] (3.68ns)   --->   "%mul6_i = dmul i64 %add5_i, i64 %d" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 146 'dmul' 'mul6_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.33>
ST_47 : Operation 147 [5/6] (3.33ns)   --->   "%mul6_i = dmul i64 %add5_i, i64 %d" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 147 'dmul' 'mul6_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 3.33>
ST_48 : Operation 148 [4/6] (3.33ns)   --->   "%mul6_i = dmul i64 %add5_i, i64 %d" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 148 'dmul' 'mul6_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 3.33>
ST_49 : Operation 149 [3/6] (3.33ns)   --->   "%mul6_i = dmul i64 %add5_i, i64 %d" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 149 'dmul' 'mul6_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 3.33>
ST_50 : Operation 150 [2/6] (3.33ns)   --->   "%mul6_i = dmul i64 %add5_i, i64 %d" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 150 'dmul' 'mul6_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.33>
ST_51 : Operation 151 [1/6] (3.33ns)   --->   "%mul6_i = dmul i64 %add5_i, i64 %d" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 151 'dmul' 'mul6_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.52>
ST_52 : Operation 152 [5/5] (3.52ns)   --->   "%add7_i = dadd i64 %mul6_i, i64 0.25" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 152 'dadd' 'add7_i' <Predicate = true> <Delay = 3.52> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.17>
ST_53 : Operation 153 [4/5] (3.17ns)   --->   "%add7_i = dadd i64 %mul6_i, i64 0.25" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 153 'dadd' 'add7_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.17>
ST_54 : Operation 154 [3/5] (3.17ns)   --->   "%add7_i = dadd i64 %mul6_i, i64 0.25" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 154 'dadd' 'add7_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 3.17>
ST_55 : Operation 155 [2/5] (3.17ns)   --->   "%add7_i = dadd i64 %mul6_i, i64 0.25" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 155 'dadd' 'add7_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.17>
ST_56 : Operation 156 [1/5] (3.17ns)   --->   "%add7_i = dadd i64 %mul6_i, i64 0.25" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 156 'dadd' 'add7_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 3.68>
ST_57 : Operation 157 [1/1] (0.00ns)   --->   "%bitcast_ln18 = bitcast i64 %d" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:18]   --->   Operation 157 'bitcast' 'bitcast_ln18' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 158 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln18, i32 52, i32 62" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:18]   --->   Operation 158 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i64 %bitcast_ln18" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:18]   --->   Operation 159 'trunc' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 160 [1/1] (0.96ns)   --->   "%icmp_ln18 = icmp_ne  i11 %tmp, i11 2047" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:18]   --->   Operation 160 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 161 [1/1] (1.31ns)   --->   "%icmp_ln18_1 = icmp_eq  i52 %trunc_ln18, i52 0" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:18]   --->   Operation 161 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 162 [2/2] (2.05ns)   --->   "%tmp_1 = fcmp_oge  i64 %d, i64 0" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:18]   --->   Operation 162 'dcmp' 'tmp_1' <Predicate = true> <Delay = 2.05> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 163 [6/6] (3.68ns)   --->   "%mul8_i = dmul i64 %add7_i, i64 %d" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 163 'dmul' 'mul8_i' <Predicate = true> <Delay = 3.68> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 3.33>
ST_58 : Operation 164 [1/2] (2.05ns)   --->   "%tmp_1 = fcmp_oge  i64 %d, i64 0" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:18]   --->   Operation 164 'dcmp' 'tmp_1' <Predicate = true> <Delay = 2.05> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 165 [5/6] (3.33ns)   --->   "%mul8_i = dmul i64 %add7_i, i64 %d" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 165 'dmul' 'mul8_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 3.33>
ST_59 : Operation 166 [4/6] (3.33ns)   --->   "%mul8_i = dmul i64 %add7_i, i64 %d" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 166 'dmul' 'mul8_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 3.33>
ST_60 : Operation 167 [3/6] (3.33ns)   --->   "%mul8_i = dmul i64 %add7_i, i64 %d" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 167 'dmul' 'mul8_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 3.33>
ST_61 : Operation 168 [2/6] (3.33ns)   --->   "%mul8_i = dmul i64 %add7_i, i64 %d" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 168 'dmul' 'mul8_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 3.33>
ST_62 : Operation 169 [1/6] (3.33ns)   --->   "%mul8_i = dmul i64 %add7_i, i64 %d" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 169 'dmul' 'mul8_i' <Predicate = true> <Delay = 3.33> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 3.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 0.00>

State 64 <SV = 63> <Delay = 3.17>
ST_64 : Operation 170 [5/5] (3.17ns)   --->   "%add9_i = dadd i64 %mul8_i, i64 0.125" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 170 'dadd' 'add9_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 3.17>
ST_65 : Operation 171 [4/5] (3.17ns)   --->   "%add9_i = dadd i64 %mul8_i, i64 0.125" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 171 'dadd' 'add9_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 3.17>
ST_66 : Operation 172 [3/5] (3.17ns)   --->   "%add9_i = dadd i64 %mul8_i, i64 0.125" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 172 'dadd' 'add9_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 3.17>
ST_67 : Operation 173 [2/5] (3.17ns)   --->   "%add9_i = dadd i64 %mul8_i, i64 0.125" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 173 'dadd' 'add9_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 3.17>
ST_68 : Operation 174 [1/5] (3.17ns)   --->   "%add9_i = dadd i64 %mul8_i, i64 0.125" [HLS-benchmarks/DSS/gSum/src/g.cpp:15->HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 174 'dadd' 'add9_i' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 0.00>

State 70 <SV = 69> <Delay = 3.17>
ST_70 : Operation 175 [1/1] (0.00ns)   --->   "%s_load = load i64 %s" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 175 'load' 's_load' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 176 [5/5] (3.17ns)   --->   "%s_1 = dadd i64 %s_load, i64 %add9_i" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 176 'dadd' 's_1' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 189 [1/1] (0.00ns)   --->   "%s_load_1 = load i64 %s" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:25]   --->   Operation 189 'load' 's_load_1' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_70 : Operation 190 [1/1] (0.00ns)   --->   "%ret_ln25 = ret i64 %s_load_1" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:25]   --->   Operation 190 'ret' 'ret_ln25' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 71 <SV = 70> <Delay = 3.17>
ST_71 : Operation 177 [4/5] (3.17ns)   --->   "%s_1 = dadd i64 %s_load, i64 %add9_i" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 177 'dadd' 's_1' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 3.17>
ST_72 : Operation 178 [3/5] (3.17ns)   --->   "%s_1 = dadd i64 %s_load, i64 %add9_i" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 178 'dadd' 's_1' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 3.17>
ST_73 : Operation 179 [2/5] (3.17ns)   --->   "%s_1 = dadd i64 %s_load, i64 %add9_i" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 179 'dadd' 's_1' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 3.61>
ST_74 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node s_2)   --->   "%or_ln18 = or i1 %icmp_ln18_1, i1 %icmp_ln18" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:18]   --->   Operation 180 'or' 'or_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node s_2)   --->   "%and_ln18 = and i1 %or_ln18, i1 %tmp_1" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:18]   --->   Operation 181 'and' 'and_ln18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 182 [1/5] (3.17ns)   --->   "%s_1 = dadd i64 %s_load, i64 %add9_i" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:22]   --->   Operation 182 'dadd' 's_1' <Predicate = true> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 183 [1/1] (0.43ns) (out node of the LUT)   --->   "%s_2 = select i1 %and_ln18, i64 %s_1, i64 %s_load" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:18]   --->   Operation 183 'select' 's_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 75 <SV = 74> <Delay = 0.46>
ST_75 : Operation 184 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:13]   --->   Operation 184 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 185 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:13]   --->   Operation 185 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 186 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:16]   --->   Operation 186 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 187 [1/1] (0.46ns)   --->   "%store_ln13 = store i64 %s_2, i64 %s" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:13]   --->   Operation 187 'store' 'store_ln13' <Predicate = true> <Delay = 0.46>
ST_75 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.body" [HLS-benchmarks/DSS/gSum/src/gSum.cpp:16]   --->   Operation 188 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
s                      (alloca           ) [ 0111111111111111111111111111111111111111111111111111111111111111111111111111]
i                      (alloca           ) [ 0100000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln12     (spectopmodule    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln14             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln13             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln16                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
i_1                    (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln16              (icmp             ) [ 0111111111111111111111111111111111111111111111111111111111111111111111100000]
add_ln16               (add              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln16                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln16              (zext             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
A_addr                 (getelementptr    ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000]
B_addr                 (getelementptr    ) [ 0010000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln14             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
A_load                 (load             ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000]
B_load                 (load             ) [ 0001000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln17           (bitcast          ) [ 0110111100000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln17_1         (bitcast          ) [ 0110111100000000000000000000000000000000000000000000000000000000000000000000]
d                      (dadd             ) [ 0111110011111111111111111111111111111111111111111111111111111110000000000000]
add_i                  (dadd             ) [ 0111110000000111111000000000000000000000000000000000000000000000000000000000]
mul_i                  (dmul             ) [ 0111110000000000000111110000000000000000000000000000000000000000000000000000]
add1_i                 (dadd             ) [ 0111110000000000000000001111110000000000000000000000000000000000000000000000]
mul2_i                 (dmul             ) [ 0111110000000000000000000000001111100000000000000000000000000000000000000000]
add3_i                 (dadd             ) [ 0111110000000000000000000000000000011111100000000000000000000000000000000000]
mul4_i                 (dmul             ) [ 0111110000000000000000000000000000000000011111000000000000000000000000000000]
add5_i                 (dadd             ) [ 0111110000000000000000000000000000000000000000111111000000000000000000000000]
mul6_i                 (dmul             ) [ 0111110000000000000000000000000000000000000000000000111110000000000000000000]
add7_i                 (dadd             ) [ 0111110000000000000000000000000000000000000000000000000001111110000000000000]
bitcast_ln18           (bitcast          ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                    (partselect       ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln18             (trunc            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln18              (icmp             ) [ 0111110000000000000000000000000000000000000000000000000000111111111111111110]
icmp_ln18_1            (icmp             ) [ 0111110000000000000000000000000000000000000000000000000000111111111111111110]
tmp_1                  (dcmp             ) [ 0111110000000000000000000000000000000000000000000000000000011111111111111110]
mul8_i                 (dmul             ) [ 0111110000000000000000000000000000000000000000000000000000000001111110000000]
add9_i                 (dadd             ) [ 0111110000000000000000000000000000000000000000000000000000000000000001111110]
s_load                 (load             ) [ 0111100000000000000000000000000000000000000000000000000000000000000000011110]
or_ln18                (or               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln18               (and              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
s_1                    (dadd             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
s_2                    (select           ) [ 0000010000000000000000000000000000000000000000000000000000000000000000000001]
specpipeline_ln13      (specpipeline     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln13 (speclooptripcount) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln16      (specloopname     ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln13             (store            ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln16                (br               ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
s_load_1               (load             ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln25               (ret              ) [ 0000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="s_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="A_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="10" slack="0"/>
<pin id="76" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="10" slack="0"/>
<pin id="81" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="B_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="64" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="10" slack="0"/>
<pin id="89" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="10" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="d/3 add1_i/19 add3_i/30 add5_i/41 add7_i/52 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add_i/8 add9_i/64 s_1/70 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="1"/>
<pin id="114" dir="0" index="1" bw="64" slack="6"/>
<pin id="115" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_i/13 mul2_i/24 mul4_i/35 mul6_i/46 mul8_i/57 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="50"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_1/57 "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln14_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="10" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln13_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="i_1_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="10" slack="0"/>
<pin id="133" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln16_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="0"/>
<pin id="136" dir="0" index="1" bw="10" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="add_ln16_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="10" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln16/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln16_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="10" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln16/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln14_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="10" slack="0"/>
<pin id="154" dir="0" index="1" bw="10" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="bitcast_ln17_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="1"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="bitcast_ln17_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="64" slack="1"/>
<pin id="163" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17_1/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="bitcast_ln18_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="64" slack="50"/>
<pin id="167" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln18/57 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="11" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="0" index="2" bw="7" slack="0"/>
<pin id="172" dir="0" index="3" bw="7" slack="0"/>
<pin id="173" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/57 "/>
</bind>
</comp>

<comp id="178" class="1004" name="trunc_ln18_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="64" slack="0"/>
<pin id="180" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln18/57 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln18_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="11" slack="0"/>
<pin id="184" dir="0" index="1" bw="11" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/57 "/>
</bind>
</comp>

<comp id="188" class="1004" name="icmp_ln18_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="52" slack="0"/>
<pin id="190" dir="0" index="1" bw="52" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="17"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18_1/57 "/>
</bind>
</comp>

<comp id="194" class="1004" name="s_load_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="64" slack="69"/>
<pin id="196" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_load/70 "/>
</bind>
</comp>

<comp id="198" class="1004" name="or_ln18_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="17"/>
<pin id="200" dir="0" index="1" bw="1" slack="17"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18/74 "/>
</bind>
</comp>

<comp id="202" class="1004" name="and_ln18_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="16"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18/74 "/>
</bind>
</comp>

<comp id="207" class="1004" name="s_2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="64" slack="0"/>
<pin id="210" dir="0" index="2" bw="64" slack="4"/>
<pin id="211" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="s_2/74 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln13_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="64" slack="1"/>
<pin id="216" dir="0" index="1" bw="64" slack="74"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/75 "/>
</bind>
</comp>

<comp id="218" class="1004" name="s_load_1_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="69"/>
<pin id="220" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s_load_1/70 "/>
</bind>
</comp>

<comp id="221" class="1005" name="s_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="64" slack="0"/>
<pin id="223" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="229" class="1005" name="i_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="10" slack="0"/>
<pin id="231" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="236" class="1005" name="icmp_ln16_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="240" class="1005" name="A_addr_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="10" slack="1"/>
<pin id="242" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="245" class="1005" name="B_addr_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="10" slack="1"/>
<pin id="247" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="250" class="1005" name="A_load_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="1"/>
<pin id="252" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_load "/>
</bind>
</comp>

<comp id="255" class="1005" name="B_load_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="1"/>
<pin id="257" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="B_load "/>
</bind>
</comp>

<comp id="260" class="1005" name="bitcast_ln17_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="1"/>
<pin id="262" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln17 "/>
</bind>
</comp>

<comp id="265" class="1005" name="bitcast_ln17_1_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="1"/>
<pin id="267" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln17_1 "/>
</bind>
</comp>

<comp id="270" class="1005" name="d_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="1"/>
<pin id="272" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="278" class="1005" name="add_i_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="1"/>
<pin id="280" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_i "/>
</bind>
</comp>

<comp id="283" class="1005" name="mul_i_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="1"/>
<pin id="285" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

<comp id="288" class="1005" name="add1_i_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="1"/>
<pin id="290" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add1_i "/>
</bind>
</comp>

<comp id="293" class="1005" name="mul2_i_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="1"/>
<pin id="295" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul2_i "/>
</bind>
</comp>

<comp id="298" class="1005" name="add3_i_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="64" slack="1"/>
<pin id="300" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add3_i "/>
</bind>
</comp>

<comp id="303" class="1005" name="mul4_i_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="1"/>
<pin id="305" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul4_i "/>
</bind>
</comp>

<comp id="308" class="1005" name="add5_i_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="64" slack="1"/>
<pin id="310" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add5_i "/>
</bind>
</comp>

<comp id="313" class="1005" name="mul6_i_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="1"/>
<pin id="315" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul6_i "/>
</bind>
</comp>

<comp id="318" class="1005" name="add7_i_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="1"/>
<pin id="320" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add7_i "/>
</bind>
</comp>

<comp id="323" class="1005" name="icmp_ln18_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="17"/>
<pin id="325" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="328" class="1005" name="icmp_ln18_1_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="17"/>
<pin id="330" dir="1" index="1" bw="1" slack="17"/>
</pin_list>
<bind>
<opset="icmp_ln18_1 "/>
</bind>
</comp>

<comp id="333" class="1005" name="tmp_1_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="16"/>
<pin id="335" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="338" class="1005" name="mul8_i_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="2"/>
<pin id="340" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="mul8_i "/>
</bind>
</comp>

<comp id="343" class="1005" name="add9_i_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="2"/>
<pin id="345" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add9_i "/>
</bind>
</comp>

<comp id="348" class="1005" name="s_load_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="1"/>
<pin id="350" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_load "/>
</bind>
</comp>

<comp id="354" class="1005" name="s_2_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="64" slack="1"/>
<pin id="356" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="s_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="30" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="30" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="38" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="40" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="111"><net_src comp="52" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="120"><net_src comp="8" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="138"><net_src comp="131" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="26" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="131" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="131" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="151"><net_src comp="146" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="156"><net_src comp="140" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="157" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="164"><net_src comp="161" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="174"><net_src comp="42" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="176"><net_src comp="44" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="177"><net_src comp="46" pin="0"/><net_sink comp="168" pin=3"/></net>

<net id="181"><net_src comp="165" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="168" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="48" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="178" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="50" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="194" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="206"><net_src comp="198" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="102" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="224"><net_src comp="64" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="226"><net_src comp="221" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="227"><net_src comp="221" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="228"><net_src comp="221" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="232"><net_src comp="68" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="235"><net_src comp="229" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="239"><net_src comp="134" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="72" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="248"><net_src comp="85" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="253"><net_src comp="79" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="258"><net_src comp="92" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="263"><net_src comp="157" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="268"><net_src comp="161" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="273"><net_src comp="98" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="276"><net_src comp="270" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="277"><net_src comp="270" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="281"><net_src comp="102" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="286"><net_src comp="112" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="291"><net_src comp="98" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="296"><net_src comp="112" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="301"><net_src comp="98" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="306"><net_src comp="112" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="311"><net_src comp="98" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="316"><net_src comp="112" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="321"><net_src comp="98" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="326"><net_src comp="182" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="331"><net_src comp="188" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="336"><net_src comp="116" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="341"><net_src comp="112" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="346"><net_src comp="102" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="351"><net_src comp="194" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="357"><net_src comp="207" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="214" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: gSum : A | {1 2 }
	Port: gSum : B | {1 2 }
  - Chain level:
	State 1
		store_ln14 : 1
		store_ln13 : 1
		i_1 : 1
		icmp_ln16 : 2
		add_ln16 : 2
		br_ln16 : 3
		zext_ln16 : 2
		A_addr : 3
		A_load : 4
		B_addr : 3
		B_load : 4
		store_ln14 : 3
	State 2
	State 3
		d : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
		tmp : 1
		trunc_ln18 : 1
		icmp_ln18 : 2
		icmp_ln18_1 : 2
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
		s_1 : 1
		ret_ln25 : 1
	State 71
	State 72
	State 73
	State 74
	State 75


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   dadd   |      grp_fu_98     |    3    |   457   |   701   |
|          |     grp_fu_102     |    3    |   457   |   701   |
|----------|--------------------|---------|---------|---------|
|   dmul   |     grp_fu_112     |    8    |   373   |   121   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln16_fu_134  |    0    |    0    |    17   |
|   icmp   |  icmp_ln18_fu_182  |    0    |    0    |    18   |
|          | icmp_ln18_1_fu_188 |    0    |    0    |    59   |
|----------|--------------------|---------|---------|---------|
|  select  |     s_2_fu_207     |    0    |    0    |    64   |
|----------|--------------------|---------|---------|---------|
|    add   |   add_ln16_fu_140  |    0    |    0    |    17   |
|----------|--------------------|---------|---------|---------|
|    or    |   or_ln18_fu_198   |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|    and   |   and_ln18_fu_202  |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|   dcmp   |     grp_fu_116     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   zext   |  zext_ln16_fu_146  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|     tmp_fu_168     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln18_fu_178 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    14   |   1287  |   1702  |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    A_addr_reg_240    |   10   |
|    A_load_reg_250    |   64   |
|    B_addr_reg_245    |   10   |
|    B_load_reg_255    |   64   |
|    add1_i_reg_288    |   64   |
|    add3_i_reg_298    |   64   |
|    add5_i_reg_308    |   64   |
|    add7_i_reg_318    |   64   |
|    add9_i_reg_343    |   64   |
|     add_i_reg_278    |   64   |
|bitcast_ln17_1_reg_265|   64   |
| bitcast_ln17_reg_260 |   64   |
|       d_reg_270      |   64   |
|       i_reg_229      |   10   |
|   icmp_ln16_reg_236  |    1   |
|  icmp_ln18_1_reg_328 |    1   |
|   icmp_ln18_reg_323  |    1   |
|    mul2_i_reg_293    |   64   |
|    mul4_i_reg_303    |   64   |
|    mul6_i_reg_313    |   64   |
|    mul8_i_reg_338    |   64   |
|     mul_i_reg_283    |   64   |
|      s_2_reg_354     |   64   |
|    s_load_reg_348    |   64   |
|       s_reg_221      |   64   |
|     tmp_1_reg_333    |    1   |
+----------------------+--------+
|         Total        |  1250  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_79 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_92 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_98    |  p0  |   6  |  64  |   384  ||    31   |
|     grp_fu_98    |  p1  |   6  |  64  |   384  ||    20   |
|    grp_fu_102    |  p0  |   4  |  64  |   256  ||    20   |
|    grp_fu_102    |  p1  |   3  |  64  |   192  ||    9    |
|    grp_fu_112    |  p0  |   5  |  64  |   320  ||    26   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |  1576  ||   3.81  ||   124   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |    -   |  1287  |  1702  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   124  |
|  Register |    -   |    -   |  1250  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |    3   |  2537  |  1826  |
+-----------+--------+--------+--------+--------+
