// Seed: 636019622
module module_0;
  logic [7:0] id_1;
  assign id_1[1] = 1'b0;
  initial begin : LABEL_0$display
    ;
  end
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri1  id_0,
    input  wor   id_1,
    output wor   id_2,
    output tri1  id_3,
    output tri   id_4,
    output wire  id_5,
    input  wand  id_6,
    input  uwire id_7,
    output tri1  id_8
);
  id_10(
      .id_0(id_2),
      .id_1(id_2),
      .id_2(1),
      .id_3(1'b0),
      .id_4(id_6),
      .id_5(1),
      .id_6(id_7),
      .id_7((1))
  );
  module_0 modCall_1 ();
endmodule
