# system info fh_compress_hwtcl_top on 2025.10.16.13:45:16
system_info:
name,value
DEVICE,AGFB027R24C2E2VR2
DEVICE_FAMILY,Agilex 7
GENERATION_ID,0
#
#
# Files generated for fh_compress_hwtcl_top on 2025.10.16.13:45:16
files:
filepath,kind,attributes,module,is_top
sim/fh_compress_hwtcl_top.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,fh_compress_hwtcl_top,true
fh_comp_top_107/sim/mentor/fh_comp_top.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/mentor/alt_oran_fifo.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/mentor/alt_oran_scfifo.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/mentor/altera_std_synchronizer_nocut.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/mentor/bitshift_preproc.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/mentor/bitshift_preproc_engine.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/mentor/ccam_bfp.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/mentor/ccam_mulaw.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/mentor/ccam_unbiased.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/mentor/ceam.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/mentor/ceam_bfp.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/mentor/ceam_mulaw.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/mentor/fh_comp_csr.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/mentor/fh_comp_csrunit.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/mentor/compression_top.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/mentor/decompression_top.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/mentor/oran_comp_data_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/mentor/fh_comp.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/mentor/fh_decomp.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/mentor/fh_prb_barrel_shifter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/mentor/oran_std_synchronizer_nocut.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/mentor/oran_uplane_byte_shift.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/mentor/oran_uplane_prb_fifo.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/mentor/oran_uplane_prb_size.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/mentor/pipeline_oran.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/mentor/fh_sync_reset_logic.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/mentor/fh_check.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/mentor/oran_pulse_stretch_sync.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/synopsys/fh_comp_top.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/synopsys/alt_oran_fifo.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/synopsys/alt_oran_scfifo.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/synopsys/altera_std_synchronizer_nocut.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/synopsys/bitshift_preproc.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/synopsys/bitshift_preproc_engine.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/synopsys/ccam_bfp.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/synopsys/ccam_mulaw.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/synopsys/ccam_unbiased.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/synopsys/ceam.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/synopsys/ceam_bfp.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/synopsys/ceam_mulaw.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/synopsys/fh_comp_csr.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/synopsys/fh_comp_csrunit.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/synopsys/compression_top.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/synopsys/decompression_top.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/synopsys/oran_comp_data_adapter.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/synopsys/fh_comp.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/synopsys/fh_decomp.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/synopsys/fh_prb_barrel_shifter.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/synopsys/oran_std_synchronizer_nocut.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/synopsys/oran_uplane_byte_shift.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/synopsys/oran_uplane_prb_fifo.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/synopsys/oran_uplane_prb_size.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/synopsys/pipeline_oran.v,VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/synopsys/fh_sync_reset_logic.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/synopsys/fh_check.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/synopsys/oran_pulse_stretch_sync.sv,SYSTEM_VERILOG_ENCRYPT,SYNOPSYS_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/cadence/fh_comp_top.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/cadence/alt_oran_fifo.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/cadence/alt_oran_scfifo.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/cadence/altera_std_synchronizer_nocut.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/cadence/bitshift_preproc.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/cadence/bitshift_preproc_engine.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/cadence/ccam_bfp.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/cadence/ccam_mulaw.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/cadence/ccam_unbiased.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/cadence/ceam.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/cadence/ceam_bfp.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/cadence/ceam_mulaw.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/cadence/fh_comp_csr.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/cadence/fh_comp_csrunit.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/cadence/compression_top.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/cadence/decompression_top.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/cadence/oran_comp_data_adapter.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/cadence/fh_comp.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/cadence/fh_decomp.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/cadence/fh_prb_barrel_shifter.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/cadence/oran_std_synchronizer_nocut.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/cadence/oran_uplane_byte_shift.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/cadence/oran_uplane_prb_fifo.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/cadence/oran_uplane_prb_size.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/cadence/pipeline_oran.v,VERILOG_ENCRYPT,CADENCE_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/cadence/fh_sync_reset_logic.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/cadence/fh_check.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/cadence/oran_pulse_stretch_sync.sv,SYSTEM_VERILOG_ENCRYPT,CADENCE_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/aldec/fh_comp_top.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/aldec/alt_oran_fifo.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/aldec/alt_oran_scfifo.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/aldec/altera_std_synchronizer_nocut.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/aldec/bitshift_preproc.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/aldec/bitshift_preproc_engine.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/aldec/ccam_bfp.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/aldec/ccam_mulaw.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/aldec/ccam_unbiased.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/aldec/ceam.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/aldec/ceam_bfp.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/aldec/ceam_mulaw.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/aldec/fh_comp_csr.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/aldec/fh_comp_csrunit.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/aldec/compression_top.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/aldec/decompression_top.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/aldec/oran_comp_data_adapter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/aldec/fh_comp.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/aldec/fh_decomp.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/aldec/fh_prb_barrel_shifter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/aldec/oran_std_synchronizer_nocut.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/aldec/oran_uplane_byte_shift.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/aldec/oran_uplane_prb_fifo.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/aldec/oran_uplane_prb_size.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/aldec/pipeline_oran.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/aldec/fh_sync_reset_logic.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/aldec/fh_check.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,fh_comp_top,false
fh_comp_top_107/sim/aldec/oran_pulse_stretch_sync.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,fh_comp_top,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
fh_compress_hwtcl_top.fh_compress_hwtcl_top,fh_comp_top
