###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Sat Mar  5 14:06:03 2022
#  Design:            filter_top
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix postRouteOpt_hold -outDir ../Reports/1_Encounter/4H_postRouteOpt
###############################################################
Path 1: MET Hold Check with Pin Del_Input_reg[0][4]/C 
Endpoint:   Del_Input_reg[0][4]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[4]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.072
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.572
  Arrival Time                 25.241
  Slack Time                   22.669
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | in[4]                 |   v   | in[4] |            |       |  25.000 |    2.331 | 
     | g77/AN                |   v   | in[4] | NO2I1_5VX1 | 0.000 |  25.000 |    2.331 | 
     | g77/Q                 |   v   | n_225 | NO2I1_5VX1 | 0.241 |  25.241 |    2.572 | 
     | Del_Input_reg[0][4]/D |   v   | n_225 | DFRQ_5VX1  | 0.000 |  25.241 |    2.572 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk         |           |       |   0.000 |   22.669 | 
     | clk__L1_I0/A          |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   22.669 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   22.669 | 
     | clk__L2_I4/A          |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   22.669 | 
     | clk__L2_I4/Q          |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   22.669 | 
     | clk__L3_I13/A         |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   22.669 | 
     | clk__L3_I13/Q         |   ^   | clk__L3_N13 | BU_5VX16  | 0.000 |   0.000 |   22.669 | 
     | Del_Input_reg[0][4]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.000 |   0.000 |   22.669 | 
     +--------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin Del_Input_reg[0][8]/C 
Endpoint:   Del_Input_reg[0][8]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[8]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.071
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.571
  Arrival Time                 25.243
  Slack Time                   22.671
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | in[8]                 |   v   | in[8] |            |       |  25.000 |    2.329 | 
     | g82/AN                |   v   | in[8] | NO2I1_5VX1 | 0.000 |  25.000 |    2.329 | 
     | g82/Q                 |   v   | n_220 | NO2I1_5VX1 | 0.243 |  25.243 |    2.571 | 
     | Del_Input_reg[0][8]/D |   v   | n_220 | DFRQ_5VX1  | 0.000 |  25.243 |    2.571 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |   22.671 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   22.671 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   22.671 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   22.671 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   22.671 | 
     | clk__L3_I4/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   22.671 | 
     | clk__L3_I4/Q          |   ^   | clk__L3_N4 | BU_5VX16  | 0.000 |   0.000 |   22.671 | 
     | Del_Input_reg[0][8]/C |   ^   | clk__L3_N4 | DFRQ_5VX1 | 0.000 |   0.000 |   22.671 | 
     +-------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin Del_Input_reg[0][10]/C 
Endpoint:   Del_Input_reg[0][10]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[10]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.070
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.570
  Arrival Time                 25.249
  Slack Time                   22.680
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                        |       |        |            |       |  Time   |   Time   | 
     |------------------------+-------+--------+------------+-------+---------+----------| 
     | in[10]                 |   v   | in[10] |            |       |  25.000 |    2.320 | 
     | g73/AN                 |   v   | in[10] | NO2I1_5VX1 | 0.000 |  25.000 |    2.320 | 
     | g73/Q                  |   v   | n_229  | NO2I1_5VX1 | 0.249 |  25.249 |    2.570 | 
     | Del_Input_reg[0][10]/D |   v   | n_229  | DFRQ_5VX1  | 0.000 |  25.249 |    2.570 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                        |       |            |           |       |  Time   |   Time   | 
     |------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                    |   ^   | clk        |           |       |   0.000 |   22.680 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   22.680 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   22.680 | 
     | clk__L2_I1/A           |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   22.680 | 
     | clk__L2_I1/Q           |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   22.680 | 
     | clk__L3_I4/A           |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   22.680 | 
     | clk__L3_I4/Q           |   ^   | clk__L3_N4 | BU_5VX16  | 0.000 |   0.000 |   22.680 | 
     | Del_Input_reg[0][10]/C |   ^   | clk__L3_N4 | DFRQ_5VX1 | 0.000 |   0.000 |   22.680 | 
     +--------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin Del_Input_reg[0][2]/C 
Endpoint:   Del_Input_reg[0][2]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.061
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.561
  Arrival Time                 25.243
  Slack Time                   22.681
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   ^   | reset |            |       |  25.000 |    2.319 | 
     | g66/B                 |   ^   | reset | NO2I1_5VX1 | 0.067 |  25.067 |    2.386 | 
     | g66/Q                 |   v   | n_236 | NO2I1_5VX1 | 0.175 |  25.243 |    2.561 | 
     | Del_Input_reg[0][2]/D |   v   | n_236 | DFRQ_5VX1  | 0.000 |  25.243 |    2.561 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk         |           |       |   0.000 |   22.681 | 
     | clk__L1_I0/A          |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   22.681 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   22.681 | 
     | clk__L2_I4/A          |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   22.681 | 
     | clk__L2_I4/Q          |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   22.681 | 
     | clk__L3_I13/A         |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   22.681 | 
     | clk__L3_I13/Q         |   ^   | clk__L3_N13 | BU_5VX16  | 0.000 |   0.000 |   22.681 | 
     | Del_Input_reg[0][2]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.000 |   0.000 |   22.681 | 
     +--------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin Del_Input_reg[0][6]/C 
Endpoint:   Del_Input_reg[0][6]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[6]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.069
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.569
  Arrival Time                 25.251
  Slack Time                   22.682
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | in[6]                 |   v   | in[6] |            |       |  25.000 |    2.318 | 
     | g80/AN                |   v   | in[6] | NO2I1_5VX1 | 0.000 |  25.000 |    2.318 | 
     | g80/Q                 |   v   | n_222 | NO2I1_5VX1 | 0.251 |  25.251 |    2.569 | 
     | Del_Input_reg[0][6]/D |   v   | n_222 | DFRQ_5VX1  | 0.000 |  25.251 |    2.569 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk         |           |       |   0.000 |   22.682 | 
     | clk__L1_I0/A          |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   22.682 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   22.682 | 
     | clk__L2_I4/A          |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   22.682 | 
     | clk__L2_I4/Q          |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   22.682 | 
     | clk__L3_I11/A         |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   22.682 | 
     | clk__L3_I11/Q         |   ^   | clk__L3_N11 | BU_5VX16  | 0.000 |   0.000 |   22.682 | 
     | Del_Input_reg[0][6]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.000 |   0.000 |   22.682 | 
     +--------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin Del_Input_reg[0][1]/C 
Endpoint:   Del_Input_reg[0][1]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.059
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.559
  Arrival Time                 25.244
  Slack Time                   22.686
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   ^   | reset |            |       |  25.000 |    2.314 | 
     | g74/B                 |   ^   | reset | NO2I1_5VX1 | 0.067 |  25.067 |    2.382 | 
     | g74/Q                 |   v   | n_228 | NO2I1_5VX1 | 0.177 |  25.244 |    2.559 | 
     | Del_Input_reg[0][1]/D |   v   | n_228 | DFRQ_5VX1  | 0.000 |  25.244 |    2.559 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk         |           |       |   0.000 |   22.686 | 
     | clk__L1_I0/A          |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   22.686 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   22.686 | 
     | clk__L2_I4/A          |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   22.686 | 
     | clk__L2_I4/Q          |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   22.686 | 
     | clk__L3_I13/A         |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   22.686 | 
     | clk__L3_I13/Q         |   ^   | clk__L3_N13 | BU_5VX16  | 0.000 |   0.000 |   22.686 | 
     | Del_Input_reg[0][1]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.000 |   0.000 |   22.686 | 
     +--------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin Del_Input_reg[0][0]/C 
Endpoint:   Del_Input_reg[0][0]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.061
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.561
  Arrival Time                 25.251
  Slack Time                   22.690
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | reset                 |   ^   | reset |            |       |  25.000 |    2.310 | 
     | g67/B                 |   ^   | reset | NO2I1_5VX1 | 0.067 |  25.067 |    2.378 | 
     | g67/Q                 |   v   | n_235 | NO2I1_5VX1 | 0.183 |  25.251 |    2.561 | 
     | Del_Input_reg[0][0]/D |   v   | n_235 | DFRQ_5VX1  | 0.000 |  25.251 |    2.561 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk         |           |       |   0.000 |   22.690 | 
     | clk__L1_I0/A          |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   22.690 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   22.690 | 
     | clk__L2_I4/A          |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   22.690 | 
     | clk__L2_I4/Q          |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   22.690 | 
     | clk__L3_I13/A         |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   22.690 | 
     | clk__L3_I13/Q         |   ^   | clk__L3_N13 | BU_5VX16  | 0.000 |   0.000 |   22.690 | 
     | Del_Input_reg[0][0]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.000 |   0.000 |   22.690 | 
     +--------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin Del_Input_reg[0][7]/C 
Endpoint:   Del_Input_reg[0][7]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[7]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.068
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.568
  Arrival Time                 25.261
  Slack Time                   22.694
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | in[7]                 |   v   | in[7] |            |       |  25.000 |    2.306 | 
     | g81/AN                |   v   | in[7] | NO2I1_5VX1 | 0.000 |  25.000 |    2.306 | 
     | g81/Q                 |   v   | n_221 | NO2I1_5VX1 | 0.261 |  25.261 |    2.568 | 
     | Del_Input_reg[0][7]/D |   v   | n_221 | DFRQ_5VX1  | 0.000 |  25.261 |    2.568 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk         |           |       |   0.000 |   22.694 | 
     | clk__L1_I0/A          |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   22.694 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   22.694 | 
     | clk__L2_I4/A          |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   22.694 | 
     | clk__L2_I4/Q          |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   22.694 | 
     | clk__L3_I12/A         |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   22.694 | 
     | clk__L3_I12/Q         |   ^   | clk__L3_N12 | BU_5VX16  | 0.000 |   0.000 |   22.694 | 
     | Del_Input_reg[0][7]/C |   ^   | clk__L3_N12 | DFRQ_5VX1 | 0.000 |   0.000 |   22.694 | 
     +--------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin Del_Input_reg[0][9]/C 
Endpoint:   Del_Input_reg[0][9]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[9]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.068
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.568
  Arrival Time                 25.262
  Slack Time                   22.694
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | in[9]                 |   v   | in[9] |            |       |  25.000 |    2.306 | 
     | g83/AN                |   v   | in[9] | NO2I1_5VX1 | 0.000 |  25.000 |    2.306 | 
     | g83/Q                 |   v   | n_219 | NO2I1_5VX1 | 0.262 |  25.262 |    2.568 | 
     | Del_Input_reg[0][9]/D |   v   | n_219 | DFRQ_5VX1  | 0.000 |  25.262 |    2.568 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |   22.694 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   22.694 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   22.694 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   22.694 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   22.694 | 
     | clk__L3_I1/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   22.694 | 
     | clk__L3_I1/Q          |   ^   | clk__L3_N1 | BU_5VX16  | 0.000 |   0.000 |   22.694 | 
     | Del_Input_reg[0][9]/C |   ^   | clk__L3_N1 | DFRQ_5VX1 | 0.000 |   0.000 |   22.694 | 
     +-------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin Del_Input_reg[0][5]/C 
Endpoint:   Del_Input_reg[0][5]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[5]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.067
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.567
  Arrival Time                 25.268
  Slack Time                   22.700
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | in[5]                 |   v   | in[5] |            |       |  25.000 |    2.299 | 
     | g78/AN                |   v   | in[5] | NO2I1_5VX1 | 0.000 |  25.000 |    2.299 | 
     | g78/Q                 |   v   | n_224 | NO2I1_5VX1 | 0.268 |  25.268 |    2.567 | 
     | Del_Input_reg[0][5]/D |   v   | n_224 | DFRQ_5VX1  | 0.000 |  25.268 |    2.567 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk         |           |       |   0.000 |   22.700 | 
     | clk__L1_I0/A          |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   22.700 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   22.700 | 
     | clk__L2_I4/A          |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   22.700 | 
     | clk__L2_I4/Q          |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   22.700 | 
     | clk__L3_I11/A         |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   22.700 | 
     | clk__L3_I11/Q         |   ^   | clk__L3_N11 | BU_5VX16  | 0.000 |   0.000 |   22.700 | 
     | Del_Input_reg[0][5]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.000 |   0.000 |   22.700 | 
     +--------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin Del_Input_reg[0][3]/C 
Endpoint:   Del_Input_reg[0][3]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[3]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.065
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.565
  Arrival Time                 25.287
  Slack Time                   22.722
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | in[3]                 |   v   | in[3] |            |       |  25.000 |    2.278 | 
     | g76/AN                |   v   | in[3] | NO2I1_5VX1 | 0.000 |  25.000 |    2.278 | 
     | g76/Q                 |   v   | n_226 | NO2I1_5VX1 | 0.287 |  25.287 |    2.565 | 
     | Del_Input_reg[0][3]/D |   v   | n_226 | DFRQ_5VX1  | 0.000 |  25.287 |    2.565 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk         |           |       |   0.000 |   22.722 | 
     | clk__L1_I0/A          |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   22.722 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   22.722 | 
     | clk__L2_I4/A          |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   22.722 | 
     | clk__L2_I4/Q          |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   22.722 | 
     | clk__L3_I13/A         |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   22.722 | 
     | clk__L3_I13/Q         |   ^   | clk__L3_N13 | BU_5VX16  | 0.000 |   0.000 |   22.722 | 
     | Del_Input_reg[0][3]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.000 |   0.000 |   22.722 | 
     +--------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][0]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][0]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                 26.209
  Slack Time                   23.634
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    1.366 | 
     | FE_OFC4_reset/A                         |   ^   | reset                       | BU_5VX3    | 0.068 |  25.068 |    1.434 | 
     | FE_OFC4_reset/Q                         |   ^   | FE_OFN4_reset               | BU_5VX3    | 1.019 |  26.087 |    2.453 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1130/B          |   ^   | FE_OFN4_reset               | NO2I1_5VX1 | 0.027 |  26.114 |    2.480 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1130/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_11 | NO2I1_5VX1 | 0.095 |  26.209 |    2.575 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][0]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_11 | DFRQ_5VX1  | 0.000 |  26.209 |    2.575 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   23.634 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   23.634 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   23.634 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   23.634 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   23.634 | 
     | clk__L3_I13/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   23.634 | 
     | clk__L3_I13/Q                           |   ^   | clk__L3_N13 | BU_5VX16  | 0.000 |   0.000 |   23.634 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][0]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.000 |   0.000 |   23.634 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][0]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][0]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                 26.217
  Slack Time                   23.642
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    1.358 | 
     | FE_OFC4_reset/A                         |   ^   | reset                       | BU_5VX3    | 0.068 |  25.068 |    1.426 | 
     | FE_OFC4_reset/Q                         |   ^   | FE_OFN4_reset               | BU_5VX3    | 1.019 |  26.087 |    2.445 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1107/B          |   ^   | FE_OFN4_reset               | NO2I1_5VX1 | 0.027 |  26.114 |    2.473 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1107/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_23 | NO2I1_5VX1 | 0.103 |  26.217 |    2.575 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][0]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_23 | DFRQ_5VX1  | 0.000 |  26.217 |    2.575 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   23.642 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   23.642 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   23.642 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   23.642 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   23.642 | 
     | clk__L3_I13/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   23.642 | 
     | clk__L3_I13/Q                           |   ^   | clk__L3_N13 | BU_5VX16  | 0.000 |   0.000 |   23.642 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][0]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.000 |   0.000 |   23.642 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][1]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][1]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.574
  Arrival Time                 26.218
  Slack Time                   23.644
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    1.356 | 
     | FE_OFC4_reset/A                         |   ^   | reset                      | BU_5VX3    | 0.068 |  25.068 |    1.423 | 
     | FE_OFC4_reset/Q                         |   ^   | FE_OFN4_reset              | BU_5VX3    | 1.019 |  26.087 |    2.443 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1132/B          |   ^   | FE_OFN4_reset              | NO2I1_5VX1 | 0.028 |  26.115 |    2.470 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1132/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_9 | NO2I1_5VX1 | 0.104 |  26.218 |    2.574 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][1]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_9 | DFRQ_5VX1  | 0.000 |  26.218 |    2.574 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   23.644 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   23.644 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   23.644 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   23.644 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   23.644 | 
     | clk__L3_I10/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   23.644 | 
     | clk__L3_I10/Q                           |   ^   | clk__L3_N10 | BU_5VX16  | 0.000 |   0.000 |   23.644 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][1]/C |   ^   | clk__L3_N10 | DFRQ_5VX1 | 0.000 |   0.000 |   23.644 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][1]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][1]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.576
  Arrival Time                 26.282
  Slack Time                   23.707
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    1.293 | 
     | FE_OFC4_reset/A                         |   ^   | reset                       | BU_5VX3    | 0.068 |  25.068 |    1.361 | 
     | FE_OFC4_reset/Q                         |   ^   | FE_OFN4_reset               | BU_5VX3    | 1.019 |  26.087 |    2.380 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1112/B          |   ^   | FE_OFN4_reset               | NO2I1_5VX1 | 0.028 |  26.115 |    2.408 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1112/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_18 | NO2I1_5VX1 | 0.168 |  26.282 |    2.576 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][1]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_18 | DFRQ_5VX1  | 0.000 |  26.282 |    2.576 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   23.707 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   23.707 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   23.707 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   23.707 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   23.707 | 
     | clk__L3_I10/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   23.707 | 
     | clk__L3_I10/Q                           |   ^   | clk__L3_N10 | BU_5VX16  | 0.000 |   0.000 |   23.707 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][1]/C |   ^   | clk__L3_N10 | DFRQ_5VX1 | 0.000 |   0.000 |   23.707 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][6]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][6]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.077
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.577
  Arrival Time                 26.743
  Slack Time                   24.166
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    0.834 | 
     | FE_OFC2_reset/A                         |   ^   | reset                      | IN_5VX1    | 0.067 |  25.067 |    0.901 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset              | IN_5VX1    | 0.498 |  25.565 |    1.399 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset              | IN_5VX3    | 0.002 |  25.567 |    1.401 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset             | IN_5VX3    | 1.063 |  26.630 |    2.464 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1140/B          |   ^   | FE_OFN20_reset             | NO2I1_5VX1 | 0.020 |  26.651 |    2.484 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1140/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_1 | NO2I1_5VX1 | 0.093 |  26.743 |    2.577 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][6]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_1 | DFRQ_5VX1  | 0.000 |  26.743 |    2.577 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   24.166 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   24.166 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.166 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.166 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   24.166 | 
     | clk__L3_I12/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   24.166 | 
     | clk__L3_I12/Q                           |   ^   | clk__L3_N12 | BU_5VX16  | 0.000 |   0.000 |   24.166 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][6]/C |   ^   | clk__L3_N12 | DFRQ_5VX1 | 0.000 |   0.000 |   24.166 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][3]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][3]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                 26.745
  Slack Time                   24.169
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    0.831 | 
     | FE_OFC2_reset/A                         |   ^   | reset                       | IN_5VX1    | 0.067 |  25.067 |    0.898 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset               | IN_5VX1    | 0.498 |  25.565 |    1.396 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset               | IN_5VX3    | 0.002 |  25.567 |    1.398 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset              | IN_5VX3    | 1.063 |  26.631 |    2.461 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1129/B          |   ^   | FE_OFN20_reset              | NO2I1_5VX1 | 0.014 |  26.644 |    2.475 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1129/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_12 | NO2I1_5VX1 | 0.100 |  26.745 |    2.575 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][3]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_12 | DFRQ_5VX1  | 0.000 |  26.745 |    2.575 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   24.169 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   24.169 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.169 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.169 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   24.169 | 
     | clk__L3_I10/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   24.169 | 
     | clk__L3_I10/Q                           |   ^   | clk__L3_N10 | BU_5VX16  | 0.000 |   0.000 |   24.169 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][3]/C |   ^   | clk__L3_N10 | DFRQ_5VX1 | 0.000 |   0.000 |   24.169 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][4]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][4]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                 26.745
  Slack Time                   24.170
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    0.830 | 
     | FE_OFC2_reset/A                         |   ^   | reset                      | IN_5VX1    | 0.067 |  25.067 |    0.897 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset              | IN_5VX1    | 0.498 |  25.565 |    1.396 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset              | IN_5VX3    | 0.002 |  25.567 |    1.398 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset             | IN_5VX3    | 1.063 |  26.631 |    2.461 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1133/B          |   ^   | FE_OFN20_reset             | NO2I1_5VX1 | 0.018 |  26.649 |    2.479 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1133/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_8 | NO2I1_5VX1 | 0.096 |  26.745 |    2.575 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][4]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_8 | DFRQ_5VX1  | 0.000 |  26.745 |    2.575 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   24.170 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   24.170 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.170 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.170 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   24.170 | 
     | clk__L3_I11/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   24.170 | 
     | clk__L3_I11/Q                           |   ^   | clk__L3_N11 | BU_5VX16  | 0.000 |   0.000 |   24.170 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][4]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.000 |   0.000 |   24.170 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][2]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][2]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                 26.748
  Slack Time                   24.173
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    0.827 | 
     | FE_OFC2_reset/A                         |   ^   | reset                       | IN_5VX1    | 0.067 |  25.067 |    0.893 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset               | IN_5VX1    | 0.498 |  25.565 |    1.392 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset               | IN_5VX3    | 0.002 |  25.567 |    1.394 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset              | IN_5VX3    | 1.063 |  26.631 |    2.457 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1111/B          |   ^   | FE_OFN20_reset              | NO2I1_5VX1 | 0.008 |  26.639 |    2.466 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1111/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_19 | NO2I1_5VX1 | 0.109 |  26.748 |    2.575 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][2]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_19 | DFRQ_5VX1  | 0.000 |  26.748 |    2.575 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   24.173 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   24.173 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.173 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.173 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   24.173 | 
     | clk__L3_I10/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   24.173 | 
     | clk__L3_I10/Q                           |   ^   | clk__L3_N10 | BU_5VX16  | 0.000 |   0.000 |   24.173 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][2]/C |   ^   | clk__L3_N10 | DFRQ_5VX1 | 0.000 |   0.000 |   24.173 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][5]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][5]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.077
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.577
  Arrival Time                 26.752
  Slack Time                   24.175
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    0.825 | 
     | FE_OFC2_reset/A                         |   ^   | reset                      | IN_5VX1    | 0.067 |  25.067 |    0.892 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset              | IN_5VX1    | 0.498 |  25.565 |    1.390 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset              | IN_5VX3    | 0.002 |  25.567 |    1.392 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset             | IN_5VX3    | 1.063 |  26.631 |    2.456 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1137/B          |   ^   | FE_OFN20_reset             | NO2I1_5VX1 | 0.020 |  26.650 |    2.475 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1137/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_3 | NO2I1_5VX1 | 0.101 |  26.752 |    2.577 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][5]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_3 | DFRQ_5VX1  | 0.000 |  26.752 |    2.577 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   24.175 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   24.175 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.175 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.175 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   24.175 | 
     | clk__L3_I12/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   24.175 | 
     | clk__L3_I12/Q                           |   ^   | clk__L3_N12 | BU_5VX16  | 0.000 |   0.000 |   24.175 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][5]/C |   ^   | clk__L3_N12 | DFRQ_5VX1 | 0.000 |   0.000 |   24.175 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][6]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][6]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                 26.756
  Slack Time                   24.181
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    0.819 | 
     | FE_OFC2_reset/A                         |   ^   | reset                       | IN_5VX1    | 0.067 |  25.067 |    0.886 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset               | IN_5VX1    | 0.498 |  25.565 |    1.385 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset               | IN_5VX3    | 0.002 |  25.567 |    1.387 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset              | IN_5VX3    | 1.063 |  26.631 |    2.450 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1108/B          |   ^   | FE_OFN20_reset              | NO2I1_5VX1 | 0.020 |  26.651 |    2.470 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1108/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_22 | NO2I1_5VX1 | 0.105 |  26.756 |    2.575 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][6]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_22 | DFRQ_5VX1  | 0.000 |  26.756 |    2.575 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   24.181 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   24.181 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.181 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.181 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   24.181 | 
     | clk__L3_I12/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   24.181 | 
     | clk__L3_I12/Q                           |   ^   | clk__L3_N12 | BU_5VX16  | 0.000 |   0.000 |   24.181 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][6]/C |   ^   | clk__L3_N12 | DFRQ_5VX1 | 0.000 |   0.000 |   24.181 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][4]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][4]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                 26.756
  Slack Time                   24.181
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    0.819 | 
     | FE_OFC2_reset/A                         |   ^   | reset                       | IN_5VX1    | 0.067 |  25.067 |    0.886 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset               | IN_5VX1    | 0.498 |  25.565 |    1.384 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset               | IN_5VX3    | 0.002 |  25.567 |    1.386 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset              | IN_5VX3    | 1.063 |  26.630 |    2.449 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1109/B          |   ^   | FE_OFN20_reset              | NO2I1_5VX1 | 0.018 |  26.649 |    2.468 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1109/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_21 | NO2I1_5VX1 | 0.107 |  26.756 |    2.575 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][4]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_21 | DFRQ_5VX1  | 0.000 |  26.756 |    2.575 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   24.181 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   24.181 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.181 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.181 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   24.181 | 
     | clk__L3_I11/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   24.181 | 
     | clk__L3_I11/Q                           |   ^   | clk__L3_N11 | BU_5VX16  | 0.000 |   0.000 |   24.181 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][4]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.000 |   0.000 |   24.181 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][2]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][2]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.574
  Arrival Time                 26.757
  Slack Time                   24.183
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    0.817 | 
     | FE_OFC2_reset/A                         |   ^   | reset                      | IN_5VX1    | 0.067 |  25.067 |    0.884 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset              | IN_5VX1    | 0.498 |  25.565 |    1.383 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset              | IN_5VX3    | 0.002 |  25.567 |    1.385 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset             | IN_5VX3    | 1.063 |  26.631 |    2.448 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1139/B          |   ^   | FE_OFN20_reset             | NO2I1_5VX1 | 0.008 |  26.639 |    2.456 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1139/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_2 | NO2I1_5VX1 | 0.118 |  26.757 |    2.574 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][2]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_2 | DFRQ_5VX1  | 0.000 |  26.757 |    2.574 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   24.183 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   24.183 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.183 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.183 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   24.183 | 
     | clk__L3_I10/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   24.183 | 
     | clk__L3_I10/Q                           |   ^   | clk__L3_N10 | BU_5VX16  | 0.000 |   0.000 |   24.183 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][2]/C |   ^   | clk__L3_N10 | DFRQ_5VX1 | 0.000 |   0.000 |   24.183 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][3]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][3]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.574
  Arrival Time                 26.757
  Slack Time                   24.183
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    0.817 | 
     | FE_OFC2_reset/A                         |   ^   | reset                       | IN_5VX1    | 0.067 |  25.067 |    0.884 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset               | IN_5VX1    | 0.498 |  25.565 |    1.382 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset               | IN_5VX3    | 0.002 |  25.567 |    1.384 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset              | IN_5VX3    | 1.063 |  26.631 |    2.447 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1113/B          |   ^   | FE_OFN20_reset              | NO2I1_5VX1 | 0.015 |  26.645 |    2.462 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1113/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_17 | NO2I1_5VX1 | 0.112 |  26.757 |    2.574 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][3]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_17 | DFRQ_5VX1  | 0.000 |  26.757 |    2.574 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   24.183 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   24.183 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.183 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.183 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   24.183 | 
     | clk__L3_I11/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   24.183 | 
     | clk__L3_I11/Q                           |   ^   | clk__L3_N11 | BU_5VX16  | 0.000 |   0.000 |   24.183 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][3]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.000 |   0.000 |   24.183 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   out[7]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[7]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time               -22.500
  Arrival Time                  1.691
  Slack Time                   24.191
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -24.191 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -24.191 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.191 | 
     | clk__L2_I0/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.191 | 
     | clk__L2_I0/Q            |   ^   | clk__L2_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.191 | 
     | clk__L3_I0/A            |   ^   | clk__L2_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.191 | 
     | clk__L3_I0/Q            |   ^   | clk__L3_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.191 | 
     | u_out_mux/flop_reg[7]/C |   ^   | clk__L3_N0 | DFRQ_5VX4  | 0.000 |   0.000 |  -24.191 | 
     | u_out_mux/flop_reg[7]/Q |   ^   | out[7]     | DFRQ_5VX4  | 1.673 |   1.673 |  -22.519 | 
     | out[7]                  |   ^   | out[7]     | filter_top | 0.019 |   1.691 |  -22.500 | 
     +----------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   out[6]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[6]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time               -22.500
  Arrival Time                  1.703
  Slack Time                   24.203
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -24.203 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -24.203 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.203 | 
     | clk__L2_I0/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.203 | 
     | clk__L2_I0/Q            |   ^   | clk__L2_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.203 | 
     | clk__L3_I0/A            |   ^   | clk__L2_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.203 | 
     | clk__L3_I0/Q            |   ^   | clk__L3_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.203 | 
     | u_out_mux/flop_reg[6]/C |   ^   | clk__L3_N0 | DFRQ_5VX4  | 0.000 |   0.000 |  -24.203 | 
     | u_out_mux/flop_reg[6]/Q |   ^   | out[6]     | DFRQ_5VX4  | 1.676 |   1.676 |  -22.528 | 
     | out[6]                  |   ^   | out[6]     | filter_top | 0.028 |   1.703 |  -22.500 | 
     +----------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   out[8]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[8]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time               -22.500
  Arrival Time                  1.714
  Slack Time                   24.214
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -24.214 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -24.214 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.214 | 
     | clk__L2_I0/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.214 | 
     | clk__L2_I0/Q            |   ^   | clk__L2_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.214 | 
     | clk__L3_I0/A            |   ^   | clk__L2_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.214 | 
     | clk__L3_I0/Q            |   ^   | clk__L3_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.214 | 
     | u_out_mux/flop_reg[8]/C |   ^   | clk__L3_N0 | DFRQ_5VX4  | 0.000 |   0.000 |  -24.214 | 
     | u_out_mux/flop_reg[8]/Q |   ^   | out[8]     | DFRQ_5VX4  | 1.678 |   1.678 |  -22.535 | 
     | out[8]                  |   ^   | out[8]     | filter_top | 0.035 |   1.714 |  -22.500 | 
     +----------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   out[5]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[5]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time               -22.500
  Arrival Time                  1.725
  Slack Time                   24.225
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -24.225 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -24.225 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.225 | 
     | clk__L2_I0/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.225 | 
     | clk__L2_I0/Q            |   ^   | clk__L2_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.225 | 
     | clk__L3_I0/A            |   ^   | clk__L2_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.225 | 
     | clk__L3_I0/Q            |   ^   | clk__L3_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.225 | 
     | u_out_mux/flop_reg[5]/C |   ^   | clk__L3_N0 | DFRQ_5VX4  | 0.000 |   0.000 |  -24.225 | 
     | u_out_mux/flop_reg[5]/Q |   ^   | out[5]     | DFRQ_5VX4  | 1.689 |   1.689 |  -22.535 | 
     | out[5]                  |   ^   | out[5]     | filter_top | 0.035 |   1.725 |  -22.500 | 
     +----------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   out[9]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[9]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time               -22.500
  Arrival Time                  1.734
  Slack Time                   24.234
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -24.234 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -24.234 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.234 | 
     | clk__L2_I0/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.234 | 
     | clk__L2_I0/Q            |   ^   | clk__L2_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.234 | 
     | clk__L3_I0/A            |   ^   | clk__L2_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.234 | 
     | clk__L3_I0/Q            |   ^   | clk__L3_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.234 | 
     | u_out_mux/flop_reg[9]/C |   ^   | clk__L3_N0 | DFRQ_5VX4  | 0.000 |   0.000 |  -24.234 | 
     | u_out_mux/flop_reg[9]/Q |   ^   | out[9]     | DFRQ_5VX4  | 1.685 |   1.685 |  -22.549 | 
     | out[9]                  |   ^   | out[9]     | filter_top | 0.049 |   1.734 |  -22.500 | 
     +----------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][7]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][7]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                 26.812
  Slack Time                   24.237
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    0.763 | 
     | FE_OFC2_reset/A                         |   ^   | reset                      | IN_5VX1    | 0.067 |  25.067 |    0.830 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset              | IN_5VX1    | 0.498 |  25.565 |    1.329 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset              | IN_5VX3    | 0.002 |  25.567 |    1.331 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset             | IN_5VX3    | 1.063 |  26.631 |    2.394 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1134/B          |   ^   | FE_OFN20_reset             | NO2I1_5VX1 | 0.021 |  26.651 |    2.415 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1134/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_7 | NO2I1_5VX1 | 0.161 |  26.812 |    2.575 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][7]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_7 | DFRQ_5VX1  | 0.000 |  26.812 |    2.575 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   24.237 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   24.237 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.237 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.237 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   24.237 | 
     | clk__L3_I12/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   24.237 | 
     | clk__L3_I12/Q                           |   ^   | clk__L3_N12 | BU_5VX16  | 0.000 |   0.000 |   24.237 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][7]/C |   ^   | clk__L3_N12 | DFRQ_5VX1 | 0.000 |   0.000 |   24.237 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][5]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][5]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                 26.816
  Slack Time                   24.240
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    0.760 | 
     | FE_OFC2_reset/A                         |   ^   | reset                       | IN_5VX1    | 0.067 |  25.067 |    0.827 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset               | IN_5VX1    | 0.498 |  25.565 |    1.325 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset               | IN_5VX3    | 0.002 |  25.567 |    1.327 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset              | IN_5VX3    | 1.063 |  26.630 |    2.390 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1106/B          |   ^   | FE_OFN20_reset              | NO2I1_5VX1 | 0.019 |  26.649 |    2.409 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1106/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_24 | NO2I1_5VX1 | 0.166 |  26.816 |    2.575 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][5]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_24 | DFRQ_5VX1  | 0.000 |  26.816 |    2.575 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   24.240 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   24.240 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.240 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.240 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   24.240 | 
     | clk__L3_I11/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   24.240 | 
     | clk__L3_I11/Q                           |   ^   | clk__L3_N11 | BU_5VX16  | 0.000 |   0.000 |   24.240 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][5]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.000 |   0.000 |   24.240 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   out[4]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[4]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time               -22.500
  Arrival Time                  1.741
  Slack Time                   24.241
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -24.241 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -24.241 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.241 | 
     | clk__L2_I0/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.241 | 
     | clk__L2_I0/Q            |   ^   | clk__L2_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.241 | 
     | clk__L3_I0/A            |   ^   | clk__L2_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.241 | 
     | clk__L3_I0/Q            |   ^   | clk__L3_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.241 | 
     | u_out_mux/flop_reg[4]/C |   ^   | clk__L3_N0 | DFRQ_5VX4  | 0.000 |   0.000 |  -24.241 | 
     | u_out_mux/flop_reg[4]/Q |   ^   | out[4]     | DFRQ_5VX4  | 1.688 |   1.688 |  -22.552 | 
     | out[4]                  |   ^   | out[4]     | filter_top | 0.052 |   1.741 |  -22.500 | 
     +----------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][7]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][7]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.576
  Arrival Time                 26.819
  Slack Time                   24.243
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    0.757 | 
     | FE_OFC2_reset/A                         |   ^   | reset                       | IN_5VX1    | 0.067 |  25.067 |    0.824 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset               | IN_5VX1    | 0.498 |  25.565 |    1.322 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset               | IN_5VX3    | 0.002 |  25.567 |    1.324 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset              | IN_5VX3    | 1.063 |  26.631 |    2.387 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1105/B          |   ^   | FE_OFN20_reset              | NO2I1_5VX1 | 0.021 |  26.652 |    2.408 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1105/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_25 | NO2I1_5VX1 | 0.167 |  26.819 |    2.576 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][7]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_25 | DFRQ_5VX1  | 0.000 |  26.819 |    2.576 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   24.243 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   24.243 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.243 | 
     | clk__L2_I1/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.243 | 
     | clk__L2_I1/Q                            |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   24.243 | 
     | clk__L3_I4/A                            |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   24.243 | 
     | clk__L3_I4/Q                            |   ^   | clk__L3_N4 | BU_5VX16  | 0.000 |   0.000 |   24.243 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][7]/C |   ^   | clk__L3_N4 | DFRQ_5VX1 | 0.000 |   0.000 |   24.243 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   out[10]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[10]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time               -22.500
  Arrival Time                  1.748
  Slack Time                   24.248
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                          |       |            |            |       |  Time   |   Time   | 
     |--------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                      |   ^   | clk        |            |       |   0.000 |  -24.248 | 
     | clk__L1_I0/A             |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -24.248 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.248 | 
     | clk__L2_I0/A             |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.248 | 
     | clk__L2_I0/Q             |   ^   | clk__L2_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.248 | 
     | clk__L3_I0/A             |   ^   | clk__L2_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.248 | 
     | clk__L3_I0/Q             |   ^   | clk__L3_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.248 | 
     | u_out_mux/flop_reg[10]/C |   ^   | clk__L3_N0 | DFRQ_5VX4  | 0.000 |   0.000 |  -24.248 | 
     | u_out_mux/flop_reg[10]/Q |   ^   | out[10]    | DFRQ_5VX4  | 1.692 |   1.692 |  -22.556 | 
     | out[10]                  |   ^   | out[10]    | filter_top | 0.056 |   1.748 |  -22.500 | 
     +-----------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   out[3]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[3]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time               -22.500
  Arrival Time                  1.761
  Slack Time                   24.261
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -24.261 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -24.261 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.261 | 
     | clk__L2_I0/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.261 | 
     | clk__L2_I0/Q            |   ^   | clk__L2_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.261 | 
     | clk__L3_I0/A            |   ^   | clk__L2_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.261 | 
     | clk__L3_I0/Q            |   ^   | clk__L3_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.261 | 
     | u_out_mux/flop_reg[3]/C |   ^   | clk__L3_N0 | DFRQ_5VX4  | 0.000 |   0.000 |  -24.261 | 
     | u_out_mux/flop_reg[3]/Q |   ^   | out[3]     | DFRQ_5VX4  | 1.694 |   1.694 |  -22.567 | 
     | out[3]                  |   ^   | out[3]     | filter_top | 0.067 |   1.761 |  -22.500 | 
     +----------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   out[2]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[2]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time               -22.500
  Arrival Time                  1.778
  Slack Time                   24.278
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -24.278 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -24.278 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.278 | 
     | clk__L2_I0/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.278 | 
     | clk__L2_I0/Q            |   ^   | clk__L2_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.278 | 
     | clk__L3_I0/A            |   ^   | clk__L2_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.278 | 
     | clk__L3_I0/Q            |   ^   | clk__L3_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.278 | 
     | u_out_mux/flop_reg[2]/C |   ^   | clk__L3_N0 | DFRQ_5VX4  | 0.000 |   0.000 |  -24.278 | 
     | u_out_mux/flop_reg[2]/Q |   ^   | out[2]     | DFRQ_5VX4  | 1.697 |   1.697 |  -22.581 | 
     | out[2]                  |   ^   | out[2]     | filter_top | 0.081 |   1.778 |  -22.500 | 
     +----------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   out[1]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[1]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time               -22.500
  Arrival Time                  1.789
  Slack Time                   24.289
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -24.289 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -24.289 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.289 | 
     | clk__L2_I0/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.289 | 
     | clk__L2_I0/Q            |   ^   | clk__L2_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.289 | 
     | clk__L3_I0/A            |   ^   | clk__L2_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.289 | 
     | clk__L3_I0/Q            |   ^   | clk__L3_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.289 | 
     | u_out_mux/flop_reg[1]/C |   ^   | clk__L3_N0 | DFRQ_5VX4  | 0.000 |   0.000 |  -24.289 | 
     | u_out_mux/flop_reg[1]/Q |   ^   | out[1]     | DFRQ_5VX4  | 1.709 |   1.709 |  -22.580 | 
     | out[1]                  |   ^   | out[1]     | filter_top | 0.080 |   1.789 |  -22.500 | 
     +----------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   out[0]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[0]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time               -22.500
  Arrival Time                  1.808
  Slack Time                   24.308
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -24.308 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -24.308 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.308 | 
     | clk__L2_I0/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.308 | 
     | clk__L2_I0/Q            |   ^   | clk__L2_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.308 | 
     | clk__L3_I0/A            |   ^   | clk__L2_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.308 | 
     | clk__L3_I0/Q            |   ^   | clk__L3_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.308 | 
     | u_out_mux/flop_reg[0]/C |   ^   | clk__L3_N0 | DFRQ_5VX4  | 0.000 |   0.000 |  -24.308 | 
     | u_out_mux/flop_reg[0]/Q |   ^   | out[0]     | DFRQ_5VX4  | 1.704 |   1.704 |  -22.605 | 
     | out[0]                  |   ^   | out[0]     | filter_top | 0.105 |   1.808 |  -22.500 | 
     +----------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin Del_Input_reg[1][1]/C 
Endpoint:   Del_Input_reg[1][1]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.060
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.560
  Arrival Time                 26.886
  Slack Time                   24.326
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   ^   | reset          |            |       |  25.000 |    0.674 | 
     | FE_OFC2_reset/A       |   ^   | reset          | IN_5VX1    | 0.067 |  25.067 |    0.741 | 
     | FE_OFC2_reset/Q       |   v   | FE_OFN2_reset  | IN_5VX1    | 0.498 |  25.565 |    1.240 | 
     | FE_OFC19_reset/A      |   v   | FE_OFN2_reset  | IN_5VX3    | 0.002 |  25.567 |    1.242 | 
     | FE_OFC19_reset/Q      |   ^   | FE_OFN19_reset | IN_5VX3    | 1.053 |  26.620 |    2.295 | 
     | g86/B                 |   ^   | FE_OFN19_reset | NO2I1_5VX1 | 0.008 |  26.628 |    2.303 | 
     | g86/Q                 |   v   | n_216          | NO2I1_5VX1 | 0.258 |  26.886 |    2.560 | 
     | Del_Input_reg[1][1]/D |   v   | n_216          | DFRQ_5VX1  | 0.000 |  26.886 |    2.560 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |   24.326 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   24.326 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.326 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.326 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   24.326 | 
     | clk__L3_I2/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   24.326 | 
     | clk__L3_I2/Q          |   ^   | clk__L3_N2 | BU_5VX16  | 0.000 |   0.000 |   24.326 | 
     | Del_Input_reg[1][1]/C |   ^   | clk__L3_N2 | DFRQ_5VX1 | 0.000 |   0.000 |   24.326 | 
     +-------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin Del_Input_reg[1][3]/C 
Endpoint:   Del_Input_reg[1][3]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.049
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.549
  Arrival Time                 26.980
  Slack Time                   24.430
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   ^   | reset          |            |       |  25.000 |    0.570 | 
     | FE_OFC2_reset/A       |   ^   | reset          | IN_5VX1    | 0.067 |  25.067 |    0.637 | 
     | FE_OFC2_reset/Q       |   v   | FE_OFN2_reset  | IN_5VX1    | 0.498 |  25.565 |    1.135 | 
     | FE_OFC20_reset/A      |   v   | FE_OFN2_reset  | IN_5VX3    | 0.002 |  25.567 |    1.137 | 
     | FE_OFC20_reset/Q      |   ^   | FE_OFN20_reset | IN_5VX3    | 1.063 |  26.631 |    2.200 | 
     | g89/B                 |   ^   | FE_OFN20_reset | NO2I1_5VX1 | 0.018 |  26.648 |    2.218 | 
     | g89/Q                 |   v   | n_213          | NO2I1_5VX1 | 0.330 |  26.979 |    2.548 | 
     | Del_Input_reg[1][3]/D |   v   | n_213          | DFRQ_5VX1  | 0.001 |  26.980 |    2.549 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |   24.430 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   24.430 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.430 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.430 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   24.430 | 
     | clk__L3_I1/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   24.430 | 
     | clk__L3_I1/Q          |   ^   | clk__L3_N1 | BU_5VX16  | 0.000 |   0.000 |   24.430 | 
     | Del_Input_reg[1][3]/C |   ^   | clk__L3_N1 | DFRQ_5VX1 | 0.000 |   0.000 |   24.430 | 
     +-------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin Del_Input_reg[1][2]/C 
Endpoint:   Del_Input_reg[1][2]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.050
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.550
  Arrival Time                 27.006
  Slack Time                   24.456
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   ^   | reset          |            |       |  25.000 |    0.544 | 
     | FE_OFC2_reset/A       |   ^   | reset          | IN_5VX1    | 0.067 |  25.067 |    0.611 | 
     | FE_OFC2_reset/Q       |   v   | FE_OFN2_reset  | IN_5VX1    | 0.498 |  25.565 |    1.110 | 
     | FE_OFC20_reset/A      |   v   | FE_OFN2_reset  | IN_5VX3    | 0.002 |  25.567 |    1.112 | 
     | FE_OFC20_reset/Q      |   ^   | FE_OFN20_reset | IN_5VX3    | 1.063 |  26.631 |    2.175 | 
     | g87/B                 |   ^   | FE_OFN20_reset | NO2I1_5VX1 | 0.007 |  26.638 |    2.182 | 
     | g87/Q                 |   v   | n_215          | NO2I1_5VX1 | 0.367 |  27.005 |    2.549 | 
     | Del_Input_reg[1][2]/D |   v   | n_215          | DFRQ_5VX1  | 0.001 |  27.006 |    2.550 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |   24.456 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   24.456 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.456 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.456 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   24.456 | 
     | clk__L3_I2/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   24.456 | 
     | clk__L3_I2/Q          |   ^   | clk__L3_N2 | BU_5VX16  | 0.000 |   0.000 |   24.456 | 
     | Del_Input_reg[1][2]/C |   ^   | clk__L3_N2 | DFRQ_5VX1 | 0.000 |   0.000 |   24.456 | 
     +-------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][0]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][0]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.576
  Arrival Time                 27.371
  Slack Time                   24.795
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    0.205 | 
     | FE_OFC4_reset/A                         |   ^   | reset                       | BU_5VX3    | 0.068 |  25.068 |    0.272 | 
     | FE_OFC4_reset/Q                         |   ^   | FE_OFN4_reset               | BU_5VX3    | 1.019 |  26.087 |    1.292 | 
     | FE_OFC21_reset/A                        |   ^   | FE_OFN4_reset               | BU_5VX3    | 0.015 |  26.102 |    1.307 | 
     | FE_OFC21_reset/Q                        |   ^   | FE_OFN21_reset              | BU_5VX3    | 1.143 |  27.246 |    2.450 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1107/B          |   ^   | FE_OFN21_reset              | NO2I1_5VX1 | 0.035 |  27.281 |    2.485 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1107/Q          |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_23 | NO2I1_5VX1 | 0.091 |  27.371 |    2.576 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][0]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_23 | DFRQ_5VX1  | 0.000 |  27.371 |    2.576 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   24.795 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   24.795 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.795 | 
     | clk__L2_I3/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.795 | 
     | clk__L2_I3/Q                            |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |   24.795 | 
     | clk__L3_I9/A                            |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |   24.795 | 
     | clk__L3_I9/Q                            |   ^   | clk__L3_N9 | BU_5VX16  | 0.000 |   0.000 |   24.795 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][0]/C |   ^   | clk__L3_N9 | DFRQ_5VX1 | 0.000 |   0.000 |   24.795 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][5]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][5]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.576
  Arrival Time                 27.378
  Slack Time                   24.802
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    0.198 | 
     | FE_OFC0_reset/A                         |   ^   | reset                       | IN_5VX2    | 0.038 |  25.038 |    0.237 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset               | IN_5VX2    | 0.939 |  25.977 |    1.176 | 
     | FE_OFC11_reset/A                        |   v   | FE_OFN0_reset               | IN_5VX3    | 0.016 |  25.993 |    1.192 | 
     | FE_OFC11_reset/Q                        |   ^   | FE_OFN11_reset              | IN_5VX3    | 1.281 |  27.274 |    2.473 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1106/B          |   ^   | FE_OFN11_reset              | NO2I1_5VX1 | 0.020 |  27.294 |    2.492 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1106/Q          |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_24 | NO2I1_5VX1 | 0.084 |  27.378 |    2.576 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][5]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_24 | DFRQ_5VX1  | 0.000 |  27.378 |    2.576 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   24.802 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   24.802 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.802 | 
     | clk__L2_I3/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.802 | 
     | clk__L2_I3/Q                            |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |   24.802 | 
     | clk__L3_I6/A                            |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |   24.802 | 
     | clk__L3_I6/Q                            |   ^   | clk__L3_N6 | BU_5VX16  | 0.000 |   0.000 |   24.802 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][5]/C |   ^   | clk__L3_N6 | DFRQ_5VX1 | 0.000 |   0.000 |   24.802 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][1]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][1]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.576
  Arrival Time                 27.379
  Slack Time                   24.803
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    0.197 | 
     | FE_OFC4_reset/A                         |   ^   | reset                      | BU_5VX3    | 0.068 |  25.068 |    0.265 | 
     | FE_OFC4_reset/Q                         |   ^   | FE_OFN4_reset              | BU_5VX3    | 1.019 |  26.087 |    1.284 | 
     | FE_OFC21_reset/A                        |   ^   | FE_OFN4_reset              | BU_5VX3    | 0.015 |  26.102 |    1.299 | 
     | FE_OFC21_reset/Q                        |   ^   | FE_OFN21_reset             | BU_5VX3    | 1.143 |  27.246 |    2.443 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1132/B          |   ^   | FE_OFN21_reset             | NO2I1_5VX1 | 0.035 |  27.281 |    2.478 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1132/Q          |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_9 | NO2I1_5VX1 | 0.098 |  27.379 |    2.576 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][1]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_9 | DFRQ_5VX1  | 0.000 |  27.379 |    2.576 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   24.803 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   24.803 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.803 | 
     | clk__L2_I1/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.803 | 
     | clk__L2_I1/Q                            |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   24.803 | 
     | clk__L3_I3/A                            |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   24.803 | 
     | clk__L3_I3/Q                            |   ^   | clk__L3_N3 | BU_5VX16  | 0.000 |   0.000 |   24.803 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][1]/C |   ^   | clk__L3_N3 | DFRQ_5VX1 | 0.000 |   0.000 |   24.803 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin Del_Input_reg[2][8]/C 
Endpoint:   Del_Input_reg[2][8]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                 27.383
  Slack Time                   24.808
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   ^   | reset          |            |       |  25.000 |    0.192 | 
     | FE_OFC0_reset/A       |   ^   | reset          | IN_5VX2    | 0.038 |  25.038 |    0.231 | 
     | FE_OFC0_reset/Q       |   v   | FE_OFN0_reset  | IN_5VX2    | 0.939 |  25.977 |    1.170 | 
     | FE_OFC11_reset/A      |   v   | FE_OFN0_reset  | IN_5VX3    | 0.016 |  25.993 |    1.186 | 
     | FE_OFC11_reset/Q      |   ^   | FE_OFN11_reset | IN_5VX3    | 1.281 |  27.274 |    2.467 | 
     | g60/B                 |   ^   | FE_OFN11_reset | NO2I1_5VX1 | 0.021 |  27.295 |    2.487 | 
     | g60/Q                 |   v   | n_242          | NO2I1_5VX1 | 0.088 |  27.383 |    2.575 | 
     | Del_Input_reg[2][8]/D |   v   | n_242          | DFRQ_5VX1  | 0.000 |  27.383 |    2.575 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |   24.808 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   24.808 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.808 | 
     | clk__L2_I3/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.808 | 
     | clk__L2_I3/Q          |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |   24.808 | 
     | clk__L3_I7/A          |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |   24.808 | 
     | clk__L3_I7/Q          |   ^   | clk__L3_N7 | BU_5VX16  | 0.000 |   0.000 |   24.808 | 
     | Del_Input_reg[2][8]/C |   ^   | clk__L3_N7 | DFRQ_5VX1 | 0.000 |   0.000 |   24.808 | 
     +-------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin Del_Input_reg[2][7]/C 
Endpoint:   Del_Input_reg[2][7]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                 27.385
  Slack Time                   24.810
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   ^   | reset          |            |       |  25.000 |    0.190 | 
     | FE_OFC0_reset/A       |   ^   | reset          | IN_5VX2    | 0.038 |  25.038 |    0.228 | 
     | FE_OFC0_reset/Q       |   v   | FE_OFN0_reset  | IN_5VX2    | 0.939 |  25.977 |    1.167 | 
     | FE_OFC11_reset/A      |   v   | FE_OFN0_reset  | IN_5VX3    | 0.016 |  25.993 |    1.183 | 
     | FE_OFC11_reset/Q      |   ^   | FE_OFN11_reset | IN_5VX3    | 1.281 |  27.274 |    2.464 | 
     | g59/B                 |   ^   | FE_OFN11_reset | NO2I1_5VX1 | 0.018 |  27.293 |    2.482 | 
     | g59/Q                 |   v   | n_243          | NO2I1_5VX1 | 0.093 |  27.385 |    2.575 | 
     | Del_Input_reg[2][7]/D |   v   | n_243          | DFRQ_5VX1  | 0.000 |  27.385 |    2.575 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |   24.810 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   24.810 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.810 | 
     | clk__L2_I3/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.810 | 
     | clk__L2_I3/Q          |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |   24.810 | 
     | clk__L3_I7/A          |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |   24.810 | 
     | clk__L3_I7/Q          |   ^   | clk__L3_N7 | BU_5VX16  | 0.000 |   0.000 |   24.810 | 
     | Del_Input_reg[2][7]/C |   ^   | clk__L3_N7 | DFRQ_5VX1 | 0.000 |   0.000 |   24.810 | 
     +-------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][10]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][10]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                    (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.576
  Arrival Time                 27.387
  Slack Time                   24.811
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                          |       |                            |            |       |  Time   |   Time   | 
     |------------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                    |   ^   | reset                      |            |       |  25.000 |    0.189 | 
     | FE_OFC0_reset/A                          |   ^   | reset                      | IN_5VX2    | 0.038 |  25.038 |    0.227 | 
     | FE_OFC0_reset/Q                          |   v   | FE_OFN0_reset              | IN_5VX2    | 0.939 |  25.977 |    1.166 | 
     | FE_OFC11_reset/A                         |   v   | FE_OFN0_reset              | IN_5VX3    | 0.016 |  25.993 |    1.182 | 
     | FE_OFC11_reset/Q                         |   ^   | FE_OFN11_reset             | IN_5VX3    | 1.281 |  27.274 |    2.463 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1135/B           |   ^   | FE_OFN11_reset             | NO2I1_5VX1 | 0.024 |  27.298 |    2.487 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1135/Q           |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_5 | NO2I1_5VX1 | 0.089 |  27.387 |    2.576 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][10]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_5 | DFRQ_5VX1  | 0.000 |  27.387 |    2.576 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk        |           |       |   0.000 |   24.811 | 
     | clk__L1_I0/A                             |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   24.811 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.811 | 
     | clk__L2_I3/A                             |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.811 | 
     | clk__L2_I3/Q                             |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |   24.811 | 
     | clk__L3_I8/A                             |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |   24.811 | 
     | clk__L3_I8/Q                             |   ^   | clk__L3_N8 | BU_5VX16  | 0.000 |   0.000 |   24.811 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][10]/C |   ^   | clk__L3_N8 | DFRQ_5VX1 | 0.000 |   0.000 |   24.811 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin Del_Input_reg[2][9]/C 
Endpoint:   Del_Input_reg[2][9]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                 27.387
  Slack Time                   24.812
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   ^   | reset          |            |       |  25.000 |    0.188 | 
     | FE_OFC0_reset/A       |   ^   | reset          | IN_5VX2    | 0.038 |  25.038 |    0.227 | 
     | FE_OFC0_reset/Q       |   v   | FE_OFN0_reset  | IN_5VX2    | 0.939 |  25.977 |    1.166 | 
     | FE_OFC11_reset/A      |   v   | FE_OFN0_reset  | IN_5VX3    | 0.016 |  25.993 |    1.182 | 
     | FE_OFC11_reset/Q      |   ^   | FE_OFN11_reset | IN_5VX3    | 1.281 |  27.274 |    2.463 | 
     | g62/B                 |   ^   | FE_OFN11_reset | NO2I1_5VX1 | 0.024 |  27.298 |    2.486 | 
     | g62/Q                 |   v   | n_240          | NO2I1_5VX1 | 0.089 |  27.387 |    2.575 | 
     | Del_Input_reg[2][9]/D |   v   | n_240          | DFRQ_5VX1  | 0.000 |  27.387 |    2.575 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |   24.812 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   24.812 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.812 | 
     | clk__L2_I3/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.812 | 
     | clk__L2_I3/Q          |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |   24.812 | 
     | clk__L3_I8/A          |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |   24.812 | 
     | clk__L3_I8/Q          |   ^   | clk__L3_N8 | BU_5VX16  | 0.000 |   0.000 |   24.812 | 
     | Del_Input_reg[2][9]/C |   ^   | clk__L3_N8 | DFRQ_5VX1 | 0.000 |   0.000 |   24.812 | 
     +-------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][8]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][8]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.576
  Arrival Time                 27.388
  Slack Time                   24.812
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    0.188 | 
     | FE_OFC0_reset/A                         |   ^   | reset                      | IN_5VX2    | 0.038 |  25.038 |    0.226 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset              | IN_5VX2    | 0.939 |  25.977 |    1.165 | 
     | FE_OFC11_reset/A                        |   v   | FE_OFN0_reset              | IN_5VX3    | 0.016 |  25.993 |    1.181 | 
     | FE_OFC11_reset/Q                        |   ^   | FE_OFN11_reset             | IN_5VX3    | 1.281 |  27.274 |    2.462 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1136/B          |   ^   | FE_OFN11_reset             | NO2I1_5VX1 | 0.022 |  27.296 |    2.484 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1136/Q          |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_4 | NO2I1_5VX1 | 0.092 |  27.388 |    2.576 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][8]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_4 | DFRQ_5VX1  | 0.000 |  27.388 |    2.576 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   24.812 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   24.812 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.812 | 
     | clk__L2_I3/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.812 | 
     | clk__L2_I3/Q                            |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |   24.812 | 
     | clk__L3_I7/A                            |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |   24.812 | 
     | clk__L3_I7/Q                            |   ^   | clk__L3_N7 | BU_5VX16  | 0.000 |   0.000 |   24.812 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][8]/C |   ^   | clk__L3_N7 | DFRQ_5VX1 | 0.000 |   0.000 |   24.812 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][8]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][8]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.576
  Arrival Time                 27.389
  Slack Time                   24.813
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    0.187 | 
     | FE_OFC0_reset/A                         |   ^   | reset                       | IN_5VX2    | 0.038 |  25.038 |    0.225 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset               | IN_5VX2    | 0.939 |  25.977 |    1.164 | 
     | FE_OFC11_reset/A                        |   v   | FE_OFN0_reset               | IN_5VX3    | 0.016 |  25.993 |    1.180 | 
     | FE_OFC11_reset/Q                        |   ^   | FE_OFN11_reset              | IN_5VX3    | 1.281 |  27.274 |    2.461 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1114/B          |   ^   | FE_OFN11_reset              | NO2I1_5VX1 | 0.022 |  27.296 |    2.483 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1114/Q          |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_16 | NO2I1_5VX1 | 0.093 |  27.389 |    2.576 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][8]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_16 | DFRQ_5VX1  | 0.000 |  27.389 |    2.576 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   24.813 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   24.813 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.813 | 
     | clk__L2_I3/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.813 | 
     | clk__L2_I3/Q                            |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |   24.813 | 
     | clk__L3_I8/A                            |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |   24.813 | 
     | clk__L3_I8/Q                            |   ^   | clk__L3_N8 | BU_5VX16  | 0.000 |   0.000 |   24.813 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][8]/C |   ^   | clk__L3_N8 | DFRQ_5VX1 | 0.000 |   0.000 |   24.813 | 
     +-------------------------------------------------------------------------------------------------------+ 

