<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>VHDL</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>VHDL</hdltype><componentInstances/><component name="FFT_Accel_system::work"/><component name="FFT_Accel_system_sb::work"/><component name="CoreAPB3_C0::work"/><component name="HARD_MULT_ADDSUB_C0::work"/><component name="DPSRAM_C0::work"/><component name="HARD_MULT_ADDSUB_C1::work"/><component name="DESIGN_FIRMWARE::work"/><device die="PA4M1000_N" family="SmartFusion2" package="tq144"/><component name="FFT_Accel_system_sb_MSS::work"/><SmartGen version="8.0"/></workspace>