Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/zevin/Desktop/Lab6/test_isim_beh.exe -prj C:/Users/zevin/Desktop/Lab6/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/zevin/Desktop/Lab6/REG_FILE.v" into library work
Analyzing Verilog file "C:/Users/zevin/Desktop/Lab6/ipcore_dir/mem.v" into library work
Analyzing Verilog file "C:/Users/zevin/Desktop/Lab6/control.v" into library work
Analyzing Verilog file "C:/Users/zevin/Desktop/Lab6/alu.v" into library work
Analyzing Verilog file "C:/Users/zevin/Desktop/Lab6/top.v" into library work
Analyzing Verilog file "C:/Users/zevin/Desktop/Lab6/test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/zevin/Desktop/Lab6/top.v" Line 148: Port rst is not connected to this instance
WARNING:HDLCompiler:189 - "C:/Users/zevin/Desktop/Lab6/top.v" Line 143: Size mismatch in connection of port <addra>. Formal port size is 8-bit while actual signal size is 7-bit.
Completed static elaboration
Compiling module control
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module mem
Compiling module REG_FILE
Compiling module alu
Compiling module top
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 11 Verilog Units
Built simulation executable C:/Users/zevin/Desktop/Lab6/test_isim_beh.exe
Fuse Memory Usage: 32100 KB
Fuse CPU Usage: 763 ms
