<?xml version="1.0" encoding="UTF-8"?>
<module id="SRIO" HW_revision="HIMILAYA" XML_version="1" description="1x/4x Sreial RapidIO">
	<register id="PID" acronym="PID" offset="0x00" width="32" description="Periperal Identification Register">
		<bitfield id="Reserved" width="8" begin="31" end="24" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0x01" description="Type identifies the type of the peripheral RIO" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="CLASS" width="8" begin="15" end="8" resetval="0x0A" description="Class identifies the class switch fabric" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="REV" width="8" begin="7" end="0" resetval="0x01" description="Revisions level of the specific instance of the peripheral" range="" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="PCR" acronym="PCR" offset="0x04" width="32" description="Peripheral Control Register">
		<bitfield id="MODEN1" width="1" begin="4" end="4" resetval="0" description="Data Transmit Register(Read/Write)" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="MODEN2" width="1" begin="3" end="3" resetval="0" description="Data Transmit Register(Read/Write)" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="PEREN" width="1" begin="2" end="2" resetval="0" description="Data Transmit Register(Read/Write)" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="SOFT" width="1" begin="1" end="1" resetval="0" description="Data Transmit Register(Read/Write)" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0" description="Data Transmit Register(Read/Write)" range="" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="PER_SET_CNTL" acronym="PER_SET_CNTL" offset="0x20" width="32" description="PER_SET_CNTL register">
		<bitfield id="Reserved" width="6" begin="31" end="26" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="LOOPBACK" width="1" begin="25" end="25" resetval="0" description="Data Transmit Register(Read/Write)" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="BOOT_COMPLETE" width="1" begin="24" end="24" resetval="0" description="Data Transmit Register(Read/Write)" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="Reserved" width="3" begin="23" end="21" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="TX_PRI2_W" width="3" begin="20" end="18" resetval="0" description="Data Transmit Register(Read/Write)" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="TX_PRI1_W" width="3" begin="17" end="15" resetval="0" description="Data Transmit Register(Read/Write)" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="TX_PRI0_W" width="3" begin="14" end="12" resetval="0" description="Data Transmit Register(Read/Write)" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="CBA_TRANS_PRI" width="3" begin="11" end="9" resetval="0" description="Data Transmit Register(Read/Write)" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="1X_MODE" width="1" begin="8" end="8" resetval="0" description="Data Transmit Register(Read/Write)" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="PRESCALE_SELECT" width="4" begin="7" end="4" resetval="0" description="Data Transmit Register(Read/Write)" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="CNTL_ENPLL4" width="1" begin="3" end="3" resetval="0" description="Data Transmit Register(Read/Write)" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="CNTL_ENPLL3" width="1" begin="2" end="2" resetval="0" description="Data Transmit Register(Read/Write)" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="CNTL_ENPLL2" width="1" begin="1" end="1" resetval="0" description="Data Transmit Register(Read/Write)" range="" rwaccess="RW">
         
      </bitfield>
		<bitfield id="CNTL_ENPLL1" width="1" begin="0" end="0" resetval="0" description="Data Transmit Register(Read/Write)" range="" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="GBL_EN" acronym="GBL_EN" offset="0x30" width="32" description="Peripheral Global Enable">
		<bitfield id="Reserved" width="31" begin="31" end="1" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="EN" width="1" begin="0" end="0" resetval="0" description="Controls reset to all clock domains within the peripheral" range="" rwaccess="RW">
         
      </bitfield>
	</register>
	<register id="GBL_EN_STAT" acronym="GBL_EN_STAT" offset="0x34" width="32" description="GBL_EN_STAT register ">
		<bitfield id="BLK8_EN_STAT" width="1" begin="9" end="9" resetval="0" description="Sample rate generator clock divider. This value is used as the divide-down number to generate the required sample rate generator clock frequency. Default value is 1." range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="BLK7_EN_STAT" width="1" begin="8" end="8" resetval="0" description="Sample rate generator clock divider. This value is used as the divide-down number to generate the required sample rate generator clock frequency. Default value is 1." range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="BLK6_EN_STAT" width="1" begin="7" end="7" resetval="0" description="Sample rate generator clock divider. This value is used as the divide-down number to generate the required sample rate generator clock frequency. Default value is 1." range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="BLK5_EN_STAT" width="1" begin="6" end="6" resetval="0" description="Sample rate generator clock divider. This value is used as the divide-down number to generate the required sample rate generator clock frequency. Default value is 1." range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="BLK4_EN_STAT" width="1" begin="5" end="5" resetval="0" description="Frame Width. Determines the width of the frame sync pulse, FSG, during its active period. Range: up to 28 ; 1 to 256 CLKG periods." range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="BLK3_EN_STAT" width="1" begin="4" end="4" resetval="0" description="Frame Period. This determines when the next frame sync signal should become active. Range: up to 212 ; 1 to 4096 CLKG periods." range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="BLK2_EN_STAT" width="1" begin="3" end="3" resetval="0" description="Sample Rate Generator Transmit frame synchronization mode. Used when FSXM=1 in PCR." range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="BLK1_EN_STAT" width="1" begin="2" end="2" resetval="0" description="McBSP Sample Rate Generator Clock Mode" range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="BLK0_EN_STAT" width="1" begin="1" end="1" resetval="0" description="CLKS Polarity Clock Edge Select. Only used when the external clock CLKS drives the sample rate generator clock (CLKSM=0)." range="" rwaccess="R">
         
      </bitfield>
		<bitfield id="GBL_EN_STAT" width="1" begin="0" end="0" resetval="0" description="Peripheral Global Enable Status" range="" rwaccess="R">
         
      </bitfield>
	</register>
	<register id="BLK0_EN" acronym="BLK0_EN" offset="0x38" width="32" description="BLK0_EN">
		<bitfield id="Reserved" width="31" begin="31" end="1" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="EN" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="BLK0_EN_STAT" acronym="BLK0_EN_STAT" offset="0x3c" width="32" description="BLK0_EN_STAT">
		<bitfield id="Reserved" width="31" begin="31" end="1" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="EN_STAT" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R">
			<bitenum id="CHDISABLE" value="0" token="CHDISABLE" description=""/>
		</bitfield>
	</register>
	<register id="BLK1_EN" acronym="BLK1_EN" offset="0x40" width="32" description="BLK1_EN">
		<bitfield id="Reserved" width="31" begin="31" end="1" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="EN" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="BLK1_EN_STAT" acronym="BLK1_EN_STAT" offset="0x44" width="32" description="BLK1_EN_STAT">
		<bitfield id="Reserved" width="31" begin="31" end="1" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="EN_STAT" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="BLK2_EN" acronym="BLK2_EN" offset="0x48" width="32" description="BLK2_EN">
		<bitfield id="Reserved" width="31" begin="31" end="1" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="EN" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="BLK2_EN_STAT" acronym="BLK2_EN_STAT" offset="0x4C" width="32" description="BLK2_EN_STAT">
		<bitfield id="Reserved" width="31" begin="31" end="1" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="EN_STAT" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="BLK3_EN" acronym="BLK3_EN" offset="0x50" width="32" description="BLK3_EN">
		<bitfield id="Reserved" width="31" begin="31" end="1" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="EN" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="BLK3_EN_STAT" acronym="BLK3_EN_STAT" offset="0x54" width="32" description="BLK3_EN_STAT">
		<bitfield id="Reserved" width="31" begin="31" end="1" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="EN_STAT" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R">
			<bitenum id="CHDISABLE" value="0" token="CHDISABLE" description=""/>
		</bitfield>
	</register>
	<register id="BLK4_EN" acronym="BLK4_EN" offset="0x58" width="32" description="BLK4_EN">
		<bitfield id="Reserved" width="31" begin="31" end="1" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="EN" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="BLK4_EN_STAT" acronym="BLK4_EN_STAT" offset="0x5C" width="32" description="BLK4_EN_STAT">
		<bitfield id="Reserved" width="31" begin="31" end="1" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="EN_STAT" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="BLK5_EN" acronym="BLK5_EN" offset="0x60" width="32" description="BLK5_EN">
		<bitfield id="Reserved" width="31" begin="31" end="1" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="EN" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="BLK5_EN_STAT" acronym="BLK5_EN_STAT" offset="0x64" width="32" description="BLK5_EN_STAT">
		<bitfield id="Reserved" width="31" begin="31" end="1" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="EN_STAT" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="BLK6_EN" acronym="BLK6_EN" offset="0x68" width="32" description="BLK6_EN">
		<bitfield id="Reserved" width="31" begin="31" end="1" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="EN" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="BLK6_EN_STAT" acronym="BLK6_EN_STAT" offset="0x6C" width="32" description="BLK6_EN_STAT">
		<bitfield id="Reserved" width="31" begin="31" end="1" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="EN_STAT" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="BLK7_EN" acronym="BLK7_EN" offset="0x70" width="32" description="BLK7_EN">
		<bitfield id="Reserved" width="31" begin="31" end="1" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="EN" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="BLK7_EN_STAT" acronym="BLK7_EN_STAT" offset="0x74" width="32" description="BLK7_EN_STAT">
		<bitfield id="Reserved" width="31" begin="31" end="1" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="EN_STAT" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="BLK8_EN" acronym="BLK8_EN" offset="0x78" width="32" description="BLK8_EN">
		<bitfield id="Reserved" width="31" begin="31" end="1" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="EN" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="BLK8_EN_STAT" acronym="BLK8_EN_STAT" offset="0x7C" width="32" description="BLK8_EN_STAT">
		<bitfield id="Reserved" width="31" begin="31" end="1" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="EN_STAT" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="DEVICEID_REG1" acronym="DEVICEID_REG1" offset="0x80" width="32" description="DEVICEID_REG1">
		<bitfield id="Reserved" width="8" begin="31" end="24" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="8bNODEID" width="8" begin="23" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="16bNODEID" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="DEVICEID_REG2" acronym="DEVICEID_REG2" offset="0x84" width="32" description="DEVICEID_REG2">
		<bitfield id="Reserved" width="8" begin="31" end="24" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="8bNODEID" width="8" begin="23" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="16bNODEID" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SERDES_CFGRX0_CNTL" acronym="SERDES_CFGRX0_CNTL" offset="0x100" width="32" description="SerDes CFGRX0 Bus Register">
		<bitfield id="Reserved" width="20" begin="31" end="12" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="EQCODE" width="4" begin="11" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="EQLOCK" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="EQLOAD" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENAC" width="1" begin="5" end="5" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENLOS" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="INVPAIR" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENALIGN" width="1" begin="2" end="2" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="JOGCOMSEL" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENRX" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SERDES_CFGRX1_CNTL" acronym="SERDES_CFGRX1_CNTL" offset="0x104" width="32" description="SerDes CFGRX1 Bus Register">
		<bitfield id="Reserved" width="20" begin="31" end="12" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="EQCODE" width="4" begin="11" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="EQLOCK" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="EQLOAD" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENAC" width="1" begin="5" end="5" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENLOS" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="INVPAIR" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENALIGN" width="1" begin="2" end="2" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="JOGCOMSEL" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENRX" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SERDES_CFGRX2_CNTL" acronym="SERDES_CFGRX2_CNTL" offset="0x108" width="32" description="SerDes CFGRX2 Bus Register">
		<bitfield id="Reserved" width="20" begin="31" end="12" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="EQCODE" width="4" begin="11" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="EQLOCK" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="EQLOAD" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENAC" width="1" begin="5" end="5" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENLOS" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="INVPAIR" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENALIGN" width="1" begin="2" end="2" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="JOGCOMSEL" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENRX" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SERDES_CFGRX3_CNTL" acronym="SERDES_CFGRX3_CNTL" offset="0x10c" width="32" description="SerDes CFGRX3 Bus Register">
		<bitfield id="Reserved" width="20" begin="31" end="12" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="EQCODE" width="4" begin="11" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="EQLOCK" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="EQLOAD" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENAC" width="1" begin="5" end="5" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENLOS" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="INVPAIR" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENALIGN" width="1" begin="2" end="2" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="JOGCOMSEL" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENRX" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SERDES_CFGTX0_CNTL" acronym="SERDES_CFGTX0_CNTL" offset="0x110" width="32" description="SerDes TX Channel 0 CFG Regr">
		<bitfield id="Reserved" width="19" begin="31" end="13" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="ENAC" width="1" begin="12" end="12" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="INVPAIR" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="TX_SWING" width="3" begin="10" end="8" resetval="3" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREEMPL2" width="3" begin="7" end="5" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREEMPL1" width="3" begin="4" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="EN2LPREEMP" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENTX" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SERDES_CFGTX1_CNTL" acronym="SERDES_CFGTX1_CNTL" offset="0x114" width="32" description="SerDes TX Channel 1 CFG Regr">
		<bitfield id="Reserved" width="19" begin="31" end="13" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="ENAC" width="1" begin="12" end="12" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="INVPAIR" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="TX_SWING" width="3" begin="10" end="8" resetval="3" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREEMPL2" width="3" begin="7" end="5" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREEMPL1" width="3" begin="4" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="EN2LPREEMP" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENTX" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SERDES_CFGTX2_CNTL" acronym="SERDES_CFGTX2_CNTL" offset="0x118" width="32" description="SerDes TX Channel 2 CFG Regr">
		<bitfield id="Reserved" width="19" begin="31" end="13" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="ENAC" width="1" begin="12" end="12" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="INVPAIR" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="TX_SWING" width="3" begin="10" end="8" resetval="3" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREEMPL2" width="3" begin="7" end="5" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREEMPL1" width="3" begin="4" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="EN2LPREEMP" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENTX" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SERDES_CFGTX3_CNTL" acronym="SERDES_CFGTX3_CNTL" offset="0x11c" width="32" description="SerDes TX Channel 3 CFG Regr">
		<bitfield id="Reserved" width="19" begin="31" end="13" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="ENAC" width="1" begin="12" end="12" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="INVPAIR" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="TX_SWING" width="3" begin="10" end="8" resetval="3" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREEMPL2" width="3" begin="7" end="5" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREEMPL1" width="3" begin="4" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="EN2LPREEMP" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENTX" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SERDES_CFG0_CNTL" acronym="SERDES_CFG0_CNTL" offset="0x120" width="32" description="SerDes Macro 0CFG Control Reg">
		<bitfield id="Reserved" width="5" begin="31" end="27" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="PLLCFG" width="16" begin="26" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="TX_Data_Rate" width="2" begin="10" end="9" resetval="2" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="RX_Data_Rate" width="2" begin="8" end="7" resetval="2" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENWBUS" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="EN8" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="TX6GMODE" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PLL_Multiply_ratio" width="4" begin="3" end="0" resetval="8" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SERDES_CFG1_CNTL" acronym="SERDES_CFG1_CNTL" offset="0x124" width="32" description="SerDes Macro 1CFG Control Reg">
		<bitfield id="Reserved" width="5" begin="31" end="27" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="PLLCFG" width="16" begin="26" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="TX_Data_Rate" width="2" begin="10" end="9" resetval="2" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="RX_Data_Rate" width="2" begin="8" end="7" resetval="2" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENWBUS" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="EN8" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="TX6GMODE" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PLL_Multiply_ratio" width="4" begin="3" end="0" resetval="8" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SERDES_CFG2_CNTL" acronym="SERDES_CFG2_CNTL" offset="0x128" width="32" description="SerDes Macro 2CFG Control Reg">
		<bitfield id="Reserved" width="5" begin="31" end="27" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="PLLCFG" width="16" begin="26" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="TX_Data_Rate" width="2" begin="10" end="9" resetval="2" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="RX_Data_Rate" width="2" begin="8" end="7" resetval="2" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENWBUS" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="EN8" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="TX6GMODE" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PLL_Multiply_ratio" width="4" begin="3" end="0" resetval="8" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SERDES_CFG4_CNTL" acronym="SERDES_CFG4_CNTL" offset="0x12c" width="32" description="SerDes Macro 3CFG Control Reg">
		<bitfield id="Reserved" width="5" begin="31" end="27" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="PLLCFG" width="16" begin="26" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="TX_Data_Rate" width="2" begin="10" end="9" resetval="2" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="RX_Data_Rate" width="2" begin="8" end="7" resetval="2" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENWBUS" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="EN8" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="TX6GMODE" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PLL_Multiply_ratio" width="4" begin="3" end="0" resetval="8" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SERDES_TESTCFG1_CNTL" acronym="SERDES_TESTCFG1_CNTL" offset="0x140" width="32" description="SerDes TESTCFG BUS Register ">
		<bitfield id="Reserved" width="17" begin="31" end="15" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="ENPATTGEN" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="INVALL" width="1" begin="13" end="13" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENREFCLK" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENTESTCLK" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENBSTX" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENBSRX" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Aysnc_Mag" width="2" begin="8" end="7" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Async_&#xA;Polarity" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Async_Ramp" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="TESTPATT" width="3" begin="4" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PADL" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LOOPBACK" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SERDES_TESTCFG2_CNTL" acronym="SERDES_TESTCFG2_CNTL" offset="0x144" width="32" description="SerDes TESTCFG BUS Register ">
		<bitfield id="Reserved" width="17" begin="31" end="15" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="ENPATTGEN" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="INVALL" width="1" begin="13" end="13" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENREFCLK" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENTESTCLK" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENBSTX" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENBSRX" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Aysnc_Mag" width="2" begin="8" end="7" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Async_&#xA;Polarity" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Async_Ramp" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="TESTPATT" width="3" begin="4" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PADL" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LOOPBACK" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SERDES_TESTCFG3_CNTL" acronym="SERDES_TESTCFG3_CNTL" offset="0x148" width="32" description="SerDes TESTCFG BUS Register ">
		<bitfield id="Reserved" width="17" begin="31" end="15" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="ENPATTGEN" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="INVALL" width="1" begin="13" end="13" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENREFCLK" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENTESTCLK" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENBSTX" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENBSRX" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Aysnc_Mag" width="2" begin="8" end="7" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Async_&#xA;Polarity" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Async_Ramp" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="TESTPATT" width="3" begin="4" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PADL" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LOOPBACK" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SERDES_TESTCFG4_CNTL" acronym="SERDES_TESTCFG4_CNTL" offset="0x14c" width="32" description="SerDes TESTCFG BUS Register ">
		<bitfield id="Reserved" width="17" begin="31" end="15" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="ENPATTGEN" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="INVALL" width="1" begin="13" end="13" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENREFCLK" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENTESTCLK" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENBSTX" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ENBSRX" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Aysnc_Mag" width="2" begin="8" end="7" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Async_&#xA;Polarity" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Async_Ramp" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="TESTPATT" width="3" begin="4" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PADL" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LOOPBACK" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="DOORBELL0_ICSR" acronym="DOORBELL0_ICSR" offset="0x200" width="32" description="Interrupt Condition Status Register (ICSR) ">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="ICS15" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS14" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS13" width="1" begin="13" end="13" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS12" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS11" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS10" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS9" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS8" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS7" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS6" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS5" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS4" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS3" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS2" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS1" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS0" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="DOORBELL0_ICCR" acronym="DOORBELL0_ICCR" offset="0x208" width="32" description="Interrupt Condition Clear Register (ICCR) ">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="ICC15" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC14" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC13" width="1" begin="13" end="13" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC12" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC11" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC10" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC9" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC8" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC7" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC6" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC5" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC4" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC3" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC2" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC1" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC0" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="DOORBELL1_ICSR" acronym="DOORBELL1_ICSR" offset="0x210" width="32" description="Interrupt Condition Status Register (ICSR) ">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="ICS15" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS14" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS13" width="1" begin="13" end="13" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS12" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS11" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS10" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS9" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS8" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS7" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS6" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS5" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS4" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS3" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS2" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS1" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS0" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="DOORBELL1_ICCR" acronym="DOORBELL1_ICCR" offset="0x218" width="32" description="Interrupt Condition Clear Register (ICCR) ">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="ICC15" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC14" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC13" width="1" begin="13" end="13" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC12" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC11" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC10" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC9" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC8" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC7" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC6" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC5" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC4" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC3" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC2" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC1" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC0" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="DOORBELL2_ICSR" acronym="DOORBELL2_ICSR" offset="0x220" width="32" description="Interrupt Condition Status Register (ICSR) ">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="ICS15" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS14" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS13" width="1" begin="13" end="13" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS12" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS11" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS10" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS9" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS8" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS7" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS6" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS5" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS4" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS3" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS2" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS1" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS0" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="DOORBELL2_ICCR" acronym="DOORBELL2_ICCR" offset="0x228" width="32" description="Interrupt Condition Clear Register (ICCR) ">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="ICC15" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC14" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC13" width="1" begin="13" end="13" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC12" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC11" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC10" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC9" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC8" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC7" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC6" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC5" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC4" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC3" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC2" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC1" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC0" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="DOORBELL3_ICSR" acronym="DOORBELL3_ICSR" offset="0x230" width="32" description="Interrupt Condition Status Register (ICSR) ">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="ICS15" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS14" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS13" width="1" begin="13" end="13" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS12" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS11" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS10" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS9" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS8" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS7" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS6" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS5" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS4" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS3" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS2" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS1" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS0" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="DOORBELL3_ICCR" acronym="DOORBELL3_ICCR" offset="0x238" width="32" description="Interrupt Condition Clear Register (ICCR) ">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="ICC15" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC14" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC13" width="1" begin="13" end="13" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC12" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC11" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC10" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC9" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC8" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC7" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC6" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC5" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC4" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC3" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC2" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC1" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC0" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RX_CPPI_ICSR" acronym="RX_CPPI_ICSR" offset="0x240" width="32" description="RIO_RX_CPPI Interrupt Condition Status Register (ICSR) ">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="ICS15" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS14" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS13" width="1" begin="13" end="13" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS12" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS11" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS10" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS9" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS8" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS7" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS6" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS5" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS4" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS3" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS2" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS1" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS0" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RX_CPPI_ICCR" acronym="RX_CPPI_ICCR" offset="0x248" width="32" description="RIO_RX_CPPI Interrupt Condition Clear Register (ICCR) ">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="ICC15" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC14" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC13" width="1" begin="13" end="13" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC12" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC11" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC10" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC9" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC8" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC7" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC6" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC5" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC4" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC3" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC2" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC1" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC0" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="TX_CPPI_ICSR" acronym="TX_CPPI_ICSR" offset="0x250" width="32" description="RIO_TX_CPPI Interrupt Condition Status Register (ICSR) ">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="ICS15" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS14" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS13" width="1" begin="13" end="13" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS12" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS11" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS10" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS9" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS8" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS7" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS6" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS5" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS4" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS3" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS2" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS1" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS0" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="TX_CPPI_ICCR" acronym="TX_CPPI_ICCR" offset="0x258" width="32" description="RIO_TX_CPPI Interrupt Condition Clear Register (ICCR) ">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="ICC15" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC14" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC13" width="1" begin="13" end="13" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC12" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC11" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC10" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC9" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC8" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC7" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC6" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC5" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC4" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC3" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC2" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC1" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC0" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU_ICSR" acronym="LSU_ICSR" offset="0x260" width="32" description="LSU Load/Store Module Interrupts Condition Status Register (ICSR) ">
		<bitfield id="ICS31" width="1" begin="31" end="31" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS30" width="1" begin="30" end="30" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS29" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS28" width="1" begin="28" end="28" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS27" width="1" begin="27" end="27" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS26" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS25" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS24" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS23" width="1" begin="23" end="23" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS22" width="1" begin="22" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS21" width="1" begin="21" end="21" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS20" width="1" begin="20" end="20" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS19" width="1" begin="19" end="19" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS18" width="1" begin="18" end="18" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS17" width="1" begin="17" end="17" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS16" width="1" begin="16" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS15" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS14" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS13" width="1" begin="13" end="13" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS12" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS11" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS10" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS9" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS8" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS7" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS6" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS5" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS4" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS3" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS2" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS1" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS0" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU_ICCR" acronym="LSU_ICCR" offset="0x268" width="32" description="LSU Load/Store Module Interrupts Condition Clear Register (ICCR) ">
		<bitfield id="ICC31" width="1" begin="31" end="31" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC30" width="1" begin="30" end="30" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC29" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC28" width="1" begin="28" end="28" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC27" width="1" begin="27" end="27" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC26" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC25" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC24" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC23" width="1" begin="23" end="23" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC22" width="1" begin="22" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC21" width="1" begin="21" end="21" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC20" width="1" begin="20" end="20" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC19" width="1" begin="19" end="19" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC18" width="1" begin="18" end="18" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC17" width="1" begin="17" end="17" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC16" width="1" begin="16" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC15" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC14" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC13" width="1" begin="13" end="13" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC12" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC11" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC10" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC9" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC8" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC7" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC6" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC5" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC4" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC3" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC2" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC1" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC0" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="ERR_RST_EVNT_ICSR" acronym="ERR_RST_EVNT_ICSR" offset="0x270" width="32" description="ERR_RST_EVNT Error, Reset, and Special Event Interrupt Condition Status Register (ICSR) ">
		<bitfield id="Reserved" width="15" begin="31" end="17" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="ICS16" width="1" begin="16" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="4" begin="15" end="12" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="ICS11" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS10" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS9" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS8" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="5" begin="7" end="3" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="ICS2" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS1" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICS0" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="ERR_RST_EVNT_ICCR" acronym="ERR_RST_EVNT_ICCR" offset="0x278" width="32" description="ERR_RST_EVNT Error, Reset, and Special Event Interrupt Condition Clear Register (ICCR) ">
		<bitfield id="Reserved" width="15" begin="31" end="17" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="ICC16" width="1" begin="16" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="4" begin="15" end="12" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="ICC11" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC10" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC9" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC8" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="5" begin="7" end="3" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="ICC2" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC1" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICC0" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="DOORBELL0_ICRR " acronym="DOORBELL0_ICRR " offset="0x280" width="32" description="DOORBELL0_ICRR CPU Servicing Interrupt Condition Routing Register (ICRR) ">
		<bitfield id="ICR7" width="4" begin="31" end="28" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR6" width="4" begin="27" end="24" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR5" width="4" begin="23" end="20" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR4" width="4" begin="19" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR3" width="4" begin="15" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR2" width="4" begin="11" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR1" width="4" begin="7" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR0" width="4" begin="3" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="DOORBELL0_ICRR2 " acronym="DOORBELL0_ICRR2 " offset="0x284" width="32" description="DOORBELL0_ICRR2 CPU Servicing Interrupt Condition Routing Register (ICRR) ">
		<bitfield id="ICR15" width="4" begin="31" end="28" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR14" width="4" begin="27" end="24" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR13" width="4" begin="23" end="20" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR12" width="4" begin="19" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR11" width="4" begin="15" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR10" width="4" begin="11" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR9" width="4" begin="7" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR8" width="4" begin="3" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="DOORBELL1_ICRR " acronym="DOORBELL1_ICRR " offset="0x290" width="32" description="DOORBELL1_ICRR CPU Servicing Interrupt Condition Routing Register (ICRR) ">
		<bitfield id="ICR7" width="4" begin="31" end="28" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR6" width="4" begin="27" end="24" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR5" width="4" begin="23" end="20" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR4" width="4" begin="19" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR3" width="4" begin="15" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR2" width="4" begin="11" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR1" width="4" begin="7" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR0" width="4" begin="3" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="DOORBELL1_ICRR2 " acronym="DOORBELL1_ICRR2 " offset="0x294" width="32" description="DOORBELL1_ICRR2 CPU Servicing Interrupt Condition Routing Register (ICRR) ">
		<bitfield id="ICR15" width="4" begin="31" end="28" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR14" width="4" begin="27" end="24" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR13" width="4" begin="23" end="20" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR12" width="4" begin="19" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR11" width="4" begin="15" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR10" width="4" begin="11" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR9" width="4" begin="7" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR8" width="4" begin="3" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="DOORBELL2_ICRR " acronym="DOORBELL2_ICRR " offset="0x2A0" width="32" description="DOORBELL2_ICRR CPU Servicing Interrupt Condition Routing Register (ICRR) ">
		<bitfield id="ICR7" width="4" begin="31" end="28" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR6" width="4" begin="27" end="24" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR5" width="4" begin="23" end="20" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR4" width="4" begin="19" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR3" width="4" begin="15" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR2" width="4" begin="11" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR1" width="4" begin="7" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR0" width="4" begin="3" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="DOORBELL2_ICRR2 " acronym="DOORBELL2_ICRR2 " offset="0x2A4" width="32" description="DOORBELL2_ICRR2 CPU Servicing Interrupt Condition Routing Register (ICRR) ">
		<bitfield id="ICR15" width="4" begin="31" end="28" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR14" width="4" begin="27" end="24" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR13" width="4" begin="23" end="20" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR12" width="4" begin="19" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR11" width="4" begin="15" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR10" width="4" begin="11" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR9" width="4" begin="7" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR8" width="4" begin="3" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="DOORBELL3_ICRR " acronym="DOORBELL3_ICRR " offset="0x2B0" width="32" description="DOORBELL3_ICRR CPU Servicing Interrupt Condition Routing Register (ICRR) ">
		<bitfield id="ICR7" width="4" begin="31" end="28" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR6" width="4" begin="27" end="24" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR5" width="4" begin="23" end="20" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR4" width="4" begin="19" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR3" width="4" begin="15" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR2" width="4" begin="11" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR1" width="4" begin="7" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR0" width="4" begin="3" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="DOORBELL3_ICRR2 " acronym="DOORBELL3_ICRR2 " offset="0x2B4" width="32" description="DOORBELL3_ICRR2 CPU Servicing Interrupt Condition Routing Register (ICCR) ">
		<bitfield id="ICR15" width="4" begin="31" end="28" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR14" width="4" begin="27" end="24" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR13" width="4" begin="23" end="20" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR12" width="4" begin="19" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR11" width="4" begin="15" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR10" width="4" begin="11" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR9" width="4" begin="7" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR8" width="4" begin="3" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RX_CPPI_ICRR " acronym="RX_CPPI_ICRR " offset="0x2C0" width="32" description="RX CPPI CPU Servicing Interrupt Condition Routing Register (ICRR) ">
		<bitfield id="ICR7" width="4" begin="31" end="28" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR6" width="4" begin="27" end="24" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR5" width="4" begin="23" end="20" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR4" width="4" begin="19" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR3" width="4" begin="15" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR2" width="4" begin="11" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR1" width="4" begin="7" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR0" width="4" begin="3" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RX_CPPI_ICRR2 " acronym="RX_CPPI_ICRR2 " offset="0x2C4" width="32" description="RX CPPI CPU Servicing Interrupt Condition Routing Register (ICCR) ">
		<bitfield id="ICR15" width="4" begin="31" end="28" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR14" width="4" begin="27" end="24" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR13" width="4" begin="23" end="20" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR12" width="4" begin="19" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR11" width="4" begin="15" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR10" width="4" begin="11" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR9" width="4" begin="7" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR8" width="4" begin="3" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="TX_CPPI_ICRR " acronym="TX_CPPI_ICRR " offset="0x2D0" width="32" description="TX CPPI CPU Servicing Interrupt Condition Routing Register (ICRR) ">
		<bitfield id="ICR7" width="4" begin="31" end="28" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR6" width="4" begin="27" end="24" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR5" width="4" begin="23" end="20" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR4" width="4" begin="19" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR3" width="4" begin="15" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR2" width="4" begin="11" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR1" width="4" begin="7" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR0" width="4" begin="3" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="TX_CPPI_ICRR2 " acronym="TX_CPPI_ICRR2 " offset="0x2D4" width="32" description="TX CPPI CPU Servicing Interrupt Condition Routing Register (ICRR) ">
		<bitfield id="ICR15" width="4" begin="31" end="28" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR14" width="4" begin="27" end="24" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR13" width="4" begin="23" end="20" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR12" width="4" begin="19" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR11" width="4" begin="15" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR10" width="4" begin="11" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR9" width="4" begin="7" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR8" width="4" begin="3" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU_ICRR" acronym="LSU_ICRR" offset="0x2E0" width="32" description="Load/Store Module Interrupt Condition Routing Register (ICRR) ">
		<bitfield id="ICR7" width="4" begin="31" end="28" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR6" width="4" begin="27" end="24" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR5" width="4" begin="23" end="20" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR4" width="4" begin="19" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR3" width="4" begin="15" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR2" width="4" begin="11" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR1" width="4" begin="7" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR0" width="4" begin="3" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU_ICRR2" acronym="LSU_ICRR2" offset="0x2E4" width="32" description="Load/Store Module Interrupt Condition Routing Register (ICRR) ">
		<bitfield id="ICR15" width="4" begin="31" end="28" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR14" width="4" begin="27" end="24" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR13" width="4" begin="23" end="20" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR12" width="4" begin="19" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR11" width="4" begin="15" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR10" width="4" begin="11" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR9" width="4" begin="7" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR8" width="4" begin="3" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU_ICRR3" acronym="LSU_ICRR3" offset="0x2E8" width="32" description="Load/Store Module Interrupt Condition Routing Register (ICRR) ">
		<bitfield id="ICR23" width="4" begin="31" end="28" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR22" width="4" begin="27" end="24" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR21" width="4" begin="23" end="20" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR20" width="4" begin="19" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR19" width="4" begin="15" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR18" width="4" begin="11" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR17" width="4" begin="7" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR16" width="4" begin="3" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU_ICRR4" acronym="LSU_ICRR4" offset="0x2EC" width="32" description="Load/Store Module Interrupt Condition Routing Register (ICRR) ">
		<bitfield id="ICR31" width="4" begin="31" end="28" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR30" width="4" begin="27" end="24" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR29" width="4" begin="23" end="20" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR28" width="4" begin="19" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR27" width="4" begin="15" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR26" width="4" begin="11" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR25" width="4" begin="7" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR24" width="4" begin="3" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="ERR_RST_EVNT_ICRR" acronym="ERR_RST_EVNT_ICRR" offset="0x2F0" width="32" description="Error, Reset, and Special Event Interrupt Condition Routing Register  (ICRR) ">
		<bitfield id="Reserved" width="20" begin="31" end="12" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="ICR2" width="4" begin="11" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR1" width="4" begin="7" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR0" width="4" begin="3" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="ERR_RST_EVNT_ICRR2" acronym="ERR_RST_EVNT_ICRR2" offset="0x2F4" width="32" description="Error, Reset, and Special Event Interrupt Condition Routing Register  (ICRR) ">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="ICR11" width="4" begin="15" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR10" width="4" begin="11" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR9" width="4" begin="7" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ICR8" width="4" begin="3" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="ERR_RST_EVNT_ICRR3" acronym="ERR_RST_EVNT_ICRR3" offset="0x2F8" width="32" description="Error, Reset, and Special Event Interrupt Condition Routing Register  (ICRR) ">
		<bitfield id="Reserved" width="28" begin="31" end="4" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="ICR16" width="4" begin="3" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="INTDST0_Decode" acronym="INTDST0_Decode" offset="0x300" width="32" description="RIO_INTDSTn_Decode Interrupt Status Decode Register">
		<bitfield id="DSR31" width="1" begin="31" end="31" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR30" width="1" begin="30" end="30" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR29" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR28" width="1" begin="28" end="28" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR27" width="1" begin="27" end="27" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR26" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR25" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR24" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR23" width="1" begin="23" end="23" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR22" width="1" begin="22" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR21" width="1" begin="21" end="21" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR20" width="1" begin="20" end="20" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR19" width="1" begin="19" end="19" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR18" width="1" begin="18" end="18" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR17" width="1" begin="17" end="17" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR16" width="1" begin="16" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR15" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR14" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR13" width="1" begin="13" end="13" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR12" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR11" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR10" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR9" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR8" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR7" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR6" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR5" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR4" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR3" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR2" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR1" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="IDSR0" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="INTDST1_Decode" acronym="INTDST1_Decode" offset="0x304" width="32" description="RIO_INTDSTn_Decode Interrupt Status Decode Register">
		<bitfield id="DSR31" width="1" begin="31" end="31" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR30" width="1" begin="30" end="30" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR29" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR28" width="1" begin="28" end="28" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR27" width="1" begin="27" end="27" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR26" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR25" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR24" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR23" width="1" begin="23" end="23" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR22" width="1" begin="22" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR21" width="1" begin="21" end="21" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR20" width="1" begin="20" end="20" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR19" width="1" begin="19" end="19" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR18" width="1" begin="18" end="18" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR17" width="1" begin="17" end="17" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR16" width="1" begin="16" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR15" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR14" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR13" width="1" begin="13" end="13" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR12" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR11" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR10" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR9" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR8" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR7" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR6" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR5" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR4" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR3" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR2" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR1" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="IDSR0" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="INTDST2_Decode" acronym="INTDST2_Decode" offset="0x308" width="32" description="RIO_INTDSTn_Decode Interrupt Status Decode Register">
		<bitfield id="DSR31" width="1" begin="31" end="31" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR30" width="1" begin="30" end="30" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR29" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR28" width="1" begin="28" end="28" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR27" width="1" begin="27" end="27" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR26" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR25" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR24" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR23" width="1" begin="23" end="23" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR22" width="1" begin="22" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR21" width="1" begin="21" end="21" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR20" width="1" begin="20" end="20" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR19" width="1" begin="19" end="19" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR18" width="1" begin="18" end="18" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR17" width="1" begin="17" end="17" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR16" width="1" begin="16" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR15" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR14" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR13" width="1" begin="13" end="13" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR12" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR11" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR10" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR9" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR8" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR7" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR6" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR5" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR4" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR3" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR2" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR1" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="IDSR0" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="INTDST3_Decode" acronym="INTDST3_Decode" offset="0x30C" width="32" description="RIO_INTDSTn_Decode Interrupt Status Decode Register">
		<bitfield id="DSR31" width="1" begin="31" end="31" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR30" width="1" begin="30" end="30" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR29" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR28" width="1" begin="28" end="28" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR27" width="1" begin="27" end="27" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR26" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR25" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR24" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR23" width="1" begin="23" end="23" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR22" width="1" begin="22" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR21" width="1" begin="21" end="21" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR20" width="1" begin="20" end="20" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR19" width="1" begin="19" end="19" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR18" width="1" begin="18" end="18" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR17" width="1" begin="17" end="17" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR16" width="1" begin="16" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR15" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR14" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR13" width="1" begin="13" end="13" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR12" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR11" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR10" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR9" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR8" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR7" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR6" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR5" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR4" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR3" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR2" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR1" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="IDSR0" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="INTDST4_Decode" acronym="INTDST4_Decode" offset="0x310" width="32" description="RIO_INTDSTn_Decode Interrupt Status Decode Register">
		<bitfield id="DSR31" width="1" begin="31" end="31" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR30" width="1" begin="30" end="30" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR29" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR28" width="1" begin="28" end="28" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR27" width="1" begin="27" end="27" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR26" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR25" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR24" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR23" width="1" begin="23" end="23" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR22" width="1" begin="22" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR21" width="1" begin="21" end="21" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR20" width="1" begin="20" end="20" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR19" width="1" begin="19" end="19" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR18" width="1" begin="18" end="18" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR17" width="1" begin="17" end="17" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR16" width="1" begin="16" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR15" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR14" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR13" width="1" begin="13" end="13" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR12" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR11" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR10" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR9" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR8" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR7" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR6" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR5" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR4" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR3" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR2" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR1" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="IDSR0" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="INTDST5_Decode" acronym="INTDST5_Decode" offset="0x314" width="32" description="RIO_INTDSTn_Decode Interrupt Status Decode Register">
		<bitfield id="DSR31" width="1" begin="31" end="31" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR30" width="1" begin="30" end="30" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR29" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR28" width="1" begin="28" end="28" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR27" width="1" begin="27" end="27" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR26" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR25" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR24" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR23" width="1" begin="23" end="23" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR22" width="1" begin="22" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR21" width="1" begin="21" end="21" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR20" width="1" begin="20" end="20" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR19" width="1" begin="19" end="19" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR18" width="1" begin="18" end="18" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR17" width="1" begin="17" end="17" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR16" width="1" begin="16" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR15" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR14" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR13" width="1" begin="13" end="13" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR12" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR11" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR10" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR9" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR8" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR7" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR6" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR5" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR4" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR3" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR2" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR1" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="IDSR0" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="INTDST6_Decode" acronym="INTDST6_Decode" offset="0x318" width="32" description="RIO_INTDSTn_Decode Interrupt Status Decode Register">
		<bitfield id="DSR31" width="1" begin="31" end="31" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR30" width="1" begin="30" end="30" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR29" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR28" width="1" begin="28" end="28" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR27" width="1" begin="27" end="27" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR26" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR25" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR24" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR23" width="1" begin="23" end="23" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR22" width="1" begin="22" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR21" width="1" begin="21" end="21" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR20" width="1" begin="20" end="20" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR19" width="1" begin="19" end="19" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR18" width="1" begin="18" end="18" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR17" width="1" begin="17" end="17" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR16" width="1" begin="16" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR15" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR14" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR13" width="1" begin="13" end="13" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR12" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR11" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR10" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR9" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR8" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR7" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR6" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR5" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR4" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR3" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR2" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR1" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="IDSR0" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="INTDST7_Decode" acronym="INTDST7_Decode" offset="0x31C" width="32" description="RIO_INTDSTn_Decode Interrupt Status Decode Register">
		<bitfield id="DSR31" width="1" begin="31" end="31" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR30" width="1" begin="30" end="30" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR29" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR28" width="1" begin="28" end="28" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR27" width="1" begin="27" end="27" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR26" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR25" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR24" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR23" width="1" begin="23" end="23" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR22" width="1" begin="22" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR21" width="1" begin="21" end="21" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR20" width="1" begin="20" end="20" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR19" width="1" begin="19" end="19" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR18" width="1" begin="18" end="18" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR17" width="1" begin="17" end="17" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR16" width="1" begin="16" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR15" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR14" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR13" width="1" begin="13" end="13" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR12" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR11" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR10" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR9" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR8" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR7" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR6" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR5" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR4" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR3" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR2" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DSR1" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="IDSR0" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="INTDST0_Rate_CNTL" acronym="INTDST0_Rate_CNTL" offset="0x320" width="32" description="RIO_INTDSTn_Rate_CNTL Interrupt Rate Control Counter  Register">
		<bitfield id="Count_Down_value" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="INTDST1_Rate_CNTL" acronym="INTDST1_Rate_CNTL" offset="0x324" width="32" description="RIO_INTDSTn_Rate_CNTL Interrupt Rate Control Counter  Register">
		<bitfield id="Count_Down_value" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="INTDST2_Rate_CNTL" acronym="INTDST2_Rate_CNTL" offset="0x328" width="32" description="RIO_INTDSTn_Rate_CNTL Interrupt Rate Control Counter  Register">
		<bitfield id="Count_Down_value" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="INTDST3_Rate_CNTL" acronym="INTDST3_Rate_CNTL" offset="0x32C" width="32" description="RIO_INTDSTn_Rate_CNTL Interrupt Rate Control Counter  Register">
		<bitfield id="Count_Down_value" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="INTDST4_Rate_CNTL" acronym="INTDST4_Rate_CNTL" offset="0x330" width="32" description="RIO_INTDSTn_Rate_CNTL Interrupt Rate Control Counter  Register">
		<bitfield id="Count_Down_value" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="INTDST5_Rate_CNTL" acronym="INTDST5_Rate_CNTL" offset="0x334" width="32" description="RIO_INTDSTn_Rate_CNTL Interrupt Rate Control Counter  Register">
		<bitfield id="Count_Down_value" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="INTDST6_Rate_CNTL" acronym="INTDST6_Rate_CNTL" offset="0x338" width="32" description="RIO_INTDSTn_Rate_CNTL Interrupt Rate Control Counter  Register">
		<bitfield id="Count_Down_value" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="INTDST7_Rate_CNTL" acronym="INTDST7_Rate_CNTL" offset="0x33C" width="32" description="RIO_INTDSTn_Rate_CNTL Interrupt Rate Control Counter  Register">
		<bitfield id="Count_Down_value" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU1_Reg0" acronym="LSU1_Reg0" offset="0x400" width="32" description="Load/Store Registers for RapidIO">
		<bitfield id="RapidIO_Address_MSB" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU1_Reg1" acronym="LSU1_Reg1" offset="0x404" width="32" description="Load/Store Registers for RapidIO">
		<bitfield id="Address_LSB_Config_offset" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU1_Reg2" acronym="LSU1_Reg2" offset="0x408" width="32" description="Load/Store Registers for RapidIO">
		<bitfield id="DSP_Address" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU1_Reg3" acronym="LSU1_Reg3" offset="0x40c" width="32" description="Load/Store Registers for RapidIO">
		<bitfield id="Reserved" width="20" begin="31" end="12" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Byte_Count" width="12" begin="11" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU1_Reg4" acronym="LSU1_Reg4" offset="0x410" width="32" description="Load/Store Registers for RapidIO">
		<bitfield id="OutPortID" width="2" begin="31" end="30" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Priority" width="2" begin="29" end="28" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Xambs" width="2" begin="27" end="26" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ID_Size" width="2" begin="25" end="24" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DestID" width="16" begin="23" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="7" begin="7" end="1" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Interrupt_Req" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU1_Reg5" acronym="LSU1_Reg5" offset="0x414" width="32" description="Load/Store Registers for RapidIO">
		<bitfield id="Drbll_Info" width="16" begin="31" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Hop_Count" width="8" begin="15" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Packet_Type" width="8" begin="7" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU1_Reg6" acronym="LSU1_Reg6" offset="0x418" width="32" description="Load/Store Registers for RapidIO">
		<bitfield id="Completion_Code" width="4" begin="4" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="BSY" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU1_FLOW_MASKS" acronym="LSU1_FLOW_MASKS" offset="0x41C" width="32" description="Core0 LSUCongestion Control Flow Masks">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="FLOW_MASK15" width="1" begin="15" end="15" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK14" width="1" begin="14" end="14" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK13" width="1" begin="13" end="13" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK12" width="1" begin="12" end="12" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK11" width="1" begin="11" end="11" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK10" width="1" begin="10" end="10" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK9" width="1" begin="9" end="9" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK8" width="1" begin="8" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK7" width="1" begin="7" end="7" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK6" width="1" begin="6" end="6" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK5" width="1" begin="5" end="5" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK4" width="1" begin="4" end="4" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK3" width="1" begin="3" end="3" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK2" width="1" begin="2" end="2" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK1" width="1" begin="1" end="1" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK0" width="1" begin="0" end="0" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU2_Reg0" acronym="LSU2_Reg0" offset="0x420" width="32" description="Load/Store Registers for RapidIO">
		<bitfield id="RapidIO_Address_MSB" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU2_Reg1" acronym="LSU2_Reg1" offset="0x424" width="32" description="Load/Store Registers for RapidIO">
		<bitfield id="Address_LSB_Config_offset" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU2_Reg2" acronym="LSU2_Reg2" offset="0x428" width="32" description="Load/Store Registers for RapidIO">
		<bitfield id="DSP_Address" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU2_Reg3" acronym="LSU2_Reg3" offset="0x42c" width="32" description="Load/Store Registers for RapidIO">
		<bitfield id="Reserved" width="20" begin="31" end="12" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Byte_Count" width="12" begin="11" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU2_Reg4" acronym="LSU2_Reg4" offset="0x430" width="32" description="Load/Store Registers for RapidIO">
		<bitfield id="OutPortID" width="2" begin="31" end="30" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Priority" width="2" begin="29" end="28" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Xambs" width="2" begin="27" end="26" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ID_Size" width="2" begin="25" end="24" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DestID" width="16" begin="23" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="7" begin="7" end="1" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Interrupt_Req" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU2_Reg5" acronym="LSU2_Reg5" offset="0x434" width="32" description="Load/Store Registers for RapidIO">
		<bitfield id="Drbll_Info" width="16" begin="31" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Hop_Count" width="8" begin="15" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Packet_Type" width="8" begin="7" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU2_Reg6" acronym="LSU2_Reg6" offset="0x438" width="32" description="Load/Store Registers for RapidIO">
		<bitfield id="Completion_Code" width="4" begin="4" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="BSY" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU2_FLOW_MASKS" acronym="LSU2_FLOW_MASKS" offset="0x43C" width="32" description="Core0 LSUCongestion Control Flow Masks">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="FLOW_MASK15" width="1" begin="15" end="15" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK14" width="1" begin="14" end="14" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK13" width="1" begin="13" end="13" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK12" width="1" begin="12" end="12" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK11" width="1" begin="11" end="11" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK10" width="1" begin="10" end="10" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK9" width="1" begin="9" end="9" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK8" width="1" begin="8" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK7" width="1" begin="7" end="7" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK6" width="1" begin="6" end="6" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK5" width="1" begin="5" end="5" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK4" width="1" begin="4" end="4" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK3" width="1" begin="3" end="3" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK2" width="1" begin="2" end="2" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK1" width="1" begin="1" end="1" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK0" width="1" begin="0" end="0" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU3_Reg0" acronym="LSU3_Reg0" offset="0x440" width="32" description="Load/Store Registers for RapidIO">
		<bitfield id="RapidIO_Address_MSB" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU3_Reg1" acronym="LSU3_Reg1" offset="0x444" width="32" description="Load/Store Registers for RapidIO">
		<bitfield id="Address_LSB_Config_offset" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU3_Reg2" acronym="LSU3_Reg2" offset="0x448" width="32" description="Load/Store Registers for RapidIO">
		<bitfield id="DSP_Address" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU3_Reg3" acronym="LSU3_Reg3" offset="0x44c" width="32" description="Load/Store Registers for RapidIO">
		<bitfield id="Reserved" width="20" begin="31" end="12" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Byte_Count" width="12" begin="11" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU3_Reg4" acronym="LSU3_Reg4" offset="0x450" width="32" description="Load/Store Registers for RapidIO">
		<bitfield id="OutPortID" width="2" begin="31" end="30" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Priority" width="2" begin="29" end="28" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Xambs" width="2" begin="27" end="26" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ID_Size" width="2" begin="25" end="24" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DestID" width="16" begin="23" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="7" begin="7" end="1" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Interrupt_Req" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU3_Reg5" acronym="LSU3_Reg5" offset="0x454" width="32" description="Load/Store Registers for RapidIO">
		<bitfield id="Drbll_Info" width="16" begin="31" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Hop_Count" width="8" begin="15" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Packet_Type" width="8" begin="7" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU3_Reg6" acronym="LSU3_Reg6" offset="0x458" width="32" description="Load/Store Registers for RapidIO">
		<bitfield id="Completion_Code" width="4" begin="4" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="BSY" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU3_FLOW_MASKS" acronym="LSU3_FLOW_MASKS" offset="0x45C" width="32" description="Core0 LSUCongestion Control Flow Masks">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="FLOW_MASK15" width="1" begin="15" end="15" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK14" width="1" begin="14" end="14" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK13" width="1" begin="13" end="13" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK12" width="1" begin="12" end="12" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK11" width="1" begin="11" end="11" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK10" width="1" begin="10" end="10" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK9" width="1" begin="9" end="9" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK8" width="1" begin="8" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK7" width="1" begin="7" end="7" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK6" width="1" begin="6" end="6" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK5" width="1" begin="5" end="5" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK4" width="1" begin="4" end="4" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK3" width="1" begin="3" end="3" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK2" width="1" begin="2" end="2" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK1" width="1" begin="1" end="1" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK0" width="1" begin="0" end="0" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU4_Reg0" acronym="LSU4_Reg0" offset="0x460" width="32" description="Load/Store Registers for RapidIO">
		<bitfield id="RapidIO_Address_MSB" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU4_Reg1" acronym="LSU4_Reg1" offset="0x464" width="32" description="Load/Store Registers for RapidIO">
		<bitfield id="Address_LSB_Config_offset" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU4_Reg2" acronym="LSU4_Reg2" offset="0x468" width="32" description="Load/Store Registers for RapidIO">
		<bitfield id="DSP_Address" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU4_Reg3" acronym="LSU4_Reg3" offset="0x46c" width="32" description="Load/Store Registers for RapidIO">
		<bitfield id="Reserved" width="20" begin="31" end="12" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Byte_Count" width="12" begin="11" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU4_Reg4" acronym="LSU4_Reg4" offset="0x470" width="32" description="Load/Store Registers for RapidIO">
		<bitfield id="OutPortID" width="2" begin="31" end="30" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Priority" width="2" begin="29" end="28" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Xambs" width="2" begin="27" end="26" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ID_Size" width="2" begin="25" end="24" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DestID" width="16" begin="23" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="7" begin="7" end="1" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Interrupt_Req" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU4_Reg5" acronym="LSU4_Reg5" offset="0x474" width="32" description="Load/Store Registers for RapidIO">
		<bitfield id="Drbll_Info" width="16" begin="31" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Hop_Count" width="8" begin="15" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Packet_Type" width="8" begin="7" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU4_Reg6" acronym="LSU4_Reg6" offset="0x478" width="32" description="Load/Store Registers for RapidIO">
		<bitfield id="Completion_Code" width="4" begin="4" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="BSY" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LSU4_FLOW_MASKS" acronym="LSU4_FLOW_MASKS" offset="0x47C" width="32" description="Core0 LSUCongestion Control Flow Masks">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="FLOW_MASK15" width="1" begin="15" end="15" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK14" width="1" begin="14" end="14" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK13" width="1" begin="13" end="13" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK12" width="1" begin="12" end="12" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK11" width="1" begin="11" end="11" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK10" width="1" begin="10" end="10" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK9" width="1" begin="9" end="9" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK8" width="1" begin="8" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK7" width="1" begin="7" end="7" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK6" width="1" begin="6" end="6" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK5" width="1" begin="5" end="5" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK4" width="1" begin="4" end="4" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK3" width="1" begin="3" end="3" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK2" width="1" begin="2" end="2" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK1" width="1" begin="1" end="1" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="FLOW_MASK0" width="1" begin="0" end="0" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue0_TxDMA_HDP" acronym="Queue0_TxDMA_HDP" offset="0x500" width="32" description="TX DMA State HDP ">
		<bitfield id="TX_HDP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue1_TxDMA_HDP" acronym="Queue1_TxDMA_HDP" offset="0x504" width="32" description="TX DMA State HDP ">
		<bitfield id="TX_HDP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue2_TxDMA_HDP" acronym="Queue2_TxDMA_HDP" offset="0x508" width="32" description="TX DMA State HDP ">
		<bitfield id="TX_HDP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue3_TxDMA_HDP" acronym="Queue3_TxDMA_HDP" offset="0x50c" width="32" description="TX DMA State HDP ">
		<bitfield id="TX_HDP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue4_TxDMA_HDP" acronym="Queue4_TxDMA_HDP" offset="0x510" width="32" description="TX DMA State HDP ">
		<bitfield id="TX_HDP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue5_TxDMA_HDP" acronym="Queue5_TxDMA_HDP" offset="0x514" width="32" description="TX DMA State HDP ">
		<bitfield id="TX_HDP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue6_TxDMA_HDP" acronym="Queue6_TxDMA_HDP" offset="0x518" width="32" description="TX DMA State HDP ">
		<bitfield id="TX_HDP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue7_TxDMA_HDP" acronym="Queue7_TxDMA_HDP" offset="0x51c" width="32" description="TX DMA State HDP ">
		<bitfield id="TX_HDP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue8_TxDMA_HDP" acronym="Queue8_TxDMA_HDP" offset="0x520" width="32" description="TX DMA State HDP ">
		<bitfield id="TX_HDP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue9_TxDMA_HDP" acronym="Queue9_TxDMA_HDP" offset="0x524" width="32" description="TX DMA State HDP ">
		<bitfield id="TX_HDP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue10_TxDMA_HDP" acronym="Queue10_TxDMA_HDP" offset="0x528" width="32" description="TX DMA State HDP ">
		<bitfield id="TX_HDP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue11_TxDMA_HDP" acronym="Queue11_TxDMA_HDP" offset="0x52C" width="32" description="TX DMA State HDP ">
		<bitfield id="TX_HDP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue12_TxDMA_HDP" acronym="Queue12_TxDMA_HDP" offset="0x530" width="32" description="TX DMA State HDP ">
		<bitfield id="TX_HDP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue13_TxDMA_HDP" acronym="Queue13_TxDMA_HDP" offset="0x534" width="32" description="TX DMA State HDP ">
		<bitfield id="TX_HDP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue14_TxDMA_HDP" acronym="Queue14_TxDMA_HDP" offset="0x538" width="32" description="TX DMA State HDP ">
		<bitfield id="TX_HDP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue15_TxDMA_HDP" acronym="Queue15_TxDMA_HDP" offset="0x53C" width="32" description="TX DMA State HDP ">
		<bitfield id="TX_HDP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue0_TxDMA_CP" acronym="Queue0_TxDMA_CP" offset="0x580" width="32" description="TX DMA State CP ">
		<bitfield id="TX_CP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue1_TxDMA_CP" acronym="Queue1_TxDMA_CP" offset="0x584" width="32" description="TX DMA State CP ">
		<bitfield id="TX_CP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue2_TxDMA_CP" acronym="Queue2_TxDMA_CP" offset="0x588" width="32" description="TX DMA State CP ">
		<bitfield id="TX_CP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue3_TxDMA_CP" acronym="Queue3_TxDMA_CP" offset="0x58c" width="32" description="TX DMA State CP ">
		<bitfield id="TX_CP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue4_TxDMA_CP" acronym="Queue4_TxDMA_CP" offset="0x590" width="32" description="TX DMA State CP ">
		<bitfield id="TX_CP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue5_TxDMA_CP" acronym="Queue5_TxDMA_CP" offset="0x594" width="32" description="TX DMA State CP ">
		<bitfield id="TX_CP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue6_TxDMA_CP" acronym="Queue6_TxDMA_CP" offset="0x598" width="32" description="TX DMA State CP ">
		<bitfield id="TX_CP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue7_TxDMA_CP" acronym="Queue7_TxDMA_CP" offset="0x59c" width="32" description="TX DMA State CP ">
		<bitfield id="TX_CP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue8_TxDMA_CP" acronym="Queue8_TxDMA_CP" offset="0x5A0" width="32" description="TX DMA State CP ">
		<bitfield id="TX_CP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue9_TxDMA_CP" acronym="Queue9_TxDMA_CP" offset="0x5A4" width="32" description="TX DMA State CP ">
		<bitfield id="TX_CP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue10_TxDMA_CP" acronym="Queue10_TxDMA_CP" offset="0x5A8" width="32" description="TX DMA State CP ">
		<bitfield id="TX_CP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue11_TxDMA_CP" acronym="Queue11_TxDMA_CP" offset="0x5AC" width="32" description="TX DMA State CP ">
		<bitfield id="TX_CP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue12_TxDMA_CP" acronym="Queue12_TxDMA_CP" offset="0x5B0" width="32" description="TX DMA State CP ">
		<bitfield id="TX_CP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue13_TxDMA_CP" acronym="Queue13_TxDMA_CP" offset="0x5B4" width="32" description="TX DMA State CP ">
		<bitfield id="TX_CP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue14_TxDMA_CP" acronym="Queue14_TxDMA_CP" offset="0x5B8" width="32" description="TX DMA State CP ">
		<bitfield id="TX_CP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue15_TxDMA_CP" acronym="Queue15_TxDMA_CP" offset="0x5BC" width="32" description="TX DMA State CP ">
		<bitfield id="TX_CP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue0_RXDMA_HDP" acronym="Queue0_RXDMA_HDP" offset="0x600" width="32" description="RX DMA State HDP ">
		<bitfield id="RX_HDP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue1_RXDMA_HDP" acronym="Queue1_RXDMA_HDP" offset="0x604" width="32" description="RX DMA State HDP ">
		<bitfield id="RX_HDP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue2_RXDMA_HDP" acronym="Queue2_RXDMA_HDP" offset="0x608" width="32" description="RX DMA State HDP ">
		<bitfield id="RX_HDP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue3_RXDMA_HDP" acronym="Queue3_RXDMA_HDP" offset="0x60c" width="32" description="RX DMA State HDP ">
		<bitfield id="RX_HDP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue4_RXDMA_HDP" acronym="Queue4_RXDMA_HDP" offset="0x610" width="32" description="RX DMA State HDP ">
		<bitfield id="RX_HDP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue5_RXDMA_HDP" acronym="Queue5_RXDMA_HDP" offset="0x614" width="32" description="RX DMA State HDP ">
		<bitfield id="RX_HDP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue6_RXDMA_HDP" acronym="Queue6_RXDMA_HDP" offset="0x618" width="32" description="RX DMA State HDP ">
		<bitfield id="RX_HDP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue7_RXDMA_HDP" acronym="Queue7_RXDMA_HDP" offset="0x61C" width="32" description="RX DMA State HDP ">
		<bitfield id="RX_HDP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue8_RXDMA_HDP" acronym="Queue8_RXDMA_HDP" offset="0x620" width="32" description="RX DMA State HDP ">
		<bitfield id="RX_HDP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue9_RXDMA_HDP" acronym="Queue9_RXDMA_HDP" offset="0x624" width="32" description="RX DMA State HDP ">
		<bitfield id="RX_HDP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue10_RXDMA_HDP" acronym="Queue10_RXDMA_HDP" offset="0x628" width="32" description="RX DMA State HDP ">
		<bitfield id="RX_HDP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue11_RXDMA_HDP" acronym="Queue11_RXDMA_HDP" offset="0x62C" width="32" description="RX DMA State HDP ">
		<bitfield id="RX_HDP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue12_RXDMA_HDP" acronym="Queue12_RXDMA_HDP" offset="0x630" width="32" description="RX DMA State HDP ">
		<bitfield id="RX_HDP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue13_RXDMA_HDP" acronym="Queue13_RXDMA_HDP" offset="0x634" width="32" description="RX DMA State HDP ">
		<bitfield id="RX_HDP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue14_RXDMA_HDP" acronym="Queue14_RXDMA_HDP" offset="0x638" width="32" description="RX DMA State HDP ">
		<bitfield id="RX_HDP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue15_RXDMA_HDP" acronym="Queue15_RXDMA_HDP" offset="0x63C" width="32" description="RX DMA State HDP ">
		<bitfield id="RX_HDP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue0_RXDMA_CP" acronym="Queue0_RXDMA_CP" offset="0x680" width="32" description="RX DMA State CP ">
		<bitfield id="RX_CP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue1_RXDMA_CP" acronym="Queue1_RXDMA_CP" offset="0x684" width="32" description="RX DMA State CP ">
		<bitfield id="RX_CP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue2_RXDMA_CP" acronym="Queue2_RXDMA_CP" offset="0x688" width="32" description="RX DMA State CP ">
		<bitfield id="RX_CP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue3_RXDMA_CP" acronym="Queue3_RXDMA_CP" offset="0x68C" width="32" description="RX DMA State CP ">
		<bitfield id="RX_CP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue4_RXDMA_CP" acronym="Queue4_RXDMA_CP" offset="0x690" width="32" description="RX DMA State CP ">
		<bitfield id="RX_CP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue5_RXDMA_CP" acronym="Queue5_RXDMA_CP" offset="0x694" width="32" description="RX DMA State CP ">
		<bitfield id="RX_CP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue6_RXDMA_CP" acronym="Queue6_RXDMA_CP" offset="0x698" width="32" description="RX DMA State CP ">
		<bitfield id="RX_CP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue7_RXDMA_CP" acronym="Queue7_RXDMA_CP" offset="0x69c" width="32" description="RX DMA State CP ">
		<bitfield id="RX_CP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue8_RXDMA_CP" acronym="Queue8_RXDMA_CP" offset="0x6A0" width="32" description="RX DMA State CP ">
		<bitfield id="RX_CP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue9_RXDMA_CP" acronym="Queue9_RXDMA_CP" offset="0x6A4" width="32" description="RX DMA State CP ">
		<bitfield id="RX_CP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue10_RXDMA_CP" acronym="Queue10_RXDMA_CP" offset="0x6A8" width="32" description="RX DMA State CP ">
		<bitfield id="RX_CP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue11_RXDMA_CP" acronym="Queue11_RXDMA_CP" offset="0x6AC" width="32" description="RX DMA State CP ">
		<bitfield id="RX_CP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue12_RXDMA_CP" acronym="Queue12_RXDMA_CP" offset="0x6B0" width="32" description="RX DMA State CP ">
		<bitfield id="RX_CP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue13_RXDMA_CP" acronym="Queue13_RXDMA_CP" offset="0x6B4" width="32" description="RX DMA State CP ">
		<bitfield id="RX_CP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue14_RXDMA_CP" acronym="Queue14_RXDMA_CP" offset="0x6B8" width="32" description="RX DMA State CP ">
		<bitfield id="RX_CP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="Queue15_RXDMA_CP" acronym="Queue15_RXDMA_CP" offset="0x6BC" width="32" description="RX DMA State CP ">
		<bitfield id="RX_CP" width="32" begin="31" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="TX_QUEUE_TEAR_DOWN" acronym="TX_QUEUE_TEAR_DOWN" offset="0x700" width="32" description="TX Queue Tear-down">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Queue15_Tear_Dwn" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue14_Tear_Dwn" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue13_Tear_Dwn" width="1" begin="13" end="13" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue12_Tear_Dwn" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue11_Tear_Dwn" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue10_Tear_Dwn" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue9_Tear_Dwn" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue8_Tear_Dwn" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue7_Tear_Dwn" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue6_Tear_Dwn" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue5_Tear_Dwn" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue4_Tear_Dwn" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue3_Tear_Dwn" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue2_Tear_Dwn" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue1_Tear_Dwn" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue0_Tear_Dwn" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
	</register>
	<register id="TX_CPPI_FLOW_MASK0" acronym="TX_CPPI_FLOW_MASK0" offset="0x704" width="32" description="TX CPPI SUPPORTED FLOW MASK">
		<bitfield id="QUEUE1_FLOW_MASK15" width="1" begin="31" end="31" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE1_FLOW_MASK14" width="1" begin="30" end="30" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE1_FLOW_MASK13" width="1" begin="29" end="29" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE1_FLOW_MASK12" width="1" begin="28" end="28" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE1_FLOW_MASK11" width="1" begin="27" end="27" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE1_FLOW_MASK10" width="1" begin="26" end="26" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE1_FLOW_MASK9" width="1" begin="25" end="25" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE1_FLOW_MASK8" width="1" begin="24" end="24" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE1_FLOW_MASK7" width="1" begin="23" end="23" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE1_FLOW_MASK6" width="1" begin="22" end="22" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE1_FLOW_MASK5" width="1" begin="21" end="21" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE1_FLOW_MASK4" width="1" begin="20" end="20" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE1_FLOW_MASK3" width="1" begin="19" end="19" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE1_FLOW_MASK2" width="1" begin="18" end="18" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE1_FLOW_MASK1" width="1" begin="17" end="17" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE1_FLOW_MASK0" width="1" begin="16" end="16" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE0_FLOW_MASK15" width="1" begin="15" end="15" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE0_FLOW_MASK14" width="1" begin="14" end="14" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE0_FLOW_MASK13" width="1" begin="13" end="13" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE0_FLOW_MASK12" width="1" begin="12" end="12" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE0_FLOW_MASK11" width="1" begin="11" end="11" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE0_FLOW_MASK10" width="1" begin="10" end="10" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE0_FLOW_MASK9" width="1" begin="9" end="9" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE0_FLOW_MASK8" width="1" begin="8" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE0_FLOW_MASK7" width="1" begin="7" end="7" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE0_FLOW_MASK6" width="1" begin="6" end="6" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE0_FLOW_MASK5" width="1" begin="5" end="5" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE0_FLOW_MASK4" width="1" begin="4" end="4" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE0_FLOW_MASK3" width="1" begin="3" end="3" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE0_FLOW_MASK2" width="1" begin="2" end="2" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE0_FLOW_MASK1" width="1" begin="1" end="1" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE0_FLOW_MASK0" width="1" begin="0" end="0" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="TX_CPPI_FLOW_MASK1" acronym="TX_CPPI_FLOW_MASK1" offset="0x708" width="32" description="TX CPPI SUPPORTED FLOW MASK">
		<bitfield id="QUEUE3_FLOW_MASK15" width="1" begin="31" end="31" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE3_FLOW_MASK14" width="1" begin="30" end="30" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE3_FLOW_MASK13" width="1" begin="29" end="29" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE3_FLOW_MASK12" width="1" begin="28" end="28" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE3_FLOW_MASK11" width="1" begin="27" end="27" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE3_FLOW_MASK10" width="1" begin="26" end="26" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE3_FLOW_MASK9" width="1" begin="25" end="25" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE3_FLOW_MASK8" width="1" begin="24" end="24" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE3_FLOW_MASK7" width="1" begin="23" end="23" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE3_FLOW_MASK6" width="1" begin="22" end="22" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE3_FLOW_MASK5" width="1" begin="21" end="21" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE3_FLOW_MASK4" width="1" begin="20" end="20" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE3_FLOW_MASK3" width="1" begin="19" end="19" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE3_FLOW_MASK2" width="1" begin="18" end="18" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE3_FLOW_MASK1" width="1" begin="17" end="17" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE3_FLOW_MASK0" width="1" begin="16" end="16" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE2_FLOW_MASK15" width="1" begin="15" end="15" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE2_FLOW_MASK14" width="1" begin="14" end="14" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE2_FLOW_MASK13" width="1" begin="13" end="13" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE2_FLOW_MASK12" width="1" begin="12" end="12" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE2_FLOW_MASK11" width="1" begin="11" end="11" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE2_FLOW_MASK10" width="1" begin="10" end="10" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE2_FLOW_MASK9" width="1" begin="9" end="9" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE2_FLOW_MASK8" width="1" begin="8" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE2_FLOW_MASK7" width="1" begin="7" end="7" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE2_FLOW_MASK6" width="1" begin="6" end="6" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE2_FLOW_MASK5" width="1" begin="5" end="5" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE2_FLOW_MASK4" width="1" begin="4" end="4" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE2_FLOW_MASK3" width="1" begin="3" end="3" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE2_FLOW_MASK2" width="1" begin="2" end="2" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE2_FLOW_MASK1" width="1" begin="1" end="1" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE2_FLOW_MASK0" width="1" begin="0" end="0" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="TX_CPPI_FLOW_MASK2" acronym="TX_CPPI_FLOW_MASK2" offset="0x70C" width="32" description="TX CPPI SUPPORTED FLOW MASK">
		<bitfield id="QUEUE5_FLOW_MASK15" width="1" begin="31" end="31" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE5_FLOW_MASK14" width="1" begin="30" end="30" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE5_FLOW_MASK13" width="1" begin="29" end="29" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE5_FLOW_MASK12" width="1" begin="28" end="28" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE5_FLOW_MASK11" width="1" begin="27" end="27" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE5_FLOW_MASK10" width="1" begin="26" end="26" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE5_FLOW_MASK9" width="1" begin="25" end="25" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE5_FLOW_MASK8" width="1" begin="24" end="24" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE5_FLOW_MASK7" width="1" begin="23" end="23" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE5_FLOW_MASK6" width="1" begin="22" end="22" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE5_FLOW_MASK5" width="1" begin="21" end="21" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE5_FLOW_MASK4" width="1" begin="20" end="20" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE5_FLOW_MASK3" width="1" begin="19" end="19" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE5_FLOW_MASK2" width="1" begin="18" end="18" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE5_FLOW_MASK1" width="1" begin="17" end="17" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE5_FLOW_MASK0" width="1" begin="16" end="16" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE4_FLOW_MASK15" width="1" begin="15" end="15" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE4_FLOW_MASK14" width="1" begin="14" end="14" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE4_FLOW_MASK13" width="1" begin="13" end="13" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE4_FLOW_MASK12" width="1" begin="12" end="12" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE4_FLOW_MASK11" width="1" begin="11" end="11" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE4_FLOW_MASK10" width="1" begin="10" end="10" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE4_FLOW_MASK9" width="1" begin="9" end="9" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE4_FLOW_MASK8" width="1" begin="8" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE4_FLOW_MASK7" width="1" begin="7" end="7" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE4_FLOW_MASK6" width="1" begin="6" end="6" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE4_FLOW_MASK5" width="1" begin="5" end="5" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE4_FLOW_MASK4" width="1" begin="4" end="4" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE4_FLOW_MASK3" width="1" begin="3" end="3" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE4_FLOW_MASK2" width="1" begin="2" end="2" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE4_FLOW_MASK1" width="1" begin="1" end="1" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE4_FLOW_MASK0" width="1" begin="0" end="0" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="TX_CPPI_FLOW_MASK3" acronym="TX_CPPI_FLOW_MASK3" offset="0x710" width="32" description="TX CPPI SUPPORTED FLOW MASK">
		<bitfield id="QUEUE7_FLOW_MASK15" width="1" begin="31" end="31" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE7_FLOW_MASK14" width="1" begin="30" end="30" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE7_FLOW_MASK13" width="1" begin="29" end="29" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE7_FLOW_MASK12" width="1" begin="28" end="28" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE7_FLOW_MASK11" width="1" begin="27" end="27" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE7_FLOW_MASK10" width="1" begin="26" end="26" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE7_FLOW_MASK9" width="1" begin="25" end="25" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE7_FLOW_MASK8" width="1" begin="24" end="24" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE7_FLOW_MASK7" width="1" begin="23" end="23" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE7_FLOW_MASK6" width="1" begin="22" end="22" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE7_FLOW_MASK5" width="1" begin="21" end="21" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE7_FLOW_MASK4" width="1" begin="20" end="20" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE7_FLOW_MASK3" width="1" begin="19" end="19" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE7_FLOW_MASK2" width="1" begin="18" end="18" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE7_FLOW_MASK1" width="1" begin="17" end="17" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE7_FLOW_MASK0" width="1" begin="16" end="16" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE6_FLOW_MASK15" width="1" begin="15" end="15" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE6_FLOW_MASK14" width="1" begin="14" end="14" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE6_FLOW_MASK13" width="1" begin="13" end="13" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE6_FLOW_MASK12" width="1" begin="12" end="12" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE6_FLOW_MASK11" width="1" begin="11" end="11" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE6_FLOW_MASK10" width="1" begin="10" end="10" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE6_FLOW_MASK9" width="1" begin="9" end="9" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE6_FLOW_MASK8" width="1" begin="8" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE6_FLOW_MASK7" width="1" begin="7" end="7" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE6_FLOW_MASK6" width="1" begin="6" end="6" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE6_FLOW_MASK5" width="1" begin="5" end="5" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE6_FLOW_MASK4" width="1" begin="4" end="4" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE6_FLOW_MASK3" width="1" begin="3" end="3" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE6_FLOW_MASK2" width="1" begin="2" end="2" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE6_FLOW_MASK1" width="1" begin="1" end="1" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE6_FLOW_MASK0" width="1" begin="0" end="0" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="TX_CPPI_FLOW_MASK4" acronym="TX_CPPI_FLOW_MASK4" offset="0x714" width="32" description="TX CPPI SUPPORTED FLOW MASK">
		<bitfield id="QUEUE9_FLOW_MASK15" width="1" begin="31" end="31" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE9_FLOW_MASK14" width="1" begin="30" end="30" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE9_FLOW_MASK13" width="1" begin="29" end="29" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE9_FLOW_MASK12" width="1" begin="28" end="28" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE9_FLOW_MASK11" width="1" begin="27" end="27" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE9_FLOW_MASK10" width="1" begin="26" end="26" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE9_FLOW_MASK9" width="1" begin="25" end="25" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE9_FLOW_MASK8" width="1" begin="24" end="24" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE9_FLOW_MASK7" width="1" begin="23" end="23" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE9_FLOW_MASK6" width="1" begin="22" end="22" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE9_FLOW_MASK5" width="1" begin="21" end="21" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE9_FLOW_MASK4" width="1" begin="20" end="20" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE9_FLOW_MASK3" width="1" begin="19" end="19" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE9_FLOW_MASK2" width="1" begin="18" end="18" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE9_FLOW_MASK1" width="1" begin="17" end="17" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE9_FLOW_MASK0" width="1" begin="16" end="16" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE8_FLOW_MASK15" width="1" begin="15" end="15" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE8_FLOW_MASK14" width="1" begin="14" end="14" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE8_FLOW_MASK13" width="1" begin="13" end="13" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE8_FLOW_MASK12" width="1" begin="12" end="12" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE8_FLOW_MASK11" width="1" begin="11" end="11" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE8_FLOW_MASK10" width="1" begin="10" end="10" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE8_FLOW_MASK9" width="1" begin="9" end="9" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE8_FLOW_MASK8" width="1" begin="8" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE8_FLOW_MASK7" width="1" begin="7" end="7" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE8_FLOW_MASK6" width="1" begin="6" end="6" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE8_FLOW_MASK5" width="1" begin="5" end="5" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE8_FLOW_MASK4" width="1" begin="4" end="4" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE8_FLOW_MASK3" width="1" begin="3" end="3" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE8_FLOW_MASK2" width="1" begin="2" end="2" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE8_FLOW_MASK1" width="1" begin="1" end="1" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE8_FLOW_MASK0" width="1" begin="0" end="0" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="TX_CPPI_FLOW_MASK5" acronym="TX_CPPI_FLOW_MASK5" offset="0x718" width="32" description="TX CPPI SUPPORTED FLOW MASK">
		<bitfield id="QUEUE11_FLOW_MASK15" width="1" begin="31" end="31" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE11_FLOW_MASK14" width="1" begin="30" end="30" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE11_FLOW_MASK13" width="1" begin="29" end="29" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE11_FLOW_MASK12" width="1" begin="28" end="28" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE11_FLOW_MASK11" width="1" begin="27" end="27" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE11_FLOW_MASK10" width="1" begin="26" end="26" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE11_FLOW_MASK9" width="1" begin="25" end="25" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE11_FLOW_MASK8" width="1" begin="24" end="24" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE11_FLOW_MASK7" width="1" begin="23" end="23" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE11_FLOW_MASK6" width="1" begin="22" end="22" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE11_FLOW_MASK5" width="1" begin="21" end="21" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE11_FLOW_MASK4" width="1" begin="20" end="20" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE11_FLOW_MASK3" width="1" begin="19" end="19" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE11_FLOW_MASK2" width="1" begin="18" end="18" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE11_FLOW_MASK1" width="1" begin="17" end="17" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE11_FLOW_MASK0" width="1" begin="16" end="16" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE10_FLOW_MASK15" width="1" begin="15" end="15" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE10_FLOW_MASK14" width="1" begin="14" end="14" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE10_FLOW_MASK13" width="1" begin="13" end="13" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE10_FLOW_MASK12" width="1" begin="12" end="12" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE10_FLOW_MASK11" width="1" begin="11" end="11" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE10_FLOW_MASK10" width="1" begin="10" end="10" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE10_FLOW_MASK9" width="1" begin="9" end="9" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE10_FLOW_MASK8" width="1" begin="8" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE10_FLOW_MASK7" width="1" begin="7" end="7" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE10_FLOW_MASK6" width="1" begin="6" end="6" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE10_FLOW_MASK5" width="1" begin="5" end="5" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE10_FLOW_MASK4" width="1" begin="4" end="4" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE10_FLOW_MASK3" width="1" begin="3" end="3" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE10_FLOW_MASK2" width="1" begin="2" end="2" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE10_FLOW_MASK1" width="1" begin="1" end="1" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE10_FLOW_MASK0" width="1" begin="0" end="0" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="TX_CPPI_FLOW_MASK6" acronym="TX_CPPI_FLOW_MASK6" offset="0x71C" width="32" description="TX CPPI SUPPORTED FLOW MASK">
		<bitfield id="QUEUE13_FLOW_MASK15" width="1" begin="31" end="31" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE13_FLOW_MASK14" width="1" begin="30" end="30" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE13_FLOW_MASK13" width="1" begin="29" end="29" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE13_FLOW_MASK12" width="1" begin="28" end="28" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE13_FLOW_MASK11" width="1" begin="27" end="27" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE13_FLOW_MASK10" width="1" begin="26" end="26" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE13_FLOW_MASK9" width="1" begin="25" end="25" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE13_FLOW_MASK8" width="1" begin="24" end="24" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE13_FLOW_MASK7" width="1" begin="23" end="23" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE13_FLOW_MASK6" width="1" begin="22" end="22" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE13_FLOW_MASK5" width="1" begin="21" end="21" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE13_FLOW_MASK4" width="1" begin="20" end="20" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE13_FLOW_MASK3" width="1" begin="19" end="19" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE13_FLOW_MASK2" width="1" begin="18" end="18" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE13_FLOW_MASK1" width="1" begin="17" end="17" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE13_FLOW_MASK0" width="1" begin="16" end="16" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE12_FLOW_MASK15" width="1" begin="15" end="15" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE12_FLOW_MASK14" width="1" begin="14" end="14" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE12_FLOW_MASK13" width="1" begin="13" end="13" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE12_FLOW_MASK12" width="1" begin="12" end="12" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE12_FLOW_MASK11" width="1" begin="11" end="11" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE12_FLOW_MASK10" width="1" begin="10" end="10" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE12_FLOW_MASK9" width="1" begin="9" end="9" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE12_FLOW_MASK8" width="1" begin="8" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE12_FLOW_MASK7" width="1" begin="7" end="7" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE12_FLOW_MASK6" width="1" begin="6" end="6" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE12_FLOW_MASK5" width="1" begin="5" end="5" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE12_FLOW_MASK4" width="1" begin="4" end="4" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE12_FLOW_MASK3" width="1" begin="3" end="3" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE12_FLOW_MASK2" width="1" begin="2" end="2" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE12_FLOW_MASK1" width="1" begin="1" end="1" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE12_FLOW_MASK0" width="1" begin="0" end="0" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="TX_CPPI_FLOW_MASK7" acronym="TX_CPPI_FLOW_MASK7" offset="0x720" width="32" description="TX CPPI SUPPORTED FLOW MASK">
		<bitfield id="QUEUE15_FLOW_MASK15" width="1" begin="31" end="31" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE15_FLOW_MASK14" width="1" begin="30" end="30" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE15_FLOW_MASK13" width="1" begin="29" end="29" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE15_FLOW_MASK12" width="1" begin="28" end="28" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE15_FLOW_MASK11" width="1" begin="27" end="27" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE15_FLOW_MASK10" width="1" begin="26" end="26" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE15_FLOW_MASK9" width="1" begin="25" end="25" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE15_FLOW_MASK8" width="1" begin="24" end="24" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE15_FLOW_MASK7" width="1" begin="23" end="23" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE15_FLOW_MASK6" width="1" begin="22" end="22" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE15_FLOW_MASK5" width="1" begin="21" end="21" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE15_FLOW_MASK4" width="1" begin="20" end="20" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE15_FLOW_MASK3" width="1" begin="19" end="19" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE15_FLOW_MASK2" width="1" begin="18" end="18" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE15_FLOW_MASK1" width="1" begin="17" end="17" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE15_FLOW_MASK0" width="1" begin="16" end="16" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE14_FLOW_MASK15" width="1" begin="15" end="15" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE14_FLOW_MASK14" width="1" begin="14" end="14" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE14_FLOW_MASK13" width="1" begin="13" end="13" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE14_FLOW_MASK12" width="1" begin="12" end="12" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE14_FLOW_MASK11" width="1" begin="11" end="11" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE14_FLOW_MASK10" width="1" begin="10" end="10" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE14_FLOW_MASK9" width="1" begin="9" end="9" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE14_FLOW_MASK8" width="1" begin="8" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE14_FLOW_MASK7" width="1" begin="7" end="7" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE14_FLOW_MASK6" width="1" begin="6" end="6" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE14_FLOW_MASK5" width="1" begin="5" end="5" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE14_FLOW_MASK4" width="1" begin="4" end="4" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE14_FLOW_MASK3" width="1" begin="3" end="3" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE14_FLOW_MASK2" width="1" begin="2" end="2" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE14_FLOW_MASK1" width="1" begin="1" end="1" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="QUEUE14_FLOW_MASK0" width="1" begin="0" end="0" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RX_QUEUE_TEAR_DOWN" acronym="RX_QUEUE_TEAR_DOWN" offset="0x740" width="32" description="RX Queue Tear-down">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Queue15_Tear_Dwn" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue14_Tear_Dwn" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue13_Tear_Dwn" width="1" begin="13" end="13" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue12_Tear_Dwn" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue11_Tear_Dwn" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue10_Tear_Dwn" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue9_Tear_Dwn" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue8_Tear_Dwn" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue7_Tear_Dwn" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue6_Tear_Dwn" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue5_Tear_Dwn" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue4_Tear_Dwn" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue3_Tear_Dwn" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue2_Tear_Dwn" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue1_Tear_Dwn" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue0_Tear_Dwn" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
	</register>
	<register id="RIO_RX_CPPI_CNTL" acronym="RIO_RX_CPPI_CNTL" offset="0x744" width="32" description="RX CPPI Mode Register">
		<bitfield id="Reserved" width="12" begin="31" end="20" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Queue19_In_Order" width="1" begin="19" end="19" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue18_In_Order" width="1" begin="18" end="18" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue17_In_Order" width="1" begin="17" end="17" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue16_In_Order" width="1" begin="16" end="16" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue15_In_Order" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue14_In_Order" width="1" begin="14" end="14" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue13_In_Order" width="1" begin="13" end="13" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue12_In_Order" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue11_In_Order" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue10_In_Order" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue9_In_Order" width="1" begin="9" end="9" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue8_In_Order" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue7_In_Order" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue6_In_Order" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue5_In_Order" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue4_In_Order" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue3_In_Order" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue2_In_Order" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue1_In_Order" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="Queue0_In_Order" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="W">
      </bitfield>
	</register>
	<register id="TX_QUEUE_CNTL0" acronym="TX_QUEUE_CNTL0" offset="0x7E0" width="32" description="TX CPPI Weighted Round Robin Control Register 0">
		<bitfield id="TX_Queue_Map3" width="8" begin="31" end="24" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="TX_Queue_Map2" width="8" begin="23" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="TX_Queue_Map1" width="8" begin="15" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="TX_Queue_Map0" width="8" begin="7" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="TX_QUEUE_CNTL1" acronym="TX_QUEUE_CNTL1" offset="0x7E4" width="32" description="TX CPPI Weighted Round Robin Control Register 1">
		<bitfield id="TX_Queue_Map7" width="8" begin="31" end="24" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="TX_Queue_Map6" width="8" begin="23" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="TX_Queue_Map5" width="8" begin="15" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="TX_Queue_Map4" width="8" begin="7" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="TX_QUEUE_CNTL2" acronym="TX_QUEUE_CNTL2" offset="0x7E8" width="32" description="TX CPPI Weighted Round Robin Control Register 2">
		<bitfield id="TX_Queue_Map11" width="8" begin="31" end="24" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="TX_Queue_Map10" width="8" begin="23" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="TX_Queue_Map9" width="8" begin="15" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="TX_Queue_Map8" width="8" begin="7" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="TX_QUEUE_CNTL3" acronym="TX_QUEUE_CNTL3" offset="0x7EC" width="32" description="TX CPPI Weighted Round Robin Control Register 3">
		<bitfield id="TX_Queue_Map15" width="8" begin="31" end="24" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="TX_Queue_Map14" width="8" begin="23" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="TX_Queue_Map13" width="8" begin="15" end="8" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="TX_Queue_Map12" width="8" begin="7" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP00_L" acronym="RXU_MAP00_L" offset="0x800" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="LETTER_MASK" width="2" begin="31" end="30" resetval="0b11" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX_MASK" width="6" begin="29" end="24" resetval="0b111111" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LETTER" width="2" begin="23" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX" width="6" begin="21" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOURCEID" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP00_H" acronym="RXU_MAP00_H" offset="0x804" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="tt" width="2" begin="9" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="7" end="6" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="QUEUE_ID" width="4" begin="5" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREMISCUOUS" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEGMENT_MAPPING" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP01_L" acronym="RXU_MAP01_L" offset="0x808" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="LETTER_MASK" width="2" begin="31" end="30" resetval="0b11" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX_MASK" width="6" begin="29" end="24" resetval="0b111111" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LETTER" width="2" begin="23" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX" width="6" begin="21" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOURCEID" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP01_H" acronym="RXU_MAP01_H" offset="0x80C" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="tt" width="2" begin="9" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="7" end="6" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="QUEUE_ID" width="4" begin="5" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREMISCUOUS" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEGMENT_MAPPING" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP02_L" acronym="RXU_MAP02_L" offset="0x810" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="LETTER_MASK" width="2" begin="31" end="30" resetval="0b11" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX_MASK" width="6" begin="29" end="24" resetval="0b111111" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LETTER" width="2" begin="23" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX" width="6" begin="21" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOURCEID" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP02_H" acronym="RXU_MAP02_H" offset="0x814" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="tt" width="2" begin="9" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="7" end="6" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="QUEUE_ID" width="4" begin="5" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREMISCUOUS" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEGMENT_MAPPING" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP03_L" acronym="RXU_MAP03_L" offset="0x818" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="LETTER_MASK" width="2" begin="31" end="30" resetval="0b11" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX_MASK" width="6" begin="29" end="24" resetval="0b111111" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LETTER" width="2" begin="23" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX" width="6" begin="21" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOURCEID" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP03_H" acronym="RXU_MAP03_H" offset="0x81C" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="tt" width="2" begin="9" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="7" end="6" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="QUEUE_ID" width="4" begin="5" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREMISCUOUS" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEGMENT_MAPPING" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP04_L" acronym="RXU_MAP04_L" offset="0x820" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="LETTER_MASK" width="2" begin="31" end="30" resetval="0b11" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX_MASK" width="6" begin="29" end="24" resetval="0b111111" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LETTER" width="2" begin="23" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX" width="6" begin="21" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOURCEID" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP04_H" acronym="RXU_MAP04_H" offset="0x824" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="tt" width="2" begin="9" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="7" end="6" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="QUEUE_ID" width="4" begin="5" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREMISCUOUS" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEGMENT_MAPPING" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP05_L" acronym="RXU_MAP05_L" offset="0x828" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="LETTER_MASK" width="2" begin="31" end="30" resetval="0b11" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX_MASK" width="6" begin="29" end="24" resetval="0b111111" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LETTER" width="2" begin="23" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX" width="6" begin="21" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOURCEID" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP05_H" acronym="RXU_MAP05_H" offset="0x82C" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="tt" width="2" begin="9" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="7" end="6" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="QUEUE_ID" width="4" begin="5" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREMISCUOUS" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEGMENT_MAPPING" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP06_L" acronym="RXU_MAP06_L" offset="0x830" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="LETTER_MASK" width="2" begin="31" end="30" resetval="0b11" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX_MASK" width="6" begin="29" end="24" resetval="0b111111" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LETTER" width="2" begin="23" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX" width="6" begin="21" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOURCEID" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP06_H" acronym="RXU_MAP06_H" offset="0x834" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="tt" width="2" begin="9" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="7" end="6" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="QUEUE_ID" width="4" begin="5" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREMISCUOUS" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEGMENT_MAPPING" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP07_L" acronym="RXU_MAP07_L" offset="0x838" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="LETTER_MASK" width="2" begin="31" end="30" resetval="0b11" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX_MASK" width="6" begin="29" end="24" resetval="0b111111" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LETTER" width="2" begin="23" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX" width="6" begin="21" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOURCEID" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP07_H" acronym="RXU_MAP07_H" offset="0x83C" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="tt" width="2" begin="9" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="7" end="6" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="QUEUE_ID" width="4" begin="5" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREMISCUOUS" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEGMENT_MAPPING" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP08_L" acronym="RXU_MAP08_L" offset="0x840" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="LETTER_MASK" width="2" begin="31" end="30" resetval="0b11" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX_MASK" width="6" begin="29" end="24" resetval="0b111111" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LETTER" width="2" begin="23" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX" width="6" begin="21" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOURCEID" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP08_H" acronym="RXU_MAP08_H" offset="0x844" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="tt" width="2" begin="9" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="7" end="6" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="QUEUE_ID" width="4" begin="5" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREMISCUOUS" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEGMENT_MAPPING" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP09_L" acronym="RXU_MAP09_L" offset="0x848" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="LETTER_MASK" width="2" begin="31" end="30" resetval="0b11" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX_MASK" width="6" begin="29" end="24" resetval="0b111111" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LETTER" width="2" begin="23" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX" width="6" begin="21" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOURCEID" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP09_H" acronym="RXU_MAP09_H" offset="0x84C" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="tt" width="2" begin="9" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="7" end="6" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="QUEUE_ID" width="4" begin="5" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREMISCUOUS" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEGMENT_MAPPING" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP10_L" acronym="RXU_MAP10_L" offset="0x850" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="LETTER_MASK" width="2" begin="31" end="30" resetval="0b11" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX_MASK" width="6" begin="29" end="24" resetval="0b111111" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LETTER" width="2" begin="23" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX" width="6" begin="21" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOURCEID" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP10_H" acronym="RXU_MAP10_H" offset="0x854" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="tt" width="2" begin="9" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="7" end="6" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="QUEUE_ID" width="4" begin="5" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREMISCUOUS" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEGMENT_MAPPING" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP11_L" acronym="RXU_MAP11_L" offset="0x858" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="LETTER_MASK" width="2" begin="31" end="30" resetval="0b11" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX_MASK" width="6" begin="29" end="24" resetval="0b111111" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LETTER" width="2" begin="23" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX" width="6" begin="21" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOURCEID" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP11_H" acronym="RXU_MAP11_H" offset="0x85C" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="tt" width="2" begin="9" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="7" end="6" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="QUEUE_ID" width="4" begin="5" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREMISCUOUS" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEGMENT_MAPPING" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP12_L" acronym="RXU_MAP12_L" offset="0x860" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="LETTER_MASK" width="2" begin="31" end="30" resetval="0b11" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX_MASK" width="6" begin="29" end="24" resetval="0b111111" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LETTER" width="2" begin="23" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX" width="6" begin="21" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOURCEID" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP12_H" acronym="RXU_MAP12_H" offset="0x864" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="tt" width="2" begin="9" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="7" end="6" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="QUEUE_ID" width="4" begin="5" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREMISCUOUS" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEGMENT_MAPPING" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP13_L" acronym="RXU_MAP13_L" offset="0x868" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="LETTER_MASK" width="2" begin="31" end="30" resetval="0b11" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX_MASK" width="6" begin="29" end="24" resetval="0b111111" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LETTER" width="2" begin="23" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX" width="6" begin="21" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOURCEID" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP13_H" acronym="RXU_MAP13_H" offset="0x86C" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="tt" width="2" begin="9" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="7" end="6" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="QUEUE_ID" width="4" begin="5" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREMISCUOUS" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEGMENT_MAPPING" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP14_L" acronym="RXU_MAP14_L" offset="0x870" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="LETTER_MASK" width="2" begin="31" end="30" resetval="0b11" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX_MASK" width="6" begin="29" end="24" resetval="0b111111" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LETTER" width="2" begin="23" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX" width="6" begin="21" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOURCEID" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP14_H" acronym="RXU_MAP14_H" offset="0x874" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="tt" width="2" begin="9" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="7" end="6" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="QUEUE_ID" width="4" begin="5" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREMISCUOUS" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEGMENT_MAPPING" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP15_L" acronym="RXU_MAP15_L" offset="0x878" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="LETTER_MASK" width="2" begin="31" end="30" resetval="0b11" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX_MASK" width="6" begin="29" end="24" resetval="0b111111" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LETTER" width="2" begin="23" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX" width="6" begin="21" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOURCEID" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP15_H" acronym="RXU_MAP15_H" offset="0x87C" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="tt" width="2" begin="9" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="7" end="6" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="QUEUE_ID" width="4" begin="5" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREMISCUOUS" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEGMENT_MAPPING" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP16_L" acronym="RXU_MAP16_L" offset="0x880" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="LETTER_MASK" width="2" begin="31" end="30" resetval="0b11" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX_MASK" width="6" begin="29" end="24" resetval="0b111111" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LETTER" width="2" begin="23" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX" width="6" begin="21" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOURCEID" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP16_H" acronym="RXU_MAP16_H" offset="0x884" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="tt" width="2" begin="9" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="7" end="6" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="QUEUE_ID" width="4" begin="5" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREMISCUOUS" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEGMENT_MAPPING" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP17_L" acronym="RXU_MAP17_L" offset="0x888" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="LETTER_MASK" width="2" begin="31" end="30" resetval="0b11" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX_MASK" width="6" begin="29" end="24" resetval="0b111111" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LETTER" width="2" begin="23" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX" width="6" begin="21" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOURCEID" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP17_H" acronym="RXU_MAP17_H" offset="0x88C" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="tt" width="2" begin="9" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="7" end="6" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="QUEUE_ID" width="4" begin="5" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREMISCUOUS" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEGMENT_MAPPING" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP18_L" acronym="RXU_MAP18_L" offset="0x890" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="LETTER_MASK" width="2" begin="31" end="30" resetval="0b11" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX_MASK" width="6" begin="29" end="24" resetval="0b111111" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LETTER" width="2" begin="23" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX" width="6" begin="21" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOURCEID" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP18_H" acronym="RXU_MAP18_H" offset="0x894" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="tt" width="2" begin="9" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="7" end="6" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="QUEUE_ID" width="4" begin="5" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREMISCUOUS" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEGMENT_MAPPING" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP19_L" acronym="RXU_MAP19_L" offset="0x898" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="LETTER_MASK" width="2" begin="31" end="30" resetval="0b11" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX_MASK" width="6" begin="29" end="24" resetval="0b111111" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LETTER" width="2" begin="23" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX" width="6" begin="21" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOURCEID" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP19_H" acronym="RXU_MAP19_H" offset="0x89C" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="tt" width="2" begin="9" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="7" end="6" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="QUEUE_ID" width="4" begin="5" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREMISCUOUS" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEGMENT_MAPPING" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP20_L" acronym="RXU_MAP20_L" offset="0x8A0" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="LETTER_MASK" width="2" begin="31" end="30" resetval="0b11" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX_MASK" width="6" begin="29" end="24" resetval="0b111111" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LETTER" width="2" begin="23" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX" width="6" begin="21" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOURCEID" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP20_H" acronym="RXU_MAP20_H" offset="0x8A4" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="tt" width="2" begin="9" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="7" end="6" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="QUEUE_ID" width="4" begin="5" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREMISCUOUS" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEGMENT_MAPPING" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP21_L" acronym="RXU_MAP21_L" offset="0x8A8" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="LETTER_MASK" width="2" begin="31" end="30" resetval="0b11" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX_MASK" width="6" begin="29" end="24" resetval="0b111111" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LETTER" width="2" begin="23" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX" width="6" begin="21" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOURCEID" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP21_H" acronym="RXU_MAP21_H" offset="0x8AC" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="tt" width="2" begin="9" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="7" end="6" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="QUEUE_ID" width="4" begin="5" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREMISCUOUS" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEGMENT_MAPPING" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP22_L" acronym="RXU_MAP22_L" offset="0x8B0" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="LETTER_MASK" width="2" begin="31" end="30" resetval="0b11" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX_MASK" width="6" begin="29" end="24" resetval="0b111111" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LETTER" width="2" begin="23" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX" width="6" begin="21" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOURCEID" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP22_H" acronym="RXU_MAP22_H" offset="0x8B4" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="tt" width="2" begin="9" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="7" end="6" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="QUEUE_ID" width="4" begin="5" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREMISCUOUS" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEGMENT_MAPPING" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP23_L" acronym="RXU_MAP23_L" offset="0x8B8" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="LETTER_MASK" width="2" begin="31" end="30" resetval="0b11" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX_MASK" width="6" begin="29" end="24" resetval="0b111111" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LETTER" width="2" begin="23" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX" width="6" begin="21" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOURCEID" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP23_H" acronym="RXU_MAP23_H" offset="0x8BC" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="tt" width="2" begin="9" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="7" end="6" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="QUEUE_ID" width="4" begin="5" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREMISCUOUS" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEGMENT_MAPPING" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP24_L" acronym="RXU_MAP24_L" offset="0x8C0" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="LETTER_MASK" width="2" begin="31" end="30" resetval="0b11" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX_MASK" width="6" begin="29" end="24" resetval="0b111111" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LETTER" width="2" begin="23" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX" width="6" begin="21" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOURCEID" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP24_H" acronym="RXU_MAP24_H" offset="0x8C4" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="tt" width="2" begin="9" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="7" end="6" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="QUEUE_ID" width="4" begin="5" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREMISCUOUS" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEGMENT_MAPPING" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP25_L" acronym="RXU_MAP25_L" offset="0x8C8" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="LETTER_MASK" width="2" begin="31" end="30" resetval="0b11" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX_MASK" width="6" begin="29" end="24" resetval="0b111111" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LETTER" width="2" begin="23" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX" width="6" begin="21" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOURCEID" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP25_H" acronym="RXU_MAP25_H" offset="0x8CC" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="tt" width="2" begin="9" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="7" end="6" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="QUEUE_ID" width="4" begin="5" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREMISCUOUS" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEGMENT_MAPPING" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP26_L" acronym="RXU_MAP26_L" offset="0x8D0" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="LETTER_MASK" width="2" begin="31" end="30" resetval="0b11" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX_MASK" width="6" begin="29" end="24" resetval="0b111111" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LETTER" width="2" begin="23" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX" width="6" begin="21" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOURCEID" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP26_H" acronym="RXU_MAP26_H" offset="0x8D4" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="tt" width="2" begin="9" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="7" end="6" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="QUEUE_ID" width="4" begin="5" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREMISCUOUS" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEGMENT_MAPPING" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP27_L" acronym="RXU_MAP27_L" offset="0x8D8" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="LETTER_MASK" width="2" begin="31" end="30" resetval="0b11" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX_MASK" width="6" begin="29" end="24" resetval="0b111111" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LETTER" width="2" begin="23" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX" width="6" begin="21" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOURCEID" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP27_H" acronym="RXU_MAP27_H" offset="0x8DC" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="tt" width="2" begin="9" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="7" end="6" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="QUEUE_ID" width="4" begin="5" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREMISCUOUS" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEGMENT_MAPPING" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP28_L" acronym="RXU_MAP28_L" offset="0x8E0" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="LETTER_MASK" width="2" begin="31" end="30" resetval="0b11" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX_MASK" width="6" begin="29" end="24" resetval="0b111111" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LETTER" width="2" begin="23" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX" width="6" begin="21" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOURCEID" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP28_H" acronym="RXU_MAP28_H" offset="0x8E4" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="tt" width="2" begin="9" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="7" end="6" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="QUEUE_ID" width="4" begin="5" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREMISCUOUS" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEGMENT_MAPPING" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP29_L" acronym="RXU_MAP29_L" offset="0x8E8" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="LETTER_MASK" width="2" begin="31" end="30" resetval="0b11" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX_MASK" width="6" begin="29" end="24" resetval="0b111111" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LETTER" width="2" begin="23" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX" width="6" begin="21" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOURCEID" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP29_H" acronym="RXU_MAP29_H" offset="0x8EC" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="tt" width="2" begin="9" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="7" end="6" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="QUEUE_ID" width="4" begin="5" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREMISCUOUS" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEGMENT_MAPPING" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP30_L" acronym="RXU_MAP30_L" offset="0x8F0" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="LETTER_MASK" width="2" begin="31" end="30" resetval="0b11" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX_MASK" width="6" begin="29" end="24" resetval="0b111111" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LETTER" width="2" begin="23" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX" width="6" begin="21" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOURCEID" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP30_H" acronym="RXU_MAP30_H" offset="0x8F4" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="tt" width="2" begin="9" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="7" end="6" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="QUEUE_ID" width="4" begin="5" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREMISCUOUS" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEGMENT_MAPPING" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP31_L" acronym="RXU_MAP31_L" offset="0x8F8" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="LETTER_MASK" width="2" begin="31" end="30" resetval="0b11" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX_MASK" width="6" begin="29" end="24" resetval="0b111111" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="LETTER" width="2" begin="23" end="22" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAILBOX" width="6" begin="21" end="16" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOURCEID" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="RXU_MAP31_H" acronym="RXU_MAP31_H" offset="0x8FC" width="32" description="Mailbox-to-Queue Mapping Register">
		<bitfield id="tt" width="2" begin="9" end="8" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="7" end="6" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="QUEUE_ID" width="4" begin="5" end="2" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PREMISCUOUS" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEGMENT_MAPPING" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="FLOW_CNTL0" acronym="FLOW_CNTL0" offset="0x900" width="32" description="Flow Control Table Entry Register">
		<bitfield id="Reserved" width="14" begin="31" end="18" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="tt" width="2" begin="17" end="16" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Flow_Cntl_ID0" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="FLOW_CNTL1" acronym="FLOW_CNTL1" offset="0x904" width="32" description="Flow Control Table Entry Register">
		<bitfield id="Reserved" width="14" begin="31" end="18" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="tt" width="2" begin="17" end="16" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Flow_Cntl_ID1" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="FLOW_CNTL2" acronym="FLOW_CNTL2" offset="0x908" width="32" description="Flow Control Table Entry Register">
		<bitfield id="Reserved" width="14" begin="31" end="18" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="tt" width="2" begin="17" end="16" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Flow_Cntl_ID2" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="FLOW_CNTL3" acronym="FLOW_CNTL3" offset="0x90C" width="32" description="Flow Control Table Entry Register">
		<bitfield id="Reserved" width="14" begin="31" end="18" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="tt" width="2" begin="17" end="16" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Flow_Cntl_ID3" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="FLOW_CNTL4" acronym="FLOW_CNTL4" offset="0x910" width="32" description="Flow Control Table Entry Register">
		<bitfield id="Reserved" width="14" begin="31" end="18" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="tt" width="2" begin="17" end="16" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Flow_Cntl_ID4" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="FLOW_CNTL5" acronym="FLOW_CNTL5" offset="0x914" width="32" description="Flow Control Table Entry Register">
		<bitfield id="Reserved" width="14" begin="31" end="18" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="tt" width="2" begin="17" end="16" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Flow_Cntl_ID5" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="FLOW_CNTL6" acronym="FLOW_CNTL6" offset="0x918" width="32" description="Flow Control Table Entry Register">
		<bitfield id="Reserved" width="14" begin="31" end="18" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="tt" width="2" begin="17" end="16" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Flow_Cntl_ID6" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="FLOW_CNTL7" acronym="FLOW_CNTL7" offset="0x91C" width="32" description="Flow Control Table Entry Register">
		<bitfield id="Reserved" width="14" begin="31" end="18" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="tt" width="2" begin="17" end="16" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Flow_Cntl_ID7" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="FLOW_CNTL8" acronym="FLOW_CNTL8" offset="0x920" width="32" description="Flow Control Table Entry Register">
		<bitfield id="Reserved" width="14" begin="31" end="18" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="tt" width="2" begin="17" end="16" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Flow_Cntl_ID8" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="FLOW_CNTL9" acronym="FLOW_CNTL9" offset="0x924" width="32" description="Flow Control Table Entry Register">
		<bitfield id="Reserved" width="14" begin="31" end="18" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="tt" width="2" begin="17" end="16" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Flow_Cntl_ID9" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="FLOW_CNTL10" acronym="FLOW_CNTL10" offset="0x928" width="32" description="Flow Control Table Entry Register">
		<bitfield id="Reserved" width="14" begin="31" end="18" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="tt" width="2" begin="17" end="16" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Flow_Cntl_ID10" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="FLOW_CNTL11" acronym="FLOW_CNTL11" offset="0x92C" width="32" description="Flow Control Table Entry Register">
		<bitfield id="Reserved" width="14" begin="31" end="18" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="tt" width="2" begin="17" end="16" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Flow_Cntl_ID11" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="FLOW_CNTL12" acronym="FLOW_CNTL12" offset="0x930" width="32" description="Flow Control Table Entry Register">
		<bitfield id="Reserved" width="14" begin="31" end="18" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="tt" width="2" begin="17" end="16" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Flow_Cntl_ID12" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="FLOW_CNTL13" acronym="FLOW_CNTL13" offset="0x934" width="32" description="Flow Control Table Entry Register">
		<bitfield id="Reserved" width="14" begin="31" end="18" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="tt" width="2" begin="17" end="16" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Flow_Cntl_ID13" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="FLOW_CNTL14" acronym="FLOW_CNTL14" offset="0x938" width="32" description="Flow Control Table Entry Register">
		<bitfield id="Reserved" width="14" begin="31" end="18" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="tt" width="2" begin="17" end="16" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Flow_Cntl_ID14" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="FLOW_CNTL15" acronym="FLOW_CNTL15" offset="0x93C" width="32" description="Flow Control Table Entry Register">
		<bitfield id="Reserved" width="14" begin="31" end="18" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="tt" width="2" begin="17" end="16" resetval="1" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Flow_Cntl_ID15" width="16" begin="15" end="0" resetval="0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="DEV_ID" acronym="DEV_ID" offset="0x1000" width="32" description="Device Identity CAR  Register">
		<bitfield id="DeviceIdentity" width="16" begin="31" end="16" resetval="0x0001" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Device_VendorIdentity" width="16" begin="15" end="0" resetval="0x0030" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="DEV_INFO" acronym="DEV_INFO" offset="0x1004" width="32" description="Device Information CAR Register">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="DeviceRev" width="8" begin="15" end="8" resetval="0x01" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="MajorRev" width="4" begin="7" end="4" resetval="0x01" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="MinorRev" width="4" begin="3" end="0" resetval="0x2" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="ASBLY_ID" acronym="ASBLY_ID" offset="0x1008" width="32" description="Assembly Identity CAR Register">
		<bitfield id="Assy_Identity" width="16" begin="31" end="16" resetval="0x0030" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Assy_VendorIdentity" width="16" begin="15" end="0" resetval="0x0001" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="ASBLY_INFO" acronym="ASBLY_INFO" offset="0x100C" width="32" description="Assembly Information CAR Register">
		<bitfield id="AssyRev" width="16" begin="31" end="16" resetval="0x01" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="ExtendedFeaturesPtr" width="16" begin="15" end="0" resetval="0x0100" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="PE_FEAT" acronym="PE_FEAT" offset="0x1010" width="32" description="Processing Element Features CAR Register">
		<bitfield id="Bridge" width="1" begin="31" end="31" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Memory" width="1" begin="30" end="30" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Processor" width="1" begin="29" end="29" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Switch" width="1" begin="28" end="28" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Flow_Control_Support" width="1" begin="7" end="7" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Retransmit_Suppression_Support" width="1" begin="6" end="6" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="CRF_Support" width="1" begin="5" end="5" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Common_Transport_Large_System_Support" width="1" begin="4" end="4" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Common_Transport_Large_System_Support" width="1" begin="4" end="4" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Extended_features" width="1" begin="3" end="3" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Extended_addressing_support" width="3" begin="2" end="0" resetval="0b001" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SW_PORT" acronym="SW_PORT" offset="0x1014" width="32" description="Switch Port Information CAR Register">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="PortTotal" width="8" begin="15" end="8" resetval="0x01" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="PortNumber" width="8" begin="7" end="0" resetval="0x00" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SRC_OP" acronym="SRC_OP" offset="0x1018" width="32" description="Source Operations CAR Register">
		<bitfield id="Reserved" width="14" begin="31" end="18" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Implementation_Defined" width="2" begin="17" end="16" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Read" width="1" begin="15" end="15" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Write" width="1" begin="14" end="14" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Streaming_write" width="1" begin="13" end="13" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Write_with_response" width="1" begin="12" end="12" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Data_Message" width="1" begin="11" end="11" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="DoorBell" width="1" begin="10" end="10" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="1" begin="9" end="9" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Atomic_test_and_swap" width="1" begin="8" end="8" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Atomic_increment" width="1" begin="7" end="7" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Atomic_decrement" width="1" begin="6" end="6" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Atomic_set" width="1" begin="5" end="5" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Atomic_clear" width="1" begin="4" end="4" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="1" begin="3" end="3" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Portwrite" width="1" begin="2" end="2" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Implementation_Defined" width="2" begin="1" end="0" resetval="0b00" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="DEST_OP" acronym="DEST_OP" offset="0x101C" width="32" description="Destination Operations CAR Register">
		<bitfield id="Reserved" width="14" begin="31" end="18" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Implementation_Defined" width="2" begin="17" end="16" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Read" width="1" begin="15" end="15" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Write" width="1" begin="14" end="14" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Streaming-write" width="1" begin="13" end="13" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Write-with-response" width="1" begin="12" end="12" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Data_Message" width="1" begin="11" end="11" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="DoorBell" width="1" begin="10" end="10" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="1" begin="9" end="9" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Atomic_test-and-swap" width="1" begin="8" end="8" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Atomic_increment" width="1" begin="7" end="7" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Atomic_decrement" width="1" begin="6" end="6" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Atomic_set" width="1" begin="5" end="5" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Atomic_clear" width="1" begin="4" end="4" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="1" begin="3" end="3" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Portwrite" width="1" begin="2" end="2" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Implementation_Defined" width="2" begin="1" end="0" resetval="0b00" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="PE_LL_CTL" acronym="PE_LL_CTL" offset="0x104C" width="32" description="Processing Element Logical Layer Control CSR Register">
		<bitfield id="Reserved" width="29" begin="31" end="3" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Extended_Addressing_Control" width="3" begin="2" end="0" resetval="0b001" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="LCL_CFG_HBAR" acronym="LCL_CFG_HBAR" offset="0x1058" width="32" description="Local Configuration Space Base Address 0 CSR Register">
		<bitfield id="Reserved" width="1" begin="31" end="31" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="LCSBA" width="16" begin="30" end="15" resetval="0x0000" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="LCSBA" width="15" begin="14" end="0" resetval="0x0000" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="LCL_CFG_BAR" acronym="LCL_CFG_BAR" offset="0x105C" width="32" description="Local Configuration Space Base Address 1 CSR Register">
		<bitfield id="LCSBA" width="1" begin="31" end="31" resetval="0x0000" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="LCSBA" width="31" begin="30" end="0" resetval="0x0000" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="BASE_ID" acronym="BASE_ID" offset="0x1060" width="32" description="Base Device ID CSR Register">
		<bitfield id="Reserved" width="8" begin="31" end="24" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Base_deviceID" width="8" begin="23" end="16" resetval="0xFF" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Large_Base_deviceID" width="16" begin="15" end="0" resetval="0xFFFF" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="HOST_BASE_ID_LOCK" acronym="HOST_BASE_ID_LOCK" offset="0x1068" width="32" description="Host Base Device ID Lock CSR Register">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Host_Base_DeviceID" width="16" begin="15" end="0" resetval="0x0000" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="COMP_TAG" acronym="COMP_TAG" offset="0x106C" width="32" description="Component Tag CSR Register">
		<bitfield id="Component_tag" width="32" begin="31" end="0" resetval="0x00000000" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SP_MB_HEAD" acronym="SP_MB_HEAD" offset="0x1100" width="32" description="1x/4x LP-Serial Port Maintenance Block Header Register">
		<bitfield id="EF_PTR" width="16" begin="31" end="16" resetval="0x1000" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="EF_ID" width="16" begin="15" end="0" resetval="0x0001" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP_LT_CTL " acronym="SP_LT_CTL " offset="0x1120" width="32" description="Port Link Time-Out Control CSR Register">
		<bitfield id="Time_Out_Value" width="32" begin="31" end="0" resetval="0xFFFFFFFF" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SP_RT_CTL" acronym="SP_RT_CTL" offset="0x1124" width="32" description="Port Response Time-Out Control CSR Register">
		<bitfield id="Time_Out_Value" width="32" begin="31" end="0" resetval="0xFFFFFFFF" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SP_GEN_CTL" acronym="SP_GEN_CTL" offset="0x113C" width="32" description="Port General Control CSR Register">
		<bitfield id="Host" width="1" begin="31" end="31" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Master_Enable" width="1" begin="30" end="30" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Discovered" width="1" begin="29" end="29" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="29" begin="28" end="0" resetval="" description="" range="" rwaccess="N">
      </bitfield>
	</register>
	<register id="SP0_LM_REQ " acronym="SP0_LM_REQ " offset="0x1140" width="32" description="Port 0 Link Maintenance Request CSR Register">
		<bitfield id="Reserved" width="29" begin="31" end="3" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Command" width="3" begin="2" end="0" resetval="0b000" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SP0_LM_RESP" acronym="SP0_LM_RESP" offset="0x1144" width="32" description="Port 0 Link Maintenance Response CSR Register">
		<bitfield id="response_valid" width="1" begin="31" end="31" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="ackID_status" width="5" begin="9" end="5" resetval="0b0000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="link_status" width="5" begin="4" end="0" resetval="0b00000" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SP0_ACKID_STAT" acronym="SP0_ACKID_STAT" offset="0x1148" width="32" description="Port 0 Local AckID Status CSR Register">
		<bitfield id="Reserved" width="3" begin="31" end="29" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Inbound_ackID" width="5" begin="28" end="24" resetval="0b0000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="11" begin="23" end="13" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Outstanding_ackID" width="5" begin="12" end="8" resetval="0b0000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="3" begin="7" end="5" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Outbound_ackID" width="5" begin="4" end="0" resetval="0b00000" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="P0_ERR_STAT" acronym="P0_ERR_STAT" offset="0x1158" width="32" description="Port 0 Error and Status CSR Register">
		<bitfield id="Reserved" width="5" begin="31" end="27" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Output_Packet_dropped" width="1" begin="26" end="26" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Output_Failed_encountered" width="1" begin="25" end="25" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Output_Degraded_encountered" width="1" begin="24" end="24" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="3" begin="23" end="21" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Output_Retry_encountered" width="1" begin="20" end="20" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Output_Retried" width="1" begin="19" end="19" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Output_Retry_stopped" width="1" begin="18" end="18" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Output_Error_encountered" width="1" begin="17" end="17" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Output_Error_stopped" width="1" begin="16" end="16" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="5" begin="15" end="11" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Input_Retry_stopped" width="1" begin="10" end="10" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Input_Error_encountered" width="1" begin="9" end="9" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Input_Error_stopped" width="1" begin="8" end="8" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="3" begin="7" end="5" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Port_write_Pending" width="1" begin="4" end="4" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="1" begin="3" end="3" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Port_Error" width="1" begin="2" end="2" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Port_OK" width="1" begin="1" end="1" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Port_Uninitialized" width="1" begin="0" end="0" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP0_CTL" acronym="SP0_CTL" offset="0x115C" width="32" description="Port 0 Control CSR Register">
		<bitfield id="Port_Width" width="2" begin="31" end="30" resetval="0b00" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Initialized_Port_Width" width="3" begin="29" end="27" resetval="0b000" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Port_Width_Override" width="3" begin="26" end="24" resetval="0b000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Port_Disable" width="1" begin="23" end="23" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Output_Port_Enable" width="1" begin="22" end="22" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Input_Port_Enable" width="1" begin="21" end="21" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Error_Checking_Disable" width="1" begin="20" end="20" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Multicast_event_Participant" width="1" begin="19" end="19" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Stop_Port_Failed_encountered_Enable" width="1" begin="3" end="3" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Drop_Packet_Enable" width="1" begin="2" end="2" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Port_Lockout" width="1" begin="1" end="1" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Port_Type" width="1" begin="0" end="0" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP1_LM_REQ " acronym="SP1_LM_REQ " offset="0x1160" width="32" description="Port 1 Link Maintenance Request CSR Register">
		<bitfield id="Reserved" width="29" begin="31" end="3" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Command" width="3" begin="2" end="0" resetval="0b000" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SP1_LM_RESP" acronym="SP1_LM_RESP" offset="0x1164" width="32" description="Port 1 Link Maintenance Response CSR Register">
		<bitfield id="response_valid" width="1" begin="31" end="31" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="ackID_status" width="5" begin="9" end="5" resetval="0b0000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="link_status" width="5" begin="4" end="0" resetval="0b00000" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SP1_ACKID_STAT" acronym="SP1_ACKID_STAT" offset="0x1168" width="32" description="Port 1 Local AckID Status CSR Register">
		<bitfield id="Reserved" width="3" begin="31" end="29" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Inbound_ackID" width="5" begin="28" end="24" resetval="0b0000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="11" begin="23" end="13" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Outstanding_ackID" width="5" begin="12" end="8" resetval="0b0000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="3" begin="7" end="5" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Outbound_ackID" width="5" begin="4" end="0" resetval="0b00000" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="P1_ERR_STAT" acronym="P1_ERR_STAT" offset="0x1178" width="32" description="Port 1 Error and Status CSR Register">
		<bitfield id="Reserved" width="5" begin="31" end="27" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Output_Packet_dropped" width="1" begin="26" end="26" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Output_Failed_encountered" width="1" begin="25" end="25" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Output_Degraded_encountered" width="1" begin="24" end="24" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="3" begin="23" end="21" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Output_Retry_encountered" width="1" begin="20" end="20" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Output_Retried" width="1" begin="19" end="19" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Output_Retry_stopped" width="1" begin="18" end="18" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Output_Error_encountered" width="1" begin="17" end="17" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Output_Error_stopped" width="1" begin="16" end="16" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="5" begin="15" end="11" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Input_Retry_stopped" width="1" begin="10" end="10" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Input_Error_encountered" width="1" begin="9" end="9" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Input_Error_stopped" width="1" begin="8" end="8" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="3" begin="7" end="5" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Port_write_Pending" width="1" begin="4" end="4" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="1" begin="3" end="3" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Port_Error" width="1" begin="2" end="2" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Port_OK" width="1" begin="1" end="1" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Port_Uninitialized" width="1" begin="0" end="0" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP1_CTL" acronym="SP1_CTL" offset="0x117C" width="32" description="Port 1 Control CSR Register">
		<bitfield id="Port_Width" width="2" begin="31" end="30" resetval="0b00" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Initialized_Port_Width" width="3" begin="29" end="27" resetval="0b000" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Port_Width_Override" width="3" begin="26" end="24" resetval="0b000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Port_Disable" width="1" begin="23" end="23" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Output_Port_Enable" width="1" begin="22" end="22" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Input_Port_Enable" width="1" begin="21" end="21" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Error_Checking_Disable" width="1" begin="20" end="20" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Multicast_event_Participant" width="1" begin="19" end="19" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Stop_Port_Failed_encountered_Enable" width="1" begin="3" end="3" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Drop_Packet_Enable" width="1" begin="2" end="2" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Port_Lockout" width="1" begin="1" end="1" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Port_Type" width="1" begin="0" end="0" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP2_LM_REQ " acronym="SP2_LM_REQ " offset="0x1180" width="32" description="Port 2 Link Maintenance Request CSR Register">
		<bitfield id="Reserved" width="29" begin="31" end="3" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Command" width="3" begin="2" end="0" resetval="0b000" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SP2_LM_RESP" acronym="SP2_LM_RESP" offset="0x1184" width="32" description="Port 2 Link Maintenance Response CSR Register">
		<bitfield id="response_valid" width="1" begin="31" end="31" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="ackID_status" width="5" begin="9" end="5" resetval="0b0000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="link_status" width="5" begin="4" end="0" resetval="0b00000" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SP2_ACKID_STAT" acronym="SP2_ACKID_STAT" offset="0x1188" width="32" description="Port 2 Local AckID Status CSR Register">
		<bitfield id="Reserved" width="3" begin="31" end="29" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Inbound_ackID" width="5" begin="28" end="24" resetval="0b0000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="11" begin="23" end="13" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Outstanding_ackID" width="5" begin="12" end="8" resetval="0b0000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="3" begin="7" end="5" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Outbound_ackID" width="5" begin="4" end="0" resetval="0b00000" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="P2_ERR_STAT" acronym="P2_ERR_STAT" offset="0x1198" width="32" description="Port 2 Error and Status CSR Register">
		<bitfield id="Reserved" width="5" begin="31" end="27" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Output_Packet_dropped" width="1" begin="26" end="26" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Output_Failed_encountered" width="1" begin="25" end="25" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Output_Degraded_encountered" width="1" begin="24" end="24" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="3" begin="23" end="21" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Output_Retry_encountered" width="1" begin="20" end="20" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Output_Retried" width="1" begin="19" end="19" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Output_Retry_stopped" width="1" begin="18" end="18" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Output_Error_encountered" width="1" begin="17" end="17" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Output_Error_stopped" width="1" begin="16" end="16" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="5" begin="15" end="11" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Input_Retry_stopped" width="1" begin="10" end="10" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Input_Error_encountered" width="1" begin="9" end="9" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Input_Error_stopped" width="1" begin="8" end="8" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="3" begin="7" end="5" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Port_write_Pending" width="1" begin="4" end="4" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="1" begin="3" end="3" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Port_Error" width="1" begin="2" end="2" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Port_OK" width="1" begin="1" end="1" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Port_Uninitialized" width="1" begin="0" end="0" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP2_CTL" acronym="SP2_CTL" offset="0x119C" width="32" description="Port 2 Control CSR Register">
		<bitfield id="Port_Width" width="2" begin="31" end="30" resetval="0b00" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Initialized_Port_Width" width="3" begin="29" end="27" resetval="0b000" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Port_Width_Override" width="3" begin="26" end="24" resetval="0b000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Port_Disable" width="1" begin="23" end="23" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Output_Port_Enable" width="1" begin="22" end="22" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Input_Port_Enable" width="1" begin="21" end="21" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Error_Checking_Disable" width="1" begin="20" end="20" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Multicast_event_Participant" width="1" begin="19" end="19" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Stop_Port_Failed_encountered_Enable" width="1" begin="3" end="3" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Drop_Packet_Enable" width="1" begin="2" end="2" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Port_Lockout" width="1" begin="1" end="1" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Port_Type" width="1" begin="0" end="0" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP3_LM_REQ " acronym="SP3_LM_REQ " offset="0x11A0" width="32" description="Port 3 Link Maintenance Request CSR Register">
		<bitfield id="Reserved" width="29" begin="31" end="3" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Command" width="3" begin="2" end="0" resetval="0b000" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SP3_LM_RESP" acronym="SP3_LM_RESP" offset="0x11A4" width="32" description="Port 3 Link Maintenance Response CSR Register">
		<bitfield id="response_valid" width="1" begin="31" end="31" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="ackID_status" width="5" begin="9" end="5" resetval="0b0000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="link_status" width="5" begin="4" end="0" resetval="0b00000" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SP3_ACKID_STAT" acronym="SP3_ACKID_STAT" offset="0x11A8" width="32" description="Port 3 Local AckID Status CSR Register">
		<bitfield id="Reserved" width="3" begin="31" end="29" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Inbound_ackID" width="5" begin="28" end="24" resetval="0b0000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="11" begin="23" end="13" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Outstanding_ackID" width="5" begin="12" end="8" resetval="0b0000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="3" begin="7" end="5" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Outbound_ackID" width="5" begin="4" end="0" resetval="0b00000" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="P3_ERR_STAT" acronym="P3_ERR_STAT" offset="0x11B8" width="32" description="Port 3 Error and Status CSR Register">
		<bitfield id="Reserved" width="5" begin="31" end="27" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Output_Packet_dropped" width="1" begin="26" end="26" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Output_Failed_encountered" width="1" begin="25" end="25" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Output_Degraded_encountered" width="1" begin="24" end="24" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="3" begin="23" end="21" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Output_Retry_encountered" width="1" begin="20" end="20" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Output_Retried" width="1" begin="19" end="19" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Output_Retry_stopped" width="1" begin="18" end="18" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Output_Error_encountered" width="1" begin="17" end="17" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Output_Error_stopped" width="1" begin="16" end="16" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="5" begin="15" end="11" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Input_Retry_stopped" width="1" begin="10" end="10" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Input_Error_encountered" width="1" begin="9" end="9" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Input_Error_stopped" width="1" begin="8" end="8" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="3" begin="7" end="5" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Port_write_Pending" width="1" begin="4" end="4" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="1" begin="3" end="3" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Port_Error" width="1" begin="2" end="2" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Port_OK" width="1" begin="1" end="1" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Port_Uninitialized" width="1" begin="0" end="0" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP3_CTL" acronym="SP3_CTL" offset="0x11BC" width="32" description="Port 3 Control CSR Register">
		<bitfield id="Port_Width" width="2" begin="31" end="30" resetval="0b00" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Initialized_Port_Width" width="3" begin="29" end="27" resetval="0b000" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Port_Width_Override" width="3" begin="26" end="24" resetval="0b000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Port_Disable" width="1" begin="23" end="23" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Output_Port_Enable" width="1" begin="22" end="22" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Input_Port_Enable" width="1" begin="21" end="21" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Error_Checking_Disable" width="1" begin="20" end="20" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Multicast_event_Participant" width="1" begin="19" end="19" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Stop_Port_Failed_encountered_Enable" width="1" begin="3" end="3" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Drop_Packet_Enable" width="1" begin="2" end="2" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Port_Lockout" width="1" begin="1" end="1" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Port_Type" width="1" begin="0" end="0" resetval="0b1" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="ERR_RPT_BH" acronym="ERR_RPT_BH" offset="0x2000" width="32" description="Error Reporting Block Header Register">
		<bitfield id="EF_PTR" width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="EF_ID" width="16" begin="15" end="0" resetval="0x0007" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="ERR_DET" acronym="ERR_DET" offset="0x2008" width="32" description="Logical/Transport Layer Error Detect CSR Register">
		<bitfield id="IO_error_response" width="1" begin="31" end="31" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Message_error_response" width="1" begin="30" end="30" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="GSM_error_response" width="1" begin="29" end="29" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Message_Format_Error" width="1" begin="28" end="28" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Illegal_transaction_decode" width="1" begin="27" end="27" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Illegal_transaction_target_error" width="1" begin="26" end="26" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Message_Request_Timeout" width="1" begin="25" end="25" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Packet_Response_Timeout" width="1" begin="24" end="24" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Unsolicited_Response" width="1" begin="23" end="23" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Unsupported_Transaction" width="1" begin="22" end="22" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="RX_CPPI_Security_Violation" width="1" begin="7" end="7" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="RX_IO_DMA_Access_Error" width="1" begin="6" end="6" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Implementation_Specific_error" width="6" begin="5" end="0" resetval="0x00" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="ERR_EN" acronym="ERR_EN" offset="0x200C" width="32" description="Logical/Transport Layer Error Enable CSR Register">
		<bitfield id="IO_error_response_enable" width="1" begin="31" end="31" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Message_error_response_enable" width="1" begin="30" end="30" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="GSM_error_response_enable" width="1" begin="29" end="29" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Message_Format_Error_enable" width="1" begin="28" end="28" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Illegal_transaction_decode_enable" width="1" begin="27" end="27" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Illegal_transaction_target_error_enable" width="1" begin="26" end="26" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Message_Request_Timeout_enable" width="1" begin="25" end="25" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Packet_Response_Timeout_enable" width="1" begin="24" end="24" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Unsolicited_Response_enable" width="1" begin="23" end="23" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Unsupported_Transaction_enable" width="1" begin="22" end="22" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="RX_CPPI_Security_Violation_enable" width="1" begin="7" end="7" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="RX_IO_DMA_Access_Error_enable" width="1" begin="6" end="6" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Implementation_Specific_error_enable" width="6" begin="5" end="0" resetval="0x00" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="H_ADDR_CAPT" acronym="H_ADDR_CAPT" offset="0x2010" width="32" description="Logical/Transport Layer High Address Capture CSR Register">
		<bitfield id="Address_63_32" width="32" begin="31" end="0" resetval="0x00000000" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="ADDR_CAPT" acronym="ADDR_CAPT" offset="0x2014" width="32" description="Logical/Transport Layer Address Capture CSR Register">
		<bitfield id="Address_31_3" width="29" begin="31" end="3" resetval="0x00000000" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="1" begin="2" end="2" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Xamsbs" width="2" begin="1" end="0" resetval="0b00" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="ID_CAPT" acronym="ID_CAPT" offset="0x2018" width="32" description="Logical/Transport Layer Device ID  Capture CSR Register">
		<bitfield id="MSB_destinationID " width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="destinationID" width="8" begin="23" end="16" resetval="0x00" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="MSB_sourceID " width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="sourceID" width="8" begin="7" end="0" resetval="0x00" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="CTRL_CAPT" acronym="CTRL_CAPT" offset="0x201C" width="32" description="Logical/Transport Layer Control Capture CSR Register">
		<bitfield id="ftype" width="4" begin="31" end="28" resetval="0x0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="ttype" width="4" begin="27" end="24" resetval="0x0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="msg_info" width="8" begin="23" end="16" resetval="0x00" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Implementation_specific" width="16" begin="15" end="0" resetval="0x0000" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="PW_TGT_ID" acronym="PW_TGT_ID" offset="0x2028" width="32" description="Port-Write Target Device ID CSR Register">
		<bitfield id="deviceID_msb" width="8" begin="31" end="24" resetval="0x00" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="deviceID" width="8" begin="23" end="16" resetval="0x00" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="16" begin="15" end="0" resetval="" description="" range="" rwaccess="N">
      </bitfield>
	</register>
	<register id="PKT_TIME_LIVE" acronym="PKT_TIME_LIVE" offset="0x202C" width="32" description="Packet Time-to-Live CSR Register">
		<bitfield id="TimetoLive " width="16" begin="31" end="16" resetval="0x0000" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="16" begin="15" end="0" resetval="" description="" range="" rwaccess="N">
      </bitfield>
	</register>
	<register id="SP0_ERR_DET" acronym="SP0_ERR_DET" offset="0x2040" width="32" description="Port 0 Error Detect CSR Register">
		<bitfield id="Implementation_specific_error" width="1" begin="31" end="31" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="7" begin="30" end="24" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Received_Sbit_error" width="1" begin="23" end="23" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_corrupt_control_symbol" width="1" begin="22" end="22" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Receivedacknowledge_controlsymbol_unexpectedackID" width="1" begin="21" end="21" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_packetnotaccepted_control_symbol" width="1" begin="20" end="20" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_packet_with_unexpected_ackID" width="1" begin="19" end="19" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_packet_with_bad_CRC" width="1" begin="18" end="18" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_packet_exceeds_276Bytes" width="1" begin="17" end="17" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Non_outstanding_ackID" width="1" begin="5" end="5" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Protocol_error" width="1" begin="4" end="4" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Frame_toggle_edge_error" width="1" begin="3" end="3" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Delineation_error" width="1" begin="2" end="2" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Unsolicited_acknowledge_control_symbol" width="1" begin="1" end="1" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Link_timeout" width="1" begin="0" end="0" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP0_RATE_EN" acronym="SP0_RATE_EN" offset="0x2044" width="32" description="Port 0 Error Enable CSR Register">
		<bitfield id="Implementation_specific_error_enable" width="1" begin="31" end="31" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="7" begin="30" end="24" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Received_Sbit_error_enable" width="1" begin="23" end="23" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_corrupt_control_symbol_enable" width="1" begin="22" end="22" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Receivedacknowledge_controlsymbol_unexpectedackID_enable" width="1" begin="21" end="21" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_packetnotaccepted_control_symbol_enable" width="1" begin="20" end="20" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_packet_with_unexpected_ackID_enable" width="1" begin="19" end="19" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_packet_with_bad_CRC_enable" width="1" begin="18" end="18" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_packet_exceeds_276Bytes_enable" width="1" begin="17" end="17" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Non_outstanding_ackID_enable" width="1" begin="5" end="5" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Protocol_error_enable" width="1" begin="4" end="4" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Frame_toggle_edge_error_enable" width="1" begin="3" end="3" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Delineation_error_enable" width="1" begin="2" end="2" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Unsolicited_acknowledge_control_symbol_enable" width="1" begin="1" end="1" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Link_timeout_enable" width="1" begin="0" end="0" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP0_ERR_ATTR_CAPT_DBG0" acronym="SP0_ERR_ATTR_CAPT_DBG0" offset="0x2048" width="32" description="Port 0 Attributes Error Capture CSR Register">
		<bitfield id="Info_type" width="2" begin="31" end="30" resetval="0b00" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="1" begin="29" end="29" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Error_type" width="5" begin="28" end="24" resetval="0b00000" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Implementation_Dependent" width="20" begin="23" end="4" resetval="0x00000" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="3" begin="3" end="1" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Capture_valid_info" width="1" begin="0" end="0" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP0_ERR_CAPT_0_DBG1" acronym="SP0_ERR_CAPT_0_DBG1" offset="0x204C" width="32" description="Port 0 Packet/Control Symbol Error Capture CSR0 Register">
		<bitfield id="Capture_0" width="32" begin="31" end="0" resetval="0x00000000" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP0_ERR_CAPT_1_DBG2" acronym="SP0_ERR_CAPT_1_DBG2" offset="0x2050" width="32" description="Port 0 Packet Error Capture CSR1 Register">
		<bitfield id="Capture_1" width="32" begin="31" end="0" resetval="0x00000000" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP0_ERR_CAPT_2_DBG3" acronym="SP0_ERR_CAPT_2_DBG3" offset="0x2054" width="32" description="Port 0 Packet Error Capture CSR2 Register">
		<bitfield id="Capture_2" width="32" begin="31" end="0" resetval="0x00000000" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP0_ERR_CAPT_3_DBG4" acronym="SP0_ERR_CAPT_3_DBG4" offset="0x2058" width="32" description="Port 0 Packet Error Capture CSR3 Register">
		<bitfield id="Capture_3" width="32" begin="31" end="0" resetval="0x00000000" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP0_ERR_RATE" acronym="SP0_ERR_RATE" offset="0x2068" width="32" description="Port 0 Error Rate CSR Register">
		<bitfield id="Error_Rate_Bias" width="8" begin="31" end="24" resetval="0xFF" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="6" begin="23" end="18" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Error_Rate_Recovery" width="2" begin="17" end="16" resetval="0b00" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Peak_Error_Rate" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Error_Rate_Counter" width="8" begin="7" end="0" resetval="0x00" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SP0_ERR_THRESH" acronym="SP0_ERR_THRESH" offset="0x206C" width="32" description="Port 0 Error Rate Threshold CSR Register">
		<bitfield id="Error_Rate_Failed_Threshold_Trigger" width="8" begin="31" end="24" resetval="0xFF" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Error_Rate_Degraded_Threshold_Trigger" width="8" begin="23" end="16" resetval="0xFF" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="16" begin="15" end="0" resetval="" description="" range="" rwaccess="N">
      </bitfield>
	</register>
	<register id="SP1_ERR_DET" acronym="SP1_ERR_DET" offset="0x2080" width="32" description="Port 1 Error Detect CSR Register">
		<bitfield id="Implementation_specific_error" width="1" begin="31" end="31" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="7" begin="30" end="24" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Received_Sbit_error" width="1" begin="23" end="23" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_corrupt_control_symbol" width="1" begin="22" end="22" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Receivedacknowledge_controlsymbol_unexpectedackID" width="1" begin="21" end="21" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_packetnotaccepted_control_symbol" width="1" begin="20" end="20" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_packet_with_unexpected_ackID" width="1" begin="19" end="19" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_packet_with_bad_CRC" width="1" begin="18" end="18" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_packet_exceeds_276Bytes" width="1" begin="17" end="17" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Non_outstanding_ackID" width="1" begin="5" end="5" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Protocol_error" width="1" begin="4" end="4" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Frame_toggle_edge_error" width="1" begin="3" end="3" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Delineation_error" width="1" begin="2" end="2" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Unsolicited_acknowledge_control_symbol" width="1" begin="1" end="1" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Link_timeout" width="1" begin="0" end="0" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP1_RATE_EN" acronym="SP1_RATE_EN" offset="0x2084" width="32" description="Port 1 Error Enable CSR Register">
		<bitfield id="Implementation_specific_error_enable" width="1" begin="31" end="31" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="7" begin="30" end="24" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Received_Sbit_error_enable" width="1" begin="23" end="23" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_corrupt_control_symbol_enable" width="1" begin="22" end="22" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Receivedacknowledge_controlsymbol_unexpectedackID_enable" width="1" begin="21" end="21" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_packetnotaccepted_control_symbol_enable" width="1" begin="20" end="20" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_packet_with_unexpected_ackID_enable" width="1" begin="19" end="19" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_packet_with_bad_CRC_enable" width="1" begin="18" end="18" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_packet_exceeds_276Bytes_enable" width="1" begin="17" end="17" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Non_outstanding_ackID_enable" width="1" begin="5" end="5" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Protocol_error_enable" width="1" begin="4" end="4" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Frame_toggle_edge_error_enable" width="1" begin="3" end="3" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Delineation_error_enable" width="1" begin="2" end="2" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Unsolicited_acknowledge_control_symbol_enable" width="1" begin="1" end="1" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Link_timeout_enable" width="1" begin="0" end="0" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP1_ERR_ATTR_CAPT_DBG0" acronym="SP1_ERR_ATTR_CAPT_DBG0" offset="0x2088" width="32" description="Port 1 Attributes Error Capture CSR Register">
		<bitfield id="Info_type" width="2" begin="31" end="30" resetval="0b00" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="1" begin="29" end="29" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Error_type" width="5" begin="28" end="24" resetval="0b00000" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Implementation_Dependent" width="20" begin="23" end="4" resetval="0x00000" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="3" begin="3" end="1" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Capture_valid_info" width="1" begin="0" end="0" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP1_ERR_CAPT_0_DBG1" acronym="SP1_ERR_CAPT_0_DBG1" offset="0x208C" width="32" description="Port 1 Packet/Control Symbol Error Capture CSR0 Register">
		<bitfield id="Capture_0" width="32" begin="31" end="0" resetval="0x00000000" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP1_ERR_CAPT_1_DBG2" acronym="SP1_ERR_CAPT_1_DBG2" offset="0x2090" width="32" description="Port 1 Packet Error Capture CSR1 Register">
		<bitfield id="Capture_1" width="32" begin="31" end="0" resetval="0x00000000" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP1_ERR_CAPT_2_DBG3" acronym="SP1_ERR_CAPT_2_DBG3" offset="0x2094" width="32" description="Port 1 Packet Error Capture CSR2 Register">
		<bitfield id="Capture_2" width="32" begin="31" end="0" resetval="0x00000000" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP1_ERR_CAPT_3_DBG4" acronym="SP1_ERR_CAPT_3_DBG4" offset="0x2098" width="32" description="Port 1 Packet Error Capture CSR3 Register">
		<bitfield id="Capture_3" width="32" begin="31" end="0" resetval="0x00000000" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP1_ERR_RATE" acronym="SP1_ERR_RATE" offset="0x20A8" width="32" description="Port 1 Error Rate CSR Register">
		<bitfield id="Error_Rate_Bias" width="8" begin="31" end="24" resetval="0xFF" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="6" begin="23" end="18" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Error_Rate_Recovery" width="2" begin="17" end="16" resetval="0b00" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Peak_Error_Rate" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Error_Rate_Counter" width="8" begin="7" end="0" resetval="0x00" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SP1_ERR_THRESH" acronym="SP1_ERR_THRESH" offset="0x20AC" width="32" description="Port 1 Error Rate Threshold CSR Register">
		<bitfield id="Error_Rate_Failed_Threshold_Trigger" width="8" begin="31" end="24" resetval="0xFF" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Error_Rate_Degraded_Threshold_Trigger" width="8" begin="23" end="16" resetval="0xFF" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="16" begin="15" end="0" resetval="" description="" range="" rwaccess="N">
      </bitfield>
	</register>
	<register id="SP2_ERR_DET" acronym="SP2_ERR_DET" offset="0x20C0" width="32" description="Port 2 Error Detect CSR Register">
		<bitfield id="Implementation_specific_error" width="1" begin="31" end="31" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="7" begin="30" end="24" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Received_Sbit_error" width="1" begin="23" end="23" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_corrupt_control_symbol" width="1" begin="22" end="22" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Receivedacknowledge_controlsymbol_unexpectedackID" width="1" begin="21" end="21" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_packetnotaccepted_control_symbol" width="1" begin="20" end="20" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_packet_with_unexpected_ackID" width="1" begin="19" end="19" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_packet_with_bad_CRC" width="1" begin="18" end="18" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_packet_exceeds_276Bytes" width="1" begin="17" end="17" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Non_outstanding_ackID" width="1" begin="5" end="5" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Protocol_error" width="1" begin="4" end="4" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Frame_toggle_edge_error" width="1" begin="3" end="3" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Delineation_error" width="1" begin="2" end="2" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Unsolicited_acknowledge_control_symbol" width="1" begin="1" end="1" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Link_timeout" width="1" begin="0" end="0" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP2_RATE_EN" acronym="SP2_RATE_EN" offset="0x20C4" width="32" description="Port 2 Error Enable CSR Register">
		<bitfield id="Implementation_specific_error_enable" width="1" begin="31" end="31" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="7" begin="30" end="24" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Received_Sbit_error_enable" width="1" begin="23" end="23" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_corrupt_control_symbol_enable" width="1" begin="22" end="22" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Receivedacknowledge_controlsymbol_unexpectedackID_enable" width="1" begin="21" end="21" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_packetnotaccepted_control_symbol_enable" width="1" begin="20" end="20" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_packet_with_unexpected_ackID_enable" width="1" begin="19" end="19" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_packet_with_bad_CRC_enable" width="1" begin="18" end="18" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_packet_exceeds_276Bytes_enable" width="1" begin="17" end="17" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Non_outstanding_ackID_enable" width="1" begin="5" end="5" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Protocol_error_enable" width="1" begin="4" end="4" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Frame_toggle_edge_error_enable" width="1" begin="3" end="3" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Delineation_error_enable" width="1" begin="2" end="2" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Unsolicited_acknowledge_control_symbol_enable" width="1" begin="1" end="1" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Link_timeout_enable" width="1" begin="0" end="0" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP2_ERR_ATTR_CAPT_DBG0" acronym="SP2_ERR_ATTR_CAPT_DBG0" offset="0x20C8" width="32" description="Port 2 Attributes Error Capture CSR Register">
		<bitfield id="Info_type" width="2" begin="31" end="30" resetval="0b00" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="1" begin="29" end="29" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Error_type" width="5" begin="28" end="24" resetval="0b00000" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Implementation_Dependent" width="20" begin="23" end="4" resetval="0x00000" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="3" begin="3" end="1" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Capture_valid_info" width="1" begin="0" end="0" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP2_ERR_CAPT_0_DBG1" acronym="SP2_ERR_CAPT_0_DBG1" offset="0x20CC" width="32" description="Port 2 Packet/Control Symbol Error Capture CSR0 Register">
		<bitfield id="Capture_0" width="32" begin="31" end="0" resetval="0x00000000" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP2_ERR_CAPT_1_DBG2" acronym="SP2_ERR_CAPT_1_DBG2" offset="0x20D0" width="32" description="Port 2 Packet Error Capture CSR1 Register">
		<bitfield id="Capture_1" width="32" begin="31" end="0" resetval="0x00000000" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP2_ERR_CAPT_2_DBG3" acronym="SP2_ERR_CAPT_2_DBG3" offset="0x20D4" width="32" description="Port 2 Packet Error Capture CSR2 Register">
		<bitfield id="Capture_2" width="32" begin="31" end="0" resetval="0x00000000" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP2_ERR_CAPT_3_DBG4" acronym="SP2_ERR_CAPT_3_DBG4" offset="0x20D8" width="32" description="Port 2 Packet Error Capture CSR3 Register">
		<bitfield id="Capture_3" width="32" begin="31" end="0" resetval="0x00000000" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP2_ERR_RATE" acronym="SP2_ERR_RATE" offset="0x20E8" width="32" description="Port 2 Error Rate CSR Register">
		<bitfield id="Error_Rate_Bias" width="8" begin="31" end="24" resetval="0xFF" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="6" begin="23" end="18" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Error_Rate_Recovery" width="2" begin="17" end="16" resetval="0b00" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Peak_Error_Rate" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Error_Rate_Counter" width="8" begin="7" end="0" resetval="0x00" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SP2_ERR_THRESH" acronym="SP2_ERR_THRESH" offset="0x20EC" width="32" description="Port 2 Error Rate Threshold CSR Register">
		<bitfield id="Error_Rate_Failed_Threshold_Trigger" width="8" begin="31" end="24" resetval="0xFF" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Error_Rate_Degraded_Threshold_Trigger" width="8" begin="23" end="16" resetval="0xFF" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="16" begin="15" end="0" resetval="" description="" range="" rwaccess="N">
      </bitfield>
	</register>
	<register id="SP3_ERR_DET" acronym="SP3_ERR_DET" offset="0x2100" width="32" description="Port 3 Error Detect CSR Register">
		<bitfield id="Implementation_specific_error" width="1" begin="31" end="31" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="7" begin="30" end="24" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Received_Sbit_error" width="1" begin="23" end="23" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_corrupt_control_symbol" width="1" begin="22" end="22" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Receivedacknowledge_controlsymbol_unexpectedackID" width="1" begin="21" end="21" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_packetnotaccepted_control_symbol" width="1" begin="20" end="20" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_packet_with_unexpected_ackID" width="1" begin="19" end="19" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_packet_with_bad_CRC" width="1" begin="18" end="18" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_packet_exceeds_276Bytes" width="1" begin="17" end="17" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Non_outstanding_ackID" width="1" begin="5" end="5" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Protocol_error" width="1" begin="4" end="4" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Frame_toggle_edge_error" width="1" begin="3" end="3" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Delineation_error" width="1" begin="2" end="2" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Unsolicited_acknowledge_control_symbol" width="1" begin="1" end="1" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Link_timeout" width="1" begin="0" end="0" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP3_RATE_EN" acronym="SP3_RATE_EN" offset="0x2104" width="32" description="Port 3 Error Enable CSR Register">
		<bitfield id="Implementation_specific_error_enable" width="1" begin="31" end="31" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="7" begin="30" end="24" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Received_Sbit_error_enable" width="1" begin="23" end="23" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_corrupt_control_symbol_enable" width="1" begin="22" end="22" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Receivedacknowledge_controlsymbol_unexpectedackID_enable" width="1" begin="21" end="21" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_packetnotaccepted_control_symbol_enable" width="1" begin="20" end="20" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_packet_with_unexpected_ackID_enable" width="1" begin="19" end="19" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_packet_with_bad_CRC_enable" width="1" begin="18" end="18" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Received_packet_exceeds_276Bytes_enable" width="1" begin="17" end="17" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Non_outstanding_ackID_enable" width="1" begin="5" end="5" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Protocol_error_enable" width="1" begin="4" end="4" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Frame_toggle_edge_error_enable" width="1" begin="3" end="3" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Delineation_error_enable" width="1" begin="2" end="2" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Unsolicited_acknowledge_control_symbol_enable" width="1" begin="1" end="1" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Link_timeout_enable" width="1" begin="0" end="0" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP3_ERR_ATTR_CAPT_DBG0" acronym="SP3_ERR_ATTR_CAPT_DBG0" offset="0x2108" width="32" description="Port 3+B6715 Attributes Error Capture CSR Register">
		<bitfield id="Info_type" width="2" begin="31" end="30" resetval="0b00" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="1" begin="29" end="29" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Error_type" width="5" begin="28" end="24" resetval="0b00000" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Implementation_Dependent" width="20" begin="23" end="4" resetval="0x00000" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="Reserved" width="3" begin="3" end="1" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Capture_valid_info" width="1" begin="0" end="0" resetval="0b0" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP3_ERR_CAPT_0_DBG1" acronym="SP3_ERR_CAPT_0_DBG1" offset="0x210C" width="32" description="Port 3 Packet/Control Symbol Error Capture CSR0 Register">
		<bitfield id="Capture_0" width="32" begin="31" end="0" resetval="0x00000000" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP3_ERR_CAPT_1_DBG2" acronym="SP3_ERR_CAPT_1_DBG2" offset="0x2110" width="32" description="Port 3 Packet Error Capture CSR1 Register">
		<bitfield id="Capture_1" width="32" begin="31" end="0" resetval="0x00000000" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP3_ERR_CAPT_2_DBG3" acronym="SP3_ERR_CAPT_2_DBG3" offset="0x2114" width="32" description="Port 3 Packet Error Capture CSR2 Register">
		<bitfield id="Capture_2" width="32" begin="31" end="0" resetval="0x00000000" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP3_ERR_CAPT_3_DBG4" acronym="SP3_ERR_CAPT_3_DBG4" offset="0x2118" width="32" description="Port 3 Packet Error Capture CSR3 Register">
		<bitfield id="Capture_3" width="32" begin="31" end="0" resetval="0x00000000" description="" range="" rwaccess="R">
      </bitfield>
	</register>
	<register id="SP3_ERR_RATE" acronym="SP3_ERR_RATE" offset="0x2128" width="32" description="Port 3 Error Rate CSR Register">
		<bitfield id="Error_Rate_Bias" width="8" begin="31" end="24" resetval="0xFF" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="6" begin="23" end="18" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="Error_Rate_Recovery" width="2" begin="17" end="16" resetval="0b00" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Peak_Error_Rate" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Error_Rate_Counter" width="8" begin="7" end="0" resetval="0x00" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SP3_ERR_THRESH" acronym="SP3_ERR_THRESH" offset="0x212C" width="32" description="Port 3 Error Rate Threshold CSR Register">
		<bitfield id="Error_Rate_Failed_Threshold_Trigger" width="8" begin="31" end="24" resetval="0xFF" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Error_Rate_Degraded_Threshold_Trigger" width="8" begin="23" end="16" resetval="0xFF" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="16" begin="15" end="0" resetval="" description="" range="" rwaccess="N">
      </bitfield>
	</register>
	<register id="SP_IP_DISCOVERY_TIMER" acronym="SP_IP_DISCOVERY_TIMER" offset="0x12000" width="32" description="Port IP Discovery Timer in 4x mode Register">
		<bitfield id="DISCOVERY_TIMER" width="4" begin="31" end="28" resetval="0b1001" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="4" begin="27" end="24" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="PW_TIMER" width="4" begin="23" end="20" resetval="0b1000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="20" begin="19" end="0" resetval="" description="" range="" rwaccess="N">
      </bitfield>
	</register>
	<register id="SP_IP_MODE" acronym="SP_IP_MODE" offset="0x12004" width="32" description="Port IP Mode CSR Register">
		<bitfield id="SP_MODE" width="2" begin="31" end="30" resetval="0b00" description="" range="" rwaccess="R">
      </bitfield>
		<bitfield id="IDLE_ERR_DIS" width="1" begin="29" end="29" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="TX_FIFO_BYP ASS" width="1" begin="28" end="28" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PW_DIS" width="1" begin="27" end="27" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="TGT_ID_DIS" width="1" begin="26" end="26" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SELF_RST" width="1" begin="25" end="25" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MLTC_EN" width="1" begin="5" end="5" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MLTC_IRQ" width="1" begin="4" end="4" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="RST_EN" width="1" begin="3" end="3" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="RST_IRQ" width="1" begin="2" end="2" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PW_EN" width="1" begin="1" end="1" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PW_IRQ" width="1" begin="0" end="0" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="IP_PRESCAL" acronym="IP_PRESCAL" offset="0x12008" width="32" description="Serial Port IP Timer Prescalar Register">
		<bitfield id="PRESCALE" width="8" begin="7" end="0" resetval="0x00000000" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SP_IP_PW_IN_CAPT0" acronym="SP_IP_PW_IN_CAPT0" offset="0x12010" width="32" description="Port-Write-In Capture 0 CSR Register">
		<bitfield id="PW_CAPT0" width="32" begin="31" end="0" resetval="0x00000000" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SP_IP_PW_IN_CAPT1" acronym="SP_IP_PW_IN_CAPT1" offset="0x12014" width="32" description="Port-Write-In Capture 1 CSR Register">
		<bitfield id="PW_CAPT1" width="32" begin="31" end="0" resetval="0x00000000" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SP_IP_PW_IN_CAPT2" acronym="SP_IP_PW_IN_CAPT2" offset="0x12018" width="32" description="Port-Write-In Capture 2 CSR Register">
		<bitfield id="PW_CAPT2" width="32" begin="31" end="0" resetval="0x00000000" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SP_IP_PW_IN_CAPT3" acronym="SP_IP_PW_IN_CAPT3" offset="0x1201C" width="32" description="Port-Write-In Capture 3 CSR Register">
		<bitfield id="PW_CAPT3" width="32" begin="31" end="0" resetval="0x00000000" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SP0_RST_OPT" acronym="SP0_RST_OPT" offset="0x14000" width="32" description="Port 0 Reset Option CSR Register">
		<bitfield id="PORT_ID" width="8" begin="7" end="0" resetval="0x00" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SP0_CTL_INDEP" acronym="SP0_CTL_INDEP" offset="0x14004" width="32" description="Port 0 Control Independent Reg Register">
		<bitfield id="Reserved" width="1" begin="31" end="31" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="TX_FLW" width="1" begin="30" end="30" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOFT_REC" width="1" begin="29" end="29" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="28" end="27" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="FORCE_REINIT" width="1" begin="26" end="26" resetval="0b0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="TRANS_MODE" width="2" begin="25" end="24" resetval="0b01" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DEBUG" width="1" begin="23" end="23" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEND_DBG_PKT" width="1" begin="22" end="22" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ILL_TRANS_EN" width="1" begin="21" end="21" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ILL_TRANS_ERR" width="1" begin="20" end="20" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="19" end="18" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="MAX_RETRY_EN" width="1" begin="17" end="17" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAX_RETRY_ERR" width="1" begin="16" end="16" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAX_RETRY_THR" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="IRQ_EN" width="1" begin="7" end="7" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="IRQ_ERR" width="1" begin="6" end="6" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="6" begin="5" end="0" resetval="" description="" range="" rwaccess="N">
      </bitfield>
	</register>
	<register id="SP0_SILENCE_TIMER" acronym="SP0_SILENCE_TIMER" offset="0x14008" width="32" description="Port 0 Silence Timer Register">
		<bitfield id="SILENCE_TIMER" width="4" begin="31" end="28" resetval="0b1011" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="28" begin="27" end="0" resetval="" description="" range="" rwaccess="N">
      </bitfield>
	</register>
	<register id="SP0_MULT_EVNT_CS" acronym="SP0_MULT_EVNT_CS" offset="0x1400C" width="32" description="Port 0 Multicast-Event Control Symbol Request Register">
		<bitfield id="MULT_EVNT_CS" width="32" begin="31" end="0" resetval="0x00000000" description="" range="" rwaccess="W">
      </bitfield>
	</register>
	<register id="RIO_SP0_CS_TX" acronym="RIO_SP0_CS_TX" offset="0x14014" width="32" description="Port 0 Control Symbol Transmit Register">
		<bitfield id="STYPE_0" width="3" begin="31" end="29" resetval="0b000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PAR_0" width="5" begin="28" end="24" resetval="0b00000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PAR_1" width="5" begin="23" end="19" resetval="0b00000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="STYPE_1" width="3" begin="18" end="16" resetval="0b000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="CMD" width="3" begin="15" end="13" resetval="0b000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="CS_EMB" width="1" begin="12" end="12" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="12" begin="11" end="0" resetval="" description="" range="" rwaccess="N">
      </bitfield>
	</register>
	<register id="SP1_RST_OPT" acronym="SP1_RST_OPT" offset="0x14100" width="32" description="Port 1 Reset Option CSR Register">
		<bitfield id="PORT_ID" width="8" begin="7" end="0" resetval="0x00" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SP1_CTL_INDEP" acronym="SP1_CTL_INDEP" offset="0x14104" width="32" description="Port 1 Control Independent Reg Register">
		<bitfield id="Reserved" width="1" begin="31" end="31" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="TX_FLW" width="1" begin="30" end="30" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOFT_REC" width="1" begin="29" end="29" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="28" end="27" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="FORCE_REINIT" width="1" begin="26" end="26" resetval="0b0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="TRANS_MODE" width="2" begin="25" end="24" resetval="0b01" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DEBUG" width="1" begin="23" end="23" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEND_DBG_PKT" width="1" begin="22" end="22" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ILL_TRANS_EN" width="1" begin="21" end="21" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ILL_TRANS_ERR" width="1" begin="20" end="20" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="19" end="18" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="MAX_RETRY_EN" width="1" begin="17" end="17" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAX_RETRY_ERR" width="1" begin="16" end="16" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAX_RETRY_THR" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="IRQ_EN" width="1" begin="7" end="7" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="IRQ_ERR" width="1" begin="6" end="6" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="6" begin="5" end="0" resetval="" description="" range="" rwaccess="N">
      </bitfield>
	</register>
	<register id="SP1_SILENCE_TIMER" acronym="SP1_SILENCE_TIMER" offset="0x14108" width="32" description="Port 1 Silence Timer Register">
		<bitfield id="SILENCE_TIMER" width="4" begin="31" end="28" resetval="0b1011" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="28" begin="27" end="0" resetval="" description="" range="" rwaccess="N">
      </bitfield>
	</register>
	<register id="SP1_MULT_EVNT_CS" acronym="SP1_MULT_EVNT_CS" offset="0x1410C" width="32" description="Port 1 Multicast-Event Control Symbol Request Register">
		<bitfield id="MULT_EVNT_CS" width="32" begin="31" end="0" resetval="0x00000000" description="" range="" rwaccess="W">
      </bitfield>
	</register>
	<register id="RIO_SP1_CS_TX" acronym="RIO_SP1_CS_TX" offset="0x14114" width="32" description="Port 1 Control Symbol Transmit Register">
		<bitfield id="STYPE_0" width="3" begin="31" end="29" resetval="0b000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PAR_0" width="5" begin="28" end="24" resetval="0b00000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PAR_1" width="5" begin="23" end="19" resetval="0b00000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="STYPE_1" width="3" begin="18" end="16" resetval="0b000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="CMD" width="3" begin="15" end="13" resetval="0b000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="CS_EMB" width="1" begin="12" end="12" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="12" begin="11" end="0" resetval="" description="" range="" rwaccess="N">
      </bitfield>
	</register>
	<register id="SP2_RST_OPT" acronym="SP2_RST_OPT" offset="0x14200" width="32" description="Port 2 Reset Option CSR Register">
		<bitfield id="PORT_ID" width="8" begin="7" end="0" resetval="0x00" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SP2_CTL_INDEP" acronym="SP2_CTL_INDEP" offset="0x14204" width="32" description="Port 2 Control Independent Reg Register">
		<bitfield id="Reserved" width="1" begin="31" end="31" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="TX_FLW" width="1" begin="30" end="30" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOFT_REC" width="1" begin="29" end="29" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="28" end="27" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="FORCE_REINIT" width="1" begin="26" end="26" resetval="0b0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="TRANS_MODE" width="2" begin="25" end="24" resetval="0b01" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DEBUG" width="1" begin="23" end="23" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEND_DBG_PKT" width="1" begin="22" end="22" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ILL_TRANS_EN" width="1" begin="21" end="21" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ILL_TRANS_ERR" width="1" begin="20" end="20" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="19" end="18" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="MAX_RETRY_EN" width="1" begin="17" end="17" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAX_RETRY_ERR" width="1" begin="16" end="16" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAX_RETRY_THR" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="IRQ_EN" width="1" begin="7" end="7" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="IRQ_ERR" width="1" begin="6" end="6" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="6" begin="5" end="0" resetval="" description="" range="" rwaccess="N">
      </bitfield>
	</register>
	<register id="SP2_SILENCE_TIMER" acronym="SP2_SILENCE_TIMER" offset="0x14208" width="32" description="Port 2 Silence Timer Register">
		<bitfield id="SILENCE_TIMER" width="4" begin="31" end="28" resetval="0b1011" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="28" begin="27" end="0" resetval="" description="" range="" rwaccess="N">
      </bitfield>
	</register>
	<register id="SP2_MULT_EVNT_CS" acronym="SP2_MULT_EVNT_CS" offset="0x1420C" width="32" description="Port 2 Multicast-Event Control Symbol Request Register">
		<bitfield id="MULT_EVNT_CS" width="32" begin="31" end="0" resetval="0x00000000" description="" range="" rwaccess="W">
      </bitfield>
	</register>
	<register id="RIO_SP2_CS_TX" acronym="RIO_SP2_CS_TX" offset="0x14214" width="32" description="Port 2 Control Symbol Transmit Register">
		<bitfield id="STYPE_0" width="3" begin="31" end="29" resetval="0b000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PAR_0" width="5" begin="28" end="24" resetval="0b00000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PAR_1" width="5" begin="23" end="19" resetval="0b00000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="STYPE_1" width="3" begin="18" end="16" resetval="0b000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="CMD" width="3" begin="15" end="13" resetval="0b000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="CS_EMB" width="1" begin="12" end="12" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="12" begin="11" end="0" resetval="" description="" range="" rwaccess="N">
      </bitfield>
	</register>
	<register id="SP3_RST_OPT" acronym="SP3_RST_OPT" offset="0x14300" width="32" description="Port 3 Reset Option CSR Register">
		<bitfield id="PORT_ID" width="8" begin="7" end="0" resetval="0x00" description="" range="" rwaccess="RW">
      </bitfield>
	</register>
	<register id="SP3_CTL_INDEP" acronym="SP3_CTL_INDEP" offset="0x14304" width="32" description="Port 3 Control Independent Reg Register">
		<bitfield id="Reserved" width="1" begin="31" end="31" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="TX_FLW" width="1" begin="30" end="30" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SOFT_REC" width="1" begin="29" end="29" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="28" end="27" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="FORCE_REINIT" width="1" begin="26" end="26" resetval="0b0" description="" range="" rwaccess="W">
      </bitfield>
		<bitfield id="TRANS_MODE" width="2" begin="25" end="24" resetval="0b01" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="DEBUG" width="1" begin="23" end="23" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="SEND_DBG_PKT" width="1" begin="22" end="22" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ILL_TRANS_EN" width="1" begin="21" end="21" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="ILL_TRANS_ERR" width="1" begin="20" end="20" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="2" begin="19" end="18" resetval="" description="" range="" rwaccess="N">
      </bitfield>
		<bitfield id="MAX_RETRY_EN" width="1" begin="17" end="17" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAX_RETRY_ERR" width="1" begin="16" end="16" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="MAX_RETRY_THR" width="8" begin="15" end="8" resetval="0x00" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="IRQ_EN" width="1" begin="7" end="7" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="IRQ_ERR" width="1" begin="6" end="6" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="6" begin="5" end="0" resetval="" description="" range="" rwaccess="N">
      </bitfield>
	</register>
	<register id="SP3_SILENCE_TIMER" acronym="SP3_SILENCE_TIMER" offset="0x14308" width="32" description="Port 3 Silence Timer Register">
		<bitfield id="SILENCE_TIMER" width="4" begin="31" end="28" resetval="0b1011" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="28" begin="27" end="0" resetval="" description="" range="" rwaccess="N">
      </bitfield>
	</register>
	<register id="SP3_MULT_EVNT_CS" acronym="SP3_MULT_EVNT_CS" offset="0x1430C" width="32" description="Port 3 Multicast-Event Control Symbol Request Register">
		<bitfield id="MULT_EVNT_CS" width="32" begin="31" end="0" resetval="0x00000000" description="" range="" rwaccess="W">
      </bitfield>
	</register>
	<register id="RIO_SP3_CS_TX" acronym="RIO_SP3_CS_TX" offset="0x14314" width="32" description="Port 3 Control Symbol Transmit Register">
		<bitfield id="STYPE_0" width="3" begin="31" end="29" resetval="0b000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PAR_0" width="5" begin="28" end="24" resetval="0b00000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="PAR_1" width="5" begin="23" end="19" resetval="0b00000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="STYPE_1" width="3" begin="18" end="16" resetval="0b000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="CMD" width="3" begin="15" end="13" resetval="0b000" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="CS_EMB" width="1" begin="12" end="12" resetval="0b0" description="" range="" rwaccess="RW">
      </bitfield>
		<bitfield id="Reserved" width="12" begin="11" end="0" resetval="" description="" range="" rwaccess="N">
      </bitfield>
	</register>
</module>
