git clone --depth 1 --no-tags https://github.com/MinhTran0911/UART_DE10.git f:/verilog_sva_gh_scraper/data/full_repos/519542037
git clone --depth 1 --no-tags https://github.com/NermeenMohammed-M/FFT.git f:/verilog_sva_gh_scraper/data/full_repos/521381712
git clone --depth 1 --no-tags https://github.com/ishmemon/EE-271-Digital-Circuits-and-Systems.git f:/verilog_sva_gh_scraper/data/full_repos/502770784
git clone --depth 1 --no-tags https://github.com/shaarawy29/ALU_tb.git f:/verilog_sva_gh_scraper/data/full_repos/522342878
git clone --depth 1 --no-tags https://github.com/Anshuman0029/Task.git f:/verilog_sva_gh_scraper/data/full_repos/521994068
git clone --depth 1 --no-tags https://github.com/JZJisawesome/vgacpu.git f:/verilog_sva_gh_scraper/data/full_repos/509774251
git clone --depth 1 --no-tags https://github.com/Benisneb/RISC_16b_Proof_Of_Concept.git f:/verilog_sva_gh_scraper/data/full_repos/518175990
git clone --depth 1 --no-tags https://github.com/alexc0888/fourBitGreaterThanComparator.git f:/verilog_sva_gh_scraper/data/full_repos/519098747
git clone --depth 1 --no-tags https://github.com/RookieLT/lukeverif.git f:/verilog_sva_gh_scraper/data/full_repos/518475311
git clone --depth 1 --no-tags https://github.com/supreetgulavani/SystemVerilog_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/512561136
git clone --depth 1 --no-tags https://github.com/SkyWalker0006/AHB-Lite-Slave-VIP.git f:/verilog_sva_gh_scraper/data/full_repos/514125435
git clone --depth 1 --no-tags https://github.com/Alireza-Zwolf/MIPS-PROCESSOR.git f:/verilog_sva_gh_scraper/data/full_repos/513489957
git clone --depth 1 --no-tags https://github.com/a29712049/BCD-To-7.git f:/verilog_sva_gh_scraper/data/full_repos/507741572
git clone --depth 1 --no-tags https://github.com/IgDROP/Universal-modulator.git f:/verilog_sva_gh_scraper/data/full_repos/508407643
git clone --depth 1 --no-tags https://github.com/mk-khalil/pipelined-ARM-processor-using-system-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/507858928
git clone --depth 1 --no-tags https://github.com/henriqueeraraujo/Projeto_Concepcao_Estruturada_02.git f:/verilog_sva_gh_scraper/data/full_repos/498751491
git clone --depth 1 --no-tags https://github.com/cristian-grecu/ELEC391-mem-tutorial-exercise.git f:/verilog_sva_gh_scraper/data/full_repos/493835090
git clone --depth 1 --no-tags https://github.com/neekoli/pulp_soc_neeko.git f:/verilog_sva_gh_scraper/data/full_repos/493171186
git clone --depth 1 --no-tags https://github.com/whitewalker08/AXI_4_STREAM.git f:/verilog_sva_gh_scraper/data/full_repos/501460964
git clone --depth 1 --no-tags https://github.com/Darcywantloli/BCD-counter.git f:/verilog_sva_gh_scraper/data/full_repos/500310664
git clone --depth 1 --no-tags https://github.com/MidhunNair43/Graph_Convolution_Neural_Network.git f:/verilog_sva_gh_scraper/data/full_repos/504772221
git clone --depth 1 --no-tags https://github.com/smithtanium/Bitcoin-sha256hash.git f:/verilog_sva_gh_scraper/data/full_repos/505195266
git clone --depth 1 --no-tags https://github.com/agithubber777/terasic_de2_115.git f:/verilog_sva_gh_scraper/data/full_repos/498240017
git clone --depth 1 --no-tags https://github.com/MelikaMinaei/Digital-Systems-CA-2.git f:/verilog_sva_gh_scraper/data/full_repos/504977241
git clone --depth 1 --no-tags https://github.com/szhao2095/pulp_FSI.git f:/verilog_sva_gh_scraper/data/full_repos/513340383
git clone --depth 1 --no-tags https://github.com/MidhunNair43/APB_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/512227365
git clone --depth 1 --no-tags https://github.com/sam10486/NWC_verilog_backup.git f:/verilog_sva_gh_scraper/data/full_repos/515857900
git clone --depth 1 --no-tags https://github.com/abhishek-pwr/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/515906552
git clone --depth 1 --no-tags https://github.com/10RE/VE470_Superscalar.git f:/verilog_sva_gh_scraper/data/full_repos/510182466
git clone --depth 1 --no-tags https://github.com/zdr1999/AHB2APB.git f:/verilog_sva_gh_scraper/data/full_repos/510815650
git clone --depth 1 --no-tags https://github.com/ddsff/Code.git f:/verilog_sva_gh_scraper/data/full_repos/512804329
git clone --depth 1 --no-tags https://github.com/mitshine/FIFO_BFM_WITH_MAKEFILE.git f:/verilog_sva_gh_scraper/data/full_repos/516442214
git clone --depth 1 --no-tags https://github.com/anmehta4/E-Bike-Simulator.git f:/verilog_sva_gh_scraper/data/full_repos/529407769
git clone --depth 1 --no-tags https://github.com/Luckman21/misc-verilog-projects.git f:/verilog_sva_gh_scraper/data/full_repos/532145665
git clone --depth 1 --no-tags https://github.com/mitshine/clock-period-assertion-check.git f:/verilog_sva_gh_scraper/data/full_repos/534560476
git clone --depth 1 --no-tags https://github.com/naveen0215/Array_manipulation.git f:/verilog_sva_gh_scraper/data/full_repos/539300653
git clone --depth 1 --no-tags https://github.com/shaswat2428/UART-Communication-Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/540123643
git clone --depth 1 --no-tags https://github.com/luophoe/UVM-projects.git f:/verilog_sva_gh_scraper/data/full_repos/540177588
git clone --depth 1 --no-tags https://github.com/Anshuman0029/Task4_Credit.git f:/verilog_sva_gh_scraper/data/full_repos/531143356
git clone --depth 1 --no-tags https://github.com/jhladik/icestick-playground.git f:/verilog_sva_gh_scraper/data/full_repos/532424769
git clone --depth 1 --no-tags https://github.com/melody16843/dclab.git f:/verilog_sva_gh_scraper/data/full_repos/536889445
git clone --depth 1 --no-tags https://github.com/sagarpattar05/new4.git f:/verilog_sva_gh_scraper/data/full_repos/537308975
git clone --depth 1 --no-tags https://github.com/Caoyuanzhi/ZAP_learn.git f:/verilog_sva_gh_scraper/data/full_repos/537498898
git clone --depth 1 --no-tags https://github.com/AladinF/Sobel-Operator.git f:/verilog_sva_gh_scraper/data/full_repos/535090892
git clone --depth 1 --no-tags https://github.com/sg-vlsi-experiment/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/525647234
git clone --depth 1 --no-tags https://github.com/DarrenWu42/cse141l-processor.git f:/verilog_sva_gh_scraper/data/full_repos/502304038
git clone --depth 1 --no-tags https://github.com/padung99/Metrotek_LAB2.git f:/verilog_sva_gh_scraper/data/full_repos/509568015
git clone --depth 1 --no-tags https://github.com/Lvwings/axi-udp-protocol.git f:/verilog_sva_gh_scraper/data/full_repos/508131367
git clone --depth 1 --no-tags https://github.com/chen-ian-rong/HW-3.git f:/verilog_sva_gh_scraper/data/full_repos/507661783
git clone --depth 1 --no-tags https://github.com/Karthikeyan564/fantastic-octo-waddle.git f:/verilog_sva_gh_scraper/data/full_repos/508101009
git clone --depth 1 --no-tags https://github.com/chen-ian-rong/logic-.git f:/verilog_sva_gh_scraper/data/full_repos/507590707
git clone --depth 1 --no-tags https://github.com/WikkiTang/HDLBits-Verilog-Practice.git f:/verilog_sva_gh_scraper/data/full_repos/511360555
git clone --depth 1 --no-tags https://github.com/albingomes/crc.git f:/verilog_sva_gh_scraper/data/full_repos/511369514
git clone --depth 1 --no-tags https://github.com/kkurenkov/uvm_fifo.git f:/verilog_sva_gh_scraper/data/full_repos/494206955
git clone --depth 1 --no-tags https://github.com/marwanharuna/2-stage_Caesar_Cipher.git f:/verilog_sva_gh_scraper/data/full_repos/512414839
git clone --depth 1 --no-tags https://github.com/cipressino/244_adcechodac.git f:/verilog_sva_gh_scraper/data/full_repos/510377404
git clone --depth 1 --no-tags https://github.com/palmenros/swervolf-soc.git f:/verilog_sva_gh_scraper/data/full_repos/506982268
git clone --depth 1 --no-tags https://github.com/alexander459/FPGA-Maze-Video-Game.git f:/verilog_sva_gh_scraper/data/full_repos/504182297
git clone --depth 1 --no-tags https://github.com/eminakgun/axis_vip.git f:/verilog_sva_gh_scraper/data/full_repos/512413929
git clone --depth 1 --no-tags https://github.com/tallerditigales/proyecto_final.git f:/verilog_sva_gh_scraper/data/full_repos/492102780
git clone --depth 1 --no-tags https://github.com/LiamK-Technion/DigSystems_sim1.git f:/verilog_sva_gh_scraper/data/full_repos/491630322
git clone --depth 1 --no-tags https://github.com/comsec-group/cellift-ibex.git f:/verilog_sva_gh_scraper/data/full_repos/501565212
git clone --depth 1 --no-tags https://github.com/Aleksw3/eXtension-Inteface-Wrapper.git f:/verilog_sva_gh_scraper/data/full_repos/502200541
git clone --depth 1 --no-tags https://github.com/ChrisShakkour/AI-risc-V-Hacakthon.git f:/verilog_sva_gh_scraper/data/full_repos/499459208
git clone --depth 1 --no-tags https://github.com/Claudio-Costanzo/HARDWARE-AND-EMBEDDED-SECURITY.git f:/verilog_sva_gh_scraper/data/full_repos/527151063
git clone --depth 1 --no-tags https://github.com/OnurVural/Digital_Design_Works.git f:/verilog_sva_gh_scraper/data/full_repos/522576017
git clone --depth 1 --no-tags https://github.com/Felukov/HdlSamples.git f:/verilog_sva_gh_scraper/data/full_repos/522431483
git clone --depth 1 --no-tags https://github.com/hakatu/Lab-5-sample.git f:/verilog_sva_gh_scraper/data/full_repos/523191369
git clone --depth 1 --no-tags https://github.com/Me-RajatChaudhary/Designs.git f:/verilog_sva_gh_scraper/data/full_repos/526240439
git clone --depth 1 --no-tags https://github.com/MerciaReginasl/FPGA.sv.git f:/verilog_sva_gh_scraper/data/full_repos/518093330
git clone --depth 1 --no-tags https://github.com/Karthikeyan564/pulp_soc.git f:/verilog_sva_gh_scraper/data/full_repos/519127842
git clone --depth 1 --no-tags https://github.com/ahmadrmirzaei/AES.git f:/verilog_sva_gh_scraper/data/full_repos/521193315
git clone --depth 1 --no-tags https://github.com/eacrawford02/lava-lamp.git f:/verilog_sva_gh_scraper/data/full_repos/520695407
git clone --depth 1 --no-tags https://github.com/RhysM95/SIT329.git f:/verilog_sva_gh_scraper/data/full_repos/520360068
git clone --depth 1 --no-tags https://github.com/HemanthVeeramalla/dummy.git f:/verilog_sva_gh_scraper/data/full_repos/520870651
git clone --depth 1 --no-tags https://github.com/17862071195/Watchdog_Verify_UVM.git f:/verilog_sva_gh_scraper/data/full_repos/539932824
git clone --depth 1 --no-tags https://github.com/sina-negarandeh/mips-pipeline-processor.git f:/verilog_sva_gh_scraper/data/full_repos/536977232
git clone --depth 1 --no-tags https://github.com/Sebusa/Arquitectura-de-Computadores.git f:/verilog_sva_gh_scraper/data/full_repos/536350683
git clone --depth 1 --no-tags https://github.com/tparng/wide_alu_ip.git f:/verilog_sva_gh_scraper/data/full_repos/536449460
git clone --depth 1 --no-tags https://github.com/jahnavivallivedu/Janu.git f:/verilog_sva_gh_scraper/data/full_repos/536537299
git clone --depth 1 --no-tags https://github.com/vineethkumarv/vk.git f:/verilog_sva_gh_scraper/data/full_repos/536547251
git clone --depth 1 --no-tags https://github.com/minecraftdixit/system-verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/529683680
git clone --depth 1 --no-tags https://github.com/dsepko/single-cycle-risc.git f:/verilog_sva_gh_scraper/data/full_repos/524284093
git clone --depth 1 --no-tags https://github.com/mitshine/tutorials-on-UVM-and-RAL.git f:/verilog_sva_gh_scraper/data/full_repos/531908206
git clone --depth 1 --no-tags https://github.com/Angelaangie-ai/ece212_angela_laxman.git f:/verilog_sva_gh_scraper/data/full_repos/530640695
git clone --depth 1 --no-tags https://github.com/PaulManriquez/R_Instruction_MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/520706960
git clone --depth 1 --no-tags https://github.com/mrutunjaynalwad/MSD.git f:/verilog_sva_gh_scraper/data/full_repos/537304588
git clone --depth 1 --no-tags https://github.com/tharunenamala/sarada_from_gopal.git f:/verilog_sva_gh_scraper/data/full_repos/537395326
git clone --depth 1 --no-tags https://github.com/DJosueMM/GrayDecoder.git f:/verilog_sva_gh_scraper/data/full_repos/536174840
git clone --depth 1 --no-tags https://github.com/agg23/openfpga-NES.git f:/verilog_sva_gh_scraper/data/full_repos/541348592
git clone --depth 1 --no-tags https://github.com/agg23/openfpga-pokemonmini.git f:/verilog_sva_gh_scraper/data/full_repos/551161523
git clone --depth 1 --no-tags https://github.com/qleenju/PDPU.git f:/verilog_sva_gh_scraper/data/full_repos/565351027
git clone --depth 1 --no-tags https://github.com/snbk001/100DaysofRTL.git f:/verilog_sva_gh_scraper/data/full_repos/542641001
git clone --depth 1 --no-tags https://github.com/mbits-mirafra/UVMCourse.git f:/verilog_sva_gh_scraper/data/full_repos/557223896
git clone --depth 1 --no-tags https://github.com/riscv-verification/riscvISACOV.git f:/verilog_sva_gh_scraper/data/full_repos/562138106
git clone --depth 1 --no-tags https://github.com/antoinemadec/uvm_code_gen.git f:/verilog_sva_gh_scraper/data/full_repos/552936244
git clone --depth 1 --no-tags https://github.com/KafCoppelia/uvm-mcdf.git f:/verilog_sva_gh_scraper/data/full_repos/572504702
git clone --depth 1 --no-tags https://github.com/mbits-mirafra/i3c_avip.git f:/verilog_sva_gh_scraper/data/full_repos/562733325
git clone --depth 1 --no-tags https://github.com/SarahElzayat/RISC-pipelined-processor.git f:/verilog_sva_gh_scraper/data/full_repos/562940859
git clone --depth 1 --no-tags https://github.com/Srisrijakka1/UART-Design-simulation-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/559452754
