# Mixed Signal RISC-V SoC
This unique Mixed Signal Syston-on-Chip(SoC) is made using a RISC-V Core(RVMyth) and a PLL IP(avsdpll)

__RVMYTH Core:__ https://github.com/infini8-13/riscv-tlv-core

__PLL:__ https://github.com/vsdip/rvmyth_avsdpll_interface

## Tools used:

__Makerchip:__  [Makerchip](https://www.makerchip.com/) is a free web-based IDE as well as available as [makerchip-app](https://gitlab.com/rweda/makerchip-app)

__Icarus Verilog:__  [Icarus Verilog](http://iverilog.icarus.com/) is an open-source Verilog compiler used for simulation and synthesis.

__GTKWave:__  [GTKWave](http://gtkwave.sourceforge.net/) is a fully featured GTK+ based wave viewer, also open-source.

__Xilinx Vivado:__  [Xilinx Vivado](https://www.xilinx.com/support/university/vivado.html) delivers a SoC-strength, IP-centric and system-centric, next generation development. This project is developed using Vivado ML Edition 2021.1
