// Seed: 1845557214
`timescale 1ps / 1 ps
module module_0 #(
    parameter id_1 = 32'd21
) (
    input logic id_2,
    input id_3,
    output id_4
);
  logic id_5 = 1;
  assign id_3 = "";
  assign id_5 = 1;
  assign id_2 = id_5;
  always begin
    if (1) id_4 = 1;
    else id_3[~1+(id_1)] = 1;
  end
endmodule
