$date
	Sat Oct 26 20:11:47 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	10ps
$end

$scope module tb_shift_register_4bit $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 1 # d $end
$var wire 1 $ q [3] $end
$var wire 1 % q [2] $end
$var wire 1 & q [1] $end
$var wire 1 ' q [0] $end

$scope module uut $end
$var wire 1 ( clk $end
$var wire 1 ) rst $end
$var wire 1 * d $end
$var reg 4 + q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
b0 +
0'
0&
0%
0$
0*
1)
0(
$end
#500
1!
1(
#1000
0"
1#
0!
1*
0)
0(
#1500
1!
1(
b1 +
1'
#2000
0#
0!
0*
0(
#2500
1!
1(
b10 +
0'
1&
#3000
1#
0!
1*
0(
#3500
1!
1(
b101 +
1'
0&
1%
#4000
0#
0!
0*
0(
#4500
1!
1(
b1010 +
0'
1&
0%
1$
#5000
1"
0!
1)
0(
b0 +
0&
0$
#5500
1!
1(
#6000
0"
