Analysis & Synthesis report for ex13
Tue Jan 07 21:45:24 2014
Quartus II 32-bit Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for ex_shiftreg:ex_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_n301:auto_generated|altsyncram_osc1:altsyncram2
 14. Parameter Settings for User Entity Instance: ex_shiftreg:ex_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component
 15. altshift_taps Parameter Settings by Entity Instance
 16. SignalTap II Logic Analyzer Settings
 17. Elapsed Time Per Partition
 18. Connections to In-System Debugging Instance "auto_signaltap_0"
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jan 07 21:45:24 2014         ;
; Quartus II 32-bit Version          ; 12.0 Build 232 07/05/2012 SP 1 SJ Web Edition ;
; Revision Name                      ; ex13                                          ;
; Top-level Entity Name              ; ex13                                          ;
; Family                             ; Cyclone III                                   ;
; Total logic elements               ; 682                                           ;
;     Total combinational functions  ; 428                                           ;
;     Dedicated logic registers      ; 523                                           ;
; Total registers                    ; 523                                           ;
; Total pins                         ; 42                                            ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 13,504                                        ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 0                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C5E144C8        ;                    ;
; Top-level entity name                                                      ; ex13               ; ex13               ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+--------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                   ; Library ;
+--------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+
; ex_shiftreg.v                              ; yes             ; User Wizard-Generated File             ; D:/FpgaExample/ex15/ex_shiftreg.v                                              ;         ;
; ex13.v                                     ; yes             ; Auto-Found Verilog HDL File            ; D:/FpgaExample/ex15/ex13.v                                                     ;         ;
; altshift_taps.tdf                          ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf            ;         ;
; altdpram.inc                               ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; lpm_counter.inc                            ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; lpm_compare.inc                            ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; lpm_constant.inc                           ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; db/shift_taps_n301.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex15/db/shift_taps_n301.tdf                                     ;         ;
; db/altsyncram_osc1.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex15/db/altsyncram_osc1.tdf                                     ;         ;
; db/cntr_1of.tdf                            ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex15/db/cntr_1of.tdf                                            ;         ;
; db/cmpr_gfc.tdf                            ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex15/db/cmpr_gfc.tdf                                            ;         ;
; db/cntr_n7h.tdf                            ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex15/db/cntr_n7h.tdf                                            ;         ;
; sld_signaltap.vhd                          ; yes             ; Encrypted Megafunction                 ; c:/altera/12.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_ela_control.vhd                        ; yes             ; Encrypted Megafunction                 ; c:/altera/12.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                           ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; dffeea.inc                                 ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; aglobal120.inc                             ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/aglobal120.inc               ;         ;
; sld_mbpmg.vhd                              ; yes             ; Encrypted Megafunction                 ; c:/altera/12.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd               ; yes             ; Encrypted Megafunction                 ; c:/altera/12.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd                     ; yes             ; Encrypted Megafunction                 ; c:/altera/12.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                             ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc                      ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                                ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                             ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                              ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                                 ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                                 ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; db/altsyncram_jv14.tdf                     ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex15/db/altsyncram_jv14.tdf                                     ;         ;
; altdpram.tdf                               ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                               ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                                ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc                        ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                             ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                                ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                                 ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                               ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                               ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_grc.tdf                             ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex15/db/mux_grc.tdf                                             ;         ;
; lpm_decode.tdf                             ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                                 ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; db/decode_4uf.tdf                          ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex15/db/decode_4uf.tdf                                          ;         ;
; lpm_counter.tdf                            ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                            ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                               ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; alt_counter_stratix.inc                    ; yes             ; Megafunction                           ; c:/altera/12.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_3fi.tdf                            ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex15/db/cntr_3fi.tdf                                            ;         ;
; db/cmpr_hfc.tdf                            ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex15/db/cmpr_hfc.tdf                                            ;         ;
; db/cntr_v7j.tdf                            ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex15/db/cntr_v7j.tdf                                            ;         ;
; db/cntr_4fi.tdf                            ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex15/db/cntr_4fi.tdf                                            ;         ;
; db/cmpr_ifc.tdf                            ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex15/db/cmpr_ifc.tdf                                            ;         ;
; db/cntr_p1j.tdf                            ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex15/db/cntr_p1j.tdf                                            ;         ;
; db/cmpr_efc.tdf                            ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex15/db/cmpr_efc.tdf                                            ;         ;
; sld_rom_sr.vhd                             ; yes             ; Encrypted Megafunction                 ; c:/altera/12.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                                ; yes             ; Encrypted Megafunction                 ; c:/altera/12.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; D:/FpgaExample/ex15/db/altsyncram_6c91.tdf ; yes             ; Auto-Generated Megafunction            ; D:/FpgaExample/ex15/db/altsyncram_6c91.tdf                                     ;         ;
; D:/FpgaExample/ex15/rom_init.hex           ; yes             ; Auto-Found Memory Initialization File  ; D:/FpgaExample/ex15/rom_init.hex                                               ;         ;
+--------------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 682       ;
;                                             ;           ;
; Total combinational functions               ; 428       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 173       ;
;     -- 3 input functions                    ; 120       ;
;     -- <=2 input functions                  ; 135       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 359       ;
;     -- arithmetic mode                      ; 69        ;
;                                             ;           ;
; Total registers                             ; 523       ;
;     -- Dedicated logic registers            ; 523       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 42        ;
; Total memory bits                           ; 13504     ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 308       ;
; Total fan-out                               ; 3560      ;
; Average fan-out                             ; 3.27      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                           ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                 ; Library Name ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ex13                                                                                                ; 428 (35)          ; 523 (19)     ; 13504       ; 0            ; 0       ; 0         ; 42   ; 0            ; |ex13                                                                                                                                                                                                                                                                                               ;              ;
;    |ex_shiftreg:ex_shiftreg_inst|                                                                    ; 8 (0)             ; 7 (0)        ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|ex_shiftreg:ex_shiftreg_inst                                                                                                                                                                                                                                                                  ;              ;
;       |altshift_taps:ALTSHIFT_TAPS_component|                                                        ; 8 (0)             ; 7 (0)        ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|ex_shiftreg:ex_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                                                                                                            ;              ;
;          |shift_taps_n301:auto_generated|                                                            ; 8 (0)             ; 7 (1)        ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|ex_shiftreg:ex_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_n301:auto_generated                                                                                                                                                                                             ;              ;
;             |altsyncram_osc1:altsyncram2|                                                            ; 0 (0)             ; 0 (0)        ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|ex_shiftreg:ex_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_n301:auto_generated|altsyncram_osc1:altsyncram2                                                                                                                                                                 ;              ;
;             |cntr_1of:cntr1|                                                                         ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|ex_shiftreg:ex_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_n301:auto_generated|cntr_1of:cntr1                                                                                                                                                                              ;              ;
;             |cntr_n7h:cntr3|                                                                         ; 5 (5)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|ex_shiftreg:ex_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_n301:auto_generated|cntr_n7h:cntr3                                                                                                                                                                              ;              ;
;    |sld_hub:auto_hub|                                                                                ; 105 (67)          ; 73 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_hub:auto_hub                                                                                                                                                                                                                                                                              ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                      ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                    ;              ;
;    |sld_signaltap:auto_signaltap_0|                                                                  ; 280 (1)           ; 424 (0)      ; 13312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                ;              ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                        ; 279 (18)          ; 424 (110)    ; 13312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                          ;              ;
;          |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 23 (0)            ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ;              ;
;             |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ;              ;
;                |decode_4uf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_4uf:auto_generated                                                                                                             ;              ;
;             |lpm_mux:mux|                                                                            ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ;              ;
;                |mux_grc:auto_generated|                                                              ; 21 (21)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_grc:auto_generated                                                                                                                        ;              ;
;          |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 13312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ;              ;
;             |altsyncram_jv14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 13312       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jv14:auto_generated                                                                                                                                           ;              ;
;          |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ;              ;
;          |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ;              ;
;          |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 79 (79)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ;              ;
;          |sld_ela_control:ela_control|                                                               ; 32 (1)            ; 81 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ;              ;
;             |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ;              ;
;             |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 26 (0)            ; 65 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ;              ;
;                |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 39 (39)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ;              ;
;                |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 26 (0)            ; 26 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ;              ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ;              ;
;             |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 5 (5)             ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ;              ;
;                |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ;              ;
;          |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 91 (10)           ; 75 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ;              ;
;             |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ;              ;
;                |cntr_3fi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_3fi:auto_generated                                                       ;              ;
;             |lpm_counter:read_pointer_counter|                                                       ; 10 (0)            ; 10 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ;              ;
;                |cntr_v7j:auto_generated|                                                             ; 10 (10)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_v7j:auto_generated                                                                                ;              ;
;             |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ;              ;
;                |cntr_4fi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_4fi:auto_generated                                                                      ;              ;
;             |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ;              ;
;                |cntr_p1j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_p1j:auto_generated                                                                         ;              ;
;             |lpm_shiftreg:info_data_shift_out|                                                       ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ;              ;
;             |lpm_shiftreg:ram_data_shift_out|                                                        ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ;              ;
;             |lpm_shiftreg:status_data_shift_out|                                                     ; 21 (21)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ;              ;
;          |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ex13|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ;              ;
+------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; ex_shiftreg:ex_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_n301:auto_generated|altsyncram_osc1:altsyncram2|ALTSYNCRAM                       ; M9K  ; Simple Dual Port ; 6            ; 32           ; 6            ; 32           ; 192   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_jv14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 13           ; 1024         ; 13           ; 13312 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                ;
+--------+----------------------------+---------+--------------+--------------+------------------------------------+-----------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                    ; IP Include File                   ;
+--------+----------------------------+---------+--------------+--------------+------------------------------------+-----------------------------------+
; Altera ; Shift register (RAM-based) ; 12.0    ; N/A          ; N/A          ; |ex13|ex_shiftreg:ex_shiftreg_inst ; D:/FpgaExample/ex15/ex_shiftreg.v ;
+--------+----------------------------+---------+--------------+--------------+------------------------------------+-----------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 523   ;
; Number of registers using Synchronous Clear  ; 12    ;
; Number of registers using Synchronous Load   ; 29    ;
; Number of registers using Asynchronous Clear ; 245   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 281   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                       ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; shiftin[0]                                                                                                                              ; 2       ;
; shiftin[3]                                                                                                                              ; 2       ;
; shiftin[5]                                                                                                                              ; 2       ;
; shiftin[7]                                                                                                                              ; 2       ;
; ex_shiftreg:ex_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_n301:auto_generated|dffe4                                 ; 32      ;
; sld_hub:auto_hub|tdo                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; Total number of inverted registers = 17                                                                                                 ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered       ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------+----------------------------+
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |ex13|shiftin[1] ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |ex13|shiftin[0] ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ex_shiftreg:ex_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_n301:auto_generated|altsyncram_osc1:altsyncram2 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ex_shiftreg:ex_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                         ;
+----------------+-----------------+------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                      ;
; NUMBER_OF_TAPS ; 4               ; Signed Integer                                                               ;
; TAP_DISTANCE   ; 8               ; Signed Integer                                                               ;
; WIDTH          ; 8               ; Signed Integer                                                               ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                                      ;
; CBXI_PARAMETER ; shift_taps_n301 ; Untyped                                                                      ;
+----------------+-----------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                             ;
+----------------------------+--------------------------------------------------------------------+
; Name                       ; Value                                                              ;
+----------------------------+--------------------------------------------------------------------+
; Number of entity instances ; 1                                                                  ;
; Entity Instance            ; ex_shiftreg:ex_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 4                                                                  ;
;     -- TAP_DISTANCE        ; 8                                                                  ;
;     -- WIDTH               ; 8                                                                  ;
+----------------------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 13                  ; 13               ; 1024         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                    ;
+-------------+---------------+-----------+----------------+-------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name        ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection ; Details                                                                                                                                                        ;
+-------------+---------------+-----------+----------------+-------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rom_data[0] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rom_data[0] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rom_data[1] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rom_data[1] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rom_data[2] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rom_data[2] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rom_data[3] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rom_data[3] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rom_data[4] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rom_data[4] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rom_data[5] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rom_data[5] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rom_data[6] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rom_data[6] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rom_data[7] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; rom_data[7] ; pre-synthesis ; missing   ; Top            ; post-synthesis    ; GND               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; clk         ; post-fitting  ; connected ; Top            ; post-synthesis    ; clk               ; N/A                                                                                                                                                            ;
; rom_addr[0] ; post-fitting  ; missing   ; Top            ; post-synthesis    ; GND               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; rom_addr[0] ; post-fitting  ; missing   ; Top            ; post-synthesis    ; GND               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; rom_addr[1] ; post-fitting  ; missing   ; Top            ; post-synthesis    ; GND               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; rom_addr[1] ; post-fitting  ; missing   ; Top            ; post-synthesis    ; GND               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; rom_addr[2] ; post-fitting  ; missing   ; Top            ; post-synthesis    ; GND               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; rom_addr[2] ; post-fitting  ; missing   ; Top            ; post-synthesis    ; GND               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; rom_addr[3] ; post-fitting  ; missing   ; Top            ; post-synthesis    ; GND               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; rom_addr[3] ; post-fitting  ; missing   ; Top            ; post-synthesis    ; GND               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; rom_addr[4] ; post-fitting  ; missing   ; Top            ; post-synthesis    ; GND               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; rom_addr[4] ; post-fitting  ; missing   ; Top            ; post-synthesis    ; GND               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
+-------------+---------------+-----------+----------------+-------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jan 07 21:45:14 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ex13 -c ex13
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file ex_rom.v
    Info (12023): Found entity 1: ex_rom
Info (12021): Found 1 design units, including 1 entities, in source file ex_shiftreg.v
    Info (12023): Found entity 1: ex_shiftreg
Warning (12125): Using design file ex13.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: ex13
Info (12127): Elaborating entity "ex13" for the top level hierarchy
Info (12128): Elaborating entity "ex_shiftreg" for hierarchy "ex_shiftreg:ex_shiftreg_inst"
Info (12128): Elaborating entity "altshift_taps" for hierarchy "ex_shiftreg:ex_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component"
Info (12130): Elaborated megafunction instantiation "ex_shiftreg:ex_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component"
Info (12133): Instantiated megafunction "ex_shiftreg:ex_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "4"
    Info (12134): Parameter "tap_distance" = "8"
    Info (12134): Parameter "width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_n301.tdf
    Info (12023): Found entity 1: shift_taps_n301
Info (12128): Elaborating entity "shift_taps_n301" for hierarchy "ex_shiftreg:ex_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_n301:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_osc1.tdf
    Info (12023): Found entity 1: altsyncram_osc1
Info (12128): Elaborating entity "altsyncram_osc1" for hierarchy "ex_shiftreg:ex_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_n301:auto_generated|altsyncram_osc1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1of.tdf
    Info (12023): Found entity 1: cntr_1of
Info (12128): Elaborating entity "cntr_1of" for hierarchy "ex_shiftreg:ex_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_n301:auto_generated|cntr_1of:cntr1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_gfc.tdf
    Info (12023): Found entity 1: cmpr_gfc
Info (12128): Elaborating entity "cmpr_gfc" for hierarchy "ex_shiftreg:ex_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_n301:auto_generated|cntr_1of:cntr1|cmpr_gfc:cmpr7"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n7h.tdf
    Info (12023): Found entity 1: cntr_n7h
Info (12128): Elaborating entity "cntr_n7h" for hierarchy "ex_shiftreg:ex_shiftreg_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_n301:auto_generated|cntr_n7h:cntr3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jv14.tdf
    Info (12023): Found entity 1: altsyncram_jv14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_grc.tdf
    Info (12023): Found entity 1: mux_grc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf
    Info (12023): Found entity 1: decode_4uf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3fi.tdf
    Info (12023): Found entity 1: cntr_3fi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hfc.tdf
    Info (12023): Found entity 1: cmpr_hfc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v7j.tdf
    Info (12023): Found entity 1: cntr_v7j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4fi.tdf
    Info (12023): Found entity 1: cntr_4fi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf
    Info (12023): Found entity 1: cmpr_ifc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf
    Info (12023): Found entity 1: cntr_p1j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf
    Info (12023): Found entity 1: cmpr_efc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 1 of its 27 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 26 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 792 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 41 output pins
    Info (21061): Implemented 700 logic cells
    Info (21064): Implemented 45 RAM segments
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 328 megabytes
    Info: Processing ended: Tue Jan 07 21:45:24 2014
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:07


