
PRO1_Simon_Stal_V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009500  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  08009690  08009690  0000a690  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080097a0  080097a0  0000b080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080097a0  080097a0  0000a7a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080097a8  080097a8  0000b080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080097a8  080097a8  0000a7a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080097ac  080097ac  0000a7ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  080097b0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c68  20000080  08009830  0000b080  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001ce8  08009830  0000bce8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ff2c  00000000  00000000  0000b0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000045d9  00000000  00000000  0002afdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a30  00000000  00000000  0002f5b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000144a  00000000  00000000  00030fe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002a667  00000000  00000000  00032432  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001fbd5  00000000  00000000  0005ca99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ff679  00000000  00000000  0007c66e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017bce7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007018  00000000  00000000  0017bd2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  00182d44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009678 	.word	0x08009678

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	08009678 	.word	0x08009678

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <MX_FREERTOS_Init>:
/*
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */
  /* Create the mutex(es) */
  /* creation of SharedData */
  SharedDataHandle = osMutexNew(&SharedData_attributes);
 8000500:	480f      	ldr	r0, [pc, #60]	@ (8000540 <MX_FREERTOS_Init+0x44>)
 8000502:	f005 fed4 	bl	80062ae <osMutexNew>
 8000506:	4603      	mov	r3, r0
 8000508:	4a0e      	ldr	r2, [pc, #56]	@ (8000544 <MX_FREERTOS_Init+0x48>)
 800050a:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800050c:	4a0e      	ldr	r2, [pc, #56]	@ (8000548 <MX_FREERTOS_Init+0x4c>)
 800050e:	2100      	movs	r1, #0
 8000510:	480e      	ldr	r0, [pc, #56]	@ (800054c <MX_FREERTOS_Init+0x50>)
 8000512:	f005 fe1f 	bl	8006154 <osThreadNew>
 8000516:	4603      	mov	r3, r0
 8000518:	4a0d      	ldr	r2, [pc, #52]	@ (8000550 <MX_FREERTOS_Init+0x54>)
 800051a:	6013      	str	r3, [r2, #0]

  /* creation of TrafficStates */
  TrafficStatesHandle = osThreadNew(TrafficState, NULL, &TrafficStates_attributes);
 800051c:	4a0d      	ldr	r2, [pc, #52]	@ (8000554 <MX_FREERTOS_Init+0x58>)
 800051e:	2100      	movs	r1, #0
 8000520:	480d      	ldr	r0, [pc, #52]	@ (8000558 <MX_FREERTOS_Init+0x5c>)
 8000522:	f005 fe17 	bl	8006154 <osThreadNew>
 8000526:	4603      	mov	r3, r0
 8000528:	4a0c      	ldr	r2, [pc, #48]	@ (800055c <MX_FREERTOS_Init+0x60>)
 800052a:	6013      	str	r3, [r2, #0]

  /* creation of UserInput */
  UserInputHandle = osThreadNew(Userinputs, NULL, &UserInput_attributes);
 800052c:	4a0c      	ldr	r2, [pc, #48]	@ (8000560 <MX_FREERTOS_Init+0x64>)
 800052e:	2100      	movs	r1, #0
 8000530:	480c      	ldr	r0, [pc, #48]	@ (8000564 <MX_FREERTOS_Init+0x68>)
 8000532:	f005 fe0f 	bl	8006154 <osThreadNew>
 8000536:	4603      	mov	r3, r0
 8000538:	4a0b      	ldr	r2, [pc, #44]	@ (8000568 <MX_FREERTOS_Init+0x6c>)
 800053a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 800053c:	bf00      	nop
 800053e:	bd80      	pop	{r7, pc}
 8000540:	08009748 	.word	0x08009748
 8000544:	200000b8 	.word	0x200000b8
 8000548:	080096dc 	.word	0x080096dc
 800054c:	0800056d 	.word	0x0800056d
 8000550:	200000ac 	.word	0x200000ac
 8000554:	08009700 	.word	0x08009700
 8000558:	0800057d 	.word	0x0800057d
 800055c:	200000b0 	.word	0x200000b0
 8000560:	08009724 	.word	0x08009724
 8000564:	080006b5 	.word	0x080006b5
 8000568:	200000b4 	.word	0x200000b4

0800056c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b082      	sub	sp, #8
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000574:	2001      	movs	r0, #1
 8000576:	f005 fe7f 	bl	8006278 <osDelay>
 800057a:	e7fb      	b.n	8000574 <StartDefaultTask+0x8>

0800057c <TrafficState>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_TrafficState */
void TrafficState(void *argument)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b088      	sub	sp, #32
 8000580:	af02      	add	r7, sp, #8
 8000582:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TrafficState */
  /* Infinite loop */

  // UART receive message
  HAL_UART_Receive_IT(&huart2, rx_data, 4);
 8000584:	2204      	movs	r2, #4
 8000586:	493f      	ldr	r1, [pc, #252]	@ (8000684 <TrafficState+0x108>)
 8000588:	483f      	ldr	r0, [pc, #252]	@ (8000688 <TrafficState+0x10c>)
 800058a:	f004 fa43 	bl	8004a14 <HAL_UART_Receive_IT>

  //Tick counter, this works as our clock in the system
  uint32_t start_time = xTaskGetTickCount() * portTICK_PERIOD_MS;
 800058e:	f007 faab 	bl	8007ae8 <xTaskGetTickCount>
 8000592:	4603      	mov	r3, r0
 8000594:	60fb      	str	r3, [r7, #12]
  uint32_t current_time = 0;
 8000596:	2300      	movs	r3, #0
 8000598:	613b      	str	r3, [r7, #16]

  uint8_t blue_status = 0;
 800059a:	2300      	movs	r3, #0
 800059c:	75fb      	strb	r3, [r7, #23]
  uint8_t green_status = 0;
 800059e:	2300      	movs	r3, #0
 80005a0:	75bb      	strb	r3, [r7, #22]
  static uint32_t blink_timer = 0;
  static uint32_t green_timer = 0;
  static Trafficlights states = NS_GREEN;

  static uint8_t n_ped_wait = NO;
  uint8_t car_ns = NO;
 80005a2:	2300      	movs	r3, #0
 80005a4:	757b      	strb	r3, [r7, #21]
  uint8_t car_ew = NO;
 80005a6:	2300      	movs	r3, #0
 80005a8:	753b      	strb	r3, [r7, #20]

  for(;;)
  {
	  if(UartReady == SET){
 80005aa:	4b38      	ldr	r3, [pc, #224]	@ (800068c <TrafficState+0x110>)
 80005ac:	781b      	ldrb	r3, [r3, #0]
 80005ae:	2b01      	cmp	r3, #1
 80005b0:	d105      	bne.n	80005be <TrafficState+0x42>

		  update_time(rx_data);
 80005b2:	4834      	ldr	r0, [pc, #208]	@ (8000684 <TrafficState+0x108>)
 80005b4:	f000 fa58 	bl	8000a68 <update_time>
		  UartReady = RESET;
 80005b8:	4b34      	ldr	r3, [pc, #208]	@ (800068c <TrafficState+0x110>)
 80005ba:	2200      	movs	r2, #0
 80005bc:	701a      	strb	r2, [r3, #0]
	  }


	  current_time = xTaskGetTickCount() * portTICK_PERIOD_MS;
 80005be:	f007 fa93 	bl	8007ae8 <xTaskGetTickCount>
 80005c2:	6138      	str	r0, [r7, #16]

	  if(osMutexAcquire(SharedDataHandle, osWaitForever) == osOK){
 80005c4:	4b32      	ldr	r3, [pc, #200]	@ (8000690 <TrafficState+0x114>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80005cc:	4618      	mov	r0, r3
 80005ce:	f005 fef4 	bl	80063ba <osMutexAcquire>
 80005d2:	4603      	mov	r3, r0
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	d114      	bne.n	8000602 <TrafficState+0x86>

		  car_ns = is_car_ns_waiting;
 80005d8:	4b2e      	ldr	r3, [pc, #184]	@ (8000694 <TrafficState+0x118>)
 80005da:	781b      	ldrb	r3, [r3, #0]
 80005dc:	757b      	strb	r3, [r7, #21]
		  car_ew = is_car_ew_waiting;
 80005de:	4b2e      	ldr	r3, [pc, #184]	@ (8000698 <TrafficState+0x11c>)
 80005e0:	781b      	ldrb	r3, [r3, #0]
 80005e2:	753b      	strb	r3, [r7, #20]

		  if(is_ped_ns_waiting == YES){
 80005e4:	4b2d      	ldr	r3, [pc, #180]	@ (800069c <TrafficState+0x120>)
 80005e6:	781b      	ldrb	r3, [r3, #0]
 80005e8:	2b01      	cmp	r3, #1
 80005ea:	d105      	bne.n	80005f8 <TrafficState+0x7c>
		 	    n_ped_wait = YES;
 80005ec:	4b2c      	ldr	r3, [pc, #176]	@ (80006a0 <TrafficState+0x124>)
 80005ee:	2201      	movs	r2, #1
 80005f0:	701a      	strb	r2, [r3, #0]
		 	    is_ped_ns_waiting = NO;
 80005f2:	4b2a      	ldr	r3, [pc, #168]	@ (800069c <TrafficState+0x120>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	701a      	strb	r2, [r3, #0]

		 }
		  osMutexRelease(SharedDataHandle);
 80005f8:	4b25      	ldr	r3, [pc, #148]	@ (8000690 <TrafficState+0x114>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	4618      	mov	r0, r3
 80005fe:	f005 ff27 	bl	8006450 <osMutexRelease>
	  }

	        update_traffic_states(&start_time, current_time,  &states,  &n_ped_wait,  car_ns,  car_ew);
 8000602:	f107 000c 	add.w	r0, r7, #12
 8000606:	7d3b      	ldrb	r3, [r7, #20]
 8000608:	9301      	str	r3, [sp, #4]
 800060a:	7d7b      	ldrb	r3, [r7, #21]
 800060c:	9300      	str	r3, [sp, #0]
 800060e:	4b24      	ldr	r3, [pc, #144]	@ (80006a0 <TrafficState+0x124>)
 8000610:	4a24      	ldr	r2, [pc, #144]	@ (80006a4 <TrafficState+0x128>)
 8000612:	6939      	ldr	r1, [r7, #16]
 8000614:	f000 fd48 	bl	80010a8 <update_traffic_states>

	        if(n_ped_wait == YES){
 8000618:	4b21      	ldr	r3, [pc, #132]	@ (80006a0 <TrafficState+0x124>)
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	2b01      	cmp	r3, #1
 800061e:	d106      	bne.n	800062e <TrafficState+0xb2>
	            blue_status = toggle_bluelights(&blink_timer, current_time);
 8000620:	6939      	ldr	r1, [r7, #16]
 8000622:	4821      	ldr	r0, [pc, #132]	@ (80006a8 <TrafficState+0x12c>)
 8000624:	f000 fc8a 	bl	8000f3c <toggle_bluelights>
 8000628:	4603      	mov	r3, r0
 800062a:	75fb      	strb	r3, [r7, #23]
 800062c:	e001      	b.n	8000632 <TrafficState+0xb6>
	        }
	        else{
	        	blue_status = 0;
 800062e:	2300      	movs	r3, #0
 8000630:	75fb      	strb	r3, [r7, #23]
	        }
	        if(ped_green == YES){
 8000632:	4b1e      	ldr	r3, [pc, #120]	@ (80006ac <TrafficState+0x130>)
 8000634:	781b      	ldrb	r3, [r3, #0]
 8000636:	2b01      	cmp	r3, #1
 8000638:	d116      	bne.n	8000668 <TrafficState+0xec>
	        	if(green_timer == 0){
 800063a:	4b1d      	ldr	r3, [pc, #116]	@ (80006b0 <TrafficState+0x134>)
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	2b00      	cmp	r3, #0
 8000640:	d102      	bne.n	8000648 <TrafficState+0xcc>
	        		green_timer = current_time;
 8000642:	4a1b      	ldr	r2, [pc, #108]	@ (80006b0 <TrafficState+0x134>)
 8000644:	693b      	ldr	r3, [r7, #16]
 8000646:	6013      	str	r3, [r2, #0]
	        	}
	        	green_status = greenlights(&green_timer, current_time);
 8000648:	6939      	ldr	r1, [r7, #16]
 800064a:	4819      	ldr	r0, [pc, #100]	@ (80006b0 <TrafficState+0x134>)
 800064c:	f000 fc9c 	bl	8000f88 <greenlights>
 8000650:	4603      	mov	r3, r0
 8000652:	75bb      	strb	r3, [r7, #22]

	        	if(green_status == 0){
 8000654:	7dbb      	ldrb	r3, [r7, #22]
 8000656:	2b00      	cmp	r3, #0
 8000658:	d108      	bne.n	800066c <TrafficState+0xf0>
	        		ped_green = NO;
 800065a:	4b14      	ldr	r3, [pc, #80]	@ (80006ac <TrafficState+0x130>)
 800065c:	2200      	movs	r2, #0
 800065e:	701a      	strb	r2, [r3, #0]
	        		green_timer = 0;
 8000660:	4b13      	ldr	r3, [pc, #76]	@ (80006b0 <TrafficState+0x134>)
 8000662:	2200      	movs	r2, #0
 8000664:	601a      	str	r2, [r3, #0]
 8000666:	e001      	b.n	800066c <TrafficState+0xf0>
	        	}
	        }else{
	        	green_status = 0;
 8000668:	2300      	movs	r3, #0
 800066a:	75bb      	strb	r3, [r7, #22]
	        }

	        update_lights_hardware(states, blue_status, green_status);
 800066c:	4b0d      	ldr	r3, [pc, #52]	@ (80006a4 <TrafficState+0x128>)
 800066e:	781b      	ldrb	r3, [r3, #0]
 8000670:	7dba      	ldrb	r2, [r7, #22]
 8000672:	7df9      	ldrb	r1, [r7, #23]
 8000674:	4618      	mov	r0, r3
 8000676:	f000 fca1 	bl	8000fbc <update_lights_hardware>


	        osDelay(10);
 800067a:	200a      	movs	r0, #10
 800067c:	f005 fdfc 	bl	8006278 <osDelay>
	  if(UartReady == SET){
 8000680:	e793      	b.n	80005aa <TrafficState+0x2e>
 8000682:	bf00      	nop
 8000684:	200000a0 	.word	0x200000a0
 8000688:	2000017c 	.word	0x2000017c
 800068c:	200000a4 	.word	0x200000a4
 8000690:	200000b8 	.word	0x200000b8
 8000694:	200000a5 	.word	0x200000a5
 8000698:	200000a6 	.word	0x200000a6
 800069c:	200000a7 	.word	0x200000a7
 80006a0:	200000bc 	.word	0x200000bc
 80006a4:	200000bd 	.word	0x200000bd
 80006a8:	200000c0 	.word	0x200000c0
 80006ac:	200000a8 	.word	0x200000a8
 80006b0:	200000c4 	.word	0x200000c4

080006b4 <Userinputs>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Userinputs */
void Userinputs(void *argument)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b084      	sub	sp, #16
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Userinputs */
	uint8_t is_temp_nsPed_waiting = NO;
 80006bc:	2300      	movs	r3, #0
 80006be:	73fb      	strb	r3, [r7, #15]
	uint8_t is_temp_ewCar_waiting = NO;
 80006c0:	2300      	movs	r3, #0
 80006c2:	73bb      	strb	r3, [r7, #14]
	uint8_t is_temp_nsCar_waiting = NO;
 80006c4:	2300      	movs	r3, #0
 80006c6:	737b      	strb	r3, [r7, #13]
  /* Infinite loop */
  for(;;)
  {


	        if(read_input(NORTH_PEDESTRIAN) == DETECTED)
 80006c8:	2000      	movs	r0, #0
 80006ca:	f000 f973 	bl	80009b4 <read_input>
 80006ce:	4603      	mov	r3, r0
 80006d0:	f083 0301 	eor.w	r3, r3, #1
 80006d4:	b2db      	uxtb	r3, r3
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d00d      	beq.n	80006f6 <Userinputs+0x42>
	        {
	            osDelay(20);
 80006da:	2014      	movs	r0, #20
 80006dc:	f005 fdcc 	bl	8006278 <osDelay>
	            if(read_input(NORTH_PEDESTRIAN) == DETECTED)
 80006e0:	2000      	movs	r0, #0
 80006e2:	f000 f967 	bl	80009b4 <read_input>
 80006e6:	4603      	mov	r3, r0
 80006e8:	f083 0301 	eor.w	r3, r3, #1
 80006ec:	b2db      	uxtb	r3, r3
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d001      	beq.n	80006f6 <Userinputs+0x42>
	            {

	            	is_temp_nsPed_waiting = YES;
 80006f2:	2301      	movs	r3, #1
 80006f4:	73fb      	strb	r3, [r7, #15]
	            }


	        }

	        if((read_input(CAR_NORTH) == DETECTED) || (read_input(CAR_SOUTH) == DETECTED)){
 80006f6:	2001      	movs	r0, #1
 80006f8:	f000 f95c 	bl	80009b4 <read_input>
 80006fc:	4603      	mov	r3, r0
 80006fe:	f083 0301 	eor.w	r3, r3, #1
 8000702:	b2db      	uxtb	r3, r3
 8000704:	2b00      	cmp	r3, #0
 8000706:	d108      	bne.n	800071a <Userinputs+0x66>
 8000708:	2002      	movs	r0, #2
 800070a:	f000 f953 	bl	80009b4 <read_input>
 800070e:	4603      	mov	r3, r0
 8000710:	f083 0301 	eor.w	r3, r3, #1
 8000714:	b2db      	uxtb	r3, r3
 8000716:	2b00      	cmp	r3, #0
 8000718:	d002      	beq.n	8000720 <Userinputs+0x6c>
	        	is_temp_nsCar_waiting = YES;
 800071a:	2301      	movs	r3, #1
 800071c:	737b      	strb	r3, [r7, #13]
 800071e:	e001      	b.n	8000724 <Userinputs+0x70>
	        } else {
	        	is_temp_nsCar_waiting = NO;
 8000720:	2300      	movs	r3, #0
 8000722:	737b      	strb	r3, [r7, #13]
	        }


	        if((read_input(CAR_WEST) == DETECTED) || (read_input(CAR_EAST) == DETECTED)){
 8000724:	2003      	movs	r0, #3
 8000726:	f000 f945 	bl	80009b4 <read_input>
 800072a:	4603      	mov	r3, r0
 800072c:	f083 0301 	eor.w	r3, r3, #1
 8000730:	b2db      	uxtb	r3, r3
 8000732:	2b00      	cmp	r3, #0
 8000734:	d108      	bne.n	8000748 <Userinputs+0x94>
 8000736:	2004      	movs	r0, #4
 8000738:	f000 f93c 	bl	80009b4 <read_input>
 800073c:	4603      	mov	r3, r0
 800073e:	f083 0301 	eor.w	r3, r3, #1
 8000742:	b2db      	uxtb	r3, r3
 8000744:	2b00      	cmp	r3, #0
 8000746:	d002      	beq.n	800074e <Userinputs+0x9a>
	        	is_temp_ewCar_waiting = YES;
 8000748:	2301      	movs	r3, #1
 800074a:	73bb      	strb	r3, [r7, #14]
 800074c:	e001      	b.n	8000752 <Userinputs+0x9e>
	        } else {
	        	is_temp_ewCar_waiting = NO;
 800074e:	2300      	movs	r3, #0
 8000750:	73bb      	strb	r3, [r7, #14]
	        }

	        if(osMutexAcquire(SharedDataHandle, osWaitForever) == osOK){
 8000752:	4b10      	ldr	r3, [pc, #64]	@ (8000794 <Userinputs+0xe0>)
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800075a:	4618      	mov	r0, r3
 800075c:	f005 fe2d 	bl	80063ba <osMutexAcquire>
 8000760:	4603      	mov	r3, r0
 8000762:	2b00      	cmp	r3, #0
 8000764:	d112      	bne.n	800078c <Userinputs+0xd8>
	        	is_car_ns_waiting = is_temp_nsCar_waiting;
 8000766:	4a0c      	ldr	r2, [pc, #48]	@ (8000798 <Userinputs+0xe4>)
 8000768:	7b7b      	ldrb	r3, [r7, #13]
 800076a:	7013      	strb	r3, [r2, #0]
	        	is_car_ew_waiting = is_temp_ewCar_waiting;
 800076c:	4a0b      	ldr	r2, [pc, #44]	@ (800079c <Userinputs+0xe8>)
 800076e:	7bbb      	ldrb	r3, [r7, #14]
 8000770:	7013      	strb	r3, [r2, #0]

	        	if(is_temp_nsPed_waiting == YES){
 8000772:	7bfb      	ldrb	r3, [r7, #15]
 8000774:	2b01      	cmp	r3, #1
 8000776:	d104      	bne.n	8000782 <Userinputs+0xce>
	        		is_ped_ns_waiting = YES;
 8000778:	4b09      	ldr	r3, [pc, #36]	@ (80007a0 <Userinputs+0xec>)
 800077a:	2201      	movs	r2, #1
 800077c:	701a      	strb	r2, [r3, #0]
	        		is_temp_nsPed_waiting = NO;
 800077e:	2300      	movs	r3, #0
 8000780:	73fb      	strb	r3, [r7, #15]
	        	}
	        	osMutexRelease(SharedDataHandle);
 8000782:	4b04      	ldr	r3, [pc, #16]	@ (8000794 <Userinputs+0xe0>)
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	4618      	mov	r0, r3
 8000788:	f005 fe62 	bl	8006450 <osMutexRelease>
	        }


	        osDelay(10); // Kör ca 100 gånger i sekunden
 800078c:	200a      	movs	r0, #10
 800078e:	f005 fd73 	bl	8006278 <osDelay>
	        if(read_input(NORTH_PEDESTRIAN) == DETECTED)
 8000792:	e799      	b.n	80006c8 <Userinputs+0x14>
 8000794:	200000b8 	.word	0x200000b8
 8000798:	200000a5 	.word	0x200000a5
 800079c:	200000a6 	.word	0x200000a6
 80007a0:	200000a7 	.word	0x200000a7

080007a4 <HAL_UART_RxCpltCallback>:
* @param huart Pointer to the UART hardware structure.
* @retval None
*/

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart2)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b082      	sub	sp, #8
 80007a8:	af00      	add	r7, sp, #0
 80007aa:	6078      	str	r0, [r7, #4]
  UNUSED(huart2);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
  UartReady = SET;
 80007ac:	4b05      	ldr	r3, [pc, #20]	@ (80007c4 <HAL_UART_RxCpltCallback+0x20>)
 80007ae:	2201      	movs	r2, #1
 80007b0:	701a      	strb	r2, [r3, #0]


  HAL_UART_Receive_IT(huart2, rx_data, 4);
 80007b2:	2204      	movs	r2, #4
 80007b4:	4904      	ldr	r1, [pc, #16]	@ (80007c8 <HAL_UART_RxCpltCallback+0x24>)
 80007b6:	6878      	ldr	r0, [r7, #4]
 80007b8:	f004 f92c 	bl	8004a14 <HAL_UART_Receive_IT>
}
 80007bc:	bf00      	nop
 80007be:	3708      	adds	r7, #8
 80007c0:	46bd      	mov	sp, r7
 80007c2:	bd80      	pop	{r7, pc}
 80007c4:	200000a4 	.word	0x200000a4
 80007c8:	200000a0 	.word	0x200000a0

080007cc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b08a      	sub	sp, #40	@ 0x28
 80007d0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007d2:	f107 0314 	add.w	r3, r7, #20
 80007d6:	2200      	movs	r2, #0
 80007d8:	601a      	str	r2, [r3, #0]
 80007da:	605a      	str	r2, [r3, #4]
 80007dc:	609a      	str	r2, [r3, #8]
 80007de:	60da      	str	r2, [r3, #12]
 80007e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007e2:	4b54      	ldr	r3, [pc, #336]	@ (8000934 <MX_GPIO_Init+0x168>)
 80007e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007e6:	4a53      	ldr	r2, [pc, #332]	@ (8000934 <MX_GPIO_Init+0x168>)
 80007e8:	f043 0304 	orr.w	r3, r3, #4
 80007ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007ee:	4b51      	ldr	r3, [pc, #324]	@ (8000934 <MX_GPIO_Init+0x168>)
 80007f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007f2:	f003 0304 	and.w	r3, r3, #4
 80007f6:	613b      	str	r3, [r7, #16]
 80007f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007fa:	4b4e      	ldr	r3, [pc, #312]	@ (8000934 <MX_GPIO_Init+0x168>)
 80007fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007fe:	4a4d      	ldr	r2, [pc, #308]	@ (8000934 <MX_GPIO_Init+0x168>)
 8000800:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000804:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000806:	4b4b      	ldr	r3, [pc, #300]	@ (8000934 <MX_GPIO_Init+0x168>)
 8000808:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800080a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800080e:	60fb      	str	r3, [r7, #12]
 8000810:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000812:	4b48      	ldr	r3, [pc, #288]	@ (8000934 <MX_GPIO_Init+0x168>)
 8000814:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000816:	4a47      	ldr	r2, [pc, #284]	@ (8000934 <MX_GPIO_Init+0x168>)
 8000818:	f043 0301 	orr.w	r3, r3, #1
 800081c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800081e:	4b45      	ldr	r3, [pc, #276]	@ (8000934 <MX_GPIO_Init+0x168>)
 8000820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000822:	f003 0301 	and.w	r3, r3, #1
 8000826:	60bb      	str	r3, [r7, #8]
 8000828:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800082a:	4b42      	ldr	r3, [pc, #264]	@ (8000934 <MX_GPIO_Init+0x168>)
 800082c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800082e:	4a41      	ldr	r2, [pc, #260]	@ (8000934 <MX_GPIO_Init+0x168>)
 8000830:	f043 0302 	orr.w	r3, r3, #2
 8000834:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000836:	4b3f      	ldr	r3, [pc, #252]	@ (8000934 <MX_GPIO_Init+0x168>)
 8000838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800083a:	f003 0302 	and.w	r3, r3, #2
 800083e:	607b      	str	r3, [r7, #4]
 8000840:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|_595_Reset_Pin, GPIO_PIN_RESET);
 8000842:	2200      	movs	r2, #0
 8000844:	f44f 7108 	mov.w	r1, #544	@ 0x220
 8000848:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800084c:	f001 fe5c 	bl	8002508 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(_595_STCP_GPIO_Port, _595_STCP_Pin, GPIO_PIN_RESET);
 8000850:	2200      	movs	r2, #0
 8000852:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000856:	4838      	ldr	r0, [pc, #224]	@ (8000938 <MX_GPIO_Init+0x16c>)
 8000858:	f001 fe56 	bl	8002508 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(_595_Enable_GPIO_Port, _595_Enable_Pin, GPIO_PIN_RESET);
 800085c:	2200      	movs	r2, #0
 800085e:	2180      	movs	r1, #128	@ 0x80
 8000860:	4836      	ldr	r0, [pc, #216]	@ (800093c <MX_GPIO_Init+0x170>)
 8000862:	f001 fe51 	bl	8002508 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000866:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800086a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800086c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000870:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000872:	2300      	movs	r3, #0
 8000874:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000876:	f107 0314 	add.w	r3, r7, #20
 800087a:	4619      	mov	r1, r3
 800087c:	482f      	ldr	r0, [pc, #188]	@ (800093c <MX_GPIO_Init+0x170>)
 800087e:	f001 fc81 	bl	8002184 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin _595_Reset_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|_595_Reset_Pin;
 8000882:	f44f 7308 	mov.w	r3, #544	@ 0x220
 8000886:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000888:	2301      	movs	r3, #1
 800088a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088c:	2300      	movs	r3, #0
 800088e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000890:	2300      	movs	r3, #0
 8000892:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000894:	f107 0314 	add.w	r3, r7, #20
 8000898:	4619      	mov	r1, r3
 800089a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800089e:	f001 fc71 	bl	8002184 <HAL_GPIO_Init>

  /*Configure GPIO pin : TL1_Car_Pin */
  GPIO_InitStruct.Pin = TL1_Car_Pin;
 80008a2:	2310      	movs	r3, #16
 80008a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008a6:	2300      	movs	r3, #0
 80008a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008aa:	2301      	movs	r3, #1
 80008ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TL1_Car_GPIO_Port, &GPIO_InitStruct);
 80008ae:	f107 0314 	add.w	r3, r7, #20
 80008b2:	4619      	mov	r1, r3
 80008b4:	4821      	ldr	r0, [pc, #132]	@ (800093c <MX_GPIO_Init+0x170>)
 80008b6:	f001 fc65 	bl	8002184 <HAL_GPIO_Init>

  /*Configure GPIO pin : _595_STCP_Pin */
  GPIO_InitStruct.Pin = _595_STCP_Pin;
 80008ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008c0:	2301      	movs	r3, #1
 80008c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c4:	2300      	movs	r3, #0
 80008c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c8:	2300      	movs	r3, #0
 80008ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(_595_STCP_GPIO_Port, &GPIO_InitStruct);
 80008cc:	f107 0314 	add.w	r3, r7, #20
 80008d0:	4619      	mov	r1, r3
 80008d2:	4819      	ldr	r0, [pc, #100]	@ (8000938 <MX_GPIO_Init+0x16c>)
 80008d4:	f001 fc56 	bl	8002184 <HAL_GPIO_Init>

  /*Configure GPIO pins : TL2_Car_Pin TL3_Car_Pin PL2_switch_Pin */
  GPIO_InitStruct.Pin = TL2_Car_Pin|TL3_Car_Pin|PL2_switch_Pin;
 80008d8:	f44f 43c1 	mov.w	r3, #24704	@ 0x6080
 80008dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008de:	2300      	movs	r3, #0
 80008e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008e2:	2301      	movs	r3, #1
 80008e4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008e6:	f107 0314 	add.w	r3, r7, #20
 80008ea:	4619      	mov	r1, r3
 80008ec:	4812      	ldr	r0, [pc, #72]	@ (8000938 <MX_GPIO_Init+0x16c>)
 80008ee:	f001 fc49 	bl	8002184 <HAL_GPIO_Init>

  /*Configure GPIO pin : _595_Enable_Pin */
  GPIO_InitStruct.Pin = _595_Enable_Pin;
 80008f2:	2380      	movs	r3, #128	@ 0x80
 80008f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f6:	2301      	movs	r3, #1
 80008f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fa:	2300      	movs	r3, #0
 80008fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008fe:	2300      	movs	r3, #0
 8000900:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(_595_Enable_GPIO_Port, &GPIO_InitStruct);
 8000902:	f107 0314 	add.w	r3, r7, #20
 8000906:	4619      	mov	r1, r3
 8000908:	480c      	ldr	r0, [pc, #48]	@ (800093c <MX_GPIO_Init+0x170>)
 800090a:	f001 fc3b 	bl	8002184 <HAL_GPIO_Init>

  /*Configure GPIO pin : TL4_Car_Pin */
  GPIO_InitStruct.Pin = TL4_Car_Pin;
 800090e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000912:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000914:	2300      	movs	r3, #0
 8000916:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000918:	2301      	movs	r3, #1
 800091a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TL4_Car_GPIO_Port, &GPIO_InitStruct);
 800091c:	f107 0314 	add.w	r3, r7, #20
 8000920:	4619      	mov	r1, r3
 8000922:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000926:	f001 fc2d 	bl	8002184 <HAL_GPIO_Init>

}
 800092a:	bf00      	nop
 800092c:	3728      	adds	r7, #40	@ 0x28
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	40021000 	.word	0x40021000
 8000938:	48000400 	.word	0x48000400
 800093c:	48000800 	.word	0x48000800

08000940 <write_to_register>:
 * @param r1 Data for the first register.
 * @param r2 Data for the second register.
 * @param r3 Data for the third register.
 */

void write_to_register(uint8_t r1,uint8_t r2, uint8_t r3) {
 8000940:	b580      	push	{r7, lr}
 8000942:	b084      	sub	sp, #16
 8000944:	af00      	add	r7, sp, #0
 8000946:	4603      	mov	r3, r0
 8000948:	71fb      	strb	r3, [r7, #7]
 800094a:	460b      	mov	r3, r1
 800094c:	71bb      	strb	r3, [r7, #6]
 800094e:	4613      	mov	r3, r2
 8000950:	717b      	strb	r3, [r7, #5]

			uint8_t databits[3];

			databits[0] = r3;
 8000952:	797b      	ldrb	r3, [r7, #5]
 8000954:	733b      	strb	r3, [r7, #12]
			databits[1] = r2;
 8000956:	79bb      	ldrb	r3, [r7, #6]
 8000958:	737b      	strb	r3, [r7, #13]
			databits[2] = r1;
 800095a:	79fb      	ldrb	r3, [r7, #7]
 800095c:	73bb      	strb	r3, [r7, #14]

		HAL_GPIO_WritePin(_595_Enable_GPIO_Port, _595_Enable_Pin, GPIO_PIN_RESET);
 800095e:	2200      	movs	r2, #0
 8000960:	2180      	movs	r1, #128	@ 0x80
 8000962:	4811      	ldr	r0, [pc, #68]	@ (80009a8 <write_to_register+0x68>)
 8000964:	f001 fdd0 	bl	8002508 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(_595_Reset_GPIO_Port, _595_Reset_Pin, GPIO_PIN_SET);
 8000968:	2201      	movs	r2, #1
 800096a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800096e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000972:	f001 fdc9 	bl	8002508 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(_595_STCP_GPIO_Port, _595_STCP_Pin, GPIO_PIN_RESET);
 8000976:	2200      	movs	r2, #0
 8000978:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800097c:	480b      	ldr	r0, [pc, #44]	@ (80009ac <write_to_register+0x6c>)
 800097e:	f001 fdc3 	bl	8002508 <HAL_GPIO_WritePin>


		HAL_SPI_Transmit(&hspi3, databits, 3, 1000);
 8000982:	f107 010c 	add.w	r1, r7, #12
 8000986:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800098a:	2203      	movs	r2, #3
 800098c:	4808      	ldr	r0, [pc, #32]	@ (80009b0 <write_to_register+0x70>)
 800098e:	f003 f9c8 	bl	8003d22 <HAL_SPI_Transmit>

		HAL_GPIO_WritePin(_595_STCP_GPIO_Port, _595_STCP_Pin, GPIO_PIN_SET);
 8000992:	2201      	movs	r2, #1
 8000994:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000998:	4804      	ldr	r0, [pc, #16]	@ (80009ac <write_to_register+0x6c>)
 800099a:	f001 fdb5 	bl	8002508 <HAL_GPIO_WritePin>



}
 800099e:	bf00      	nop
 80009a0:	3710      	adds	r7, #16
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	48000800 	.word	0x48000800
 80009ac:	48000400 	.word	0x48000400
 80009b0:	200000c8 	.word	0x200000c8

080009b4 <read_input>:
 * - true: Switch is on / button is pressed.
 * - false: Switch not on / button is not pressed.
 */


bool read_input(Inputs button){
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b082      	sub	sp, #8
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	4603      	mov	r3, r0
 80009bc:	71fb      	strb	r3, [r7, #7]

	switch(button){
 80009be:	79fb      	ldrb	r3, [r7, #7]
 80009c0:	2b04      	cmp	r3, #4
 80009c2:	d848      	bhi.n	8000a56 <read_input+0xa2>
 80009c4:	a201      	add	r2, pc, #4	@ (adr r2, 80009cc <read_input+0x18>)
 80009c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009ca:	bf00      	nop
 80009cc:	080009e1 	.word	0x080009e1
 80009d0:	080009f7 	.word	0x080009f7
 80009d4:	08000a11 	.word	0x08000a11
 80009d8:	08000a29 	.word	0x08000a29
 80009dc:	08000a3f 	.word	0x08000a3f

	case NORTH_PEDESTRIAN:
		return(HAL_GPIO_ReadPin(PL2_switch_GPIO_Port, PL2_switch_Pin));
 80009e0:	2180      	movs	r1, #128	@ 0x80
 80009e2:	481f      	ldr	r0, [pc, #124]	@ (8000a60 <read_input+0xac>)
 80009e4:	f001 fd78 	bl	80024d8 <HAL_GPIO_ReadPin>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	bf14      	ite	ne
 80009ee:	2301      	movne	r3, #1
 80009f0:	2300      	moveq	r3, #0
 80009f2:	b2db      	uxtb	r3, r3
 80009f4:	e030      	b.n	8000a58 <read_input+0xa4>
		break;


	case CAR_NORTH:

		return(HAL_GPIO_ReadPin(TL4_Car_GPIO_Port, TL4_Car_Pin));
 80009f6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80009fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80009fe:	f001 fd6b 	bl	80024d8 <HAL_GPIO_ReadPin>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	bf14      	ite	ne
 8000a08:	2301      	movne	r3, #1
 8000a0a:	2300      	moveq	r3, #0
 8000a0c:	b2db      	uxtb	r3, r3
 8000a0e:	e023      	b.n	8000a58 <read_input+0xa4>
		break;
	case CAR_SOUTH:

		return(HAL_GPIO_ReadPin(TL2_Car_GPIO_Port, TL2_Car_Pin));
 8000a10:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a14:	4812      	ldr	r0, [pc, #72]	@ (8000a60 <read_input+0xac>)
 8000a16:	f001 fd5f 	bl	80024d8 <HAL_GPIO_ReadPin>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	bf14      	ite	ne
 8000a20:	2301      	movne	r3, #1
 8000a22:	2300      	moveq	r3, #0
 8000a24:	b2db      	uxtb	r3, r3
 8000a26:	e017      	b.n	8000a58 <read_input+0xa4>
		break;

	case CAR_WEST:
		return(HAL_GPIO_ReadPin(TL1_Car_GPIO_Port, TL1_Car_Pin));
 8000a28:	2110      	movs	r1, #16
 8000a2a:	480e      	ldr	r0, [pc, #56]	@ (8000a64 <read_input+0xb0>)
 8000a2c:	f001 fd54 	bl	80024d8 <HAL_GPIO_ReadPin>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	bf14      	ite	ne
 8000a36:	2301      	movne	r3, #1
 8000a38:	2300      	moveq	r3, #0
 8000a3a:	b2db      	uxtb	r3, r3
 8000a3c:	e00c      	b.n	8000a58 <read_input+0xa4>
		break;

	case CAR_EAST:
		return(HAL_GPIO_ReadPin(TL3_Car_GPIO_Port, TL3_Car_Pin));
 8000a3e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000a42:	4807      	ldr	r0, [pc, #28]	@ (8000a60 <read_input+0xac>)
 8000a44:	f001 fd48 	bl	80024d8 <HAL_GPIO_ReadPin>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	bf14      	ite	ne
 8000a4e:	2301      	movne	r3, #1
 8000a50:	2300      	moveq	r3, #0
 8000a52:	b2db      	uxtb	r3, r3
 8000a54:	e000      	b.n	8000a58 <read_input+0xa4>



	}

	return false;
 8000a56:	2300      	movs	r3, #0


}
 8000a58:	4618      	mov	r0, r3
 8000a5a:	3708      	adds	r7, #8
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	bd80      	pop	{r7, pc}
 8000a60:	48000400 	.word	0x48000400
 8000a64:	48000800 	.word	0x48000800

08000a68 <update_time>:
 * Functions checks if value is not above the max limit. If the value is accepted the time variables are updated.
 * Otherwise a error message will be sent.
 * @param rx_data Pointer to recieved data:
 */

void update_time(uint8_t *rx_data){
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b084      	sub	sp, #16
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]

	uint16_t value = (rx_data[2] << 8) | rx_data[3];
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	3302      	adds	r3, #2
 8000a74:	781b      	ldrb	r3, [r3, #0]
 8000a76:	b21b      	sxth	r3, r3
 8000a78:	021b      	lsls	r3, r3, #8
 8000a7a:	b21a      	sxth	r2, r3
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	3303      	adds	r3, #3
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	b21b      	sxth	r3, r3
 8000a84:	4313      	orrs	r3, r2
 8000a86:	b21b      	sxth	r3, r3
 8000a88:	81fb      	strh	r3, [r7, #14]
	uint16_t max_limit = 40000;
 8000a8a:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8000a8e:	81bb      	strh	r3, [r7, #12]

	if(value > max_limit){
 8000a90:	89fa      	ldrh	r2, [r7, #14]
 8000a92:	89bb      	ldrh	r3, [r7, #12]
 8000a94:	429a      	cmp	r2, r3
 8000a96:	d907      	bls.n	8000aa8 <update_time+0x40>
		HAL_UART_Transmit(&huart2, &msg_failed, 1, HAL_MAX_DELAY);
 8000a98:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000a9c:	2201      	movs	r2, #1
 8000a9e:	4925      	ldr	r1, [pc, #148]	@ (8000b34 <update_time+0xcc>)
 8000aa0:	4825      	ldr	r0, [pc, #148]	@ (8000b38 <update_time+0xd0>)
 8000aa2:	f003 ff2d 	bl	8004900 <HAL_UART_Transmit>
		return; // KONTROLLERA ATT DETTA FUNGERAR IMORGON
 8000aa6:	e042      	b.n	8000b2e <update_time+0xc6>
	}

	if(rx_data[0] == 0x01){
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	781b      	ldrb	r3, [r3, #0]
 8000aac:	2b01      	cmp	r3, #1
 8000aae:	d10a      	bne.n	8000ac6 <update_time+0x5e>
		toggleFreq =  value;
 8000ab0:	89fb      	ldrh	r3, [r7, #14]
 8000ab2:	4a22      	ldr	r2, [pc, #136]	@ (8000b3c <update_time+0xd4>)
 8000ab4:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit(&huart2, &msg_success, 1,HAL_MAX_DELAY);
 8000ab6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000aba:	2201      	movs	r2, #1
 8000abc:	4920      	ldr	r1, [pc, #128]	@ (8000b40 <update_time+0xd8>)
 8000abe:	481e      	ldr	r0, [pc, #120]	@ (8000b38 <update_time+0xd0>)
 8000ac0:	f003 ff1e 	bl	8004900 <HAL_UART_Transmit>
 8000ac4:	e033      	b.n	8000b2e <update_time+0xc6>
	}
	else if(rx_data[0] == 0x02){
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	781b      	ldrb	r3, [r3, #0]
 8000aca:	2b02      	cmp	r3, #2
 8000acc:	d10a      	bne.n	8000ae4 <update_time+0x7c>
		pedestrianDelay = value;
 8000ace:	89fb      	ldrh	r3, [r7, #14]
 8000ad0:	4a1c      	ldr	r2, [pc, #112]	@ (8000b44 <update_time+0xdc>)
 8000ad2:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit(&huart2, &msg_success, 1, HAL_MAX_DELAY);
 8000ad4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ad8:	2201      	movs	r2, #1
 8000ada:	4919      	ldr	r1, [pc, #100]	@ (8000b40 <update_time+0xd8>)
 8000adc:	4816      	ldr	r0, [pc, #88]	@ (8000b38 <update_time+0xd0>)
 8000ade:	f003 ff0f 	bl	8004900 <HAL_UART_Transmit>
 8000ae2:	e024      	b.n	8000b2e <update_time+0xc6>
	}
	else if(rx_data[0] ==0x03){
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	2b03      	cmp	r3, #3
 8000aea:	d10a      	bne.n	8000b02 <update_time+0x9a>
		walkingDelay = value;
 8000aec:	89fb      	ldrh	r3, [r7, #14]
 8000aee:	4a16      	ldr	r2, [pc, #88]	@ (8000b48 <update_time+0xe0>)
 8000af0:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit(&huart2, &msg_success, 1, HAL_MAX_DELAY);
 8000af2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000af6:	2201      	movs	r2, #1
 8000af8:	4911      	ldr	r1, [pc, #68]	@ (8000b40 <update_time+0xd8>)
 8000afa:	480f      	ldr	r0, [pc, #60]	@ (8000b38 <update_time+0xd0>)
 8000afc:	f003 ff00 	bl	8004900 <HAL_UART_Transmit>
 8000b00:	e015      	b.n	8000b2e <update_time+0xc6>
	}
	else if(rx_data[0] == 0x04){
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	781b      	ldrb	r3, [r3, #0]
 8000b06:	2b04      	cmp	r3, #4
 8000b08:	d10a      	bne.n	8000b20 <update_time+0xb8>
		orangeDelay = value;
 8000b0a:	89fb      	ldrh	r3, [r7, #14]
 8000b0c:	4a0f      	ldr	r2, [pc, #60]	@ (8000b4c <update_time+0xe4>)
 8000b0e:	6013      	str	r3, [r2, #0]
		HAL_UART_Transmit(&huart2, &msg_success, 1, HAL_MAX_DELAY);
 8000b10:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b14:	2201      	movs	r2, #1
 8000b16:	490a      	ldr	r1, [pc, #40]	@ (8000b40 <update_time+0xd8>)
 8000b18:	4807      	ldr	r0, [pc, #28]	@ (8000b38 <update_time+0xd0>)
 8000b1a:	f003 fef1 	bl	8004900 <HAL_UART_Transmit>
 8000b1e:	e006      	b.n	8000b2e <update_time+0xc6>
	}
	else{
		HAL_UART_Transmit(&huart2, &msg_failed, 1, HAL_MAX_DELAY);
 8000b20:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b24:	2201      	movs	r2, #1
 8000b26:	4903      	ldr	r1, [pc, #12]	@ (8000b34 <update_time+0xcc>)
 8000b28:	4803      	ldr	r0, [pc, #12]	@ (8000b38 <update_time+0xd0>)
 8000b2a:	f003 fee9 	bl	8004900 <HAL_UART_Transmit>
	}
}
 8000b2e:	3710      	adds	r7, #16
 8000b30:	46bd      	mov	sp, r7
 8000b32:	bd80      	pop	{r7, pc}
 8000b34:	2000009c 	.word	0x2000009c
 8000b38:	2000017c 	.word	0x2000017c
 8000b3c:	20000004 	.word	0x20000004
 8000b40:	20000000 	.word	0x20000000
 8000b44:	20000008 	.word	0x20000008
 8000b48:	2000000c 	.word	0x2000000c
 8000b4c:	20000010 	.word	0x20000010

08000b50 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b54:	f001 f974 	bl	8001e40 <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b58:	f000 f80e 	bl	8000b78 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b5c:	f7ff fe36 	bl	80007cc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000b60:	f001 f8b0 	bl	8001cc4 <MX_USART2_UART_Init>
  MX_SPI3_Init();
 8000b64:	f000 f872 	bl	8000c4c <MX_SPI3_Init>
//		statemachine();
//#endif
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000b68:	f005 faaa 	bl	80060c0 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000b6c:	f7ff fcc6 	bl	80004fc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000b70:	f005 faca 	bl	8006108 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000b74:	bf00      	nop
 8000b76:	e7fd      	b.n	8000b74 <main+0x24>

08000b78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b096      	sub	sp, #88	@ 0x58
 8000b7c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b7e:	f107 0314 	add.w	r3, r7, #20
 8000b82:	2244      	movs	r2, #68	@ 0x44
 8000b84:	2100      	movs	r1, #0
 8000b86:	4618      	mov	r0, r3
 8000b88:	f008 fc86 	bl	8009498 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b8c:	463b      	mov	r3, r7
 8000b8e:	2200      	movs	r2, #0
 8000b90:	601a      	str	r2, [r3, #0]
 8000b92:	605a      	str	r2, [r3, #4]
 8000b94:	609a      	str	r2, [r3, #8]
 8000b96:	60da      	str	r2, [r3, #12]
 8000b98:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000b9a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000b9e:	f001 fcd9 	bl	8002554 <HAL_PWREx_ControlVoltageScaling>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d001      	beq.n	8000bac <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000ba8:	f000 f84a 	bl	8000c40 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000bac:	2302      	movs	r3, #2
 8000bae:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bb0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000bb4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000bb6:	2310      	movs	r3, #16
 8000bb8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bba:	2302      	movs	r3, #2
 8000bbc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000bbe:	2302      	movs	r3, #2
 8000bc0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000bc6:	230a      	movs	r3, #10
 8000bc8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000bca:	2307      	movs	r3, #7
 8000bcc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000bce:	2302      	movs	r3, #2
 8000bd0:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000bd2:	2302      	movs	r3, #2
 8000bd4:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bd6:	f107 0314 	add.w	r3, r7, #20
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f001 fd10 	bl	8002600 <HAL_RCC_OscConfig>
 8000be0:	4603      	mov	r3, r0
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d001      	beq.n	8000bea <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000be6:	f000 f82b 	bl	8000c40 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bea:	230f      	movs	r3, #15
 8000bec:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bee:	2303      	movs	r3, #3
 8000bf0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000bfe:	463b      	mov	r3, r7
 8000c00:	2104      	movs	r1, #4
 8000c02:	4618      	mov	r0, r3
 8000c04:	f002 f8d8 	bl	8002db8 <HAL_RCC_ClockConfig>
 8000c08:	4603      	mov	r3, r0
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d001      	beq.n	8000c12 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000c0e:	f000 f817 	bl	8000c40 <Error_Handler>
  }
}
 8000c12:	bf00      	nop
 8000c14:	3758      	adds	r7, #88	@ 0x58
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
	...

08000c1c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b082      	sub	sp, #8
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	4a04      	ldr	r2, [pc, #16]	@ (8000c3c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c2a:	4293      	cmp	r3, r2
 8000c2c:	d101      	bne.n	8000c32 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000c2e:	f001 f927 	bl	8001e80 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c32:	bf00      	nop
 8000c34:	3708      	adds	r7, #8
 8000c36:	46bd      	mov	sp, r7
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	40012c00 	.word	0x40012c00

08000c40 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c40:	b480      	push	{r7}
 8000c42:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c44:	b672      	cpsid	i
}
 8000c46:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c48:	bf00      	nop
 8000c4a:	e7fd      	b.n	8000c48 <Error_Handler+0x8>

08000c4c <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8000c50:	4b1b      	ldr	r3, [pc, #108]	@ (8000cc0 <MX_SPI3_Init+0x74>)
 8000c52:	4a1c      	ldr	r2, [pc, #112]	@ (8000cc4 <MX_SPI3_Init+0x78>)
 8000c54:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000c56:	4b1a      	ldr	r3, [pc, #104]	@ (8000cc0 <MX_SPI3_Init+0x74>)
 8000c58:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000c5c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000c5e:	4b18      	ldr	r3, [pc, #96]	@ (8000cc0 <MX_SPI3_Init+0x74>)
 8000c60:	2200      	movs	r2, #0
 8000c62:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c64:	4b16      	ldr	r3, [pc, #88]	@ (8000cc0 <MX_SPI3_Init+0x74>)
 8000c66:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000c6a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000c6c:	4b14      	ldr	r3, [pc, #80]	@ (8000cc0 <MX_SPI3_Init+0x74>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000c72:	4b13      	ldr	r3, [pc, #76]	@ (8000cc0 <MX_SPI3_Init+0x74>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000c78:	4b11      	ldr	r3, [pc, #68]	@ (8000cc0 <MX_SPI3_Init+0x74>)
 8000c7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000c7e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000c80:	4b0f      	ldr	r3, [pc, #60]	@ (8000cc0 <MX_SPI3_Init+0x74>)
 8000c82:	2218      	movs	r2, #24
 8000c84:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000c86:	4b0e      	ldr	r3, [pc, #56]	@ (8000cc0 <MX_SPI3_Init+0x74>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000c8c:	4b0c      	ldr	r3, [pc, #48]	@ (8000cc0 <MX_SPI3_Init+0x74>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c92:	4b0b      	ldr	r3, [pc, #44]	@ (8000cc0 <MX_SPI3_Init+0x74>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000c98:	4b09      	ldr	r3, [pc, #36]	@ (8000cc0 <MX_SPI3_Init+0x74>)
 8000c9a:	2207      	movs	r2, #7
 8000c9c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000c9e:	4b08      	ldr	r3, [pc, #32]	@ (8000cc0 <MX_SPI3_Init+0x74>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000ca4:	4b06      	ldr	r3, [pc, #24]	@ (8000cc0 <MX_SPI3_Init+0x74>)
 8000ca6:	2208      	movs	r2, #8
 8000ca8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000caa:	4805      	ldr	r0, [pc, #20]	@ (8000cc0 <MX_SPI3_Init+0x74>)
 8000cac:	f002 ff96 	bl	8003bdc <HAL_SPI_Init>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d001      	beq.n	8000cba <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000cb6:	f7ff ffc3 	bl	8000c40 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000cba:	bf00      	nop
 8000cbc:	bd80      	pop	{r7, pc}
 8000cbe:	bf00      	nop
 8000cc0:	200000c8 	.word	0x200000c8
 8000cc4:	40003c00 	.word	0x40003c00

08000cc8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b08a      	sub	sp, #40	@ 0x28
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cd0:	f107 0314 	add.w	r3, r7, #20
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	601a      	str	r2, [r3, #0]
 8000cd8:	605a      	str	r2, [r3, #4]
 8000cda:	609a      	str	r2, [r3, #8]
 8000cdc:	60da      	str	r2, [r3, #12]
 8000cde:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a25      	ldr	r2, [pc, #148]	@ (8000d7c <HAL_SPI_MspInit+0xb4>)
 8000ce6:	4293      	cmp	r3, r2
 8000ce8:	d144      	bne.n	8000d74 <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000cea:	4b25      	ldr	r3, [pc, #148]	@ (8000d80 <HAL_SPI_MspInit+0xb8>)
 8000cec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cee:	4a24      	ldr	r2, [pc, #144]	@ (8000d80 <HAL_SPI_MspInit+0xb8>)
 8000cf0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000cf4:	6593      	str	r3, [r2, #88]	@ 0x58
 8000cf6:	4b22      	ldr	r3, [pc, #136]	@ (8000d80 <HAL_SPI_MspInit+0xb8>)
 8000cf8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cfa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000cfe:	613b      	str	r3, [r7, #16]
 8000d00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d02:	4b1f      	ldr	r3, [pc, #124]	@ (8000d80 <HAL_SPI_MspInit+0xb8>)
 8000d04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d06:	4a1e      	ldr	r2, [pc, #120]	@ (8000d80 <HAL_SPI_MspInit+0xb8>)
 8000d08:	f043 0304 	orr.w	r3, r3, #4
 8000d0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d0e:	4b1c      	ldr	r3, [pc, #112]	@ (8000d80 <HAL_SPI_MspInit+0xb8>)
 8000d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d12:	f003 0304 	and.w	r3, r3, #4
 8000d16:	60fb      	str	r3, [r7, #12]
 8000d18:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d1a:	4b19      	ldr	r3, [pc, #100]	@ (8000d80 <HAL_SPI_MspInit+0xb8>)
 8000d1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d1e:	4a18      	ldr	r2, [pc, #96]	@ (8000d80 <HAL_SPI_MspInit+0xb8>)
 8000d20:	f043 0302 	orr.w	r3, r3, #2
 8000d24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d26:	4b16      	ldr	r3, [pc, #88]	@ (8000d80 <HAL_SPI_MspInit+0xb8>)
 8000d28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d2a:	f003 0302 	and.w	r3, r3, #2
 8000d2e:	60bb      	str	r3, [r7, #8]
 8000d30:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PB5     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = _595_SHCP_Pin;
 8000d32:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d36:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d38:	2302      	movs	r3, #2
 8000d3a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d40:	2303      	movs	r3, #3
 8000d42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d44:	2306      	movs	r3, #6
 8000d46:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(_595_SHCP_GPIO_Port, &GPIO_InitStruct);
 8000d48:	f107 0314 	add.w	r3, r7, #20
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	480d      	ldr	r0, [pc, #52]	@ (8000d84 <HAL_SPI_MspInit+0xbc>)
 8000d50:	f001 fa18 	bl	8002184 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = _595_DS_Pin;
 8000d54:	2320      	movs	r3, #32
 8000d56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d58:	2302      	movs	r3, #2
 8000d5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d60:	2303      	movs	r3, #3
 8000d62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000d64:	2306      	movs	r3, #6
 8000d66:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(_595_DS_GPIO_Port, &GPIO_InitStruct);
 8000d68:	f107 0314 	add.w	r3, r7, #20
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	4806      	ldr	r0, [pc, #24]	@ (8000d88 <HAL_SPI_MspInit+0xc0>)
 8000d70:	f001 fa08 	bl	8002184 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8000d74:	bf00      	nop
 8000d76:	3728      	adds	r7, #40	@ 0x28
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	bd80      	pop	{r7, pc}
 8000d7c:	40003c00 	.word	0x40003c00
 8000d80:	40021000 	.word	0x40021000
 8000d84:	48000800 	.word	0x48000800
 8000d88:	48000400 	.word	0x48000400

08000d8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d92:	4b11      	ldr	r3, [pc, #68]	@ (8000dd8 <HAL_MspInit+0x4c>)
 8000d94:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d96:	4a10      	ldr	r2, [pc, #64]	@ (8000dd8 <HAL_MspInit+0x4c>)
 8000d98:	f043 0301 	orr.w	r3, r3, #1
 8000d9c:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d9e:	4b0e      	ldr	r3, [pc, #56]	@ (8000dd8 <HAL_MspInit+0x4c>)
 8000da0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000da2:	f003 0301 	and.w	r3, r3, #1
 8000da6:	607b      	str	r3, [r7, #4]
 8000da8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000daa:	4b0b      	ldr	r3, [pc, #44]	@ (8000dd8 <HAL_MspInit+0x4c>)
 8000dac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000dae:	4a0a      	ldr	r2, [pc, #40]	@ (8000dd8 <HAL_MspInit+0x4c>)
 8000db0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000db4:	6593      	str	r3, [r2, #88]	@ 0x58
 8000db6:	4b08      	ldr	r3, [pc, #32]	@ (8000dd8 <HAL_MspInit+0x4c>)
 8000db8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000dba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000dbe:	603b      	str	r3, [r7, #0]
 8000dc0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	210f      	movs	r1, #15
 8000dc6:	f06f 0001 	mvn.w	r0, #1
 8000dca:	f001 f931 	bl	8002030 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dce:	bf00      	nop
 8000dd0:	3708      	adds	r7, #8
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	40021000 	.word	0x40021000

08000ddc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b08c      	sub	sp, #48	@ 0x30
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000de4:	2300      	movs	r3, #0
 8000de6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000dea:	4b2e      	ldr	r3, [pc, #184]	@ (8000ea4 <HAL_InitTick+0xc8>)
 8000dec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000dee:	4a2d      	ldr	r2, [pc, #180]	@ (8000ea4 <HAL_InitTick+0xc8>)
 8000df0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000df4:	6613      	str	r3, [r2, #96]	@ 0x60
 8000df6:	4b2b      	ldr	r3, [pc, #172]	@ (8000ea4 <HAL_InitTick+0xc8>)
 8000df8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000dfa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000dfe:	60bb      	str	r3, [r7, #8]
 8000e00:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000e02:	f107 020c 	add.w	r2, r7, #12
 8000e06:	f107 0310 	add.w	r3, r7, #16
 8000e0a:	4611      	mov	r1, r2
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f002 f997 	bl	8003140 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000e12:	f002 f97f 	bl	8003114 <HAL_RCC_GetPCLK2Freq>
 8000e16:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000e18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e1a:	4a23      	ldr	r2, [pc, #140]	@ (8000ea8 <HAL_InitTick+0xcc>)
 8000e1c:	fba2 2303 	umull	r2, r3, r2, r3
 8000e20:	0c9b      	lsrs	r3, r3, #18
 8000e22:	3b01      	subs	r3, #1
 8000e24:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000e26:	4b21      	ldr	r3, [pc, #132]	@ (8000eac <HAL_InitTick+0xd0>)
 8000e28:	4a21      	ldr	r2, [pc, #132]	@ (8000eb0 <HAL_InitTick+0xd4>)
 8000e2a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000e2c:	4b1f      	ldr	r3, [pc, #124]	@ (8000eac <HAL_InitTick+0xd0>)
 8000e2e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000e32:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000e34:	4a1d      	ldr	r2, [pc, #116]	@ (8000eac <HAL_InitTick+0xd0>)
 8000e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e38:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000e3a:	4b1c      	ldr	r3, [pc, #112]	@ (8000eac <HAL_InitTick+0xd0>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e40:	4b1a      	ldr	r3, [pc, #104]	@ (8000eac <HAL_InitTick+0xd0>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e46:	4b19      	ldr	r3, [pc, #100]	@ (8000eac <HAL_InitTick+0xd0>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000e4c:	4817      	ldr	r0, [pc, #92]	@ (8000eac <HAL_InitTick+0xd0>)
 8000e4e:	f003 fa43 	bl	80042d8 <HAL_TIM_Base_Init>
 8000e52:	4603      	mov	r3, r0
 8000e54:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000e58:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d11b      	bne.n	8000e98 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000e60:	4812      	ldr	r0, [pc, #72]	@ (8000eac <HAL_InitTick+0xd0>)
 8000e62:	f003 fa9b 	bl	800439c <HAL_TIM_Base_Start_IT>
 8000e66:	4603      	mov	r3, r0
 8000e68:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000e6c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d111      	bne.n	8000e98 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000e74:	2019      	movs	r0, #25
 8000e76:	f001 f8f7 	bl	8002068 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	2b0f      	cmp	r3, #15
 8000e7e:	d808      	bhi.n	8000e92 <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8000e80:	2200      	movs	r2, #0
 8000e82:	6879      	ldr	r1, [r7, #4]
 8000e84:	2019      	movs	r0, #25
 8000e86:	f001 f8d3 	bl	8002030 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e8a:	4a0a      	ldr	r2, [pc, #40]	@ (8000eb4 <HAL_InitTick+0xd8>)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	6013      	str	r3, [r2, #0]
 8000e90:	e002      	b.n	8000e98 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 8000e92:	2301      	movs	r3, #1
 8000e94:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000e98:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	3730      	adds	r7, #48	@ 0x30
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	40021000 	.word	0x40021000
 8000ea8:	431bde83 	.word	0x431bde83
 8000eac:	2000012c 	.word	0x2000012c
 8000eb0:	40012c00 	.word	0x40012c00
 8000eb4:	20000024 	.word	0x20000024

08000eb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ebc:	bf00      	nop
 8000ebe:	e7fd      	b.n	8000ebc <NMI_Handler+0x4>

08000ec0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ec4:	bf00      	nop
 8000ec6:	e7fd      	b.n	8000ec4 <HardFault_Handler+0x4>

08000ec8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ecc:	bf00      	nop
 8000ece:	e7fd      	b.n	8000ecc <MemManage_Handler+0x4>

08000ed0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ed4:	bf00      	nop
 8000ed6:	e7fd      	b.n	8000ed4 <BusFault_Handler+0x4>

08000ed8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000edc:	bf00      	nop
 8000ede:	e7fd      	b.n	8000edc <UsageFault_Handler+0x4>

08000ee0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ee4:	bf00      	nop
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eec:	4770      	bx	lr
	...

08000ef0 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000ef4:	4802      	ldr	r0, [pc, #8]	@ (8000f00 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000ef6:	f003 fac1 	bl	800447c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000efa:	bf00      	nop
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	2000012c 	.word	0x2000012c

08000f04 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000f08:	4802      	ldr	r0, [pc, #8]	@ (8000f14 <USART2_IRQHandler+0x10>)
 8000f0a:	f003 fdcf 	bl	8004aac <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000f0e:	bf00      	nop
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	2000017c 	.word	0x2000017c

08000f18 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000f1c:	4b06      	ldr	r3, [pc, #24]	@ (8000f38 <SystemInit+0x20>)
 8000f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f22:	4a05      	ldr	r2, [pc, #20]	@ (8000f38 <SystemInit+0x20>)
 8000f24:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f28:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000f2c:	bf00      	nop
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop
 8000f38:	e000ed00 	.word	0xe000ed00

08000f3c <toggle_bluelights>:
 * @param blinkstart pointer
 * @param blinkstop
 * @return uint8_t Returns the current status for the blue lgiht.
 */

uint8_t toggle_bluelights(uint32_t *blinkstart, uint32_t blinkstop){
 8000f3c:	b480      	push	{r7}
 8000f3e:	b083      	sub	sp, #12
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
 8000f44:	6039      	str	r1, [r7, #0]

	static uint8_t blue_on = 0;

	if(blinkstop - *blinkstart >= toggleFreq){
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	683a      	ldr	r2, [r7, #0]
 8000f4c:	1ad2      	subs	r2, r2, r3
 8000f4e:	4b0c      	ldr	r3, [pc, #48]	@ (8000f80 <toggle_bluelights+0x44>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	429a      	cmp	r2, r3
 8000f54:	d30c      	bcc.n	8000f70 <toggle_bluelights+0x34>
		blue_on = !blue_on;
 8000f56:	4b0b      	ldr	r3, [pc, #44]	@ (8000f84 <toggle_bluelights+0x48>)
 8000f58:	781b      	ldrb	r3, [r3, #0]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	bf0c      	ite	eq
 8000f5e:	2301      	moveq	r3, #1
 8000f60:	2300      	movne	r3, #0
 8000f62:	b2db      	uxtb	r3, r3
 8000f64:	461a      	mov	r2, r3
 8000f66:	4b07      	ldr	r3, [pc, #28]	@ (8000f84 <toggle_bluelights+0x48>)
 8000f68:	701a      	strb	r2, [r3, #0]
		*blinkstart = blinkstop;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	683a      	ldr	r2, [r7, #0]
 8000f6e:	601a      	str	r2, [r3, #0]
	}

	return blue_on;
 8000f70:	4b04      	ldr	r3, [pc, #16]	@ (8000f84 <toggle_bluelights+0x48>)
 8000f72:	781b      	ldrb	r3, [r3, #0]

}
 8000f74:	4618      	mov	r0, r3
 8000f76:	370c      	adds	r7, #12
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7e:	4770      	bx	lr
 8000f80:	20000004 	.word	0x20000004
 8000f84:	2000017a 	.word	0x2000017a

08000f88 <greenlights>:
 * @param greenstart pointer
 * @param greenstop
 * @return uint8_t Returns 1 as the pedestrian is allowed to walk. And 0 when time is up.
 */

uint8_t greenlights(uint32_t *greenstart, uint32_t greenstop){
 8000f88:	b480      	push	{r7}
 8000f8a:	b085      	sub	sp, #20
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
 8000f90:	6039      	str	r1, [r7, #0]
	uint8_t green_on = 1;
 8000f92:	2301      	movs	r3, #1
 8000f94:	73fb      	strb	r3, [r7, #15]

	if(greenstop - *greenstart >= walkingDelay){
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	683a      	ldr	r2, [r7, #0]
 8000f9c:	1ad2      	subs	r2, r2, r3
 8000f9e:	4b06      	ldr	r3, [pc, #24]	@ (8000fb8 <greenlights+0x30>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	429a      	cmp	r2, r3
 8000fa4:	d301      	bcc.n	8000faa <greenlights+0x22>
		green_on = 0;
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	73fb      	strb	r3, [r7, #15]
	}
	return green_on;
 8000faa:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	3714      	adds	r7, #20
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb6:	4770      	bx	lr
 8000fb8:	2000000c 	.word	0x2000000c

08000fbc <update_lights_hardware>:
 * @param states       current state for the trafficlights (t.ex. NS_GREEN, EW_RED)
 * @param blue_status  If the blue light should be on or off.
 * @param green_status If the green pedestrian light should be on or off.
 */

void update_lights_hardware(Trafficlights states, uint8_t blue_status, uint8_t green_status){
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b082      	sub	sp, #8
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	71fb      	strb	r3, [r7, #7]
 8000fc6:	460b      	mov	r3, r1
 8000fc8:	71bb      	strb	r3, [r7, #6]
 8000fca:	4613      	mov	r3, r2
 8000fcc:	717b      	strb	r3, [r7, #5]
	if(blue_status && !ped_green){
 8000fce:	79bb      	ldrb	r3, [r7, #6]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d007      	beq.n	8000fe4 <update_lights_hardware+0x28>
 8000fd4:	4b32      	ldr	r3, [pc, #200]	@ (80010a0 <update_lights_hardware+0xe4>)
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d103      	bne.n	8000fe4 <update_lights_hardware+0x28>
		pedestrianlight = 0b00100000;
 8000fdc:	4b31      	ldr	r3, [pc, #196]	@ (80010a4 <update_lights_hardware+0xe8>)
 8000fde:	2220      	movs	r2, #32
 8000fe0:	701a      	strb	r2, [r3, #0]
 8000fe2:	e00a      	b.n	8000ffa <update_lights_hardware+0x3e>
	}
	else if(ped_green){
 8000fe4:	4b2e      	ldr	r3, [pc, #184]	@ (80010a0 <update_lights_hardware+0xe4>)
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d003      	beq.n	8000ff4 <update_lights_hardware+0x38>
		pedestrianlight = 0b00001000;
 8000fec:	4b2d      	ldr	r3, [pc, #180]	@ (80010a4 <update_lights_hardware+0xe8>)
 8000fee:	2208      	movs	r2, #8
 8000ff0:	701a      	strb	r2, [r3, #0]
 8000ff2:	e002      	b.n	8000ffa <update_lights_hardware+0x3e>
	}else{
		pedestrianlight = 0b0;
 8000ff4:	4b2b      	ldr	r3, [pc, #172]	@ (80010a4 <update_lights_hardware+0xe8>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	701a      	strb	r2, [r3, #0]
	}

	switch(states){
 8000ffa:	79fb      	ldrb	r3, [r7, #7]
 8000ffc:	2b05      	cmp	r3, #5
 8000ffe:	d84b      	bhi.n	8001098 <update_lights_hardware+0xdc>
 8001000:	a201      	add	r2, pc, #4	@ (adr r2, 8001008 <update_lights_hardware+0x4c>)
 8001002:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001006:	bf00      	nop
 8001008:	08001021 	.word	0x08001021
 800100c:	08001035 	.word	0x08001035
 8001010:	08001049 	.word	0x08001049
 8001014:	0800105d 	.word	0x0800105d
 8001018:	08001071 	.word	0x08001071
 800101c:	08001085 	.word	0x08001085

	case NS_GREEN:
		write_to_register(EAST_RED, SOUTH_GREEN + pedestrianlight , NORTH_GREEN);
 8001020:	4b20      	ldr	r3, [pc, #128]	@ (80010a4 <update_lights_hardware+0xe8>)
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	330c      	adds	r3, #12
 8001026:	b2db      	uxtb	r3, r3
 8001028:	2221      	movs	r2, #33	@ 0x21
 800102a:	4619      	mov	r1, r3
 800102c:	2009      	movs	r0, #9
 800102e:	f7ff fc87 	bl	8000940 <write_to_register>
		break;
 8001032:	e031      	b.n	8001098 <update_lights_hardware+0xdc>

	case NS_YELLOW:
		write_to_register(EAST_RED, SOUTH_YELLOW + pedestrianlight , NORTH_YELLOW);
 8001034:	4b1b      	ldr	r3, [pc, #108]	@ (80010a4 <update_lights_hardware+0xe8>)
 8001036:	781b      	ldrb	r3, [r3, #0]
 8001038:	330a      	adds	r3, #10
 800103a:	b2db      	uxtb	r3, r3
 800103c:	2211      	movs	r2, #17
 800103e:	4619      	mov	r1, r3
 8001040:	2009      	movs	r0, #9
 8001042:	f7ff fc7d 	bl	8000940 <write_to_register>
		break;
 8001046:	e027      	b.n	8001098 <update_lights_hardware+0xdc>

	case NS_RED:
		write_to_register(EAST_RED, SOUTH_RED + pedestrianlight , NORTH_RED);
 8001048:	4b16      	ldr	r3, [pc, #88]	@ (80010a4 <update_lights_hardware+0xe8>)
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	3309      	adds	r3, #9
 800104e:	b2db      	uxtb	r3, r3
 8001050:	2209      	movs	r2, #9
 8001052:	4619      	mov	r1, r3
 8001054:	2009      	movs	r0, #9
 8001056:	f7ff fc73 	bl	8000940 <write_to_register>
		break;
 800105a:	e01d      	b.n	8001098 <update_lights_hardware+0xdc>


	case EW_GREEN:
		write_to_register(EAST_GREEN, SOUTH_RED + pedestrianlight , WEST_GREEN);
 800105c:	4b11      	ldr	r3, [pc, #68]	@ (80010a4 <update_lights_hardware+0xe8>)
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	3309      	adds	r3, #9
 8001062:	b2db      	uxtb	r3, r3
 8001064:	220c      	movs	r2, #12
 8001066:	4619      	mov	r1, r3
 8001068:	200c      	movs	r0, #12
 800106a:	f7ff fc69 	bl	8000940 <write_to_register>
		break;
 800106e:	e013      	b.n	8001098 <update_lights_hardware+0xdc>

	case EW_YELLOW:
		write_to_register(EAST_YELLOW, SOUTH_RED + pedestrianlight , WEST_YELLOW);
 8001070:	4b0c      	ldr	r3, [pc, #48]	@ (80010a4 <update_lights_hardware+0xe8>)
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	3309      	adds	r3, #9
 8001076:	b2db      	uxtb	r3, r3
 8001078:	220a      	movs	r2, #10
 800107a:	4619      	mov	r1, r3
 800107c:	200a      	movs	r0, #10
 800107e:	f7ff fc5f 	bl	8000940 <write_to_register>
			break;
 8001082:	e009      	b.n	8001098 <update_lights_hardware+0xdc>

	case EW_RED:
		write_to_register(EAST_RED, SOUTH_RED + pedestrianlight , WEST_RED);
 8001084:	4b07      	ldr	r3, [pc, #28]	@ (80010a4 <update_lights_hardware+0xe8>)
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	3309      	adds	r3, #9
 800108a:	b2db      	uxtb	r3, r3
 800108c:	2209      	movs	r2, #9
 800108e:	4619      	mov	r1, r3
 8001090:	2009      	movs	r0, #9
 8001092:	f7ff fc55 	bl	8000940 <write_to_register>
			break;
 8001096:	bf00      	nop

	}
}
 8001098:	bf00      	nop
 800109a:	3708      	adds	r7, #8
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	200000a8 	.word	0x200000a8
 80010a4:	20000179 	.word	0x20000179

080010a8 <update_traffic_states>:
 * @param n_ped_wait   Pointer to flag that indicates if a pedestrian is waiting.
 * @param car_ns       Flag for cars in North-South direction (1 = car is present)
 * @param car_ew       Flag for cars in East-West direction (1 = car is present)
 */

void update_traffic_states(uint32_t *start_time, uint32_t current_time, Trafficlights *states, uint8_t *n_ped_wait, uint8_t car_ns, uint8_t car_ew){
 80010a8:	b480      	push	{r7}
 80010aa:	b087      	sub	sp, #28
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	60f8      	str	r0, [r7, #12]
 80010b0:	60b9      	str	r1, [r7, #8]
 80010b2:	607a      	str	r2, [r7, #4]
 80010b4:	603b      	str	r3, [r7, #0]

    uint32_t passed_time = current_time - *start_time;
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	68ba      	ldr	r2, [r7, #8]
 80010bc:	1ad3      	subs	r3, r2, r3
 80010be:	617b      	str	r3, [r7, #20]

    switch(*states){
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	781b      	ldrb	r3, [r3, #0]
 80010c4:	2b05      	cmp	r3, #5
 80010c6:	f200 85ea 	bhi.w	8001c9e <update_traffic_states+0xbf6>
 80010ca:	a201      	add	r2, pc, #4	@ (adr r2, 80010d0 <update_traffic_states+0x28>)
 80010cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010d0:	080010e9 	.word	0x080010e9
 80010d4:	08001257 	.word	0x08001257
 80010d8:	0800145f 	.word	0x0800145f
 80010dc:	080016a5 	.word	0x080016a5
 80010e0:	08001855 	.word	0x08001855
 80010e4:	08001a4f 	.word	0x08001a4f

    case NS_GREEN:
    	changedirection = 0;
 80010e8:	4b89      	ldr	r3, [pc, #548]	@ (8001310 <update_traffic_states+0x268>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	701a      	strb	r2, [r3, #0]

        if(*n_ped_wait == 0 && car_ns == 0 && car_ew == 1){
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d10e      	bne.n	8001114 <update_traffic_states+0x6c>
 80010f6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d10a      	bne.n	8001114 <update_traffic_states+0x6c>
 80010fe:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001102:	2b01      	cmp	r3, #1
 8001104:	d106      	bne.n	8001114 <update_traffic_states+0x6c>
        	*states = EW_GREEN;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	2203      	movs	r2, #3
 800110a:	701a      	strb	r2, [r3, #0]
        	*start_time = current_time;
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	68ba      	ldr	r2, [r7, #8]
 8001110:	601a      	str	r2, [r3, #0]
 8001112:	e09e      	b.n	8001252 <update_traffic_states+0x1aa>
        }

        else if(*n_ped_wait == 1 && car_ns == 1 && car_ew == 1){
 8001114:	683b      	ldr	r3, [r7, #0]
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	2b01      	cmp	r3, #1
 800111a:	d115      	bne.n	8001148 <update_traffic_states+0xa0>
 800111c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001120:	2b01      	cmp	r3, #1
 8001122:	d111      	bne.n	8001148 <update_traffic_states+0xa0>
 8001124:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001128:	2b01      	cmp	r3, #1
 800112a:	d10d      	bne.n	8001148 <update_traffic_states+0xa0>
        	if(passed_time >= pedestrianDelay / 4){
 800112c:	4b79      	ldr	r3, [pc, #484]	@ (8001314 <update_traffic_states+0x26c>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	089b      	lsrs	r3, r3, #2
 8001132:	697a      	ldr	r2, [r7, #20]
 8001134:	429a      	cmp	r2, r3
 8001136:	f0c0 808c 	bcc.w	8001252 <update_traffic_states+0x1aa>
        		*states = NS_YELLOW;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	2201      	movs	r2, #1
 800113e:	701a      	strb	r2, [r3, #0]
        		*start_time = current_time;
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	68ba      	ldr	r2, [r7, #8]
 8001144:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 8001146:	e084      	b.n	8001252 <update_traffic_states+0x1aa>
        	}
        }

        //Scenario 1
        else if(*n_ped_wait == 1 && car_ns == 0 && car_ew == 0){
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	2b01      	cmp	r3, #1
 800114e:	d114      	bne.n	800117a <update_traffic_states+0xd2>
 8001150:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d110      	bne.n	800117a <update_traffic_states+0xd2>
 8001158:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800115c:	2b00      	cmp	r3, #0
 800115e:	d10c      	bne.n	800117a <update_traffic_states+0xd2>
        	if(passed_time >= pedestrianDelay / 4){
 8001160:	4b6c      	ldr	r3, [pc, #432]	@ (8001314 <update_traffic_states+0x26c>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	089b      	lsrs	r3, r3, #2
 8001166:	697a      	ldr	r2, [r7, #20]
 8001168:	429a      	cmp	r2, r3
 800116a:	d372      	bcc.n	8001252 <update_traffic_states+0x1aa>
               *states = NS_YELLOW;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	2201      	movs	r2, #1
 8001170:	701a      	strb	r2, [r3, #0]
               *start_time = current_time;
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	68ba      	ldr	r2, [r7, #8]
 8001176:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 8001178:	e06b      	b.n	8001252 <update_traffic_states+0x1aa>

               }
        	}

        //Scenario 2
        else if(car_ns == 1 && car_ew == 1 && *n_ped_wait == 0){
 800117a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800117e:	2b01      	cmp	r3, #1
 8001180:	d114      	bne.n	80011ac <update_traffic_states+0x104>
 8001182:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001186:	2b01      	cmp	r3, #1
 8001188:	d110      	bne.n	80011ac <update_traffic_states+0x104>
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d10c      	bne.n	80011ac <update_traffic_states+0x104>
        	if(passed_time >= (redDelayMax / 4)){
 8001192:	4b61      	ldr	r3, [pc, #388]	@ (8001318 <update_traffic_states+0x270>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	089b      	lsrs	r3, r3, #2
 8001198:	697a      	ldr	r2, [r7, #20]
 800119a:	429a      	cmp	r2, r3
 800119c:	d359      	bcc.n	8001252 <update_traffic_states+0x1aa>
        		  *states = NS_YELLOW;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	2201      	movs	r2, #1
 80011a2:	701a      	strb	r2, [r3, #0]
        		   *start_time = current_time;
 80011a4:	68fb      	ldr	r3, [r7, #12]
 80011a6:	68ba      	ldr	r2, [r7, #8]
 80011a8:	601a      	str	r2, [r3, #0]
        	if(passed_time >= (redDelayMax / 4)){
 80011aa:	e052      	b.n	8001252 <update_traffic_states+0x1aa>
        	}
        }

        //Scenario 3
        else if(car_ns == 1 && car_ew == 0 && *n_ped_wait == 0){
 80011ac:	f897 3020 	ldrb.w	r3, [r7, #32]
 80011b0:	2b01      	cmp	r3, #1
 80011b2:	d10e      	bne.n	80011d2 <update_traffic_states+0x12a>
 80011b4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d10a      	bne.n	80011d2 <update_traffic_states+0x12a>
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d106      	bne.n	80011d2 <update_traffic_states+0x12a>
                *states = NS_GREEN;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	2200      	movs	r2, #0
 80011c8:	701a      	strb	r2, [r3, #0]
                *start_time = current_time;
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	68ba      	ldr	r2, [r7, #8]
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	e03f      	b.n	8001252 <update_traffic_states+0x1aa>
        }

        //Scenario 4
        else if(car_ns == 1 && car_ew == 0 && *n_ped_wait == 1){
 80011d2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80011d6:	2b01      	cmp	r3, #1
 80011d8:	d114      	bne.n	8001204 <update_traffic_states+0x15c>
 80011da:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d110      	bne.n	8001204 <update_traffic_states+0x15c>
 80011e2:	683b      	ldr	r3, [r7, #0]
 80011e4:	781b      	ldrb	r3, [r3, #0]
 80011e6:	2b01      	cmp	r3, #1
 80011e8:	d10c      	bne.n	8001204 <update_traffic_states+0x15c>
               if(passed_time >= pedestrianDelay / 4){
 80011ea:	4b4a      	ldr	r3, [pc, #296]	@ (8001314 <update_traffic_states+0x26c>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	089b      	lsrs	r3, r3, #2
 80011f0:	697a      	ldr	r2, [r7, #20]
 80011f2:	429a      	cmp	r2, r3
 80011f4:	d32d      	bcc.n	8001252 <update_traffic_states+0x1aa>
                	*states =  NS_YELLOW;
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	2201      	movs	r2, #1
 80011fa:	701a      	strb	r2, [r3, #0]
                	*start_time = current_time;
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	68ba      	ldr	r2, [r7, #8]
 8001200:	601a      	str	r2, [r3, #0]
               if(passed_time >= pedestrianDelay / 4){
 8001202:	e026      	b.n	8001252 <update_traffic_states+0x1aa>
                	}
                }
        //Scenario 5
        else if(car_ns == 0 && car_ew == 1 && *n_ped_wait == 1){
 8001204:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d114      	bne.n	8001236 <update_traffic_states+0x18e>
 800120c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001210:	2b01      	cmp	r3, #1
 8001212:	d110      	bne.n	8001236 <update_traffic_states+0x18e>
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	781b      	ldrb	r3, [r3, #0]
 8001218:	2b01      	cmp	r3, #1
 800121a:	d10c      	bne.n	8001236 <update_traffic_states+0x18e>
        	if(passed_time >= pedestrianDelay / 4){
 800121c:	4b3d      	ldr	r3, [pc, #244]	@ (8001314 <update_traffic_states+0x26c>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	089b      	lsrs	r3, r3, #2
 8001222:	697a      	ldr	r2, [r7, #20]
 8001224:	429a      	cmp	r2, r3
 8001226:	d314      	bcc.n	8001252 <update_traffic_states+0x1aa>
        	     *states =  NS_YELLOW;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	2201      	movs	r2, #1
 800122c:	701a      	strb	r2, [r3, #0]
        	     *start_time = current_time;
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	68ba      	ldr	r2, [r7, #8]
 8001232:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 8001234:	e00d      	b.n	8001252 <update_traffic_states+0x1aa>
        	     }
        }
        //Scenario 6
        else if(passed_time >= greenDelay){
 8001236:	4b39      	ldr	r3, [pc, #228]	@ (800131c <update_traffic_states+0x274>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	697a      	ldr	r2, [r7, #20]
 800123c:	429a      	cmp	r2, r3
 800123e:	f0c0 8523 	bcc.w	8001c88 <update_traffic_states+0xbe0>
                *states = NS_YELLOW;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	2201      	movs	r2, #1
 8001246:	701a      	strb	r2, [r3, #0]
                *start_time = current_time;
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	68ba      	ldr	r2, [r7, #8]
 800124c:	601a      	str	r2, [r3, #0]
                }

        break;
 800124e:	f000 bd1b 	b.w	8001c88 <update_traffic_states+0xbe0>
 8001252:	f000 bd19 	b.w	8001c88 <update_traffic_states+0xbe0>


    case NS_YELLOW:

        if(*n_ped_wait == 0 && car_ns == 0 && car_ew == 1){
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d10e      	bne.n	800127c <update_traffic_states+0x1d4>
 800125e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d10a      	bne.n	800127c <update_traffic_states+0x1d4>
 8001266:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800126a:	2b01      	cmp	r3, #1
 800126c:	d106      	bne.n	800127c <update_traffic_states+0x1d4>
        	*states = EW_GREEN;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	2203      	movs	r2, #3
 8001272:	701a      	strb	r2, [r3, #0]
        	*start_time = current_time;
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	68ba      	ldr	r2, [r7, #8]
 8001278:	601a      	str	r2, [r3, #0]
 800127a:	e0ee      	b.n	800145a <update_traffic_states+0x3b2>
        }

        else if(*n_ped_wait == 1 && car_ns == 1 && car_ew == 1){
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	2b01      	cmp	r3, #1
 8001282:	d120      	bne.n	80012c6 <update_traffic_states+0x21e>
 8001284:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001288:	2b01      	cmp	r3, #1
 800128a:	d11c      	bne.n	80012c6 <update_traffic_states+0x21e>
 800128c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001290:	2b01      	cmp	r3, #1
 8001292:	d118      	bne.n	80012c6 <update_traffic_states+0x21e>

        	if(passed_time >= pedestrianDelay / 4){
 8001294:	4b1f      	ldr	r3, [pc, #124]	@ (8001314 <update_traffic_states+0x26c>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	089b      	lsrs	r3, r3, #2
 800129a:	697a      	ldr	r2, [r7, #20]
 800129c:	429a      	cmp	r2, r3
 800129e:	f0c0 80dc 	bcc.w	800145a <update_traffic_states+0x3b2>
        		if(changedirection) {
 80012a2:	4b1b      	ldr	r3, [pc, #108]	@ (8001310 <update_traffic_states+0x268>)
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d006      	beq.n	80012b8 <update_traffic_states+0x210>
        			*states = NS_GREEN;
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	2200      	movs	r2, #0
 80012ae:	701a      	strb	r2, [r3, #0]
        			*start_time = current_time;
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	68ba      	ldr	r2, [r7, #8]
 80012b4:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 80012b6:	e0d0      	b.n	800145a <update_traffic_states+0x3b2>
        		}else{
        			*states = NS_RED;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2202      	movs	r2, #2
 80012bc:	701a      	strb	r2, [r3, #0]
        			*start_time = current_time;
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	68ba      	ldr	r2, [r7, #8]
 80012c2:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 80012c4:	e0c9      	b.n	800145a <update_traffic_states+0x3b2>
        		}
        	}
        	}

        //Scenario 1
        else if(*n_ped_wait == 1 && car_ns == 0 && car_ew == 0){
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	2b01      	cmp	r3, #1
 80012cc:	d128      	bne.n	8001320 <update_traffic_states+0x278>
 80012ce:	f897 3020 	ldrb.w	r3, [r7, #32]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d124      	bne.n	8001320 <update_traffic_states+0x278>
 80012d6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d120      	bne.n	8001320 <update_traffic_states+0x278>
        	if(passed_time >= pedestrianDelay / 4){
 80012de:	4b0d      	ldr	r3, [pc, #52]	@ (8001314 <update_traffic_states+0x26c>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	089b      	lsrs	r3, r3, #2
 80012e4:	697a      	ldr	r2, [r7, #20]
 80012e6:	429a      	cmp	r2, r3
 80012e8:	f0c0 80b7 	bcc.w	800145a <update_traffic_states+0x3b2>
        		if(changedirection){
 80012ec:	4b08      	ldr	r3, [pc, #32]	@ (8001310 <update_traffic_states+0x268>)
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d006      	beq.n	8001302 <update_traffic_states+0x25a>
        			*states = NS_GREEN;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	2200      	movs	r2, #0
 80012f8:	701a      	strb	r2, [r3, #0]
        			*start_time = current_time;
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	68ba      	ldr	r2, [r7, #8]
 80012fe:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 8001300:	e0ab      	b.n	800145a <update_traffic_states+0x3b2>
        		}else{
        			*states = NS_RED;
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	2202      	movs	r2, #2
 8001306:	701a      	strb	r2, [r3, #0]
        			*start_time = current_time;
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	68ba      	ldr	r2, [r7, #8]
 800130c:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 800130e:	e0a4      	b.n	800145a <update_traffic_states+0x3b2>
 8001310:	20000178 	.word	0x20000178
 8001314:	20000008 	.word	0x20000008
 8001318:	2000001c 	.word	0x2000001c
 800131c:	20000014 	.word	0x20000014
        		}
               }
        	}

        //Scenario 2
        else if(car_ns == 1 && car_ew == 1 && *n_ped_wait == 0){
 8001320:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001324:	2b01      	cmp	r3, #1
 8001326:	d123      	bne.n	8001370 <update_traffic_states+0x2c8>
 8001328:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800132c:	2b01      	cmp	r3, #1
 800132e:	d11f      	bne.n	8001370 <update_traffic_states+0x2c8>
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	781b      	ldrb	r3, [r3, #0]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d11b      	bne.n	8001370 <update_traffic_states+0x2c8>
        	if(passed_time >= (redDelayMax / 6)){
 8001338:	4b95      	ldr	r3, [pc, #596]	@ (8001590 <update_traffic_states+0x4e8>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	4a95      	ldr	r2, [pc, #596]	@ (8001594 <update_traffic_states+0x4ec>)
 800133e:	fba2 2303 	umull	r2, r3, r2, r3
 8001342:	089b      	lsrs	r3, r3, #2
 8001344:	697a      	ldr	r2, [r7, #20]
 8001346:	429a      	cmp	r2, r3
 8001348:	f0c0 8087 	bcc.w	800145a <update_traffic_states+0x3b2>
        		if(changedirection){
 800134c:	4b92      	ldr	r3, [pc, #584]	@ (8001598 <update_traffic_states+0x4f0>)
 800134e:	781b      	ldrb	r3, [r3, #0]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d006      	beq.n	8001362 <update_traffic_states+0x2ba>
        		  *states = NS_GREEN;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	2200      	movs	r2, #0
 8001358:	701a      	strb	r2, [r3, #0]
        		   *start_time = current_time;
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	68ba      	ldr	r2, [r7, #8]
 800135e:	601a      	str	r2, [r3, #0]
        	if(passed_time >= (redDelayMax / 6)){
 8001360:	e07b      	b.n	800145a <update_traffic_states+0x3b2>
        		}else{
        			*states = NS_RED;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	2202      	movs	r2, #2
 8001366:	701a      	strb	r2, [r3, #0]
        			*start_time = current_time;
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	68ba      	ldr	r2, [r7, #8]
 800136c:	601a      	str	r2, [r3, #0]
        	if(passed_time >= (redDelayMax / 6)){
 800136e:	e074      	b.n	800145a <update_traffic_states+0x3b2>
        		}
        	}
        }
        //Scenario 3
        else if(car_ns == 1 && car_ew == 0 && *n_ped_wait == 0){
 8001370:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001374:	2b01      	cmp	r3, #1
 8001376:	d10e      	bne.n	8001396 <update_traffic_states+0x2ee>
 8001378:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800137c:	2b00      	cmp	r3, #0
 800137e:	d10a      	bne.n	8001396 <update_traffic_states+0x2ee>
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d106      	bne.n	8001396 <update_traffic_states+0x2ee>
                *states = NS_GREEN;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	2200      	movs	r2, #0
 800138c:	701a      	strb	r2, [r3, #0]
                *start_time = current_time;
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	68ba      	ldr	r2, [r7, #8]
 8001392:	601a      	str	r2, [r3, #0]
 8001394:	e061      	b.n	800145a <update_traffic_states+0x3b2>
        }

        //Scenario 4
        else if(car_ns == 1 && car_ew == 0 && *n_ped_wait == 1){
 8001396:	f897 3020 	ldrb.w	r3, [r7, #32]
 800139a:	2b01      	cmp	r3, #1
 800139c:	d11f      	bne.n	80013de <update_traffic_states+0x336>
 800139e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d11b      	bne.n	80013de <update_traffic_states+0x336>
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	2b01      	cmp	r3, #1
 80013ac:	d117      	bne.n	80013de <update_traffic_states+0x336>
               if(passed_time >= pedestrianDelay / 4){
 80013ae:	4b7b      	ldr	r3, [pc, #492]	@ (800159c <update_traffic_states+0x4f4>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	089b      	lsrs	r3, r3, #2
 80013b4:	697a      	ldr	r2, [r7, #20]
 80013b6:	429a      	cmp	r2, r3
 80013b8:	d34f      	bcc.n	800145a <update_traffic_states+0x3b2>
            	   if(changedirection){
 80013ba:	4b77      	ldr	r3, [pc, #476]	@ (8001598 <update_traffic_states+0x4f0>)
 80013bc:	781b      	ldrb	r3, [r3, #0]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d006      	beq.n	80013d0 <update_traffic_states+0x328>
                	*states =  NS_GREEN;
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	2200      	movs	r2, #0
 80013c6:	701a      	strb	r2, [r3, #0]
                	*start_time = current_time;
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	68ba      	ldr	r2, [r7, #8]
 80013cc:	601a      	str	r2, [r3, #0]
               if(passed_time >= pedestrianDelay / 4){
 80013ce:	e044      	b.n	800145a <update_traffic_states+0x3b2>
            	   }else{
            		   *states =  NS_RED;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	2202      	movs	r2, #2
 80013d4:	701a      	strb	r2, [r3, #0]
            		   *start_time = current_time;
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	68ba      	ldr	r2, [r7, #8]
 80013da:	601a      	str	r2, [r3, #0]
               if(passed_time >= pedestrianDelay / 4){
 80013dc:	e03d      	b.n	800145a <update_traffic_states+0x3b2>
            	   }
                	}
                }
        //Scenario 5
        else if(car_ns == 0 && car_ew == 1 && *n_ped_wait == 1){
 80013de:	f897 3020 	ldrb.w	r3, [r7, #32]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d11f      	bne.n	8001426 <update_traffic_states+0x37e>
 80013e6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80013ea:	2b01      	cmp	r3, #1
 80013ec:	d11b      	bne.n	8001426 <update_traffic_states+0x37e>
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	2b01      	cmp	r3, #1
 80013f4:	d117      	bne.n	8001426 <update_traffic_states+0x37e>
        	if(passed_time >= pedestrianDelay / 4){
 80013f6:	4b69      	ldr	r3, [pc, #420]	@ (800159c <update_traffic_states+0x4f4>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	089b      	lsrs	r3, r3, #2
 80013fc:	697a      	ldr	r2, [r7, #20]
 80013fe:	429a      	cmp	r2, r3
 8001400:	d32b      	bcc.n	800145a <update_traffic_states+0x3b2>
        		if(changedirection){
 8001402:	4b65      	ldr	r3, [pc, #404]	@ (8001598 <update_traffic_states+0x4f0>)
 8001404:	781b      	ldrb	r3, [r3, #0]
 8001406:	2b00      	cmp	r3, #0
 8001408:	d006      	beq.n	8001418 <update_traffic_states+0x370>
        	     *states =  NS_GREEN;
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	2200      	movs	r2, #0
 800140e:	701a      	strb	r2, [r3, #0]
        	     *start_time = current_time;
 8001410:	68fb      	ldr	r3, [r7, #12]
 8001412:	68ba      	ldr	r2, [r7, #8]
 8001414:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 8001416:	e020      	b.n	800145a <update_traffic_states+0x3b2>
        	     }else {
        	    	 *states =  NS_RED;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	2202      	movs	r2, #2
 800141c:	701a      	strb	r2, [r3, #0]
        	    	 *start_time = current_time;
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	68ba      	ldr	r2, [r7, #8]
 8001422:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 8001424:	e019      	b.n	800145a <update_traffic_states+0x3b2>
        	     }
        }
        }
        //Scenario 6
        else if(passed_time >= orangeDelay){
 8001426:	4b5e      	ldr	r3, [pc, #376]	@ (80015a0 <update_traffic_states+0x4f8>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	697a      	ldr	r2, [r7, #20]
 800142c:	429a      	cmp	r2, r3
 800142e:	f0c0 842d 	bcc.w	8001c8c <update_traffic_states+0xbe4>
        	if(changedirection){
 8001432:	4b59      	ldr	r3, [pc, #356]	@ (8001598 <update_traffic_states+0x4f0>)
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d007      	beq.n	800144a <update_traffic_states+0x3a2>
        		*states = NS_GREEN;
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2200      	movs	r2, #0
 800143e:	701a      	strb	r2, [r3, #0]
        		*start_time = current_time;
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	68ba      	ldr	r2, [r7, #8]
 8001444:	601a      	str	r2, [r3, #0]
        		*states = NS_RED;
        		*start_time = current_time;
        	}
        }

        break;
 8001446:	f000 bc21 	b.w	8001c8c <update_traffic_states+0xbe4>
        		*states = NS_RED;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2202      	movs	r2, #2
 800144e:	701a      	strb	r2, [r3, #0]
        		*start_time = current_time;
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	68ba      	ldr	r2, [r7, #8]
 8001454:	601a      	str	r2, [r3, #0]
        break;
 8001456:	f000 bc19 	b.w	8001c8c <update_traffic_states+0xbe4>
 800145a:	f000 bc17 	b.w	8001c8c <update_traffic_states+0xbe4>

    case NS_RED:


        if(*n_ped_wait == 0 && car_ns == 0 && car_ew == 1){
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	781b      	ldrb	r3, [r3, #0]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d10e      	bne.n	8001484 <update_traffic_states+0x3dc>
 8001466:	f897 3020 	ldrb.w	r3, [r7, #32]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d10a      	bne.n	8001484 <update_traffic_states+0x3dc>
 800146e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001472:	2b01      	cmp	r3, #1
 8001474:	d106      	bne.n	8001484 <update_traffic_states+0x3dc>
        	*states = EW_GREEN;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	2203      	movs	r2, #3
 800147a:	701a      	strb	r2, [r3, #0]
        	*start_time = current_time;
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	68ba      	ldr	r2, [r7, #8]
 8001480:	601a      	str	r2, [r3, #0]
 8001482:	e10e      	b.n	80016a2 <update_traffic_states+0x5fa>
        }
        else if(changedirection == 1 && ped_green == 1){
 8001484:	4b44      	ldr	r3, [pc, #272]	@ (8001598 <update_traffic_states+0x4f0>)
 8001486:	781b      	ldrb	r3, [r3, #0]
 8001488:	2b01      	cmp	r3, #1
 800148a:	d10a      	bne.n	80014a2 <update_traffic_states+0x3fa>
 800148c:	4b45      	ldr	r3, [pc, #276]	@ (80015a4 <update_traffic_states+0x4fc>)
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	2b01      	cmp	r3, #1
 8001492:	d106      	bne.n	80014a2 <update_traffic_states+0x3fa>
        	*states = NS_RED;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	2202      	movs	r2, #2
 8001498:	701a      	strb	r2, [r3, #0]
        	*start_time = current_time;
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	68ba      	ldr	r2, [r7, #8]
 800149e:	601a      	str	r2, [r3, #0]
 80014a0:	e0ff      	b.n	80016a2 <update_traffic_states+0x5fa>
        }
        else if(*n_ped_wait == 1 && car_ns == 1 && car_ew == 1){
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	781b      	ldrb	r3, [r3, #0]
 80014a6:	2b01      	cmp	r3, #1
 80014a8:	d126      	bne.n	80014f8 <update_traffic_states+0x450>
 80014aa:	f897 3020 	ldrb.w	r3, [r7, #32]
 80014ae:	2b01      	cmp	r3, #1
 80014b0:	d122      	bne.n	80014f8 <update_traffic_states+0x450>
 80014b2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80014b6:	2b01      	cmp	r3, #1
 80014b8:	d11e      	bne.n	80014f8 <update_traffic_states+0x450>

        	if(passed_time >= pedestrianDelay / 4){
 80014ba:	4b38      	ldr	r3, [pc, #224]	@ (800159c <update_traffic_states+0x4f4>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	089b      	lsrs	r3, r3, #2
 80014c0:	697a      	ldr	r2, [r7, #20]
 80014c2:	429a      	cmp	r2, r3
 80014c4:	f0c0 80ed 	bcc.w	80016a2 <update_traffic_states+0x5fa>
        		if(changedirection) {
 80014c8:	4b33      	ldr	r3, [pc, #204]	@ (8001598 <update_traffic_states+0x4f0>)
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d006      	beq.n	80014de <update_traffic_states+0x436>
        			*states = NS_YELLOW;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	2201      	movs	r2, #1
 80014d4:	701a      	strb	r2, [r3, #0]
        			*start_time = current_time;
 80014d6:	68fb      	ldr	r3, [r7, #12]
 80014d8:	68ba      	ldr	r2, [r7, #8]
 80014da:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 80014dc:	e0e1      	b.n	80016a2 <update_traffic_states+0x5fa>
        		}else{
        			*states = EW_RED;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	2205      	movs	r2, #5
 80014e2:	701a      	strb	r2, [r3, #0]
        			*start_time = current_time;
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	68ba      	ldr	r2, [r7, #8]
 80014e8:	601a      	str	r2, [r3, #0]
        			ped_green = 1;
 80014ea:	4b2e      	ldr	r3, [pc, #184]	@ (80015a4 <update_traffic_states+0x4fc>)
 80014ec:	2201      	movs	r2, #1
 80014ee:	701a      	strb	r2, [r3, #0]
        			*n_ped_wait = 0;
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	2200      	movs	r2, #0
 80014f4:	701a      	strb	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 80014f6:	e0d4      	b.n	80016a2 <update_traffic_states+0x5fa>
        		}
        	}
        	}

        //Scenario 1
        else if(*n_ped_wait == 1 && car_ns == 0 && car_ew == 0){
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	2b01      	cmp	r3, #1
 80014fe:	d126      	bne.n	800154e <update_traffic_states+0x4a6>
 8001500:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d122      	bne.n	800154e <update_traffic_states+0x4a6>
 8001508:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800150c:	2b00      	cmp	r3, #0
 800150e:	d11e      	bne.n	800154e <update_traffic_states+0x4a6>
        	if(passed_time >= pedestrianDelay / 4){
 8001510:	4b22      	ldr	r3, [pc, #136]	@ (800159c <update_traffic_states+0x4f4>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	089b      	lsrs	r3, r3, #2
 8001516:	697a      	ldr	r2, [r7, #20]
 8001518:	429a      	cmp	r2, r3
 800151a:	f0c0 80c2 	bcc.w	80016a2 <update_traffic_states+0x5fa>
        		if(changedirection){
 800151e:	4b1e      	ldr	r3, [pc, #120]	@ (8001598 <update_traffic_states+0x4f0>)
 8001520:	781b      	ldrb	r3, [r3, #0]
 8001522:	2b00      	cmp	r3, #0
 8001524:	d006      	beq.n	8001534 <update_traffic_states+0x48c>
        			*states = NS_YELLOW;
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	2201      	movs	r2, #1
 800152a:	701a      	strb	r2, [r3, #0]
        			*start_time = current_time;
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	68ba      	ldr	r2, [r7, #8]
 8001530:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 8001532:	e0b6      	b.n	80016a2 <update_traffic_states+0x5fa>
        		}else{
        			*states = EW_RED;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	2205      	movs	r2, #5
 8001538:	701a      	strb	r2, [r3, #0]
        			*start_time = current_time;
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	68ba      	ldr	r2, [r7, #8]
 800153e:	601a      	str	r2, [r3, #0]
        			ped_green = 1;
 8001540:	4b18      	ldr	r3, [pc, #96]	@ (80015a4 <update_traffic_states+0x4fc>)
 8001542:	2201      	movs	r2, #1
 8001544:	701a      	strb	r2, [r3, #0]
        			*n_ped_wait = 0;
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	2200      	movs	r2, #0
 800154a:	701a      	strb	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 800154c:	e0a9      	b.n	80016a2 <update_traffic_states+0x5fa>
        		}
               }
        	}

        //Scenario 2
        else if(car_ns == 1 && car_ew == 1 && *n_ped_wait == 0){
 800154e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001552:	2b01      	cmp	r3, #1
 8001554:	d12f      	bne.n	80015b6 <update_traffic_states+0x50e>
 8001556:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800155a:	2b01      	cmp	r3, #1
 800155c:	d12b      	bne.n	80015b6 <update_traffic_states+0x50e>
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	781b      	ldrb	r3, [r3, #0]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d127      	bne.n	80015b6 <update_traffic_states+0x50e>
        	if(passed_time >= (redDelayMax / 12)){
 8001566:	4b0a      	ldr	r3, [pc, #40]	@ (8001590 <update_traffic_states+0x4e8>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	4a0a      	ldr	r2, [pc, #40]	@ (8001594 <update_traffic_states+0x4ec>)
 800156c:	fba2 2303 	umull	r2, r3, r2, r3
 8001570:	08db      	lsrs	r3, r3, #3
 8001572:	697a      	ldr	r2, [r7, #20]
 8001574:	429a      	cmp	r2, r3
 8001576:	f0c0 8094 	bcc.w	80016a2 <update_traffic_states+0x5fa>
        		if(changedirection){
 800157a:	4b07      	ldr	r3, [pc, #28]	@ (8001598 <update_traffic_states+0x4f0>)
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	2b00      	cmp	r3, #0
 8001580:	d012      	beq.n	80015a8 <update_traffic_states+0x500>
        		  *states = NS_YELLOW;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	2201      	movs	r2, #1
 8001586:	701a      	strb	r2, [r3, #0]
        		   *start_time = current_time;
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	68ba      	ldr	r2, [r7, #8]
 800158c:	601a      	str	r2, [r3, #0]
        	if(passed_time >= (redDelayMax / 12)){
 800158e:	e088      	b.n	80016a2 <update_traffic_states+0x5fa>
 8001590:	2000001c 	.word	0x2000001c
 8001594:	aaaaaaab 	.word	0xaaaaaaab
 8001598:	20000178 	.word	0x20000178
 800159c:	20000008 	.word	0x20000008
 80015a0:	20000010 	.word	0x20000010
 80015a4:	200000a8 	.word	0x200000a8
        		}else{
        			*states = EW_RED;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	2205      	movs	r2, #5
 80015ac:	701a      	strb	r2, [r3, #0]
        			*start_time = current_time;
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	68ba      	ldr	r2, [r7, #8]
 80015b2:	601a      	str	r2, [r3, #0]
        	if(passed_time >= (redDelayMax / 12)){
 80015b4:	e075      	b.n	80016a2 <update_traffic_states+0x5fa>
        		}
        	}
        }
        //Scenario 3
        else if(car_ns == 1 && car_ew == 0 && *n_ped_wait == 0){
 80015b6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80015ba:	2b01      	cmp	r3, #1
 80015bc:	d116      	bne.n	80015ec <update_traffic_states+0x544>
 80015be:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d112      	bne.n	80015ec <update_traffic_states+0x544>
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d10e      	bne.n	80015ec <update_traffic_states+0x544>
        	if(passed_time >= redDelay)
 80015ce:	4b94      	ldr	r3, [pc, #592]	@ (8001820 <update_traffic_states+0x778>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	697a      	ldr	r2, [r7, #20]
 80015d4:	429a      	cmp	r2, r3
 80015d6:	d302      	bcc.n	80015de <update_traffic_states+0x536>
        		changedirection = 1; //??? TEST Kan vara rätt testa ordentligt senare, Vi fastnade i rött läge o ändligheten
 80015d8:	4b92      	ldr	r3, [pc, #584]	@ (8001824 <update_traffic_states+0x77c>)
 80015da:	2201      	movs	r2, #1
 80015dc:	701a      	strb	r2, [r3, #0]
                *states = NS_YELLOW;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2201      	movs	r2, #1
 80015e2:	701a      	strb	r2, [r3, #0]
                *start_time = current_time;
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	68ba      	ldr	r2, [r7, #8]
 80015e8:	601a      	str	r2, [r3, #0]
 80015ea:	e05a      	b.n	80016a2 <update_traffic_states+0x5fa>
        }

        //Scenario 4
        else if(car_ns == 1 && car_ew == 0 && *n_ped_wait == 1){
 80015ec:	f897 3020 	ldrb.w	r3, [r7, #32]
 80015f0:	2b01      	cmp	r3, #1
 80015f2:	d125      	bne.n	8001640 <update_traffic_states+0x598>
 80015f4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d121      	bne.n	8001640 <update_traffic_states+0x598>
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	2b01      	cmp	r3, #1
 8001602:	d11d      	bne.n	8001640 <update_traffic_states+0x598>
               if(passed_time >= pedestrianDelay / 4){
 8001604:	4b88      	ldr	r3, [pc, #544]	@ (8001828 <update_traffic_states+0x780>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	089b      	lsrs	r3, r3, #2
 800160a:	697a      	ldr	r2, [r7, #20]
 800160c:	429a      	cmp	r2, r3
 800160e:	d348      	bcc.n	80016a2 <update_traffic_states+0x5fa>
            	   if(changedirection){
 8001610:	4b84      	ldr	r3, [pc, #528]	@ (8001824 <update_traffic_states+0x77c>)
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d006      	beq.n	8001626 <update_traffic_states+0x57e>
                	*states =  NS_YELLOW;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2201      	movs	r2, #1
 800161c:	701a      	strb	r2, [r3, #0]
                	*start_time = current_time;
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	68ba      	ldr	r2, [r7, #8]
 8001622:	601a      	str	r2, [r3, #0]
               if(passed_time >= pedestrianDelay / 4){
 8001624:	e03d      	b.n	80016a2 <update_traffic_states+0x5fa>
            	   }else{
            		   *states =  EW_RED;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2205      	movs	r2, #5
 800162a:	701a      	strb	r2, [r3, #0]
            		   *start_time = current_time;
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	68ba      	ldr	r2, [r7, #8]
 8001630:	601a      	str	r2, [r3, #0]
            		   ped_green = 1;
 8001632:	4b7e      	ldr	r3, [pc, #504]	@ (800182c <update_traffic_states+0x784>)
 8001634:	2201      	movs	r2, #1
 8001636:	701a      	strb	r2, [r3, #0]
            		   *n_ped_wait = 0;
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	2200      	movs	r2, #0
 800163c:	701a      	strb	r2, [r3, #0]
               if(passed_time >= pedestrianDelay / 4){
 800163e:	e030      	b.n	80016a2 <update_traffic_states+0x5fa>
            	   }
                	}
                }
        //Scenario 5
        else if(car_ns == 0 && car_ew == 1 && *n_ped_wait == 1){
 8001640:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d114      	bne.n	8001672 <update_traffic_states+0x5ca>
 8001648:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800164c:	2b01      	cmp	r3, #1
 800164e:	d110      	bne.n	8001672 <update_traffic_states+0x5ca>
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	2b01      	cmp	r3, #1
 8001656:	d10c      	bne.n	8001672 <update_traffic_states+0x5ca>
        	if(passed_time >= pedestrianDelay / 4){
 8001658:	4b73      	ldr	r3, [pc, #460]	@ (8001828 <update_traffic_states+0x780>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	089b      	lsrs	r3, r3, #2
 800165e:	697a      	ldr	r2, [r7, #20]
 8001660:	429a      	cmp	r2, r3
 8001662:	d31e      	bcc.n	80016a2 <update_traffic_states+0x5fa>
        	    	 *states =  EW_RED;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2205      	movs	r2, #5
 8001668:	701a      	strb	r2, [r3, #0]
        	    	 *start_time = current_time;
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	68ba      	ldr	r2, [r7, #8]
 800166e:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 8001670:	e017      	b.n	80016a2 <update_traffic_states+0x5fa>
        		}
        }
        //Scenario 6
        else if(passed_time >= redDelay){
 8001672:	4b6b      	ldr	r3, [pc, #428]	@ (8001820 <update_traffic_states+0x778>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	697a      	ldr	r2, [r7, #20]
 8001678:	429a      	cmp	r2, r3
 800167a:	f0c0 8309 	bcc.w	8001c90 <update_traffic_states+0xbe8>
        	if(changedirection){
 800167e:	4b69      	ldr	r3, [pc, #420]	@ (8001824 <update_traffic_states+0x77c>)
 8001680:	781b      	ldrb	r3, [r3, #0]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d006      	beq.n	8001694 <update_traffic_states+0x5ec>
        		*states = NS_YELLOW;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	2201      	movs	r2, #1
 800168a:	701a      	strb	r2, [r3, #0]
        		*start_time = current_time;
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	68ba      	ldr	r2, [r7, #8]
 8001690:	601a      	str	r2, [r3, #0]
        		*states = EW_RED;
        		*start_time = current_time;
        	}
        }

        break;
 8001692:	e2fd      	b.n	8001c90 <update_traffic_states+0xbe8>
        		*states = EW_RED;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	2205      	movs	r2, #5
 8001698:	701a      	strb	r2, [r3, #0]
        		*start_time = current_time;
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	68ba      	ldr	r2, [r7, #8]
 800169e:	601a      	str	r2, [r3, #0]
        break;
 80016a0:	e2f6      	b.n	8001c90 <update_traffic_states+0xbe8>
 80016a2:	e2f5      	b.n	8001c90 <update_traffic_states+0xbe8>


    case EW_GREEN:
    	changedirection= 1;
 80016a4:	4b5f      	ldr	r3, [pc, #380]	@ (8001824 <update_traffic_states+0x77c>)
 80016a6:	2201      	movs	r2, #1
 80016a8:	701a      	strb	r2, [r3, #0]

    	        if(*n_ped_wait == 0 && car_ns == 0 && car_ew == 1){
 80016aa:	683b      	ldr	r3, [r7, #0]
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d10e      	bne.n	80016d0 <update_traffic_states+0x628>
 80016b2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d10a      	bne.n	80016d0 <update_traffic_states+0x628>
 80016ba:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80016be:	2b01      	cmp	r3, #1
 80016c0:	d106      	bne.n	80016d0 <update_traffic_states+0x628>
    	        	*states = EW_GREEN;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2203      	movs	r2, #3
 80016c6:	701a      	strb	r2, [r3, #0]
    	        	*start_time = current_time;
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	68ba      	ldr	r2, [r7, #8]
 80016cc:	601a      	str	r2, [r3, #0]
 80016ce:	e0c0      	b.n	8001852 <update_traffic_states+0x7aa>
    	        }

    	        else if(*n_ped_wait == 1 && car_ns == 1 && car_ew == 1){
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	781b      	ldrb	r3, [r3, #0]
 80016d4:	2b01      	cmp	r3, #1
 80016d6:	d11a      	bne.n	800170e <update_traffic_states+0x666>
 80016d8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80016dc:	2b01      	cmp	r3, #1
 80016de:	d116      	bne.n	800170e <update_traffic_states+0x666>
 80016e0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d112      	bne.n	800170e <update_traffic_states+0x666>
    	        	ped_green = 1;
 80016e8:	4b50      	ldr	r3, [pc, #320]	@ (800182c <update_traffic_states+0x784>)
 80016ea:	2201      	movs	r2, #1
 80016ec:	701a      	strb	r2, [r3, #0]
    	        	*n_ped_wait = 0;
 80016ee:	683b      	ldr	r3, [r7, #0]
 80016f0:	2200      	movs	r2, #0
 80016f2:	701a      	strb	r2, [r3, #0]
    	        	if(passed_time >= greenDelay){
 80016f4:	4b4e      	ldr	r3, [pc, #312]	@ (8001830 <update_traffic_states+0x788>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	697a      	ldr	r2, [r7, #20]
 80016fa:	429a      	cmp	r2, r3
 80016fc:	f0c0 80a9 	bcc.w	8001852 <update_traffic_states+0x7aa>
    	        		*states = EW_YELLOW;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2204      	movs	r2, #4
 8001704:	701a      	strb	r2, [r3, #0]
    	        		*start_time = current_time;
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	68ba      	ldr	r2, [r7, #8]
 800170a:	601a      	str	r2, [r3, #0]
    	        	if(passed_time >= greenDelay){
 800170c:	e0a1      	b.n	8001852 <update_traffic_states+0x7aa>
    	        	}
    	        }

    	        //Scenario 1
    	        else if(*n_ped_wait == 1 && car_ns == 0 && car_ew == 0){
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	2b01      	cmp	r3, #1
 8001714:	d11b      	bne.n	800174e <update_traffic_states+0x6a6>
 8001716:	f897 3020 	ldrb.w	r3, [r7, #32]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d117      	bne.n	800174e <update_traffic_states+0x6a6>
 800171e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001722:	2b00      	cmp	r3, #0
 8001724:	d113      	bne.n	800174e <update_traffic_states+0x6a6>
    	        	ped_green = 1;
 8001726:	4b41      	ldr	r3, [pc, #260]	@ (800182c <update_traffic_states+0x784>)
 8001728:	2201      	movs	r2, #1
 800172a:	701a      	strb	r2, [r3, #0]
    	            *n_ped_wait = 0;
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	2200      	movs	r2, #0
 8001730:	701a      	strb	r2, [r3, #0]
    	        	if(passed_time >= pedestrianDelay / 4){
 8001732:	4b3d      	ldr	r3, [pc, #244]	@ (8001828 <update_traffic_states+0x780>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	089b      	lsrs	r3, r3, #2
 8001738:	697a      	ldr	r2, [r7, #20]
 800173a:	429a      	cmp	r2, r3
 800173c:	f0c0 8089 	bcc.w	8001852 <update_traffic_states+0x7aa>
    	               *states = EW_YELLOW;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	2204      	movs	r2, #4
 8001744:	701a      	strb	r2, [r3, #0]
    	               *start_time = current_time;
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	68ba      	ldr	r2, [r7, #8]
 800174a:	601a      	str	r2, [r3, #0]
    	        	if(passed_time >= pedestrianDelay / 4){
 800174c:	e081      	b.n	8001852 <update_traffic_states+0x7aa>

    	               }
    	        	}

    	        //Scenario 2
    	        else if(car_ns == 1 && car_ew == 1 && *n_ped_wait == 0){
 800174e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001752:	2b01      	cmp	r3, #1
 8001754:	d114      	bne.n	8001780 <update_traffic_states+0x6d8>
 8001756:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800175a:	2b01      	cmp	r3, #1
 800175c:	d110      	bne.n	8001780 <update_traffic_states+0x6d8>
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	781b      	ldrb	r3, [r3, #0]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d10c      	bne.n	8001780 <update_traffic_states+0x6d8>
    	        	if(passed_time >= (redDelayMax / 4)){
 8001766:	4b33      	ldr	r3, [pc, #204]	@ (8001834 <update_traffic_states+0x78c>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	089b      	lsrs	r3, r3, #2
 800176c:	697a      	ldr	r2, [r7, #20]
 800176e:	429a      	cmp	r2, r3
 8001770:	d36f      	bcc.n	8001852 <update_traffic_states+0x7aa>
    	        		  *states = EW_YELLOW;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	2204      	movs	r2, #4
 8001776:	701a      	strb	r2, [r3, #0]
    	        		   *start_time = current_time;
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	68ba      	ldr	r2, [r7, #8]
 800177c:	601a      	str	r2, [r3, #0]
    	        	if(passed_time >= (redDelayMax / 4)){
 800177e:	e068      	b.n	8001852 <update_traffic_states+0x7aa>
    	        	}
    	        }

    	        //Scenario 3
    	        else if(car_ns == 1 && car_ew == 0 && *n_ped_wait == 0){
 8001780:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001784:	2b01      	cmp	r3, #1
 8001786:	d112      	bne.n	80017ae <update_traffic_states+0x706>
 8001788:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800178c:	2b00      	cmp	r3, #0
 800178e:	d10e      	bne.n	80017ae <update_traffic_states+0x706>
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d10a      	bne.n	80017ae <update_traffic_states+0x706>
    	        	if(ped_green == 0){
 8001798:	4b24      	ldr	r3, [pc, #144]	@ (800182c <update_traffic_states+0x784>)
 800179a:	781b      	ldrb	r3, [r3, #0]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d158      	bne.n	8001852 <update_traffic_states+0x7aa>
    	                *states = NS_GREEN;
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	2200      	movs	r2, #0
 80017a4:	701a      	strb	r2, [r3, #0]
    	                *start_time = current_time;
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	68ba      	ldr	r2, [r7, #8]
 80017aa:	601a      	str	r2, [r3, #0]
    	        	if(ped_green == 0){
 80017ac:	e051      	b.n	8001852 <update_traffic_states+0x7aa>
    	        	}
    	        }

    	        //Scenario 4
    	        else if(car_ns == 1 && car_ew == 0 && *n_ped_wait == 1){
 80017ae:	f897 3020 	ldrb.w	r3, [r7, #32]
 80017b2:	2b01      	cmp	r3, #1
 80017b4:	d11a      	bne.n	80017ec <update_traffic_states+0x744>
 80017b6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d116      	bne.n	80017ec <update_traffic_states+0x744>
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	2b01      	cmp	r3, #1
 80017c4:	d112      	bne.n	80017ec <update_traffic_states+0x744>
    	        	ped_green = 1;
 80017c6:	4b19      	ldr	r3, [pc, #100]	@ (800182c <update_traffic_states+0x784>)
 80017c8:	2201      	movs	r2, #1
 80017ca:	701a      	strb	r2, [r3, #0]
    	            *n_ped_wait = 0;
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	2200      	movs	r2, #0
 80017d0:	701a      	strb	r2, [r3, #0]
    	               if(passed_time >= pedestrianDelay / 4){
 80017d2:	4b15      	ldr	r3, [pc, #84]	@ (8001828 <update_traffic_states+0x780>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	089b      	lsrs	r3, r3, #2
 80017d8:	697a      	ldr	r2, [r7, #20]
 80017da:	429a      	cmp	r2, r3
 80017dc:	d339      	bcc.n	8001852 <update_traffic_states+0x7aa>
    	                	*states =  EW_YELLOW;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	2204      	movs	r2, #4
 80017e2:	701a      	strb	r2, [r3, #0]
    	                	*start_time = current_time;
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	68ba      	ldr	r2, [r7, #8]
 80017e8:	601a      	str	r2, [r3, #0]
    	               if(passed_time >= pedestrianDelay / 4){
 80017ea:	e032      	b.n	8001852 <update_traffic_states+0x7aa>
    	                	}
    	                }
    	        //Scenario 5
    	        else if(car_ns == 0 && car_ew == 1 && *n_ped_wait == 1){
 80017ec:	f897 3020 	ldrb.w	r3, [r7, #32]
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d121      	bne.n	8001838 <update_traffic_states+0x790>
 80017f4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80017f8:	2b01      	cmp	r3, #1
 80017fa:	d11d      	bne.n	8001838 <update_traffic_states+0x790>
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	2b01      	cmp	r3, #1
 8001802:	d119      	bne.n	8001838 <update_traffic_states+0x790>
    	        	ped_green = 1;
 8001804:	4b09      	ldr	r3, [pc, #36]	@ (800182c <update_traffic_states+0x784>)
 8001806:	2201      	movs	r2, #1
 8001808:	701a      	strb	r2, [r3, #0]
    	            *n_ped_wait = 0;
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	2200      	movs	r2, #0
 800180e:	701a      	strb	r2, [r3, #0]
    	        	     *states =  EW_GREEN;
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2203      	movs	r2, #3
 8001814:	701a      	strb	r2, [r3, #0]
    	        	     *start_time = current_time;
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	68ba      	ldr	r2, [r7, #8]
 800181a:	601a      	str	r2, [r3, #0]
 800181c:	e019      	b.n	8001852 <update_traffic_states+0x7aa>
 800181e:	bf00      	nop
 8001820:	20000018 	.word	0x20000018
 8001824:	20000178 	.word	0x20000178
 8001828:	20000008 	.word	0x20000008
 800182c:	200000a8 	.word	0x200000a8
 8001830:	20000014 	.word	0x20000014
 8001834:	2000001c 	.word	0x2000001c
    	        }
    	        //Scenario 6
    	        else if(passed_time >= greenDelay){
 8001838:	4b8e      	ldr	r3, [pc, #568]	@ (8001a74 <update_traffic_states+0x9cc>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	697a      	ldr	r2, [r7, #20]
 800183e:	429a      	cmp	r2, r3
 8001840:	f0c0 8228 	bcc.w	8001c94 <update_traffic_states+0xbec>
    	                *states = EW_YELLOW;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2204      	movs	r2, #4
 8001848:	701a      	strb	r2, [r3, #0]
    	                *start_time = current_time;
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	68ba      	ldr	r2, [r7, #8]
 800184e:	601a      	str	r2, [r3, #0]
    	                }

        break;
 8001850:	e220      	b.n	8001c94 <update_traffic_states+0xbec>
 8001852:	e21f      	b.n	8001c94 <update_traffic_states+0xbec>

    case EW_YELLOW:


        if(*n_ped_wait == 0 && car_ns == 0 && car_ew == 1){
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d10e      	bne.n	800187a <update_traffic_states+0x7d2>
 800185c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d10a      	bne.n	800187a <update_traffic_states+0x7d2>
 8001864:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001868:	2b01      	cmp	r3, #1
 800186a:	d106      	bne.n	800187a <update_traffic_states+0x7d2>
        	*states = EW_GREEN;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2203      	movs	r2, #3
 8001870:	701a      	strb	r2, [r3, #0]
        	*start_time = current_time;
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	68ba      	ldr	r2, [r7, #8]
 8001876:	601a      	str	r2, [r3, #0]
 8001878:	e0e8      	b.n	8001a4c <update_traffic_states+0x9a4>
        }

        else if(*n_ped_wait == 1 && car_ns == 1 && car_ew == 1){
 800187a:	683b      	ldr	r3, [r7, #0]
 800187c:	781b      	ldrb	r3, [r3, #0]
 800187e:	2b01      	cmp	r3, #1
 8001880:	d120      	bne.n	80018c4 <update_traffic_states+0x81c>
 8001882:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001886:	2b01      	cmp	r3, #1
 8001888:	d11c      	bne.n	80018c4 <update_traffic_states+0x81c>
 800188a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800188e:	2b01      	cmp	r3, #1
 8001890:	d118      	bne.n	80018c4 <update_traffic_states+0x81c>

        	if(passed_time >= pedestrianDelay / 4){
 8001892:	4b79      	ldr	r3, [pc, #484]	@ (8001a78 <update_traffic_states+0x9d0>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	089b      	lsrs	r3, r3, #2
 8001898:	697a      	ldr	r2, [r7, #20]
 800189a:	429a      	cmp	r2, r3
 800189c:	f0c0 80d6 	bcc.w	8001a4c <update_traffic_states+0x9a4>
        		if(changedirection) {
 80018a0:	4b76      	ldr	r3, [pc, #472]	@ (8001a7c <update_traffic_states+0x9d4>)
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d006      	beq.n	80018b6 <update_traffic_states+0x80e>
        			*states = EW_RED;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2205      	movs	r2, #5
 80018ac:	701a      	strb	r2, [r3, #0]
        			*start_time = current_time;
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	68ba      	ldr	r2, [r7, #8]
 80018b2:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 80018b4:	e0ca      	b.n	8001a4c <update_traffic_states+0x9a4>
        		}else{
        			*states = EW_GREEN;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	2203      	movs	r2, #3
 80018ba:	701a      	strb	r2, [r3, #0]
        			*start_time = current_time;
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	68ba      	ldr	r2, [r7, #8]
 80018c0:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 80018c2:	e0c3      	b.n	8001a4c <update_traffic_states+0x9a4>
        		}
        	}
        	}

        //Scenario 1
        else if(*n_ped_wait == 1 && car_ns == 0 && car_ew == 0){
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	781b      	ldrb	r3, [r3, #0]
 80018c8:	2b01      	cmp	r3, #1
 80018ca:	d120      	bne.n	800190e <update_traffic_states+0x866>
 80018cc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d11c      	bne.n	800190e <update_traffic_states+0x866>
 80018d4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80018d8:	2b00      	cmp	r3, #0
 80018da:	d118      	bne.n	800190e <update_traffic_states+0x866>
        	if(passed_time >= pedestrianDelay / 4){
 80018dc:	4b66      	ldr	r3, [pc, #408]	@ (8001a78 <update_traffic_states+0x9d0>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	089b      	lsrs	r3, r3, #2
 80018e2:	697a      	ldr	r2, [r7, #20]
 80018e4:	429a      	cmp	r2, r3
 80018e6:	f0c0 80b1 	bcc.w	8001a4c <update_traffic_states+0x9a4>
        		if(changedirection){
 80018ea:	4b64      	ldr	r3, [pc, #400]	@ (8001a7c <update_traffic_states+0x9d4>)
 80018ec:	781b      	ldrb	r3, [r3, #0]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d006      	beq.n	8001900 <update_traffic_states+0x858>
        			*states = EW_RED;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	2205      	movs	r2, #5
 80018f6:	701a      	strb	r2, [r3, #0]
        			*start_time = current_time;
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	68ba      	ldr	r2, [r7, #8]
 80018fc:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 80018fe:	e0a5      	b.n	8001a4c <update_traffic_states+0x9a4>
        		}else{
        			*states = EW_GREEN;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2203      	movs	r2, #3
 8001904:	701a      	strb	r2, [r3, #0]
        			*start_time = current_time;
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	68ba      	ldr	r2, [r7, #8]
 800190a:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 800190c:	e09e      	b.n	8001a4c <update_traffic_states+0x9a4>
        		}
               }
        	}

        //Scenario 2
        else if(car_ns == 1 && car_ew == 1 && *n_ped_wait == 0){
 800190e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001912:	2b01      	cmp	r3, #1
 8001914:	d123      	bne.n	800195e <update_traffic_states+0x8b6>
 8001916:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800191a:	2b01      	cmp	r3, #1
 800191c:	d11f      	bne.n	800195e <update_traffic_states+0x8b6>
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	781b      	ldrb	r3, [r3, #0]
 8001922:	2b00      	cmp	r3, #0
 8001924:	d11b      	bne.n	800195e <update_traffic_states+0x8b6>
        	if(passed_time >= (redDelayMax / 6)){
 8001926:	4b56      	ldr	r3, [pc, #344]	@ (8001a80 <update_traffic_states+0x9d8>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a56      	ldr	r2, [pc, #344]	@ (8001a84 <update_traffic_states+0x9dc>)
 800192c:	fba2 2303 	umull	r2, r3, r2, r3
 8001930:	089b      	lsrs	r3, r3, #2
 8001932:	697a      	ldr	r2, [r7, #20]
 8001934:	429a      	cmp	r2, r3
 8001936:	f0c0 8089 	bcc.w	8001a4c <update_traffic_states+0x9a4>
        		if(changedirection){
 800193a:	4b50      	ldr	r3, [pc, #320]	@ (8001a7c <update_traffic_states+0x9d4>)
 800193c:	781b      	ldrb	r3, [r3, #0]
 800193e:	2b00      	cmp	r3, #0
 8001940:	d006      	beq.n	8001950 <update_traffic_states+0x8a8>
        		  *states = EW_RED;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	2205      	movs	r2, #5
 8001946:	701a      	strb	r2, [r3, #0]
        		   *start_time = current_time;
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	68ba      	ldr	r2, [r7, #8]
 800194c:	601a      	str	r2, [r3, #0]
        	if(passed_time >= (redDelayMax / 6)){
 800194e:	e07d      	b.n	8001a4c <update_traffic_states+0x9a4>
        		}else{
        			*states = EW_GREEN;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2203      	movs	r2, #3
 8001954:	701a      	strb	r2, [r3, #0]
        			*start_time = current_time;
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	68ba      	ldr	r2, [r7, #8]
 800195a:	601a      	str	r2, [r3, #0]
        	if(passed_time >= (redDelayMax / 6)){
 800195c:	e076      	b.n	8001a4c <update_traffic_states+0x9a4>
        		}
        	}
        }
        //Scenario 3
        else if(car_ns == 1 && car_ew == 0 && *n_ped_wait == 0){
 800195e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001962:	2b01      	cmp	r3, #1
 8001964:	d112      	bne.n	800198c <update_traffic_states+0x8e4>
 8001966:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800196a:	2b00      	cmp	r3, #0
 800196c:	d10e      	bne.n	800198c <update_traffic_states+0x8e4>
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d10a      	bne.n	800198c <update_traffic_states+0x8e4>
        	if(ped_green == 0){
 8001976:	4b44      	ldr	r3, [pc, #272]	@ (8001a88 <update_traffic_states+0x9e0>)
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d166      	bne.n	8001a4c <update_traffic_states+0x9a4>
                *states = NS_GREEN;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2200      	movs	r2, #0
 8001982:	701a      	strb	r2, [r3, #0]
                *start_time = current_time;
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	68ba      	ldr	r2, [r7, #8]
 8001988:	601a      	str	r2, [r3, #0]
        	if(ped_green == 0){
 800198a:	e05f      	b.n	8001a4c <update_traffic_states+0x9a4>
        	}
        }

        //Scenario 4
        else if(car_ns == 1 && car_ew == 0 && *n_ped_wait == 1){
 800198c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001990:	2b01      	cmp	r3, #1
 8001992:	d11f      	bne.n	80019d4 <update_traffic_states+0x92c>
 8001994:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001998:	2b00      	cmp	r3, #0
 800199a:	d11b      	bne.n	80019d4 <update_traffic_states+0x92c>
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	2b01      	cmp	r3, #1
 80019a2:	d117      	bne.n	80019d4 <update_traffic_states+0x92c>
               if(passed_time >= pedestrianDelay / 4){
 80019a4:	4b34      	ldr	r3, [pc, #208]	@ (8001a78 <update_traffic_states+0x9d0>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	089b      	lsrs	r3, r3, #2
 80019aa:	697a      	ldr	r2, [r7, #20]
 80019ac:	429a      	cmp	r2, r3
 80019ae:	d34d      	bcc.n	8001a4c <update_traffic_states+0x9a4>
            	   if(changedirection){
 80019b0:	4b32      	ldr	r3, [pc, #200]	@ (8001a7c <update_traffic_states+0x9d4>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d006      	beq.n	80019c6 <update_traffic_states+0x91e>
                	*states =  EW_RED;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2205      	movs	r2, #5
 80019bc:	701a      	strb	r2, [r3, #0]
                	*start_time = current_time;
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	68ba      	ldr	r2, [r7, #8]
 80019c2:	601a      	str	r2, [r3, #0]
               if(passed_time >= pedestrianDelay / 4){
 80019c4:	e042      	b.n	8001a4c <update_traffic_states+0x9a4>
            	   }else{
            		   *states =  EW_GREEN;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2203      	movs	r2, #3
 80019ca:	701a      	strb	r2, [r3, #0]
            		   *start_time = current_time;
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	68ba      	ldr	r2, [r7, #8]
 80019d0:	601a      	str	r2, [r3, #0]
               if(passed_time >= pedestrianDelay / 4){
 80019d2:	e03b      	b.n	8001a4c <update_traffic_states+0x9a4>
            	   }
                	}
                }
        //Scenario 5
        else if(car_ns == 0 && car_ew == 1 && *n_ped_wait == 1){
 80019d4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d11f      	bne.n	8001a1c <update_traffic_states+0x974>
 80019dc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80019e0:	2b01      	cmp	r3, #1
 80019e2:	d11b      	bne.n	8001a1c <update_traffic_states+0x974>
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	2b01      	cmp	r3, #1
 80019ea:	d117      	bne.n	8001a1c <update_traffic_states+0x974>
        	if(passed_time >= pedestrianDelay / 4){
 80019ec:	4b22      	ldr	r3, [pc, #136]	@ (8001a78 <update_traffic_states+0x9d0>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	089b      	lsrs	r3, r3, #2
 80019f2:	697a      	ldr	r2, [r7, #20]
 80019f4:	429a      	cmp	r2, r3
 80019f6:	d329      	bcc.n	8001a4c <update_traffic_states+0x9a4>
        		if(changedirection){
 80019f8:	4b20      	ldr	r3, [pc, #128]	@ (8001a7c <update_traffic_states+0x9d4>)
 80019fa:	781b      	ldrb	r3, [r3, #0]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d006      	beq.n	8001a0e <update_traffic_states+0x966>
        	     *states = EW_RED;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2205      	movs	r2, #5
 8001a04:	701a      	strb	r2, [r3, #0]
        	     *start_time = current_time;
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	68ba      	ldr	r2, [r7, #8]
 8001a0a:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 8001a0c:	e01e      	b.n	8001a4c <update_traffic_states+0x9a4>
        	     }else {
        	    	 *states =  EW_GREEN;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2203      	movs	r2, #3
 8001a12:	701a      	strb	r2, [r3, #0]
        	    	 *start_time = current_time;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	68ba      	ldr	r2, [r7, #8]
 8001a18:	601a      	str	r2, [r3, #0]
        	if(passed_time >= pedestrianDelay / 4){
 8001a1a:	e017      	b.n	8001a4c <update_traffic_states+0x9a4>
        	     }
        }
        }
        //Scenario 6
        else if(passed_time >= orangeDelay){
 8001a1c:	4b1b      	ldr	r3, [pc, #108]	@ (8001a8c <update_traffic_states+0x9e4>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	697a      	ldr	r2, [r7, #20]
 8001a22:	429a      	cmp	r2, r3
 8001a24:	f0c0 8138 	bcc.w	8001c98 <update_traffic_states+0xbf0>
        	if(changedirection){
 8001a28:	4b14      	ldr	r3, [pc, #80]	@ (8001a7c <update_traffic_states+0x9d4>)
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d006      	beq.n	8001a3e <update_traffic_states+0x996>
        		*states = EW_RED;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2205      	movs	r2, #5
 8001a34:	701a      	strb	r2, [r3, #0]
        		*start_time = current_time;
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	68ba      	ldr	r2, [r7, #8]
 8001a3a:	601a      	str	r2, [r3, #0]
        	}else{
        		*states = EW_GREEN;
        		*start_time = current_time;
        	}
        }
     break;
 8001a3c:	e12c      	b.n	8001c98 <update_traffic_states+0xbf0>
        		*states = EW_GREEN;
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	2203      	movs	r2, #3
 8001a42:	701a      	strb	r2, [r3, #0]
        		*start_time = current_time;
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	68ba      	ldr	r2, [r7, #8]
 8001a48:	601a      	str	r2, [r3, #0]
     break;
 8001a4a:	e125      	b.n	8001c98 <update_traffic_states+0xbf0>
 8001a4c:	e124      	b.n	8001c98 <update_traffic_states+0xbf0>

    case EW_RED:

    	if(*n_ped_wait == 0 && car_ns == 0 && car_ew == 1){
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d11c      	bne.n	8001a90 <update_traffic_states+0x9e8>
 8001a56:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d118      	bne.n	8001a90 <update_traffic_states+0x9e8>
 8001a5e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001a62:	2b01      	cmp	r3, #1
 8001a64:	d114      	bne.n	8001a90 <update_traffic_states+0x9e8>
    	        	*states = EW_GREEN;
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	2203      	movs	r2, #3
 8001a6a:	701a      	strb	r2, [r3, #0]
    	        	*start_time = current_time;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	68ba      	ldr	r2, [r7, #8]
 8001a70:	601a      	str	r2, [r3, #0]
 8001a72:	e108      	b.n	8001c86 <update_traffic_states+0xbde>
 8001a74:	20000014 	.word	0x20000014
 8001a78:	20000008 	.word	0x20000008
 8001a7c:	20000178 	.word	0x20000178
 8001a80:	2000001c 	.word	0x2000001c
 8001a84:	aaaaaaab 	.word	0xaaaaaaab
 8001a88:	200000a8 	.word	0x200000a8
 8001a8c:	20000010 	.word	0x20000010
    	        }

    	        else if(*n_ped_wait == 1 && car_ns == 1 && car_ew == 1){
 8001a90:	683b      	ldr	r3, [r7, #0]
 8001a92:	781b      	ldrb	r3, [r3, #0]
 8001a94:	2b01      	cmp	r3, #1
 8001a96:	d126      	bne.n	8001ae6 <update_traffic_states+0xa3e>
 8001a98:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001a9c:	2b01      	cmp	r3, #1
 8001a9e:	d122      	bne.n	8001ae6 <update_traffic_states+0xa3e>
 8001aa0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001aa4:	2b01      	cmp	r3, #1
 8001aa6:	d11e      	bne.n	8001ae6 <update_traffic_states+0xa3e>

    	        	if(passed_time >= pedestrianDelay / 4){
 8001aa8:	4b80      	ldr	r3, [pc, #512]	@ (8001cac <update_traffic_states+0xc04>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	089b      	lsrs	r3, r3, #2
 8001aae:	697a      	ldr	r2, [r7, #20]
 8001ab0:	429a      	cmp	r2, r3
 8001ab2:	f0c0 80e8 	bcc.w	8001c86 <update_traffic_states+0xbde>
    	        		if(changedirection) {
 8001ab6:	4b7e      	ldr	r3, [pc, #504]	@ (8001cb0 <update_traffic_states+0xc08>)
 8001ab8:	781b      	ldrb	r3, [r3, #0]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d006      	beq.n	8001acc <update_traffic_states+0xa24>
    	        			*states = NS_RED;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2202      	movs	r2, #2
 8001ac2:	701a      	strb	r2, [r3, #0]
    	        			*start_time = current_time;
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	68ba      	ldr	r2, [r7, #8]
 8001ac8:	601a      	str	r2, [r3, #0]
    	        	if(passed_time >= pedestrianDelay / 4){
 8001aca:	e0dc      	b.n	8001c86 <update_traffic_states+0xbde>
    	        		}else{
    	        			*states = EW_YELLOW;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2204      	movs	r2, #4
 8001ad0:	701a      	strb	r2, [r3, #0]
    	        			*start_time = current_time;
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	68ba      	ldr	r2, [r7, #8]
 8001ad6:	601a      	str	r2, [r3, #0]
    	        			ped_green = 1;
 8001ad8:	4b76      	ldr	r3, [pc, #472]	@ (8001cb4 <update_traffic_states+0xc0c>)
 8001ada:	2201      	movs	r2, #1
 8001adc:	701a      	strb	r2, [r3, #0]
    	        			*n_ped_wait = 0;
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	701a      	strb	r2, [r3, #0]
    	        	if(passed_time >= pedestrianDelay / 4){
 8001ae4:	e0cf      	b.n	8001c86 <update_traffic_states+0xbde>
    	        		}
    	        	}
    	        	}

    	        //Scenario 1
    	        else if(*n_ped_wait == 1 && car_ns == 0 && car_ew == 0){
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	781b      	ldrb	r3, [r3, #0]
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d126      	bne.n	8001b3c <update_traffic_states+0xa94>
 8001aee:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d122      	bne.n	8001b3c <update_traffic_states+0xa94>
 8001af6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d11e      	bne.n	8001b3c <update_traffic_states+0xa94>
    	        	if(passed_time >= pedestrianDelay / 4){
 8001afe:	4b6b      	ldr	r3, [pc, #428]	@ (8001cac <update_traffic_states+0xc04>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	089b      	lsrs	r3, r3, #2
 8001b04:	697a      	ldr	r2, [r7, #20]
 8001b06:	429a      	cmp	r2, r3
 8001b08:	f0c0 80bd 	bcc.w	8001c86 <update_traffic_states+0xbde>
    	        		if(changedirection){
 8001b0c:	4b68      	ldr	r3, [pc, #416]	@ (8001cb0 <update_traffic_states+0xc08>)
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d00c      	beq.n	8001b2e <update_traffic_states+0xa86>
    	        			*states = NS_RED;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2202      	movs	r2, #2
 8001b18:	701a      	strb	r2, [r3, #0]
    	        			*start_time = current_time;
 8001b1a:	68fb      	ldr	r3, [r7, #12]
 8001b1c:	68ba      	ldr	r2, [r7, #8]
 8001b1e:	601a      	str	r2, [r3, #0]
    	        			ped_green = 1;
 8001b20:	4b64      	ldr	r3, [pc, #400]	@ (8001cb4 <update_traffic_states+0xc0c>)
 8001b22:	2201      	movs	r2, #1
 8001b24:	701a      	strb	r2, [r3, #0]
    	        			*n_ped_wait = 0;
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	2200      	movs	r2, #0
 8001b2a:	701a      	strb	r2, [r3, #0]
    	        	if(passed_time >= pedestrianDelay / 4){
 8001b2c:	e0ab      	b.n	8001c86 <update_traffic_states+0xbde>
    	        		}else{
    	        			*states = EW_YELLOW;
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	2204      	movs	r2, #4
 8001b32:	701a      	strb	r2, [r3, #0]
    	        			*start_time = current_time;
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	68ba      	ldr	r2, [r7, #8]
 8001b38:	601a      	str	r2, [r3, #0]
    	        	if(passed_time >= pedestrianDelay / 4){
 8001b3a:	e0a4      	b.n	8001c86 <update_traffic_states+0xbde>
    	        		}
    	               }
    	        	}

    	        //Scenario 2
    	        else if(car_ns == 1 && car_ew == 1 && *n_ped_wait == 0){
 8001b3c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001b40:	2b01      	cmp	r3, #1
 8001b42:	d123      	bne.n	8001b8c <update_traffic_states+0xae4>
 8001b44:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001b48:	2b01      	cmp	r3, #1
 8001b4a:	d11f      	bne.n	8001b8c <update_traffic_states+0xae4>
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	781b      	ldrb	r3, [r3, #0]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d11b      	bne.n	8001b8c <update_traffic_states+0xae4>
    	        	if(passed_time >= (redDelayMax / 12)){
 8001b54:	4b58      	ldr	r3, [pc, #352]	@ (8001cb8 <update_traffic_states+0xc10>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a58      	ldr	r2, [pc, #352]	@ (8001cbc <update_traffic_states+0xc14>)
 8001b5a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b5e:	08db      	lsrs	r3, r3, #3
 8001b60:	697a      	ldr	r2, [r7, #20]
 8001b62:	429a      	cmp	r2, r3
 8001b64:	f0c0 808f 	bcc.w	8001c86 <update_traffic_states+0xbde>
    	        		if(changedirection){
 8001b68:	4b51      	ldr	r3, [pc, #324]	@ (8001cb0 <update_traffic_states+0xc08>)
 8001b6a:	781b      	ldrb	r3, [r3, #0]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d006      	beq.n	8001b7e <update_traffic_states+0xad6>
    	        		  *states = NS_RED;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2202      	movs	r2, #2
 8001b74:	701a      	strb	r2, [r3, #0]
    	        		   *start_time = current_time;
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	68ba      	ldr	r2, [r7, #8]
 8001b7a:	601a      	str	r2, [r3, #0]
    	        	if(passed_time >= (redDelayMax / 12)){
 8001b7c:	e083      	b.n	8001c86 <update_traffic_states+0xbde>
    	        		}else{
    	        			*states = EW_YELLOW;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2204      	movs	r2, #4
 8001b82:	701a      	strb	r2, [r3, #0]
    	        			*start_time = current_time;
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	68ba      	ldr	r2, [r7, #8]
 8001b88:	601a      	str	r2, [r3, #0]
    	        	if(passed_time >= (redDelayMax / 12)){
 8001b8a:	e07c      	b.n	8001c86 <update_traffic_states+0xbde>
    	        		}
    	        	}
    	        }
    	        //Scenario 3
    	        else if(car_ns == 1 && car_ew == 0 && *n_ped_wait == 0){
 8001b8c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001b90:	2b01      	cmp	r3, #1
 8001b92:	d112      	bne.n	8001bba <update_traffic_states+0xb12>
 8001b94:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d10e      	bne.n	8001bba <update_traffic_states+0xb12>
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	781b      	ldrb	r3, [r3, #0]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d10a      	bne.n	8001bba <update_traffic_states+0xb12>
    	        	if(ped_green == 0){
 8001ba4:	4b43      	ldr	r3, [pc, #268]	@ (8001cb4 <update_traffic_states+0xc0c>)
 8001ba6:	781b      	ldrb	r3, [r3, #0]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d16c      	bne.n	8001c86 <update_traffic_states+0xbde>
    	                *states = NS_RED;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	2202      	movs	r2, #2
 8001bb0:	701a      	strb	r2, [r3, #0]
    	                *start_time = current_time;
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	68ba      	ldr	r2, [r7, #8]
 8001bb6:	601a      	str	r2, [r3, #0]
    	        	if(ped_green == 0){
 8001bb8:	e065      	b.n	8001c86 <update_traffic_states+0xbde>
    	        	}
    	        }

    	        //Scenario 4
    	        else if(car_ns == 1 && car_ew == 0 && *n_ped_wait == 1){
 8001bba:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001bbe:	2b01      	cmp	r3, #1
 8001bc0:	d12b      	bne.n	8001c1a <update_traffic_states+0xb72>
 8001bc2:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d127      	bne.n	8001c1a <update_traffic_states+0xb72>
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	781b      	ldrb	r3, [r3, #0]
 8001bce:	2b01      	cmp	r3, #1
 8001bd0:	d123      	bne.n	8001c1a <update_traffic_states+0xb72>
    	               if(passed_time >= pedestrianDelay / 4){
 8001bd2:	4b36      	ldr	r3, [pc, #216]	@ (8001cac <update_traffic_states+0xc04>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	089b      	lsrs	r3, r3, #2
 8001bd8:	697a      	ldr	r2, [r7, #20]
 8001bda:	429a      	cmp	r2, r3
 8001bdc:	d353      	bcc.n	8001c86 <update_traffic_states+0xbde>
    	            	   if(changedirection){
 8001bde:	4b34      	ldr	r3, [pc, #208]	@ (8001cb0 <update_traffic_states+0xc08>)
 8001be0:	781b      	ldrb	r3, [r3, #0]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d00c      	beq.n	8001c00 <update_traffic_states+0xb58>
    	                	*states =  NS_RED;
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	2202      	movs	r2, #2
 8001bea:	701a      	strb	r2, [r3, #0]
    	                	*start_time = current_time;
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	68ba      	ldr	r2, [r7, #8]
 8001bf0:	601a      	str	r2, [r3, #0]
    	                	   ped_green = 1;
 8001bf2:	4b30      	ldr	r3, [pc, #192]	@ (8001cb4 <update_traffic_states+0xc0c>)
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	701a      	strb	r2, [r3, #0]
    	                	   *n_ped_wait = 0;
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	701a      	strb	r2, [r3, #0]
    	               if(passed_time >= pedestrianDelay / 4){
 8001bfe:	e042      	b.n	8001c86 <update_traffic_states+0xbde>
    	            	   }else{
    	            		   *states =  EW_YELLOW;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2204      	movs	r2, #4
 8001c04:	701a      	strb	r2, [r3, #0]
    	            		   *start_time = current_time;
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	68ba      	ldr	r2, [r7, #8]
 8001c0a:	601a      	str	r2, [r3, #0]
    	            		   ped_green = 1;
 8001c0c:	4b29      	ldr	r3, [pc, #164]	@ (8001cb4 <update_traffic_states+0xc0c>)
 8001c0e:	2201      	movs	r2, #1
 8001c10:	701a      	strb	r2, [r3, #0]
    	            		   *n_ped_wait = 0;
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	2200      	movs	r2, #0
 8001c16:	701a      	strb	r2, [r3, #0]
    	               if(passed_time >= pedestrianDelay / 4){
 8001c18:	e035      	b.n	8001c86 <update_traffic_states+0xbde>
    	            	   }
    	                	}
    	                }
    	        //Scenario 5
    	        else if(car_ns == 0 && car_ew == 1 && *n_ped_wait == 1){
 8001c1a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d11a      	bne.n	8001c58 <update_traffic_states+0xbb0>
 8001c22:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001c26:	2b01      	cmp	r3, #1
 8001c28:	d116      	bne.n	8001c58 <update_traffic_states+0xbb0>
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	781b      	ldrb	r3, [r3, #0]
 8001c2e:	2b01      	cmp	r3, #1
 8001c30:	d112      	bne.n	8001c58 <update_traffic_states+0xbb0>
    	        	if(passed_time >= pedestrianDelay / 4){
 8001c32:	4b1e      	ldr	r3, [pc, #120]	@ (8001cac <update_traffic_states+0xc04>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	089b      	lsrs	r3, r3, #2
 8001c38:	697a      	ldr	r2, [r7, #20]
 8001c3a:	429a      	cmp	r2, r3
 8001c3c:	d323      	bcc.n	8001c86 <update_traffic_states+0xbde>
    	        	    	 *states =  EW_YELLOW;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2204      	movs	r2, #4
 8001c42:	701a      	strb	r2, [r3, #0]
    	        	    	 *start_time = current_time;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	68ba      	ldr	r2, [r7, #8]
 8001c48:	601a      	str	r2, [r3, #0]
    	        	    	 ped_green = 1;
 8001c4a:	4b1a      	ldr	r3, [pc, #104]	@ (8001cb4 <update_traffic_states+0xc0c>)
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	701a      	strb	r2, [r3, #0]
    	        	    	*n_ped_wait = 0;
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	2200      	movs	r2, #0
 8001c54:	701a      	strb	r2, [r3, #0]
    	        	if(passed_time >= pedestrianDelay / 4){
 8001c56:	e016      	b.n	8001c86 <update_traffic_states+0xbde>
    	        		}
    	        }
    	        //Scenario 6
    	        else if(passed_time >= redDelay){
 8001c58:	4b19      	ldr	r3, [pc, #100]	@ (8001cc0 <update_traffic_states+0xc18>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	697a      	ldr	r2, [r7, #20]
 8001c5e:	429a      	cmp	r2, r3
 8001c60:	d31c      	bcc.n	8001c9c <update_traffic_states+0xbf4>
    	        	if(changedirection){
 8001c62:	4b13      	ldr	r3, [pc, #76]	@ (8001cb0 <update_traffic_states+0xc08>)
 8001c64:	781b      	ldrb	r3, [r3, #0]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d006      	beq.n	8001c78 <update_traffic_states+0xbd0>
    	        		*states = NS_RED;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	2202      	movs	r2, #2
 8001c6e:	701a      	strb	r2, [r3, #0]
    	        		*start_time = current_time;
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	68ba      	ldr	r2, [r7, #8]
 8001c74:	601a      	str	r2, [r3, #0]
    	        		*states = EW_YELLOW;
    	        		*start_time = current_time;
    	        	}
    	        }

        break;
 8001c76:	e011      	b.n	8001c9c <update_traffic_states+0xbf4>
    	        		*states = EW_YELLOW;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2204      	movs	r2, #4
 8001c7c:	701a      	strb	r2, [r3, #0]
    	        		*start_time = current_time;
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	68ba      	ldr	r2, [r7, #8]
 8001c82:	601a      	str	r2, [r3, #0]
        break;
 8001c84:	e00a      	b.n	8001c9c <update_traffic_states+0xbf4>
 8001c86:	e009      	b.n	8001c9c <update_traffic_states+0xbf4>
        break;
 8001c88:	bf00      	nop
 8001c8a:	e008      	b.n	8001c9e <update_traffic_states+0xbf6>
        break;
 8001c8c:	bf00      	nop
 8001c8e:	e006      	b.n	8001c9e <update_traffic_states+0xbf6>
        break;
 8001c90:	bf00      	nop
 8001c92:	e004      	b.n	8001c9e <update_traffic_states+0xbf6>
        break;
 8001c94:	bf00      	nop
 8001c96:	e002      	b.n	8001c9e <update_traffic_states+0xbf6>
     break;
 8001c98:	bf00      	nop
 8001c9a:	e000      	b.n	8001c9e <update_traffic_states+0xbf6>
        break;
 8001c9c:	bf00      	nop
    }

}
 8001c9e:	bf00      	nop
 8001ca0:	371c      	adds	r7, #28
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	20000008 	.word	0x20000008
 8001cb0:	20000178 	.word	0x20000178
 8001cb4:	200000a8 	.word	0x200000a8
 8001cb8:	2000001c 	.word	0x2000001c
 8001cbc:	aaaaaaab 	.word	0xaaaaaaab
 8001cc0:	20000018 	.word	0x20000018

08001cc4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001cc8:	4b14      	ldr	r3, [pc, #80]	@ (8001d1c <MX_USART2_UART_Init+0x58>)
 8001cca:	4a15      	ldr	r2, [pc, #84]	@ (8001d20 <MX_USART2_UART_Init+0x5c>)
 8001ccc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001cce:	4b13      	ldr	r3, [pc, #76]	@ (8001d1c <MX_USART2_UART_Init+0x58>)
 8001cd0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001cd4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001cd6:	4b11      	ldr	r3, [pc, #68]	@ (8001d1c <MX_USART2_UART_Init+0x58>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001cdc:	4b0f      	ldr	r3, [pc, #60]	@ (8001d1c <MX_USART2_UART_Init+0x58>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ce2:	4b0e      	ldr	r3, [pc, #56]	@ (8001d1c <MX_USART2_UART_Init+0x58>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ce8:	4b0c      	ldr	r3, [pc, #48]	@ (8001d1c <MX_USART2_UART_Init+0x58>)
 8001cea:	220c      	movs	r2, #12
 8001cec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cee:	4b0b      	ldr	r3, [pc, #44]	@ (8001d1c <MX_USART2_UART_Init+0x58>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cf4:	4b09      	ldr	r3, [pc, #36]	@ (8001d1c <MX_USART2_UART_Init+0x58>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001cfa:	4b08      	ldr	r3, [pc, #32]	@ (8001d1c <MX_USART2_UART_Init+0x58>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001d00:	4b06      	ldr	r3, [pc, #24]	@ (8001d1c <MX_USART2_UART_Init+0x58>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d06:	4805      	ldr	r0, [pc, #20]	@ (8001d1c <MX_USART2_UART_Init+0x58>)
 8001d08:	f002 fdac 	bl	8004864 <HAL_UART_Init>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d001      	beq.n	8001d16 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001d12:	f7fe ff95 	bl	8000c40 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d16:	bf00      	nop
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	2000017c 	.word	0x2000017c
 8001d20:	40004400 	.word	0x40004400

08001d24 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b0ac      	sub	sp, #176	@ 0xb0
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d2c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001d30:	2200      	movs	r2, #0
 8001d32:	601a      	str	r2, [r3, #0]
 8001d34:	605a      	str	r2, [r3, #4]
 8001d36:	609a      	str	r2, [r3, #8]
 8001d38:	60da      	str	r2, [r3, #12]
 8001d3a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d3c:	f107 0314 	add.w	r3, r7, #20
 8001d40:	2288      	movs	r2, #136	@ 0x88
 8001d42:	2100      	movs	r1, #0
 8001d44:	4618      	mov	r0, r3
 8001d46:	f007 fba7 	bl	8009498 <memset>
  if(uartHandle->Instance==USART2)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	4a25      	ldr	r2, [pc, #148]	@ (8001de4 <HAL_UART_MspInit+0xc0>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d143      	bne.n	8001ddc <HAL_UART_MspInit+0xb8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001d54:	2302      	movs	r3, #2
 8001d56:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d5c:	f107 0314 	add.w	r3, r7, #20
 8001d60:	4618      	mov	r0, r3
 8001d62:	f001 fa7f 	bl	8003264 <HAL_RCCEx_PeriphCLKConfig>
 8001d66:	4603      	mov	r3, r0
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d001      	beq.n	8001d70 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001d6c:	f7fe ff68 	bl	8000c40 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d70:	4b1d      	ldr	r3, [pc, #116]	@ (8001de8 <HAL_UART_MspInit+0xc4>)
 8001d72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d74:	4a1c      	ldr	r2, [pc, #112]	@ (8001de8 <HAL_UART_MspInit+0xc4>)
 8001d76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d7a:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d7c:	4b1a      	ldr	r3, [pc, #104]	@ (8001de8 <HAL_UART_MspInit+0xc4>)
 8001d7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d84:	613b      	str	r3, [r7, #16]
 8001d86:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d88:	4b17      	ldr	r3, [pc, #92]	@ (8001de8 <HAL_UART_MspInit+0xc4>)
 8001d8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d8c:	4a16      	ldr	r2, [pc, #88]	@ (8001de8 <HAL_UART_MspInit+0xc4>)
 8001d8e:	f043 0301 	orr.w	r3, r3, #1
 8001d92:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d94:	4b14      	ldr	r3, [pc, #80]	@ (8001de8 <HAL_UART_MspInit+0xc4>)
 8001d96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d98:	f003 0301 	and.w	r3, r3, #1
 8001d9c:	60fb      	str	r3, [r7, #12]
 8001d9e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001da0:	230c      	movs	r3, #12
 8001da2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001da6:	2302      	movs	r3, #2
 8001da8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dac:	2300      	movs	r3, #0
 8001dae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001db2:	2303      	movs	r3, #3
 8001db4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001db8:	2307      	movs	r3, #7
 8001dba:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dbe:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001dc8:	f000 f9dc 	bl	8002184 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8001dcc:	2200      	movs	r2, #0
 8001dce:	2105      	movs	r1, #5
 8001dd0:	2026      	movs	r0, #38	@ 0x26
 8001dd2:	f000 f92d 	bl	8002030 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001dd6:	2026      	movs	r0, #38	@ 0x26
 8001dd8:	f000 f946 	bl	8002068 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001ddc:	bf00      	nop
 8001dde:	37b0      	adds	r7, #176	@ 0xb0
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	40004400 	.word	0x40004400
 8001de8:	40021000 	.word	0x40021000

08001dec <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001dec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e24 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001df0:	f7ff f892 	bl	8000f18 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
   ldr r0, =_sdata
 8001df4:	480c      	ldr	r0, [pc, #48]	@ (8001e28 <LoopForever+0x6>)
  ldr r1, =_edata
 8001df6:	490d      	ldr	r1, [pc, #52]	@ (8001e2c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001df8:	4a0d      	ldr	r2, [pc, #52]	@ (8001e30 <LoopForever+0xe>)
  movs r3, #0
 8001dfa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001dfc:	e002      	b.n	8001e04 <LoopCopyDataInit>

08001dfe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001dfe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e02:	3304      	adds	r3, #4

08001e04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e08:	d3f9      	bcc.n	8001dfe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e0a:	4a0a      	ldr	r2, [pc, #40]	@ (8001e34 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e0c:	4c0a      	ldr	r4, [pc, #40]	@ (8001e38 <LoopForever+0x16>)
  movs r3, #0
 8001e0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e10:	e001      	b.n	8001e16 <LoopFillZerobss>

08001e12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e14:	3204      	adds	r2, #4

08001e16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e18:	d3fb      	bcc.n	8001e12 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e1a:	f007 fb45 	bl	80094a8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e1e:	f7fe fe97 	bl	8000b50 <main>

08001e22 <LoopForever>:

LoopForever:
    b LoopForever
 8001e22:	e7fe      	b.n	8001e22 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001e24:	20018000 	.word	0x20018000
   ldr r0, =_sdata
 8001e28:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e2c:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001e30:	080097b0 	.word	0x080097b0
  ldr r2, =_sbss
 8001e34:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001e38:	20001ce8 	.word	0x20001ce8

08001e3c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e3c:	e7fe      	b.n	8001e3c <ADC1_2_IRQHandler>
	...

08001e40 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b082      	sub	sp, #8
 8001e44:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001e46:	2300      	movs	r3, #0
 8001e48:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e4a:	4b0c      	ldr	r3, [pc, #48]	@ (8001e7c <HAL_Init+0x3c>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a0b      	ldr	r2, [pc, #44]	@ (8001e7c <HAL_Init+0x3c>)
 8001e50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e54:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e56:	2003      	movs	r0, #3
 8001e58:	f000 f8df 	bl	800201a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e5c:	200f      	movs	r0, #15
 8001e5e:	f7fe ffbd 	bl	8000ddc <HAL_InitTick>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d002      	beq.n	8001e6e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001e68:	2301      	movs	r3, #1
 8001e6a:	71fb      	strb	r3, [r7, #7]
 8001e6c:	e001      	b.n	8001e72 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001e6e:	f7fe ff8d 	bl	8000d8c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e72:	79fb      	ldrb	r3, [r7, #7]
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	3708      	adds	r7, #8
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	40022000 	.word	0x40022000

08001e80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e80:	b480      	push	{r7}
 8001e82:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001e84:	4b06      	ldr	r3, [pc, #24]	@ (8001ea0 <HAL_IncTick+0x20>)
 8001e86:	781b      	ldrb	r3, [r3, #0]
 8001e88:	461a      	mov	r2, r3
 8001e8a:	4b06      	ldr	r3, [pc, #24]	@ (8001ea4 <HAL_IncTick+0x24>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4413      	add	r3, r2
 8001e90:	4a04      	ldr	r2, [pc, #16]	@ (8001ea4 <HAL_IncTick+0x24>)
 8001e92:	6013      	str	r3, [r2, #0]
}
 8001e94:	bf00      	nop
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr
 8001e9e:	bf00      	nop
 8001ea0:	20000028 	.word	0x20000028
 8001ea4:	20000204 	.word	0x20000204

08001ea8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	af00      	add	r7, sp, #0
  return uwTick;
 8001eac:	4b03      	ldr	r3, [pc, #12]	@ (8001ebc <HAL_GetTick+0x14>)
 8001eae:	681b      	ldr	r3, [r3, #0]
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb8:	4770      	bx	lr
 8001eba:	bf00      	nop
 8001ebc:	20000204 	.word	0x20000204

08001ec0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b085      	sub	sp, #20
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	f003 0307 	and.w	r3, r3, #7
 8001ece:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ed0:	4b0c      	ldr	r3, [pc, #48]	@ (8001f04 <__NVIC_SetPriorityGrouping+0x44>)
 8001ed2:	68db      	ldr	r3, [r3, #12]
 8001ed4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ed6:	68ba      	ldr	r2, [r7, #8]
 8001ed8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001edc:	4013      	ands	r3, r2
 8001ede:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ee4:	68bb      	ldr	r3, [r7, #8]
 8001ee6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ee8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001eec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ef0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ef2:	4a04      	ldr	r2, [pc, #16]	@ (8001f04 <__NVIC_SetPriorityGrouping+0x44>)
 8001ef4:	68bb      	ldr	r3, [r7, #8]
 8001ef6:	60d3      	str	r3, [r2, #12]
}
 8001ef8:	bf00      	nop
 8001efa:	3714      	adds	r7, #20
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr
 8001f04:	e000ed00 	.word	0xe000ed00

08001f08 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f0c:	4b04      	ldr	r3, [pc, #16]	@ (8001f20 <__NVIC_GetPriorityGrouping+0x18>)
 8001f0e:	68db      	ldr	r3, [r3, #12]
 8001f10:	0a1b      	lsrs	r3, r3, #8
 8001f12:	f003 0307 	and.w	r3, r3, #7
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1e:	4770      	bx	lr
 8001f20:	e000ed00 	.word	0xe000ed00

08001f24 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b083      	sub	sp, #12
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	db0b      	blt.n	8001f4e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f36:	79fb      	ldrb	r3, [r7, #7]
 8001f38:	f003 021f 	and.w	r2, r3, #31
 8001f3c:	4907      	ldr	r1, [pc, #28]	@ (8001f5c <__NVIC_EnableIRQ+0x38>)
 8001f3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f42:	095b      	lsrs	r3, r3, #5
 8001f44:	2001      	movs	r0, #1
 8001f46:	fa00 f202 	lsl.w	r2, r0, r2
 8001f4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f4e:	bf00      	nop
 8001f50:	370c      	adds	r7, #12
 8001f52:	46bd      	mov	sp, r7
 8001f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f58:	4770      	bx	lr
 8001f5a:	bf00      	nop
 8001f5c:	e000e100 	.word	0xe000e100

08001f60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b083      	sub	sp, #12
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	4603      	mov	r3, r0
 8001f68:	6039      	str	r1, [r7, #0]
 8001f6a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f6c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	db0a      	blt.n	8001f8a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	b2da      	uxtb	r2, r3
 8001f78:	490c      	ldr	r1, [pc, #48]	@ (8001fac <__NVIC_SetPriority+0x4c>)
 8001f7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f7e:	0112      	lsls	r2, r2, #4
 8001f80:	b2d2      	uxtb	r2, r2
 8001f82:	440b      	add	r3, r1
 8001f84:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001f88:	e00a      	b.n	8001fa0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	b2da      	uxtb	r2, r3
 8001f8e:	4908      	ldr	r1, [pc, #32]	@ (8001fb0 <__NVIC_SetPriority+0x50>)
 8001f90:	79fb      	ldrb	r3, [r7, #7]
 8001f92:	f003 030f 	and.w	r3, r3, #15
 8001f96:	3b04      	subs	r3, #4
 8001f98:	0112      	lsls	r2, r2, #4
 8001f9a:	b2d2      	uxtb	r2, r2
 8001f9c:	440b      	add	r3, r1
 8001f9e:	761a      	strb	r2, [r3, #24]
}
 8001fa0:	bf00      	nop
 8001fa2:	370c      	adds	r7, #12
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001faa:	4770      	bx	lr
 8001fac:	e000e100 	.word	0xe000e100
 8001fb0:	e000ed00 	.word	0xe000ed00

08001fb4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	b089      	sub	sp, #36	@ 0x24
 8001fb8:	af00      	add	r7, sp, #0
 8001fba:	60f8      	str	r0, [r7, #12]
 8001fbc:	60b9      	str	r1, [r7, #8]
 8001fbe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	f003 0307 	and.w	r3, r3, #7
 8001fc6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001fc8:	69fb      	ldr	r3, [r7, #28]
 8001fca:	f1c3 0307 	rsb	r3, r3, #7
 8001fce:	2b04      	cmp	r3, #4
 8001fd0:	bf28      	it	cs
 8001fd2:	2304      	movcs	r3, #4
 8001fd4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001fd6:	69fb      	ldr	r3, [r7, #28]
 8001fd8:	3304      	adds	r3, #4
 8001fda:	2b06      	cmp	r3, #6
 8001fdc:	d902      	bls.n	8001fe4 <NVIC_EncodePriority+0x30>
 8001fde:	69fb      	ldr	r3, [r7, #28]
 8001fe0:	3b03      	subs	r3, #3
 8001fe2:	e000      	b.n	8001fe6 <NVIC_EncodePriority+0x32>
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001fe8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001fec:	69bb      	ldr	r3, [r7, #24]
 8001fee:	fa02 f303 	lsl.w	r3, r2, r3
 8001ff2:	43da      	mvns	r2, r3
 8001ff4:	68bb      	ldr	r3, [r7, #8]
 8001ff6:	401a      	ands	r2, r3
 8001ff8:	697b      	ldr	r3, [r7, #20]
 8001ffa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ffc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	fa01 f303 	lsl.w	r3, r1, r3
 8002006:	43d9      	mvns	r1, r3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800200c:	4313      	orrs	r3, r2
         );
}
 800200e:	4618      	mov	r0, r3
 8002010:	3724      	adds	r7, #36	@ 0x24
 8002012:	46bd      	mov	sp, r7
 8002014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002018:	4770      	bx	lr

0800201a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800201a:	b580      	push	{r7, lr}
 800201c:	b082      	sub	sp, #8
 800201e:	af00      	add	r7, sp, #0
 8002020:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002022:	6878      	ldr	r0, [r7, #4]
 8002024:	f7ff ff4c 	bl	8001ec0 <__NVIC_SetPriorityGrouping>
}
 8002028:	bf00      	nop
 800202a:	3708      	adds	r7, #8
 800202c:	46bd      	mov	sp, r7
 800202e:	bd80      	pop	{r7, pc}

08002030 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b086      	sub	sp, #24
 8002034:	af00      	add	r7, sp, #0
 8002036:	4603      	mov	r3, r0
 8002038:	60b9      	str	r1, [r7, #8]
 800203a:	607a      	str	r2, [r7, #4]
 800203c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800203e:	2300      	movs	r3, #0
 8002040:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002042:	f7ff ff61 	bl	8001f08 <__NVIC_GetPriorityGrouping>
 8002046:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002048:	687a      	ldr	r2, [r7, #4]
 800204a:	68b9      	ldr	r1, [r7, #8]
 800204c:	6978      	ldr	r0, [r7, #20]
 800204e:	f7ff ffb1 	bl	8001fb4 <NVIC_EncodePriority>
 8002052:	4602      	mov	r2, r0
 8002054:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002058:	4611      	mov	r1, r2
 800205a:	4618      	mov	r0, r3
 800205c:	f7ff ff80 	bl	8001f60 <__NVIC_SetPriority>
}
 8002060:	bf00      	nop
 8002062:	3718      	adds	r7, #24
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}

08002068 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
 800206e:	4603      	mov	r3, r0
 8002070:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002072:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002076:	4618      	mov	r0, r3
 8002078:	f7ff ff54 	bl	8001f24 <__NVIC_EnableIRQ>
}
 800207c:	bf00      	nop
 800207e:	3708      	adds	r7, #8
 8002080:	46bd      	mov	sp, r7
 8002082:	bd80      	pop	{r7, pc}

08002084 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002084:	b480      	push	{r7}
 8002086:	b085      	sub	sp, #20
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800208c:	2300      	movs	r3, #0
 800208e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002096:	b2db      	uxtb	r3, r3
 8002098:	2b02      	cmp	r3, #2
 800209a:	d008      	beq.n	80020ae <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2204      	movs	r2, #4
 80020a0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	2200      	movs	r2, #0
 80020a6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e022      	b.n	80020f4 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f022 020e 	bic.w	r2, r2, #14
 80020bc:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f022 0201 	bic.w	r2, r2, #1
 80020cc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020d2:	f003 021c 	and.w	r2, r3, #28
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020da:	2101      	movs	r1, #1
 80020dc:	fa01 f202 	lsl.w	r2, r1, r2
 80020e0:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2201      	movs	r2, #1
 80020e6:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2200      	movs	r2, #0
 80020ee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80020f2:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80020f4:	4618      	mov	r0, r3
 80020f6:	3714      	adds	r7, #20
 80020f8:	46bd      	mov	sp, r7
 80020fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fe:	4770      	bx	lr

08002100 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b084      	sub	sp, #16
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002108:	2300      	movs	r3, #0
 800210a:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002112:	b2db      	uxtb	r3, r3
 8002114:	2b02      	cmp	r3, #2
 8002116:	d005      	beq.n	8002124 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2204      	movs	r2, #4
 800211c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800211e:	2301      	movs	r3, #1
 8002120:	73fb      	strb	r3, [r7, #15]
 8002122:	e029      	b.n	8002178 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	681a      	ldr	r2, [r3, #0]
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	f022 020e 	bic.w	r2, r2, #14
 8002132:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	681a      	ldr	r2, [r3, #0]
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f022 0201 	bic.w	r2, r2, #1
 8002142:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002148:	f003 021c 	and.w	r2, r3, #28
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002150:	2101      	movs	r1, #1
 8002152:	fa01 f202 	lsl.w	r2, r1, r2
 8002156:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2201      	movs	r2, #1
 800215c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	2200      	movs	r2, #0
 8002164:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800216c:	2b00      	cmp	r3, #0
 800216e:	d003      	beq.n	8002178 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002174:	6878      	ldr	r0, [r7, #4]
 8002176:	4798      	blx	r3
    }
  }
  return status;
 8002178:	7bfb      	ldrb	r3, [r7, #15]
}
 800217a:	4618      	mov	r0, r3
 800217c:	3710      	adds	r7, #16
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}
	...

08002184 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002184:	b480      	push	{r7}
 8002186:	b087      	sub	sp, #28
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
 800218c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800218e:	2300      	movs	r3, #0
 8002190:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002192:	e17f      	b.n	8002494 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002194:	683b      	ldr	r3, [r7, #0]
 8002196:	681a      	ldr	r2, [r3, #0]
 8002198:	2101      	movs	r1, #1
 800219a:	697b      	ldr	r3, [r7, #20]
 800219c:	fa01 f303 	lsl.w	r3, r1, r3
 80021a0:	4013      	ands	r3, r2
 80021a2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	f000 8171 	beq.w	800248e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	f003 0303 	and.w	r3, r3, #3
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d005      	beq.n	80021c4 <HAL_GPIO_Init+0x40>
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	f003 0303 	and.w	r3, r3, #3
 80021c0:	2b02      	cmp	r3, #2
 80021c2:	d130      	bne.n	8002226 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	689b      	ldr	r3, [r3, #8]
 80021c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80021ca:	697b      	ldr	r3, [r7, #20]
 80021cc:	005b      	lsls	r3, r3, #1
 80021ce:	2203      	movs	r2, #3
 80021d0:	fa02 f303 	lsl.w	r3, r2, r3
 80021d4:	43db      	mvns	r3, r3
 80021d6:	693a      	ldr	r2, [r7, #16]
 80021d8:	4013      	ands	r3, r2
 80021da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	68da      	ldr	r2, [r3, #12]
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	005b      	lsls	r3, r3, #1
 80021e4:	fa02 f303 	lsl.w	r3, r2, r3
 80021e8:	693a      	ldr	r2, [r7, #16]
 80021ea:	4313      	orrs	r3, r2
 80021ec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	693a      	ldr	r2, [r7, #16]
 80021f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80021fa:	2201      	movs	r2, #1
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002202:	43db      	mvns	r3, r3
 8002204:	693a      	ldr	r2, [r7, #16]
 8002206:	4013      	ands	r3, r2
 8002208:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	091b      	lsrs	r3, r3, #4
 8002210:	f003 0201 	and.w	r2, r3, #1
 8002214:	697b      	ldr	r3, [r7, #20]
 8002216:	fa02 f303 	lsl.w	r3, r2, r3
 800221a:	693a      	ldr	r2, [r7, #16]
 800221c:	4313      	orrs	r3, r2
 800221e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	693a      	ldr	r2, [r7, #16]
 8002224:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	f003 0303 	and.w	r3, r3, #3
 800222e:	2b03      	cmp	r3, #3
 8002230:	d118      	bne.n	8002264 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002236:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002238:	2201      	movs	r2, #1
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	fa02 f303 	lsl.w	r3, r2, r3
 8002240:	43db      	mvns	r3, r3
 8002242:	693a      	ldr	r2, [r7, #16]
 8002244:	4013      	ands	r3, r2
 8002246:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	08db      	lsrs	r3, r3, #3
 800224e:	f003 0201 	and.w	r2, r3, #1
 8002252:	697b      	ldr	r3, [r7, #20]
 8002254:	fa02 f303 	lsl.w	r3, r2, r3
 8002258:	693a      	ldr	r2, [r7, #16]
 800225a:	4313      	orrs	r3, r2
 800225c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	693a      	ldr	r2, [r7, #16]
 8002262:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	f003 0303 	and.w	r3, r3, #3
 800226c:	2b03      	cmp	r3, #3
 800226e:	d017      	beq.n	80022a0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	68db      	ldr	r3, [r3, #12]
 8002274:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002276:	697b      	ldr	r3, [r7, #20]
 8002278:	005b      	lsls	r3, r3, #1
 800227a:	2203      	movs	r2, #3
 800227c:	fa02 f303 	lsl.w	r3, r2, r3
 8002280:	43db      	mvns	r3, r3
 8002282:	693a      	ldr	r2, [r7, #16]
 8002284:	4013      	ands	r3, r2
 8002286:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	689a      	ldr	r2, [r3, #8]
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	005b      	lsls	r3, r3, #1
 8002290:	fa02 f303 	lsl.w	r3, r2, r3
 8002294:	693a      	ldr	r2, [r7, #16]
 8002296:	4313      	orrs	r3, r2
 8002298:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	693a      	ldr	r2, [r7, #16]
 800229e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	f003 0303 	and.w	r3, r3, #3
 80022a8:	2b02      	cmp	r3, #2
 80022aa:	d123      	bne.n	80022f4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	08da      	lsrs	r2, r3, #3
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	3208      	adds	r2, #8
 80022b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022b8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	f003 0307 	and.w	r3, r3, #7
 80022c0:	009b      	lsls	r3, r3, #2
 80022c2:	220f      	movs	r2, #15
 80022c4:	fa02 f303 	lsl.w	r3, r2, r3
 80022c8:	43db      	mvns	r3, r3
 80022ca:	693a      	ldr	r2, [r7, #16]
 80022cc:	4013      	ands	r3, r2
 80022ce:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	691a      	ldr	r2, [r3, #16]
 80022d4:	697b      	ldr	r3, [r7, #20]
 80022d6:	f003 0307 	and.w	r3, r3, #7
 80022da:	009b      	lsls	r3, r3, #2
 80022dc:	fa02 f303 	lsl.w	r3, r2, r3
 80022e0:	693a      	ldr	r2, [r7, #16]
 80022e2:	4313      	orrs	r3, r2
 80022e4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80022e6:	697b      	ldr	r3, [r7, #20]
 80022e8:	08da      	lsrs	r2, r3, #3
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	3208      	adds	r2, #8
 80022ee:	6939      	ldr	r1, [r7, #16]
 80022f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80022fa:	697b      	ldr	r3, [r7, #20]
 80022fc:	005b      	lsls	r3, r3, #1
 80022fe:	2203      	movs	r2, #3
 8002300:	fa02 f303 	lsl.w	r3, r2, r3
 8002304:	43db      	mvns	r3, r3
 8002306:	693a      	ldr	r2, [r7, #16]
 8002308:	4013      	ands	r3, r2
 800230a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	f003 0203 	and.w	r2, r3, #3
 8002314:	697b      	ldr	r3, [r7, #20]
 8002316:	005b      	lsls	r3, r3, #1
 8002318:	fa02 f303 	lsl.w	r3, r2, r3
 800231c:	693a      	ldr	r2, [r7, #16]
 800231e:	4313      	orrs	r3, r2
 8002320:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	693a      	ldr	r2, [r7, #16]
 8002326:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002330:	2b00      	cmp	r3, #0
 8002332:	f000 80ac 	beq.w	800248e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002336:	4b5f      	ldr	r3, [pc, #380]	@ (80024b4 <HAL_GPIO_Init+0x330>)
 8002338:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800233a:	4a5e      	ldr	r2, [pc, #376]	@ (80024b4 <HAL_GPIO_Init+0x330>)
 800233c:	f043 0301 	orr.w	r3, r3, #1
 8002340:	6613      	str	r3, [r2, #96]	@ 0x60
 8002342:	4b5c      	ldr	r3, [pc, #368]	@ (80024b4 <HAL_GPIO_Init+0x330>)
 8002344:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002346:	f003 0301 	and.w	r3, r3, #1
 800234a:	60bb      	str	r3, [r7, #8]
 800234c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800234e:	4a5a      	ldr	r2, [pc, #360]	@ (80024b8 <HAL_GPIO_Init+0x334>)
 8002350:	697b      	ldr	r3, [r7, #20]
 8002352:	089b      	lsrs	r3, r3, #2
 8002354:	3302      	adds	r3, #2
 8002356:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800235a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	f003 0303 	and.w	r3, r3, #3
 8002362:	009b      	lsls	r3, r3, #2
 8002364:	220f      	movs	r2, #15
 8002366:	fa02 f303 	lsl.w	r3, r2, r3
 800236a:	43db      	mvns	r3, r3
 800236c:	693a      	ldr	r2, [r7, #16]
 800236e:	4013      	ands	r3, r2
 8002370:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002378:	d025      	beq.n	80023c6 <HAL_GPIO_Init+0x242>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4a4f      	ldr	r2, [pc, #316]	@ (80024bc <HAL_GPIO_Init+0x338>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d01f      	beq.n	80023c2 <HAL_GPIO_Init+0x23e>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	4a4e      	ldr	r2, [pc, #312]	@ (80024c0 <HAL_GPIO_Init+0x33c>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d019      	beq.n	80023be <HAL_GPIO_Init+0x23a>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	4a4d      	ldr	r2, [pc, #308]	@ (80024c4 <HAL_GPIO_Init+0x340>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d013      	beq.n	80023ba <HAL_GPIO_Init+0x236>
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	4a4c      	ldr	r2, [pc, #304]	@ (80024c8 <HAL_GPIO_Init+0x344>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d00d      	beq.n	80023b6 <HAL_GPIO_Init+0x232>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	4a4b      	ldr	r2, [pc, #300]	@ (80024cc <HAL_GPIO_Init+0x348>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d007      	beq.n	80023b2 <HAL_GPIO_Init+0x22e>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	4a4a      	ldr	r2, [pc, #296]	@ (80024d0 <HAL_GPIO_Init+0x34c>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d101      	bne.n	80023ae <HAL_GPIO_Init+0x22a>
 80023aa:	2306      	movs	r3, #6
 80023ac:	e00c      	b.n	80023c8 <HAL_GPIO_Init+0x244>
 80023ae:	2307      	movs	r3, #7
 80023b0:	e00a      	b.n	80023c8 <HAL_GPIO_Init+0x244>
 80023b2:	2305      	movs	r3, #5
 80023b4:	e008      	b.n	80023c8 <HAL_GPIO_Init+0x244>
 80023b6:	2304      	movs	r3, #4
 80023b8:	e006      	b.n	80023c8 <HAL_GPIO_Init+0x244>
 80023ba:	2303      	movs	r3, #3
 80023bc:	e004      	b.n	80023c8 <HAL_GPIO_Init+0x244>
 80023be:	2302      	movs	r3, #2
 80023c0:	e002      	b.n	80023c8 <HAL_GPIO_Init+0x244>
 80023c2:	2301      	movs	r3, #1
 80023c4:	e000      	b.n	80023c8 <HAL_GPIO_Init+0x244>
 80023c6:	2300      	movs	r3, #0
 80023c8:	697a      	ldr	r2, [r7, #20]
 80023ca:	f002 0203 	and.w	r2, r2, #3
 80023ce:	0092      	lsls	r2, r2, #2
 80023d0:	4093      	lsls	r3, r2
 80023d2:	693a      	ldr	r2, [r7, #16]
 80023d4:	4313      	orrs	r3, r2
 80023d6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80023d8:	4937      	ldr	r1, [pc, #220]	@ (80024b8 <HAL_GPIO_Init+0x334>)
 80023da:	697b      	ldr	r3, [r7, #20]
 80023dc:	089b      	lsrs	r3, r3, #2
 80023de:	3302      	adds	r3, #2
 80023e0:	693a      	ldr	r2, [r7, #16]
 80023e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80023e6:	4b3b      	ldr	r3, [pc, #236]	@ (80024d4 <HAL_GPIO_Init+0x350>)
 80023e8:	689b      	ldr	r3, [r3, #8]
 80023ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	43db      	mvns	r3, r3
 80023f0:	693a      	ldr	r2, [r7, #16]
 80023f2:	4013      	ands	r3, r2
 80023f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d003      	beq.n	800240a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002402:	693a      	ldr	r2, [r7, #16]
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	4313      	orrs	r3, r2
 8002408:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800240a:	4a32      	ldr	r2, [pc, #200]	@ (80024d4 <HAL_GPIO_Init+0x350>)
 800240c:	693b      	ldr	r3, [r7, #16]
 800240e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002410:	4b30      	ldr	r3, [pc, #192]	@ (80024d4 <HAL_GPIO_Init+0x350>)
 8002412:	68db      	ldr	r3, [r3, #12]
 8002414:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	43db      	mvns	r3, r3
 800241a:	693a      	ldr	r2, [r7, #16]
 800241c:	4013      	ands	r3, r2
 800241e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002428:	2b00      	cmp	r3, #0
 800242a:	d003      	beq.n	8002434 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800242c:	693a      	ldr	r2, [r7, #16]
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	4313      	orrs	r3, r2
 8002432:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002434:	4a27      	ldr	r2, [pc, #156]	@ (80024d4 <HAL_GPIO_Init+0x350>)
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800243a:	4b26      	ldr	r3, [pc, #152]	@ (80024d4 <HAL_GPIO_Init+0x350>)
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	43db      	mvns	r3, r3
 8002444:	693a      	ldr	r2, [r7, #16]
 8002446:	4013      	ands	r3, r2
 8002448:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002452:	2b00      	cmp	r3, #0
 8002454:	d003      	beq.n	800245e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002456:	693a      	ldr	r2, [r7, #16]
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	4313      	orrs	r3, r2
 800245c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800245e:	4a1d      	ldr	r2, [pc, #116]	@ (80024d4 <HAL_GPIO_Init+0x350>)
 8002460:	693b      	ldr	r3, [r7, #16]
 8002462:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002464:	4b1b      	ldr	r3, [pc, #108]	@ (80024d4 <HAL_GPIO_Init+0x350>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	43db      	mvns	r3, r3
 800246e:	693a      	ldr	r2, [r7, #16]
 8002470:	4013      	ands	r3, r2
 8002472:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800247c:	2b00      	cmp	r3, #0
 800247e:	d003      	beq.n	8002488 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002480:	693a      	ldr	r2, [r7, #16]
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	4313      	orrs	r3, r2
 8002486:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002488:	4a12      	ldr	r2, [pc, #72]	@ (80024d4 <HAL_GPIO_Init+0x350>)
 800248a:	693b      	ldr	r3, [r7, #16]
 800248c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800248e:	697b      	ldr	r3, [r7, #20]
 8002490:	3301      	adds	r3, #1
 8002492:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	681a      	ldr	r2, [r3, #0]
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	fa22 f303 	lsr.w	r3, r2, r3
 800249e:	2b00      	cmp	r3, #0
 80024a0:	f47f ae78 	bne.w	8002194 <HAL_GPIO_Init+0x10>
  }
}
 80024a4:	bf00      	nop
 80024a6:	bf00      	nop
 80024a8:	371c      	adds	r7, #28
 80024aa:	46bd      	mov	sp, r7
 80024ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b0:	4770      	bx	lr
 80024b2:	bf00      	nop
 80024b4:	40021000 	.word	0x40021000
 80024b8:	40010000 	.word	0x40010000
 80024bc:	48000400 	.word	0x48000400
 80024c0:	48000800 	.word	0x48000800
 80024c4:	48000c00 	.word	0x48000c00
 80024c8:	48001000 	.word	0x48001000
 80024cc:	48001400 	.word	0x48001400
 80024d0:	48001800 	.word	0x48001800
 80024d4:	40010400 	.word	0x40010400

080024d8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80024d8:	b480      	push	{r7}
 80024da:	b085      	sub	sp, #20
 80024dc:	af00      	add	r7, sp, #0
 80024de:	6078      	str	r0, [r7, #4]
 80024e0:	460b      	mov	r3, r1
 80024e2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	691a      	ldr	r2, [r3, #16]
 80024e8:	887b      	ldrh	r3, [r7, #2]
 80024ea:	4013      	ands	r3, r2
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d002      	beq.n	80024f6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80024f0:	2301      	movs	r3, #1
 80024f2:	73fb      	strb	r3, [r7, #15]
 80024f4:	e001      	b.n	80024fa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80024f6:	2300      	movs	r3, #0
 80024f8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80024fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	3714      	adds	r7, #20
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr

08002508 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002508:	b480      	push	{r7}
 800250a:	b083      	sub	sp, #12
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
 8002510:	460b      	mov	r3, r1
 8002512:	807b      	strh	r3, [r7, #2]
 8002514:	4613      	mov	r3, r2
 8002516:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002518:	787b      	ldrb	r3, [r7, #1]
 800251a:	2b00      	cmp	r3, #0
 800251c:	d003      	beq.n	8002526 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800251e:	887a      	ldrh	r2, [r7, #2]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002524:	e002      	b.n	800252c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002526:	887a      	ldrh	r2, [r7, #2]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800252c:	bf00      	nop
 800252e:	370c      	adds	r7, #12
 8002530:	46bd      	mov	sp, r7
 8002532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002536:	4770      	bx	lr

08002538 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002538:	b480      	push	{r7}
 800253a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800253c:	4b04      	ldr	r3, [pc, #16]	@ (8002550 <HAL_PWREx_GetVoltageRange+0x18>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002544:	4618      	mov	r0, r3
 8002546:	46bd      	mov	sp, r7
 8002548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254c:	4770      	bx	lr
 800254e:	bf00      	nop
 8002550:	40007000 	.word	0x40007000

08002554 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002554:	b480      	push	{r7}
 8002556:	b085      	sub	sp, #20
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002562:	d130      	bne.n	80025c6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002564:	4b23      	ldr	r3, [pc, #140]	@ (80025f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800256c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002570:	d038      	beq.n	80025e4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002572:	4b20      	ldr	r3, [pc, #128]	@ (80025f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800257a:	4a1e      	ldr	r2, [pc, #120]	@ (80025f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800257c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002580:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002582:	4b1d      	ldr	r3, [pc, #116]	@ (80025f8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	2232      	movs	r2, #50	@ 0x32
 8002588:	fb02 f303 	mul.w	r3, r2, r3
 800258c:	4a1b      	ldr	r2, [pc, #108]	@ (80025fc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800258e:	fba2 2303 	umull	r2, r3, r2, r3
 8002592:	0c9b      	lsrs	r3, r3, #18
 8002594:	3301      	adds	r3, #1
 8002596:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002598:	e002      	b.n	80025a0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	3b01      	subs	r3, #1
 800259e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80025a0:	4b14      	ldr	r3, [pc, #80]	@ (80025f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025a2:	695b      	ldr	r3, [r3, #20]
 80025a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025ac:	d102      	bne.n	80025b4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d1f2      	bne.n	800259a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80025b4:	4b0f      	ldr	r3, [pc, #60]	@ (80025f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025b6:	695b      	ldr	r3, [r3, #20]
 80025b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80025bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025c0:	d110      	bne.n	80025e4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80025c2:	2303      	movs	r3, #3
 80025c4:	e00f      	b.n	80025e6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80025c6:	4b0b      	ldr	r3, [pc, #44]	@ (80025f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80025ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80025d2:	d007      	beq.n	80025e4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80025d4:	4b07      	ldr	r3, [pc, #28]	@ (80025f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80025dc:	4a05      	ldr	r2, [pc, #20]	@ (80025f4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80025de:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80025e2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80025e4:	2300      	movs	r3, #0
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3714      	adds	r7, #20
 80025ea:	46bd      	mov	sp, r7
 80025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f0:	4770      	bx	lr
 80025f2:	bf00      	nop
 80025f4:	40007000 	.word	0x40007000
 80025f8:	20000020 	.word	0x20000020
 80025fc:	431bde83 	.word	0x431bde83

08002600 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b088      	sub	sp, #32
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2b00      	cmp	r3, #0
 800260c:	d101      	bne.n	8002612 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800260e:	2301      	movs	r3, #1
 8002610:	e3ca      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002612:	4b97      	ldr	r3, [pc, #604]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	f003 030c 	and.w	r3, r3, #12
 800261a:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800261c:	4b94      	ldr	r3, [pc, #592]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 800261e:	68db      	ldr	r3, [r3, #12]
 8002620:	f003 0303 	and.w	r3, r3, #3
 8002624:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f003 0310 	and.w	r3, r3, #16
 800262e:	2b00      	cmp	r3, #0
 8002630:	f000 80e4 	beq.w	80027fc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002634:	69bb      	ldr	r3, [r7, #24]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d007      	beq.n	800264a <HAL_RCC_OscConfig+0x4a>
 800263a:	69bb      	ldr	r3, [r7, #24]
 800263c:	2b0c      	cmp	r3, #12
 800263e:	f040 808b 	bne.w	8002758 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	2b01      	cmp	r3, #1
 8002646:	f040 8087 	bne.w	8002758 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800264a:	4b89      	ldr	r3, [pc, #548]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f003 0302 	and.w	r3, r3, #2
 8002652:	2b00      	cmp	r3, #0
 8002654:	d005      	beq.n	8002662 <HAL_RCC_OscConfig+0x62>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	699b      	ldr	r3, [r3, #24]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d101      	bne.n	8002662 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	e3a2      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6a1a      	ldr	r2, [r3, #32]
 8002666:	4b82      	ldr	r3, [pc, #520]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f003 0308 	and.w	r3, r3, #8
 800266e:	2b00      	cmp	r3, #0
 8002670:	d004      	beq.n	800267c <HAL_RCC_OscConfig+0x7c>
 8002672:	4b7f      	ldr	r3, [pc, #508]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800267a:	e005      	b.n	8002688 <HAL_RCC_OscConfig+0x88>
 800267c:	4b7c      	ldr	r3, [pc, #496]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 800267e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002682:	091b      	lsrs	r3, r3, #4
 8002684:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002688:	4293      	cmp	r3, r2
 800268a:	d223      	bcs.n	80026d4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6a1b      	ldr	r3, [r3, #32]
 8002690:	4618      	mov	r0, r3
 8002692:	f000 fd87 	bl	80031a4 <RCC_SetFlashLatencyFromMSIRange>
 8002696:	4603      	mov	r3, r0
 8002698:	2b00      	cmp	r3, #0
 800269a:	d001      	beq.n	80026a0 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	e383      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80026a0:	4b73      	ldr	r3, [pc, #460]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a72      	ldr	r2, [pc, #456]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 80026a6:	f043 0308 	orr.w	r3, r3, #8
 80026aa:	6013      	str	r3, [r2, #0]
 80026ac:	4b70      	ldr	r3, [pc, #448]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6a1b      	ldr	r3, [r3, #32]
 80026b8:	496d      	ldr	r1, [pc, #436]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 80026ba:	4313      	orrs	r3, r2
 80026bc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80026be:	4b6c      	ldr	r3, [pc, #432]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	69db      	ldr	r3, [r3, #28]
 80026ca:	021b      	lsls	r3, r3, #8
 80026cc:	4968      	ldr	r1, [pc, #416]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 80026ce:	4313      	orrs	r3, r2
 80026d0:	604b      	str	r3, [r1, #4]
 80026d2:	e025      	b.n	8002720 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80026d4:	4b66      	ldr	r3, [pc, #408]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a65      	ldr	r2, [pc, #404]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 80026da:	f043 0308 	orr.w	r3, r3, #8
 80026de:	6013      	str	r3, [r2, #0]
 80026e0:	4b63      	ldr	r3, [pc, #396]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6a1b      	ldr	r3, [r3, #32]
 80026ec:	4960      	ldr	r1, [pc, #384]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 80026ee:	4313      	orrs	r3, r2
 80026f0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80026f2:	4b5f      	ldr	r3, [pc, #380]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	69db      	ldr	r3, [r3, #28]
 80026fe:	021b      	lsls	r3, r3, #8
 8002700:	495b      	ldr	r1, [pc, #364]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 8002702:	4313      	orrs	r3, r2
 8002704:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002706:	69bb      	ldr	r3, [r7, #24]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d109      	bne.n	8002720 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6a1b      	ldr	r3, [r3, #32]
 8002710:	4618      	mov	r0, r3
 8002712:	f000 fd47 	bl	80031a4 <RCC_SetFlashLatencyFromMSIRange>
 8002716:	4603      	mov	r3, r0
 8002718:	2b00      	cmp	r3, #0
 800271a:	d001      	beq.n	8002720 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 800271c:	2301      	movs	r3, #1
 800271e:	e343      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002720:	f000 fc4a 	bl	8002fb8 <HAL_RCC_GetSysClockFreq>
 8002724:	4602      	mov	r2, r0
 8002726:	4b52      	ldr	r3, [pc, #328]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	091b      	lsrs	r3, r3, #4
 800272c:	f003 030f 	and.w	r3, r3, #15
 8002730:	4950      	ldr	r1, [pc, #320]	@ (8002874 <HAL_RCC_OscConfig+0x274>)
 8002732:	5ccb      	ldrb	r3, [r1, r3]
 8002734:	f003 031f 	and.w	r3, r3, #31
 8002738:	fa22 f303 	lsr.w	r3, r2, r3
 800273c:	4a4e      	ldr	r2, [pc, #312]	@ (8002878 <HAL_RCC_OscConfig+0x278>)
 800273e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002740:	4b4e      	ldr	r3, [pc, #312]	@ (800287c <HAL_RCC_OscConfig+0x27c>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4618      	mov	r0, r3
 8002746:	f7fe fb49 	bl	8000ddc <HAL_InitTick>
 800274a:	4603      	mov	r3, r0
 800274c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800274e:	7bfb      	ldrb	r3, [r7, #15]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d052      	beq.n	80027fa <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002754:	7bfb      	ldrb	r3, [r7, #15]
 8002756:	e327      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	699b      	ldr	r3, [r3, #24]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d032      	beq.n	80027c6 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002760:	4b43      	ldr	r3, [pc, #268]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	4a42      	ldr	r2, [pc, #264]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 8002766:	f043 0301 	orr.w	r3, r3, #1
 800276a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800276c:	f7ff fb9c 	bl	8001ea8 <HAL_GetTick>
 8002770:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002772:	e008      	b.n	8002786 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002774:	f7ff fb98 	bl	8001ea8 <HAL_GetTick>
 8002778:	4602      	mov	r2, r0
 800277a:	693b      	ldr	r3, [r7, #16]
 800277c:	1ad3      	subs	r3, r2, r3
 800277e:	2b02      	cmp	r3, #2
 8002780:	d901      	bls.n	8002786 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002782:	2303      	movs	r3, #3
 8002784:	e310      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002786:	4b3a      	ldr	r3, [pc, #232]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 0302 	and.w	r3, r3, #2
 800278e:	2b00      	cmp	r3, #0
 8002790:	d0f0      	beq.n	8002774 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002792:	4b37      	ldr	r3, [pc, #220]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4a36      	ldr	r2, [pc, #216]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 8002798:	f043 0308 	orr.w	r3, r3, #8
 800279c:	6013      	str	r3, [r2, #0]
 800279e:	4b34      	ldr	r3, [pc, #208]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6a1b      	ldr	r3, [r3, #32]
 80027aa:	4931      	ldr	r1, [pc, #196]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 80027ac:	4313      	orrs	r3, r2
 80027ae:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80027b0:	4b2f      	ldr	r3, [pc, #188]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 80027b2:	685b      	ldr	r3, [r3, #4]
 80027b4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	69db      	ldr	r3, [r3, #28]
 80027bc:	021b      	lsls	r3, r3, #8
 80027be:	492c      	ldr	r1, [pc, #176]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 80027c0:	4313      	orrs	r3, r2
 80027c2:	604b      	str	r3, [r1, #4]
 80027c4:	e01a      	b.n	80027fc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80027c6:	4b2a      	ldr	r3, [pc, #168]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4a29      	ldr	r2, [pc, #164]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 80027cc:	f023 0301 	bic.w	r3, r3, #1
 80027d0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80027d2:	f7ff fb69 	bl	8001ea8 <HAL_GetTick>
 80027d6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80027d8:	e008      	b.n	80027ec <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80027da:	f7ff fb65 	bl	8001ea8 <HAL_GetTick>
 80027de:	4602      	mov	r2, r0
 80027e0:	693b      	ldr	r3, [r7, #16]
 80027e2:	1ad3      	subs	r3, r2, r3
 80027e4:	2b02      	cmp	r3, #2
 80027e6:	d901      	bls.n	80027ec <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80027e8:	2303      	movs	r3, #3
 80027ea:	e2dd      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80027ec:	4b20      	ldr	r3, [pc, #128]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f003 0302 	and.w	r3, r3, #2
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d1f0      	bne.n	80027da <HAL_RCC_OscConfig+0x1da>
 80027f8:	e000      	b.n	80027fc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80027fa:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f003 0301 	and.w	r3, r3, #1
 8002804:	2b00      	cmp	r3, #0
 8002806:	d074      	beq.n	80028f2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002808:	69bb      	ldr	r3, [r7, #24]
 800280a:	2b08      	cmp	r3, #8
 800280c:	d005      	beq.n	800281a <HAL_RCC_OscConfig+0x21a>
 800280e:	69bb      	ldr	r3, [r7, #24]
 8002810:	2b0c      	cmp	r3, #12
 8002812:	d10e      	bne.n	8002832 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002814:	697b      	ldr	r3, [r7, #20]
 8002816:	2b03      	cmp	r3, #3
 8002818:	d10b      	bne.n	8002832 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800281a:	4b15      	ldr	r3, [pc, #84]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002822:	2b00      	cmp	r3, #0
 8002824:	d064      	beq.n	80028f0 <HAL_RCC_OscConfig+0x2f0>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d160      	bne.n	80028f0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	e2ba      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800283a:	d106      	bne.n	800284a <HAL_RCC_OscConfig+0x24a>
 800283c:	4b0c      	ldr	r3, [pc, #48]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a0b      	ldr	r2, [pc, #44]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 8002842:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002846:	6013      	str	r3, [r2, #0]
 8002848:	e026      	b.n	8002898 <HAL_RCC_OscConfig+0x298>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	685b      	ldr	r3, [r3, #4]
 800284e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002852:	d115      	bne.n	8002880 <HAL_RCC_OscConfig+0x280>
 8002854:	4b06      	ldr	r3, [pc, #24]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a05      	ldr	r2, [pc, #20]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 800285a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800285e:	6013      	str	r3, [r2, #0]
 8002860:	4b03      	ldr	r3, [pc, #12]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a02      	ldr	r2, [pc, #8]	@ (8002870 <HAL_RCC_OscConfig+0x270>)
 8002866:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800286a:	6013      	str	r3, [r2, #0]
 800286c:	e014      	b.n	8002898 <HAL_RCC_OscConfig+0x298>
 800286e:	bf00      	nop
 8002870:	40021000 	.word	0x40021000
 8002874:	08009758 	.word	0x08009758
 8002878:	20000020 	.word	0x20000020
 800287c:	20000024 	.word	0x20000024
 8002880:	4ba0      	ldr	r3, [pc, #640]	@ (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a9f      	ldr	r2, [pc, #636]	@ (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002886:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800288a:	6013      	str	r3, [r2, #0]
 800288c:	4b9d      	ldr	r3, [pc, #628]	@ (8002b04 <HAL_RCC_OscConfig+0x504>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a9c      	ldr	r2, [pc, #624]	@ (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002892:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002896:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d013      	beq.n	80028c8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028a0:	f7ff fb02 	bl	8001ea8 <HAL_GetTick>
 80028a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028a6:	e008      	b.n	80028ba <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028a8:	f7ff fafe 	bl	8001ea8 <HAL_GetTick>
 80028ac:	4602      	mov	r2, r0
 80028ae:	693b      	ldr	r3, [r7, #16]
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	2b64      	cmp	r3, #100	@ 0x64
 80028b4:	d901      	bls.n	80028ba <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80028b6:	2303      	movs	r3, #3
 80028b8:	e276      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80028ba:	4b92      	ldr	r3, [pc, #584]	@ (8002b04 <HAL_RCC_OscConfig+0x504>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d0f0      	beq.n	80028a8 <HAL_RCC_OscConfig+0x2a8>
 80028c6:	e014      	b.n	80028f2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028c8:	f7ff faee 	bl	8001ea8 <HAL_GetTick>
 80028cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80028ce:	e008      	b.n	80028e2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028d0:	f7ff faea 	bl	8001ea8 <HAL_GetTick>
 80028d4:	4602      	mov	r2, r0
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	1ad3      	subs	r3, r2, r3
 80028da:	2b64      	cmp	r3, #100	@ 0x64
 80028dc:	d901      	bls.n	80028e2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80028de:	2303      	movs	r3, #3
 80028e0:	e262      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80028e2:	4b88      	ldr	r3, [pc, #544]	@ (8002b04 <HAL_RCC_OscConfig+0x504>)
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d1f0      	bne.n	80028d0 <HAL_RCC_OscConfig+0x2d0>
 80028ee:	e000      	b.n	80028f2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f003 0302 	and.w	r3, r3, #2
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d060      	beq.n	80029c0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80028fe:	69bb      	ldr	r3, [r7, #24]
 8002900:	2b04      	cmp	r3, #4
 8002902:	d005      	beq.n	8002910 <HAL_RCC_OscConfig+0x310>
 8002904:	69bb      	ldr	r3, [r7, #24]
 8002906:	2b0c      	cmp	r3, #12
 8002908:	d119      	bne.n	800293e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	2b02      	cmp	r3, #2
 800290e:	d116      	bne.n	800293e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002910:	4b7c      	ldr	r3, [pc, #496]	@ (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002918:	2b00      	cmp	r3, #0
 800291a:	d005      	beq.n	8002928 <HAL_RCC_OscConfig+0x328>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d101      	bne.n	8002928 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	e23f      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002928:	4b76      	ldr	r3, [pc, #472]	@ (8002b04 <HAL_RCC_OscConfig+0x504>)
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	691b      	ldr	r3, [r3, #16]
 8002934:	061b      	lsls	r3, r3, #24
 8002936:	4973      	ldr	r1, [pc, #460]	@ (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002938:	4313      	orrs	r3, r2
 800293a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800293c:	e040      	b.n	80029c0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	68db      	ldr	r3, [r3, #12]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d023      	beq.n	800298e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002946:	4b6f      	ldr	r3, [pc, #444]	@ (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a6e      	ldr	r2, [pc, #440]	@ (8002b04 <HAL_RCC_OscConfig+0x504>)
 800294c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002950:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002952:	f7ff faa9 	bl	8001ea8 <HAL_GetTick>
 8002956:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002958:	e008      	b.n	800296c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800295a:	f7ff faa5 	bl	8001ea8 <HAL_GetTick>
 800295e:	4602      	mov	r2, r0
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	1ad3      	subs	r3, r2, r3
 8002964:	2b02      	cmp	r3, #2
 8002966:	d901      	bls.n	800296c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002968:	2303      	movs	r3, #3
 800296a:	e21d      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800296c:	4b65      	ldr	r3, [pc, #404]	@ (8002b04 <HAL_RCC_OscConfig+0x504>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002974:	2b00      	cmp	r3, #0
 8002976:	d0f0      	beq.n	800295a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002978:	4b62      	ldr	r3, [pc, #392]	@ (8002b04 <HAL_RCC_OscConfig+0x504>)
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	691b      	ldr	r3, [r3, #16]
 8002984:	061b      	lsls	r3, r3, #24
 8002986:	495f      	ldr	r1, [pc, #380]	@ (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002988:	4313      	orrs	r3, r2
 800298a:	604b      	str	r3, [r1, #4]
 800298c:	e018      	b.n	80029c0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800298e:	4b5d      	ldr	r3, [pc, #372]	@ (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a5c      	ldr	r2, [pc, #368]	@ (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002994:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002998:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800299a:	f7ff fa85 	bl	8001ea8 <HAL_GetTick>
 800299e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80029a0:	e008      	b.n	80029b4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80029a2:	f7ff fa81 	bl	8001ea8 <HAL_GetTick>
 80029a6:	4602      	mov	r2, r0
 80029a8:	693b      	ldr	r3, [r7, #16]
 80029aa:	1ad3      	subs	r3, r2, r3
 80029ac:	2b02      	cmp	r3, #2
 80029ae:	d901      	bls.n	80029b4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80029b0:	2303      	movs	r3, #3
 80029b2:	e1f9      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80029b4:	4b53      	ldr	r3, [pc, #332]	@ (8002b04 <HAL_RCC_OscConfig+0x504>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d1f0      	bne.n	80029a2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f003 0308 	and.w	r3, r3, #8
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d03c      	beq.n	8002a46 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	695b      	ldr	r3, [r3, #20]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d01c      	beq.n	8002a0e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029d4:	4b4b      	ldr	r3, [pc, #300]	@ (8002b04 <HAL_RCC_OscConfig+0x504>)
 80029d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80029da:	4a4a      	ldr	r2, [pc, #296]	@ (8002b04 <HAL_RCC_OscConfig+0x504>)
 80029dc:	f043 0301 	orr.w	r3, r3, #1
 80029e0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029e4:	f7ff fa60 	bl	8001ea8 <HAL_GetTick>
 80029e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80029ea:	e008      	b.n	80029fe <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029ec:	f7ff fa5c 	bl	8001ea8 <HAL_GetTick>
 80029f0:	4602      	mov	r2, r0
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	1ad3      	subs	r3, r2, r3
 80029f6:	2b02      	cmp	r3, #2
 80029f8:	d901      	bls.n	80029fe <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80029fa:	2303      	movs	r3, #3
 80029fc:	e1d4      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80029fe:	4b41      	ldr	r3, [pc, #260]	@ (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002a00:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a04:	f003 0302 	and.w	r3, r3, #2
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d0ef      	beq.n	80029ec <HAL_RCC_OscConfig+0x3ec>
 8002a0c:	e01b      	b.n	8002a46 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a0e:	4b3d      	ldr	r3, [pc, #244]	@ (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002a10:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a14:	4a3b      	ldr	r2, [pc, #236]	@ (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002a16:	f023 0301 	bic.w	r3, r3, #1
 8002a1a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a1e:	f7ff fa43 	bl	8001ea8 <HAL_GetTick>
 8002a22:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a24:	e008      	b.n	8002a38 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a26:	f7ff fa3f 	bl	8001ea8 <HAL_GetTick>
 8002a2a:	4602      	mov	r2, r0
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	1ad3      	subs	r3, r2, r3
 8002a30:	2b02      	cmp	r3, #2
 8002a32:	d901      	bls.n	8002a38 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002a34:	2303      	movs	r3, #3
 8002a36:	e1b7      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002a38:	4b32      	ldr	r3, [pc, #200]	@ (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002a3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002a3e:	f003 0302 	and.w	r3, r3, #2
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d1ef      	bne.n	8002a26 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f003 0304 	and.w	r3, r3, #4
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	f000 80a6 	beq.w	8002ba0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a54:	2300      	movs	r3, #0
 8002a56:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002a58:	4b2a      	ldr	r3, [pc, #168]	@ (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002a5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a5c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d10d      	bne.n	8002a80 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a64:	4b27      	ldr	r3, [pc, #156]	@ (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002a66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a68:	4a26      	ldr	r2, [pc, #152]	@ (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002a6a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a6e:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a70:	4b24      	ldr	r3, [pc, #144]	@ (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002a72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a78:	60bb      	str	r3, [r7, #8]
 8002a7a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a80:	4b21      	ldr	r3, [pc, #132]	@ (8002b08 <HAL_RCC_OscConfig+0x508>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d118      	bne.n	8002abe <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002a8c:	4b1e      	ldr	r3, [pc, #120]	@ (8002b08 <HAL_RCC_OscConfig+0x508>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a1d      	ldr	r2, [pc, #116]	@ (8002b08 <HAL_RCC_OscConfig+0x508>)
 8002a92:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a96:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a98:	f7ff fa06 	bl	8001ea8 <HAL_GetTick>
 8002a9c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002a9e:	e008      	b.n	8002ab2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002aa0:	f7ff fa02 	bl	8001ea8 <HAL_GetTick>
 8002aa4:	4602      	mov	r2, r0
 8002aa6:	693b      	ldr	r3, [r7, #16]
 8002aa8:	1ad3      	subs	r3, r2, r3
 8002aaa:	2b02      	cmp	r3, #2
 8002aac:	d901      	bls.n	8002ab2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	e17a      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ab2:	4b15      	ldr	r3, [pc, #84]	@ (8002b08 <HAL_RCC_OscConfig+0x508>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d0f0      	beq.n	8002aa0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	689b      	ldr	r3, [r3, #8]
 8002ac2:	2b01      	cmp	r3, #1
 8002ac4:	d108      	bne.n	8002ad8 <HAL_RCC_OscConfig+0x4d8>
 8002ac6:	4b0f      	ldr	r3, [pc, #60]	@ (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002ac8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002acc:	4a0d      	ldr	r2, [pc, #52]	@ (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002ace:	f043 0301 	orr.w	r3, r3, #1
 8002ad2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002ad6:	e029      	b.n	8002b2c <HAL_RCC_OscConfig+0x52c>
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	689b      	ldr	r3, [r3, #8]
 8002adc:	2b05      	cmp	r3, #5
 8002ade:	d115      	bne.n	8002b0c <HAL_RCC_OscConfig+0x50c>
 8002ae0:	4b08      	ldr	r3, [pc, #32]	@ (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002ae2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ae6:	4a07      	ldr	r2, [pc, #28]	@ (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002ae8:	f043 0304 	orr.w	r3, r3, #4
 8002aec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002af0:	4b04      	ldr	r3, [pc, #16]	@ (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002af2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002af6:	4a03      	ldr	r2, [pc, #12]	@ (8002b04 <HAL_RCC_OscConfig+0x504>)
 8002af8:	f043 0301 	orr.w	r3, r3, #1
 8002afc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002b00:	e014      	b.n	8002b2c <HAL_RCC_OscConfig+0x52c>
 8002b02:	bf00      	nop
 8002b04:	40021000 	.word	0x40021000
 8002b08:	40007000 	.word	0x40007000
 8002b0c:	4b9c      	ldr	r3, [pc, #624]	@ (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002b0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b12:	4a9b      	ldr	r2, [pc, #620]	@ (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002b14:	f023 0301 	bic.w	r3, r3, #1
 8002b18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002b1c:	4b98      	ldr	r3, [pc, #608]	@ (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002b1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b22:	4a97      	ldr	r2, [pc, #604]	@ (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002b24:	f023 0304 	bic.w	r3, r3, #4
 8002b28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	689b      	ldr	r3, [r3, #8]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d016      	beq.n	8002b62 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b34:	f7ff f9b8 	bl	8001ea8 <HAL_GetTick>
 8002b38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b3a:	e00a      	b.n	8002b52 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b3c:	f7ff f9b4 	bl	8001ea8 <HAL_GetTick>
 8002b40:	4602      	mov	r2, r0
 8002b42:	693b      	ldr	r3, [r7, #16]
 8002b44:	1ad3      	subs	r3, r2, r3
 8002b46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d901      	bls.n	8002b52 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002b4e:	2303      	movs	r3, #3
 8002b50:	e12a      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002b52:	4b8b      	ldr	r3, [pc, #556]	@ (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002b54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b58:	f003 0302 	and.w	r3, r3, #2
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d0ed      	beq.n	8002b3c <HAL_RCC_OscConfig+0x53c>
 8002b60:	e015      	b.n	8002b8e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b62:	f7ff f9a1 	bl	8001ea8 <HAL_GetTick>
 8002b66:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b68:	e00a      	b.n	8002b80 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b6a:	f7ff f99d 	bl	8001ea8 <HAL_GetTick>
 8002b6e:	4602      	mov	r2, r0
 8002b70:	693b      	ldr	r3, [r7, #16]
 8002b72:	1ad3      	subs	r3, r2, r3
 8002b74:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b78:	4293      	cmp	r3, r2
 8002b7a:	d901      	bls.n	8002b80 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002b7c:	2303      	movs	r3, #3
 8002b7e:	e113      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002b80:	4b7f      	ldr	r3, [pc, #508]	@ (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002b82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002b86:	f003 0302 	and.w	r3, r3, #2
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d1ed      	bne.n	8002b6a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002b8e:	7ffb      	ldrb	r3, [r7, #31]
 8002b90:	2b01      	cmp	r3, #1
 8002b92:	d105      	bne.n	8002ba0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b94:	4b7a      	ldr	r3, [pc, #488]	@ (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002b96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b98:	4a79      	ldr	r2, [pc, #484]	@ (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002b9a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b9e:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	f000 80fe 	beq.w	8002da6 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bae:	2b02      	cmp	r3, #2
 8002bb0:	f040 80d0 	bne.w	8002d54 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002bb4:	4b72      	ldr	r3, [pc, #456]	@ (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	f003 0203 	and.w	r2, r3, #3
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bc4:	429a      	cmp	r2, r3
 8002bc6:	d130      	bne.n	8002c2a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bd2:	3b01      	subs	r3, #1
 8002bd4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002bd6:	429a      	cmp	r2, r3
 8002bd8:	d127      	bne.n	8002c2a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002be4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002be6:	429a      	cmp	r2, r3
 8002be8:	d11f      	bne.n	8002c2a <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002bea:	697b      	ldr	r3, [r7, #20]
 8002bec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bf0:	687a      	ldr	r2, [r7, #4]
 8002bf2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002bf4:	2a07      	cmp	r2, #7
 8002bf6:	bf14      	ite	ne
 8002bf8:	2201      	movne	r2, #1
 8002bfa:	2200      	moveq	r2, #0
 8002bfc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d113      	bne.n	8002c2a <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c0c:	085b      	lsrs	r3, r3, #1
 8002c0e:	3b01      	subs	r3, #1
 8002c10:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002c12:	429a      	cmp	r2, r3
 8002c14:	d109      	bne.n	8002c2a <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c20:	085b      	lsrs	r3, r3, #1
 8002c22:	3b01      	subs	r3, #1
 8002c24:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c26:	429a      	cmp	r2, r3
 8002c28:	d06e      	beq.n	8002d08 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002c2a:	69bb      	ldr	r3, [r7, #24]
 8002c2c:	2b0c      	cmp	r3, #12
 8002c2e:	d069      	beq.n	8002d04 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002c30:	4b53      	ldr	r3, [pc, #332]	@ (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d105      	bne.n	8002c48 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002c3c:	4b50      	ldr	r3, [pc, #320]	@ (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d001      	beq.n	8002c4c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002c48:	2301      	movs	r3, #1
 8002c4a:	e0ad      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002c4c:	4b4c      	ldr	r3, [pc, #304]	@ (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a4b      	ldr	r2, [pc, #300]	@ (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002c52:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c56:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002c58:	f7ff f926 	bl	8001ea8 <HAL_GetTick>
 8002c5c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c5e:	e008      	b.n	8002c72 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c60:	f7ff f922 	bl	8001ea8 <HAL_GetTick>
 8002c64:	4602      	mov	r2, r0
 8002c66:	693b      	ldr	r3, [r7, #16]
 8002c68:	1ad3      	subs	r3, r2, r3
 8002c6a:	2b02      	cmp	r3, #2
 8002c6c:	d901      	bls.n	8002c72 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002c6e:	2303      	movs	r3, #3
 8002c70:	e09a      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c72:	4b43      	ldr	r3, [pc, #268]	@ (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d1f0      	bne.n	8002c60 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c7e:	4b40      	ldr	r3, [pc, #256]	@ (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002c80:	68da      	ldr	r2, [r3, #12]
 8002c82:	4b40      	ldr	r3, [pc, #256]	@ (8002d84 <HAL_RCC_OscConfig+0x784>)
 8002c84:	4013      	ands	r3, r2
 8002c86:	687a      	ldr	r2, [r7, #4]
 8002c88:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002c8a:	687a      	ldr	r2, [r7, #4]
 8002c8c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002c8e:	3a01      	subs	r2, #1
 8002c90:	0112      	lsls	r2, r2, #4
 8002c92:	4311      	orrs	r1, r2
 8002c94:	687a      	ldr	r2, [r7, #4]
 8002c96:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002c98:	0212      	lsls	r2, r2, #8
 8002c9a:	4311      	orrs	r1, r2
 8002c9c:	687a      	ldr	r2, [r7, #4]
 8002c9e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002ca0:	0852      	lsrs	r2, r2, #1
 8002ca2:	3a01      	subs	r2, #1
 8002ca4:	0552      	lsls	r2, r2, #21
 8002ca6:	4311      	orrs	r1, r2
 8002ca8:	687a      	ldr	r2, [r7, #4]
 8002caa:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002cac:	0852      	lsrs	r2, r2, #1
 8002cae:	3a01      	subs	r2, #1
 8002cb0:	0652      	lsls	r2, r2, #25
 8002cb2:	4311      	orrs	r1, r2
 8002cb4:	687a      	ldr	r2, [r7, #4]
 8002cb6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002cb8:	0912      	lsrs	r2, r2, #4
 8002cba:	0452      	lsls	r2, r2, #17
 8002cbc:	430a      	orrs	r2, r1
 8002cbe:	4930      	ldr	r1, [pc, #192]	@ (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002cc0:	4313      	orrs	r3, r2
 8002cc2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002cc4:	4b2e      	ldr	r3, [pc, #184]	@ (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4a2d      	ldr	r2, [pc, #180]	@ (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002cca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002cce:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002cd0:	4b2b      	ldr	r3, [pc, #172]	@ (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002cd2:	68db      	ldr	r3, [r3, #12]
 8002cd4:	4a2a      	ldr	r2, [pc, #168]	@ (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002cd6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002cda:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002cdc:	f7ff f8e4 	bl	8001ea8 <HAL_GetTick>
 8002ce0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ce2:	e008      	b.n	8002cf6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ce4:	f7ff f8e0 	bl	8001ea8 <HAL_GetTick>
 8002ce8:	4602      	mov	r2, r0
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	1ad3      	subs	r3, r2, r3
 8002cee:	2b02      	cmp	r3, #2
 8002cf0:	d901      	bls.n	8002cf6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002cf2:	2303      	movs	r3, #3
 8002cf4:	e058      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002cf6:	4b22      	ldr	r3, [pc, #136]	@ (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d0f0      	beq.n	8002ce4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d02:	e050      	b.n	8002da6 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002d04:	2301      	movs	r3, #1
 8002d06:	e04f      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d08:	4b1d      	ldr	r3, [pc, #116]	@ (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d148      	bne.n	8002da6 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002d14:	4b1a      	ldr	r3, [pc, #104]	@ (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4a19      	ldr	r2, [pc, #100]	@ (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002d1a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d1e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002d20:	4b17      	ldr	r3, [pc, #92]	@ (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002d22:	68db      	ldr	r3, [r3, #12]
 8002d24:	4a16      	ldr	r2, [pc, #88]	@ (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002d26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d2a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002d2c:	f7ff f8bc 	bl	8001ea8 <HAL_GetTick>
 8002d30:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d32:	e008      	b.n	8002d46 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d34:	f7ff f8b8 	bl	8001ea8 <HAL_GetTick>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	2b02      	cmp	r3, #2
 8002d40:	d901      	bls.n	8002d46 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002d42:	2303      	movs	r3, #3
 8002d44:	e030      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d46:	4b0e      	ldr	r3, [pc, #56]	@ (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d0f0      	beq.n	8002d34 <HAL_RCC_OscConfig+0x734>
 8002d52:	e028      	b.n	8002da6 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002d54:	69bb      	ldr	r3, [r7, #24]
 8002d56:	2b0c      	cmp	r3, #12
 8002d58:	d023      	beq.n	8002da2 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d5a:	4b09      	ldr	r3, [pc, #36]	@ (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a08      	ldr	r2, [pc, #32]	@ (8002d80 <HAL_RCC_OscConfig+0x780>)
 8002d60:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d64:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d66:	f7ff f89f 	bl	8001ea8 <HAL_GetTick>
 8002d6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d6c:	e00c      	b.n	8002d88 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d6e:	f7ff f89b 	bl	8001ea8 <HAL_GetTick>
 8002d72:	4602      	mov	r2, r0
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	1ad3      	subs	r3, r2, r3
 8002d78:	2b02      	cmp	r3, #2
 8002d7a:	d905      	bls.n	8002d88 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002d7c:	2303      	movs	r3, #3
 8002d7e:	e013      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
 8002d80:	40021000 	.word	0x40021000
 8002d84:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002d88:	4b09      	ldr	r3, [pc, #36]	@ (8002db0 <HAL_RCC_OscConfig+0x7b0>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d1ec      	bne.n	8002d6e <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002d94:	4b06      	ldr	r3, [pc, #24]	@ (8002db0 <HAL_RCC_OscConfig+0x7b0>)
 8002d96:	68da      	ldr	r2, [r3, #12]
 8002d98:	4905      	ldr	r1, [pc, #20]	@ (8002db0 <HAL_RCC_OscConfig+0x7b0>)
 8002d9a:	4b06      	ldr	r3, [pc, #24]	@ (8002db4 <HAL_RCC_OscConfig+0x7b4>)
 8002d9c:	4013      	ands	r3, r2
 8002d9e:	60cb      	str	r3, [r1, #12]
 8002da0:	e001      	b.n	8002da6 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e000      	b.n	8002da8 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002da6:	2300      	movs	r3, #0
}
 8002da8:	4618      	mov	r0, r3
 8002daa:	3720      	adds	r7, #32
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	40021000 	.word	0x40021000
 8002db4:	feeefffc 	.word	0xfeeefffc

08002db8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b084      	sub	sp, #16
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
 8002dc0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d101      	bne.n	8002dcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002dc8:	2301      	movs	r3, #1
 8002dca:	e0e7      	b.n	8002f9c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002dcc:	4b75      	ldr	r3, [pc, #468]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1ec>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f003 0307 	and.w	r3, r3, #7
 8002dd4:	683a      	ldr	r2, [r7, #0]
 8002dd6:	429a      	cmp	r2, r3
 8002dd8:	d910      	bls.n	8002dfc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dda:	4b72      	ldr	r3, [pc, #456]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1ec>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f023 0207 	bic.w	r2, r3, #7
 8002de2:	4970      	ldr	r1, [pc, #448]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1ec>)
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	4313      	orrs	r3, r2
 8002de8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dea:	4b6e      	ldr	r3, [pc, #440]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1ec>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f003 0307 	and.w	r3, r3, #7
 8002df2:	683a      	ldr	r2, [r7, #0]
 8002df4:	429a      	cmp	r2, r3
 8002df6:	d001      	beq.n	8002dfc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002df8:	2301      	movs	r3, #1
 8002dfa:	e0cf      	b.n	8002f9c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	f003 0302 	and.w	r3, r3, #2
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d010      	beq.n	8002e2a <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	689a      	ldr	r2, [r3, #8]
 8002e0c:	4b66      	ldr	r3, [pc, #408]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002e14:	429a      	cmp	r2, r3
 8002e16:	d908      	bls.n	8002e2a <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e18:	4b63      	ldr	r3, [pc, #396]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	4960      	ldr	r1, [pc, #384]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002e26:	4313      	orrs	r3, r2
 8002e28:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f003 0301 	and.w	r3, r3, #1
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d04c      	beq.n	8002ed0 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	2b03      	cmp	r3, #3
 8002e3c:	d107      	bne.n	8002e4e <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e3e:	4b5a      	ldr	r3, [pc, #360]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d121      	bne.n	8002e8e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	e0a6      	b.n	8002f9c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	685b      	ldr	r3, [r3, #4]
 8002e52:	2b02      	cmp	r3, #2
 8002e54:	d107      	bne.n	8002e66 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e56:	4b54      	ldr	r3, [pc, #336]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d115      	bne.n	8002e8e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e62:	2301      	movs	r3, #1
 8002e64:	e09a      	b.n	8002f9c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d107      	bne.n	8002e7e <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002e6e:	4b4e      	ldr	r3, [pc, #312]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	f003 0302 	and.w	r3, r3, #2
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d109      	bne.n	8002e8e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	e08e      	b.n	8002f9c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e7e:	4b4a      	ldr	r3, [pc, #296]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d101      	bne.n	8002e8e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	e086      	b.n	8002f9c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002e8e:	4b46      	ldr	r3, [pc, #280]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002e90:	689b      	ldr	r3, [r3, #8]
 8002e92:	f023 0203 	bic.w	r2, r3, #3
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	4943      	ldr	r1, [pc, #268]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ea0:	f7ff f802 	bl	8001ea8 <HAL_GetTick>
 8002ea4:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ea6:	e00a      	b.n	8002ebe <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ea8:	f7fe fffe 	bl	8001ea8 <HAL_GetTick>
 8002eac:	4602      	mov	r2, r0
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	1ad3      	subs	r3, r2, r3
 8002eb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d901      	bls.n	8002ebe <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002eba:	2303      	movs	r3, #3
 8002ebc:	e06e      	b.n	8002f9c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ebe:	4b3a      	ldr	r3, [pc, #232]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002ec0:	689b      	ldr	r3, [r3, #8]
 8002ec2:	f003 020c 	and.w	r2, r3, #12
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d1eb      	bne.n	8002ea8 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	f003 0302 	and.w	r3, r3, #2
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d010      	beq.n	8002efe <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	689a      	ldr	r2, [r3, #8]
 8002ee0:	4b31      	ldr	r3, [pc, #196]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002ee8:	429a      	cmp	r2, r3
 8002eea:	d208      	bcs.n	8002efe <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002eec:	4b2e      	ldr	r3, [pc, #184]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	689b      	ldr	r3, [r3, #8]
 8002ef8:	492b      	ldr	r1, [pc, #172]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002efa:	4313      	orrs	r3, r2
 8002efc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002efe:	4b29      	ldr	r3, [pc, #164]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1ec>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	f003 0307 	and.w	r3, r3, #7
 8002f06:	683a      	ldr	r2, [r7, #0]
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	d210      	bcs.n	8002f2e <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f0c:	4b25      	ldr	r3, [pc, #148]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1ec>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f023 0207 	bic.w	r2, r3, #7
 8002f14:	4923      	ldr	r1, [pc, #140]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1ec>)
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f1c:	4b21      	ldr	r3, [pc, #132]	@ (8002fa4 <HAL_RCC_ClockConfig+0x1ec>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	f003 0307 	and.w	r3, r3, #7
 8002f24:	683a      	ldr	r2, [r7, #0]
 8002f26:	429a      	cmp	r2, r3
 8002f28:	d001      	beq.n	8002f2e <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e036      	b.n	8002f9c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f003 0304 	and.w	r3, r3, #4
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d008      	beq.n	8002f4c <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f3a:	4b1b      	ldr	r3, [pc, #108]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	68db      	ldr	r3, [r3, #12]
 8002f46:	4918      	ldr	r1, [pc, #96]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f003 0308 	and.w	r3, r3, #8
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d009      	beq.n	8002f6c <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002f58:	4b13      	ldr	r3, [pc, #76]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002f5a:	689b      	ldr	r3, [r3, #8]
 8002f5c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	691b      	ldr	r3, [r3, #16]
 8002f64:	00db      	lsls	r3, r3, #3
 8002f66:	4910      	ldr	r1, [pc, #64]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002f68:	4313      	orrs	r3, r2
 8002f6a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f6c:	f000 f824 	bl	8002fb8 <HAL_RCC_GetSysClockFreq>
 8002f70:	4602      	mov	r2, r0
 8002f72:	4b0d      	ldr	r3, [pc, #52]	@ (8002fa8 <HAL_RCC_ClockConfig+0x1f0>)
 8002f74:	689b      	ldr	r3, [r3, #8]
 8002f76:	091b      	lsrs	r3, r3, #4
 8002f78:	f003 030f 	and.w	r3, r3, #15
 8002f7c:	490b      	ldr	r1, [pc, #44]	@ (8002fac <HAL_RCC_ClockConfig+0x1f4>)
 8002f7e:	5ccb      	ldrb	r3, [r1, r3]
 8002f80:	f003 031f 	and.w	r3, r3, #31
 8002f84:	fa22 f303 	lsr.w	r3, r2, r3
 8002f88:	4a09      	ldr	r2, [pc, #36]	@ (8002fb0 <HAL_RCC_ClockConfig+0x1f8>)
 8002f8a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002f8c:	4b09      	ldr	r3, [pc, #36]	@ (8002fb4 <HAL_RCC_ClockConfig+0x1fc>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4618      	mov	r0, r3
 8002f92:	f7fd ff23 	bl	8000ddc <HAL_InitTick>
 8002f96:	4603      	mov	r3, r0
 8002f98:	72fb      	strb	r3, [r7, #11]

  return status;
 8002f9a:	7afb      	ldrb	r3, [r7, #11]
}
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	3710      	adds	r7, #16
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bd80      	pop	{r7, pc}
 8002fa4:	40022000 	.word	0x40022000
 8002fa8:	40021000 	.word	0x40021000
 8002fac:	08009758 	.word	0x08009758
 8002fb0:	20000020 	.word	0x20000020
 8002fb4:	20000024 	.word	0x20000024

08002fb8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b089      	sub	sp, #36	@ 0x24
 8002fbc:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	61fb      	str	r3, [r7, #28]
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002fc6:	4b3e      	ldr	r3, [pc, #248]	@ (80030c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	f003 030c 	and.w	r3, r3, #12
 8002fce:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002fd0:	4b3b      	ldr	r3, [pc, #236]	@ (80030c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	f003 0303 	and.w	r3, r3, #3
 8002fd8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002fda:	693b      	ldr	r3, [r7, #16]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d005      	beq.n	8002fec <HAL_RCC_GetSysClockFreq+0x34>
 8002fe0:	693b      	ldr	r3, [r7, #16]
 8002fe2:	2b0c      	cmp	r3, #12
 8002fe4:	d121      	bne.n	800302a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	2b01      	cmp	r3, #1
 8002fea:	d11e      	bne.n	800302a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002fec:	4b34      	ldr	r3, [pc, #208]	@ (80030c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f003 0308 	and.w	r3, r3, #8
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d107      	bne.n	8003008 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002ff8:	4b31      	ldr	r3, [pc, #196]	@ (80030c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8002ffa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ffe:	0a1b      	lsrs	r3, r3, #8
 8003000:	f003 030f 	and.w	r3, r3, #15
 8003004:	61fb      	str	r3, [r7, #28]
 8003006:	e005      	b.n	8003014 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003008:	4b2d      	ldr	r3, [pc, #180]	@ (80030c0 <HAL_RCC_GetSysClockFreq+0x108>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	091b      	lsrs	r3, r3, #4
 800300e:	f003 030f 	and.w	r3, r3, #15
 8003012:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003014:	4a2b      	ldr	r2, [pc, #172]	@ (80030c4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003016:	69fb      	ldr	r3, [r7, #28]
 8003018:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800301c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d10d      	bne.n	8003040 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003024:	69fb      	ldr	r3, [r7, #28]
 8003026:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003028:	e00a      	b.n	8003040 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	2b04      	cmp	r3, #4
 800302e:	d102      	bne.n	8003036 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003030:	4b25      	ldr	r3, [pc, #148]	@ (80030c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003032:	61bb      	str	r3, [r7, #24]
 8003034:	e004      	b.n	8003040 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	2b08      	cmp	r3, #8
 800303a:	d101      	bne.n	8003040 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800303c:	4b23      	ldr	r3, [pc, #140]	@ (80030cc <HAL_RCC_GetSysClockFreq+0x114>)
 800303e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003040:	693b      	ldr	r3, [r7, #16]
 8003042:	2b0c      	cmp	r3, #12
 8003044:	d134      	bne.n	80030b0 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003046:	4b1e      	ldr	r3, [pc, #120]	@ (80030c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003048:	68db      	ldr	r3, [r3, #12]
 800304a:	f003 0303 	and.w	r3, r3, #3
 800304e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	2b02      	cmp	r3, #2
 8003054:	d003      	beq.n	800305e <HAL_RCC_GetSysClockFreq+0xa6>
 8003056:	68bb      	ldr	r3, [r7, #8]
 8003058:	2b03      	cmp	r3, #3
 800305a:	d003      	beq.n	8003064 <HAL_RCC_GetSysClockFreq+0xac>
 800305c:	e005      	b.n	800306a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800305e:	4b1a      	ldr	r3, [pc, #104]	@ (80030c8 <HAL_RCC_GetSysClockFreq+0x110>)
 8003060:	617b      	str	r3, [r7, #20]
      break;
 8003062:	e005      	b.n	8003070 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003064:	4b19      	ldr	r3, [pc, #100]	@ (80030cc <HAL_RCC_GetSysClockFreq+0x114>)
 8003066:	617b      	str	r3, [r7, #20]
      break;
 8003068:	e002      	b.n	8003070 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800306a:	69fb      	ldr	r3, [r7, #28]
 800306c:	617b      	str	r3, [r7, #20]
      break;
 800306e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003070:	4b13      	ldr	r3, [pc, #76]	@ (80030c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003072:	68db      	ldr	r3, [r3, #12]
 8003074:	091b      	lsrs	r3, r3, #4
 8003076:	f003 0307 	and.w	r3, r3, #7
 800307a:	3301      	adds	r3, #1
 800307c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800307e:	4b10      	ldr	r3, [pc, #64]	@ (80030c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003080:	68db      	ldr	r3, [r3, #12]
 8003082:	0a1b      	lsrs	r3, r3, #8
 8003084:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003088:	697a      	ldr	r2, [r7, #20]
 800308a:	fb03 f202 	mul.w	r2, r3, r2
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	fbb2 f3f3 	udiv	r3, r2, r3
 8003094:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003096:	4b0a      	ldr	r3, [pc, #40]	@ (80030c0 <HAL_RCC_GetSysClockFreq+0x108>)
 8003098:	68db      	ldr	r3, [r3, #12]
 800309a:	0e5b      	lsrs	r3, r3, #25
 800309c:	f003 0303 	and.w	r3, r3, #3
 80030a0:	3301      	adds	r3, #1
 80030a2:	005b      	lsls	r3, r3, #1
 80030a4:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80030a6:	697a      	ldr	r2, [r7, #20]
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80030ae:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80030b0:	69bb      	ldr	r3, [r7, #24]
}
 80030b2:	4618      	mov	r0, r3
 80030b4:	3724      	adds	r7, #36	@ 0x24
 80030b6:	46bd      	mov	sp, r7
 80030b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030bc:	4770      	bx	lr
 80030be:	bf00      	nop
 80030c0:	40021000 	.word	0x40021000
 80030c4:	08009770 	.word	0x08009770
 80030c8:	00f42400 	.word	0x00f42400
 80030cc:	007a1200 	.word	0x007a1200

080030d0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030d0:	b480      	push	{r7}
 80030d2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030d4:	4b03      	ldr	r3, [pc, #12]	@ (80030e4 <HAL_RCC_GetHCLKFreq+0x14>)
 80030d6:	681b      	ldr	r3, [r3, #0]
}
 80030d8:	4618      	mov	r0, r3
 80030da:	46bd      	mov	sp, r7
 80030dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e0:	4770      	bx	lr
 80030e2:	bf00      	nop
 80030e4:	20000020 	.word	0x20000020

080030e8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80030ec:	f7ff fff0 	bl	80030d0 <HAL_RCC_GetHCLKFreq>
 80030f0:	4602      	mov	r2, r0
 80030f2:	4b06      	ldr	r3, [pc, #24]	@ (800310c <HAL_RCC_GetPCLK1Freq+0x24>)
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	0a1b      	lsrs	r3, r3, #8
 80030f8:	f003 0307 	and.w	r3, r3, #7
 80030fc:	4904      	ldr	r1, [pc, #16]	@ (8003110 <HAL_RCC_GetPCLK1Freq+0x28>)
 80030fe:	5ccb      	ldrb	r3, [r1, r3]
 8003100:	f003 031f 	and.w	r3, r3, #31
 8003104:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003108:	4618      	mov	r0, r3
 800310a:	bd80      	pop	{r7, pc}
 800310c:	40021000 	.word	0x40021000
 8003110:	08009768 	.word	0x08009768

08003114 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003118:	f7ff ffda 	bl	80030d0 <HAL_RCC_GetHCLKFreq>
 800311c:	4602      	mov	r2, r0
 800311e:	4b06      	ldr	r3, [pc, #24]	@ (8003138 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003120:	689b      	ldr	r3, [r3, #8]
 8003122:	0adb      	lsrs	r3, r3, #11
 8003124:	f003 0307 	and.w	r3, r3, #7
 8003128:	4904      	ldr	r1, [pc, #16]	@ (800313c <HAL_RCC_GetPCLK2Freq+0x28>)
 800312a:	5ccb      	ldrb	r3, [r1, r3]
 800312c:	f003 031f 	and.w	r3, r3, #31
 8003130:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003134:	4618      	mov	r0, r3
 8003136:	bd80      	pop	{r7, pc}
 8003138:	40021000 	.word	0x40021000
 800313c:	08009768 	.word	0x08009768

08003140 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003140:	b480      	push	{r7}
 8003142:	b083      	sub	sp, #12
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
 8003148:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	220f      	movs	r2, #15
 800314e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8003150:	4b12      	ldr	r3, [pc, #72]	@ (800319c <HAL_RCC_GetClockConfig+0x5c>)
 8003152:	689b      	ldr	r3, [r3, #8]
 8003154:	f003 0203 	and.w	r2, r3, #3
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800315c:	4b0f      	ldr	r3, [pc, #60]	@ (800319c <HAL_RCC_GetClockConfig+0x5c>)
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8003168:	4b0c      	ldr	r3, [pc, #48]	@ (800319c <HAL_RCC_GetClockConfig+0x5c>)
 800316a:	689b      	ldr	r3, [r3, #8]
 800316c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8003174:	4b09      	ldr	r3, [pc, #36]	@ (800319c <HAL_RCC_GetClockConfig+0x5c>)
 8003176:	689b      	ldr	r3, [r3, #8]
 8003178:	08db      	lsrs	r3, r3, #3
 800317a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8003182:	4b07      	ldr	r3, [pc, #28]	@ (80031a0 <HAL_RCC_GetClockConfig+0x60>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f003 0207 	and.w	r2, r3, #7
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	601a      	str	r2, [r3, #0]
}
 800318e:	bf00      	nop
 8003190:	370c      	adds	r7, #12
 8003192:	46bd      	mov	sp, r7
 8003194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003198:	4770      	bx	lr
 800319a:	bf00      	nop
 800319c:	40021000 	.word	0x40021000
 80031a0:	40022000 	.word	0x40022000

080031a4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b086      	sub	sp, #24
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80031ac:	2300      	movs	r3, #0
 80031ae:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80031b0:	4b2a      	ldr	r3, [pc, #168]	@ (800325c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d003      	beq.n	80031c4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80031bc:	f7ff f9bc 	bl	8002538 <HAL_PWREx_GetVoltageRange>
 80031c0:	6178      	str	r0, [r7, #20]
 80031c2:	e014      	b.n	80031ee <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80031c4:	4b25      	ldr	r3, [pc, #148]	@ (800325c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031c8:	4a24      	ldr	r2, [pc, #144]	@ (800325c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80031d0:	4b22      	ldr	r3, [pc, #136]	@ (800325c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031d8:	60fb      	str	r3, [r7, #12]
 80031da:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80031dc:	f7ff f9ac 	bl	8002538 <HAL_PWREx_GetVoltageRange>
 80031e0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80031e2:	4b1e      	ldr	r3, [pc, #120]	@ (800325c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031e6:	4a1d      	ldr	r2, [pc, #116]	@ (800325c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80031e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80031ec:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80031ee:	697b      	ldr	r3, [r7, #20]
 80031f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031f4:	d10b      	bne.n	800320e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2b80      	cmp	r3, #128	@ 0x80
 80031fa:	d919      	bls.n	8003230 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2ba0      	cmp	r3, #160	@ 0xa0
 8003200:	d902      	bls.n	8003208 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003202:	2302      	movs	r3, #2
 8003204:	613b      	str	r3, [r7, #16]
 8003206:	e013      	b.n	8003230 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003208:	2301      	movs	r3, #1
 800320a:	613b      	str	r3, [r7, #16]
 800320c:	e010      	b.n	8003230 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2b80      	cmp	r3, #128	@ 0x80
 8003212:	d902      	bls.n	800321a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003214:	2303      	movs	r3, #3
 8003216:	613b      	str	r3, [r7, #16]
 8003218:	e00a      	b.n	8003230 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2b80      	cmp	r3, #128	@ 0x80
 800321e:	d102      	bne.n	8003226 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003220:	2302      	movs	r3, #2
 8003222:	613b      	str	r3, [r7, #16]
 8003224:	e004      	b.n	8003230 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2b70      	cmp	r3, #112	@ 0x70
 800322a:	d101      	bne.n	8003230 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800322c:	2301      	movs	r3, #1
 800322e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003230:	4b0b      	ldr	r3, [pc, #44]	@ (8003260 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f023 0207 	bic.w	r2, r3, #7
 8003238:	4909      	ldr	r1, [pc, #36]	@ (8003260 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800323a:	693b      	ldr	r3, [r7, #16]
 800323c:	4313      	orrs	r3, r2
 800323e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003240:	4b07      	ldr	r3, [pc, #28]	@ (8003260 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f003 0307 	and.w	r3, r3, #7
 8003248:	693a      	ldr	r2, [r7, #16]
 800324a:	429a      	cmp	r2, r3
 800324c:	d001      	beq.n	8003252 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e000      	b.n	8003254 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003252:	2300      	movs	r3, #0
}
 8003254:	4618      	mov	r0, r3
 8003256:	3718      	adds	r7, #24
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}
 800325c:	40021000 	.word	0x40021000
 8003260:	40022000 	.word	0x40022000

08003264 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003264:	b580      	push	{r7, lr}
 8003266:	b086      	sub	sp, #24
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800326c:	2300      	movs	r3, #0
 800326e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003270:	2300      	movs	r3, #0
 8003272:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800327c:	2b00      	cmp	r3, #0
 800327e:	d041      	beq.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003284:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003288:	d02a      	beq.n	80032e0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800328a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800328e:	d824      	bhi.n	80032da <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003290:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003294:	d008      	beq.n	80032a8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003296:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800329a:	d81e      	bhi.n	80032da <HAL_RCCEx_PeriphCLKConfig+0x76>
 800329c:	2b00      	cmp	r3, #0
 800329e:	d00a      	beq.n	80032b6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 80032a0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80032a4:	d010      	beq.n	80032c8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80032a6:	e018      	b.n	80032da <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80032a8:	4b86      	ldr	r3, [pc, #536]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032aa:	68db      	ldr	r3, [r3, #12]
 80032ac:	4a85      	ldr	r2, [pc, #532]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032b2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80032b4:	e015      	b.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	3304      	adds	r3, #4
 80032ba:	2100      	movs	r1, #0
 80032bc:	4618      	mov	r0, r3
 80032be:	f000 fabb 	bl	8003838 <RCCEx_PLLSAI1_Config>
 80032c2:	4603      	mov	r3, r0
 80032c4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80032c6:	e00c      	b.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	3320      	adds	r3, #32
 80032cc:	2100      	movs	r1, #0
 80032ce:	4618      	mov	r0, r3
 80032d0:	f000 fba6 	bl	8003a20 <RCCEx_PLLSAI2_Config>
 80032d4:	4603      	mov	r3, r0
 80032d6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80032d8:	e003      	b.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80032da:	2301      	movs	r3, #1
 80032dc:	74fb      	strb	r3, [r7, #19]
      break;
 80032de:	e000      	b.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80032e0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80032e2:	7cfb      	ldrb	r3, [r7, #19]
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d10b      	bne.n	8003300 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80032e8:	4b76      	ldr	r3, [pc, #472]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032ee:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80032f6:	4973      	ldr	r1, [pc, #460]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032f8:	4313      	orrs	r3, r2
 80032fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80032fe:	e001      	b.n	8003304 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003300:	7cfb      	ldrb	r3, [r7, #19]
 8003302:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800330c:	2b00      	cmp	r3, #0
 800330e:	d041      	beq.n	8003394 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003314:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003318:	d02a      	beq.n	8003370 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800331a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800331e:	d824      	bhi.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003320:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003324:	d008      	beq.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003326:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800332a:	d81e      	bhi.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x106>
 800332c:	2b00      	cmp	r3, #0
 800332e:	d00a      	beq.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003330:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003334:	d010      	beq.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003336:	e018      	b.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003338:	4b62      	ldr	r3, [pc, #392]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800333a:	68db      	ldr	r3, [r3, #12]
 800333c:	4a61      	ldr	r2, [pc, #388]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800333e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003342:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003344:	e015      	b.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	3304      	adds	r3, #4
 800334a:	2100      	movs	r1, #0
 800334c:	4618      	mov	r0, r3
 800334e:	f000 fa73 	bl	8003838 <RCCEx_PLLSAI1_Config>
 8003352:	4603      	mov	r3, r0
 8003354:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003356:	e00c      	b.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	3320      	adds	r3, #32
 800335c:	2100      	movs	r1, #0
 800335e:	4618      	mov	r0, r3
 8003360:	f000 fb5e 	bl	8003a20 <RCCEx_PLLSAI2_Config>
 8003364:	4603      	mov	r3, r0
 8003366:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003368:	e003      	b.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	74fb      	strb	r3, [r7, #19]
      break;
 800336e:	e000      	b.n	8003372 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003370:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003372:	7cfb      	ldrb	r3, [r7, #19]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d10b      	bne.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003378:	4b52      	ldr	r3, [pc, #328]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800337a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800337e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003386:	494f      	ldr	r1, [pc, #316]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003388:	4313      	orrs	r3, r2
 800338a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800338e:	e001      	b.n	8003394 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003390:	7cfb      	ldrb	r3, [r7, #19]
 8003392:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800339c:	2b00      	cmp	r3, #0
 800339e:	f000 80a0 	beq.w	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033a2:	2300      	movs	r3, #0
 80033a4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80033a6:	4b47      	ldr	r3, [pc, #284]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d101      	bne.n	80033b6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 80033b2:	2301      	movs	r3, #1
 80033b4:	e000      	b.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80033b6:	2300      	movs	r3, #0
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d00d      	beq.n	80033d8 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033bc:	4b41      	ldr	r3, [pc, #260]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033c0:	4a40      	ldr	r2, [pc, #256]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80033c8:	4b3e      	ldr	r3, [pc, #248]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80033ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033d0:	60bb      	str	r3, [r7, #8]
 80033d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033d4:	2301      	movs	r3, #1
 80033d6:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033d8:	4b3b      	ldr	r3, [pc, #236]	@ (80034c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a3a      	ldr	r2, [pc, #232]	@ (80034c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80033de:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033e2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80033e4:	f7fe fd60 	bl	8001ea8 <HAL_GetTick>
 80033e8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80033ea:	e009      	b.n	8003400 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033ec:	f7fe fd5c 	bl	8001ea8 <HAL_GetTick>
 80033f0:	4602      	mov	r2, r0
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	1ad3      	subs	r3, r2, r3
 80033f6:	2b02      	cmp	r3, #2
 80033f8:	d902      	bls.n	8003400 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 80033fa:	2303      	movs	r3, #3
 80033fc:	74fb      	strb	r3, [r7, #19]
        break;
 80033fe:	e005      	b.n	800340c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003400:	4b31      	ldr	r3, [pc, #196]	@ (80034c8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003408:	2b00      	cmp	r3, #0
 800340a:	d0ef      	beq.n	80033ec <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 800340c:	7cfb      	ldrb	r3, [r7, #19]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d15c      	bne.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003412:	4b2c      	ldr	r3, [pc, #176]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003414:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003418:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800341c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800341e:	697b      	ldr	r3, [r7, #20]
 8003420:	2b00      	cmp	r3, #0
 8003422:	d01f      	beq.n	8003464 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800342a:	697a      	ldr	r2, [r7, #20]
 800342c:	429a      	cmp	r2, r3
 800342e:	d019      	beq.n	8003464 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003430:	4b24      	ldr	r3, [pc, #144]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003432:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003436:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800343a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800343c:	4b21      	ldr	r3, [pc, #132]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800343e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003442:	4a20      	ldr	r2, [pc, #128]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003444:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003448:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800344c:	4b1d      	ldr	r3, [pc, #116]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800344e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003452:	4a1c      	ldr	r2, [pc, #112]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003454:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003458:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800345c:	4a19      	ldr	r2, [pc, #100]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	f003 0301 	and.w	r3, r3, #1
 800346a:	2b00      	cmp	r3, #0
 800346c:	d016      	beq.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800346e:	f7fe fd1b 	bl	8001ea8 <HAL_GetTick>
 8003472:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003474:	e00b      	b.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003476:	f7fe fd17 	bl	8001ea8 <HAL_GetTick>
 800347a:	4602      	mov	r2, r0
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	1ad3      	subs	r3, r2, r3
 8003480:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003484:	4293      	cmp	r3, r2
 8003486:	d902      	bls.n	800348e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003488:	2303      	movs	r3, #3
 800348a:	74fb      	strb	r3, [r7, #19]
            break;
 800348c:	e006      	b.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800348e:	4b0d      	ldr	r3, [pc, #52]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003490:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003494:	f003 0302 	and.w	r3, r3, #2
 8003498:	2b00      	cmp	r3, #0
 800349a:	d0ec      	beq.n	8003476 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800349c:	7cfb      	ldrb	r3, [r7, #19]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d10c      	bne.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80034a2:	4b08      	ldr	r3, [pc, #32]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034a8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80034b2:	4904      	ldr	r1, [pc, #16]	@ (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80034b4:	4313      	orrs	r3, r2
 80034b6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80034ba:	e009      	b.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80034bc:	7cfb      	ldrb	r3, [r7, #19]
 80034be:	74bb      	strb	r3, [r7, #18]
 80034c0:	e006      	b.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80034c2:	bf00      	nop
 80034c4:	40021000 	.word	0x40021000
 80034c8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034cc:	7cfb      	ldrb	r3, [r7, #19]
 80034ce:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034d0:	7c7b      	ldrb	r3, [r7, #17]
 80034d2:	2b01      	cmp	r3, #1
 80034d4:	d105      	bne.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034d6:	4b9e      	ldr	r3, [pc, #632]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034da:	4a9d      	ldr	r2, [pc, #628]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034dc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034e0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f003 0301 	and.w	r3, r3, #1
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d00a      	beq.n	8003504 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80034ee:	4b98      	ldr	r3, [pc, #608]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034f4:	f023 0203 	bic.w	r2, r3, #3
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80034fc:	4994      	ldr	r1, [pc, #592]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034fe:	4313      	orrs	r3, r2
 8003500:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f003 0302 	and.w	r3, r3, #2
 800350c:	2b00      	cmp	r3, #0
 800350e:	d00a      	beq.n	8003526 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003510:	4b8f      	ldr	r3, [pc, #572]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003512:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003516:	f023 020c 	bic.w	r2, r3, #12
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800351e:	498c      	ldr	r1, [pc, #560]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003520:	4313      	orrs	r3, r2
 8003522:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 0304 	and.w	r3, r3, #4
 800352e:	2b00      	cmp	r3, #0
 8003530:	d00a      	beq.n	8003548 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003532:	4b87      	ldr	r3, [pc, #540]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003534:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003538:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003540:	4983      	ldr	r1, [pc, #524]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003542:	4313      	orrs	r3, r2
 8003544:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f003 0308 	and.w	r3, r3, #8
 8003550:	2b00      	cmp	r3, #0
 8003552:	d00a      	beq.n	800356a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003554:	4b7e      	ldr	r3, [pc, #504]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003556:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800355a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003562:	497b      	ldr	r1, [pc, #492]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003564:	4313      	orrs	r3, r2
 8003566:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f003 0310 	and.w	r3, r3, #16
 8003572:	2b00      	cmp	r3, #0
 8003574:	d00a      	beq.n	800358c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003576:	4b76      	ldr	r3, [pc, #472]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003578:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800357c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003584:	4972      	ldr	r1, [pc, #456]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003586:	4313      	orrs	r3, r2
 8003588:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f003 0320 	and.w	r3, r3, #32
 8003594:	2b00      	cmp	r3, #0
 8003596:	d00a      	beq.n	80035ae <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003598:	4b6d      	ldr	r3, [pc, #436]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800359a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800359e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80035a6:	496a      	ldr	r1, [pc, #424]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035a8:	4313      	orrs	r3, r2
 80035aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d00a      	beq.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80035ba:	4b65      	ldr	r3, [pc, #404]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035c0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035c8:	4961      	ldr	r1, [pc, #388]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035ca:	4313      	orrs	r3, r2
 80035cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d00a      	beq.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80035dc:	4b5c      	ldr	r3, [pc, #368]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035e2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035ea:	4959      	ldr	r1, [pc, #356]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035ec:	4313      	orrs	r3, r2
 80035ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d00a      	beq.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80035fe:	4b54      	ldr	r3, [pc, #336]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003600:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003604:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800360c:	4950      	ldr	r1, [pc, #320]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800360e:	4313      	orrs	r3, r2
 8003610:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800361c:	2b00      	cmp	r3, #0
 800361e:	d00a      	beq.n	8003636 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003620:	4b4b      	ldr	r3, [pc, #300]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003622:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003626:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800362e:	4948      	ldr	r1, [pc, #288]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003630:	4313      	orrs	r3, r2
 8003632:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800363e:	2b00      	cmp	r3, #0
 8003640:	d00a      	beq.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003642:	4b43      	ldr	r3, [pc, #268]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003644:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003648:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003650:	493f      	ldr	r1, [pc, #252]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003652:	4313      	orrs	r3, r2
 8003654:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003660:	2b00      	cmp	r3, #0
 8003662:	d028      	beq.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003664:	4b3a      	ldr	r3, [pc, #232]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003666:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800366a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003672:	4937      	ldr	r1, [pc, #220]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003674:	4313      	orrs	r3, r2
 8003676:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800367e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003682:	d106      	bne.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003684:	4b32      	ldr	r3, [pc, #200]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003686:	68db      	ldr	r3, [r3, #12]
 8003688:	4a31      	ldr	r2, [pc, #196]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800368a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800368e:	60d3      	str	r3, [r2, #12]
 8003690:	e011      	b.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003696:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800369a:	d10c      	bne.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	3304      	adds	r3, #4
 80036a0:	2101      	movs	r1, #1
 80036a2:	4618      	mov	r0, r3
 80036a4:	f000 f8c8 	bl	8003838 <RCCEx_PLLSAI1_Config>
 80036a8:	4603      	mov	r3, r0
 80036aa:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80036ac:	7cfb      	ldrb	r3, [r7, #19]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d001      	beq.n	80036b6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80036b2:	7cfb      	ldrb	r3, [r7, #19]
 80036b4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d028      	beq.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80036c2:	4b23      	ldr	r3, [pc, #140]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036c8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036d0:	491f      	ldr	r1, [pc, #124]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036d2:	4313      	orrs	r3, r2
 80036d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036dc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80036e0:	d106      	bne.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036e2:	4b1b      	ldr	r3, [pc, #108]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036e4:	68db      	ldr	r3, [r3, #12]
 80036e6:	4a1a      	ldr	r2, [pc, #104]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80036e8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80036ec:	60d3      	str	r3, [r2, #12]
 80036ee:	e011      	b.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036f4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80036f8:	d10c      	bne.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	3304      	adds	r3, #4
 80036fe:	2101      	movs	r1, #1
 8003700:	4618      	mov	r0, r3
 8003702:	f000 f899 	bl	8003838 <RCCEx_PLLSAI1_Config>
 8003706:	4603      	mov	r3, r0
 8003708:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800370a:	7cfb      	ldrb	r3, [r7, #19]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d001      	beq.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003710:	7cfb      	ldrb	r3, [r7, #19]
 8003712:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800371c:	2b00      	cmp	r3, #0
 800371e:	d02b      	beq.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003720:	4b0b      	ldr	r3, [pc, #44]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003722:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003726:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800372e:	4908      	ldr	r1, [pc, #32]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003730:	4313      	orrs	r3, r2
 8003732:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800373a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800373e:	d109      	bne.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003740:	4b03      	ldr	r3, [pc, #12]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003742:	68db      	ldr	r3, [r3, #12]
 8003744:	4a02      	ldr	r2, [pc, #8]	@ (8003750 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003746:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800374a:	60d3      	str	r3, [r2, #12]
 800374c:	e014      	b.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800374e:	bf00      	nop
 8003750:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003758:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800375c:	d10c      	bne.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	3304      	adds	r3, #4
 8003762:	2101      	movs	r1, #1
 8003764:	4618      	mov	r0, r3
 8003766:	f000 f867 	bl	8003838 <RCCEx_PLLSAI1_Config>
 800376a:	4603      	mov	r3, r0
 800376c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800376e:	7cfb      	ldrb	r3, [r7, #19]
 8003770:	2b00      	cmp	r3, #0
 8003772:	d001      	beq.n	8003778 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003774:	7cfb      	ldrb	r3, [r7, #19]
 8003776:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003780:	2b00      	cmp	r3, #0
 8003782:	d02f      	beq.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003784:	4b2b      	ldr	r3, [pc, #172]	@ (8003834 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003786:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800378a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003792:	4928      	ldr	r1, [pc, #160]	@ (8003834 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003794:	4313      	orrs	r3, r2
 8003796:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800379e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80037a2:	d10d      	bne.n	80037c0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	3304      	adds	r3, #4
 80037a8:	2102      	movs	r1, #2
 80037aa:	4618      	mov	r0, r3
 80037ac:	f000 f844 	bl	8003838 <RCCEx_PLLSAI1_Config>
 80037b0:	4603      	mov	r3, r0
 80037b2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80037b4:	7cfb      	ldrb	r3, [r7, #19]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d014      	beq.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80037ba:	7cfb      	ldrb	r3, [r7, #19]
 80037bc:	74bb      	strb	r3, [r7, #18]
 80037be:	e011      	b.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80037c4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80037c8:	d10c      	bne.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	3320      	adds	r3, #32
 80037ce:	2102      	movs	r1, #2
 80037d0:	4618      	mov	r0, r3
 80037d2:	f000 f925 	bl	8003a20 <RCCEx_PLLSAI2_Config>
 80037d6:	4603      	mov	r3, r0
 80037d8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80037da:	7cfb      	ldrb	r3, [r7, #19]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d001      	beq.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80037e0:	7cfb      	ldrb	r3, [r7, #19]
 80037e2:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d00a      	beq.n	8003806 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80037f0:	4b10      	ldr	r3, [pc, #64]	@ (8003834 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80037f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037f6:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80037fe:	490d      	ldr	r1, [pc, #52]	@ (8003834 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003800:	4313      	orrs	r3, r2
 8003802:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800380e:	2b00      	cmp	r3, #0
 8003810:	d00b      	beq.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003812:	4b08      	ldr	r3, [pc, #32]	@ (8003834 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003814:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003818:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003822:	4904      	ldr	r1, [pc, #16]	@ (8003834 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003824:	4313      	orrs	r3, r2
 8003826:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800382a:	7cbb      	ldrb	r3, [r7, #18]
}
 800382c:	4618      	mov	r0, r3
 800382e:	3718      	adds	r7, #24
 8003830:	46bd      	mov	sp, r7
 8003832:	bd80      	pop	{r7, pc}
 8003834:	40021000 	.word	0x40021000

08003838 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003838:	b580      	push	{r7, lr}
 800383a:	b084      	sub	sp, #16
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
 8003840:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003842:	2300      	movs	r3, #0
 8003844:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003846:	4b75      	ldr	r3, [pc, #468]	@ (8003a1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003848:	68db      	ldr	r3, [r3, #12]
 800384a:	f003 0303 	and.w	r3, r3, #3
 800384e:	2b00      	cmp	r3, #0
 8003850:	d018      	beq.n	8003884 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003852:	4b72      	ldr	r3, [pc, #456]	@ (8003a1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003854:	68db      	ldr	r3, [r3, #12]
 8003856:	f003 0203 	and.w	r2, r3, #3
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	429a      	cmp	r2, r3
 8003860:	d10d      	bne.n	800387e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
       ||
 8003866:	2b00      	cmp	r3, #0
 8003868:	d009      	beq.n	800387e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800386a:	4b6c      	ldr	r3, [pc, #432]	@ (8003a1c <RCCEx_PLLSAI1_Config+0x1e4>)
 800386c:	68db      	ldr	r3, [r3, #12]
 800386e:	091b      	lsrs	r3, r3, #4
 8003870:	f003 0307 	and.w	r3, r3, #7
 8003874:	1c5a      	adds	r2, r3, #1
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	685b      	ldr	r3, [r3, #4]
       ||
 800387a:	429a      	cmp	r2, r3
 800387c:	d047      	beq.n	800390e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800387e:	2301      	movs	r3, #1
 8003880:	73fb      	strb	r3, [r7, #15]
 8003882:	e044      	b.n	800390e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	2b03      	cmp	r3, #3
 800388a:	d018      	beq.n	80038be <RCCEx_PLLSAI1_Config+0x86>
 800388c:	2b03      	cmp	r3, #3
 800388e:	d825      	bhi.n	80038dc <RCCEx_PLLSAI1_Config+0xa4>
 8003890:	2b01      	cmp	r3, #1
 8003892:	d002      	beq.n	800389a <RCCEx_PLLSAI1_Config+0x62>
 8003894:	2b02      	cmp	r3, #2
 8003896:	d009      	beq.n	80038ac <RCCEx_PLLSAI1_Config+0x74>
 8003898:	e020      	b.n	80038dc <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800389a:	4b60      	ldr	r3, [pc, #384]	@ (8003a1c <RCCEx_PLLSAI1_Config+0x1e4>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f003 0302 	and.w	r3, r3, #2
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d11d      	bne.n	80038e2 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038aa:	e01a      	b.n	80038e2 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80038ac:	4b5b      	ldr	r3, [pc, #364]	@ (8003a1c <RCCEx_PLLSAI1_Config+0x1e4>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d116      	bne.n	80038e6 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80038b8:	2301      	movs	r3, #1
 80038ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038bc:	e013      	b.n	80038e6 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80038be:	4b57      	ldr	r3, [pc, #348]	@ (8003a1c <RCCEx_PLLSAI1_Config+0x1e4>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d10f      	bne.n	80038ea <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80038ca:	4b54      	ldr	r3, [pc, #336]	@ (8003a1c <RCCEx_PLLSAI1_Config+0x1e4>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d109      	bne.n	80038ea <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80038da:	e006      	b.n	80038ea <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 80038dc:	2301      	movs	r3, #1
 80038de:	73fb      	strb	r3, [r7, #15]
      break;
 80038e0:	e004      	b.n	80038ec <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80038e2:	bf00      	nop
 80038e4:	e002      	b.n	80038ec <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80038e6:	bf00      	nop
 80038e8:	e000      	b.n	80038ec <RCCEx_PLLSAI1_Config+0xb4>
      break;
 80038ea:	bf00      	nop
    }

    if(status == HAL_OK)
 80038ec:	7bfb      	ldrb	r3, [r7, #15]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d10d      	bne.n	800390e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80038f2:	4b4a      	ldr	r3, [pc, #296]	@ (8003a1c <RCCEx_PLLSAI1_Config+0x1e4>)
 80038f4:	68db      	ldr	r3, [r3, #12]
 80038f6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6819      	ldr	r1, [r3, #0]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	3b01      	subs	r3, #1
 8003904:	011b      	lsls	r3, r3, #4
 8003906:	430b      	orrs	r3, r1
 8003908:	4944      	ldr	r1, [pc, #272]	@ (8003a1c <RCCEx_PLLSAI1_Config+0x1e4>)
 800390a:	4313      	orrs	r3, r2
 800390c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800390e:	7bfb      	ldrb	r3, [r7, #15]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d17d      	bne.n	8003a10 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003914:	4b41      	ldr	r3, [pc, #260]	@ (8003a1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a40      	ldr	r2, [pc, #256]	@ (8003a1c <RCCEx_PLLSAI1_Config+0x1e4>)
 800391a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800391e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003920:	f7fe fac2 	bl	8001ea8 <HAL_GetTick>
 8003924:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003926:	e009      	b.n	800393c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003928:	f7fe fabe 	bl	8001ea8 <HAL_GetTick>
 800392c:	4602      	mov	r2, r0
 800392e:	68bb      	ldr	r3, [r7, #8]
 8003930:	1ad3      	subs	r3, r2, r3
 8003932:	2b02      	cmp	r3, #2
 8003934:	d902      	bls.n	800393c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003936:	2303      	movs	r3, #3
 8003938:	73fb      	strb	r3, [r7, #15]
        break;
 800393a:	e005      	b.n	8003948 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800393c:	4b37      	ldr	r3, [pc, #220]	@ (8003a1c <RCCEx_PLLSAI1_Config+0x1e4>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003944:	2b00      	cmp	r3, #0
 8003946:	d1ef      	bne.n	8003928 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003948:	7bfb      	ldrb	r3, [r7, #15]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d160      	bne.n	8003a10 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d111      	bne.n	8003978 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003954:	4b31      	ldr	r3, [pc, #196]	@ (8003a1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003956:	691b      	ldr	r3, [r3, #16]
 8003958:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800395c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003960:	687a      	ldr	r2, [r7, #4]
 8003962:	6892      	ldr	r2, [r2, #8]
 8003964:	0211      	lsls	r1, r2, #8
 8003966:	687a      	ldr	r2, [r7, #4]
 8003968:	68d2      	ldr	r2, [r2, #12]
 800396a:	0912      	lsrs	r2, r2, #4
 800396c:	0452      	lsls	r2, r2, #17
 800396e:	430a      	orrs	r2, r1
 8003970:	492a      	ldr	r1, [pc, #168]	@ (8003a1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003972:	4313      	orrs	r3, r2
 8003974:	610b      	str	r3, [r1, #16]
 8003976:	e027      	b.n	80039c8 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	2b01      	cmp	r3, #1
 800397c:	d112      	bne.n	80039a4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800397e:	4b27      	ldr	r3, [pc, #156]	@ (8003a1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003980:	691b      	ldr	r3, [r3, #16]
 8003982:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003986:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 800398a:	687a      	ldr	r2, [r7, #4]
 800398c:	6892      	ldr	r2, [r2, #8]
 800398e:	0211      	lsls	r1, r2, #8
 8003990:	687a      	ldr	r2, [r7, #4]
 8003992:	6912      	ldr	r2, [r2, #16]
 8003994:	0852      	lsrs	r2, r2, #1
 8003996:	3a01      	subs	r2, #1
 8003998:	0552      	lsls	r2, r2, #21
 800399a:	430a      	orrs	r2, r1
 800399c:	491f      	ldr	r1, [pc, #124]	@ (8003a1c <RCCEx_PLLSAI1_Config+0x1e4>)
 800399e:	4313      	orrs	r3, r2
 80039a0:	610b      	str	r3, [r1, #16]
 80039a2:	e011      	b.n	80039c8 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80039a4:	4b1d      	ldr	r3, [pc, #116]	@ (8003a1c <RCCEx_PLLSAI1_Config+0x1e4>)
 80039a6:	691b      	ldr	r3, [r3, #16]
 80039a8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80039ac:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80039b0:	687a      	ldr	r2, [r7, #4]
 80039b2:	6892      	ldr	r2, [r2, #8]
 80039b4:	0211      	lsls	r1, r2, #8
 80039b6:	687a      	ldr	r2, [r7, #4]
 80039b8:	6952      	ldr	r2, [r2, #20]
 80039ba:	0852      	lsrs	r2, r2, #1
 80039bc:	3a01      	subs	r2, #1
 80039be:	0652      	lsls	r2, r2, #25
 80039c0:	430a      	orrs	r2, r1
 80039c2:	4916      	ldr	r1, [pc, #88]	@ (8003a1c <RCCEx_PLLSAI1_Config+0x1e4>)
 80039c4:	4313      	orrs	r3, r2
 80039c6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80039c8:	4b14      	ldr	r3, [pc, #80]	@ (8003a1c <RCCEx_PLLSAI1_Config+0x1e4>)
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4a13      	ldr	r2, [pc, #76]	@ (8003a1c <RCCEx_PLLSAI1_Config+0x1e4>)
 80039ce:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80039d2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039d4:	f7fe fa68 	bl	8001ea8 <HAL_GetTick>
 80039d8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80039da:	e009      	b.n	80039f0 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80039dc:	f7fe fa64 	bl	8001ea8 <HAL_GetTick>
 80039e0:	4602      	mov	r2, r0
 80039e2:	68bb      	ldr	r3, [r7, #8]
 80039e4:	1ad3      	subs	r3, r2, r3
 80039e6:	2b02      	cmp	r3, #2
 80039e8:	d902      	bls.n	80039f0 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 80039ea:	2303      	movs	r3, #3
 80039ec:	73fb      	strb	r3, [r7, #15]
          break;
 80039ee:	e005      	b.n	80039fc <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80039f0:	4b0a      	ldr	r3, [pc, #40]	@ (8003a1c <RCCEx_PLLSAI1_Config+0x1e4>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d0ef      	beq.n	80039dc <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 80039fc:	7bfb      	ldrb	r3, [r7, #15]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d106      	bne.n	8003a10 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003a02:	4b06      	ldr	r3, [pc, #24]	@ (8003a1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a04:	691a      	ldr	r2, [r3, #16]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	699b      	ldr	r3, [r3, #24]
 8003a0a:	4904      	ldr	r1, [pc, #16]	@ (8003a1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8003a0c:	4313      	orrs	r3, r2
 8003a0e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003a10:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3710      	adds	r7, #16
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}
 8003a1a:	bf00      	nop
 8003a1c:	40021000 	.word	0x40021000

08003a20 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b084      	sub	sp, #16
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	6078      	str	r0, [r7, #4]
 8003a28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003a2e:	4b6a      	ldr	r3, [pc, #424]	@ (8003bd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a30:	68db      	ldr	r3, [r3, #12]
 8003a32:	f003 0303 	and.w	r3, r3, #3
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d018      	beq.n	8003a6c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003a3a:	4b67      	ldr	r3, [pc, #412]	@ (8003bd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a3c:	68db      	ldr	r3, [r3, #12]
 8003a3e:	f003 0203 	and.w	r2, r3, #3
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	429a      	cmp	r2, r3
 8003a48:	d10d      	bne.n	8003a66 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
       ||
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d009      	beq.n	8003a66 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003a52:	4b61      	ldr	r3, [pc, #388]	@ (8003bd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a54:	68db      	ldr	r3, [r3, #12]
 8003a56:	091b      	lsrs	r3, r3, #4
 8003a58:	f003 0307 	and.w	r3, r3, #7
 8003a5c:	1c5a      	adds	r2, r3, #1
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	685b      	ldr	r3, [r3, #4]
       ||
 8003a62:	429a      	cmp	r2, r3
 8003a64:	d047      	beq.n	8003af6 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003a66:	2301      	movs	r3, #1
 8003a68:	73fb      	strb	r3, [r7, #15]
 8003a6a:	e044      	b.n	8003af6 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	2b03      	cmp	r3, #3
 8003a72:	d018      	beq.n	8003aa6 <RCCEx_PLLSAI2_Config+0x86>
 8003a74:	2b03      	cmp	r3, #3
 8003a76:	d825      	bhi.n	8003ac4 <RCCEx_PLLSAI2_Config+0xa4>
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d002      	beq.n	8003a82 <RCCEx_PLLSAI2_Config+0x62>
 8003a7c:	2b02      	cmp	r3, #2
 8003a7e:	d009      	beq.n	8003a94 <RCCEx_PLLSAI2_Config+0x74>
 8003a80:	e020      	b.n	8003ac4 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003a82:	4b55      	ldr	r3, [pc, #340]	@ (8003bd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 0302 	and.w	r3, r3, #2
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d11d      	bne.n	8003aca <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003a92:	e01a      	b.n	8003aca <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003a94:	4b50      	ldr	r3, [pc, #320]	@ (8003bd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d116      	bne.n	8003ace <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003aa4:	e013      	b.n	8003ace <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003aa6:	4b4c      	ldr	r3, [pc, #304]	@ (8003bd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d10f      	bne.n	8003ad2 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003ab2:	4b49      	ldr	r3, [pc, #292]	@ (8003bd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d109      	bne.n	8003ad2 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003ac2:	e006      	b.n	8003ad2 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	73fb      	strb	r3, [r7, #15]
      break;
 8003ac8:	e004      	b.n	8003ad4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003aca:	bf00      	nop
 8003acc:	e002      	b.n	8003ad4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003ace:	bf00      	nop
 8003ad0:	e000      	b.n	8003ad4 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003ad2:	bf00      	nop
    }

    if(status == HAL_OK)
 8003ad4:	7bfb      	ldrb	r3, [r7, #15]
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d10d      	bne.n	8003af6 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003ada:	4b3f      	ldr	r3, [pc, #252]	@ (8003bd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003adc:	68db      	ldr	r3, [r3, #12]
 8003ade:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	6819      	ldr	r1, [r3, #0]
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	3b01      	subs	r3, #1
 8003aec:	011b      	lsls	r3, r3, #4
 8003aee:	430b      	orrs	r3, r1
 8003af0:	4939      	ldr	r1, [pc, #228]	@ (8003bd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003af2:	4313      	orrs	r3, r2
 8003af4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003af6:	7bfb      	ldrb	r3, [r7, #15]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d167      	bne.n	8003bcc <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003afc:	4b36      	ldr	r3, [pc, #216]	@ (8003bd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a35      	ldr	r2, [pc, #212]	@ (8003bd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b02:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b06:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003b08:	f7fe f9ce 	bl	8001ea8 <HAL_GetTick>
 8003b0c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003b0e:	e009      	b.n	8003b24 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003b10:	f7fe f9ca 	bl	8001ea8 <HAL_GetTick>
 8003b14:	4602      	mov	r2, r0
 8003b16:	68bb      	ldr	r3, [r7, #8]
 8003b18:	1ad3      	subs	r3, r2, r3
 8003b1a:	2b02      	cmp	r3, #2
 8003b1c:	d902      	bls.n	8003b24 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003b1e:	2303      	movs	r3, #3
 8003b20:	73fb      	strb	r3, [r7, #15]
        break;
 8003b22:	e005      	b.n	8003b30 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003b24:	4b2c      	ldr	r3, [pc, #176]	@ (8003bd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d1ef      	bne.n	8003b10 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003b30:	7bfb      	ldrb	r3, [r7, #15]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d14a      	bne.n	8003bcc <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003b36:	683b      	ldr	r3, [r7, #0]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d111      	bne.n	8003b60 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003b3c:	4b26      	ldr	r3, [pc, #152]	@ (8003bd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b3e:	695b      	ldr	r3, [r3, #20]
 8003b40:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003b44:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b48:	687a      	ldr	r2, [r7, #4]
 8003b4a:	6892      	ldr	r2, [r2, #8]
 8003b4c:	0211      	lsls	r1, r2, #8
 8003b4e:	687a      	ldr	r2, [r7, #4]
 8003b50:	68d2      	ldr	r2, [r2, #12]
 8003b52:	0912      	lsrs	r2, r2, #4
 8003b54:	0452      	lsls	r2, r2, #17
 8003b56:	430a      	orrs	r2, r1
 8003b58:	491f      	ldr	r1, [pc, #124]	@ (8003bd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	614b      	str	r3, [r1, #20]
 8003b5e:	e011      	b.n	8003b84 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003b60:	4b1d      	ldr	r3, [pc, #116]	@ (8003bd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b62:	695b      	ldr	r3, [r3, #20]
 8003b64:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003b68:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003b6c:	687a      	ldr	r2, [r7, #4]
 8003b6e:	6892      	ldr	r2, [r2, #8]
 8003b70:	0211      	lsls	r1, r2, #8
 8003b72:	687a      	ldr	r2, [r7, #4]
 8003b74:	6912      	ldr	r2, [r2, #16]
 8003b76:	0852      	lsrs	r2, r2, #1
 8003b78:	3a01      	subs	r2, #1
 8003b7a:	0652      	lsls	r2, r2, #25
 8003b7c:	430a      	orrs	r2, r1
 8003b7e:	4916      	ldr	r1, [pc, #88]	@ (8003bd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b80:	4313      	orrs	r3, r2
 8003b82:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003b84:	4b14      	ldr	r3, [pc, #80]	@ (8003bd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a13      	ldr	r2, [pc, #76]	@ (8003bd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003b8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b8e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b90:	f7fe f98a 	bl	8001ea8 <HAL_GetTick>
 8003b94:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003b96:	e009      	b.n	8003bac <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003b98:	f7fe f986 	bl	8001ea8 <HAL_GetTick>
 8003b9c:	4602      	mov	r2, r0
 8003b9e:	68bb      	ldr	r3, [r7, #8]
 8003ba0:	1ad3      	subs	r3, r2, r3
 8003ba2:	2b02      	cmp	r3, #2
 8003ba4:	d902      	bls.n	8003bac <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003ba6:	2303      	movs	r3, #3
 8003ba8:	73fb      	strb	r3, [r7, #15]
          break;
 8003baa:	e005      	b.n	8003bb8 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003bac:	4b0a      	ldr	r3, [pc, #40]	@ (8003bd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d0ef      	beq.n	8003b98 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003bb8:	7bfb      	ldrb	r3, [r7, #15]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d106      	bne.n	8003bcc <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003bbe:	4b06      	ldr	r3, [pc, #24]	@ (8003bd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bc0:	695a      	ldr	r2, [r3, #20]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	695b      	ldr	r3, [r3, #20]
 8003bc6:	4904      	ldr	r1, [pc, #16]	@ (8003bd8 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003bcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bce:	4618      	mov	r0, r3
 8003bd0:	3710      	adds	r7, #16
 8003bd2:	46bd      	mov	sp, r7
 8003bd4:	bd80      	pop	{r7, pc}
 8003bd6:	bf00      	nop
 8003bd8:	40021000 	.word	0x40021000

08003bdc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003bdc:	b580      	push	{r7, lr}
 8003bde:	b084      	sub	sp, #16
 8003be0:	af00      	add	r7, sp, #0
 8003be2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d101      	bne.n	8003bee <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e095      	b.n	8003d1a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d108      	bne.n	8003c08 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	685b      	ldr	r3, [r3, #4]
 8003bfa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003bfe:	d009      	beq.n	8003c14 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2200      	movs	r2, #0
 8003c04:	61da      	str	r2, [r3, #28]
 8003c06:	e005      	b.n	8003c14 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2200      	movs	r2, #0
 8003c12:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2200      	movs	r2, #0
 8003c18:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003c20:	b2db      	uxtb	r3, r3
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d106      	bne.n	8003c34 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2200      	movs	r2, #0
 8003c2a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003c2e:	6878      	ldr	r0, [r7, #4]
 8003c30:	f7fd f84a 	bl	8000cc8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2202      	movs	r2, #2
 8003c38:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	681a      	ldr	r2, [r3, #0]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003c4a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	68db      	ldr	r3, [r3, #12]
 8003c50:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003c54:	d902      	bls.n	8003c5c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003c56:	2300      	movs	r3, #0
 8003c58:	60fb      	str	r3, [r7, #12]
 8003c5a:	e002      	b.n	8003c62 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003c5c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003c60:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	68db      	ldr	r3, [r3, #12]
 8003c66:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003c6a:	d007      	beq.n	8003c7c <HAL_SPI_Init+0xa0>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	68db      	ldr	r3, [r3, #12]
 8003c70:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003c74:	d002      	beq.n	8003c7c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	689b      	ldr	r3, [r3, #8]
 8003c88:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003c8c:	431a      	orrs	r2, r3
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	691b      	ldr	r3, [r3, #16]
 8003c92:	f003 0302 	and.w	r3, r3, #2
 8003c96:	431a      	orrs	r2, r3
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	695b      	ldr	r3, [r3, #20]
 8003c9c:	f003 0301 	and.w	r3, r3, #1
 8003ca0:	431a      	orrs	r2, r3
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	699b      	ldr	r3, [r3, #24]
 8003ca6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003caa:	431a      	orrs	r2, r3
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	69db      	ldr	r3, [r3, #28]
 8003cb0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003cb4:	431a      	orrs	r2, r3
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6a1b      	ldr	r3, [r3, #32]
 8003cba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cbe:	ea42 0103 	orr.w	r1, r2, r3
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cc6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	430a      	orrs	r2, r1
 8003cd0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	699b      	ldr	r3, [r3, #24]
 8003cd6:	0c1b      	lsrs	r3, r3, #16
 8003cd8:	f003 0204 	and.w	r2, r3, #4
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ce0:	f003 0310 	and.w	r3, r3, #16
 8003ce4:	431a      	orrs	r2, r3
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cea:	f003 0308 	and.w	r3, r3, #8
 8003cee:	431a      	orrs	r2, r3
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	68db      	ldr	r3, [r3, #12]
 8003cf4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003cf8:	ea42 0103 	orr.w	r1, r2, r3
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	430a      	orrs	r2, r1
 8003d08:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2201      	movs	r2, #1
 8003d14:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003d18:	2300      	movs	r3, #0
}
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	3710      	adds	r7, #16
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bd80      	pop	{r7, pc}

08003d22 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d22:	b580      	push	{r7, lr}
 8003d24:	b088      	sub	sp, #32
 8003d26:	af00      	add	r7, sp, #0
 8003d28:	60f8      	str	r0, [r7, #12]
 8003d2a:	60b9      	str	r1, [r7, #8]
 8003d2c:	603b      	str	r3, [r7, #0]
 8003d2e:	4613      	mov	r3, r2
 8003d30:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003d32:	f7fe f8b9 	bl	8001ea8 <HAL_GetTick>
 8003d36:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003d38:	88fb      	ldrh	r3, [r7, #6]
 8003d3a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003d42:	b2db      	uxtb	r3, r3
 8003d44:	2b01      	cmp	r3, #1
 8003d46:	d001      	beq.n	8003d4c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003d48:	2302      	movs	r3, #2
 8003d4a:	e15c      	b.n	8004006 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d002      	beq.n	8003d58 <HAL_SPI_Transmit+0x36>
 8003d52:	88fb      	ldrh	r3, [r7, #6]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d101      	bne.n	8003d5c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	e154      	b.n	8004006 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003d62:	2b01      	cmp	r3, #1
 8003d64:	d101      	bne.n	8003d6a <HAL_SPI_Transmit+0x48>
 8003d66:	2302      	movs	r3, #2
 8003d68:	e14d      	b.n	8004006 <HAL_SPI_Transmit+0x2e4>
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2203      	movs	r2, #3
 8003d76:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	68ba      	ldr	r2, [r7, #8]
 8003d84:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	88fa      	ldrh	r2, [r7, #6]
 8003d8a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	88fa      	ldrh	r2, [r7, #6]
 8003d90:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	2200      	movs	r2, #0
 8003d96:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2200      	movs	r2, #0
 8003da4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	2200      	movs	r2, #0
 8003dac:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	2200      	movs	r2, #0
 8003db2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003dbc:	d10f      	bne.n	8003dde <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003dcc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003ddc:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003de8:	2b40      	cmp	r3, #64	@ 0x40
 8003dea:	d007      	beq.n	8003dfc <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681a      	ldr	r2, [r3, #0]
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003dfa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	68db      	ldr	r3, [r3, #12]
 8003e00:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003e04:	d952      	bls.n	8003eac <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	685b      	ldr	r3, [r3, #4]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d002      	beq.n	8003e14 <HAL_SPI_Transmit+0xf2>
 8003e0e:	8b7b      	ldrh	r3, [r7, #26]
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d145      	bne.n	8003ea0 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e18:	881a      	ldrh	r2, [r3, #0]
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e24:	1c9a      	adds	r2, r3, #2
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e2e:	b29b      	uxth	r3, r3
 8003e30:	3b01      	subs	r3, #1
 8003e32:	b29a      	uxth	r2, r3
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003e38:	e032      	b.n	8003ea0 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	689b      	ldr	r3, [r3, #8]
 8003e40:	f003 0302 	and.w	r3, r3, #2
 8003e44:	2b02      	cmp	r3, #2
 8003e46:	d112      	bne.n	8003e6e <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e4c:	881a      	ldrh	r2, [r3, #0]
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e58:	1c9a      	adds	r2, r3, #2
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e62:	b29b      	uxth	r3, r3
 8003e64:	3b01      	subs	r3, #1
 8003e66:	b29a      	uxth	r2, r3
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003e6c:	e018      	b.n	8003ea0 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003e6e:	f7fe f81b 	bl	8001ea8 <HAL_GetTick>
 8003e72:	4602      	mov	r2, r0
 8003e74:	69fb      	ldr	r3, [r7, #28]
 8003e76:	1ad3      	subs	r3, r2, r3
 8003e78:	683a      	ldr	r2, [r7, #0]
 8003e7a:	429a      	cmp	r2, r3
 8003e7c:	d803      	bhi.n	8003e86 <HAL_SPI_Transmit+0x164>
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003e84:	d102      	bne.n	8003e8c <HAL_SPI_Transmit+0x16a>
 8003e86:	683b      	ldr	r3, [r7, #0]
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d109      	bne.n	8003ea0 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2201      	movs	r2, #1
 8003e90:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	2200      	movs	r2, #0
 8003e98:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003e9c:	2303      	movs	r3, #3
 8003e9e:	e0b2      	b.n	8004006 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ea4:	b29b      	uxth	r3, r3
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d1c7      	bne.n	8003e3a <HAL_SPI_Transmit+0x118>
 8003eaa:	e083      	b.n	8003fb4 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d002      	beq.n	8003eba <HAL_SPI_Transmit+0x198>
 8003eb4:	8b7b      	ldrh	r3, [r7, #26]
 8003eb6:	2b01      	cmp	r3, #1
 8003eb8:	d177      	bne.n	8003faa <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ebe:	b29b      	uxth	r3, r3
 8003ec0:	2b01      	cmp	r3, #1
 8003ec2:	d912      	bls.n	8003eea <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ec8:	881a      	ldrh	r2, [r3, #0]
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ed4:	1c9a      	adds	r2, r3, #2
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ede:	b29b      	uxth	r3, r3
 8003ee0:	3b02      	subs	r3, #2
 8003ee2:	b29a      	uxth	r2, r3
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003ee8:	e05f      	b.n	8003faa <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	330c      	adds	r3, #12
 8003ef4:	7812      	ldrb	r2, [r2, #0]
 8003ef6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003efc:	1c5a      	adds	r2, r3, #1
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f06:	b29b      	uxth	r3, r3
 8003f08:	3b01      	subs	r3, #1
 8003f0a:	b29a      	uxth	r2, r3
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003f10:	e04b      	b.n	8003faa <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	689b      	ldr	r3, [r3, #8]
 8003f18:	f003 0302 	and.w	r3, r3, #2
 8003f1c:	2b02      	cmp	r3, #2
 8003f1e:	d12b      	bne.n	8003f78 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f24:	b29b      	uxth	r3, r3
 8003f26:	2b01      	cmp	r3, #1
 8003f28:	d912      	bls.n	8003f50 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f2e:	881a      	ldrh	r2, [r3, #0]
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f3a:	1c9a      	adds	r2, r3, #2
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f44:	b29b      	uxth	r3, r3
 8003f46:	3b02      	subs	r3, #2
 8003f48:	b29a      	uxth	r2, r3
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003f4e:	e02c      	b.n	8003faa <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	330c      	adds	r3, #12
 8003f5a:	7812      	ldrb	r2, [r2, #0]
 8003f5c:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f62:	1c5a      	adds	r2, r3, #1
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003f6c:	b29b      	uxth	r3, r3
 8003f6e:	3b01      	subs	r3, #1
 8003f70:	b29a      	uxth	r2, r3
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003f76:	e018      	b.n	8003faa <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003f78:	f7fd ff96 	bl	8001ea8 <HAL_GetTick>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	69fb      	ldr	r3, [r7, #28]
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	683a      	ldr	r2, [r7, #0]
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d803      	bhi.n	8003f90 <HAL_SPI_Transmit+0x26e>
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003f8e:	d102      	bne.n	8003f96 <HAL_SPI_Transmit+0x274>
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d109      	bne.n	8003faa <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	2201      	movs	r2, #1
 8003f9a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003fa6:	2303      	movs	r3, #3
 8003fa8:	e02d      	b.n	8004006 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003fae:	b29b      	uxth	r3, r3
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d1ae      	bne.n	8003f12 <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003fb4:	69fa      	ldr	r2, [r7, #28]
 8003fb6:	6839      	ldr	r1, [r7, #0]
 8003fb8:	68f8      	ldr	r0, [r7, #12]
 8003fba:	f000 f947 	bl	800424c <SPI_EndRxTxTransaction>
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d002      	beq.n	8003fca <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	2220      	movs	r2, #32
 8003fc8:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	689b      	ldr	r3, [r3, #8]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d10a      	bne.n	8003fe8 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	617b      	str	r3, [r7, #20]
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	68db      	ldr	r3, [r3, #12]
 8003fdc:	617b      	str	r3, [r7, #20]
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	689b      	ldr	r3, [r3, #8]
 8003fe4:	617b      	str	r3, [r7, #20]
 8003fe6:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	2201      	movs	r2, #1
 8003fec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d001      	beq.n	8004004 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8004000:	2301      	movs	r3, #1
 8004002:	e000      	b.n	8004006 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8004004:	2300      	movs	r3, #0
  }
}
 8004006:	4618      	mov	r0, r3
 8004008:	3720      	adds	r7, #32
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}
	...

08004010 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b088      	sub	sp, #32
 8004014:	af00      	add	r7, sp, #0
 8004016:	60f8      	str	r0, [r7, #12]
 8004018:	60b9      	str	r1, [r7, #8]
 800401a:	603b      	str	r3, [r7, #0]
 800401c:	4613      	mov	r3, r2
 800401e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004020:	f7fd ff42 	bl	8001ea8 <HAL_GetTick>
 8004024:	4602      	mov	r2, r0
 8004026:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004028:	1a9b      	subs	r3, r3, r2
 800402a:	683a      	ldr	r2, [r7, #0]
 800402c:	4413      	add	r3, r2
 800402e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004030:	f7fd ff3a 	bl	8001ea8 <HAL_GetTick>
 8004034:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004036:	4b39      	ldr	r3, [pc, #228]	@ (800411c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	015b      	lsls	r3, r3, #5
 800403c:	0d1b      	lsrs	r3, r3, #20
 800403e:	69fa      	ldr	r2, [r7, #28]
 8004040:	fb02 f303 	mul.w	r3, r2, r3
 8004044:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004046:	e054      	b.n	80040f2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800404e:	d050      	beq.n	80040f2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004050:	f7fd ff2a 	bl	8001ea8 <HAL_GetTick>
 8004054:	4602      	mov	r2, r0
 8004056:	69bb      	ldr	r3, [r7, #24]
 8004058:	1ad3      	subs	r3, r2, r3
 800405a:	69fa      	ldr	r2, [r7, #28]
 800405c:	429a      	cmp	r2, r3
 800405e:	d902      	bls.n	8004066 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004060:	69fb      	ldr	r3, [r7, #28]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d13d      	bne.n	80040e2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	685a      	ldr	r2, [r3, #4]
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004074:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800407e:	d111      	bne.n	80040a4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	689b      	ldr	r3, [r3, #8]
 8004084:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004088:	d004      	beq.n	8004094 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004092:	d107      	bne.n	80040a4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	681a      	ldr	r2, [r3, #0]
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80040a2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040ac:	d10f      	bne.n	80040ce <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	681a      	ldr	r2, [r3, #0]
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80040bc:	601a      	str	r2, [r3, #0]
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	681a      	ldr	r2, [r3, #0]
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80040cc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	2201      	movs	r2, #1
 80040d2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2200      	movs	r2, #0
 80040da:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80040de:	2303      	movs	r3, #3
 80040e0:	e017      	b.n	8004112 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80040e2:	697b      	ldr	r3, [r7, #20]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d101      	bne.n	80040ec <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80040e8:	2300      	movs	r3, #0
 80040ea:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	3b01      	subs	r3, #1
 80040f0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	689a      	ldr	r2, [r3, #8]
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	4013      	ands	r3, r2
 80040fc:	68ba      	ldr	r2, [r7, #8]
 80040fe:	429a      	cmp	r2, r3
 8004100:	bf0c      	ite	eq
 8004102:	2301      	moveq	r3, #1
 8004104:	2300      	movne	r3, #0
 8004106:	b2db      	uxtb	r3, r3
 8004108:	461a      	mov	r2, r3
 800410a:	79fb      	ldrb	r3, [r7, #7]
 800410c:	429a      	cmp	r2, r3
 800410e:	d19b      	bne.n	8004048 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004110:	2300      	movs	r3, #0
}
 8004112:	4618      	mov	r0, r3
 8004114:	3720      	adds	r7, #32
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}
 800411a:	bf00      	nop
 800411c:	20000020 	.word	0x20000020

08004120 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b08a      	sub	sp, #40	@ 0x28
 8004124:	af00      	add	r7, sp, #0
 8004126:	60f8      	str	r0, [r7, #12]
 8004128:	60b9      	str	r1, [r7, #8]
 800412a:	607a      	str	r2, [r7, #4]
 800412c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800412e:	2300      	movs	r3, #0
 8004130:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004132:	f7fd feb9 	bl	8001ea8 <HAL_GetTick>
 8004136:	4602      	mov	r2, r0
 8004138:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800413a:	1a9b      	subs	r3, r3, r2
 800413c:	683a      	ldr	r2, [r7, #0]
 800413e:	4413      	add	r3, r2
 8004140:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004142:	f7fd feb1 	bl	8001ea8 <HAL_GetTick>
 8004146:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	330c      	adds	r3, #12
 800414e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004150:	4b3d      	ldr	r3, [pc, #244]	@ (8004248 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004152:	681a      	ldr	r2, [r3, #0]
 8004154:	4613      	mov	r3, r2
 8004156:	009b      	lsls	r3, r3, #2
 8004158:	4413      	add	r3, r2
 800415a:	00da      	lsls	r2, r3, #3
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	0d1b      	lsrs	r3, r3, #20
 8004160:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004162:	fb02 f303 	mul.w	r3, r2, r3
 8004166:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004168:	e060      	b.n	800422c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800416a:	68bb      	ldr	r3, [r7, #8]
 800416c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004170:	d107      	bne.n	8004182 <SPI_WaitFifoStateUntilTimeout+0x62>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d104      	bne.n	8004182 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004178:	69fb      	ldr	r3, [r7, #28]
 800417a:	781b      	ldrb	r3, [r3, #0]
 800417c:	b2db      	uxtb	r3, r3
 800417e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004180:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004188:	d050      	beq.n	800422c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800418a:	f7fd fe8d 	bl	8001ea8 <HAL_GetTick>
 800418e:	4602      	mov	r2, r0
 8004190:	6a3b      	ldr	r3, [r7, #32]
 8004192:	1ad3      	subs	r3, r2, r3
 8004194:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004196:	429a      	cmp	r2, r3
 8004198:	d902      	bls.n	80041a0 <SPI_WaitFifoStateUntilTimeout+0x80>
 800419a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800419c:	2b00      	cmp	r3, #0
 800419e:	d13d      	bne.n	800421c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	685a      	ldr	r2, [r3, #4]
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80041ae:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80041b8:	d111      	bne.n	80041de <SPI_WaitFifoStateUntilTimeout+0xbe>
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	689b      	ldr	r3, [r3, #8]
 80041be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80041c2:	d004      	beq.n	80041ce <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	689b      	ldr	r3, [r3, #8]
 80041c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041cc:	d107      	bne.n	80041de <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	681a      	ldr	r2, [r3, #0]
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80041dc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80041e6:	d10f      	bne.n	8004208 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80041f6:	601a      	str	r2, [r3, #0]
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681a      	ldr	r2, [r3, #0]
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004206:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	2201      	movs	r2, #1
 800420c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2200      	movs	r2, #0
 8004214:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004218:	2303      	movs	r3, #3
 800421a:	e010      	b.n	800423e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800421c:	69bb      	ldr	r3, [r7, #24]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d101      	bne.n	8004226 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8004222:	2300      	movs	r3, #0
 8004224:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8004226:	69bb      	ldr	r3, [r7, #24]
 8004228:	3b01      	subs	r3, #1
 800422a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	689a      	ldr	r2, [r3, #8]
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	4013      	ands	r3, r2
 8004236:	687a      	ldr	r2, [r7, #4]
 8004238:	429a      	cmp	r2, r3
 800423a:	d196      	bne.n	800416a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800423c:	2300      	movs	r3, #0
}
 800423e:	4618      	mov	r0, r3
 8004240:	3728      	adds	r7, #40	@ 0x28
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}
 8004246:	bf00      	nop
 8004248:	20000020 	.word	0x20000020

0800424c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b086      	sub	sp, #24
 8004250:	af02      	add	r7, sp, #8
 8004252:	60f8      	str	r0, [r7, #12]
 8004254:	60b9      	str	r1, [r7, #8]
 8004256:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	9300      	str	r3, [sp, #0]
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	2200      	movs	r2, #0
 8004260:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004264:	68f8      	ldr	r0, [r7, #12]
 8004266:	f7ff ff5b 	bl	8004120 <SPI_WaitFifoStateUntilTimeout>
 800426a:	4603      	mov	r3, r0
 800426c:	2b00      	cmp	r3, #0
 800426e:	d007      	beq.n	8004280 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004274:	f043 0220 	orr.w	r2, r3, #32
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800427c:	2303      	movs	r3, #3
 800427e:	e027      	b.n	80042d0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	9300      	str	r3, [sp, #0]
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	2200      	movs	r2, #0
 8004288:	2180      	movs	r1, #128	@ 0x80
 800428a:	68f8      	ldr	r0, [r7, #12]
 800428c:	f7ff fec0 	bl	8004010 <SPI_WaitFlagStateUntilTimeout>
 8004290:	4603      	mov	r3, r0
 8004292:	2b00      	cmp	r3, #0
 8004294:	d007      	beq.n	80042a6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800429a:	f043 0220 	orr.w	r2, r3, #32
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80042a2:	2303      	movs	r3, #3
 80042a4:	e014      	b.n	80042d0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	9300      	str	r3, [sp, #0]
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	2200      	movs	r2, #0
 80042ae:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80042b2:	68f8      	ldr	r0, [r7, #12]
 80042b4:	f7ff ff34 	bl	8004120 <SPI_WaitFifoStateUntilTimeout>
 80042b8:	4603      	mov	r3, r0
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d007      	beq.n	80042ce <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042c2:	f043 0220 	orr.w	r2, r3, #32
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80042ca:	2303      	movs	r3, #3
 80042cc:	e000      	b.n	80042d0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80042ce:	2300      	movs	r3, #0
}
 80042d0:	4618      	mov	r0, r3
 80042d2:	3710      	adds	r7, #16
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bd80      	pop	{r7, pc}

080042d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b082      	sub	sp, #8
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d101      	bne.n	80042ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80042e6:	2301      	movs	r3, #1
 80042e8:	e049      	b.n	800437e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042f0:	b2db      	uxtb	r3, r3
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d106      	bne.n	8004304 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2200      	movs	r2, #0
 80042fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80042fe:	6878      	ldr	r0, [r7, #4]
 8004300:	f000 f841 	bl	8004386 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2202      	movs	r2, #2
 8004308:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681a      	ldr	r2, [r3, #0]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	3304      	adds	r3, #4
 8004314:	4619      	mov	r1, r3
 8004316:	4610      	mov	r0, r2
 8004318:	f000 f9e0 	bl	80046dc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2201      	movs	r2, #1
 8004320:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2201      	movs	r2, #1
 8004328:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2201      	movs	r2, #1
 8004330:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2201      	movs	r2, #1
 8004338:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2201      	movs	r2, #1
 8004340:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	2201      	movs	r2, #1
 8004348:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2201      	movs	r2, #1
 8004350:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	2201      	movs	r2, #1
 8004358:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2201      	movs	r2, #1
 8004360:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	2201      	movs	r2, #1
 8004368:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2201      	movs	r2, #1
 8004370:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2201      	movs	r2, #1
 8004378:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800437c:	2300      	movs	r3, #0
}
 800437e:	4618      	mov	r0, r3
 8004380:	3708      	adds	r7, #8
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}

08004386 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004386:	b480      	push	{r7}
 8004388:	b083      	sub	sp, #12
 800438a:	af00      	add	r7, sp, #0
 800438c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800438e:	bf00      	nop
 8004390:	370c      	adds	r7, #12
 8004392:	46bd      	mov	sp, r7
 8004394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004398:	4770      	bx	lr
	...

0800439c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800439c:	b480      	push	{r7}
 800439e:	b085      	sub	sp, #20
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043aa:	b2db      	uxtb	r3, r3
 80043ac:	2b01      	cmp	r3, #1
 80043ae:	d001      	beq.n	80043b4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80043b0:	2301      	movs	r3, #1
 80043b2:	e04f      	b.n	8004454 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	2202      	movs	r2, #2
 80043b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	68da      	ldr	r2, [r3, #12]
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f042 0201 	orr.w	r2, r2, #1
 80043ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4a23      	ldr	r2, [pc, #140]	@ (8004460 <HAL_TIM_Base_Start_IT+0xc4>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d01d      	beq.n	8004412 <HAL_TIM_Base_Start_IT+0x76>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043de:	d018      	beq.n	8004412 <HAL_TIM_Base_Start_IT+0x76>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	4a1f      	ldr	r2, [pc, #124]	@ (8004464 <HAL_TIM_Base_Start_IT+0xc8>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d013      	beq.n	8004412 <HAL_TIM_Base_Start_IT+0x76>
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a1e      	ldr	r2, [pc, #120]	@ (8004468 <HAL_TIM_Base_Start_IT+0xcc>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d00e      	beq.n	8004412 <HAL_TIM_Base_Start_IT+0x76>
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a1c      	ldr	r2, [pc, #112]	@ (800446c <HAL_TIM_Base_Start_IT+0xd0>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d009      	beq.n	8004412 <HAL_TIM_Base_Start_IT+0x76>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	4a1b      	ldr	r2, [pc, #108]	@ (8004470 <HAL_TIM_Base_Start_IT+0xd4>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d004      	beq.n	8004412 <HAL_TIM_Base_Start_IT+0x76>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	4a19      	ldr	r2, [pc, #100]	@ (8004474 <HAL_TIM_Base_Start_IT+0xd8>)
 800440e:	4293      	cmp	r3, r2
 8004410:	d115      	bne.n	800443e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	689a      	ldr	r2, [r3, #8]
 8004418:	4b17      	ldr	r3, [pc, #92]	@ (8004478 <HAL_TIM_Base_Start_IT+0xdc>)
 800441a:	4013      	ands	r3, r2
 800441c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2b06      	cmp	r3, #6
 8004422:	d015      	beq.n	8004450 <HAL_TIM_Base_Start_IT+0xb4>
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800442a:	d011      	beq.n	8004450 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	681a      	ldr	r2, [r3, #0]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f042 0201 	orr.w	r2, r2, #1
 800443a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800443c:	e008      	b.n	8004450 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	681a      	ldr	r2, [r3, #0]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f042 0201 	orr.w	r2, r2, #1
 800444c:	601a      	str	r2, [r3, #0]
 800444e:	e000      	b.n	8004452 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004450:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004452:	2300      	movs	r3, #0
}
 8004454:	4618      	mov	r0, r3
 8004456:	3714      	adds	r7, #20
 8004458:	46bd      	mov	sp, r7
 800445a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445e:	4770      	bx	lr
 8004460:	40012c00 	.word	0x40012c00
 8004464:	40000400 	.word	0x40000400
 8004468:	40000800 	.word	0x40000800
 800446c:	40000c00 	.word	0x40000c00
 8004470:	40013400 	.word	0x40013400
 8004474:	40014000 	.word	0x40014000
 8004478:	00010007 	.word	0x00010007

0800447c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b084      	sub	sp, #16
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	68db      	ldr	r3, [r3, #12]
 800448a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	691b      	ldr	r3, [r3, #16]
 8004492:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	f003 0302 	and.w	r3, r3, #2
 800449a:	2b00      	cmp	r3, #0
 800449c:	d020      	beq.n	80044e0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	f003 0302 	and.w	r3, r3, #2
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d01b      	beq.n	80044e0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f06f 0202 	mvn.w	r2, #2
 80044b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2201      	movs	r2, #1
 80044b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	699b      	ldr	r3, [r3, #24]
 80044be:	f003 0303 	and.w	r3, r3, #3
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d003      	beq.n	80044ce <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80044c6:	6878      	ldr	r0, [r7, #4]
 80044c8:	f000 f8e9 	bl	800469e <HAL_TIM_IC_CaptureCallback>
 80044cc:	e005      	b.n	80044da <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80044ce:	6878      	ldr	r0, [r7, #4]
 80044d0:	f000 f8db 	bl	800468a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044d4:	6878      	ldr	r0, [r7, #4]
 80044d6:	f000 f8ec 	bl	80046b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	2200      	movs	r2, #0
 80044de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80044e0:	68bb      	ldr	r3, [r7, #8]
 80044e2:	f003 0304 	and.w	r3, r3, #4
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d020      	beq.n	800452c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	f003 0304 	and.w	r3, r3, #4
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d01b      	beq.n	800452c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f06f 0204 	mvn.w	r2, #4
 80044fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2202      	movs	r2, #2
 8004502:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	699b      	ldr	r3, [r3, #24]
 800450a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800450e:	2b00      	cmp	r3, #0
 8004510:	d003      	beq.n	800451a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	f000 f8c3 	bl	800469e <HAL_TIM_IC_CaptureCallback>
 8004518:	e005      	b.n	8004526 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800451a:	6878      	ldr	r0, [r7, #4]
 800451c:	f000 f8b5 	bl	800468a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004520:	6878      	ldr	r0, [r7, #4]
 8004522:	f000 f8c6 	bl	80046b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2200      	movs	r2, #0
 800452a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	f003 0308 	and.w	r3, r3, #8
 8004532:	2b00      	cmp	r3, #0
 8004534:	d020      	beq.n	8004578 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	f003 0308 	and.w	r3, r3, #8
 800453c:	2b00      	cmp	r3, #0
 800453e:	d01b      	beq.n	8004578 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	f06f 0208 	mvn.w	r2, #8
 8004548:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2204      	movs	r2, #4
 800454e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	69db      	ldr	r3, [r3, #28]
 8004556:	f003 0303 	and.w	r3, r3, #3
 800455a:	2b00      	cmp	r3, #0
 800455c:	d003      	beq.n	8004566 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800455e:	6878      	ldr	r0, [r7, #4]
 8004560:	f000 f89d 	bl	800469e <HAL_TIM_IC_CaptureCallback>
 8004564:	e005      	b.n	8004572 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004566:	6878      	ldr	r0, [r7, #4]
 8004568:	f000 f88f 	bl	800468a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800456c:	6878      	ldr	r0, [r7, #4]
 800456e:	f000 f8a0 	bl	80046b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	2200      	movs	r2, #0
 8004576:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	f003 0310 	and.w	r3, r3, #16
 800457e:	2b00      	cmp	r3, #0
 8004580:	d020      	beq.n	80045c4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	f003 0310 	and.w	r3, r3, #16
 8004588:	2b00      	cmp	r3, #0
 800458a:	d01b      	beq.n	80045c4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f06f 0210 	mvn.w	r2, #16
 8004594:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2208      	movs	r2, #8
 800459a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	69db      	ldr	r3, [r3, #28]
 80045a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d003      	beq.n	80045b2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	f000 f877 	bl	800469e <HAL_TIM_IC_CaptureCallback>
 80045b0:	e005      	b.n	80045be <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80045b2:	6878      	ldr	r0, [r7, #4]
 80045b4:	f000 f869 	bl	800468a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80045b8:	6878      	ldr	r0, [r7, #4]
 80045ba:	f000 f87a 	bl	80046b2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2200      	movs	r2, #0
 80045c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	f003 0301 	and.w	r3, r3, #1
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d00c      	beq.n	80045e8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	f003 0301 	and.w	r3, r3, #1
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d007      	beq.n	80045e8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f06f 0201 	mvn.w	r2, #1
 80045e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80045e2:	6878      	ldr	r0, [r7, #4]
 80045e4:	f7fc fb1a 	bl	8000c1c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80045e8:	68bb      	ldr	r3, [r7, #8]
 80045ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d104      	bne.n	80045fc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d00c      	beq.n	8004616 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004602:	2b00      	cmp	r3, #0
 8004604:	d007      	beq.n	8004616 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800460e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004610:	6878      	ldr	r0, [r7, #4]
 8004612:	f000 f913 	bl	800483c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8004616:	68bb      	ldr	r3, [r7, #8]
 8004618:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800461c:	2b00      	cmp	r3, #0
 800461e:	d00c      	beq.n	800463a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004626:	2b00      	cmp	r3, #0
 8004628:	d007      	beq.n	800463a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8004632:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004634:	6878      	ldr	r0, [r7, #4]
 8004636:	f000 f90b 	bl	8004850 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004640:	2b00      	cmp	r3, #0
 8004642:	d00c      	beq.n	800465e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800464a:	2b00      	cmp	r3, #0
 800464c:	d007      	beq.n	800465e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004656:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004658:	6878      	ldr	r0, [r7, #4]
 800465a:	f000 f834 	bl	80046c6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	f003 0320 	and.w	r3, r3, #32
 8004664:	2b00      	cmp	r3, #0
 8004666:	d00c      	beq.n	8004682 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	f003 0320 	and.w	r3, r3, #32
 800466e:	2b00      	cmp	r3, #0
 8004670:	d007      	beq.n	8004682 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f06f 0220 	mvn.w	r2, #32
 800467a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800467c:	6878      	ldr	r0, [r7, #4]
 800467e:	f000 f8d3 	bl	8004828 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004682:	bf00      	nop
 8004684:	3710      	adds	r7, #16
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}

0800468a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800468a:	b480      	push	{r7}
 800468c:	b083      	sub	sp, #12
 800468e:	af00      	add	r7, sp, #0
 8004690:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004692:	bf00      	nop
 8004694:	370c      	adds	r7, #12
 8004696:	46bd      	mov	sp, r7
 8004698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469c:	4770      	bx	lr

0800469e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800469e:	b480      	push	{r7}
 80046a0:	b083      	sub	sp, #12
 80046a2:	af00      	add	r7, sp, #0
 80046a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80046a6:	bf00      	nop
 80046a8:	370c      	adds	r7, #12
 80046aa:	46bd      	mov	sp, r7
 80046ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b0:	4770      	bx	lr

080046b2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80046b2:	b480      	push	{r7}
 80046b4:	b083      	sub	sp, #12
 80046b6:	af00      	add	r7, sp, #0
 80046b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80046ba:	bf00      	nop
 80046bc:	370c      	adds	r7, #12
 80046be:	46bd      	mov	sp, r7
 80046c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c4:	4770      	bx	lr

080046c6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80046c6:	b480      	push	{r7}
 80046c8:	b083      	sub	sp, #12
 80046ca:	af00      	add	r7, sp, #0
 80046cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80046ce:	bf00      	nop
 80046d0:	370c      	adds	r7, #12
 80046d2:	46bd      	mov	sp, r7
 80046d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d8:	4770      	bx	lr
	...

080046dc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80046dc:	b480      	push	{r7}
 80046de:	b085      	sub	sp, #20
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
 80046e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	4a46      	ldr	r2, [pc, #280]	@ (8004808 <TIM_Base_SetConfig+0x12c>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d013      	beq.n	800471c <TIM_Base_SetConfig+0x40>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046fa:	d00f      	beq.n	800471c <TIM_Base_SetConfig+0x40>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	4a43      	ldr	r2, [pc, #268]	@ (800480c <TIM_Base_SetConfig+0x130>)
 8004700:	4293      	cmp	r3, r2
 8004702:	d00b      	beq.n	800471c <TIM_Base_SetConfig+0x40>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	4a42      	ldr	r2, [pc, #264]	@ (8004810 <TIM_Base_SetConfig+0x134>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d007      	beq.n	800471c <TIM_Base_SetConfig+0x40>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	4a41      	ldr	r2, [pc, #260]	@ (8004814 <TIM_Base_SetConfig+0x138>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d003      	beq.n	800471c <TIM_Base_SetConfig+0x40>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	4a40      	ldr	r2, [pc, #256]	@ (8004818 <TIM_Base_SetConfig+0x13c>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d108      	bne.n	800472e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004722:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	68fa      	ldr	r2, [r7, #12]
 800472a:	4313      	orrs	r3, r2
 800472c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4a35      	ldr	r2, [pc, #212]	@ (8004808 <TIM_Base_SetConfig+0x12c>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d01f      	beq.n	8004776 <TIM_Base_SetConfig+0x9a>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800473c:	d01b      	beq.n	8004776 <TIM_Base_SetConfig+0x9a>
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	4a32      	ldr	r2, [pc, #200]	@ (800480c <TIM_Base_SetConfig+0x130>)
 8004742:	4293      	cmp	r3, r2
 8004744:	d017      	beq.n	8004776 <TIM_Base_SetConfig+0x9a>
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	4a31      	ldr	r2, [pc, #196]	@ (8004810 <TIM_Base_SetConfig+0x134>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d013      	beq.n	8004776 <TIM_Base_SetConfig+0x9a>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	4a30      	ldr	r2, [pc, #192]	@ (8004814 <TIM_Base_SetConfig+0x138>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d00f      	beq.n	8004776 <TIM_Base_SetConfig+0x9a>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	4a2f      	ldr	r2, [pc, #188]	@ (8004818 <TIM_Base_SetConfig+0x13c>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d00b      	beq.n	8004776 <TIM_Base_SetConfig+0x9a>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	4a2e      	ldr	r2, [pc, #184]	@ (800481c <TIM_Base_SetConfig+0x140>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d007      	beq.n	8004776 <TIM_Base_SetConfig+0x9a>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	4a2d      	ldr	r2, [pc, #180]	@ (8004820 <TIM_Base_SetConfig+0x144>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d003      	beq.n	8004776 <TIM_Base_SetConfig+0x9a>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	4a2c      	ldr	r2, [pc, #176]	@ (8004824 <TIM_Base_SetConfig+0x148>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d108      	bne.n	8004788 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800477c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	68db      	ldr	r3, [r3, #12]
 8004782:	68fa      	ldr	r2, [r7, #12]
 8004784:	4313      	orrs	r3, r2
 8004786:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	695b      	ldr	r3, [r3, #20]
 8004792:	4313      	orrs	r3, r2
 8004794:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	68fa      	ldr	r2, [r7, #12]
 800479a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	689a      	ldr	r2, [r3, #8]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	681a      	ldr	r2, [r3, #0]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	4a16      	ldr	r2, [pc, #88]	@ (8004808 <TIM_Base_SetConfig+0x12c>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d00f      	beq.n	80047d4 <TIM_Base_SetConfig+0xf8>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	4a18      	ldr	r2, [pc, #96]	@ (8004818 <TIM_Base_SetConfig+0x13c>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d00b      	beq.n	80047d4 <TIM_Base_SetConfig+0xf8>
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	4a17      	ldr	r2, [pc, #92]	@ (800481c <TIM_Base_SetConfig+0x140>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d007      	beq.n	80047d4 <TIM_Base_SetConfig+0xf8>
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	4a16      	ldr	r2, [pc, #88]	@ (8004820 <TIM_Base_SetConfig+0x144>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d003      	beq.n	80047d4 <TIM_Base_SetConfig+0xf8>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	4a15      	ldr	r2, [pc, #84]	@ (8004824 <TIM_Base_SetConfig+0x148>)
 80047d0:	4293      	cmp	r3, r2
 80047d2:	d103      	bne.n	80047dc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	691a      	ldr	r2, [r3, #16]
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2201      	movs	r2, #1
 80047e0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	691b      	ldr	r3, [r3, #16]
 80047e6:	f003 0301 	and.w	r3, r3, #1
 80047ea:	2b01      	cmp	r3, #1
 80047ec:	d105      	bne.n	80047fa <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	691b      	ldr	r3, [r3, #16]
 80047f2:	f023 0201 	bic.w	r2, r3, #1
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	611a      	str	r2, [r3, #16]
  }
}
 80047fa:	bf00      	nop
 80047fc:	3714      	adds	r7, #20
 80047fe:	46bd      	mov	sp, r7
 8004800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004804:	4770      	bx	lr
 8004806:	bf00      	nop
 8004808:	40012c00 	.word	0x40012c00
 800480c:	40000400 	.word	0x40000400
 8004810:	40000800 	.word	0x40000800
 8004814:	40000c00 	.word	0x40000c00
 8004818:	40013400 	.word	0x40013400
 800481c:	40014000 	.word	0x40014000
 8004820:	40014400 	.word	0x40014400
 8004824:	40014800 	.word	0x40014800

08004828 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004828:	b480      	push	{r7}
 800482a:	b083      	sub	sp, #12
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004830:	bf00      	nop
 8004832:	370c      	adds	r7, #12
 8004834:	46bd      	mov	sp, r7
 8004836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483a:	4770      	bx	lr

0800483c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800483c:	b480      	push	{r7}
 800483e:	b083      	sub	sp, #12
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004844:	bf00      	nop
 8004846:	370c      	adds	r7, #12
 8004848:	46bd      	mov	sp, r7
 800484a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484e:	4770      	bx	lr

08004850 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8004850:	b480      	push	{r7}
 8004852:	b083      	sub	sp, #12
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004858:	bf00      	nop
 800485a:	370c      	adds	r7, #12
 800485c:	46bd      	mov	sp, r7
 800485e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004862:	4770      	bx	lr

08004864 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b082      	sub	sp, #8
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d101      	bne.n	8004876 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004872:	2301      	movs	r3, #1
 8004874:	e040      	b.n	80048f8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800487a:	2b00      	cmp	r3, #0
 800487c:	d106      	bne.n	800488c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2200      	movs	r2, #0
 8004882:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004886:	6878      	ldr	r0, [r7, #4]
 8004888:	f7fd fa4c 	bl	8001d24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2224      	movs	r2, #36	@ 0x24
 8004890:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f022 0201 	bic.w	r2, r2, #1
 80048a0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d002      	beq.n	80048b0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80048aa:	6878      	ldr	r0, [r7, #4]
 80048ac:	f000 fedc 	bl	8005668 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80048b0:	6878      	ldr	r0, [r7, #4]
 80048b2:	f000 fc21 	bl	80050f8 <UART_SetConfig>
 80048b6:	4603      	mov	r3, r0
 80048b8:	2b01      	cmp	r3, #1
 80048ba:	d101      	bne.n	80048c0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80048bc:	2301      	movs	r3, #1
 80048be:	e01b      	b.n	80048f8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	685a      	ldr	r2, [r3, #4]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80048ce:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	689a      	ldr	r2, [r3, #8]
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80048de:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	681a      	ldr	r2, [r3, #0]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f042 0201 	orr.w	r2, r2, #1
 80048ee:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80048f0:	6878      	ldr	r0, [r7, #4]
 80048f2:	f000 ff5b 	bl	80057ac <UART_CheckIdleState>
 80048f6:	4603      	mov	r3, r0
}
 80048f8:	4618      	mov	r0, r3
 80048fa:	3708      	adds	r7, #8
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bd80      	pop	{r7, pc}

08004900 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004900:	b580      	push	{r7, lr}
 8004902:	b08a      	sub	sp, #40	@ 0x28
 8004904:	af02      	add	r7, sp, #8
 8004906:	60f8      	str	r0, [r7, #12]
 8004908:	60b9      	str	r1, [r7, #8]
 800490a:	603b      	str	r3, [r7, #0]
 800490c:	4613      	mov	r3, r2
 800490e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004914:	2b20      	cmp	r3, #32
 8004916:	d177      	bne.n	8004a08 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004918:	68bb      	ldr	r3, [r7, #8]
 800491a:	2b00      	cmp	r3, #0
 800491c:	d002      	beq.n	8004924 <HAL_UART_Transmit+0x24>
 800491e:	88fb      	ldrh	r3, [r7, #6]
 8004920:	2b00      	cmp	r3, #0
 8004922:	d101      	bne.n	8004928 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004924:	2301      	movs	r3, #1
 8004926:	e070      	b.n	8004a0a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	2200      	movs	r2, #0
 800492c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	2221      	movs	r2, #33	@ 0x21
 8004934:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004936:	f7fd fab7 	bl	8001ea8 <HAL_GetTick>
 800493a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	88fa      	ldrh	r2, [r7, #6]
 8004940:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	88fa      	ldrh	r2, [r7, #6]
 8004948:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	689b      	ldr	r3, [r3, #8]
 8004950:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004954:	d108      	bne.n	8004968 <HAL_UART_Transmit+0x68>
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	691b      	ldr	r3, [r3, #16]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d104      	bne.n	8004968 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800495e:	2300      	movs	r3, #0
 8004960:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	61bb      	str	r3, [r7, #24]
 8004966:	e003      	b.n	8004970 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800496c:	2300      	movs	r3, #0
 800496e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004970:	e02f      	b.n	80049d2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004972:	683b      	ldr	r3, [r7, #0]
 8004974:	9300      	str	r3, [sp, #0]
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	2200      	movs	r2, #0
 800497a:	2180      	movs	r1, #128	@ 0x80
 800497c:	68f8      	ldr	r0, [r7, #12]
 800497e:	f000 ffbd 	bl	80058fc <UART_WaitOnFlagUntilTimeout>
 8004982:	4603      	mov	r3, r0
 8004984:	2b00      	cmp	r3, #0
 8004986:	d004      	beq.n	8004992 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	2220      	movs	r2, #32
 800498c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800498e:	2303      	movs	r3, #3
 8004990:	e03b      	b.n	8004a0a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004992:	69fb      	ldr	r3, [r7, #28]
 8004994:	2b00      	cmp	r3, #0
 8004996:	d10b      	bne.n	80049b0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004998:	69bb      	ldr	r3, [r7, #24]
 800499a:	881a      	ldrh	r2, [r3, #0]
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80049a4:	b292      	uxth	r2, r2
 80049a6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80049a8:	69bb      	ldr	r3, [r7, #24]
 80049aa:	3302      	adds	r3, #2
 80049ac:	61bb      	str	r3, [r7, #24]
 80049ae:	e007      	b.n	80049c0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80049b0:	69fb      	ldr	r3, [r7, #28]
 80049b2:	781a      	ldrb	r2, [r3, #0]
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80049ba:	69fb      	ldr	r3, [r7, #28]
 80049bc:	3301      	adds	r3, #1
 80049be:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80049c6:	b29b      	uxth	r3, r3
 80049c8:	3b01      	subs	r3, #1
 80049ca:	b29a      	uxth	r2, r3
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80049d8:	b29b      	uxth	r3, r3
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d1c9      	bne.n	8004972 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	9300      	str	r3, [sp, #0]
 80049e2:	697b      	ldr	r3, [r7, #20]
 80049e4:	2200      	movs	r2, #0
 80049e6:	2140      	movs	r1, #64	@ 0x40
 80049e8:	68f8      	ldr	r0, [r7, #12]
 80049ea:	f000 ff87 	bl	80058fc <UART_WaitOnFlagUntilTimeout>
 80049ee:	4603      	mov	r3, r0
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d004      	beq.n	80049fe <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	2220      	movs	r2, #32
 80049f8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80049fa:	2303      	movs	r3, #3
 80049fc:	e005      	b.n	8004a0a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	2220      	movs	r2, #32
 8004a02:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004a04:	2300      	movs	r3, #0
 8004a06:	e000      	b.n	8004a0a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004a08:	2302      	movs	r3, #2
  }
}
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	3720      	adds	r7, #32
 8004a0e:	46bd      	mov	sp, r7
 8004a10:	bd80      	pop	{r7, pc}
	...

08004a14 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004a14:	b580      	push	{r7, lr}
 8004a16:	b08a      	sub	sp, #40	@ 0x28
 8004a18:	af00      	add	r7, sp, #0
 8004a1a:	60f8      	str	r0, [r7, #12]
 8004a1c:	60b9      	str	r1, [r7, #8]
 8004a1e:	4613      	mov	r3, r2
 8004a20:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004a28:	2b20      	cmp	r3, #32
 8004a2a:	d137      	bne.n	8004a9c <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d002      	beq.n	8004a38 <HAL_UART_Receive_IT+0x24>
 8004a32:	88fb      	ldrh	r3, [r7, #6]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d101      	bne.n	8004a3c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004a38:	2301      	movs	r3, #1
 8004a3a:	e030      	b.n	8004a9e <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	661a      	str	r2, [r3, #96]	@ 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	4a18      	ldr	r2, [pc, #96]	@ (8004aa8 <HAL_UART_Receive_IT+0x94>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d01f      	beq.n	8004a8c <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d018      	beq.n	8004a8c <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	e853 3f00 	ldrex	r3, [r3]
 8004a66:	613b      	str	r3, [r7, #16]
   return(result);
 8004a68:	693b      	ldr	r3, [r7, #16]
 8004a6a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004a6e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	461a      	mov	r2, r3
 8004a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a78:	623b      	str	r3, [r7, #32]
 8004a7a:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a7c:	69f9      	ldr	r1, [r7, #28]
 8004a7e:	6a3a      	ldr	r2, [r7, #32]
 8004a80:	e841 2300 	strex	r3, r2, [r1]
 8004a84:	61bb      	str	r3, [r7, #24]
   return(result);
 8004a86:	69bb      	ldr	r3, [r7, #24]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d1e6      	bne.n	8004a5a <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004a8c:	88fb      	ldrh	r3, [r7, #6]
 8004a8e:	461a      	mov	r2, r3
 8004a90:	68b9      	ldr	r1, [r7, #8]
 8004a92:	68f8      	ldr	r0, [r7, #12]
 8004a94:	f000 ffa0 	bl	80059d8 <UART_Start_Receive_IT>
 8004a98:	4603      	mov	r3, r0
 8004a9a:	e000      	b.n	8004a9e <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004a9c:	2302      	movs	r3, #2
  }
}
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	3728      	adds	r7, #40	@ 0x28
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	bd80      	pop	{r7, pc}
 8004aa6:	bf00      	nop
 8004aa8:	40008000 	.word	0x40008000

08004aac <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b0ba      	sub	sp, #232	@ 0xe8
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	69db      	ldr	r3, [r3, #28]
 8004aba:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	689b      	ldr	r3, [r3, #8]
 8004ace:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004ad2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8004ad6:	f640 030f 	movw	r3, #2063	@ 0x80f
 8004ada:	4013      	ands	r3, r2
 8004adc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004ae0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d115      	bne.n	8004b14 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004ae8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004aec:	f003 0320 	and.w	r3, r3, #32
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d00f      	beq.n	8004b14 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004af4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004af8:	f003 0320 	and.w	r3, r3, #32
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d009      	beq.n	8004b14 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	f000 82ca 	beq.w	800509e <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004b0e:	6878      	ldr	r0, [r7, #4]
 8004b10:	4798      	blx	r3
      }
      return;
 8004b12:	e2c4      	b.n	800509e <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8004b14:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	f000 8117 	beq.w	8004d4c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004b1e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004b22:	f003 0301 	and.w	r3, r3, #1
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d106      	bne.n	8004b38 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004b2a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8004b2e:	4b85      	ldr	r3, [pc, #532]	@ (8004d44 <HAL_UART_IRQHandler+0x298>)
 8004b30:	4013      	ands	r3, r2
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	f000 810a 	beq.w	8004d4c <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004b38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b3c:	f003 0301 	and.w	r3, r3, #1
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d011      	beq.n	8004b68 <HAL_UART_IRQHandler+0xbc>
 8004b44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d00b      	beq.n	8004b68 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	2201      	movs	r2, #1
 8004b56:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b5e:	f043 0201 	orr.w	r2, r3, #1
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004b68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b6c:	f003 0302 	and.w	r3, r3, #2
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d011      	beq.n	8004b98 <HAL_UART_IRQHandler+0xec>
 8004b74:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004b78:	f003 0301 	and.w	r3, r3, #1
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d00b      	beq.n	8004b98 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	2202      	movs	r2, #2
 8004b86:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b8e:	f043 0204 	orr.w	r2, r3, #4
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004b98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b9c:	f003 0304 	and.w	r3, r3, #4
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d011      	beq.n	8004bc8 <HAL_UART_IRQHandler+0x11c>
 8004ba4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004ba8:	f003 0301 	and.w	r3, r3, #1
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d00b      	beq.n	8004bc8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	2204      	movs	r2, #4
 8004bb6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004bbe:	f043 0202 	orr.w	r2, r3, #2
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004bc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004bcc:	f003 0308 	and.w	r3, r3, #8
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d017      	beq.n	8004c04 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004bd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004bd8:	f003 0320 	and.w	r3, r3, #32
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d105      	bne.n	8004bec <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004be0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004be4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d00b      	beq.n	8004c04 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	2208      	movs	r2, #8
 8004bf2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004bfa:	f043 0208 	orr.w	r2, r3, #8
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004c04:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d012      	beq.n	8004c36 <HAL_UART_IRQHandler+0x18a>
 8004c10:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c14:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d00c      	beq.n	8004c36 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004c24:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c2c:	f043 0220 	orr.w	r2, r3, #32
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	f000 8230 	beq.w	80050a2 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004c42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004c46:	f003 0320 	and.w	r3, r3, #32
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d00d      	beq.n	8004c6a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004c4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004c52:	f003 0320 	and.w	r3, r3, #32
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d007      	beq.n	8004c6a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d003      	beq.n	8004c6a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004c66:	6878      	ldr	r0, [r7, #4]
 8004c68:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c70:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	689b      	ldr	r3, [r3, #8]
 8004c7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c7e:	2b40      	cmp	r3, #64	@ 0x40
 8004c80:	d005      	beq.n	8004c8e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004c82:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004c86:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d04f      	beq.n	8004d2e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	f000 ff68 	bl	8005b64 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	689b      	ldr	r3, [r3, #8]
 8004c9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c9e:	2b40      	cmp	r3, #64	@ 0x40
 8004ca0:	d141      	bne.n	8004d26 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	3308      	adds	r3, #8
 8004ca8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004cb0:	e853 3f00 	ldrex	r3, [r3]
 8004cb4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004cb8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004cbc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004cc0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	3308      	adds	r3, #8
 8004cca:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004cce:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004cd2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cd6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004cda:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004cde:	e841 2300 	strex	r3, r2, [r1]
 8004ce2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004ce6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d1d9      	bne.n	8004ca2 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d013      	beq.n	8004d1e <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cfa:	4a13      	ldr	r2, [pc, #76]	@ (8004d48 <HAL_UART_IRQHandler+0x29c>)
 8004cfc:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d02:	4618      	mov	r0, r3
 8004d04:	f7fd f9fc 	bl	8002100 <HAL_DMA_Abort_IT>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d017      	beq.n	8004d3e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d14:	687a      	ldr	r2, [r7, #4]
 8004d16:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004d18:	4610      	mov	r0, r2
 8004d1a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d1c:	e00f      	b.n	8004d3e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004d1e:	6878      	ldr	r0, [r7, #4]
 8004d20:	f000 f9d4 	bl	80050cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d24:	e00b      	b.n	8004d3e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004d26:	6878      	ldr	r0, [r7, #4]
 8004d28:	f000 f9d0 	bl	80050cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d2c:	e007      	b.n	8004d3e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004d2e:	6878      	ldr	r0, [r7, #4]
 8004d30:	f000 f9cc 	bl	80050cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2200      	movs	r2, #0
 8004d38:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8004d3c:	e1b1      	b.n	80050a2 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d3e:	bf00      	nop
    return;
 8004d40:	e1af      	b.n	80050a2 <HAL_UART_IRQHandler+0x5f6>
 8004d42:	bf00      	nop
 8004d44:	04000120 	.word	0x04000120
 8004d48:	08005c2d 	.word	0x08005c2d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	f040 816a 	bne.w	800502a <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004d56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004d5a:	f003 0310 	and.w	r3, r3, #16
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	f000 8163 	beq.w	800502a <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004d64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004d68:	f003 0310 	and.w	r3, r3, #16
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	f000 815c 	beq.w	800502a <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	2210      	movs	r2, #16
 8004d78:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004d84:	2b40      	cmp	r3, #64	@ 0x40
 8004d86:	f040 80d4 	bne.w	8004f32 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	685b      	ldr	r3, [r3, #4]
 8004d92:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004d96:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	f000 80ad 	beq.w	8004efa <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004da6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004daa:	429a      	cmp	r2, r3
 8004dac:	f080 80a5 	bcs.w	8004efa <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004db6:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f003 0320 	and.w	r3, r3, #32
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	f040 8086 	bne.w	8004ed8 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dd4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004dd8:	e853 3f00 	ldrex	r3, [r3]
 8004ddc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004de0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004de4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004de8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	461a      	mov	r2, r3
 8004df2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004df6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004dfa:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dfe:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004e02:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004e06:	e841 2300 	strex	r3, r2, [r1]
 8004e0a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004e0e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d1da      	bne.n	8004dcc <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	3308      	adds	r3, #8
 8004e1c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e1e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004e20:	e853 3f00 	ldrex	r3, [r3]
 8004e24:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004e26:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004e28:	f023 0301 	bic.w	r3, r3, #1
 8004e2c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	3308      	adds	r3, #8
 8004e36:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004e3a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004e3e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e40:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004e42:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004e46:	e841 2300 	strex	r3, r2, [r1]
 8004e4a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004e4c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d1e1      	bne.n	8004e16 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	3308      	adds	r3, #8
 8004e58:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e5a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004e5c:	e853 3f00 	ldrex	r3, [r3]
 8004e60:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004e62:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004e64:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e68:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	3308      	adds	r3, #8
 8004e72:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004e76:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004e78:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e7a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004e7c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004e7e:	e841 2300 	strex	r3, r2, [r1]
 8004e82:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004e84:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d1e3      	bne.n	8004e52 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	2220      	movs	r2, #32
 8004e8e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2200      	movs	r2, #0
 8004e96:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004ea0:	e853 3f00 	ldrex	r3, [r3]
 8004ea4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004ea6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004ea8:	f023 0310 	bic.w	r3, r3, #16
 8004eac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	461a      	mov	r2, r3
 8004eb6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004eba:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004ebc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ebe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004ec0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004ec2:	e841 2300 	strex	r3, r2, [r1]
 8004ec6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004ec8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d1e4      	bne.n	8004e98 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	f7fd f8d6 	bl	8002084 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2202      	movs	r2, #2
 8004edc:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004eea:	b29b      	uxth	r3, r3
 8004eec:	1ad3      	subs	r3, r2, r3
 8004eee:	b29b      	uxth	r3, r3
 8004ef0:	4619      	mov	r1, r3
 8004ef2:	6878      	ldr	r0, [r7, #4]
 8004ef4:	f000 f8f4 	bl	80050e0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004ef8:	e0d5      	b.n	80050a6 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004f00:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004f04:	429a      	cmp	r2, r3
 8004f06:	f040 80ce 	bne.w	80050a6 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f003 0320 	and.w	r3, r3, #32
 8004f16:	2b20      	cmp	r3, #32
 8004f18:	f040 80c5 	bne.w	80050a6 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2202      	movs	r2, #2
 8004f20:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004f28:	4619      	mov	r1, r3
 8004f2a:	6878      	ldr	r0, [r7, #4]
 8004f2c:	f000 f8d8 	bl	80050e0 <HAL_UARTEx_RxEventCallback>
      return;
 8004f30:	e0b9      	b.n	80050a6 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004f3e:	b29b      	uxth	r3, r3
 8004f40:	1ad3      	subs	r3, r2, r3
 8004f42:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004f4c:	b29b      	uxth	r3, r3
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	f000 80ab 	beq.w	80050aa <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8004f54:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	f000 80a6 	beq.w	80050aa <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f66:	e853 3f00 	ldrex	r3, [r3]
 8004f6a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004f6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f6e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f72:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	461a      	mov	r2, r3
 8004f7c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004f80:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f82:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f84:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004f86:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004f88:	e841 2300 	strex	r3, r2, [r1]
 8004f8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004f8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d1e4      	bne.n	8004f5e <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	3308      	adds	r3, #8
 8004f9a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f9e:	e853 3f00 	ldrex	r3, [r3]
 8004fa2:	623b      	str	r3, [r7, #32]
   return(result);
 8004fa4:	6a3b      	ldr	r3, [r7, #32]
 8004fa6:	f023 0301 	bic.w	r3, r3, #1
 8004faa:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	3308      	adds	r3, #8
 8004fb4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004fb8:	633a      	str	r2, [r7, #48]	@ 0x30
 8004fba:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fbc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004fbe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004fc0:	e841 2300 	strex	r3, r2, [r1]
 8004fc4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004fc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d1e3      	bne.n	8004f94 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2220      	movs	r2, #32
 8004fd0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2200      	movs	r2, #0
 8004fd8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fe6:	693b      	ldr	r3, [r7, #16]
 8004fe8:	e853 3f00 	ldrex	r3, [r3]
 8004fec:	60fb      	str	r3, [r7, #12]
   return(result);
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	f023 0310 	bic.w	r3, r3, #16
 8004ff4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	461a      	mov	r2, r3
 8004ffe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005002:	61fb      	str	r3, [r7, #28]
 8005004:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005006:	69b9      	ldr	r1, [r7, #24]
 8005008:	69fa      	ldr	r2, [r7, #28]
 800500a:	e841 2300 	strex	r3, r2, [r1]
 800500e:	617b      	str	r3, [r7, #20]
   return(result);
 8005010:	697b      	ldr	r3, [r7, #20]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d1e4      	bne.n	8004fe0 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2202      	movs	r2, #2
 800501a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800501c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005020:	4619      	mov	r1, r3
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	f000 f85c 	bl	80050e0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005028:	e03f      	b.n	80050aa <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800502a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800502e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005032:	2b00      	cmp	r3, #0
 8005034:	d00e      	beq.n	8005054 <HAL_UART_IRQHandler+0x5a8>
 8005036:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800503a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800503e:	2b00      	cmp	r3, #0
 8005040:	d008      	beq.n	8005054 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800504a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800504c:	6878      	ldr	r0, [r7, #4]
 800504e:	f000 ffe9 	bl	8006024 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005052:	e02d      	b.n	80050b0 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005054:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005058:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800505c:	2b00      	cmp	r3, #0
 800505e:	d00e      	beq.n	800507e <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005060:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005064:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005068:	2b00      	cmp	r3, #0
 800506a:	d008      	beq.n	800507e <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005070:	2b00      	cmp	r3, #0
 8005072:	d01c      	beq.n	80050ae <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005078:	6878      	ldr	r0, [r7, #4]
 800507a:	4798      	blx	r3
    }
    return;
 800507c:	e017      	b.n	80050ae <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800507e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005082:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005086:	2b00      	cmp	r3, #0
 8005088:	d012      	beq.n	80050b0 <HAL_UART_IRQHandler+0x604>
 800508a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800508e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005092:	2b00      	cmp	r3, #0
 8005094:	d00c      	beq.n	80050b0 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8005096:	6878      	ldr	r0, [r7, #4]
 8005098:	f000 fdde 	bl	8005c58 <UART_EndTransmit_IT>
    return;
 800509c:	e008      	b.n	80050b0 <HAL_UART_IRQHandler+0x604>
      return;
 800509e:	bf00      	nop
 80050a0:	e006      	b.n	80050b0 <HAL_UART_IRQHandler+0x604>
    return;
 80050a2:	bf00      	nop
 80050a4:	e004      	b.n	80050b0 <HAL_UART_IRQHandler+0x604>
      return;
 80050a6:	bf00      	nop
 80050a8:	e002      	b.n	80050b0 <HAL_UART_IRQHandler+0x604>
      return;
 80050aa:	bf00      	nop
 80050ac:	e000      	b.n	80050b0 <HAL_UART_IRQHandler+0x604>
    return;
 80050ae:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 80050b0:	37e8      	adds	r7, #232	@ 0xe8
 80050b2:	46bd      	mov	sp, r7
 80050b4:	bd80      	pop	{r7, pc}
 80050b6:	bf00      	nop

080050b8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80050b8:	b480      	push	{r7}
 80050ba:	b083      	sub	sp, #12
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80050c0:	bf00      	nop
 80050c2:	370c      	adds	r7, #12
 80050c4:	46bd      	mov	sp, r7
 80050c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ca:	4770      	bx	lr

080050cc <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80050cc:	b480      	push	{r7}
 80050ce:	b083      	sub	sp, #12
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80050d4:	bf00      	nop
 80050d6:	370c      	adds	r7, #12
 80050d8:	46bd      	mov	sp, r7
 80050da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050de:	4770      	bx	lr

080050e0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80050e0:	b480      	push	{r7}
 80050e2:	b083      	sub	sp, #12
 80050e4:	af00      	add	r7, sp, #0
 80050e6:	6078      	str	r0, [r7, #4]
 80050e8:	460b      	mov	r3, r1
 80050ea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80050ec:	bf00      	nop
 80050ee:	370c      	adds	r7, #12
 80050f0:	46bd      	mov	sp, r7
 80050f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f6:	4770      	bx	lr

080050f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80050f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80050fc:	b08a      	sub	sp, #40	@ 0x28
 80050fe:	af00      	add	r7, sp, #0
 8005100:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005102:	2300      	movs	r3, #0
 8005104:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	689a      	ldr	r2, [r3, #8]
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	691b      	ldr	r3, [r3, #16]
 8005110:	431a      	orrs	r2, r3
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	695b      	ldr	r3, [r3, #20]
 8005116:	431a      	orrs	r2, r3
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	69db      	ldr	r3, [r3, #28]
 800511c:	4313      	orrs	r3, r2
 800511e:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	681a      	ldr	r2, [r3, #0]
 8005126:	4ba4      	ldr	r3, [pc, #656]	@ (80053b8 <UART_SetConfig+0x2c0>)
 8005128:	4013      	ands	r3, r2
 800512a:	68fa      	ldr	r2, [r7, #12]
 800512c:	6812      	ldr	r2, [r2, #0]
 800512e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005130:	430b      	orrs	r3, r1
 8005132:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	68da      	ldr	r2, [r3, #12]
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	430a      	orrs	r2, r1
 8005148:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	699b      	ldr	r3, [r3, #24]
 800514e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	4a99      	ldr	r2, [pc, #612]	@ (80053bc <UART_SetConfig+0x2c4>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d004      	beq.n	8005164 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	6a1b      	ldr	r3, [r3, #32]
 800515e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005160:	4313      	orrs	r3, r2
 8005162:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	689b      	ldr	r3, [r3, #8]
 800516a:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005174:	430a      	orrs	r2, r1
 8005176:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	4a90      	ldr	r2, [pc, #576]	@ (80053c0 <UART_SetConfig+0x2c8>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d126      	bne.n	80051d0 <UART_SetConfig+0xd8>
 8005182:	4b90      	ldr	r3, [pc, #576]	@ (80053c4 <UART_SetConfig+0x2cc>)
 8005184:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005188:	f003 0303 	and.w	r3, r3, #3
 800518c:	2b03      	cmp	r3, #3
 800518e:	d81b      	bhi.n	80051c8 <UART_SetConfig+0xd0>
 8005190:	a201      	add	r2, pc, #4	@ (adr r2, 8005198 <UART_SetConfig+0xa0>)
 8005192:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005196:	bf00      	nop
 8005198:	080051a9 	.word	0x080051a9
 800519c:	080051b9 	.word	0x080051b9
 80051a0:	080051b1 	.word	0x080051b1
 80051a4:	080051c1 	.word	0x080051c1
 80051a8:	2301      	movs	r3, #1
 80051aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051ae:	e116      	b.n	80053de <UART_SetConfig+0x2e6>
 80051b0:	2302      	movs	r3, #2
 80051b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051b6:	e112      	b.n	80053de <UART_SetConfig+0x2e6>
 80051b8:	2304      	movs	r3, #4
 80051ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051be:	e10e      	b.n	80053de <UART_SetConfig+0x2e6>
 80051c0:	2308      	movs	r3, #8
 80051c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051c6:	e10a      	b.n	80053de <UART_SetConfig+0x2e6>
 80051c8:	2310      	movs	r3, #16
 80051ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80051ce:	e106      	b.n	80053de <UART_SetConfig+0x2e6>
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	4a7c      	ldr	r2, [pc, #496]	@ (80053c8 <UART_SetConfig+0x2d0>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d138      	bne.n	800524c <UART_SetConfig+0x154>
 80051da:	4b7a      	ldr	r3, [pc, #488]	@ (80053c4 <UART_SetConfig+0x2cc>)
 80051dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051e0:	f003 030c 	and.w	r3, r3, #12
 80051e4:	2b0c      	cmp	r3, #12
 80051e6:	d82d      	bhi.n	8005244 <UART_SetConfig+0x14c>
 80051e8:	a201      	add	r2, pc, #4	@ (adr r2, 80051f0 <UART_SetConfig+0xf8>)
 80051ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051ee:	bf00      	nop
 80051f0:	08005225 	.word	0x08005225
 80051f4:	08005245 	.word	0x08005245
 80051f8:	08005245 	.word	0x08005245
 80051fc:	08005245 	.word	0x08005245
 8005200:	08005235 	.word	0x08005235
 8005204:	08005245 	.word	0x08005245
 8005208:	08005245 	.word	0x08005245
 800520c:	08005245 	.word	0x08005245
 8005210:	0800522d 	.word	0x0800522d
 8005214:	08005245 	.word	0x08005245
 8005218:	08005245 	.word	0x08005245
 800521c:	08005245 	.word	0x08005245
 8005220:	0800523d 	.word	0x0800523d
 8005224:	2300      	movs	r3, #0
 8005226:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800522a:	e0d8      	b.n	80053de <UART_SetConfig+0x2e6>
 800522c:	2302      	movs	r3, #2
 800522e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005232:	e0d4      	b.n	80053de <UART_SetConfig+0x2e6>
 8005234:	2304      	movs	r3, #4
 8005236:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800523a:	e0d0      	b.n	80053de <UART_SetConfig+0x2e6>
 800523c:	2308      	movs	r3, #8
 800523e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005242:	e0cc      	b.n	80053de <UART_SetConfig+0x2e6>
 8005244:	2310      	movs	r3, #16
 8005246:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800524a:	e0c8      	b.n	80053de <UART_SetConfig+0x2e6>
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4a5e      	ldr	r2, [pc, #376]	@ (80053cc <UART_SetConfig+0x2d4>)
 8005252:	4293      	cmp	r3, r2
 8005254:	d125      	bne.n	80052a2 <UART_SetConfig+0x1aa>
 8005256:	4b5b      	ldr	r3, [pc, #364]	@ (80053c4 <UART_SetConfig+0x2cc>)
 8005258:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800525c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005260:	2b30      	cmp	r3, #48	@ 0x30
 8005262:	d016      	beq.n	8005292 <UART_SetConfig+0x19a>
 8005264:	2b30      	cmp	r3, #48	@ 0x30
 8005266:	d818      	bhi.n	800529a <UART_SetConfig+0x1a2>
 8005268:	2b20      	cmp	r3, #32
 800526a:	d00a      	beq.n	8005282 <UART_SetConfig+0x18a>
 800526c:	2b20      	cmp	r3, #32
 800526e:	d814      	bhi.n	800529a <UART_SetConfig+0x1a2>
 8005270:	2b00      	cmp	r3, #0
 8005272:	d002      	beq.n	800527a <UART_SetConfig+0x182>
 8005274:	2b10      	cmp	r3, #16
 8005276:	d008      	beq.n	800528a <UART_SetConfig+0x192>
 8005278:	e00f      	b.n	800529a <UART_SetConfig+0x1a2>
 800527a:	2300      	movs	r3, #0
 800527c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005280:	e0ad      	b.n	80053de <UART_SetConfig+0x2e6>
 8005282:	2302      	movs	r3, #2
 8005284:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005288:	e0a9      	b.n	80053de <UART_SetConfig+0x2e6>
 800528a:	2304      	movs	r3, #4
 800528c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005290:	e0a5      	b.n	80053de <UART_SetConfig+0x2e6>
 8005292:	2308      	movs	r3, #8
 8005294:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005298:	e0a1      	b.n	80053de <UART_SetConfig+0x2e6>
 800529a:	2310      	movs	r3, #16
 800529c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052a0:	e09d      	b.n	80053de <UART_SetConfig+0x2e6>
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4a4a      	ldr	r2, [pc, #296]	@ (80053d0 <UART_SetConfig+0x2d8>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d125      	bne.n	80052f8 <UART_SetConfig+0x200>
 80052ac:	4b45      	ldr	r3, [pc, #276]	@ (80053c4 <UART_SetConfig+0x2cc>)
 80052ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80052b2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80052b6:	2bc0      	cmp	r3, #192	@ 0xc0
 80052b8:	d016      	beq.n	80052e8 <UART_SetConfig+0x1f0>
 80052ba:	2bc0      	cmp	r3, #192	@ 0xc0
 80052bc:	d818      	bhi.n	80052f0 <UART_SetConfig+0x1f8>
 80052be:	2b80      	cmp	r3, #128	@ 0x80
 80052c0:	d00a      	beq.n	80052d8 <UART_SetConfig+0x1e0>
 80052c2:	2b80      	cmp	r3, #128	@ 0x80
 80052c4:	d814      	bhi.n	80052f0 <UART_SetConfig+0x1f8>
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d002      	beq.n	80052d0 <UART_SetConfig+0x1d8>
 80052ca:	2b40      	cmp	r3, #64	@ 0x40
 80052cc:	d008      	beq.n	80052e0 <UART_SetConfig+0x1e8>
 80052ce:	e00f      	b.n	80052f0 <UART_SetConfig+0x1f8>
 80052d0:	2300      	movs	r3, #0
 80052d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052d6:	e082      	b.n	80053de <UART_SetConfig+0x2e6>
 80052d8:	2302      	movs	r3, #2
 80052da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052de:	e07e      	b.n	80053de <UART_SetConfig+0x2e6>
 80052e0:	2304      	movs	r3, #4
 80052e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052e6:	e07a      	b.n	80053de <UART_SetConfig+0x2e6>
 80052e8:	2308      	movs	r3, #8
 80052ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052ee:	e076      	b.n	80053de <UART_SetConfig+0x2e6>
 80052f0:	2310      	movs	r3, #16
 80052f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80052f6:	e072      	b.n	80053de <UART_SetConfig+0x2e6>
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	4a35      	ldr	r2, [pc, #212]	@ (80053d4 <UART_SetConfig+0x2dc>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d12a      	bne.n	8005358 <UART_SetConfig+0x260>
 8005302:	4b30      	ldr	r3, [pc, #192]	@ (80053c4 <UART_SetConfig+0x2cc>)
 8005304:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005308:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800530c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005310:	d01a      	beq.n	8005348 <UART_SetConfig+0x250>
 8005312:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005316:	d81b      	bhi.n	8005350 <UART_SetConfig+0x258>
 8005318:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800531c:	d00c      	beq.n	8005338 <UART_SetConfig+0x240>
 800531e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005322:	d815      	bhi.n	8005350 <UART_SetConfig+0x258>
 8005324:	2b00      	cmp	r3, #0
 8005326:	d003      	beq.n	8005330 <UART_SetConfig+0x238>
 8005328:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800532c:	d008      	beq.n	8005340 <UART_SetConfig+0x248>
 800532e:	e00f      	b.n	8005350 <UART_SetConfig+0x258>
 8005330:	2300      	movs	r3, #0
 8005332:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005336:	e052      	b.n	80053de <UART_SetConfig+0x2e6>
 8005338:	2302      	movs	r3, #2
 800533a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800533e:	e04e      	b.n	80053de <UART_SetConfig+0x2e6>
 8005340:	2304      	movs	r3, #4
 8005342:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005346:	e04a      	b.n	80053de <UART_SetConfig+0x2e6>
 8005348:	2308      	movs	r3, #8
 800534a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800534e:	e046      	b.n	80053de <UART_SetConfig+0x2e6>
 8005350:	2310      	movs	r3, #16
 8005352:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005356:	e042      	b.n	80053de <UART_SetConfig+0x2e6>
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	4a17      	ldr	r2, [pc, #92]	@ (80053bc <UART_SetConfig+0x2c4>)
 800535e:	4293      	cmp	r3, r2
 8005360:	d13a      	bne.n	80053d8 <UART_SetConfig+0x2e0>
 8005362:	4b18      	ldr	r3, [pc, #96]	@ (80053c4 <UART_SetConfig+0x2cc>)
 8005364:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005368:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800536c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005370:	d01a      	beq.n	80053a8 <UART_SetConfig+0x2b0>
 8005372:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005376:	d81b      	bhi.n	80053b0 <UART_SetConfig+0x2b8>
 8005378:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800537c:	d00c      	beq.n	8005398 <UART_SetConfig+0x2a0>
 800537e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005382:	d815      	bhi.n	80053b0 <UART_SetConfig+0x2b8>
 8005384:	2b00      	cmp	r3, #0
 8005386:	d003      	beq.n	8005390 <UART_SetConfig+0x298>
 8005388:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800538c:	d008      	beq.n	80053a0 <UART_SetConfig+0x2a8>
 800538e:	e00f      	b.n	80053b0 <UART_SetConfig+0x2b8>
 8005390:	2300      	movs	r3, #0
 8005392:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005396:	e022      	b.n	80053de <UART_SetConfig+0x2e6>
 8005398:	2302      	movs	r3, #2
 800539a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800539e:	e01e      	b.n	80053de <UART_SetConfig+0x2e6>
 80053a0:	2304      	movs	r3, #4
 80053a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053a6:	e01a      	b.n	80053de <UART_SetConfig+0x2e6>
 80053a8:	2308      	movs	r3, #8
 80053aa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053ae:	e016      	b.n	80053de <UART_SetConfig+0x2e6>
 80053b0:	2310      	movs	r3, #16
 80053b2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80053b6:	e012      	b.n	80053de <UART_SetConfig+0x2e6>
 80053b8:	efff69f3 	.word	0xefff69f3
 80053bc:	40008000 	.word	0x40008000
 80053c0:	40013800 	.word	0x40013800
 80053c4:	40021000 	.word	0x40021000
 80053c8:	40004400 	.word	0x40004400
 80053cc:	40004800 	.word	0x40004800
 80053d0:	40004c00 	.word	0x40004c00
 80053d4:	40005000 	.word	0x40005000
 80053d8:	2310      	movs	r3, #16
 80053da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80053de:	68fb      	ldr	r3, [r7, #12]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	4a9f      	ldr	r2, [pc, #636]	@ (8005660 <UART_SetConfig+0x568>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d17a      	bne.n	80054de <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80053e8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80053ec:	2b08      	cmp	r3, #8
 80053ee:	d824      	bhi.n	800543a <UART_SetConfig+0x342>
 80053f0:	a201      	add	r2, pc, #4	@ (adr r2, 80053f8 <UART_SetConfig+0x300>)
 80053f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053f6:	bf00      	nop
 80053f8:	0800541d 	.word	0x0800541d
 80053fc:	0800543b 	.word	0x0800543b
 8005400:	08005425 	.word	0x08005425
 8005404:	0800543b 	.word	0x0800543b
 8005408:	0800542b 	.word	0x0800542b
 800540c:	0800543b 	.word	0x0800543b
 8005410:	0800543b 	.word	0x0800543b
 8005414:	0800543b 	.word	0x0800543b
 8005418:	08005433 	.word	0x08005433
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800541c:	f7fd fe64 	bl	80030e8 <HAL_RCC_GetPCLK1Freq>
 8005420:	61f8      	str	r0, [r7, #28]
        break;
 8005422:	e010      	b.n	8005446 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005424:	4b8f      	ldr	r3, [pc, #572]	@ (8005664 <UART_SetConfig+0x56c>)
 8005426:	61fb      	str	r3, [r7, #28]
        break;
 8005428:	e00d      	b.n	8005446 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800542a:	f7fd fdc5 	bl	8002fb8 <HAL_RCC_GetSysClockFreq>
 800542e:	61f8      	str	r0, [r7, #28]
        break;
 8005430:	e009      	b.n	8005446 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005432:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005436:	61fb      	str	r3, [r7, #28]
        break;
 8005438:	e005      	b.n	8005446 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800543a:	2300      	movs	r3, #0
 800543c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800543e:	2301      	movs	r3, #1
 8005440:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005444:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005446:	69fb      	ldr	r3, [r7, #28]
 8005448:	2b00      	cmp	r3, #0
 800544a:	f000 80fb 	beq.w	8005644 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	685a      	ldr	r2, [r3, #4]
 8005452:	4613      	mov	r3, r2
 8005454:	005b      	lsls	r3, r3, #1
 8005456:	4413      	add	r3, r2
 8005458:	69fa      	ldr	r2, [r7, #28]
 800545a:	429a      	cmp	r2, r3
 800545c:	d305      	bcc.n	800546a <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005464:	69fa      	ldr	r2, [r7, #28]
 8005466:	429a      	cmp	r2, r3
 8005468:	d903      	bls.n	8005472 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800546a:	2301      	movs	r3, #1
 800546c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005470:	e0e8      	b.n	8005644 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8005472:	69fb      	ldr	r3, [r7, #28]
 8005474:	2200      	movs	r2, #0
 8005476:	461c      	mov	r4, r3
 8005478:	4615      	mov	r5, r2
 800547a:	f04f 0200 	mov.w	r2, #0
 800547e:	f04f 0300 	mov.w	r3, #0
 8005482:	022b      	lsls	r3, r5, #8
 8005484:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005488:	0222      	lsls	r2, r4, #8
 800548a:	68f9      	ldr	r1, [r7, #12]
 800548c:	6849      	ldr	r1, [r1, #4]
 800548e:	0849      	lsrs	r1, r1, #1
 8005490:	2000      	movs	r0, #0
 8005492:	4688      	mov	r8, r1
 8005494:	4681      	mov	r9, r0
 8005496:	eb12 0a08 	adds.w	sl, r2, r8
 800549a:	eb43 0b09 	adc.w	fp, r3, r9
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	685b      	ldr	r3, [r3, #4]
 80054a2:	2200      	movs	r2, #0
 80054a4:	603b      	str	r3, [r7, #0]
 80054a6:	607a      	str	r2, [r7, #4]
 80054a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80054ac:	4650      	mov	r0, sl
 80054ae:	4659      	mov	r1, fp
 80054b0:	f7fa fe8e 	bl	80001d0 <__aeabi_uldivmod>
 80054b4:	4602      	mov	r2, r0
 80054b6:	460b      	mov	r3, r1
 80054b8:	4613      	mov	r3, r2
 80054ba:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80054bc:	69bb      	ldr	r3, [r7, #24]
 80054be:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80054c2:	d308      	bcc.n	80054d6 <UART_SetConfig+0x3de>
 80054c4:	69bb      	ldr	r3, [r7, #24]
 80054c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80054ca:	d204      	bcs.n	80054d6 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	69ba      	ldr	r2, [r7, #24]
 80054d2:	60da      	str	r2, [r3, #12]
 80054d4:	e0b6      	b.n	8005644 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80054d6:	2301      	movs	r3, #1
 80054d8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80054dc:	e0b2      	b.n	8005644 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	69db      	ldr	r3, [r3, #28]
 80054e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80054e6:	d15e      	bne.n	80055a6 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80054e8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80054ec:	2b08      	cmp	r3, #8
 80054ee:	d828      	bhi.n	8005542 <UART_SetConfig+0x44a>
 80054f0:	a201      	add	r2, pc, #4	@ (adr r2, 80054f8 <UART_SetConfig+0x400>)
 80054f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054f6:	bf00      	nop
 80054f8:	0800551d 	.word	0x0800551d
 80054fc:	08005525 	.word	0x08005525
 8005500:	0800552d 	.word	0x0800552d
 8005504:	08005543 	.word	0x08005543
 8005508:	08005533 	.word	0x08005533
 800550c:	08005543 	.word	0x08005543
 8005510:	08005543 	.word	0x08005543
 8005514:	08005543 	.word	0x08005543
 8005518:	0800553b 	.word	0x0800553b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800551c:	f7fd fde4 	bl	80030e8 <HAL_RCC_GetPCLK1Freq>
 8005520:	61f8      	str	r0, [r7, #28]
        break;
 8005522:	e014      	b.n	800554e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005524:	f7fd fdf6 	bl	8003114 <HAL_RCC_GetPCLK2Freq>
 8005528:	61f8      	str	r0, [r7, #28]
        break;
 800552a:	e010      	b.n	800554e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800552c:	4b4d      	ldr	r3, [pc, #308]	@ (8005664 <UART_SetConfig+0x56c>)
 800552e:	61fb      	str	r3, [r7, #28]
        break;
 8005530:	e00d      	b.n	800554e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005532:	f7fd fd41 	bl	8002fb8 <HAL_RCC_GetSysClockFreq>
 8005536:	61f8      	str	r0, [r7, #28]
        break;
 8005538:	e009      	b.n	800554e <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800553a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800553e:	61fb      	str	r3, [r7, #28]
        break;
 8005540:	e005      	b.n	800554e <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8005542:	2300      	movs	r3, #0
 8005544:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005546:	2301      	movs	r3, #1
 8005548:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800554c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800554e:	69fb      	ldr	r3, [r7, #28]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d077      	beq.n	8005644 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005554:	69fb      	ldr	r3, [r7, #28]
 8005556:	005a      	lsls	r2, r3, #1
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	085b      	lsrs	r3, r3, #1
 800555e:	441a      	add	r2, r3
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	685b      	ldr	r3, [r3, #4]
 8005564:	fbb2 f3f3 	udiv	r3, r2, r3
 8005568:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800556a:	69bb      	ldr	r3, [r7, #24]
 800556c:	2b0f      	cmp	r3, #15
 800556e:	d916      	bls.n	800559e <UART_SetConfig+0x4a6>
 8005570:	69bb      	ldr	r3, [r7, #24]
 8005572:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005576:	d212      	bcs.n	800559e <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005578:	69bb      	ldr	r3, [r7, #24]
 800557a:	b29b      	uxth	r3, r3
 800557c:	f023 030f 	bic.w	r3, r3, #15
 8005580:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005582:	69bb      	ldr	r3, [r7, #24]
 8005584:	085b      	lsrs	r3, r3, #1
 8005586:	b29b      	uxth	r3, r3
 8005588:	f003 0307 	and.w	r3, r3, #7
 800558c:	b29a      	uxth	r2, r3
 800558e:	8afb      	ldrh	r3, [r7, #22]
 8005590:	4313      	orrs	r3, r2
 8005592:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	8afa      	ldrh	r2, [r7, #22]
 800559a:	60da      	str	r2, [r3, #12]
 800559c:	e052      	b.n	8005644 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800559e:	2301      	movs	r3, #1
 80055a0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80055a4:	e04e      	b.n	8005644 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80055a6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80055aa:	2b08      	cmp	r3, #8
 80055ac:	d827      	bhi.n	80055fe <UART_SetConfig+0x506>
 80055ae:	a201      	add	r2, pc, #4	@ (adr r2, 80055b4 <UART_SetConfig+0x4bc>)
 80055b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055b4:	080055d9 	.word	0x080055d9
 80055b8:	080055e1 	.word	0x080055e1
 80055bc:	080055e9 	.word	0x080055e9
 80055c0:	080055ff 	.word	0x080055ff
 80055c4:	080055ef 	.word	0x080055ef
 80055c8:	080055ff 	.word	0x080055ff
 80055cc:	080055ff 	.word	0x080055ff
 80055d0:	080055ff 	.word	0x080055ff
 80055d4:	080055f7 	.word	0x080055f7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80055d8:	f7fd fd86 	bl	80030e8 <HAL_RCC_GetPCLK1Freq>
 80055dc:	61f8      	str	r0, [r7, #28]
        break;
 80055de:	e014      	b.n	800560a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80055e0:	f7fd fd98 	bl	8003114 <HAL_RCC_GetPCLK2Freq>
 80055e4:	61f8      	str	r0, [r7, #28]
        break;
 80055e6:	e010      	b.n	800560a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80055e8:	4b1e      	ldr	r3, [pc, #120]	@ (8005664 <UART_SetConfig+0x56c>)
 80055ea:	61fb      	str	r3, [r7, #28]
        break;
 80055ec:	e00d      	b.n	800560a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80055ee:	f7fd fce3 	bl	8002fb8 <HAL_RCC_GetSysClockFreq>
 80055f2:	61f8      	str	r0, [r7, #28]
        break;
 80055f4:	e009      	b.n	800560a <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80055fa:	61fb      	str	r3, [r7, #28]
        break;
 80055fc:	e005      	b.n	800560a <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80055fe:	2300      	movs	r3, #0
 8005600:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005608:	bf00      	nop
    }

    if (pclk != 0U)
 800560a:	69fb      	ldr	r3, [r7, #28]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d019      	beq.n	8005644 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	685b      	ldr	r3, [r3, #4]
 8005614:	085a      	lsrs	r2, r3, #1
 8005616:	69fb      	ldr	r3, [r7, #28]
 8005618:	441a      	add	r2, r3
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005622:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005624:	69bb      	ldr	r3, [r7, #24]
 8005626:	2b0f      	cmp	r3, #15
 8005628:	d909      	bls.n	800563e <UART_SetConfig+0x546>
 800562a:	69bb      	ldr	r3, [r7, #24]
 800562c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005630:	d205      	bcs.n	800563e <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005632:	69bb      	ldr	r3, [r7, #24]
 8005634:	b29a      	uxth	r2, r3
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	60da      	str	r2, [r3, #12]
 800563c:	e002      	b.n	8005644 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800563e:	2301      	movs	r3, #1
 8005640:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	2200      	movs	r2, #0
 8005648:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2200      	movs	r2, #0
 800564e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005650:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005654:	4618      	mov	r0, r3
 8005656:	3728      	adds	r7, #40	@ 0x28
 8005658:	46bd      	mov	sp, r7
 800565a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800565e:	bf00      	nop
 8005660:	40008000 	.word	0x40008000
 8005664:	00f42400 	.word	0x00f42400

08005668 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005668:	b480      	push	{r7}
 800566a:	b083      	sub	sp, #12
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005674:	f003 0308 	and.w	r3, r3, #8
 8005678:	2b00      	cmp	r3, #0
 800567a:	d00a      	beq.n	8005692 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	685b      	ldr	r3, [r3, #4]
 8005682:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	430a      	orrs	r2, r1
 8005690:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005696:	f003 0301 	and.w	r3, r3, #1
 800569a:	2b00      	cmp	r3, #0
 800569c:	d00a      	beq.n	80056b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	685b      	ldr	r3, [r3, #4]
 80056a4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	430a      	orrs	r2, r1
 80056b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056b8:	f003 0302 	and.w	r3, r3, #2
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d00a      	beq.n	80056d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	685b      	ldr	r3, [r3, #4]
 80056c6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	430a      	orrs	r2, r1
 80056d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056da:	f003 0304 	and.w	r3, r3, #4
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d00a      	beq.n	80056f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	685b      	ldr	r3, [r3, #4]
 80056e8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	430a      	orrs	r2, r1
 80056f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056fc:	f003 0310 	and.w	r3, r3, #16
 8005700:	2b00      	cmp	r3, #0
 8005702:	d00a      	beq.n	800571a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	689b      	ldr	r3, [r3, #8]
 800570a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	430a      	orrs	r2, r1
 8005718:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800571e:	f003 0320 	and.w	r3, r3, #32
 8005722:	2b00      	cmp	r3, #0
 8005724:	d00a      	beq.n	800573c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	689b      	ldr	r3, [r3, #8]
 800572c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	430a      	orrs	r2, r1
 800573a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005740:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005744:	2b00      	cmp	r3, #0
 8005746:	d01a      	beq.n	800577e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	685b      	ldr	r3, [r3, #4]
 800574e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	430a      	orrs	r2, r1
 800575c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005762:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005766:	d10a      	bne.n	800577e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	430a      	orrs	r2, r1
 800577c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005782:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005786:	2b00      	cmp	r3, #0
 8005788:	d00a      	beq.n	80057a0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	685b      	ldr	r3, [r3, #4]
 8005790:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	430a      	orrs	r2, r1
 800579e:	605a      	str	r2, [r3, #4]
  }
}
 80057a0:	bf00      	nop
 80057a2:	370c      	adds	r7, #12
 80057a4:	46bd      	mov	sp, r7
 80057a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057aa:	4770      	bx	lr

080057ac <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b098      	sub	sp, #96	@ 0x60
 80057b0:	af02      	add	r7, sp, #8
 80057b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	2200      	movs	r2, #0
 80057b8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80057bc:	f7fc fb74 	bl	8001ea8 <HAL_GetTick>
 80057c0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f003 0308 	and.w	r3, r3, #8
 80057cc:	2b08      	cmp	r3, #8
 80057ce:	d12e      	bne.n	800582e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80057d0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80057d4:	9300      	str	r3, [sp, #0]
 80057d6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80057d8:	2200      	movs	r2, #0
 80057da:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80057de:	6878      	ldr	r0, [r7, #4]
 80057e0:	f000 f88c 	bl	80058fc <UART_WaitOnFlagUntilTimeout>
 80057e4:	4603      	mov	r3, r0
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d021      	beq.n	800582e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057f2:	e853 3f00 	ldrex	r3, [r3]
 80057f6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80057f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057fa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80057fe:	653b      	str	r3, [r7, #80]	@ 0x50
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	461a      	mov	r2, r3
 8005806:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005808:	647b      	str	r3, [r7, #68]	@ 0x44
 800580a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800580c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800580e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005810:	e841 2300 	strex	r3, r2, [r1]
 8005814:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005816:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005818:	2b00      	cmp	r3, #0
 800581a:	d1e6      	bne.n	80057ea <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2220      	movs	r2, #32
 8005820:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2200      	movs	r2, #0
 8005826:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800582a:	2303      	movs	r3, #3
 800582c:	e062      	b.n	80058f4 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f003 0304 	and.w	r3, r3, #4
 8005838:	2b04      	cmp	r3, #4
 800583a:	d149      	bne.n	80058d0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800583c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005840:	9300      	str	r3, [sp, #0]
 8005842:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005844:	2200      	movs	r2, #0
 8005846:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800584a:	6878      	ldr	r0, [r7, #4]
 800584c:	f000 f856 	bl	80058fc <UART_WaitOnFlagUntilTimeout>
 8005850:	4603      	mov	r3, r0
 8005852:	2b00      	cmp	r3, #0
 8005854:	d03c      	beq.n	80058d0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800585c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800585e:	e853 3f00 	ldrex	r3, [r3]
 8005862:	623b      	str	r3, [r7, #32]
   return(result);
 8005864:	6a3b      	ldr	r3, [r7, #32]
 8005866:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800586a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	461a      	mov	r2, r3
 8005872:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005874:	633b      	str	r3, [r7, #48]	@ 0x30
 8005876:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005878:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800587a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800587c:	e841 2300 	strex	r3, r2, [r1]
 8005880:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005882:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005884:	2b00      	cmp	r3, #0
 8005886:	d1e6      	bne.n	8005856 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	3308      	adds	r3, #8
 800588e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005890:	693b      	ldr	r3, [r7, #16]
 8005892:	e853 3f00 	ldrex	r3, [r3]
 8005896:	60fb      	str	r3, [r7, #12]
   return(result);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	f023 0301 	bic.w	r3, r3, #1
 800589e:	64bb      	str	r3, [r7, #72]	@ 0x48
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	3308      	adds	r3, #8
 80058a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80058a8:	61fa      	str	r2, [r7, #28]
 80058aa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058ac:	69b9      	ldr	r1, [r7, #24]
 80058ae:	69fa      	ldr	r2, [r7, #28]
 80058b0:	e841 2300 	strex	r3, r2, [r1]
 80058b4:	617b      	str	r3, [r7, #20]
   return(result);
 80058b6:	697b      	ldr	r3, [r7, #20]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d1e5      	bne.n	8005888 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2220      	movs	r2, #32
 80058c0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2200      	movs	r2, #0
 80058c8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80058cc:	2303      	movs	r3, #3
 80058ce:	e011      	b.n	80058f4 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2220      	movs	r2, #32
 80058d4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2220      	movs	r2, #32
 80058da:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	2200      	movs	r2, #0
 80058e2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2200      	movs	r2, #0
 80058e8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2200      	movs	r2, #0
 80058ee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80058f2:	2300      	movs	r3, #0
}
 80058f4:	4618      	mov	r0, r3
 80058f6:	3758      	adds	r7, #88	@ 0x58
 80058f8:	46bd      	mov	sp, r7
 80058fa:	bd80      	pop	{r7, pc}

080058fc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b084      	sub	sp, #16
 8005900:	af00      	add	r7, sp, #0
 8005902:	60f8      	str	r0, [r7, #12]
 8005904:	60b9      	str	r1, [r7, #8]
 8005906:	603b      	str	r3, [r7, #0]
 8005908:	4613      	mov	r3, r2
 800590a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800590c:	e04f      	b.n	80059ae <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800590e:	69bb      	ldr	r3, [r7, #24]
 8005910:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005914:	d04b      	beq.n	80059ae <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005916:	f7fc fac7 	bl	8001ea8 <HAL_GetTick>
 800591a:	4602      	mov	r2, r0
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	1ad3      	subs	r3, r2, r3
 8005920:	69ba      	ldr	r2, [r7, #24]
 8005922:	429a      	cmp	r2, r3
 8005924:	d302      	bcc.n	800592c <UART_WaitOnFlagUntilTimeout+0x30>
 8005926:	69bb      	ldr	r3, [r7, #24]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d101      	bne.n	8005930 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800592c:	2303      	movs	r3, #3
 800592e:	e04e      	b.n	80059ce <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f003 0304 	and.w	r3, r3, #4
 800593a:	2b00      	cmp	r3, #0
 800593c:	d037      	beq.n	80059ae <UART_WaitOnFlagUntilTimeout+0xb2>
 800593e:	68bb      	ldr	r3, [r7, #8]
 8005940:	2b80      	cmp	r3, #128	@ 0x80
 8005942:	d034      	beq.n	80059ae <UART_WaitOnFlagUntilTimeout+0xb2>
 8005944:	68bb      	ldr	r3, [r7, #8]
 8005946:	2b40      	cmp	r3, #64	@ 0x40
 8005948:	d031      	beq.n	80059ae <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	69db      	ldr	r3, [r3, #28]
 8005950:	f003 0308 	and.w	r3, r3, #8
 8005954:	2b08      	cmp	r3, #8
 8005956:	d110      	bne.n	800597a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	2208      	movs	r2, #8
 800595e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005960:	68f8      	ldr	r0, [r7, #12]
 8005962:	f000 f8ff 	bl	8005b64 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	2208      	movs	r2, #8
 800596a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	2200      	movs	r2, #0
 8005972:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005976:	2301      	movs	r3, #1
 8005978:	e029      	b.n	80059ce <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	69db      	ldr	r3, [r3, #28]
 8005980:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005984:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005988:	d111      	bne.n	80059ae <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005992:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005994:	68f8      	ldr	r0, [r7, #12]
 8005996:	f000 f8e5 	bl	8005b64 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	2220      	movs	r2, #32
 800599e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	2200      	movs	r2, #0
 80059a6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80059aa:	2303      	movs	r3, #3
 80059ac:	e00f      	b.n	80059ce <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	69da      	ldr	r2, [r3, #28]
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	4013      	ands	r3, r2
 80059b8:	68ba      	ldr	r2, [r7, #8]
 80059ba:	429a      	cmp	r2, r3
 80059bc:	bf0c      	ite	eq
 80059be:	2301      	moveq	r3, #1
 80059c0:	2300      	movne	r3, #0
 80059c2:	b2db      	uxtb	r3, r3
 80059c4:	461a      	mov	r2, r3
 80059c6:	79fb      	ldrb	r3, [r7, #7]
 80059c8:	429a      	cmp	r2, r3
 80059ca:	d0a0      	beq.n	800590e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80059cc:	2300      	movs	r3, #0
}
 80059ce:	4618      	mov	r0, r3
 80059d0:	3710      	adds	r7, #16
 80059d2:	46bd      	mov	sp, r7
 80059d4:	bd80      	pop	{r7, pc}
	...

080059d8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80059d8:	b480      	push	{r7}
 80059da:	b097      	sub	sp, #92	@ 0x5c
 80059dc:	af00      	add	r7, sp, #0
 80059de:	60f8      	str	r0, [r7, #12]
 80059e0:	60b9      	str	r1, [r7, #8]
 80059e2:	4613      	mov	r3, r2
 80059e4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	68ba      	ldr	r2, [r7, #8]
 80059ea:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	88fa      	ldrh	r2, [r7, #6]
 80059f0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	88fa      	ldrh	r2, [r7, #6]
 80059f8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2200      	movs	r2, #0
 8005a00:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005a02:	68fb      	ldr	r3, [r7, #12]
 8005a04:	689b      	ldr	r3, [r3, #8]
 8005a06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a0a:	d10e      	bne.n	8005a2a <UART_Start_Receive_IT+0x52>
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	691b      	ldr	r3, [r3, #16]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d105      	bne.n	8005a20 <UART_Start_Receive_IT+0x48>
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005a1a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005a1e:	e02d      	b.n	8005a7c <UART_Start_Receive_IT+0xa4>
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	22ff      	movs	r2, #255	@ 0xff
 8005a24:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005a28:	e028      	b.n	8005a7c <UART_Start_Receive_IT+0xa4>
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	689b      	ldr	r3, [r3, #8]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d10d      	bne.n	8005a4e <UART_Start_Receive_IT+0x76>
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	691b      	ldr	r3, [r3, #16]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d104      	bne.n	8005a44 <UART_Start_Receive_IT+0x6c>
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	22ff      	movs	r2, #255	@ 0xff
 8005a3e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005a42:	e01b      	b.n	8005a7c <UART_Start_Receive_IT+0xa4>
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	227f      	movs	r2, #127	@ 0x7f
 8005a48:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005a4c:	e016      	b.n	8005a7c <UART_Start_Receive_IT+0xa4>
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	689b      	ldr	r3, [r3, #8]
 8005a52:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005a56:	d10d      	bne.n	8005a74 <UART_Start_Receive_IT+0x9c>
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	691b      	ldr	r3, [r3, #16]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d104      	bne.n	8005a6a <UART_Start_Receive_IT+0x92>
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	227f      	movs	r2, #127	@ 0x7f
 8005a64:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005a68:	e008      	b.n	8005a7c <UART_Start_Receive_IT+0xa4>
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	223f      	movs	r2, #63	@ 0x3f
 8005a6e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8005a72:	e003      	b.n	8005a7c <UART_Start_Receive_IT+0xa4>
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	2200      	movs	r2, #0
 8005a78:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2222      	movs	r2, #34	@ 0x22
 8005a88:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	3308      	adds	r3, #8
 8005a92:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a96:	e853 3f00 	ldrex	r3, [r3]
 8005a9a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005a9c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a9e:	f043 0301 	orr.w	r3, r3, #1
 8005aa2:	657b      	str	r3, [r7, #84]	@ 0x54
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	3308      	adds	r3, #8
 8005aaa:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005aac:	64ba      	str	r2, [r7, #72]	@ 0x48
 8005aae:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ab0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005ab2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005ab4:	e841 2300 	strex	r3, r2, [r1]
 8005ab8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8005aba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d1e5      	bne.n	8005a8c <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	689b      	ldr	r3, [r3, #8]
 8005ac4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005ac8:	d107      	bne.n	8005ada <UART_Start_Receive_IT+0x102>
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	691b      	ldr	r3, [r3, #16]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d103      	bne.n	8005ada <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	4a21      	ldr	r2, [pc, #132]	@ (8005b5c <UART_Start_Receive_IT+0x184>)
 8005ad6:	669a      	str	r2, [r3, #104]	@ 0x68
 8005ad8:	e002      	b.n	8005ae0 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	4a20      	ldr	r2, [pc, #128]	@ (8005b60 <UART_Start_Receive_IT+0x188>)
 8005ade:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	691b      	ldr	r3, [r3, #16]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d019      	beq.n	8005b1c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005af0:	e853 3f00 	ldrex	r3, [r3]
 8005af4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005af8:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8005afc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	461a      	mov	r2, r3
 8005b04:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b06:	637b      	str	r3, [r7, #52]	@ 0x34
 8005b08:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b0a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005b0c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005b0e:	e841 2300 	strex	r3, r2, [r1]
 8005b12:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005b14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d1e6      	bne.n	8005ae8 <UART_Start_Receive_IT+0x110>
 8005b1a:	e018      	b.n	8005b4e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b22:	697b      	ldr	r3, [r7, #20]
 8005b24:	e853 3f00 	ldrex	r3, [r3]
 8005b28:	613b      	str	r3, [r7, #16]
   return(result);
 8005b2a:	693b      	ldr	r3, [r7, #16]
 8005b2c:	f043 0320 	orr.w	r3, r3, #32
 8005b30:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	461a      	mov	r2, r3
 8005b38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005b3a:	623b      	str	r3, [r7, #32]
 8005b3c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b3e:	69f9      	ldr	r1, [r7, #28]
 8005b40:	6a3a      	ldr	r2, [r7, #32]
 8005b42:	e841 2300 	strex	r3, r2, [r1]
 8005b46:	61bb      	str	r3, [r7, #24]
   return(result);
 8005b48:	69bb      	ldr	r3, [r7, #24]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d1e6      	bne.n	8005b1c <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 8005b4e:	2300      	movs	r3, #0
}
 8005b50:	4618      	mov	r0, r3
 8005b52:	375c      	adds	r7, #92	@ 0x5c
 8005b54:	46bd      	mov	sp, r7
 8005b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5a:	4770      	bx	lr
 8005b5c:	08005e69 	.word	0x08005e69
 8005b60:	08005cad 	.word	0x08005cad

08005b64 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b64:	b480      	push	{r7}
 8005b66:	b095      	sub	sp, #84	@ 0x54
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b74:	e853 3f00 	ldrex	r3, [r3]
 8005b78:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b7c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005b80:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	461a      	mov	r2, r3
 8005b88:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005b8a:	643b      	str	r3, [r7, #64]	@ 0x40
 8005b8c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b8e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005b90:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005b92:	e841 2300 	strex	r3, r2, [r1]
 8005b96:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005b98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d1e6      	bne.n	8005b6c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	3308      	adds	r3, #8
 8005ba4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ba6:	6a3b      	ldr	r3, [r7, #32]
 8005ba8:	e853 3f00 	ldrex	r3, [r3]
 8005bac:	61fb      	str	r3, [r7, #28]
   return(result);
 8005bae:	69fb      	ldr	r3, [r7, #28]
 8005bb0:	f023 0301 	bic.w	r3, r3, #1
 8005bb4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	3308      	adds	r3, #8
 8005bbc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005bbe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005bc0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bc2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005bc4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005bc6:	e841 2300 	strex	r3, r2, [r1]
 8005bca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d1e5      	bne.n	8005b9e <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bd6:	2b01      	cmp	r3, #1
 8005bd8:	d118      	bne.n	8005c0c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	e853 3f00 	ldrex	r3, [r3]
 8005be6:	60bb      	str	r3, [r7, #8]
   return(result);
 8005be8:	68bb      	ldr	r3, [r7, #8]
 8005bea:	f023 0310 	bic.w	r3, r3, #16
 8005bee:	647b      	str	r3, [r7, #68]	@ 0x44
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	461a      	mov	r2, r3
 8005bf6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005bf8:	61bb      	str	r3, [r7, #24]
 8005bfa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bfc:	6979      	ldr	r1, [r7, #20]
 8005bfe:	69ba      	ldr	r2, [r7, #24]
 8005c00:	e841 2300 	strex	r3, r2, [r1]
 8005c04:	613b      	str	r3, [r7, #16]
   return(result);
 8005c06:	693b      	ldr	r3, [r7, #16]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d1e6      	bne.n	8005bda <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2220      	movs	r2, #32
 8005c10:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2200      	movs	r2, #0
 8005c18:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8005c20:	bf00      	nop
 8005c22:	3754      	adds	r7, #84	@ 0x54
 8005c24:	46bd      	mov	sp, r7
 8005c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c2a:	4770      	bx	lr

08005c2c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005c2c:	b580      	push	{r7, lr}
 8005c2e:	b084      	sub	sp, #16
 8005c30:	af00      	add	r7, sp, #0
 8005c32:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c38:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	2200      	movs	r2, #0
 8005c3e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	2200      	movs	r2, #0
 8005c46:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005c4a:	68f8      	ldr	r0, [r7, #12]
 8005c4c:	f7ff fa3e 	bl	80050cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c50:	bf00      	nop
 8005c52:	3710      	adds	r7, #16
 8005c54:	46bd      	mov	sp, r7
 8005c56:	bd80      	pop	{r7, pc}

08005c58 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b088      	sub	sp, #32
 8005c5c:	af00      	add	r7, sp, #0
 8005c5e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	e853 3f00 	ldrex	r3, [r3]
 8005c6c:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c6e:	68bb      	ldr	r3, [r7, #8]
 8005c70:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005c74:	61fb      	str	r3, [r7, #28]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	461a      	mov	r2, r3
 8005c7c:	69fb      	ldr	r3, [r7, #28]
 8005c7e:	61bb      	str	r3, [r7, #24]
 8005c80:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c82:	6979      	ldr	r1, [r7, #20]
 8005c84:	69ba      	ldr	r2, [r7, #24]
 8005c86:	e841 2300 	strex	r3, r2, [r1]
 8005c8a:	613b      	str	r3, [r7, #16]
   return(result);
 8005c8c:	693b      	ldr	r3, [r7, #16]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d1e6      	bne.n	8005c60 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2220      	movs	r2, #32
 8005c96:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005c9e:	6878      	ldr	r0, [r7, #4]
 8005ca0:	f7ff fa0a 	bl	80050b8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ca4:	bf00      	nop
 8005ca6:	3720      	adds	r7, #32
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	bd80      	pop	{r7, pc}

08005cac <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	b09c      	sub	sp, #112	@ 0x70
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005cba:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005cc4:	2b22      	cmp	r3, #34	@ 0x22
 8005cc6:	f040 80be 	bne.w	8005e46 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005cd0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005cd4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005cd8:	b2d9      	uxtb	r1, r3
 8005cda:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005cde:	b2da      	uxtb	r2, r3
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ce4:	400a      	ands	r2, r1
 8005ce6:	b2d2      	uxtb	r2, r2
 8005ce8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cee:	1c5a      	adds	r2, r3, #1
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005cfa:	b29b      	uxth	r3, r3
 8005cfc:	3b01      	subs	r3, #1
 8005cfe:	b29a      	uxth	r2, r3
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005d0c:	b29b      	uxth	r3, r3
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	f040 80a3 	bne.w	8005e5a <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d1c:	e853 3f00 	ldrex	r3, [r3]
 8005d20:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005d22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005d24:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d28:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	461a      	mov	r2, r3
 8005d30:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005d32:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005d34:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d36:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005d38:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005d3a:	e841 2300 	strex	r3, r2, [r1]
 8005d3e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005d40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d1e6      	bne.n	8005d14 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	3308      	adds	r3, #8
 8005d4c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d50:	e853 3f00 	ldrex	r3, [r3]
 8005d54:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005d56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d58:	f023 0301 	bic.w	r3, r3, #1
 8005d5c:	667b      	str	r3, [r7, #100]	@ 0x64
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	3308      	adds	r3, #8
 8005d64:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005d66:	647a      	str	r2, [r7, #68]	@ 0x44
 8005d68:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d6a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005d6c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005d6e:	e841 2300 	strex	r3, r2, [r1]
 8005d72:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005d74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d1e5      	bne.n	8005d46 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2220      	movs	r2, #32
 8005d7e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	2200      	movs	r2, #0
 8005d86:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4a34      	ldr	r2, [pc, #208]	@ (8005e64 <UART_RxISR_8BIT+0x1b8>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d01f      	beq.n	8005dd8 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d018      	beq.n	8005dd8 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dae:	e853 3f00 	ldrex	r3, [r3]
 8005db2:	623b      	str	r3, [r7, #32]
   return(result);
 8005db4:	6a3b      	ldr	r3, [r7, #32]
 8005db6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005dba:	663b      	str	r3, [r7, #96]	@ 0x60
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	461a      	mov	r2, r3
 8005dc2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005dc4:	633b      	str	r3, [r7, #48]	@ 0x30
 8005dc6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dc8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005dca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005dcc:	e841 2300 	strex	r3, r2, [r1]
 8005dd0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005dd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d1e6      	bne.n	8005da6 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	d12e      	bne.n	8005e3e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2200      	movs	r2, #0
 8005de4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dec:	693b      	ldr	r3, [r7, #16]
 8005dee:	e853 3f00 	ldrex	r3, [r3]
 8005df2:	60fb      	str	r3, [r7, #12]
   return(result);
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	f023 0310 	bic.w	r3, r3, #16
 8005dfa:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	461a      	mov	r2, r3
 8005e02:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005e04:	61fb      	str	r3, [r7, #28]
 8005e06:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e08:	69b9      	ldr	r1, [r7, #24]
 8005e0a:	69fa      	ldr	r2, [r7, #28]
 8005e0c:	e841 2300 	strex	r3, r2, [r1]
 8005e10:	617b      	str	r3, [r7, #20]
   return(result);
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d1e6      	bne.n	8005de6 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	69db      	ldr	r3, [r3, #28]
 8005e1e:	f003 0310 	and.w	r3, r3, #16
 8005e22:	2b10      	cmp	r3, #16
 8005e24:	d103      	bne.n	8005e2e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	2210      	movs	r2, #16
 8005e2c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005e34:	4619      	mov	r1, r3
 8005e36:	6878      	ldr	r0, [r7, #4]
 8005e38:	f7ff f952 	bl	80050e0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005e3c:	e00d      	b.n	8005e5a <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8005e3e:	6878      	ldr	r0, [r7, #4]
 8005e40:	f7fa fcb0 	bl	80007a4 <HAL_UART_RxCpltCallback>
}
 8005e44:	e009      	b.n	8005e5a <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	8b1b      	ldrh	r3, [r3, #24]
 8005e4c:	b29a      	uxth	r2, r3
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f042 0208 	orr.w	r2, r2, #8
 8005e56:	b292      	uxth	r2, r2
 8005e58:	831a      	strh	r2, [r3, #24]
}
 8005e5a:	bf00      	nop
 8005e5c:	3770      	adds	r7, #112	@ 0x70
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	bd80      	pop	{r7, pc}
 8005e62:	bf00      	nop
 8005e64:	40008000 	.word	0x40008000

08005e68 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b09c      	sub	sp, #112	@ 0x70
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005e76:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005e80:	2b22      	cmp	r3, #34	@ 0x22
 8005e82:	f040 80be 	bne.w	8006002 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8005e8c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005e94:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8005e96:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8005e9a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005e9e:	4013      	ands	r3, r2
 8005ea0:	b29a      	uxth	r2, r3
 8005ea2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005ea4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005eaa:	1c9a      	adds	r2, r3, #2
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005eb6:	b29b      	uxth	r3, r3
 8005eb8:	3b01      	subs	r3, #1
 8005eba:	b29a      	uxth	r2, r3
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005ec8:	b29b      	uxth	r3, r3
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	f040 80a3 	bne.w	8006016 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ed6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005ed8:	e853 3f00 	ldrex	r3, [r3]
 8005edc:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8005ede:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005ee0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ee4:	667b      	str	r3, [r7, #100]	@ 0x64
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	461a      	mov	r2, r3
 8005eec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005eee:	657b      	str	r3, [r7, #84]	@ 0x54
 8005ef0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ef2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8005ef4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8005ef6:	e841 2300 	strex	r3, r2, [r1]
 8005efa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005efc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d1e6      	bne.n	8005ed0 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	3308      	adds	r3, #8
 8005f08:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f0c:	e853 3f00 	ldrex	r3, [r3]
 8005f10:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005f12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f14:	f023 0301 	bic.w	r3, r3, #1
 8005f18:	663b      	str	r3, [r7, #96]	@ 0x60
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	3308      	adds	r3, #8
 8005f20:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005f22:	643a      	str	r2, [r7, #64]	@ 0x40
 8005f24:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f26:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005f28:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005f2a:	e841 2300 	strex	r3, r2, [r1]
 8005f2e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005f30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d1e5      	bne.n	8005f02 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2220      	movs	r2, #32
 8005f3a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2200      	movs	r2, #0
 8005f42:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2200      	movs	r2, #0
 8005f48:	665a      	str	r2, [r3, #100]	@ 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	4a34      	ldr	r2, [pc, #208]	@ (8006020 <UART_RxISR_16BIT+0x1b8>)
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d01f      	beq.n	8005f94 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	685b      	ldr	r3, [r3, #4]
 8005f5a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d018      	beq.n	8005f94 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f68:	6a3b      	ldr	r3, [r7, #32]
 8005f6a:	e853 3f00 	ldrex	r3, [r3]
 8005f6e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f70:	69fb      	ldr	r3, [r7, #28]
 8005f72:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005f76:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	461a      	mov	r2, r3
 8005f7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005f80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005f82:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f84:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005f86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005f88:	e841 2300 	strex	r3, r2, [r1]
 8005f8c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005f8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d1e6      	bne.n	8005f62 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005f98:	2b01      	cmp	r3, #1
 8005f9a:	d12e      	bne.n	8005ffa <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	e853 3f00 	ldrex	r3, [r3]
 8005fae:	60bb      	str	r3, [r7, #8]
   return(result);
 8005fb0:	68bb      	ldr	r3, [r7, #8]
 8005fb2:	f023 0310 	bic.w	r3, r3, #16
 8005fb6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	461a      	mov	r2, r3
 8005fbe:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005fc0:	61bb      	str	r3, [r7, #24]
 8005fc2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fc4:	6979      	ldr	r1, [r7, #20]
 8005fc6:	69ba      	ldr	r2, [r7, #24]
 8005fc8:	e841 2300 	strex	r3, r2, [r1]
 8005fcc:	613b      	str	r3, [r7, #16]
   return(result);
 8005fce:	693b      	ldr	r3, [r7, #16]
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d1e6      	bne.n	8005fa2 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	69db      	ldr	r3, [r3, #28]
 8005fda:	f003 0310 	and.w	r3, r3, #16
 8005fde:	2b10      	cmp	r3, #16
 8005fe0:	d103      	bne.n	8005fea <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	2210      	movs	r2, #16
 8005fe8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005ff0:	4619      	mov	r1, r3
 8005ff2:	6878      	ldr	r0, [r7, #4]
 8005ff4:	f7ff f874 	bl	80050e0 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005ff8:	e00d      	b.n	8006016 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 8005ffa:	6878      	ldr	r0, [r7, #4]
 8005ffc:	f7fa fbd2 	bl	80007a4 <HAL_UART_RxCpltCallback>
}
 8006000:	e009      	b.n	8006016 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	8b1b      	ldrh	r3, [r3, #24]
 8006008:	b29a      	uxth	r2, r3
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	f042 0208 	orr.w	r2, r2, #8
 8006012:	b292      	uxth	r2, r2
 8006014:	831a      	strh	r2, [r3, #24]
}
 8006016:	bf00      	nop
 8006018:	3770      	adds	r7, #112	@ 0x70
 800601a:	46bd      	mov	sp, r7
 800601c:	bd80      	pop	{r7, pc}
 800601e:	bf00      	nop
 8006020:	40008000 	.word	0x40008000

08006024 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006024:	b480      	push	{r7}
 8006026:	b083      	sub	sp, #12
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800602c:	bf00      	nop
 800602e:	370c      	adds	r7, #12
 8006030:	46bd      	mov	sp, r7
 8006032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006036:	4770      	bx	lr

08006038 <__NVIC_SetPriority>:
{
 8006038:	b480      	push	{r7}
 800603a:	b083      	sub	sp, #12
 800603c:	af00      	add	r7, sp, #0
 800603e:	4603      	mov	r3, r0
 8006040:	6039      	str	r1, [r7, #0]
 8006042:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006044:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006048:	2b00      	cmp	r3, #0
 800604a:	db0a      	blt.n	8006062 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	b2da      	uxtb	r2, r3
 8006050:	490c      	ldr	r1, [pc, #48]	@ (8006084 <__NVIC_SetPriority+0x4c>)
 8006052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006056:	0112      	lsls	r2, r2, #4
 8006058:	b2d2      	uxtb	r2, r2
 800605a:	440b      	add	r3, r1
 800605c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006060:	e00a      	b.n	8006078 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	b2da      	uxtb	r2, r3
 8006066:	4908      	ldr	r1, [pc, #32]	@ (8006088 <__NVIC_SetPriority+0x50>)
 8006068:	79fb      	ldrb	r3, [r7, #7]
 800606a:	f003 030f 	and.w	r3, r3, #15
 800606e:	3b04      	subs	r3, #4
 8006070:	0112      	lsls	r2, r2, #4
 8006072:	b2d2      	uxtb	r2, r2
 8006074:	440b      	add	r3, r1
 8006076:	761a      	strb	r2, [r3, #24]
}
 8006078:	bf00      	nop
 800607a:	370c      	adds	r7, #12
 800607c:	46bd      	mov	sp, r7
 800607e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006082:	4770      	bx	lr
 8006084:	e000e100 	.word	0xe000e100
 8006088:	e000ed00 	.word	0xe000ed00

0800608c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800608c:	b580      	push	{r7, lr}
 800608e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006090:	4b05      	ldr	r3, [pc, #20]	@ (80060a8 <SysTick_Handler+0x1c>)
 8006092:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006094:	f002 f880 	bl	8008198 <xTaskGetSchedulerState>
 8006098:	4603      	mov	r3, r0
 800609a:	2b01      	cmp	r3, #1
 800609c:	d001      	beq.n	80060a2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800609e:	f002 ff7b 	bl	8008f98 <xPortSysTickHandler>
  }
}
 80060a2:	bf00      	nop
 80060a4:	bd80      	pop	{r7, pc}
 80060a6:	bf00      	nop
 80060a8:	e000e010 	.word	0xe000e010

080060ac <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80060ac:	b580      	push	{r7, lr}
 80060ae:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80060b0:	2100      	movs	r1, #0
 80060b2:	f06f 0004 	mvn.w	r0, #4
 80060b6:	f7ff ffbf 	bl	8006038 <__NVIC_SetPriority>
#endif
}
 80060ba:	bf00      	nop
 80060bc:	bd80      	pop	{r7, pc}
	...

080060c0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80060c0:	b480      	push	{r7}
 80060c2:	b083      	sub	sp, #12
 80060c4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80060c6:	f3ef 8305 	mrs	r3, IPSR
 80060ca:	603b      	str	r3, [r7, #0]
  return(result);
 80060cc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d003      	beq.n	80060da <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80060d2:	f06f 0305 	mvn.w	r3, #5
 80060d6:	607b      	str	r3, [r7, #4]
 80060d8:	e00c      	b.n	80060f4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80060da:	4b0a      	ldr	r3, [pc, #40]	@ (8006104 <osKernelInitialize+0x44>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d105      	bne.n	80060ee <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80060e2:	4b08      	ldr	r3, [pc, #32]	@ (8006104 <osKernelInitialize+0x44>)
 80060e4:	2201      	movs	r2, #1
 80060e6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80060e8:	2300      	movs	r3, #0
 80060ea:	607b      	str	r3, [r7, #4]
 80060ec:	e002      	b.n	80060f4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80060ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80060f2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80060f4:	687b      	ldr	r3, [r7, #4]
}
 80060f6:	4618      	mov	r0, r3
 80060f8:	370c      	adds	r7, #12
 80060fa:	46bd      	mov	sp, r7
 80060fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006100:	4770      	bx	lr
 8006102:	bf00      	nop
 8006104:	20000208 	.word	0x20000208

08006108 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006108:	b580      	push	{r7, lr}
 800610a:	b082      	sub	sp, #8
 800610c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800610e:	f3ef 8305 	mrs	r3, IPSR
 8006112:	603b      	str	r3, [r7, #0]
  return(result);
 8006114:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006116:	2b00      	cmp	r3, #0
 8006118:	d003      	beq.n	8006122 <osKernelStart+0x1a>
    stat = osErrorISR;
 800611a:	f06f 0305 	mvn.w	r3, #5
 800611e:	607b      	str	r3, [r7, #4]
 8006120:	e010      	b.n	8006144 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006122:	4b0b      	ldr	r3, [pc, #44]	@ (8006150 <osKernelStart+0x48>)
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	2b01      	cmp	r3, #1
 8006128:	d109      	bne.n	800613e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800612a:	f7ff ffbf 	bl	80060ac <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800612e:	4b08      	ldr	r3, [pc, #32]	@ (8006150 <osKernelStart+0x48>)
 8006130:	2202      	movs	r2, #2
 8006132:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006134:	f001 fbbc 	bl	80078b0 <vTaskStartScheduler>
      stat = osOK;
 8006138:	2300      	movs	r3, #0
 800613a:	607b      	str	r3, [r7, #4]
 800613c:	e002      	b.n	8006144 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800613e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006142:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006144:	687b      	ldr	r3, [r7, #4]
}
 8006146:	4618      	mov	r0, r3
 8006148:	3708      	adds	r7, #8
 800614a:	46bd      	mov	sp, r7
 800614c:	bd80      	pop	{r7, pc}
 800614e:	bf00      	nop
 8006150:	20000208 	.word	0x20000208

08006154 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006154:	b580      	push	{r7, lr}
 8006156:	b08e      	sub	sp, #56	@ 0x38
 8006158:	af04      	add	r7, sp, #16
 800615a:	60f8      	str	r0, [r7, #12]
 800615c:	60b9      	str	r1, [r7, #8]
 800615e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006160:	2300      	movs	r3, #0
 8006162:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006164:	f3ef 8305 	mrs	r3, IPSR
 8006168:	617b      	str	r3, [r7, #20]
  return(result);
 800616a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800616c:	2b00      	cmp	r3, #0
 800616e:	d17e      	bne.n	800626e <osThreadNew+0x11a>
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d07b      	beq.n	800626e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006176:	2380      	movs	r3, #128	@ 0x80
 8006178:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800617a:	2318      	movs	r3, #24
 800617c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800617e:	2300      	movs	r3, #0
 8006180:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006182:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006186:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d045      	beq.n	800621a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	2b00      	cmp	r3, #0
 8006194:	d002      	beq.n	800619c <osThreadNew+0x48>
        name = attr->name;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	699b      	ldr	r3, [r3, #24]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d002      	beq.n	80061aa <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	699b      	ldr	r3, [r3, #24]
 80061a8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80061aa:	69fb      	ldr	r3, [r7, #28]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d008      	beq.n	80061c2 <osThreadNew+0x6e>
 80061b0:	69fb      	ldr	r3, [r7, #28]
 80061b2:	2b38      	cmp	r3, #56	@ 0x38
 80061b4:	d805      	bhi.n	80061c2 <osThreadNew+0x6e>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	685b      	ldr	r3, [r3, #4]
 80061ba:	f003 0301 	and.w	r3, r3, #1
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d001      	beq.n	80061c6 <osThreadNew+0x72>
        return (NULL);
 80061c2:	2300      	movs	r3, #0
 80061c4:	e054      	b.n	8006270 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	695b      	ldr	r3, [r3, #20]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d003      	beq.n	80061d6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	695b      	ldr	r3, [r3, #20]
 80061d2:	089b      	lsrs	r3, r3, #2
 80061d4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	689b      	ldr	r3, [r3, #8]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d00e      	beq.n	80061fc <osThreadNew+0xa8>
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	68db      	ldr	r3, [r3, #12]
 80061e2:	2ba7      	cmp	r3, #167	@ 0xa7
 80061e4:	d90a      	bls.n	80061fc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d006      	beq.n	80061fc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	695b      	ldr	r3, [r3, #20]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d002      	beq.n	80061fc <osThreadNew+0xa8>
        mem = 1;
 80061f6:	2301      	movs	r3, #1
 80061f8:	61bb      	str	r3, [r7, #24]
 80061fa:	e010      	b.n	800621e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	689b      	ldr	r3, [r3, #8]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d10c      	bne.n	800621e <osThreadNew+0xca>
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	68db      	ldr	r3, [r3, #12]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d108      	bne.n	800621e <osThreadNew+0xca>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	691b      	ldr	r3, [r3, #16]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d104      	bne.n	800621e <osThreadNew+0xca>
          mem = 0;
 8006214:	2300      	movs	r3, #0
 8006216:	61bb      	str	r3, [r7, #24]
 8006218:	e001      	b.n	800621e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800621a:	2300      	movs	r3, #0
 800621c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800621e:	69bb      	ldr	r3, [r7, #24]
 8006220:	2b01      	cmp	r3, #1
 8006222:	d110      	bne.n	8006246 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006228:	687a      	ldr	r2, [r7, #4]
 800622a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800622c:	9202      	str	r2, [sp, #8]
 800622e:	9301      	str	r3, [sp, #4]
 8006230:	69fb      	ldr	r3, [r7, #28]
 8006232:	9300      	str	r3, [sp, #0]
 8006234:	68bb      	ldr	r3, [r7, #8]
 8006236:	6a3a      	ldr	r2, [r7, #32]
 8006238:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800623a:	68f8      	ldr	r0, [r7, #12]
 800623c:	f001 f944 	bl	80074c8 <xTaskCreateStatic>
 8006240:	4603      	mov	r3, r0
 8006242:	613b      	str	r3, [r7, #16]
 8006244:	e013      	b.n	800626e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006246:	69bb      	ldr	r3, [r7, #24]
 8006248:	2b00      	cmp	r3, #0
 800624a:	d110      	bne.n	800626e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800624c:	6a3b      	ldr	r3, [r7, #32]
 800624e:	b29a      	uxth	r2, r3
 8006250:	f107 0310 	add.w	r3, r7, #16
 8006254:	9301      	str	r3, [sp, #4]
 8006256:	69fb      	ldr	r3, [r7, #28]
 8006258:	9300      	str	r3, [sp, #0]
 800625a:	68bb      	ldr	r3, [r7, #8]
 800625c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800625e:	68f8      	ldr	r0, [r7, #12]
 8006260:	f001 f992 	bl	8007588 <xTaskCreate>
 8006264:	4603      	mov	r3, r0
 8006266:	2b01      	cmp	r3, #1
 8006268:	d001      	beq.n	800626e <osThreadNew+0x11a>
            hTask = NULL;
 800626a:	2300      	movs	r3, #0
 800626c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800626e:	693b      	ldr	r3, [r7, #16]
}
 8006270:	4618      	mov	r0, r3
 8006272:	3728      	adds	r7, #40	@ 0x28
 8006274:	46bd      	mov	sp, r7
 8006276:	bd80      	pop	{r7, pc}

08006278 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006278:	b580      	push	{r7, lr}
 800627a:	b084      	sub	sp, #16
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006280:	f3ef 8305 	mrs	r3, IPSR
 8006284:	60bb      	str	r3, [r7, #8]
  return(result);
 8006286:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006288:	2b00      	cmp	r3, #0
 800628a:	d003      	beq.n	8006294 <osDelay+0x1c>
    stat = osErrorISR;
 800628c:	f06f 0305 	mvn.w	r3, #5
 8006290:	60fb      	str	r3, [r7, #12]
 8006292:	e007      	b.n	80062a4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006294:	2300      	movs	r3, #0
 8006296:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d002      	beq.n	80062a4 <osDelay+0x2c>
      vTaskDelay(ticks);
 800629e:	6878      	ldr	r0, [r7, #4]
 80062a0:	f001 fad0 	bl	8007844 <vTaskDelay>
    }
  }

  return (stat);
 80062a4:	68fb      	ldr	r3, [r7, #12]
}
 80062a6:	4618      	mov	r0, r3
 80062a8:	3710      	adds	r7, #16
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd80      	pop	{r7, pc}

080062ae <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 80062ae:	b580      	push	{r7, lr}
 80062b0:	b088      	sub	sp, #32
 80062b2:	af00      	add	r7, sp, #0
 80062b4:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 80062b6:	2300      	movs	r3, #0
 80062b8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80062ba:	f3ef 8305 	mrs	r3, IPSR
 80062be:	60bb      	str	r3, [r7, #8]
  return(result);
 80062c0:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 80062c2:	2b00      	cmp	r3, #0
 80062c4:	d174      	bne.n	80063b0 <osMutexNew+0x102>
    if (attr != NULL) {
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d003      	beq.n	80062d4 <osMutexNew+0x26>
      type = attr->attr_bits;
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	685b      	ldr	r3, [r3, #4]
 80062d0:	61bb      	str	r3, [r7, #24]
 80062d2:	e001      	b.n	80062d8 <osMutexNew+0x2a>
    } else {
      type = 0U;
 80062d4:	2300      	movs	r3, #0
 80062d6:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 80062d8:	69bb      	ldr	r3, [r7, #24]
 80062da:	f003 0301 	and.w	r3, r3, #1
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d002      	beq.n	80062e8 <osMutexNew+0x3a>
      rmtx = 1U;
 80062e2:	2301      	movs	r3, #1
 80062e4:	617b      	str	r3, [r7, #20]
 80062e6:	e001      	b.n	80062ec <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 80062e8:	2300      	movs	r3, #0
 80062ea:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 80062ec:	69bb      	ldr	r3, [r7, #24]
 80062ee:	f003 0308 	and.w	r3, r3, #8
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d15c      	bne.n	80063b0 <osMutexNew+0x102>
      mem = -1;
 80062f6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80062fa:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d015      	beq.n	800632e <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	689b      	ldr	r3, [r3, #8]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d006      	beq.n	8006318 <osMutexNew+0x6a>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	68db      	ldr	r3, [r3, #12]
 800630e:	2b4f      	cmp	r3, #79	@ 0x4f
 8006310:	d902      	bls.n	8006318 <osMutexNew+0x6a>
          mem = 1;
 8006312:	2301      	movs	r3, #1
 8006314:	613b      	str	r3, [r7, #16]
 8006316:	e00c      	b.n	8006332 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	689b      	ldr	r3, [r3, #8]
 800631c:	2b00      	cmp	r3, #0
 800631e:	d108      	bne.n	8006332 <osMutexNew+0x84>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	68db      	ldr	r3, [r3, #12]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d104      	bne.n	8006332 <osMutexNew+0x84>
            mem = 0;
 8006328:	2300      	movs	r3, #0
 800632a:	613b      	str	r3, [r7, #16]
 800632c:	e001      	b.n	8006332 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800632e:	2300      	movs	r3, #0
 8006330:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8006332:	693b      	ldr	r3, [r7, #16]
 8006334:	2b01      	cmp	r3, #1
 8006336:	d112      	bne.n	800635e <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 8006338:	697b      	ldr	r3, [r7, #20]
 800633a:	2b00      	cmp	r3, #0
 800633c:	d007      	beq.n	800634e <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	689b      	ldr	r3, [r3, #8]
 8006342:	4619      	mov	r1, r3
 8006344:	2004      	movs	r0, #4
 8006346:	f000 fb20 	bl	800698a <xQueueCreateMutexStatic>
 800634a:	61f8      	str	r0, [r7, #28]
 800634c:	e016      	b.n	800637c <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	689b      	ldr	r3, [r3, #8]
 8006352:	4619      	mov	r1, r3
 8006354:	2001      	movs	r0, #1
 8006356:	f000 fb18 	bl	800698a <xQueueCreateMutexStatic>
 800635a:	61f8      	str	r0, [r7, #28]
 800635c:	e00e      	b.n	800637c <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800635e:	693b      	ldr	r3, [r7, #16]
 8006360:	2b00      	cmp	r3, #0
 8006362:	d10b      	bne.n	800637c <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d004      	beq.n	8006374 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800636a:	2004      	movs	r0, #4
 800636c:	f000 faf5 	bl	800695a <xQueueCreateMutex>
 8006370:	61f8      	str	r0, [r7, #28]
 8006372:	e003      	b.n	800637c <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 8006374:	2001      	movs	r0, #1
 8006376:	f000 faf0 	bl	800695a <xQueueCreateMutex>
 800637a:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800637c:	69fb      	ldr	r3, [r7, #28]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d00c      	beq.n	800639c <osMutexNew+0xee>
        if (attr != NULL) {
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d003      	beq.n	8006390 <osMutexNew+0xe2>
          name = attr->name;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	60fb      	str	r3, [r7, #12]
 800638e:	e001      	b.n	8006394 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8006390:	2300      	movs	r3, #0
 8006392:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8006394:	68f9      	ldr	r1, [r7, #12]
 8006396:	69f8      	ldr	r0, [r7, #28]
 8006398:	f001 f838 	bl	800740c <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800639c:	69fb      	ldr	r3, [r7, #28]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d006      	beq.n	80063b0 <osMutexNew+0x102>
 80063a2:	697b      	ldr	r3, [r7, #20]
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d003      	beq.n	80063b0 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 80063a8:	69fb      	ldr	r3, [r7, #28]
 80063aa:	f043 0301 	orr.w	r3, r3, #1
 80063ae:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 80063b0:	69fb      	ldr	r3, [r7, #28]
}
 80063b2:	4618      	mov	r0, r3
 80063b4:	3720      	adds	r7, #32
 80063b6:	46bd      	mov	sp, r7
 80063b8:	bd80      	pop	{r7, pc}

080063ba <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 80063ba:	b580      	push	{r7, lr}
 80063bc:	b086      	sub	sp, #24
 80063be:	af00      	add	r7, sp, #0
 80063c0:	6078      	str	r0, [r7, #4]
 80063c2:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	f023 0301 	bic.w	r3, r3, #1
 80063ca:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	f003 0301 	and.w	r3, r3, #1
 80063d2:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80063d4:	2300      	movs	r3, #0
 80063d6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80063d8:	f3ef 8305 	mrs	r3, IPSR
 80063dc:	60bb      	str	r3, [r7, #8]
  return(result);
 80063de:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d003      	beq.n	80063ec <osMutexAcquire+0x32>
    stat = osErrorISR;
 80063e4:	f06f 0305 	mvn.w	r3, #5
 80063e8:	617b      	str	r3, [r7, #20]
 80063ea:	e02c      	b.n	8006446 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 80063ec:	693b      	ldr	r3, [r7, #16]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d103      	bne.n	80063fa <osMutexAcquire+0x40>
    stat = osErrorParameter;
 80063f2:	f06f 0303 	mvn.w	r3, #3
 80063f6:	617b      	str	r3, [r7, #20]
 80063f8:	e025      	b.n	8006446 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d011      	beq.n	8006424 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8006400:	6839      	ldr	r1, [r7, #0]
 8006402:	6938      	ldr	r0, [r7, #16]
 8006404:	f000 fb11 	bl	8006a2a <xQueueTakeMutexRecursive>
 8006408:	4603      	mov	r3, r0
 800640a:	2b01      	cmp	r3, #1
 800640c:	d01b      	beq.n	8006446 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d003      	beq.n	800641c <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8006414:	f06f 0301 	mvn.w	r3, #1
 8006418:	617b      	str	r3, [r7, #20]
 800641a:	e014      	b.n	8006446 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800641c:	f06f 0302 	mvn.w	r3, #2
 8006420:	617b      	str	r3, [r7, #20]
 8006422:	e010      	b.n	8006446 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8006424:	6839      	ldr	r1, [r7, #0]
 8006426:	6938      	ldr	r0, [r7, #16]
 8006428:	f000 fdb8 	bl	8006f9c <xQueueSemaphoreTake>
 800642c:	4603      	mov	r3, r0
 800642e:	2b01      	cmp	r3, #1
 8006430:	d009      	beq.n	8006446 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	2b00      	cmp	r3, #0
 8006436:	d003      	beq.n	8006440 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 8006438:	f06f 0301 	mvn.w	r3, #1
 800643c:	617b      	str	r3, [r7, #20]
 800643e:	e002      	b.n	8006446 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8006440:	f06f 0302 	mvn.w	r3, #2
 8006444:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8006446:	697b      	ldr	r3, [r7, #20]
}
 8006448:	4618      	mov	r0, r3
 800644a:	3718      	adds	r7, #24
 800644c:	46bd      	mov	sp, r7
 800644e:	bd80      	pop	{r7, pc}

08006450 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8006450:	b580      	push	{r7, lr}
 8006452:	b086      	sub	sp, #24
 8006454:	af00      	add	r7, sp, #0
 8006456:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	f023 0301 	bic.w	r3, r3, #1
 800645e:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	f003 0301 	and.w	r3, r3, #1
 8006466:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8006468:	2300      	movs	r3, #0
 800646a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800646c:	f3ef 8305 	mrs	r3, IPSR
 8006470:	60bb      	str	r3, [r7, #8]
  return(result);
 8006472:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8006474:	2b00      	cmp	r3, #0
 8006476:	d003      	beq.n	8006480 <osMutexRelease+0x30>
    stat = osErrorISR;
 8006478:	f06f 0305 	mvn.w	r3, #5
 800647c:	617b      	str	r3, [r7, #20]
 800647e:	e01f      	b.n	80064c0 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 8006480:	693b      	ldr	r3, [r7, #16]
 8006482:	2b00      	cmp	r3, #0
 8006484:	d103      	bne.n	800648e <osMutexRelease+0x3e>
    stat = osErrorParameter;
 8006486:	f06f 0303 	mvn.w	r3, #3
 800648a:	617b      	str	r3, [r7, #20]
 800648c:	e018      	b.n	80064c0 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d009      	beq.n	80064a8 <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8006494:	6938      	ldr	r0, [r7, #16]
 8006496:	f000 fa93 	bl	80069c0 <xQueueGiveMutexRecursive>
 800649a:	4603      	mov	r3, r0
 800649c:	2b01      	cmp	r3, #1
 800649e:	d00f      	beq.n	80064c0 <osMutexRelease+0x70>
        stat = osErrorResource;
 80064a0:	f06f 0302 	mvn.w	r3, #2
 80064a4:	617b      	str	r3, [r7, #20]
 80064a6:	e00b      	b.n	80064c0 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 80064a8:	2300      	movs	r3, #0
 80064aa:	2200      	movs	r2, #0
 80064ac:	2100      	movs	r1, #0
 80064ae:	6938      	ldr	r0, [r7, #16]
 80064b0:	f000 faf2 	bl	8006a98 <xQueueGenericSend>
 80064b4:	4603      	mov	r3, r0
 80064b6:	2b01      	cmp	r3, #1
 80064b8:	d002      	beq.n	80064c0 <osMutexRelease+0x70>
        stat = osErrorResource;
 80064ba:	f06f 0302 	mvn.w	r3, #2
 80064be:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80064c0:	697b      	ldr	r3, [r7, #20]
}
 80064c2:	4618      	mov	r0, r3
 80064c4:	3718      	adds	r7, #24
 80064c6:	46bd      	mov	sp, r7
 80064c8:	bd80      	pop	{r7, pc}
	...

080064cc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80064cc:	b480      	push	{r7}
 80064ce:	b085      	sub	sp, #20
 80064d0:	af00      	add	r7, sp, #0
 80064d2:	60f8      	str	r0, [r7, #12]
 80064d4:	60b9      	str	r1, [r7, #8]
 80064d6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	4a07      	ldr	r2, [pc, #28]	@ (80064f8 <vApplicationGetIdleTaskMemory+0x2c>)
 80064dc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80064de:	68bb      	ldr	r3, [r7, #8]
 80064e0:	4a06      	ldr	r2, [pc, #24]	@ (80064fc <vApplicationGetIdleTaskMemory+0x30>)
 80064e2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2280      	movs	r2, #128	@ 0x80
 80064e8:	601a      	str	r2, [r3, #0]
}
 80064ea:	bf00      	nop
 80064ec:	3714      	adds	r7, #20
 80064ee:	46bd      	mov	sp, r7
 80064f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f4:	4770      	bx	lr
 80064f6:	bf00      	nop
 80064f8:	2000020c 	.word	0x2000020c
 80064fc:	200002b4 	.word	0x200002b4

08006500 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8006500:	b480      	push	{r7}
 8006502:	b085      	sub	sp, #20
 8006504:	af00      	add	r7, sp, #0
 8006506:	60f8      	str	r0, [r7, #12]
 8006508:	60b9      	str	r1, [r7, #8]
 800650a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	4a07      	ldr	r2, [pc, #28]	@ (800652c <vApplicationGetTimerTaskMemory+0x2c>)
 8006510:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8006512:	68bb      	ldr	r3, [r7, #8]
 8006514:	4a06      	ldr	r2, [pc, #24]	@ (8006530 <vApplicationGetTimerTaskMemory+0x30>)
 8006516:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800651e:	601a      	str	r2, [r3, #0]
}
 8006520:	bf00      	nop
 8006522:	3714      	adds	r7, #20
 8006524:	46bd      	mov	sp, r7
 8006526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652a:	4770      	bx	lr
 800652c:	200004b4 	.word	0x200004b4
 8006530:	2000055c 	.word	0x2000055c

08006534 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006534:	b480      	push	{r7}
 8006536:	b083      	sub	sp, #12
 8006538:	af00      	add	r7, sp, #0
 800653a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	f103 0208 	add.w	r2, r3, #8
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800654c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	f103 0208 	add.w	r2, r3, #8
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	f103 0208 	add.w	r2, r3, #8
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2200      	movs	r2, #0
 8006566:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006568:	bf00      	nop
 800656a:	370c      	adds	r7, #12
 800656c:	46bd      	mov	sp, r7
 800656e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006572:	4770      	bx	lr

08006574 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006574:	b480      	push	{r7}
 8006576:	b083      	sub	sp, #12
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	2200      	movs	r2, #0
 8006580:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006582:	bf00      	nop
 8006584:	370c      	adds	r7, #12
 8006586:	46bd      	mov	sp, r7
 8006588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658c:	4770      	bx	lr

0800658e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800658e:	b480      	push	{r7}
 8006590:	b085      	sub	sp, #20
 8006592:	af00      	add	r7, sp, #0
 8006594:	6078      	str	r0, [r7, #4]
 8006596:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	685b      	ldr	r3, [r3, #4]
 800659c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	68fa      	ldr	r2, [r7, #12]
 80065a2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	689a      	ldr	r2, [r3, #8]
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	689b      	ldr	r3, [r3, #8]
 80065b0:	683a      	ldr	r2, [r7, #0]
 80065b2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	683a      	ldr	r2, [r7, #0]
 80065b8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	687a      	ldr	r2, [r7, #4]
 80065be:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	1c5a      	adds	r2, r3, #1
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	601a      	str	r2, [r3, #0]
}
 80065ca:	bf00      	nop
 80065cc:	3714      	adds	r7, #20
 80065ce:	46bd      	mov	sp, r7
 80065d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d4:	4770      	bx	lr

080065d6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80065d6:	b480      	push	{r7}
 80065d8:	b085      	sub	sp, #20
 80065da:	af00      	add	r7, sp, #0
 80065dc:	6078      	str	r0, [r7, #4]
 80065de:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80065e6:	68bb      	ldr	r3, [r7, #8]
 80065e8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80065ec:	d103      	bne.n	80065f6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	691b      	ldr	r3, [r3, #16]
 80065f2:	60fb      	str	r3, [r7, #12]
 80065f4:	e00c      	b.n	8006610 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	3308      	adds	r3, #8
 80065fa:	60fb      	str	r3, [r7, #12]
 80065fc:	e002      	b.n	8006604 <vListInsert+0x2e>
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	685b      	ldr	r3, [r3, #4]
 8006602:	60fb      	str	r3, [r7, #12]
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	685b      	ldr	r3, [r3, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	68ba      	ldr	r2, [r7, #8]
 800660c:	429a      	cmp	r2, r3
 800660e:	d2f6      	bcs.n	80065fe <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	685a      	ldr	r2, [r3, #4]
 8006614:	683b      	ldr	r3, [r7, #0]
 8006616:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006618:	683b      	ldr	r3, [r7, #0]
 800661a:	685b      	ldr	r3, [r3, #4]
 800661c:	683a      	ldr	r2, [r7, #0]
 800661e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	68fa      	ldr	r2, [r7, #12]
 8006624:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	683a      	ldr	r2, [r7, #0]
 800662a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	687a      	ldr	r2, [r7, #4]
 8006630:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	1c5a      	adds	r2, r3, #1
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	601a      	str	r2, [r3, #0]
}
 800663c:	bf00      	nop
 800663e:	3714      	adds	r7, #20
 8006640:	46bd      	mov	sp, r7
 8006642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006646:	4770      	bx	lr

08006648 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006648:	b480      	push	{r7}
 800664a:	b085      	sub	sp, #20
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	691b      	ldr	r3, [r3, #16]
 8006654:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	685b      	ldr	r3, [r3, #4]
 800665a:	687a      	ldr	r2, [r7, #4]
 800665c:	6892      	ldr	r2, [r2, #8]
 800665e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	689b      	ldr	r3, [r3, #8]
 8006664:	687a      	ldr	r2, [r7, #4]
 8006666:	6852      	ldr	r2, [r2, #4]
 8006668:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	685b      	ldr	r3, [r3, #4]
 800666e:	687a      	ldr	r2, [r7, #4]
 8006670:	429a      	cmp	r2, r3
 8006672:	d103      	bne.n	800667c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	689a      	ldr	r2, [r3, #8]
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2200      	movs	r2, #0
 8006680:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	1e5a      	subs	r2, r3, #1
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
}
 8006690:	4618      	mov	r0, r3
 8006692:	3714      	adds	r7, #20
 8006694:	46bd      	mov	sp, r7
 8006696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669a:	4770      	bx	lr

0800669c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b084      	sub	sp, #16
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
 80066a4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d10b      	bne.n	80066c8 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80066b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066b4:	f383 8811 	msr	BASEPRI, r3
 80066b8:	f3bf 8f6f 	isb	sy
 80066bc:	f3bf 8f4f 	dsb	sy
 80066c0:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80066c2:	bf00      	nop
 80066c4:	bf00      	nop
 80066c6:	e7fd      	b.n	80066c4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80066c8:	f002 fbd6 	bl	8008e78 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681a      	ldr	r2, [r3, #0]
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066d4:	68f9      	ldr	r1, [r7, #12]
 80066d6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80066d8:	fb01 f303 	mul.w	r3, r1, r3
 80066dc:	441a      	add	r2, r3
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	2200      	movs	r2, #0
 80066e6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	681a      	ldr	r2, [r3, #0]
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	681a      	ldr	r2, [r3, #0]
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066f8:	3b01      	subs	r3, #1
 80066fa:	68f9      	ldr	r1, [r7, #12]
 80066fc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80066fe:	fb01 f303 	mul.w	r3, r1, r3
 8006702:	441a      	add	r2, r3
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	22ff      	movs	r2, #255	@ 0xff
 800670c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	22ff      	movs	r2, #255	@ 0xff
 8006714:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	2b00      	cmp	r3, #0
 800671c:	d114      	bne.n	8006748 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	691b      	ldr	r3, [r3, #16]
 8006722:	2b00      	cmp	r3, #0
 8006724:	d01a      	beq.n	800675c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	3310      	adds	r3, #16
 800672a:	4618      	mov	r0, r3
 800672c:	f001 fb5e 	bl	8007dec <xTaskRemoveFromEventList>
 8006730:	4603      	mov	r3, r0
 8006732:	2b00      	cmp	r3, #0
 8006734:	d012      	beq.n	800675c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006736:	4b0d      	ldr	r3, [pc, #52]	@ (800676c <xQueueGenericReset+0xd0>)
 8006738:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800673c:	601a      	str	r2, [r3, #0]
 800673e:	f3bf 8f4f 	dsb	sy
 8006742:	f3bf 8f6f 	isb	sy
 8006746:	e009      	b.n	800675c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	3310      	adds	r3, #16
 800674c:	4618      	mov	r0, r3
 800674e:	f7ff fef1 	bl	8006534 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	3324      	adds	r3, #36	@ 0x24
 8006756:	4618      	mov	r0, r3
 8006758:	f7ff feec 	bl	8006534 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800675c:	f002 fbbe 	bl	8008edc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006760:	2301      	movs	r3, #1
}
 8006762:	4618      	mov	r0, r3
 8006764:	3710      	adds	r7, #16
 8006766:	46bd      	mov	sp, r7
 8006768:	bd80      	pop	{r7, pc}
 800676a:	bf00      	nop
 800676c:	e000ed04 	.word	0xe000ed04

08006770 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006770:	b580      	push	{r7, lr}
 8006772:	b08e      	sub	sp, #56	@ 0x38
 8006774:	af02      	add	r7, sp, #8
 8006776:	60f8      	str	r0, [r7, #12]
 8006778:	60b9      	str	r1, [r7, #8]
 800677a:	607a      	str	r2, [r7, #4]
 800677c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	2b00      	cmp	r3, #0
 8006782:	d10b      	bne.n	800679c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8006784:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006788:	f383 8811 	msr	BASEPRI, r3
 800678c:	f3bf 8f6f 	isb	sy
 8006790:	f3bf 8f4f 	dsb	sy
 8006794:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006796:	bf00      	nop
 8006798:	bf00      	nop
 800679a:	e7fd      	b.n	8006798 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d10b      	bne.n	80067ba <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80067a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067a6:	f383 8811 	msr	BASEPRI, r3
 80067aa:	f3bf 8f6f 	isb	sy
 80067ae:	f3bf 8f4f 	dsb	sy
 80067b2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80067b4:	bf00      	nop
 80067b6:	bf00      	nop
 80067b8:	e7fd      	b.n	80067b6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d002      	beq.n	80067c6 <xQueueGenericCreateStatic+0x56>
 80067c0:	68bb      	ldr	r3, [r7, #8]
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d001      	beq.n	80067ca <xQueueGenericCreateStatic+0x5a>
 80067c6:	2301      	movs	r3, #1
 80067c8:	e000      	b.n	80067cc <xQueueGenericCreateStatic+0x5c>
 80067ca:	2300      	movs	r3, #0
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d10b      	bne.n	80067e8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80067d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067d4:	f383 8811 	msr	BASEPRI, r3
 80067d8:	f3bf 8f6f 	isb	sy
 80067dc:	f3bf 8f4f 	dsb	sy
 80067e0:	623b      	str	r3, [r7, #32]
}
 80067e2:	bf00      	nop
 80067e4:	bf00      	nop
 80067e6:	e7fd      	b.n	80067e4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d102      	bne.n	80067f4 <xQueueGenericCreateStatic+0x84>
 80067ee:	68bb      	ldr	r3, [r7, #8]
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d101      	bne.n	80067f8 <xQueueGenericCreateStatic+0x88>
 80067f4:	2301      	movs	r3, #1
 80067f6:	e000      	b.n	80067fa <xQueueGenericCreateStatic+0x8a>
 80067f8:	2300      	movs	r3, #0
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d10b      	bne.n	8006816 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80067fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006802:	f383 8811 	msr	BASEPRI, r3
 8006806:	f3bf 8f6f 	isb	sy
 800680a:	f3bf 8f4f 	dsb	sy
 800680e:	61fb      	str	r3, [r7, #28]
}
 8006810:	bf00      	nop
 8006812:	bf00      	nop
 8006814:	e7fd      	b.n	8006812 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006816:	2350      	movs	r3, #80	@ 0x50
 8006818:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800681a:	697b      	ldr	r3, [r7, #20]
 800681c:	2b50      	cmp	r3, #80	@ 0x50
 800681e:	d00b      	beq.n	8006838 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8006820:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006824:	f383 8811 	msr	BASEPRI, r3
 8006828:	f3bf 8f6f 	isb	sy
 800682c:	f3bf 8f4f 	dsb	sy
 8006830:	61bb      	str	r3, [r7, #24]
}
 8006832:	bf00      	nop
 8006834:	bf00      	nop
 8006836:	e7fd      	b.n	8006834 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006838:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800683a:	683b      	ldr	r3, [r7, #0]
 800683c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800683e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006840:	2b00      	cmp	r3, #0
 8006842:	d00d      	beq.n	8006860 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006844:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006846:	2201      	movs	r2, #1
 8006848:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800684c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8006850:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006852:	9300      	str	r3, [sp, #0]
 8006854:	4613      	mov	r3, r2
 8006856:	687a      	ldr	r2, [r7, #4]
 8006858:	68b9      	ldr	r1, [r7, #8]
 800685a:	68f8      	ldr	r0, [r7, #12]
 800685c:	f000 f840 	bl	80068e0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8006860:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8006862:	4618      	mov	r0, r3
 8006864:	3730      	adds	r7, #48	@ 0x30
 8006866:	46bd      	mov	sp, r7
 8006868:	bd80      	pop	{r7, pc}

0800686a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800686a:	b580      	push	{r7, lr}
 800686c:	b08a      	sub	sp, #40	@ 0x28
 800686e:	af02      	add	r7, sp, #8
 8006870:	60f8      	str	r0, [r7, #12]
 8006872:	60b9      	str	r1, [r7, #8]
 8006874:	4613      	mov	r3, r2
 8006876:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	2b00      	cmp	r3, #0
 800687c:	d10b      	bne.n	8006896 <xQueueGenericCreate+0x2c>
	__asm volatile
 800687e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006882:	f383 8811 	msr	BASEPRI, r3
 8006886:	f3bf 8f6f 	isb	sy
 800688a:	f3bf 8f4f 	dsb	sy
 800688e:	613b      	str	r3, [r7, #16]
}
 8006890:	bf00      	nop
 8006892:	bf00      	nop
 8006894:	e7fd      	b.n	8006892 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	68ba      	ldr	r2, [r7, #8]
 800689a:	fb02 f303 	mul.w	r3, r2, r3
 800689e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80068a0:	69fb      	ldr	r3, [r7, #28]
 80068a2:	3350      	adds	r3, #80	@ 0x50
 80068a4:	4618      	mov	r0, r3
 80068a6:	f002 fc09 	bl	80090bc <pvPortMalloc>
 80068aa:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80068ac:	69bb      	ldr	r3, [r7, #24]
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d011      	beq.n	80068d6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80068b2:	69bb      	ldr	r3, [r7, #24]
 80068b4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80068b6:	697b      	ldr	r3, [r7, #20]
 80068b8:	3350      	adds	r3, #80	@ 0x50
 80068ba:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80068bc:	69bb      	ldr	r3, [r7, #24]
 80068be:	2200      	movs	r2, #0
 80068c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80068c4:	79fa      	ldrb	r2, [r7, #7]
 80068c6:	69bb      	ldr	r3, [r7, #24]
 80068c8:	9300      	str	r3, [sp, #0]
 80068ca:	4613      	mov	r3, r2
 80068cc:	697a      	ldr	r2, [r7, #20]
 80068ce:	68b9      	ldr	r1, [r7, #8]
 80068d0:	68f8      	ldr	r0, [r7, #12]
 80068d2:	f000 f805 	bl	80068e0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80068d6:	69bb      	ldr	r3, [r7, #24]
	}
 80068d8:	4618      	mov	r0, r3
 80068da:	3720      	adds	r7, #32
 80068dc:	46bd      	mov	sp, r7
 80068de:	bd80      	pop	{r7, pc}

080068e0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b084      	sub	sp, #16
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	60f8      	str	r0, [r7, #12]
 80068e8:	60b9      	str	r1, [r7, #8]
 80068ea:	607a      	str	r2, [r7, #4]
 80068ec:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80068ee:	68bb      	ldr	r3, [r7, #8]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d103      	bne.n	80068fc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80068f4:	69bb      	ldr	r3, [r7, #24]
 80068f6:	69ba      	ldr	r2, [r7, #24]
 80068f8:	601a      	str	r2, [r3, #0]
 80068fa:	e002      	b.n	8006902 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80068fc:	69bb      	ldr	r3, [r7, #24]
 80068fe:	687a      	ldr	r2, [r7, #4]
 8006900:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8006902:	69bb      	ldr	r3, [r7, #24]
 8006904:	68fa      	ldr	r2, [r7, #12]
 8006906:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006908:	69bb      	ldr	r3, [r7, #24]
 800690a:	68ba      	ldr	r2, [r7, #8]
 800690c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800690e:	2101      	movs	r1, #1
 8006910:	69b8      	ldr	r0, [r7, #24]
 8006912:	f7ff fec3 	bl	800669c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006916:	69bb      	ldr	r3, [r7, #24]
 8006918:	78fa      	ldrb	r2, [r7, #3]
 800691a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800691e:	bf00      	nop
 8006920:	3710      	adds	r7, #16
 8006922:	46bd      	mov	sp, r7
 8006924:	bd80      	pop	{r7, pc}

08006926 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8006926:	b580      	push	{r7, lr}
 8006928:	b082      	sub	sp, #8
 800692a:	af00      	add	r7, sp, #0
 800692c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2b00      	cmp	r3, #0
 8006932:	d00e      	beq.n	8006952 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	2200      	movs	r2, #0
 8006938:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2200      	movs	r2, #0
 800693e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2200      	movs	r2, #0
 8006944:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8006946:	2300      	movs	r3, #0
 8006948:	2200      	movs	r2, #0
 800694a:	2100      	movs	r1, #0
 800694c:	6878      	ldr	r0, [r7, #4]
 800694e:	f000 f8a3 	bl	8006a98 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8006952:	bf00      	nop
 8006954:	3708      	adds	r7, #8
 8006956:	46bd      	mov	sp, r7
 8006958:	bd80      	pop	{r7, pc}

0800695a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800695a:	b580      	push	{r7, lr}
 800695c:	b086      	sub	sp, #24
 800695e:	af00      	add	r7, sp, #0
 8006960:	4603      	mov	r3, r0
 8006962:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006964:	2301      	movs	r3, #1
 8006966:	617b      	str	r3, [r7, #20]
 8006968:	2300      	movs	r3, #0
 800696a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800696c:	79fb      	ldrb	r3, [r7, #7]
 800696e:	461a      	mov	r2, r3
 8006970:	6939      	ldr	r1, [r7, #16]
 8006972:	6978      	ldr	r0, [r7, #20]
 8006974:	f7ff ff79 	bl	800686a <xQueueGenericCreate>
 8006978:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800697a:	68f8      	ldr	r0, [r7, #12]
 800697c:	f7ff ffd3 	bl	8006926 <prvInitialiseMutex>

		return xNewQueue;
 8006980:	68fb      	ldr	r3, [r7, #12]
	}
 8006982:	4618      	mov	r0, r3
 8006984:	3718      	adds	r7, #24
 8006986:	46bd      	mov	sp, r7
 8006988:	bd80      	pop	{r7, pc}

0800698a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800698a:	b580      	push	{r7, lr}
 800698c:	b088      	sub	sp, #32
 800698e:	af02      	add	r7, sp, #8
 8006990:	4603      	mov	r3, r0
 8006992:	6039      	str	r1, [r7, #0]
 8006994:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8006996:	2301      	movs	r3, #1
 8006998:	617b      	str	r3, [r7, #20]
 800699a:	2300      	movs	r3, #0
 800699c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800699e:	79fb      	ldrb	r3, [r7, #7]
 80069a0:	9300      	str	r3, [sp, #0]
 80069a2:	683b      	ldr	r3, [r7, #0]
 80069a4:	2200      	movs	r2, #0
 80069a6:	6939      	ldr	r1, [r7, #16]
 80069a8:	6978      	ldr	r0, [r7, #20]
 80069aa:	f7ff fee1 	bl	8006770 <xQueueGenericCreateStatic>
 80069ae:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80069b0:	68f8      	ldr	r0, [r7, #12]
 80069b2:	f7ff ffb8 	bl	8006926 <prvInitialiseMutex>

		return xNewQueue;
 80069b6:	68fb      	ldr	r3, [r7, #12]
	}
 80069b8:	4618      	mov	r0, r3
 80069ba:	3718      	adds	r7, #24
 80069bc:	46bd      	mov	sp, r7
 80069be:	bd80      	pop	{r7, pc}

080069c0 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 80069c0:	b590      	push	{r4, r7, lr}
 80069c2:	b087      	sub	sp, #28
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80069cc:	693b      	ldr	r3, [r7, #16]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d10b      	bne.n	80069ea <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 80069d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069d6:	f383 8811 	msr	BASEPRI, r3
 80069da:	f3bf 8f6f 	isb	sy
 80069de:	f3bf 8f4f 	dsb	sy
 80069e2:	60fb      	str	r3, [r7, #12]
}
 80069e4:	bf00      	nop
 80069e6:	bf00      	nop
 80069e8:	e7fd      	b.n	80069e6 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80069ea:	693b      	ldr	r3, [r7, #16]
 80069ec:	689c      	ldr	r4, [r3, #8]
 80069ee:	f001 fbc3 	bl	8008178 <xTaskGetCurrentTaskHandle>
 80069f2:	4603      	mov	r3, r0
 80069f4:	429c      	cmp	r4, r3
 80069f6:	d111      	bne.n	8006a1c <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 80069f8:	693b      	ldr	r3, [r7, #16]
 80069fa:	68db      	ldr	r3, [r3, #12]
 80069fc:	1e5a      	subs	r2, r3, #1
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8006a02:	693b      	ldr	r3, [r7, #16]
 8006a04:	68db      	ldr	r3, [r3, #12]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d105      	bne.n	8006a16 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	2100      	movs	r1, #0
 8006a10:	6938      	ldr	r0, [r7, #16]
 8006a12:	f000 f841 	bl	8006a98 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8006a16:	2301      	movs	r3, #1
 8006a18:	617b      	str	r3, [r7, #20]
 8006a1a:	e001      	b.n	8006a20 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8006a20:	697b      	ldr	r3, [r7, #20]
	}
 8006a22:	4618      	mov	r0, r3
 8006a24:	371c      	adds	r7, #28
 8006a26:	46bd      	mov	sp, r7
 8006a28:	bd90      	pop	{r4, r7, pc}

08006a2a <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8006a2a:	b590      	push	{r4, r7, lr}
 8006a2c:	b087      	sub	sp, #28
 8006a2e:	af00      	add	r7, sp, #0
 8006a30:	6078      	str	r0, [r7, #4]
 8006a32:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8006a38:	693b      	ldr	r3, [r7, #16]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d10b      	bne.n	8006a56 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8006a3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a42:	f383 8811 	msr	BASEPRI, r3
 8006a46:	f3bf 8f6f 	isb	sy
 8006a4a:	f3bf 8f4f 	dsb	sy
 8006a4e:	60fb      	str	r3, [r7, #12]
}
 8006a50:	bf00      	nop
 8006a52:	bf00      	nop
 8006a54:	e7fd      	b.n	8006a52 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8006a56:	693b      	ldr	r3, [r7, #16]
 8006a58:	689c      	ldr	r4, [r3, #8]
 8006a5a:	f001 fb8d 	bl	8008178 <xTaskGetCurrentTaskHandle>
 8006a5e:	4603      	mov	r3, r0
 8006a60:	429c      	cmp	r4, r3
 8006a62:	d107      	bne.n	8006a74 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8006a64:	693b      	ldr	r3, [r7, #16]
 8006a66:	68db      	ldr	r3, [r3, #12]
 8006a68:	1c5a      	adds	r2, r3, #1
 8006a6a:	693b      	ldr	r3, [r7, #16]
 8006a6c:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8006a6e:	2301      	movs	r3, #1
 8006a70:	617b      	str	r3, [r7, #20]
 8006a72:	e00c      	b.n	8006a8e <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8006a74:	6839      	ldr	r1, [r7, #0]
 8006a76:	6938      	ldr	r0, [r7, #16]
 8006a78:	f000 fa90 	bl	8006f9c <xQueueSemaphoreTake>
 8006a7c:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d004      	beq.n	8006a8e <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8006a84:	693b      	ldr	r3, [r7, #16]
 8006a86:	68db      	ldr	r3, [r3, #12]
 8006a88:	1c5a      	adds	r2, r3, #1
 8006a8a:	693b      	ldr	r3, [r7, #16]
 8006a8c:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8006a8e:	697b      	ldr	r3, [r7, #20]
	}
 8006a90:	4618      	mov	r0, r3
 8006a92:	371c      	adds	r7, #28
 8006a94:	46bd      	mov	sp, r7
 8006a96:	bd90      	pop	{r4, r7, pc}

08006a98 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b08e      	sub	sp, #56	@ 0x38
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	60f8      	str	r0, [r7, #12]
 8006aa0:	60b9      	str	r1, [r7, #8]
 8006aa2:	607a      	str	r2, [r7, #4]
 8006aa4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d10b      	bne.n	8006acc <xQueueGenericSend+0x34>
	__asm volatile
 8006ab4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ab8:	f383 8811 	msr	BASEPRI, r3
 8006abc:	f3bf 8f6f 	isb	sy
 8006ac0:	f3bf 8f4f 	dsb	sy
 8006ac4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006ac6:	bf00      	nop
 8006ac8:	bf00      	nop
 8006aca:	e7fd      	b.n	8006ac8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d103      	bne.n	8006ada <xQueueGenericSend+0x42>
 8006ad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d101      	bne.n	8006ade <xQueueGenericSend+0x46>
 8006ada:	2301      	movs	r3, #1
 8006adc:	e000      	b.n	8006ae0 <xQueueGenericSend+0x48>
 8006ade:	2300      	movs	r3, #0
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d10b      	bne.n	8006afc <xQueueGenericSend+0x64>
	__asm volatile
 8006ae4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ae8:	f383 8811 	msr	BASEPRI, r3
 8006aec:	f3bf 8f6f 	isb	sy
 8006af0:	f3bf 8f4f 	dsb	sy
 8006af4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006af6:	bf00      	nop
 8006af8:	bf00      	nop
 8006afa:	e7fd      	b.n	8006af8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	2b02      	cmp	r3, #2
 8006b00:	d103      	bne.n	8006b0a <xQueueGenericSend+0x72>
 8006b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b06:	2b01      	cmp	r3, #1
 8006b08:	d101      	bne.n	8006b0e <xQueueGenericSend+0x76>
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	e000      	b.n	8006b10 <xQueueGenericSend+0x78>
 8006b0e:	2300      	movs	r3, #0
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d10b      	bne.n	8006b2c <xQueueGenericSend+0x94>
	__asm volatile
 8006b14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b18:	f383 8811 	msr	BASEPRI, r3
 8006b1c:	f3bf 8f6f 	isb	sy
 8006b20:	f3bf 8f4f 	dsb	sy
 8006b24:	623b      	str	r3, [r7, #32]
}
 8006b26:	bf00      	nop
 8006b28:	bf00      	nop
 8006b2a:	e7fd      	b.n	8006b28 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006b2c:	f001 fb34 	bl	8008198 <xTaskGetSchedulerState>
 8006b30:	4603      	mov	r3, r0
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d102      	bne.n	8006b3c <xQueueGenericSend+0xa4>
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d101      	bne.n	8006b40 <xQueueGenericSend+0xa8>
 8006b3c:	2301      	movs	r3, #1
 8006b3e:	e000      	b.n	8006b42 <xQueueGenericSend+0xaa>
 8006b40:	2300      	movs	r3, #0
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d10b      	bne.n	8006b5e <xQueueGenericSend+0xc6>
	__asm volatile
 8006b46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b4a:	f383 8811 	msr	BASEPRI, r3
 8006b4e:	f3bf 8f6f 	isb	sy
 8006b52:	f3bf 8f4f 	dsb	sy
 8006b56:	61fb      	str	r3, [r7, #28]
}
 8006b58:	bf00      	nop
 8006b5a:	bf00      	nop
 8006b5c:	e7fd      	b.n	8006b5a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006b5e:	f002 f98b 	bl	8008e78 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b64:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006b66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b6a:	429a      	cmp	r2, r3
 8006b6c:	d302      	bcc.n	8006b74 <xQueueGenericSend+0xdc>
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	2b02      	cmp	r3, #2
 8006b72:	d129      	bne.n	8006bc8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006b74:	683a      	ldr	r2, [r7, #0]
 8006b76:	68b9      	ldr	r1, [r7, #8]
 8006b78:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006b7a:	f000 fb37 	bl	80071ec <prvCopyDataToQueue>
 8006b7e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006b80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d010      	beq.n	8006baa <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006b88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b8a:	3324      	adds	r3, #36	@ 0x24
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	f001 f92d 	bl	8007dec <xTaskRemoveFromEventList>
 8006b92:	4603      	mov	r3, r0
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d013      	beq.n	8006bc0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006b98:	4b3f      	ldr	r3, [pc, #252]	@ (8006c98 <xQueueGenericSend+0x200>)
 8006b9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b9e:	601a      	str	r2, [r3, #0]
 8006ba0:	f3bf 8f4f 	dsb	sy
 8006ba4:	f3bf 8f6f 	isb	sy
 8006ba8:	e00a      	b.n	8006bc0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006baa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d007      	beq.n	8006bc0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006bb0:	4b39      	ldr	r3, [pc, #228]	@ (8006c98 <xQueueGenericSend+0x200>)
 8006bb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006bb6:	601a      	str	r2, [r3, #0]
 8006bb8:	f3bf 8f4f 	dsb	sy
 8006bbc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006bc0:	f002 f98c 	bl	8008edc <vPortExitCritical>
				return pdPASS;
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	e063      	b.n	8006c90 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d103      	bne.n	8006bd6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006bce:	f002 f985 	bl	8008edc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8006bd2:	2300      	movs	r3, #0
 8006bd4:	e05c      	b.n	8006c90 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006bd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d106      	bne.n	8006bea <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006bdc:	f107 0314 	add.w	r3, r7, #20
 8006be0:	4618      	mov	r0, r3
 8006be2:	f001 f967 	bl	8007eb4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006be6:	2301      	movs	r3, #1
 8006be8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006bea:	f002 f977 	bl	8008edc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006bee:	f000 fecf 	bl	8007990 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006bf2:	f002 f941 	bl	8008e78 <vPortEnterCritical>
 8006bf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bf8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006bfc:	b25b      	sxtb	r3, r3
 8006bfe:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006c02:	d103      	bne.n	8006c0c <xQueueGenericSend+0x174>
 8006c04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c06:	2200      	movs	r2, #0
 8006c08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006c0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c0e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006c12:	b25b      	sxtb	r3, r3
 8006c14:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006c18:	d103      	bne.n	8006c22 <xQueueGenericSend+0x18a>
 8006c1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006c22:	f002 f95b 	bl	8008edc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006c26:	1d3a      	adds	r2, r7, #4
 8006c28:	f107 0314 	add.w	r3, r7, #20
 8006c2c:	4611      	mov	r1, r2
 8006c2e:	4618      	mov	r0, r3
 8006c30:	f001 f956 	bl	8007ee0 <xTaskCheckForTimeOut>
 8006c34:	4603      	mov	r3, r0
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d124      	bne.n	8006c84 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8006c3a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006c3c:	f000 fbce 	bl	80073dc <prvIsQueueFull>
 8006c40:	4603      	mov	r3, r0
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d018      	beq.n	8006c78 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8006c46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c48:	3310      	adds	r3, #16
 8006c4a:	687a      	ldr	r2, [r7, #4]
 8006c4c:	4611      	mov	r1, r2
 8006c4e:	4618      	mov	r0, r3
 8006c50:	f001 f87a 	bl	8007d48 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8006c54:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006c56:	f000 fb59 	bl	800730c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8006c5a:	f000 fea7 	bl	80079ac <xTaskResumeAll>
 8006c5e:	4603      	mov	r3, r0
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	f47f af7c 	bne.w	8006b5e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8006c66:	4b0c      	ldr	r3, [pc, #48]	@ (8006c98 <xQueueGenericSend+0x200>)
 8006c68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c6c:	601a      	str	r2, [r3, #0]
 8006c6e:	f3bf 8f4f 	dsb	sy
 8006c72:	f3bf 8f6f 	isb	sy
 8006c76:	e772      	b.n	8006b5e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8006c78:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006c7a:	f000 fb47 	bl	800730c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006c7e:	f000 fe95 	bl	80079ac <xTaskResumeAll>
 8006c82:	e76c      	b.n	8006b5e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8006c84:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006c86:	f000 fb41 	bl	800730c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006c8a:	f000 fe8f 	bl	80079ac <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8006c8e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8006c90:	4618      	mov	r0, r3
 8006c92:	3738      	adds	r7, #56	@ 0x38
 8006c94:	46bd      	mov	sp, r7
 8006c96:	bd80      	pop	{r7, pc}
 8006c98:	e000ed04 	.word	0xe000ed04

08006c9c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b090      	sub	sp, #64	@ 0x40
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	60f8      	str	r0, [r7, #12]
 8006ca4:	60b9      	str	r1, [r7, #8]
 8006ca6:	607a      	str	r2, [r7, #4]
 8006ca8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8006cae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d10b      	bne.n	8006ccc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8006cb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006cb8:	f383 8811 	msr	BASEPRI, r3
 8006cbc:	f3bf 8f6f 	isb	sy
 8006cc0:	f3bf 8f4f 	dsb	sy
 8006cc4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006cc6:	bf00      	nop
 8006cc8:	bf00      	nop
 8006cca:	e7fd      	b.n	8006cc8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006ccc:	68bb      	ldr	r3, [r7, #8]
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d103      	bne.n	8006cda <xQueueGenericSendFromISR+0x3e>
 8006cd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d101      	bne.n	8006cde <xQueueGenericSendFromISR+0x42>
 8006cda:	2301      	movs	r3, #1
 8006cdc:	e000      	b.n	8006ce0 <xQueueGenericSendFromISR+0x44>
 8006cde:	2300      	movs	r3, #0
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d10b      	bne.n	8006cfc <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8006ce4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ce8:	f383 8811 	msr	BASEPRI, r3
 8006cec:	f3bf 8f6f 	isb	sy
 8006cf0:	f3bf 8f4f 	dsb	sy
 8006cf4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006cf6:	bf00      	nop
 8006cf8:	bf00      	nop
 8006cfa:	e7fd      	b.n	8006cf8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	2b02      	cmp	r3, #2
 8006d00:	d103      	bne.n	8006d0a <xQueueGenericSendFromISR+0x6e>
 8006d02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d06:	2b01      	cmp	r3, #1
 8006d08:	d101      	bne.n	8006d0e <xQueueGenericSendFromISR+0x72>
 8006d0a:	2301      	movs	r3, #1
 8006d0c:	e000      	b.n	8006d10 <xQueueGenericSendFromISR+0x74>
 8006d0e:	2300      	movs	r3, #0
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d10b      	bne.n	8006d2c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8006d14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d18:	f383 8811 	msr	BASEPRI, r3
 8006d1c:	f3bf 8f6f 	isb	sy
 8006d20:	f3bf 8f4f 	dsb	sy
 8006d24:	623b      	str	r3, [r7, #32]
}
 8006d26:	bf00      	nop
 8006d28:	bf00      	nop
 8006d2a:	e7fd      	b.n	8006d28 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006d2c:	f002 f984 	bl	8009038 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006d30:	f3ef 8211 	mrs	r2, BASEPRI
 8006d34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d38:	f383 8811 	msr	BASEPRI, r3
 8006d3c:	f3bf 8f6f 	isb	sy
 8006d40:	f3bf 8f4f 	dsb	sy
 8006d44:	61fa      	str	r2, [r7, #28]
 8006d46:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8006d48:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006d4a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8006d4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d4e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006d50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d54:	429a      	cmp	r2, r3
 8006d56:	d302      	bcc.n	8006d5e <xQueueGenericSendFromISR+0xc2>
 8006d58:	683b      	ldr	r3, [r7, #0]
 8006d5a:	2b02      	cmp	r3, #2
 8006d5c:	d12f      	bne.n	8006dbe <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8006d5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d60:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006d64:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006d68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8006d6e:	683a      	ldr	r2, [r7, #0]
 8006d70:	68b9      	ldr	r1, [r7, #8]
 8006d72:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006d74:	f000 fa3a 	bl	80071ec <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006d78:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8006d7c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006d80:	d112      	bne.n	8006da8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006d82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d016      	beq.n	8006db8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006d8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d8c:	3324      	adds	r3, #36	@ 0x24
 8006d8e:	4618      	mov	r0, r3
 8006d90:	f001 f82c 	bl	8007dec <xTaskRemoveFromEventList>
 8006d94:	4603      	mov	r3, r0
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d00e      	beq.n	8006db8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d00b      	beq.n	8006db8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2201      	movs	r2, #1
 8006da4:	601a      	str	r2, [r3, #0]
 8006da6:	e007      	b.n	8006db8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006da8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006dac:	3301      	adds	r3, #1
 8006dae:	b2db      	uxtb	r3, r3
 8006db0:	b25a      	sxtb	r2, r3
 8006db2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006db4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006db8:	2301      	movs	r3, #1
 8006dba:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006dbc:	e001      	b.n	8006dc2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006dbe:	2300      	movs	r3, #0
 8006dc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006dc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006dc4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8006dc6:	697b      	ldr	r3, [r7, #20]
 8006dc8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006dcc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006dce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	3740      	adds	r7, #64	@ 0x40
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	bd80      	pop	{r7, pc}

08006dd8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006dd8:	b580      	push	{r7, lr}
 8006dda:	b08c      	sub	sp, #48	@ 0x30
 8006ddc:	af00      	add	r7, sp, #0
 8006dde:	60f8      	str	r0, [r7, #12]
 8006de0:	60b9      	str	r1, [r7, #8]
 8006de2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8006de4:	2300      	movs	r3, #0
 8006de6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006dec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d10b      	bne.n	8006e0a <xQueueReceive+0x32>
	__asm volatile
 8006df2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006df6:	f383 8811 	msr	BASEPRI, r3
 8006dfa:	f3bf 8f6f 	isb	sy
 8006dfe:	f3bf 8f4f 	dsb	sy
 8006e02:	623b      	str	r3, [r7, #32]
}
 8006e04:	bf00      	nop
 8006e06:	bf00      	nop
 8006e08:	e7fd      	b.n	8006e06 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006e0a:	68bb      	ldr	r3, [r7, #8]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d103      	bne.n	8006e18 <xQueueReceive+0x40>
 8006e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d101      	bne.n	8006e1c <xQueueReceive+0x44>
 8006e18:	2301      	movs	r3, #1
 8006e1a:	e000      	b.n	8006e1e <xQueueReceive+0x46>
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d10b      	bne.n	8006e3a <xQueueReceive+0x62>
	__asm volatile
 8006e22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e26:	f383 8811 	msr	BASEPRI, r3
 8006e2a:	f3bf 8f6f 	isb	sy
 8006e2e:	f3bf 8f4f 	dsb	sy
 8006e32:	61fb      	str	r3, [r7, #28]
}
 8006e34:	bf00      	nop
 8006e36:	bf00      	nop
 8006e38:	e7fd      	b.n	8006e36 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006e3a:	f001 f9ad 	bl	8008198 <xTaskGetSchedulerState>
 8006e3e:	4603      	mov	r3, r0
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d102      	bne.n	8006e4a <xQueueReceive+0x72>
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d101      	bne.n	8006e4e <xQueueReceive+0x76>
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	e000      	b.n	8006e50 <xQueueReceive+0x78>
 8006e4e:	2300      	movs	r3, #0
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d10b      	bne.n	8006e6c <xQueueReceive+0x94>
	__asm volatile
 8006e54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e58:	f383 8811 	msr	BASEPRI, r3
 8006e5c:	f3bf 8f6f 	isb	sy
 8006e60:	f3bf 8f4f 	dsb	sy
 8006e64:	61bb      	str	r3, [r7, #24]
}
 8006e66:	bf00      	nop
 8006e68:	bf00      	nop
 8006e6a:	e7fd      	b.n	8006e68 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006e6c:	f002 f804 	bl	8008e78 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006e70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e74:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d01f      	beq.n	8006ebc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006e7c:	68b9      	ldr	r1, [r7, #8]
 8006e7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006e80:	f000 fa1e 	bl	80072c0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e86:	1e5a      	subs	r2, r3, #1
 8006e88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e8a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006e8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e8e:	691b      	ldr	r3, [r3, #16]
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d00f      	beq.n	8006eb4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006e94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e96:	3310      	adds	r3, #16
 8006e98:	4618      	mov	r0, r3
 8006e9a:	f000 ffa7 	bl	8007dec <xTaskRemoveFromEventList>
 8006e9e:	4603      	mov	r3, r0
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d007      	beq.n	8006eb4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006ea4:	4b3c      	ldr	r3, [pc, #240]	@ (8006f98 <xQueueReceive+0x1c0>)
 8006ea6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006eaa:	601a      	str	r2, [r3, #0]
 8006eac:	f3bf 8f4f 	dsb	sy
 8006eb0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006eb4:	f002 f812 	bl	8008edc <vPortExitCritical>
				return pdPASS;
 8006eb8:	2301      	movs	r3, #1
 8006eba:	e069      	b.n	8006f90 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d103      	bne.n	8006eca <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006ec2:	f002 f80b 	bl	8008edc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	e062      	b.n	8006f90 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006eca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d106      	bne.n	8006ede <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006ed0:	f107 0310 	add.w	r3, r7, #16
 8006ed4:	4618      	mov	r0, r3
 8006ed6:	f000 ffed 	bl	8007eb4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006eda:	2301      	movs	r3, #1
 8006edc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006ede:	f001 fffd 	bl	8008edc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006ee2:	f000 fd55 	bl	8007990 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006ee6:	f001 ffc7 	bl	8008e78 <vPortEnterCritical>
 8006eea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006ef0:	b25b      	sxtb	r3, r3
 8006ef2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006ef6:	d103      	bne.n	8006f00 <xQueueReceive+0x128>
 8006ef8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006efa:	2200      	movs	r2, #0
 8006efc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f02:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006f06:	b25b      	sxtb	r3, r3
 8006f08:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006f0c:	d103      	bne.n	8006f16 <xQueueReceive+0x13e>
 8006f0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f10:	2200      	movs	r2, #0
 8006f12:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006f16:	f001 ffe1 	bl	8008edc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006f1a:	1d3a      	adds	r2, r7, #4
 8006f1c:	f107 0310 	add.w	r3, r7, #16
 8006f20:	4611      	mov	r1, r2
 8006f22:	4618      	mov	r0, r3
 8006f24:	f000 ffdc 	bl	8007ee0 <xTaskCheckForTimeOut>
 8006f28:	4603      	mov	r3, r0
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d123      	bne.n	8006f76 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006f2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f30:	f000 fa3e 	bl	80073b0 <prvIsQueueEmpty>
 8006f34:	4603      	mov	r3, r0
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d017      	beq.n	8006f6a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006f3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f3c:	3324      	adds	r3, #36	@ 0x24
 8006f3e:	687a      	ldr	r2, [r7, #4]
 8006f40:	4611      	mov	r1, r2
 8006f42:	4618      	mov	r0, r3
 8006f44:	f000 ff00 	bl	8007d48 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006f48:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f4a:	f000 f9df 	bl	800730c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006f4e:	f000 fd2d 	bl	80079ac <xTaskResumeAll>
 8006f52:	4603      	mov	r3, r0
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d189      	bne.n	8006e6c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006f58:	4b0f      	ldr	r3, [pc, #60]	@ (8006f98 <xQueueReceive+0x1c0>)
 8006f5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f5e:	601a      	str	r2, [r3, #0]
 8006f60:	f3bf 8f4f 	dsb	sy
 8006f64:	f3bf 8f6f 	isb	sy
 8006f68:	e780      	b.n	8006e6c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006f6a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f6c:	f000 f9ce 	bl	800730c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006f70:	f000 fd1c 	bl	80079ac <xTaskResumeAll>
 8006f74:	e77a      	b.n	8006e6c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006f76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f78:	f000 f9c8 	bl	800730c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006f7c:	f000 fd16 	bl	80079ac <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006f80:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f82:	f000 fa15 	bl	80073b0 <prvIsQueueEmpty>
 8006f86:	4603      	mov	r3, r0
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	f43f af6f 	beq.w	8006e6c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006f8e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006f90:	4618      	mov	r0, r3
 8006f92:	3730      	adds	r7, #48	@ 0x30
 8006f94:	46bd      	mov	sp, r7
 8006f96:	bd80      	pop	{r7, pc}
 8006f98:	e000ed04 	.word	0xe000ed04

08006f9c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	b08e      	sub	sp, #56	@ 0x38
 8006fa0:	af00      	add	r7, sp, #0
 8006fa2:	6078      	str	r0, [r7, #4]
 8006fa4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006fa6:	2300      	movs	r3, #0
 8006fa8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006fae:	2300      	movs	r3, #0
 8006fb0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006fb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d10b      	bne.n	8006fd0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8006fb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fbc:	f383 8811 	msr	BASEPRI, r3
 8006fc0:	f3bf 8f6f 	isb	sy
 8006fc4:	f3bf 8f4f 	dsb	sy
 8006fc8:	623b      	str	r3, [r7, #32]
}
 8006fca:	bf00      	nop
 8006fcc:	bf00      	nop
 8006fce:	e7fd      	b.n	8006fcc <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006fd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d00b      	beq.n	8006ff0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8006fd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006fdc:	f383 8811 	msr	BASEPRI, r3
 8006fe0:	f3bf 8f6f 	isb	sy
 8006fe4:	f3bf 8f4f 	dsb	sy
 8006fe8:	61fb      	str	r3, [r7, #28]
}
 8006fea:	bf00      	nop
 8006fec:	bf00      	nop
 8006fee:	e7fd      	b.n	8006fec <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006ff0:	f001 f8d2 	bl	8008198 <xTaskGetSchedulerState>
 8006ff4:	4603      	mov	r3, r0
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d102      	bne.n	8007000 <xQueueSemaphoreTake+0x64>
 8006ffa:	683b      	ldr	r3, [r7, #0]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d101      	bne.n	8007004 <xQueueSemaphoreTake+0x68>
 8007000:	2301      	movs	r3, #1
 8007002:	e000      	b.n	8007006 <xQueueSemaphoreTake+0x6a>
 8007004:	2300      	movs	r3, #0
 8007006:	2b00      	cmp	r3, #0
 8007008:	d10b      	bne.n	8007022 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800700a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800700e:	f383 8811 	msr	BASEPRI, r3
 8007012:	f3bf 8f6f 	isb	sy
 8007016:	f3bf 8f4f 	dsb	sy
 800701a:	61bb      	str	r3, [r7, #24]
}
 800701c:	bf00      	nop
 800701e:	bf00      	nop
 8007020:	e7fd      	b.n	800701e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007022:	f001 ff29 	bl	8008e78 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007026:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007028:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800702a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800702c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800702e:	2b00      	cmp	r3, #0
 8007030:	d024      	beq.n	800707c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8007032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007034:	1e5a      	subs	r2, r3, #1
 8007036:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007038:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800703a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	2b00      	cmp	r3, #0
 8007040:	d104      	bne.n	800704c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8007042:	f001 fa23 	bl	800848c <pvTaskIncrementMutexHeldCount>
 8007046:	4602      	mov	r2, r0
 8007048:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800704a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800704c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800704e:	691b      	ldr	r3, [r3, #16]
 8007050:	2b00      	cmp	r3, #0
 8007052:	d00f      	beq.n	8007074 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007054:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007056:	3310      	adds	r3, #16
 8007058:	4618      	mov	r0, r3
 800705a:	f000 fec7 	bl	8007dec <xTaskRemoveFromEventList>
 800705e:	4603      	mov	r3, r0
 8007060:	2b00      	cmp	r3, #0
 8007062:	d007      	beq.n	8007074 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8007064:	4b54      	ldr	r3, [pc, #336]	@ (80071b8 <xQueueSemaphoreTake+0x21c>)
 8007066:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800706a:	601a      	str	r2, [r3, #0]
 800706c:	f3bf 8f4f 	dsb	sy
 8007070:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8007074:	f001 ff32 	bl	8008edc <vPortExitCritical>
				return pdPASS;
 8007078:	2301      	movs	r3, #1
 800707a:	e098      	b.n	80071ae <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	2b00      	cmp	r3, #0
 8007080:	d112      	bne.n	80070a8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8007082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007084:	2b00      	cmp	r3, #0
 8007086:	d00b      	beq.n	80070a0 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8007088:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800708c:	f383 8811 	msr	BASEPRI, r3
 8007090:	f3bf 8f6f 	isb	sy
 8007094:	f3bf 8f4f 	dsb	sy
 8007098:	617b      	str	r3, [r7, #20]
}
 800709a:	bf00      	nop
 800709c:	bf00      	nop
 800709e:	e7fd      	b.n	800709c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80070a0:	f001 ff1c 	bl	8008edc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80070a4:	2300      	movs	r3, #0
 80070a6:	e082      	b.n	80071ae <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80070a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d106      	bne.n	80070bc <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80070ae:	f107 030c 	add.w	r3, r7, #12
 80070b2:	4618      	mov	r0, r3
 80070b4:	f000 fefe 	bl	8007eb4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80070b8:	2301      	movs	r3, #1
 80070ba:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80070bc:	f001 ff0e 	bl	8008edc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80070c0:	f000 fc66 	bl	8007990 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80070c4:	f001 fed8 	bl	8008e78 <vPortEnterCritical>
 80070c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070ca:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80070ce:	b25b      	sxtb	r3, r3
 80070d0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80070d4:	d103      	bne.n	80070de <xQueueSemaphoreTake+0x142>
 80070d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070d8:	2200      	movs	r2, #0
 80070da:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80070de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070e0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80070e4:	b25b      	sxtb	r3, r3
 80070e6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80070ea:	d103      	bne.n	80070f4 <xQueueSemaphoreTake+0x158>
 80070ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070ee:	2200      	movs	r2, #0
 80070f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80070f4:	f001 fef2 	bl	8008edc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80070f8:	463a      	mov	r2, r7
 80070fa:	f107 030c 	add.w	r3, r7, #12
 80070fe:	4611      	mov	r1, r2
 8007100:	4618      	mov	r0, r3
 8007102:	f000 feed 	bl	8007ee0 <xTaskCheckForTimeOut>
 8007106:	4603      	mov	r3, r0
 8007108:	2b00      	cmp	r3, #0
 800710a:	d132      	bne.n	8007172 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800710c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800710e:	f000 f94f 	bl	80073b0 <prvIsQueueEmpty>
 8007112:	4603      	mov	r3, r0
 8007114:	2b00      	cmp	r3, #0
 8007116:	d026      	beq.n	8007166 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007118:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	2b00      	cmp	r3, #0
 800711e:	d109      	bne.n	8007134 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8007120:	f001 feaa 	bl	8008e78 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007124:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007126:	689b      	ldr	r3, [r3, #8]
 8007128:	4618      	mov	r0, r3
 800712a:	f001 f853 	bl	80081d4 <xTaskPriorityInherit>
 800712e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8007130:	f001 fed4 	bl	8008edc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8007134:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007136:	3324      	adds	r3, #36	@ 0x24
 8007138:	683a      	ldr	r2, [r7, #0]
 800713a:	4611      	mov	r1, r2
 800713c:	4618      	mov	r0, r3
 800713e:	f000 fe03 	bl	8007d48 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8007142:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007144:	f000 f8e2 	bl	800730c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8007148:	f000 fc30 	bl	80079ac <xTaskResumeAll>
 800714c:	4603      	mov	r3, r0
 800714e:	2b00      	cmp	r3, #0
 8007150:	f47f af67 	bne.w	8007022 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8007154:	4b18      	ldr	r3, [pc, #96]	@ (80071b8 <xQueueSemaphoreTake+0x21c>)
 8007156:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800715a:	601a      	str	r2, [r3, #0]
 800715c:	f3bf 8f4f 	dsb	sy
 8007160:	f3bf 8f6f 	isb	sy
 8007164:	e75d      	b.n	8007022 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8007166:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007168:	f000 f8d0 	bl	800730c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800716c:	f000 fc1e 	bl	80079ac <xTaskResumeAll>
 8007170:	e757      	b.n	8007022 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8007172:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007174:	f000 f8ca 	bl	800730c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007178:	f000 fc18 	bl	80079ac <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800717c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800717e:	f000 f917 	bl	80073b0 <prvIsQueueEmpty>
 8007182:	4603      	mov	r3, r0
 8007184:	2b00      	cmp	r3, #0
 8007186:	f43f af4c 	beq.w	8007022 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800718a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800718c:	2b00      	cmp	r3, #0
 800718e:	d00d      	beq.n	80071ac <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8007190:	f001 fe72 	bl	8008e78 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007194:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8007196:	f000 f811 	bl	80071bc <prvGetDisinheritPriorityAfterTimeout>
 800719a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800719c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800719e:	689b      	ldr	r3, [r3, #8]
 80071a0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80071a2:	4618      	mov	r0, r3
 80071a4:	f001 f8ee 	bl	8008384 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80071a8:	f001 fe98 	bl	8008edc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80071ac:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80071ae:	4618      	mov	r0, r3
 80071b0:	3738      	adds	r7, #56	@ 0x38
 80071b2:	46bd      	mov	sp, r7
 80071b4:	bd80      	pop	{r7, pc}
 80071b6:	bf00      	nop
 80071b8:	e000ed04 	.word	0xe000ed04

080071bc <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80071bc:	b480      	push	{r7}
 80071be:	b085      	sub	sp, #20
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d006      	beq.n	80071da <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80071d6:	60fb      	str	r3, [r7, #12]
 80071d8:	e001      	b.n	80071de <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80071da:	2300      	movs	r3, #0
 80071dc:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80071de:	68fb      	ldr	r3, [r7, #12]
	}
 80071e0:	4618      	mov	r0, r3
 80071e2:	3714      	adds	r7, #20
 80071e4:	46bd      	mov	sp, r7
 80071e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ea:	4770      	bx	lr

080071ec <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b086      	sub	sp, #24
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	60f8      	str	r0, [r7, #12]
 80071f4:	60b9      	str	r1, [r7, #8]
 80071f6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80071f8:	2300      	movs	r3, #0
 80071fa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80071fc:	68fb      	ldr	r3, [r7, #12]
 80071fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007200:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007206:	2b00      	cmp	r3, #0
 8007208:	d10d      	bne.n	8007226 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	2b00      	cmp	r3, #0
 8007210:	d14d      	bne.n	80072ae <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	689b      	ldr	r3, [r3, #8]
 8007216:	4618      	mov	r0, r3
 8007218:	f001 f844 	bl	80082a4 <xTaskPriorityDisinherit>
 800721c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	2200      	movs	r2, #0
 8007222:	609a      	str	r2, [r3, #8]
 8007224:	e043      	b.n	80072ae <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d119      	bne.n	8007260 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	6858      	ldr	r0, [r3, #4]
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007234:	461a      	mov	r2, r3
 8007236:	68b9      	ldr	r1, [r7, #8]
 8007238:	f002 f9ba 	bl	80095b0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	685a      	ldr	r2, [r3, #4]
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007244:	441a      	add	r2, r3
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	685a      	ldr	r2, [r3, #4]
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	689b      	ldr	r3, [r3, #8]
 8007252:	429a      	cmp	r2, r3
 8007254:	d32b      	bcc.n	80072ae <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681a      	ldr	r2, [r3, #0]
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	605a      	str	r2, [r3, #4]
 800725e:	e026      	b.n	80072ae <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	68d8      	ldr	r0, [r3, #12]
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007268:	461a      	mov	r2, r3
 800726a:	68b9      	ldr	r1, [r7, #8]
 800726c:	f002 f9a0 	bl	80095b0 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	68da      	ldr	r2, [r3, #12]
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007278:	425b      	negs	r3, r3
 800727a:	441a      	add	r2, r3
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	68da      	ldr	r2, [r3, #12]
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	429a      	cmp	r2, r3
 800728a:	d207      	bcs.n	800729c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	689a      	ldr	r2, [r3, #8]
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007294:	425b      	negs	r3, r3
 8007296:	441a      	add	r2, r3
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	2b02      	cmp	r3, #2
 80072a0:	d105      	bne.n	80072ae <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80072a2:	693b      	ldr	r3, [r7, #16]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d002      	beq.n	80072ae <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80072a8:	693b      	ldr	r3, [r7, #16]
 80072aa:	3b01      	subs	r3, #1
 80072ac:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80072ae:	693b      	ldr	r3, [r7, #16]
 80072b0:	1c5a      	adds	r2, r3, #1
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80072b6:	697b      	ldr	r3, [r7, #20]
}
 80072b8:	4618      	mov	r0, r3
 80072ba:	3718      	adds	r7, #24
 80072bc:	46bd      	mov	sp, r7
 80072be:	bd80      	pop	{r7, pc}

080072c0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80072c0:	b580      	push	{r7, lr}
 80072c2:	b082      	sub	sp, #8
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
 80072c8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d018      	beq.n	8007304 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	68da      	ldr	r2, [r3, #12]
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072da:	441a      	add	r2, r3
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	68da      	ldr	r2, [r3, #12]
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	689b      	ldr	r3, [r3, #8]
 80072e8:	429a      	cmp	r2, r3
 80072ea:	d303      	bcc.n	80072f4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681a      	ldr	r2, [r3, #0]
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	68d9      	ldr	r1, [r3, #12]
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80072fc:	461a      	mov	r2, r3
 80072fe:	6838      	ldr	r0, [r7, #0]
 8007300:	f002 f956 	bl	80095b0 <memcpy>
	}
}
 8007304:	bf00      	nop
 8007306:	3708      	adds	r7, #8
 8007308:	46bd      	mov	sp, r7
 800730a:	bd80      	pop	{r7, pc}

0800730c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800730c:	b580      	push	{r7, lr}
 800730e:	b084      	sub	sp, #16
 8007310:	af00      	add	r7, sp, #0
 8007312:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007314:	f001 fdb0 	bl	8008e78 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800731e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007320:	e011      	b.n	8007346 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007326:	2b00      	cmp	r3, #0
 8007328:	d012      	beq.n	8007350 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	3324      	adds	r3, #36	@ 0x24
 800732e:	4618      	mov	r0, r3
 8007330:	f000 fd5c 	bl	8007dec <xTaskRemoveFromEventList>
 8007334:	4603      	mov	r3, r0
 8007336:	2b00      	cmp	r3, #0
 8007338:	d001      	beq.n	800733e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800733a:	f000 fe35 	bl	8007fa8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800733e:	7bfb      	ldrb	r3, [r7, #15]
 8007340:	3b01      	subs	r3, #1
 8007342:	b2db      	uxtb	r3, r3
 8007344:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8007346:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800734a:	2b00      	cmp	r3, #0
 800734c:	dce9      	bgt.n	8007322 <prvUnlockQueue+0x16>
 800734e:	e000      	b.n	8007352 <prvUnlockQueue+0x46>
					break;
 8007350:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	22ff      	movs	r2, #255	@ 0xff
 8007356:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800735a:	f001 fdbf 	bl	8008edc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800735e:	f001 fd8b 	bl	8008e78 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007368:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800736a:	e011      	b.n	8007390 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	691b      	ldr	r3, [r3, #16]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d012      	beq.n	800739a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	3310      	adds	r3, #16
 8007378:	4618      	mov	r0, r3
 800737a:	f000 fd37 	bl	8007dec <xTaskRemoveFromEventList>
 800737e:	4603      	mov	r3, r0
 8007380:	2b00      	cmp	r3, #0
 8007382:	d001      	beq.n	8007388 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007384:	f000 fe10 	bl	8007fa8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8007388:	7bbb      	ldrb	r3, [r7, #14]
 800738a:	3b01      	subs	r3, #1
 800738c:	b2db      	uxtb	r3, r3
 800738e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007390:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007394:	2b00      	cmp	r3, #0
 8007396:	dce9      	bgt.n	800736c <prvUnlockQueue+0x60>
 8007398:	e000      	b.n	800739c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800739a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	22ff      	movs	r2, #255	@ 0xff
 80073a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80073a4:	f001 fd9a 	bl	8008edc <vPortExitCritical>
}
 80073a8:	bf00      	nop
 80073aa:	3710      	adds	r7, #16
 80073ac:	46bd      	mov	sp, r7
 80073ae:	bd80      	pop	{r7, pc}

080073b0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b084      	sub	sp, #16
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80073b8:	f001 fd5e 	bl	8008e78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d102      	bne.n	80073ca <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80073c4:	2301      	movs	r3, #1
 80073c6:	60fb      	str	r3, [r7, #12]
 80073c8:	e001      	b.n	80073ce <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80073ca:	2300      	movs	r3, #0
 80073cc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80073ce:	f001 fd85 	bl	8008edc <vPortExitCritical>

	return xReturn;
 80073d2:	68fb      	ldr	r3, [r7, #12]
}
 80073d4:	4618      	mov	r0, r3
 80073d6:	3710      	adds	r7, #16
 80073d8:	46bd      	mov	sp, r7
 80073da:	bd80      	pop	{r7, pc}

080073dc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b084      	sub	sp, #16
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80073e4:	f001 fd48 	bl	8008e78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80073f0:	429a      	cmp	r2, r3
 80073f2:	d102      	bne.n	80073fa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80073f4:	2301      	movs	r3, #1
 80073f6:	60fb      	str	r3, [r7, #12]
 80073f8:	e001      	b.n	80073fe <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80073fa:	2300      	movs	r3, #0
 80073fc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80073fe:	f001 fd6d 	bl	8008edc <vPortExitCritical>

	return xReturn;
 8007402:	68fb      	ldr	r3, [r7, #12]
}
 8007404:	4618      	mov	r0, r3
 8007406:	3710      	adds	r7, #16
 8007408:	46bd      	mov	sp, r7
 800740a:	bd80      	pop	{r7, pc}

0800740c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800740c:	b480      	push	{r7}
 800740e:	b085      	sub	sp, #20
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
 8007414:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007416:	2300      	movs	r3, #0
 8007418:	60fb      	str	r3, [r7, #12]
 800741a:	e014      	b.n	8007446 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800741c:	4a0f      	ldr	r2, [pc, #60]	@ (800745c <vQueueAddToRegistry+0x50>)
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8007424:	2b00      	cmp	r3, #0
 8007426:	d10b      	bne.n	8007440 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8007428:	490c      	ldr	r1, [pc, #48]	@ (800745c <vQueueAddToRegistry+0x50>)
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	683a      	ldr	r2, [r7, #0]
 800742e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007432:	4a0a      	ldr	r2, [pc, #40]	@ (800745c <vQueueAddToRegistry+0x50>)
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	00db      	lsls	r3, r3, #3
 8007438:	4413      	add	r3, r2
 800743a:	687a      	ldr	r2, [r7, #4]
 800743c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800743e:	e006      	b.n	800744e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	3301      	adds	r3, #1
 8007444:	60fb      	str	r3, [r7, #12]
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	2b07      	cmp	r3, #7
 800744a:	d9e7      	bls.n	800741c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800744c:	bf00      	nop
 800744e:	bf00      	nop
 8007450:	3714      	adds	r7, #20
 8007452:	46bd      	mov	sp, r7
 8007454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007458:	4770      	bx	lr
 800745a:	bf00      	nop
 800745c:	2000095c 	.word	0x2000095c

08007460 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007460:	b580      	push	{r7, lr}
 8007462:	b086      	sub	sp, #24
 8007464:	af00      	add	r7, sp, #0
 8007466:	60f8      	str	r0, [r7, #12]
 8007468:	60b9      	str	r1, [r7, #8]
 800746a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007470:	f001 fd02 	bl	8008e78 <vPortEnterCritical>
 8007474:	697b      	ldr	r3, [r7, #20]
 8007476:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800747a:	b25b      	sxtb	r3, r3
 800747c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007480:	d103      	bne.n	800748a <vQueueWaitForMessageRestricted+0x2a>
 8007482:	697b      	ldr	r3, [r7, #20]
 8007484:	2200      	movs	r2, #0
 8007486:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800748a:	697b      	ldr	r3, [r7, #20]
 800748c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007490:	b25b      	sxtb	r3, r3
 8007492:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007496:	d103      	bne.n	80074a0 <vQueueWaitForMessageRestricted+0x40>
 8007498:	697b      	ldr	r3, [r7, #20]
 800749a:	2200      	movs	r2, #0
 800749c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80074a0:	f001 fd1c 	bl	8008edc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80074a4:	697b      	ldr	r3, [r7, #20]
 80074a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d106      	bne.n	80074ba <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80074ac:	697b      	ldr	r3, [r7, #20]
 80074ae:	3324      	adds	r3, #36	@ 0x24
 80074b0:	687a      	ldr	r2, [r7, #4]
 80074b2:	68b9      	ldr	r1, [r7, #8]
 80074b4:	4618      	mov	r0, r3
 80074b6:	f000 fc6d 	bl	8007d94 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80074ba:	6978      	ldr	r0, [r7, #20]
 80074bc:	f7ff ff26 	bl	800730c <prvUnlockQueue>
	}
 80074c0:	bf00      	nop
 80074c2:	3718      	adds	r7, #24
 80074c4:	46bd      	mov	sp, r7
 80074c6:	bd80      	pop	{r7, pc}

080074c8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b08e      	sub	sp, #56	@ 0x38
 80074cc:	af04      	add	r7, sp, #16
 80074ce:	60f8      	str	r0, [r7, #12]
 80074d0:	60b9      	str	r1, [r7, #8]
 80074d2:	607a      	str	r2, [r7, #4]
 80074d4:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80074d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d10b      	bne.n	80074f4 <xTaskCreateStatic+0x2c>
	__asm volatile
 80074dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074e0:	f383 8811 	msr	BASEPRI, r3
 80074e4:	f3bf 8f6f 	isb	sy
 80074e8:	f3bf 8f4f 	dsb	sy
 80074ec:	623b      	str	r3, [r7, #32]
}
 80074ee:	bf00      	nop
 80074f0:	bf00      	nop
 80074f2:	e7fd      	b.n	80074f0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80074f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d10b      	bne.n	8007512 <xTaskCreateStatic+0x4a>
	__asm volatile
 80074fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074fe:	f383 8811 	msr	BASEPRI, r3
 8007502:	f3bf 8f6f 	isb	sy
 8007506:	f3bf 8f4f 	dsb	sy
 800750a:	61fb      	str	r3, [r7, #28]
}
 800750c:	bf00      	nop
 800750e:	bf00      	nop
 8007510:	e7fd      	b.n	800750e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007512:	23a8      	movs	r3, #168	@ 0xa8
 8007514:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007516:	693b      	ldr	r3, [r7, #16]
 8007518:	2ba8      	cmp	r3, #168	@ 0xa8
 800751a:	d00b      	beq.n	8007534 <xTaskCreateStatic+0x6c>
	__asm volatile
 800751c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007520:	f383 8811 	msr	BASEPRI, r3
 8007524:	f3bf 8f6f 	isb	sy
 8007528:	f3bf 8f4f 	dsb	sy
 800752c:	61bb      	str	r3, [r7, #24]
}
 800752e:	bf00      	nop
 8007530:	bf00      	nop
 8007532:	e7fd      	b.n	8007530 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007534:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007536:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007538:	2b00      	cmp	r3, #0
 800753a:	d01e      	beq.n	800757a <xTaskCreateStatic+0xb2>
 800753c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800753e:	2b00      	cmp	r3, #0
 8007540:	d01b      	beq.n	800757a <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007542:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007544:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007546:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007548:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800754a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800754c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800754e:	2202      	movs	r2, #2
 8007550:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007554:	2300      	movs	r3, #0
 8007556:	9303      	str	r3, [sp, #12]
 8007558:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800755a:	9302      	str	r3, [sp, #8]
 800755c:	f107 0314 	add.w	r3, r7, #20
 8007560:	9301      	str	r3, [sp, #4]
 8007562:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007564:	9300      	str	r3, [sp, #0]
 8007566:	683b      	ldr	r3, [r7, #0]
 8007568:	687a      	ldr	r2, [r7, #4]
 800756a:	68b9      	ldr	r1, [r7, #8]
 800756c:	68f8      	ldr	r0, [r7, #12]
 800756e:	f000 f851 	bl	8007614 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007572:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007574:	f000 f8f6 	bl	8007764 <prvAddNewTaskToReadyList>
 8007578:	e001      	b.n	800757e <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800757a:	2300      	movs	r3, #0
 800757c:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800757e:	697b      	ldr	r3, [r7, #20]
	}
 8007580:	4618      	mov	r0, r3
 8007582:	3728      	adds	r7, #40	@ 0x28
 8007584:	46bd      	mov	sp, r7
 8007586:	bd80      	pop	{r7, pc}

08007588 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007588:	b580      	push	{r7, lr}
 800758a:	b08c      	sub	sp, #48	@ 0x30
 800758c:	af04      	add	r7, sp, #16
 800758e:	60f8      	str	r0, [r7, #12]
 8007590:	60b9      	str	r1, [r7, #8]
 8007592:	603b      	str	r3, [r7, #0]
 8007594:	4613      	mov	r3, r2
 8007596:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8007598:	88fb      	ldrh	r3, [r7, #6]
 800759a:	009b      	lsls	r3, r3, #2
 800759c:	4618      	mov	r0, r3
 800759e:	f001 fd8d 	bl	80090bc <pvPortMalloc>
 80075a2:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80075a4:	697b      	ldr	r3, [r7, #20]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d00e      	beq.n	80075c8 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80075aa:	20a8      	movs	r0, #168	@ 0xa8
 80075ac:	f001 fd86 	bl	80090bc <pvPortMalloc>
 80075b0:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80075b2:	69fb      	ldr	r3, [r7, #28]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d003      	beq.n	80075c0 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80075b8:	69fb      	ldr	r3, [r7, #28]
 80075ba:	697a      	ldr	r2, [r7, #20]
 80075bc:	631a      	str	r2, [r3, #48]	@ 0x30
 80075be:	e005      	b.n	80075cc <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80075c0:	6978      	ldr	r0, [r7, #20]
 80075c2:	f001 fe49 	bl	8009258 <vPortFree>
 80075c6:	e001      	b.n	80075cc <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80075c8:	2300      	movs	r3, #0
 80075ca:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80075cc:	69fb      	ldr	r3, [r7, #28]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d017      	beq.n	8007602 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80075d2:	69fb      	ldr	r3, [r7, #28]
 80075d4:	2200      	movs	r2, #0
 80075d6:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80075da:	88fa      	ldrh	r2, [r7, #6]
 80075dc:	2300      	movs	r3, #0
 80075de:	9303      	str	r3, [sp, #12]
 80075e0:	69fb      	ldr	r3, [r7, #28]
 80075e2:	9302      	str	r3, [sp, #8]
 80075e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075e6:	9301      	str	r3, [sp, #4]
 80075e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075ea:	9300      	str	r3, [sp, #0]
 80075ec:	683b      	ldr	r3, [r7, #0]
 80075ee:	68b9      	ldr	r1, [r7, #8]
 80075f0:	68f8      	ldr	r0, [r7, #12]
 80075f2:	f000 f80f 	bl	8007614 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80075f6:	69f8      	ldr	r0, [r7, #28]
 80075f8:	f000 f8b4 	bl	8007764 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80075fc:	2301      	movs	r3, #1
 80075fe:	61bb      	str	r3, [r7, #24]
 8007600:	e002      	b.n	8007608 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007602:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007606:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007608:	69bb      	ldr	r3, [r7, #24]
	}
 800760a:	4618      	mov	r0, r3
 800760c:	3720      	adds	r7, #32
 800760e:	46bd      	mov	sp, r7
 8007610:	bd80      	pop	{r7, pc}
	...

08007614 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b088      	sub	sp, #32
 8007618:	af00      	add	r7, sp, #0
 800761a:	60f8      	str	r0, [r7, #12]
 800761c:	60b9      	str	r1, [r7, #8]
 800761e:	607a      	str	r2, [r7, #4]
 8007620:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8007622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007624:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	009b      	lsls	r3, r3, #2
 800762a:	461a      	mov	r2, r3
 800762c:	21a5      	movs	r1, #165	@ 0xa5
 800762e:	f001 ff33 	bl	8009498 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007634:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800763c:	3b01      	subs	r3, #1
 800763e:	009b      	lsls	r3, r3, #2
 8007640:	4413      	add	r3, r2
 8007642:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007644:	69bb      	ldr	r3, [r7, #24]
 8007646:	f023 0307 	bic.w	r3, r3, #7
 800764a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800764c:	69bb      	ldr	r3, [r7, #24]
 800764e:	f003 0307 	and.w	r3, r3, #7
 8007652:	2b00      	cmp	r3, #0
 8007654:	d00b      	beq.n	800766e <prvInitialiseNewTask+0x5a>
	__asm volatile
 8007656:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800765a:	f383 8811 	msr	BASEPRI, r3
 800765e:	f3bf 8f6f 	isb	sy
 8007662:	f3bf 8f4f 	dsb	sy
 8007666:	617b      	str	r3, [r7, #20]
}
 8007668:	bf00      	nop
 800766a:	bf00      	nop
 800766c:	e7fd      	b.n	800766a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800766e:	68bb      	ldr	r3, [r7, #8]
 8007670:	2b00      	cmp	r3, #0
 8007672:	d01f      	beq.n	80076b4 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007674:	2300      	movs	r3, #0
 8007676:	61fb      	str	r3, [r7, #28]
 8007678:	e012      	b.n	80076a0 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800767a:	68ba      	ldr	r2, [r7, #8]
 800767c:	69fb      	ldr	r3, [r7, #28]
 800767e:	4413      	add	r3, r2
 8007680:	7819      	ldrb	r1, [r3, #0]
 8007682:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007684:	69fb      	ldr	r3, [r7, #28]
 8007686:	4413      	add	r3, r2
 8007688:	3334      	adds	r3, #52	@ 0x34
 800768a:	460a      	mov	r2, r1
 800768c:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800768e:	68ba      	ldr	r2, [r7, #8]
 8007690:	69fb      	ldr	r3, [r7, #28]
 8007692:	4413      	add	r3, r2
 8007694:	781b      	ldrb	r3, [r3, #0]
 8007696:	2b00      	cmp	r3, #0
 8007698:	d006      	beq.n	80076a8 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800769a:	69fb      	ldr	r3, [r7, #28]
 800769c:	3301      	adds	r3, #1
 800769e:	61fb      	str	r3, [r7, #28]
 80076a0:	69fb      	ldr	r3, [r7, #28]
 80076a2:	2b0f      	cmp	r3, #15
 80076a4:	d9e9      	bls.n	800767a <prvInitialiseNewTask+0x66>
 80076a6:	e000      	b.n	80076aa <prvInitialiseNewTask+0x96>
			{
				break;
 80076a8:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80076aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ac:	2200      	movs	r2, #0
 80076ae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80076b2:	e003      	b.n	80076bc <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80076b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076b6:	2200      	movs	r2, #0
 80076b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80076bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076be:	2b37      	cmp	r3, #55	@ 0x37
 80076c0:	d901      	bls.n	80076c6 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80076c2:	2337      	movs	r3, #55	@ 0x37
 80076c4:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80076c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80076ca:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80076cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ce:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80076d0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80076d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076d4:	2200      	movs	r2, #0
 80076d6:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80076d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076da:	3304      	adds	r3, #4
 80076dc:	4618      	mov	r0, r3
 80076de:	f7fe ff49 	bl	8006574 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80076e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076e4:	3318      	adds	r3, #24
 80076e6:	4618      	mov	r0, r3
 80076e8:	f7fe ff44 	bl	8006574 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80076ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80076f0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80076f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076f4:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80076f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076fa:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80076fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007700:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007704:	2200      	movs	r2, #0
 8007706:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800770a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800770c:	2200      	movs	r2, #0
 800770e:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007712:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007714:	3354      	adds	r3, #84	@ 0x54
 8007716:	224c      	movs	r2, #76	@ 0x4c
 8007718:	2100      	movs	r1, #0
 800771a:	4618      	mov	r0, r3
 800771c:	f001 febc 	bl	8009498 <memset>
 8007720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007722:	4a0d      	ldr	r2, [pc, #52]	@ (8007758 <prvInitialiseNewTask+0x144>)
 8007724:	659a      	str	r2, [r3, #88]	@ 0x58
 8007726:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007728:	4a0c      	ldr	r2, [pc, #48]	@ (800775c <prvInitialiseNewTask+0x148>)
 800772a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800772c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800772e:	4a0c      	ldr	r2, [pc, #48]	@ (8007760 <prvInitialiseNewTask+0x14c>)
 8007730:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007732:	683a      	ldr	r2, [r7, #0]
 8007734:	68f9      	ldr	r1, [r7, #12]
 8007736:	69b8      	ldr	r0, [r7, #24]
 8007738:	f001 fa6a 	bl	8008c10 <pxPortInitialiseStack>
 800773c:	4602      	mov	r2, r0
 800773e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007740:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007742:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007744:	2b00      	cmp	r3, #0
 8007746:	d002      	beq.n	800774e <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007748:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800774a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800774c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800774e:	bf00      	nop
 8007750:	3720      	adds	r7, #32
 8007752:	46bd      	mov	sp, r7
 8007754:	bd80      	pop	{r7, pc}
 8007756:	bf00      	nop
 8007758:	20001ba8 	.word	0x20001ba8
 800775c:	20001c10 	.word	0x20001c10
 8007760:	20001c78 	.word	0x20001c78

08007764 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b082      	sub	sp, #8
 8007768:	af00      	add	r7, sp, #0
 800776a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800776c:	f001 fb84 	bl	8008e78 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007770:	4b2d      	ldr	r3, [pc, #180]	@ (8007828 <prvAddNewTaskToReadyList+0xc4>)
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	3301      	adds	r3, #1
 8007776:	4a2c      	ldr	r2, [pc, #176]	@ (8007828 <prvAddNewTaskToReadyList+0xc4>)
 8007778:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800777a:	4b2c      	ldr	r3, [pc, #176]	@ (800782c <prvAddNewTaskToReadyList+0xc8>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d109      	bne.n	8007796 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007782:	4a2a      	ldr	r2, [pc, #168]	@ (800782c <prvAddNewTaskToReadyList+0xc8>)
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007788:	4b27      	ldr	r3, [pc, #156]	@ (8007828 <prvAddNewTaskToReadyList+0xc4>)
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	2b01      	cmp	r3, #1
 800778e:	d110      	bne.n	80077b2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007790:	f000 fc2e 	bl	8007ff0 <prvInitialiseTaskLists>
 8007794:	e00d      	b.n	80077b2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007796:	4b26      	ldr	r3, [pc, #152]	@ (8007830 <prvAddNewTaskToReadyList+0xcc>)
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	2b00      	cmp	r3, #0
 800779c:	d109      	bne.n	80077b2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800779e:	4b23      	ldr	r3, [pc, #140]	@ (800782c <prvAddNewTaskToReadyList+0xc8>)
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077a8:	429a      	cmp	r2, r3
 80077aa:	d802      	bhi.n	80077b2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80077ac:	4a1f      	ldr	r2, [pc, #124]	@ (800782c <prvAddNewTaskToReadyList+0xc8>)
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80077b2:	4b20      	ldr	r3, [pc, #128]	@ (8007834 <prvAddNewTaskToReadyList+0xd0>)
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	3301      	adds	r3, #1
 80077b8:	4a1e      	ldr	r2, [pc, #120]	@ (8007834 <prvAddNewTaskToReadyList+0xd0>)
 80077ba:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80077bc:	4b1d      	ldr	r3, [pc, #116]	@ (8007834 <prvAddNewTaskToReadyList+0xd0>)
 80077be:	681a      	ldr	r2, [r3, #0]
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077c8:	4b1b      	ldr	r3, [pc, #108]	@ (8007838 <prvAddNewTaskToReadyList+0xd4>)
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	429a      	cmp	r2, r3
 80077ce:	d903      	bls.n	80077d8 <prvAddNewTaskToReadyList+0x74>
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077d4:	4a18      	ldr	r2, [pc, #96]	@ (8007838 <prvAddNewTaskToReadyList+0xd4>)
 80077d6:	6013      	str	r3, [r2, #0]
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80077dc:	4613      	mov	r3, r2
 80077de:	009b      	lsls	r3, r3, #2
 80077e0:	4413      	add	r3, r2
 80077e2:	009b      	lsls	r3, r3, #2
 80077e4:	4a15      	ldr	r2, [pc, #84]	@ (800783c <prvAddNewTaskToReadyList+0xd8>)
 80077e6:	441a      	add	r2, r3
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	3304      	adds	r3, #4
 80077ec:	4619      	mov	r1, r3
 80077ee:	4610      	mov	r0, r2
 80077f0:	f7fe fecd 	bl	800658e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80077f4:	f001 fb72 	bl	8008edc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80077f8:	4b0d      	ldr	r3, [pc, #52]	@ (8007830 <prvAddNewTaskToReadyList+0xcc>)
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d00e      	beq.n	800781e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007800:	4b0a      	ldr	r3, [pc, #40]	@ (800782c <prvAddNewTaskToReadyList+0xc8>)
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800780a:	429a      	cmp	r2, r3
 800780c:	d207      	bcs.n	800781e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800780e:	4b0c      	ldr	r3, [pc, #48]	@ (8007840 <prvAddNewTaskToReadyList+0xdc>)
 8007810:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007814:	601a      	str	r2, [r3, #0]
 8007816:	f3bf 8f4f 	dsb	sy
 800781a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800781e:	bf00      	nop
 8007820:	3708      	adds	r7, #8
 8007822:	46bd      	mov	sp, r7
 8007824:	bd80      	pop	{r7, pc}
 8007826:	bf00      	nop
 8007828:	20000e70 	.word	0x20000e70
 800782c:	2000099c 	.word	0x2000099c
 8007830:	20000e7c 	.word	0x20000e7c
 8007834:	20000e8c 	.word	0x20000e8c
 8007838:	20000e78 	.word	0x20000e78
 800783c:	200009a0 	.word	0x200009a0
 8007840:	e000ed04 	.word	0xe000ed04

08007844 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007844:	b580      	push	{r7, lr}
 8007846:	b084      	sub	sp, #16
 8007848:	af00      	add	r7, sp, #0
 800784a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800784c:	2300      	movs	r3, #0
 800784e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2b00      	cmp	r3, #0
 8007854:	d018      	beq.n	8007888 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007856:	4b14      	ldr	r3, [pc, #80]	@ (80078a8 <vTaskDelay+0x64>)
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	2b00      	cmp	r3, #0
 800785c:	d00b      	beq.n	8007876 <vTaskDelay+0x32>
	__asm volatile
 800785e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007862:	f383 8811 	msr	BASEPRI, r3
 8007866:	f3bf 8f6f 	isb	sy
 800786a:	f3bf 8f4f 	dsb	sy
 800786e:	60bb      	str	r3, [r7, #8]
}
 8007870:	bf00      	nop
 8007872:	bf00      	nop
 8007874:	e7fd      	b.n	8007872 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007876:	f000 f88b 	bl	8007990 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800787a:	2100      	movs	r1, #0
 800787c:	6878      	ldr	r0, [r7, #4]
 800787e:	f000 fe19 	bl	80084b4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007882:	f000 f893 	bl	80079ac <xTaskResumeAll>
 8007886:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	2b00      	cmp	r3, #0
 800788c:	d107      	bne.n	800789e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800788e:	4b07      	ldr	r3, [pc, #28]	@ (80078ac <vTaskDelay+0x68>)
 8007890:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007894:	601a      	str	r2, [r3, #0]
 8007896:	f3bf 8f4f 	dsb	sy
 800789a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800789e:	bf00      	nop
 80078a0:	3710      	adds	r7, #16
 80078a2:	46bd      	mov	sp, r7
 80078a4:	bd80      	pop	{r7, pc}
 80078a6:	bf00      	nop
 80078a8:	20000e98 	.word	0x20000e98
 80078ac:	e000ed04 	.word	0xe000ed04

080078b0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80078b0:	b580      	push	{r7, lr}
 80078b2:	b08a      	sub	sp, #40	@ 0x28
 80078b4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80078b6:	2300      	movs	r3, #0
 80078b8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80078ba:	2300      	movs	r3, #0
 80078bc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80078be:	463a      	mov	r2, r7
 80078c0:	1d39      	adds	r1, r7, #4
 80078c2:	f107 0308 	add.w	r3, r7, #8
 80078c6:	4618      	mov	r0, r3
 80078c8:	f7fe fe00 	bl	80064cc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80078cc:	6839      	ldr	r1, [r7, #0]
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	68ba      	ldr	r2, [r7, #8]
 80078d2:	9202      	str	r2, [sp, #8]
 80078d4:	9301      	str	r3, [sp, #4]
 80078d6:	2300      	movs	r3, #0
 80078d8:	9300      	str	r3, [sp, #0]
 80078da:	2300      	movs	r3, #0
 80078dc:	460a      	mov	r2, r1
 80078de:	4924      	ldr	r1, [pc, #144]	@ (8007970 <vTaskStartScheduler+0xc0>)
 80078e0:	4824      	ldr	r0, [pc, #144]	@ (8007974 <vTaskStartScheduler+0xc4>)
 80078e2:	f7ff fdf1 	bl	80074c8 <xTaskCreateStatic>
 80078e6:	4603      	mov	r3, r0
 80078e8:	4a23      	ldr	r2, [pc, #140]	@ (8007978 <vTaskStartScheduler+0xc8>)
 80078ea:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80078ec:	4b22      	ldr	r3, [pc, #136]	@ (8007978 <vTaskStartScheduler+0xc8>)
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d002      	beq.n	80078fa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80078f4:	2301      	movs	r3, #1
 80078f6:	617b      	str	r3, [r7, #20]
 80078f8:	e001      	b.n	80078fe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80078fa:	2300      	movs	r3, #0
 80078fc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80078fe:	697b      	ldr	r3, [r7, #20]
 8007900:	2b01      	cmp	r3, #1
 8007902:	d102      	bne.n	800790a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8007904:	f000 fe2a 	bl	800855c <xTimerCreateTimerTask>
 8007908:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800790a:	697b      	ldr	r3, [r7, #20]
 800790c:	2b01      	cmp	r3, #1
 800790e:	d11b      	bne.n	8007948 <vTaskStartScheduler+0x98>
	__asm volatile
 8007910:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007914:	f383 8811 	msr	BASEPRI, r3
 8007918:	f3bf 8f6f 	isb	sy
 800791c:	f3bf 8f4f 	dsb	sy
 8007920:	613b      	str	r3, [r7, #16]
}
 8007922:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007924:	4b15      	ldr	r3, [pc, #84]	@ (800797c <vTaskStartScheduler+0xcc>)
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	3354      	adds	r3, #84	@ 0x54
 800792a:	4a15      	ldr	r2, [pc, #84]	@ (8007980 <vTaskStartScheduler+0xd0>)
 800792c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800792e:	4b15      	ldr	r3, [pc, #84]	@ (8007984 <vTaskStartScheduler+0xd4>)
 8007930:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007934:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007936:	4b14      	ldr	r3, [pc, #80]	@ (8007988 <vTaskStartScheduler+0xd8>)
 8007938:	2201      	movs	r2, #1
 800793a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800793c:	4b13      	ldr	r3, [pc, #76]	@ (800798c <vTaskStartScheduler+0xdc>)
 800793e:	2200      	movs	r2, #0
 8007940:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007942:	f001 f9f5 	bl	8008d30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007946:	e00f      	b.n	8007968 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007948:	697b      	ldr	r3, [r7, #20]
 800794a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800794e:	d10b      	bne.n	8007968 <vTaskStartScheduler+0xb8>
	__asm volatile
 8007950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007954:	f383 8811 	msr	BASEPRI, r3
 8007958:	f3bf 8f6f 	isb	sy
 800795c:	f3bf 8f4f 	dsb	sy
 8007960:	60fb      	str	r3, [r7, #12]
}
 8007962:	bf00      	nop
 8007964:	bf00      	nop
 8007966:	e7fd      	b.n	8007964 <vTaskStartScheduler+0xb4>
}
 8007968:	bf00      	nop
 800796a:	3718      	adds	r7, #24
 800796c:	46bd      	mov	sp, r7
 800796e:	bd80      	pop	{r7, pc}
 8007970:	080096c4 	.word	0x080096c4
 8007974:	08007fc1 	.word	0x08007fc1
 8007978:	20000e94 	.word	0x20000e94
 800797c:	2000099c 	.word	0x2000099c
 8007980:	20000030 	.word	0x20000030
 8007984:	20000e90 	.word	0x20000e90
 8007988:	20000e7c 	.word	0x20000e7c
 800798c:	20000e74 	.word	0x20000e74

08007990 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007990:	b480      	push	{r7}
 8007992:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007994:	4b04      	ldr	r3, [pc, #16]	@ (80079a8 <vTaskSuspendAll+0x18>)
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	3301      	adds	r3, #1
 800799a:	4a03      	ldr	r2, [pc, #12]	@ (80079a8 <vTaskSuspendAll+0x18>)
 800799c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800799e:	bf00      	nop
 80079a0:	46bd      	mov	sp, r7
 80079a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a6:	4770      	bx	lr
 80079a8:	20000e98 	.word	0x20000e98

080079ac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b084      	sub	sp, #16
 80079b0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80079b2:	2300      	movs	r3, #0
 80079b4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80079b6:	2300      	movs	r3, #0
 80079b8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80079ba:	4b42      	ldr	r3, [pc, #264]	@ (8007ac4 <xTaskResumeAll+0x118>)
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d10b      	bne.n	80079da <xTaskResumeAll+0x2e>
	__asm volatile
 80079c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079c6:	f383 8811 	msr	BASEPRI, r3
 80079ca:	f3bf 8f6f 	isb	sy
 80079ce:	f3bf 8f4f 	dsb	sy
 80079d2:	603b      	str	r3, [r7, #0]
}
 80079d4:	bf00      	nop
 80079d6:	bf00      	nop
 80079d8:	e7fd      	b.n	80079d6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80079da:	f001 fa4d 	bl	8008e78 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80079de:	4b39      	ldr	r3, [pc, #228]	@ (8007ac4 <xTaskResumeAll+0x118>)
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	3b01      	subs	r3, #1
 80079e4:	4a37      	ldr	r2, [pc, #220]	@ (8007ac4 <xTaskResumeAll+0x118>)
 80079e6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80079e8:	4b36      	ldr	r3, [pc, #216]	@ (8007ac4 <xTaskResumeAll+0x118>)
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d162      	bne.n	8007ab6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80079f0:	4b35      	ldr	r3, [pc, #212]	@ (8007ac8 <xTaskResumeAll+0x11c>)
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d05e      	beq.n	8007ab6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80079f8:	e02f      	b.n	8007a5a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80079fa:	4b34      	ldr	r3, [pc, #208]	@ (8007acc <xTaskResumeAll+0x120>)
 80079fc:	68db      	ldr	r3, [r3, #12]
 80079fe:	68db      	ldr	r3, [r3, #12]
 8007a00:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	3318      	adds	r3, #24
 8007a06:	4618      	mov	r0, r3
 8007a08:	f7fe fe1e 	bl	8006648 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	3304      	adds	r3, #4
 8007a10:	4618      	mov	r0, r3
 8007a12:	f7fe fe19 	bl	8006648 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a1a:	4b2d      	ldr	r3, [pc, #180]	@ (8007ad0 <xTaskResumeAll+0x124>)
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	429a      	cmp	r2, r3
 8007a20:	d903      	bls.n	8007a2a <xTaskResumeAll+0x7e>
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a26:	4a2a      	ldr	r2, [pc, #168]	@ (8007ad0 <xTaskResumeAll+0x124>)
 8007a28:	6013      	str	r3, [r2, #0]
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a2e:	4613      	mov	r3, r2
 8007a30:	009b      	lsls	r3, r3, #2
 8007a32:	4413      	add	r3, r2
 8007a34:	009b      	lsls	r3, r3, #2
 8007a36:	4a27      	ldr	r2, [pc, #156]	@ (8007ad4 <xTaskResumeAll+0x128>)
 8007a38:	441a      	add	r2, r3
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	3304      	adds	r3, #4
 8007a3e:	4619      	mov	r1, r3
 8007a40:	4610      	mov	r0, r2
 8007a42:	f7fe fda4 	bl	800658e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007a46:	68fb      	ldr	r3, [r7, #12]
 8007a48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a4a:	4b23      	ldr	r3, [pc, #140]	@ (8007ad8 <xTaskResumeAll+0x12c>)
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a50:	429a      	cmp	r2, r3
 8007a52:	d302      	bcc.n	8007a5a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8007a54:	4b21      	ldr	r3, [pc, #132]	@ (8007adc <xTaskResumeAll+0x130>)
 8007a56:	2201      	movs	r2, #1
 8007a58:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007a5a:	4b1c      	ldr	r3, [pc, #112]	@ (8007acc <xTaskResumeAll+0x120>)
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d1cb      	bne.n	80079fa <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d001      	beq.n	8007a6c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007a68:	f000 fb66 	bl	8008138 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007a6c:	4b1c      	ldr	r3, [pc, #112]	@ (8007ae0 <xTaskResumeAll+0x134>)
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d010      	beq.n	8007a9a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007a78:	f000 f846 	bl	8007b08 <xTaskIncrementTick>
 8007a7c:	4603      	mov	r3, r0
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d002      	beq.n	8007a88 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8007a82:	4b16      	ldr	r3, [pc, #88]	@ (8007adc <xTaskResumeAll+0x130>)
 8007a84:	2201      	movs	r2, #1
 8007a86:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	3b01      	subs	r3, #1
 8007a8c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d1f1      	bne.n	8007a78 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8007a94:	4b12      	ldr	r3, [pc, #72]	@ (8007ae0 <xTaskResumeAll+0x134>)
 8007a96:	2200      	movs	r2, #0
 8007a98:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007a9a:	4b10      	ldr	r3, [pc, #64]	@ (8007adc <xTaskResumeAll+0x130>)
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d009      	beq.n	8007ab6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007aa2:	2301      	movs	r3, #1
 8007aa4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007aa6:	4b0f      	ldr	r3, [pc, #60]	@ (8007ae4 <xTaskResumeAll+0x138>)
 8007aa8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007aac:	601a      	str	r2, [r3, #0]
 8007aae:	f3bf 8f4f 	dsb	sy
 8007ab2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007ab6:	f001 fa11 	bl	8008edc <vPortExitCritical>

	return xAlreadyYielded;
 8007aba:	68bb      	ldr	r3, [r7, #8]
}
 8007abc:	4618      	mov	r0, r3
 8007abe:	3710      	adds	r7, #16
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	bd80      	pop	{r7, pc}
 8007ac4:	20000e98 	.word	0x20000e98
 8007ac8:	20000e70 	.word	0x20000e70
 8007acc:	20000e30 	.word	0x20000e30
 8007ad0:	20000e78 	.word	0x20000e78
 8007ad4:	200009a0 	.word	0x200009a0
 8007ad8:	2000099c 	.word	0x2000099c
 8007adc:	20000e84 	.word	0x20000e84
 8007ae0:	20000e80 	.word	0x20000e80
 8007ae4:	e000ed04 	.word	0xe000ed04

08007ae8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007ae8:	b480      	push	{r7}
 8007aea:	b083      	sub	sp, #12
 8007aec:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007aee:	4b05      	ldr	r3, [pc, #20]	@ (8007b04 <xTaskGetTickCount+0x1c>)
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8007af4:	687b      	ldr	r3, [r7, #4]
}
 8007af6:	4618      	mov	r0, r3
 8007af8:	370c      	adds	r7, #12
 8007afa:	46bd      	mov	sp, r7
 8007afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b00:	4770      	bx	lr
 8007b02:	bf00      	nop
 8007b04:	20000e74 	.word	0x20000e74

08007b08 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007b08:	b580      	push	{r7, lr}
 8007b0a:	b086      	sub	sp, #24
 8007b0c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007b0e:	2300      	movs	r3, #0
 8007b10:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007b12:	4b4f      	ldr	r3, [pc, #316]	@ (8007c50 <xTaskIncrementTick+0x148>)
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	f040 8090 	bne.w	8007c3c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007b1c:	4b4d      	ldr	r3, [pc, #308]	@ (8007c54 <xTaskIncrementTick+0x14c>)
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	3301      	adds	r3, #1
 8007b22:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007b24:	4a4b      	ldr	r2, [pc, #300]	@ (8007c54 <xTaskIncrementTick+0x14c>)
 8007b26:	693b      	ldr	r3, [r7, #16]
 8007b28:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007b2a:	693b      	ldr	r3, [r7, #16]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d121      	bne.n	8007b74 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007b30:	4b49      	ldr	r3, [pc, #292]	@ (8007c58 <xTaskIncrementTick+0x150>)
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d00b      	beq.n	8007b52 <xTaskIncrementTick+0x4a>
	__asm volatile
 8007b3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b3e:	f383 8811 	msr	BASEPRI, r3
 8007b42:	f3bf 8f6f 	isb	sy
 8007b46:	f3bf 8f4f 	dsb	sy
 8007b4a:	603b      	str	r3, [r7, #0]
}
 8007b4c:	bf00      	nop
 8007b4e:	bf00      	nop
 8007b50:	e7fd      	b.n	8007b4e <xTaskIncrementTick+0x46>
 8007b52:	4b41      	ldr	r3, [pc, #260]	@ (8007c58 <xTaskIncrementTick+0x150>)
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	60fb      	str	r3, [r7, #12]
 8007b58:	4b40      	ldr	r3, [pc, #256]	@ (8007c5c <xTaskIncrementTick+0x154>)
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	4a3e      	ldr	r2, [pc, #248]	@ (8007c58 <xTaskIncrementTick+0x150>)
 8007b5e:	6013      	str	r3, [r2, #0]
 8007b60:	4a3e      	ldr	r2, [pc, #248]	@ (8007c5c <xTaskIncrementTick+0x154>)
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	6013      	str	r3, [r2, #0]
 8007b66:	4b3e      	ldr	r3, [pc, #248]	@ (8007c60 <xTaskIncrementTick+0x158>)
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	3301      	adds	r3, #1
 8007b6c:	4a3c      	ldr	r2, [pc, #240]	@ (8007c60 <xTaskIncrementTick+0x158>)
 8007b6e:	6013      	str	r3, [r2, #0]
 8007b70:	f000 fae2 	bl	8008138 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007b74:	4b3b      	ldr	r3, [pc, #236]	@ (8007c64 <xTaskIncrementTick+0x15c>)
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	693a      	ldr	r2, [r7, #16]
 8007b7a:	429a      	cmp	r2, r3
 8007b7c:	d349      	bcc.n	8007c12 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007b7e:	4b36      	ldr	r3, [pc, #216]	@ (8007c58 <xTaskIncrementTick+0x150>)
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d104      	bne.n	8007b92 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b88:	4b36      	ldr	r3, [pc, #216]	@ (8007c64 <xTaskIncrementTick+0x15c>)
 8007b8a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007b8e:	601a      	str	r2, [r3, #0]
					break;
 8007b90:	e03f      	b.n	8007c12 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b92:	4b31      	ldr	r3, [pc, #196]	@ (8007c58 <xTaskIncrementTick+0x150>)
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	68db      	ldr	r3, [r3, #12]
 8007b98:	68db      	ldr	r3, [r3, #12]
 8007b9a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	685b      	ldr	r3, [r3, #4]
 8007ba0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007ba2:	693a      	ldr	r2, [r7, #16]
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	429a      	cmp	r2, r3
 8007ba8:	d203      	bcs.n	8007bb2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007baa:	4a2e      	ldr	r2, [pc, #184]	@ (8007c64 <xTaskIncrementTick+0x15c>)
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007bb0:	e02f      	b.n	8007c12 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007bb2:	68bb      	ldr	r3, [r7, #8]
 8007bb4:	3304      	adds	r3, #4
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	f7fe fd46 	bl	8006648 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8007bbc:	68bb      	ldr	r3, [r7, #8]
 8007bbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d004      	beq.n	8007bce <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007bc4:	68bb      	ldr	r3, [r7, #8]
 8007bc6:	3318      	adds	r3, #24
 8007bc8:	4618      	mov	r0, r3
 8007bca:	f7fe fd3d 	bl	8006648 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007bce:	68bb      	ldr	r3, [r7, #8]
 8007bd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007bd2:	4b25      	ldr	r3, [pc, #148]	@ (8007c68 <xTaskIncrementTick+0x160>)
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	429a      	cmp	r2, r3
 8007bd8:	d903      	bls.n	8007be2 <xTaskIncrementTick+0xda>
 8007bda:	68bb      	ldr	r3, [r7, #8]
 8007bdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bde:	4a22      	ldr	r2, [pc, #136]	@ (8007c68 <xTaskIncrementTick+0x160>)
 8007be0:	6013      	str	r3, [r2, #0]
 8007be2:	68bb      	ldr	r3, [r7, #8]
 8007be4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007be6:	4613      	mov	r3, r2
 8007be8:	009b      	lsls	r3, r3, #2
 8007bea:	4413      	add	r3, r2
 8007bec:	009b      	lsls	r3, r3, #2
 8007bee:	4a1f      	ldr	r2, [pc, #124]	@ (8007c6c <xTaskIncrementTick+0x164>)
 8007bf0:	441a      	add	r2, r3
 8007bf2:	68bb      	ldr	r3, [r7, #8]
 8007bf4:	3304      	adds	r3, #4
 8007bf6:	4619      	mov	r1, r3
 8007bf8:	4610      	mov	r0, r2
 8007bfa:	f7fe fcc8 	bl	800658e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007bfe:	68bb      	ldr	r3, [r7, #8]
 8007c00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c02:	4b1b      	ldr	r3, [pc, #108]	@ (8007c70 <xTaskIncrementTick+0x168>)
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c08:	429a      	cmp	r2, r3
 8007c0a:	d3b8      	bcc.n	8007b7e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007c0c:	2301      	movs	r3, #1
 8007c0e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007c10:	e7b5      	b.n	8007b7e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007c12:	4b17      	ldr	r3, [pc, #92]	@ (8007c70 <xTaskIncrementTick+0x168>)
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c18:	4914      	ldr	r1, [pc, #80]	@ (8007c6c <xTaskIncrementTick+0x164>)
 8007c1a:	4613      	mov	r3, r2
 8007c1c:	009b      	lsls	r3, r3, #2
 8007c1e:	4413      	add	r3, r2
 8007c20:	009b      	lsls	r3, r3, #2
 8007c22:	440b      	add	r3, r1
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	2b01      	cmp	r3, #1
 8007c28:	d901      	bls.n	8007c2e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8007c2a:	2301      	movs	r3, #1
 8007c2c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007c2e:	4b11      	ldr	r3, [pc, #68]	@ (8007c74 <xTaskIncrementTick+0x16c>)
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d007      	beq.n	8007c46 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8007c36:	2301      	movs	r3, #1
 8007c38:	617b      	str	r3, [r7, #20]
 8007c3a:	e004      	b.n	8007c46 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007c3c:	4b0e      	ldr	r3, [pc, #56]	@ (8007c78 <xTaskIncrementTick+0x170>)
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	3301      	adds	r3, #1
 8007c42:	4a0d      	ldr	r2, [pc, #52]	@ (8007c78 <xTaskIncrementTick+0x170>)
 8007c44:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007c46:	697b      	ldr	r3, [r7, #20]
}
 8007c48:	4618      	mov	r0, r3
 8007c4a:	3718      	adds	r7, #24
 8007c4c:	46bd      	mov	sp, r7
 8007c4e:	bd80      	pop	{r7, pc}
 8007c50:	20000e98 	.word	0x20000e98
 8007c54:	20000e74 	.word	0x20000e74
 8007c58:	20000e28 	.word	0x20000e28
 8007c5c:	20000e2c 	.word	0x20000e2c
 8007c60:	20000e88 	.word	0x20000e88
 8007c64:	20000e90 	.word	0x20000e90
 8007c68:	20000e78 	.word	0x20000e78
 8007c6c:	200009a0 	.word	0x200009a0
 8007c70:	2000099c 	.word	0x2000099c
 8007c74:	20000e84 	.word	0x20000e84
 8007c78:	20000e80 	.word	0x20000e80

08007c7c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007c7c:	b480      	push	{r7}
 8007c7e:	b085      	sub	sp, #20
 8007c80:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8007c82:	4b2b      	ldr	r3, [pc, #172]	@ (8007d30 <vTaskSwitchContext+0xb4>)
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d003      	beq.n	8007c92 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007c8a:	4b2a      	ldr	r3, [pc, #168]	@ (8007d34 <vTaskSwitchContext+0xb8>)
 8007c8c:	2201      	movs	r2, #1
 8007c8e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8007c90:	e047      	b.n	8007d22 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8007c92:	4b28      	ldr	r3, [pc, #160]	@ (8007d34 <vTaskSwitchContext+0xb8>)
 8007c94:	2200      	movs	r2, #0
 8007c96:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c98:	4b27      	ldr	r3, [pc, #156]	@ (8007d38 <vTaskSwitchContext+0xbc>)
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	60fb      	str	r3, [r7, #12]
 8007c9e:	e011      	b.n	8007cc4 <vTaskSwitchContext+0x48>
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d10b      	bne.n	8007cbe <vTaskSwitchContext+0x42>
	__asm volatile
 8007ca6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007caa:	f383 8811 	msr	BASEPRI, r3
 8007cae:	f3bf 8f6f 	isb	sy
 8007cb2:	f3bf 8f4f 	dsb	sy
 8007cb6:	607b      	str	r3, [r7, #4]
}
 8007cb8:	bf00      	nop
 8007cba:	bf00      	nop
 8007cbc:	e7fd      	b.n	8007cba <vTaskSwitchContext+0x3e>
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	3b01      	subs	r3, #1
 8007cc2:	60fb      	str	r3, [r7, #12]
 8007cc4:	491d      	ldr	r1, [pc, #116]	@ (8007d3c <vTaskSwitchContext+0xc0>)
 8007cc6:	68fa      	ldr	r2, [r7, #12]
 8007cc8:	4613      	mov	r3, r2
 8007cca:	009b      	lsls	r3, r3, #2
 8007ccc:	4413      	add	r3, r2
 8007cce:	009b      	lsls	r3, r3, #2
 8007cd0:	440b      	add	r3, r1
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d0e3      	beq.n	8007ca0 <vTaskSwitchContext+0x24>
 8007cd8:	68fa      	ldr	r2, [r7, #12]
 8007cda:	4613      	mov	r3, r2
 8007cdc:	009b      	lsls	r3, r3, #2
 8007cde:	4413      	add	r3, r2
 8007ce0:	009b      	lsls	r3, r3, #2
 8007ce2:	4a16      	ldr	r2, [pc, #88]	@ (8007d3c <vTaskSwitchContext+0xc0>)
 8007ce4:	4413      	add	r3, r2
 8007ce6:	60bb      	str	r3, [r7, #8]
 8007ce8:	68bb      	ldr	r3, [r7, #8]
 8007cea:	685b      	ldr	r3, [r3, #4]
 8007cec:	685a      	ldr	r2, [r3, #4]
 8007cee:	68bb      	ldr	r3, [r7, #8]
 8007cf0:	605a      	str	r2, [r3, #4]
 8007cf2:	68bb      	ldr	r3, [r7, #8]
 8007cf4:	685a      	ldr	r2, [r3, #4]
 8007cf6:	68bb      	ldr	r3, [r7, #8]
 8007cf8:	3308      	adds	r3, #8
 8007cfa:	429a      	cmp	r2, r3
 8007cfc:	d104      	bne.n	8007d08 <vTaskSwitchContext+0x8c>
 8007cfe:	68bb      	ldr	r3, [r7, #8]
 8007d00:	685b      	ldr	r3, [r3, #4]
 8007d02:	685a      	ldr	r2, [r3, #4]
 8007d04:	68bb      	ldr	r3, [r7, #8]
 8007d06:	605a      	str	r2, [r3, #4]
 8007d08:	68bb      	ldr	r3, [r7, #8]
 8007d0a:	685b      	ldr	r3, [r3, #4]
 8007d0c:	68db      	ldr	r3, [r3, #12]
 8007d0e:	4a0c      	ldr	r2, [pc, #48]	@ (8007d40 <vTaskSwitchContext+0xc4>)
 8007d10:	6013      	str	r3, [r2, #0]
 8007d12:	4a09      	ldr	r2, [pc, #36]	@ (8007d38 <vTaskSwitchContext+0xbc>)
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007d18:	4b09      	ldr	r3, [pc, #36]	@ (8007d40 <vTaskSwitchContext+0xc4>)
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	3354      	adds	r3, #84	@ 0x54
 8007d1e:	4a09      	ldr	r2, [pc, #36]	@ (8007d44 <vTaskSwitchContext+0xc8>)
 8007d20:	6013      	str	r3, [r2, #0]
}
 8007d22:	bf00      	nop
 8007d24:	3714      	adds	r7, #20
 8007d26:	46bd      	mov	sp, r7
 8007d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d2c:	4770      	bx	lr
 8007d2e:	bf00      	nop
 8007d30:	20000e98 	.word	0x20000e98
 8007d34:	20000e84 	.word	0x20000e84
 8007d38:	20000e78 	.word	0x20000e78
 8007d3c:	200009a0 	.word	0x200009a0
 8007d40:	2000099c 	.word	0x2000099c
 8007d44:	20000030 	.word	0x20000030

08007d48 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007d48:	b580      	push	{r7, lr}
 8007d4a:	b084      	sub	sp, #16
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	6078      	str	r0, [r7, #4]
 8007d50:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d10b      	bne.n	8007d70 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8007d58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d5c:	f383 8811 	msr	BASEPRI, r3
 8007d60:	f3bf 8f6f 	isb	sy
 8007d64:	f3bf 8f4f 	dsb	sy
 8007d68:	60fb      	str	r3, [r7, #12]
}
 8007d6a:	bf00      	nop
 8007d6c:	bf00      	nop
 8007d6e:	e7fd      	b.n	8007d6c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007d70:	4b07      	ldr	r3, [pc, #28]	@ (8007d90 <vTaskPlaceOnEventList+0x48>)
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	3318      	adds	r3, #24
 8007d76:	4619      	mov	r1, r3
 8007d78:	6878      	ldr	r0, [r7, #4]
 8007d7a:	f7fe fc2c 	bl	80065d6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007d7e:	2101      	movs	r1, #1
 8007d80:	6838      	ldr	r0, [r7, #0]
 8007d82:	f000 fb97 	bl	80084b4 <prvAddCurrentTaskToDelayedList>
}
 8007d86:	bf00      	nop
 8007d88:	3710      	adds	r7, #16
 8007d8a:	46bd      	mov	sp, r7
 8007d8c:	bd80      	pop	{r7, pc}
 8007d8e:	bf00      	nop
 8007d90:	2000099c 	.word	0x2000099c

08007d94 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007d94:	b580      	push	{r7, lr}
 8007d96:	b086      	sub	sp, #24
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	60f8      	str	r0, [r7, #12]
 8007d9c:	60b9      	str	r1, [r7, #8]
 8007d9e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d10b      	bne.n	8007dbe <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8007da6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007daa:	f383 8811 	msr	BASEPRI, r3
 8007dae:	f3bf 8f6f 	isb	sy
 8007db2:	f3bf 8f4f 	dsb	sy
 8007db6:	617b      	str	r3, [r7, #20]
}
 8007db8:	bf00      	nop
 8007dba:	bf00      	nop
 8007dbc:	e7fd      	b.n	8007dba <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007dbe:	4b0a      	ldr	r3, [pc, #40]	@ (8007de8 <vTaskPlaceOnEventListRestricted+0x54>)
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	3318      	adds	r3, #24
 8007dc4:	4619      	mov	r1, r3
 8007dc6:	68f8      	ldr	r0, [r7, #12]
 8007dc8:	f7fe fbe1 	bl	800658e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d002      	beq.n	8007dd8 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8007dd2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007dd6:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007dd8:	6879      	ldr	r1, [r7, #4]
 8007dda:	68b8      	ldr	r0, [r7, #8]
 8007ddc:	f000 fb6a 	bl	80084b4 <prvAddCurrentTaskToDelayedList>
	}
 8007de0:	bf00      	nop
 8007de2:	3718      	adds	r7, #24
 8007de4:	46bd      	mov	sp, r7
 8007de6:	bd80      	pop	{r7, pc}
 8007de8:	2000099c 	.word	0x2000099c

08007dec <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007dec:	b580      	push	{r7, lr}
 8007dee:	b086      	sub	sp, #24
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	68db      	ldr	r3, [r3, #12]
 8007df8:	68db      	ldr	r3, [r3, #12]
 8007dfa:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007dfc:	693b      	ldr	r3, [r7, #16]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d10b      	bne.n	8007e1a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007e02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e06:	f383 8811 	msr	BASEPRI, r3
 8007e0a:	f3bf 8f6f 	isb	sy
 8007e0e:	f3bf 8f4f 	dsb	sy
 8007e12:	60fb      	str	r3, [r7, #12]
}
 8007e14:	bf00      	nop
 8007e16:	bf00      	nop
 8007e18:	e7fd      	b.n	8007e16 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007e1a:	693b      	ldr	r3, [r7, #16]
 8007e1c:	3318      	adds	r3, #24
 8007e1e:	4618      	mov	r0, r3
 8007e20:	f7fe fc12 	bl	8006648 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007e24:	4b1d      	ldr	r3, [pc, #116]	@ (8007e9c <xTaskRemoveFromEventList+0xb0>)
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d11d      	bne.n	8007e68 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007e2c:	693b      	ldr	r3, [r7, #16]
 8007e2e:	3304      	adds	r3, #4
 8007e30:	4618      	mov	r0, r3
 8007e32:	f7fe fc09 	bl	8006648 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007e36:	693b      	ldr	r3, [r7, #16]
 8007e38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e3a:	4b19      	ldr	r3, [pc, #100]	@ (8007ea0 <xTaskRemoveFromEventList+0xb4>)
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	429a      	cmp	r2, r3
 8007e40:	d903      	bls.n	8007e4a <xTaskRemoveFromEventList+0x5e>
 8007e42:	693b      	ldr	r3, [r7, #16]
 8007e44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e46:	4a16      	ldr	r2, [pc, #88]	@ (8007ea0 <xTaskRemoveFromEventList+0xb4>)
 8007e48:	6013      	str	r3, [r2, #0]
 8007e4a:	693b      	ldr	r3, [r7, #16]
 8007e4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e4e:	4613      	mov	r3, r2
 8007e50:	009b      	lsls	r3, r3, #2
 8007e52:	4413      	add	r3, r2
 8007e54:	009b      	lsls	r3, r3, #2
 8007e56:	4a13      	ldr	r2, [pc, #76]	@ (8007ea4 <xTaskRemoveFromEventList+0xb8>)
 8007e58:	441a      	add	r2, r3
 8007e5a:	693b      	ldr	r3, [r7, #16]
 8007e5c:	3304      	adds	r3, #4
 8007e5e:	4619      	mov	r1, r3
 8007e60:	4610      	mov	r0, r2
 8007e62:	f7fe fb94 	bl	800658e <vListInsertEnd>
 8007e66:	e005      	b.n	8007e74 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007e68:	693b      	ldr	r3, [r7, #16]
 8007e6a:	3318      	adds	r3, #24
 8007e6c:	4619      	mov	r1, r3
 8007e6e:	480e      	ldr	r0, [pc, #56]	@ (8007ea8 <xTaskRemoveFromEventList+0xbc>)
 8007e70:	f7fe fb8d 	bl	800658e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007e74:	693b      	ldr	r3, [r7, #16]
 8007e76:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007e78:	4b0c      	ldr	r3, [pc, #48]	@ (8007eac <xTaskRemoveFromEventList+0xc0>)
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007e7e:	429a      	cmp	r2, r3
 8007e80:	d905      	bls.n	8007e8e <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007e82:	2301      	movs	r3, #1
 8007e84:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007e86:	4b0a      	ldr	r3, [pc, #40]	@ (8007eb0 <xTaskRemoveFromEventList+0xc4>)
 8007e88:	2201      	movs	r2, #1
 8007e8a:	601a      	str	r2, [r3, #0]
 8007e8c:	e001      	b.n	8007e92 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8007e8e:	2300      	movs	r3, #0
 8007e90:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007e92:	697b      	ldr	r3, [r7, #20]
}
 8007e94:	4618      	mov	r0, r3
 8007e96:	3718      	adds	r7, #24
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	bd80      	pop	{r7, pc}
 8007e9c:	20000e98 	.word	0x20000e98
 8007ea0:	20000e78 	.word	0x20000e78
 8007ea4:	200009a0 	.word	0x200009a0
 8007ea8:	20000e30 	.word	0x20000e30
 8007eac:	2000099c 	.word	0x2000099c
 8007eb0:	20000e84 	.word	0x20000e84

08007eb4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007eb4:	b480      	push	{r7}
 8007eb6:	b083      	sub	sp, #12
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007ebc:	4b06      	ldr	r3, [pc, #24]	@ (8007ed8 <vTaskInternalSetTimeOutState+0x24>)
 8007ebe:	681a      	ldr	r2, [r3, #0]
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007ec4:	4b05      	ldr	r3, [pc, #20]	@ (8007edc <vTaskInternalSetTimeOutState+0x28>)
 8007ec6:	681a      	ldr	r2, [r3, #0]
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	605a      	str	r2, [r3, #4]
}
 8007ecc:	bf00      	nop
 8007ece:	370c      	adds	r7, #12
 8007ed0:	46bd      	mov	sp, r7
 8007ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed6:	4770      	bx	lr
 8007ed8:	20000e88 	.word	0x20000e88
 8007edc:	20000e74 	.word	0x20000e74

08007ee0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007ee0:	b580      	push	{r7, lr}
 8007ee2:	b088      	sub	sp, #32
 8007ee4:	af00      	add	r7, sp, #0
 8007ee6:	6078      	str	r0, [r7, #4]
 8007ee8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	d10b      	bne.n	8007f08 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007ef0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ef4:	f383 8811 	msr	BASEPRI, r3
 8007ef8:	f3bf 8f6f 	isb	sy
 8007efc:	f3bf 8f4f 	dsb	sy
 8007f00:	613b      	str	r3, [r7, #16]
}
 8007f02:	bf00      	nop
 8007f04:	bf00      	nop
 8007f06:	e7fd      	b.n	8007f04 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d10b      	bne.n	8007f26 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8007f0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f12:	f383 8811 	msr	BASEPRI, r3
 8007f16:	f3bf 8f6f 	isb	sy
 8007f1a:	f3bf 8f4f 	dsb	sy
 8007f1e:	60fb      	str	r3, [r7, #12]
}
 8007f20:	bf00      	nop
 8007f22:	bf00      	nop
 8007f24:	e7fd      	b.n	8007f22 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8007f26:	f000 ffa7 	bl	8008e78 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007f2a:	4b1d      	ldr	r3, [pc, #116]	@ (8007fa0 <xTaskCheckForTimeOut+0xc0>)
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	685b      	ldr	r3, [r3, #4]
 8007f34:	69ba      	ldr	r2, [r7, #24]
 8007f36:	1ad3      	subs	r3, r2, r3
 8007f38:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007f3a:	683b      	ldr	r3, [r7, #0]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007f42:	d102      	bne.n	8007f4a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007f44:	2300      	movs	r3, #0
 8007f46:	61fb      	str	r3, [r7, #28]
 8007f48:	e023      	b.n	8007f92 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681a      	ldr	r2, [r3, #0]
 8007f4e:	4b15      	ldr	r3, [pc, #84]	@ (8007fa4 <xTaskCheckForTimeOut+0xc4>)
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	429a      	cmp	r2, r3
 8007f54:	d007      	beq.n	8007f66 <xTaskCheckForTimeOut+0x86>
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	685b      	ldr	r3, [r3, #4]
 8007f5a:	69ba      	ldr	r2, [r7, #24]
 8007f5c:	429a      	cmp	r2, r3
 8007f5e:	d302      	bcc.n	8007f66 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007f60:	2301      	movs	r3, #1
 8007f62:	61fb      	str	r3, [r7, #28]
 8007f64:	e015      	b.n	8007f92 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007f66:	683b      	ldr	r3, [r7, #0]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	697a      	ldr	r2, [r7, #20]
 8007f6c:	429a      	cmp	r2, r3
 8007f6e:	d20b      	bcs.n	8007f88 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	681a      	ldr	r2, [r3, #0]
 8007f74:	697b      	ldr	r3, [r7, #20]
 8007f76:	1ad2      	subs	r2, r2, r3
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007f7c:	6878      	ldr	r0, [r7, #4]
 8007f7e:	f7ff ff99 	bl	8007eb4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007f82:	2300      	movs	r3, #0
 8007f84:	61fb      	str	r3, [r7, #28]
 8007f86:	e004      	b.n	8007f92 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007f8e:	2301      	movs	r3, #1
 8007f90:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007f92:	f000 ffa3 	bl	8008edc <vPortExitCritical>

	return xReturn;
 8007f96:	69fb      	ldr	r3, [r7, #28]
}
 8007f98:	4618      	mov	r0, r3
 8007f9a:	3720      	adds	r7, #32
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	bd80      	pop	{r7, pc}
 8007fa0:	20000e74 	.word	0x20000e74
 8007fa4:	20000e88 	.word	0x20000e88

08007fa8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007fa8:	b480      	push	{r7}
 8007faa:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007fac:	4b03      	ldr	r3, [pc, #12]	@ (8007fbc <vTaskMissedYield+0x14>)
 8007fae:	2201      	movs	r2, #1
 8007fb0:	601a      	str	r2, [r3, #0]
}
 8007fb2:	bf00      	nop
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fba:	4770      	bx	lr
 8007fbc:	20000e84 	.word	0x20000e84

08007fc0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b082      	sub	sp, #8
 8007fc4:	af00      	add	r7, sp, #0
 8007fc6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007fc8:	f000 f852 	bl	8008070 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007fcc:	4b06      	ldr	r3, [pc, #24]	@ (8007fe8 <prvIdleTask+0x28>)
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	2b01      	cmp	r3, #1
 8007fd2:	d9f9      	bls.n	8007fc8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007fd4:	4b05      	ldr	r3, [pc, #20]	@ (8007fec <prvIdleTask+0x2c>)
 8007fd6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007fda:	601a      	str	r2, [r3, #0]
 8007fdc:	f3bf 8f4f 	dsb	sy
 8007fe0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007fe4:	e7f0      	b.n	8007fc8 <prvIdleTask+0x8>
 8007fe6:	bf00      	nop
 8007fe8:	200009a0 	.word	0x200009a0
 8007fec:	e000ed04 	.word	0xe000ed04

08007ff0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007ff0:	b580      	push	{r7, lr}
 8007ff2:	b082      	sub	sp, #8
 8007ff4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007ff6:	2300      	movs	r3, #0
 8007ff8:	607b      	str	r3, [r7, #4]
 8007ffa:	e00c      	b.n	8008016 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007ffc:	687a      	ldr	r2, [r7, #4]
 8007ffe:	4613      	mov	r3, r2
 8008000:	009b      	lsls	r3, r3, #2
 8008002:	4413      	add	r3, r2
 8008004:	009b      	lsls	r3, r3, #2
 8008006:	4a12      	ldr	r2, [pc, #72]	@ (8008050 <prvInitialiseTaskLists+0x60>)
 8008008:	4413      	add	r3, r2
 800800a:	4618      	mov	r0, r3
 800800c:	f7fe fa92 	bl	8006534 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	3301      	adds	r3, #1
 8008014:	607b      	str	r3, [r7, #4]
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	2b37      	cmp	r3, #55	@ 0x37
 800801a:	d9ef      	bls.n	8007ffc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800801c:	480d      	ldr	r0, [pc, #52]	@ (8008054 <prvInitialiseTaskLists+0x64>)
 800801e:	f7fe fa89 	bl	8006534 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8008022:	480d      	ldr	r0, [pc, #52]	@ (8008058 <prvInitialiseTaskLists+0x68>)
 8008024:	f7fe fa86 	bl	8006534 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8008028:	480c      	ldr	r0, [pc, #48]	@ (800805c <prvInitialiseTaskLists+0x6c>)
 800802a:	f7fe fa83 	bl	8006534 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800802e:	480c      	ldr	r0, [pc, #48]	@ (8008060 <prvInitialiseTaskLists+0x70>)
 8008030:	f7fe fa80 	bl	8006534 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8008034:	480b      	ldr	r0, [pc, #44]	@ (8008064 <prvInitialiseTaskLists+0x74>)
 8008036:	f7fe fa7d 	bl	8006534 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800803a:	4b0b      	ldr	r3, [pc, #44]	@ (8008068 <prvInitialiseTaskLists+0x78>)
 800803c:	4a05      	ldr	r2, [pc, #20]	@ (8008054 <prvInitialiseTaskLists+0x64>)
 800803e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8008040:	4b0a      	ldr	r3, [pc, #40]	@ (800806c <prvInitialiseTaskLists+0x7c>)
 8008042:	4a05      	ldr	r2, [pc, #20]	@ (8008058 <prvInitialiseTaskLists+0x68>)
 8008044:	601a      	str	r2, [r3, #0]
}
 8008046:	bf00      	nop
 8008048:	3708      	adds	r7, #8
 800804a:	46bd      	mov	sp, r7
 800804c:	bd80      	pop	{r7, pc}
 800804e:	bf00      	nop
 8008050:	200009a0 	.word	0x200009a0
 8008054:	20000e00 	.word	0x20000e00
 8008058:	20000e14 	.word	0x20000e14
 800805c:	20000e30 	.word	0x20000e30
 8008060:	20000e44 	.word	0x20000e44
 8008064:	20000e5c 	.word	0x20000e5c
 8008068:	20000e28 	.word	0x20000e28
 800806c:	20000e2c 	.word	0x20000e2c

08008070 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008070:	b580      	push	{r7, lr}
 8008072:	b082      	sub	sp, #8
 8008074:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008076:	e019      	b.n	80080ac <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008078:	f000 fefe 	bl	8008e78 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800807c:	4b10      	ldr	r3, [pc, #64]	@ (80080c0 <prvCheckTasksWaitingTermination+0x50>)
 800807e:	68db      	ldr	r3, [r3, #12]
 8008080:	68db      	ldr	r3, [r3, #12]
 8008082:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	3304      	adds	r3, #4
 8008088:	4618      	mov	r0, r3
 800808a:	f7fe fadd 	bl	8006648 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800808e:	4b0d      	ldr	r3, [pc, #52]	@ (80080c4 <prvCheckTasksWaitingTermination+0x54>)
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	3b01      	subs	r3, #1
 8008094:	4a0b      	ldr	r2, [pc, #44]	@ (80080c4 <prvCheckTasksWaitingTermination+0x54>)
 8008096:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008098:	4b0b      	ldr	r3, [pc, #44]	@ (80080c8 <prvCheckTasksWaitingTermination+0x58>)
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	3b01      	subs	r3, #1
 800809e:	4a0a      	ldr	r2, [pc, #40]	@ (80080c8 <prvCheckTasksWaitingTermination+0x58>)
 80080a0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80080a2:	f000 ff1b 	bl	8008edc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80080a6:	6878      	ldr	r0, [r7, #4]
 80080a8:	f000 f810 	bl	80080cc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80080ac:	4b06      	ldr	r3, [pc, #24]	@ (80080c8 <prvCheckTasksWaitingTermination+0x58>)
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d1e1      	bne.n	8008078 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80080b4:	bf00      	nop
 80080b6:	bf00      	nop
 80080b8:	3708      	adds	r7, #8
 80080ba:	46bd      	mov	sp, r7
 80080bc:	bd80      	pop	{r7, pc}
 80080be:	bf00      	nop
 80080c0:	20000e44 	.word	0x20000e44
 80080c4:	20000e70 	.word	0x20000e70
 80080c8:	20000e58 	.word	0x20000e58

080080cc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80080cc:	b580      	push	{r7, lr}
 80080ce:	b084      	sub	sp, #16
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	3354      	adds	r3, #84	@ 0x54
 80080d8:	4618      	mov	r0, r3
 80080da:	f001 fa0b 	bl	80094f4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d108      	bne.n	80080fa <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80080ec:	4618      	mov	r0, r3
 80080ee:	f001 f8b3 	bl	8009258 <vPortFree>
				vPortFree( pxTCB );
 80080f2:	6878      	ldr	r0, [r7, #4]
 80080f4:	f001 f8b0 	bl	8009258 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80080f8:	e019      	b.n	800812e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008100:	2b01      	cmp	r3, #1
 8008102:	d103      	bne.n	800810c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8008104:	6878      	ldr	r0, [r7, #4]
 8008106:	f001 f8a7 	bl	8009258 <vPortFree>
	}
 800810a:	e010      	b.n	800812e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8008112:	2b02      	cmp	r3, #2
 8008114:	d00b      	beq.n	800812e <prvDeleteTCB+0x62>
	__asm volatile
 8008116:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800811a:	f383 8811 	msr	BASEPRI, r3
 800811e:	f3bf 8f6f 	isb	sy
 8008122:	f3bf 8f4f 	dsb	sy
 8008126:	60fb      	str	r3, [r7, #12]
}
 8008128:	bf00      	nop
 800812a:	bf00      	nop
 800812c:	e7fd      	b.n	800812a <prvDeleteTCB+0x5e>
	}
 800812e:	bf00      	nop
 8008130:	3710      	adds	r7, #16
 8008132:	46bd      	mov	sp, r7
 8008134:	bd80      	pop	{r7, pc}
	...

08008138 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8008138:	b480      	push	{r7}
 800813a:	b083      	sub	sp, #12
 800813c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800813e:	4b0c      	ldr	r3, [pc, #48]	@ (8008170 <prvResetNextTaskUnblockTime+0x38>)
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	2b00      	cmp	r3, #0
 8008146:	d104      	bne.n	8008152 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8008148:	4b0a      	ldr	r3, [pc, #40]	@ (8008174 <prvResetNextTaskUnblockTime+0x3c>)
 800814a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800814e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8008150:	e008      	b.n	8008164 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008152:	4b07      	ldr	r3, [pc, #28]	@ (8008170 <prvResetNextTaskUnblockTime+0x38>)
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	68db      	ldr	r3, [r3, #12]
 8008158:	68db      	ldr	r3, [r3, #12]
 800815a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	685b      	ldr	r3, [r3, #4]
 8008160:	4a04      	ldr	r2, [pc, #16]	@ (8008174 <prvResetNextTaskUnblockTime+0x3c>)
 8008162:	6013      	str	r3, [r2, #0]
}
 8008164:	bf00      	nop
 8008166:	370c      	adds	r7, #12
 8008168:	46bd      	mov	sp, r7
 800816a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816e:	4770      	bx	lr
 8008170:	20000e28 	.word	0x20000e28
 8008174:	20000e90 	.word	0x20000e90

08008178 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8008178:	b480      	push	{r7}
 800817a:	b083      	sub	sp, #12
 800817c:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800817e:	4b05      	ldr	r3, [pc, #20]	@ (8008194 <xTaskGetCurrentTaskHandle+0x1c>)
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	607b      	str	r3, [r7, #4]

		return xReturn;
 8008184:	687b      	ldr	r3, [r7, #4]
	}
 8008186:	4618      	mov	r0, r3
 8008188:	370c      	adds	r7, #12
 800818a:	46bd      	mov	sp, r7
 800818c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008190:	4770      	bx	lr
 8008192:	bf00      	nop
 8008194:	2000099c 	.word	0x2000099c

08008198 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008198:	b480      	push	{r7}
 800819a:	b083      	sub	sp, #12
 800819c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800819e:	4b0b      	ldr	r3, [pc, #44]	@ (80081cc <xTaskGetSchedulerState+0x34>)
 80081a0:	681b      	ldr	r3, [r3, #0]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d102      	bne.n	80081ac <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80081a6:	2301      	movs	r3, #1
 80081a8:	607b      	str	r3, [r7, #4]
 80081aa:	e008      	b.n	80081be <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80081ac:	4b08      	ldr	r3, [pc, #32]	@ (80081d0 <xTaskGetSchedulerState+0x38>)
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	2b00      	cmp	r3, #0
 80081b2:	d102      	bne.n	80081ba <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80081b4:	2302      	movs	r3, #2
 80081b6:	607b      	str	r3, [r7, #4]
 80081b8:	e001      	b.n	80081be <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80081ba:	2300      	movs	r3, #0
 80081bc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80081be:	687b      	ldr	r3, [r7, #4]
	}
 80081c0:	4618      	mov	r0, r3
 80081c2:	370c      	adds	r7, #12
 80081c4:	46bd      	mov	sp, r7
 80081c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ca:	4770      	bx	lr
 80081cc:	20000e7c 	.word	0x20000e7c
 80081d0:	20000e98 	.word	0x20000e98

080081d4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80081d4:	b580      	push	{r7, lr}
 80081d6:	b084      	sub	sp, #16
 80081d8:	af00      	add	r7, sp, #0
 80081da:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80081e0:	2300      	movs	r3, #0
 80081e2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d051      	beq.n	800828e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80081ea:	68bb      	ldr	r3, [r7, #8]
 80081ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80081ee:	4b2a      	ldr	r3, [pc, #168]	@ (8008298 <xTaskPriorityInherit+0xc4>)
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80081f4:	429a      	cmp	r2, r3
 80081f6:	d241      	bcs.n	800827c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80081f8:	68bb      	ldr	r3, [r7, #8]
 80081fa:	699b      	ldr	r3, [r3, #24]
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	db06      	blt.n	800820e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008200:	4b25      	ldr	r3, [pc, #148]	@ (8008298 <xTaskPriorityInherit+0xc4>)
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008206:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800820a:	68bb      	ldr	r3, [r7, #8]
 800820c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800820e:	68bb      	ldr	r3, [r7, #8]
 8008210:	6959      	ldr	r1, [r3, #20]
 8008212:	68bb      	ldr	r3, [r7, #8]
 8008214:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008216:	4613      	mov	r3, r2
 8008218:	009b      	lsls	r3, r3, #2
 800821a:	4413      	add	r3, r2
 800821c:	009b      	lsls	r3, r3, #2
 800821e:	4a1f      	ldr	r2, [pc, #124]	@ (800829c <xTaskPriorityInherit+0xc8>)
 8008220:	4413      	add	r3, r2
 8008222:	4299      	cmp	r1, r3
 8008224:	d122      	bne.n	800826c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008226:	68bb      	ldr	r3, [r7, #8]
 8008228:	3304      	adds	r3, #4
 800822a:	4618      	mov	r0, r3
 800822c:	f7fe fa0c 	bl	8006648 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008230:	4b19      	ldr	r3, [pc, #100]	@ (8008298 <xTaskPriorityInherit+0xc4>)
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008236:	68bb      	ldr	r3, [r7, #8]
 8008238:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800823a:	68bb      	ldr	r3, [r7, #8]
 800823c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800823e:	4b18      	ldr	r3, [pc, #96]	@ (80082a0 <xTaskPriorityInherit+0xcc>)
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	429a      	cmp	r2, r3
 8008244:	d903      	bls.n	800824e <xTaskPriorityInherit+0x7a>
 8008246:	68bb      	ldr	r3, [r7, #8]
 8008248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800824a:	4a15      	ldr	r2, [pc, #84]	@ (80082a0 <xTaskPriorityInherit+0xcc>)
 800824c:	6013      	str	r3, [r2, #0]
 800824e:	68bb      	ldr	r3, [r7, #8]
 8008250:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008252:	4613      	mov	r3, r2
 8008254:	009b      	lsls	r3, r3, #2
 8008256:	4413      	add	r3, r2
 8008258:	009b      	lsls	r3, r3, #2
 800825a:	4a10      	ldr	r2, [pc, #64]	@ (800829c <xTaskPriorityInherit+0xc8>)
 800825c:	441a      	add	r2, r3
 800825e:	68bb      	ldr	r3, [r7, #8]
 8008260:	3304      	adds	r3, #4
 8008262:	4619      	mov	r1, r3
 8008264:	4610      	mov	r0, r2
 8008266:	f7fe f992 	bl	800658e <vListInsertEnd>
 800826a:	e004      	b.n	8008276 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800826c:	4b0a      	ldr	r3, [pc, #40]	@ (8008298 <xTaskPriorityInherit+0xc4>)
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008272:	68bb      	ldr	r3, [r7, #8]
 8008274:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008276:	2301      	movs	r3, #1
 8008278:	60fb      	str	r3, [r7, #12]
 800827a:	e008      	b.n	800828e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800827c:	68bb      	ldr	r3, [r7, #8]
 800827e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008280:	4b05      	ldr	r3, [pc, #20]	@ (8008298 <xTaskPriorityInherit+0xc4>)
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008286:	429a      	cmp	r2, r3
 8008288:	d201      	bcs.n	800828e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800828a:	2301      	movs	r3, #1
 800828c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800828e:	68fb      	ldr	r3, [r7, #12]
	}
 8008290:	4618      	mov	r0, r3
 8008292:	3710      	adds	r7, #16
 8008294:	46bd      	mov	sp, r7
 8008296:	bd80      	pop	{r7, pc}
 8008298:	2000099c 	.word	0x2000099c
 800829c:	200009a0 	.word	0x200009a0
 80082a0:	20000e78 	.word	0x20000e78

080082a4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80082a4:	b580      	push	{r7, lr}
 80082a6:	b086      	sub	sp, #24
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80082b0:	2300      	movs	r3, #0
 80082b2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d058      	beq.n	800836c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80082ba:	4b2f      	ldr	r3, [pc, #188]	@ (8008378 <xTaskPriorityDisinherit+0xd4>)
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	693a      	ldr	r2, [r7, #16]
 80082c0:	429a      	cmp	r2, r3
 80082c2:	d00b      	beq.n	80082dc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80082c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082c8:	f383 8811 	msr	BASEPRI, r3
 80082cc:	f3bf 8f6f 	isb	sy
 80082d0:	f3bf 8f4f 	dsb	sy
 80082d4:	60fb      	str	r3, [r7, #12]
}
 80082d6:	bf00      	nop
 80082d8:	bf00      	nop
 80082da:	e7fd      	b.n	80082d8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80082dc:	693b      	ldr	r3, [r7, #16]
 80082de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d10b      	bne.n	80082fc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80082e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082e8:	f383 8811 	msr	BASEPRI, r3
 80082ec:	f3bf 8f6f 	isb	sy
 80082f0:	f3bf 8f4f 	dsb	sy
 80082f4:	60bb      	str	r3, [r7, #8]
}
 80082f6:	bf00      	nop
 80082f8:	bf00      	nop
 80082fa:	e7fd      	b.n	80082f8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80082fc:	693b      	ldr	r3, [r7, #16]
 80082fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008300:	1e5a      	subs	r2, r3, #1
 8008302:	693b      	ldr	r3, [r7, #16]
 8008304:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8008306:	693b      	ldr	r3, [r7, #16]
 8008308:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800830a:	693b      	ldr	r3, [r7, #16]
 800830c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800830e:	429a      	cmp	r2, r3
 8008310:	d02c      	beq.n	800836c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8008312:	693b      	ldr	r3, [r7, #16]
 8008314:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008316:	2b00      	cmp	r3, #0
 8008318:	d128      	bne.n	800836c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800831a:	693b      	ldr	r3, [r7, #16]
 800831c:	3304      	adds	r3, #4
 800831e:	4618      	mov	r0, r3
 8008320:	f7fe f992 	bl	8006648 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8008324:	693b      	ldr	r3, [r7, #16]
 8008326:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008328:	693b      	ldr	r3, [r7, #16]
 800832a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800832c:	693b      	ldr	r3, [r7, #16]
 800832e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008330:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008334:	693b      	ldr	r3, [r7, #16]
 8008336:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008338:	693b      	ldr	r3, [r7, #16]
 800833a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800833c:	4b0f      	ldr	r3, [pc, #60]	@ (800837c <xTaskPriorityDisinherit+0xd8>)
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	429a      	cmp	r2, r3
 8008342:	d903      	bls.n	800834c <xTaskPriorityDisinherit+0xa8>
 8008344:	693b      	ldr	r3, [r7, #16]
 8008346:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008348:	4a0c      	ldr	r2, [pc, #48]	@ (800837c <xTaskPriorityDisinherit+0xd8>)
 800834a:	6013      	str	r3, [r2, #0]
 800834c:	693b      	ldr	r3, [r7, #16]
 800834e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008350:	4613      	mov	r3, r2
 8008352:	009b      	lsls	r3, r3, #2
 8008354:	4413      	add	r3, r2
 8008356:	009b      	lsls	r3, r3, #2
 8008358:	4a09      	ldr	r2, [pc, #36]	@ (8008380 <xTaskPriorityDisinherit+0xdc>)
 800835a:	441a      	add	r2, r3
 800835c:	693b      	ldr	r3, [r7, #16]
 800835e:	3304      	adds	r3, #4
 8008360:	4619      	mov	r1, r3
 8008362:	4610      	mov	r0, r2
 8008364:	f7fe f913 	bl	800658e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008368:	2301      	movs	r3, #1
 800836a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800836c:	697b      	ldr	r3, [r7, #20]
	}
 800836e:	4618      	mov	r0, r3
 8008370:	3718      	adds	r7, #24
 8008372:	46bd      	mov	sp, r7
 8008374:	bd80      	pop	{r7, pc}
 8008376:	bf00      	nop
 8008378:	2000099c 	.word	0x2000099c
 800837c:	20000e78 	.word	0x20000e78
 8008380:	200009a0 	.word	0x200009a0

08008384 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8008384:	b580      	push	{r7, lr}
 8008386:	b088      	sub	sp, #32
 8008388:	af00      	add	r7, sp, #0
 800838a:	6078      	str	r0, [r7, #4]
 800838c:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8008392:	2301      	movs	r3, #1
 8008394:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d06c      	beq.n	8008476 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800839c:	69bb      	ldr	r3, [r7, #24]
 800839e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d10b      	bne.n	80083bc <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80083a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083a8:	f383 8811 	msr	BASEPRI, r3
 80083ac:	f3bf 8f6f 	isb	sy
 80083b0:	f3bf 8f4f 	dsb	sy
 80083b4:	60fb      	str	r3, [r7, #12]
}
 80083b6:	bf00      	nop
 80083b8:	bf00      	nop
 80083ba:	e7fd      	b.n	80083b8 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80083bc:	69bb      	ldr	r3, [r7, #24]
 80083be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80083c0:	683a      	ldr	r2, [r7, #0]
 80083c2:	429a      	cmp	r2, r3
 80083c4:	d902      	bls.n	80083cc <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80083c6:	683b      	ldr	r3, [r7, #0]
 80083c8:	61fb      	str	r3, [r7, #28]
 80083ca:	e002      	b.n	80083d2 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80083cc:	69bb      	ldr	r3, [r7, #24]
 80083ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80083d0:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80083d2:	69bb      	ldr	r3, [r7, #24]
 80083d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083d6:	69fa      	ldr	r2, [r7, #28]
 80083d8:	429a      	cmp	r2, r3
 80083da:	d04c      	beq.n	8008476 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80083dc:	69bb      	ldr	r3, [r7, #24]
 80083de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80083e0:	697a      	ldr	r2, [r7, #20]
 80083e2:	429a      	cmp	r2, r3
 80083e4:	d147      	bne.n	8008476 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80083e6:	4b26      	ldr	r3, [pc, #152]	@ (8008480 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	69ba      	ldr	r2, [r7, #24]
 80083ec:	429a      	cmp	r2, r3
 80083ee:	d10b      	bne.n	8008408 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80083f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083f4:	f383 8811 	msr	BASEPRI, r3
 80083f8:	f3bf 8f6f 	isb	sy
 80083fc:	f3bf 8f4f 	dsb	sy
 8008400:	60bb      	str	r3, [r7, #8]
}
 8008402:	bf00      	nop
 8008404:	bf00      	nop
 8008406:	e7fd      	b.n	8008404 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008408:	69bb      	ldr	r3, [r7, #24]
 800840a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800840c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800840e:	69bb      	ldr	r3, [r7, #24]
 8008410:	69fa      	ldr	r2, [r7, #28]
 8008412:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008414:	69bb      	ldr	r3, [r7, #24]
 8008416:	699b      	ldr	r3, [r3, #24]
 8008418:	2b00      	cmp	r3, #0
 800841a:	db04      	blt.n	8008426 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800841c:	69fb      	ldr	r3, [r7, #28]
 800841e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008422:	69bb      	ldr	r3, [r7, #24]
 8008424:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8008426:	69bb      	ldr	r3, [r7, #24]
 8008428:	6959      	ldr	r1, [r3, #20]
 800842a:	693a      	ldr	r2, [r7, #16]
 800842c:	4613      	mov	r3, r2
 800842e:	009b      	lsls	r3, r3, #2
 8008430:	4413      	add	r3, r2
 8008432:	009b      	lsls	r3, r3, #2
 8008434:	4a13      	ldr	r2, [pc, #76]	@ (8008484 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008436:	4413      	add	r3, r2
 8008438:	4299      	cmp	r1, r3
 800843a:	d11c      	bne.n	8008476 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800843c:	69bb      	ldr	r3, [r7, #24]
 800843e:	3304      	adds	r3, #4
 8008440:	4618      	mov	r0, r3
 8008442:	f7fe f901 	bl	8006648 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008446:	69bb      	ldr	r3, [r7, #24]
 8008448:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800844a:	4b0f      	ldr	r3, [pc, #60]	@ (8008488 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	429a      	cmp	r2, r3
 8008450:	d903      	bls.n	800845a <vTaskPriorityDisinheritAfterTimeout+0xd6>
 8008452:	69bb      	ldr	r3, [r7, #24]
 8008454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008456:	4a0c      	ldr	r2, [pc, #48]	@ (8008488 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8008458:	6013      	str	r3, [r2, #0]
 800845a:	69bb      	ldr	r3, [r7, #24]
 800845c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800845e:	4613      	mov	r3, r2
 8008460:	009b      	lsls	r3, r3, #2
 8008462:	4413      	add	r3, r2
 8008464:	009b      	lsls	r3, r3, #2
 8008466:	4a07      	ldr	r2, [pc, #28]	@ (8008484 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008468:	441a      	add	r2, r3
 800846a:	69bb      	ldr	r3, [r7, #24]
 800846c:	3304      	adds	r3, #4
 800846e:	4619      	mov	r1, r3
 8008470:	4610      	mov	r0, r2
 8008472:	f7fe f88c 	bl	800658e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008476:	bf00      	nop
 8008478:	3720      	adds	r7, #32
 800847a:	46bd      	mov	sp, r7
 800847c:	bd80      	pop	{r7, pc}
 800847e:	bf00      	nop
 8008480:	2000099c 	.word	0x2000099c
 8008484:	200009a0 	.word	0x200009a0
 8008488:	20000e78 	.word	0x20000e78

0800848c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800848c:	b480      	push	{r7}
 800848e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008490:	4b07      	ldr	r3, [pc, #28]	@ (80084b0 <pvTaskIncrementMutexHeldCount+0x24>)
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	2b00      	cmp	r3, #0
 8008496:	d004      	beq.n	80084a2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8008498:	4b05      	ldr	r3, [pc, #20]	@ (80084b0 <pvTaskIncrementMutexHeldCount+0x24>)
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800849e:	3201      	adds	r2, #1
 80084a0:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80084a2:	4b03      	ldr	r3, [pc, #12]	@ (80084b0 <pvTaskIncrementMutexHeldCount+0x24>)
 80084a4:	681b      	ldr	r3, [r3, #0]
	}
 80084a6:	4618      	mov	r0, r3
 80084a8:	46bd      	mov	sp, r7
 80084aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084ae:	4770      	bx	lr
 80084b0:	2000099c 	.word	0x2000099c

080084b4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80084b4:	b580      	push	{r7, lr}
 80084b6:	b084      	sub	sp, #16
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]
 80084bc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80084be:	4b21      	ldr	r3, [pc, #132]	@ (8008544 <prvAddCurrentTaskToDelayedList+0x90>)
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80084c4:	4b20      	ldr	r3, [pc, #128]	@ (8008548 <prvAddCurrentTaskToDelayedList+0x94>)
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	3304      	adds	r3, #4
 80084ca:	4618      	mov	r0, r3
 80084cc:	f7fe f8bc 	bl	8006648 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80084d6:	d10a      	bne.n	80084ee <prvAddCurrentTaskToDelayedList+0x3a>
 80084d8:	683b      	ldr	r3, [r7, #0]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d007      	beq.n	80084ee <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80084de:	4b1a      	ldr	r3, [pc, #104]	@ (8008548 <prvAddCurrentTaskToDelayedList+0x94>)
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	3304      	adds	r3, #4
 80084e4:	4619      	mov	r1, r3
 80084e6:	4819      	ldr	r0, [pc, #100]	@ (800854c <prvAddCurrentTaskToDelayedList+0x98>)
 80084e8:	f7fe f851 	bl	800658e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80084ec:	e026      	b.n	800853c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80084ee:	68fa      	ldr	r2, [r7, #12]
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	4413      	add	r3, r2
 80084f4:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80084f6:	4b14      	ldr	r3, [pc, #80]	@ (8008548 <prvAddCurrentTaskToDelayedList+0x94>)
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	68ba      	ldr	r2, [r7, #8]
 80084fc:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80084fe:	68ba      	ldr	r2, [r7, #8]
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	429a      	cmp	r2, r3
 8008504:	d209      	bcs.n	800851a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008506:	4b12      	ldr	r3, [pc, #72]	@ (8008550 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008508:	681a      	ldr	r2, [r3, #0]
 800850a:	4b0f      	ldr	r3, [pc, #60]	@ (8008548 <prvAddCurrentTaskToDelayedList+0x94>)
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	3304      	adds	r3, #4
 8008510:	4619      	mov	r1, r3
 8008512:	4610      	mov	r0, r2
 8008514:	f7fe f85f 	bl	80065d6 <vListInsert>
}
 8008518:	e010      	b.n	800853c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800851a:	4b0e      	ldr	r3, [pc, #56]	@ (8008554 <prvAddCurrentTaskToDelayedList+0xa0>)
 800851c:	681a      	ldr	r2, [r3, #0]
 800851e:	4b0a      	ldr	r3, [pc, #40]	@ (8008548 <prvAddCurrentTaskToDelayedList+0x94>)
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	3304      	adds	r3, #4
 8008524:	4619      	mov	r1, r3
 8008526:	4610      	mov	r0, r2
 8008528:	f7fe f855 	bl	80065d6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800852c:	4b0a      	ldr	r3, [pc, #40]	@ (8008558 <prvAddCurrentTaskToDelayedList+0xa4>)
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	68ba      	ldr	r2, [r7, #8]
 8008532:	429a      	cmp	r2, r3
 8008534:	d202      	bcs.n	800853c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8008536:	4a08      	ldr	r2, [pc, #32]	@ (8008558 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008538:	68bb      	ldr	r3, [r7, #8]
 800853a:	6013      	str	r3, [r2, #0]
}
 800853c:	bf00      	nop
 800853e:	3710      	adds	r7, #16
 8008540:	46bd      	mov	sp, r7
 8008542:	bd80      	pop	{r7, pc}
 8008544:	20000e74 	.word	0x20000e74
 8008548:	2000099c 	.word	0x2000099c
 800854c:	20000e5c 	.word	0x20000e5c
 8008550:	20000e2c 	.word	0x20000e2c
 8008554:	20000e28 	.word	0x20000e28
 8008558:	20000e90 	.word	0x20000e90

0800855c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800855c:	b580      	push	{r7, lr}
 800855e:	b08a      	sub	sp, #40	@ 0x28
 8008560:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8008562:	2300      	movs	r3, #0
 8008564:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8008566:	f000 fb13 	bl	8008b90 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800856a:	4b1d      	ldr	r3, [pc, #116]	@ (80085e0 <xTimerCreateTimerTask+0x84>)
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d021      	beq.n	80085b6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8008572:	2300      	movs	r3, #0
 8008574:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8008576:	2300      	movs	r3, #0
 8008578:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800857a:	1d3a      	adds	r2, r7, #4
 800857c:	f107 0108 	add.w	r1, r7, #8
 8008580:	f107 030c 	add.w	r3, r7, #12
 8008584:	4618      	mov	r0, r3
 8008586:	f7fd ffbb 	bl	8006500 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800858a:	6879      	ldr	r1, [r7, #4]
 800858c:	68bb      	ldr	r3, [r7, #8]
 800858e:	68fa      	ldr	r2, [r7, #12]
 8008590:	9202      	str	r2, [sp, #8]
 8008592:	9301      	str	r3, [sp, #4]
 8008594:	2302      	movs	r3, #2
 8008596:	9300      	str	r3, [sp, #0]
 8008598:	2300      	movs	r3, #0
 800859a:	460a      	mov	r2, r1
 800859c:	4911      	ldr	r1, [pc, #68]	@ (80085e4 <xTimerCreateTimerTask+0x88>)
 800859e:	4812      	ldr	r0, [pc, #72]	@ (80085e8 <xTimerCreateTimerTask+0x8c>)
 80085a0:	f7fe ff92 	bl	80074c8 <xTaskCreateStatic>
 80085a4:	4603      	mov	r3, r0
 80085a6:	4a11      	ldr	r2, [pc, #68]	@ (80085ec <xTimerCreateTimerTask+0x90>)
 80085a8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80085aa:	4b10      	ldr	r3, [pc, #64]	@ (80085ec <xTimerCreateTimerTask+0x90>)
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d001      	beq.n	80085b6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80085b2:	2301      	movs	r3, #1
 80085b4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80085b6:	697b      	ldr	r3, [r7, #20]
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d10b      	bne.n	80085d4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80085bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085c0:	f383 8811 	msr	BASEPRI, r3
 80085c4:	f3bf 8f6f 	isb	sy
 80085c8:	f3bf 8f4f 	dsb	sy
 80085cc:	613b      	str	r3, [r7, #16]
}
 80085ce:	bf00      	nop
 80085d0:	bf00      	nop
 80085d2:	e7fd      	b.n	80085d0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80085d4:	697b      	ldr	r3, [r7, #20]
}
 80085d6:	4618      	mov	r0, r3
 80085d8:	3718      	adds	r7, #24
 80085da:	46bd      	mov	sp, r7
 80085dc:	bd80      	pop	{r7, pc}
 80085de:	bf00      	nop
 80085e0:	20000ecc 	.word	0x20000ecc
 80085e4:	080096cc 	.word	0x080096cc
 80085e8:	08008729 	.word	0x08008729
 80085ec:	20000ed0 	.word	0x20000ed0

080085f0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80085f0:	b580      	push	{r7, lr}
 80085f2:	b08a      	sub	sp, #40	@ 0x28
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	60f8      	str	r0, [r7, #12]
 80085f8:	60b9      	str	r1, [r7, #8]
 80085fa:	607a      	str	r2, [r7, #4]
 80085fc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80085fe:	2300      	movs	r3, #0
 8008600:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d10b      	bne.n	8008620 <xTimerGenericCommand+0x30>
	__asm volatile
 8008608:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800860c:	f383 8811 	msr	BASEPRI, r3
 8008610:	f3bf 8f6f 	isb	sy
 8008614:	f3bf 8f4f 	dsb	sy
 8008618:	623b      	str	r3, [r7, #32]
}
 800861a:	bf00      	nop
 800861c:	bf00      	nop
 800861e:	e7fd      	b.n	800861c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008620:	4b19      	ldr	r3, [pc, #100]	@ (8008688 <xTimerGenericCommand+0x98>)
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	2b00      	cmp	r3, #0
 8008626:	d02a      	beq.n	800867e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008628:	68bb      	ldr	r3, [r7, #8]
 800862a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8008634:	68bb      	ldr	r3, [r7, #8]
 8008636:	2b05      	cmp	r3, #5
 8008638:	dc18      	bgt.n	800866c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800863a:	f7ff fdad 	bl	8008198 <xTaskGetSchedulerState>
 800863e:	4603      	mov	r3, r0
 8008640:	2b02      	cmp	r3, #2
 8008642:	d109      	bne.n	8008658 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8008644:	4b10      	ldr	r3, [pc, #64]	@ (8008688 <xTimerGenericCommand+0x98>)
 8008646:	6818      	ldr	r0, [r3, #0]
 8008648:	f107 0110 	add.w	r1, r7, #16
 800864c:	2300      	movs	r3, #0
 800864e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008650:	f7fe fa22 	bl	8006a98 <xQueueGenericSend>
 8008654:	6278      	str	r0, [r7, #36]	@ 0x24
 8008656:	e012      	b.n	800867e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008658:	4b0b      	ldr	r3, [pc, #44]	@ (8008688 <xTimerGenericCommand+0x98>)
 800865a:	6818      	ldr	r0, [r3, #0]
 800865c:	f107 0110 	add.w	r1, r7, #16
 8008660:	2300      	movs	r3, #0
 8008662:	2200      	movs	r2, #0
 8008664:	f7fe fa18 	bl	8006a98 <xQueueGenericSend>
 8008668:	6278      	str	r0, [r7, #36]	@ 0x24
 800866a:	e008      	b.n	800867e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800866c:	4b06      	ldr	r3, [pc, #24]	@ (8008688 <xTimerGenericCommand+0x98>)
 800866e:	6818      	ldr	r0, [r3, #0]
 8008670:	f107 0110 	add.w	r1, r7, #16
 8008674:	2300      	movs	r3, #0
 8008676:	683a      	ldr	r2, [r7, #0]
 8008678:	f7fe fb10 	bl	8006c9c <xQueueGenericSendFromISR>
 800867c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800867e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008680:	4618      	mov	r0, r3
 8008682:	3728      	adds	r7, #40	@ 0x28
 8008684:	46bd      	mov	sp, r7
 8008686:	bd80      	pop	{r7, pc}
 8008688:	20000ecc 	.word	0x20000ecc

0800868c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800868c:	b580      	push	{r7, lr}
 800868e:	b088      	sub	sp, #32
 8008690:	af02      	add	r7, sp, #8
 8008692:	6078      	str	r0, [r7, #4]
 8008694:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008696:	4b23      	ldr	r3, [pc, #140]	@ (8008724 <prvProcessExpiredTimer+0x98>)
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	68db      	ldr	r3, [r3, #12]
 800869c:	68db      	ldr	r3, [r3, #12]
 800869e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80086a0:	697b      	ldr	r3, [r7, #20]
 80086a2:	3304      	adds	r3, #4
 80086a4:	4618      	mov	r0, r3
 80086a6:	f7fd ffcf 	bl	8006648 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80086aa:	697b      	ldr	r3, [r7, #20]
 80086ac:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80086b0:	f003 0304 	and.w	r3, r3, #4
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d023      	beq.n	8008700 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80086b8:	697b      	ldr	r3, [r7, #20]
 80086ba:	699a      	ldr	r2, [r3, #24]
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	18d1      	adds	r1, r2, r3
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	683a      	ldr	r2, [r7, #0]
 80086c4:	6978      	ldr	r0, [r7, #20]
 80086c6:	f000 f8d5 	bl	8008874 <prvInsertTimerInActiveList>
 80086ca:	4603      	mov	r3, r0
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d020      	beq.n	8008712 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80086d0:	2300      	movs	r3, #0
 80086d2:	9300      	str	r3, [sp, #0]
 80086d4:	2300      	movs	r3, #0
 80086d6:	687a      	ldr	r2, [r7, #4]
 80086d8:	2100      	movs	r1, #0
 80086da:	6978      	ldr	r0, [r7, #20]
 80086dc:	f7ff ff88 	bl	80085f0 <xTimerGenericCommand>
 80086e0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80086e2:	693b      	ldr	r3, [r7, #16]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d114      	bne.n	8008712 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80086e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086ec:	f383 8811 	msr	BASEPRI, r3
 80086f0:	f3bf 8f6f 	isb	sy
 80086f4:	f3bf 8f4f 	dsb	sy
 80086f8:	60fb      	str	r3, [r7, #12]
}
 80086fa:	bf00      	nop
 80086fc:	bf00      	nop
 80086fe:	e7fd      	b.n	80086fc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008700:	697b      	ldr	r3, [r7, #20]
 8008702:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008706:	f023 0301 	bic.w	r3, r3, #1
 800870a:	b2da      	uxtb	r2, r3
 800870c:	697b      	ldr	r3, [r7, #20]
 800870e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008712:	697b      	ldr	r3, [r7, #20]
 8008714:	6a1b      	ldr	r3, [r3, #32]
 8008716:	6978      	ldr	r0, [r7, #20]
 8008718:	4798      	blx	r3
}
 800871a:	bf00      	nop
 800871c:	3718      	adds	r7, #24
 800871e:	46bd      	mov	sp, r7
 8008720:	bd80      	pop	{r7, pc}
 8008722:	bf00      	nop
 8008724:	20000ec4 	.word	0x20000ec4

08008728 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008728:	b580      	push	{r7, lr}
 800872a:	b084      	sub	sp, #16
 800872c:	af00      	add	r7, sp, #0
 800872e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008730:	f107 0308 	add.w	r3, r7, #8
 8008734:	4618      	mov	r0, r3
 8008736:	f000 f859 	bl	80087ec <prvGetNextExpireTime>
 800873a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800873c:	68bb      	ldr	r3, [r7, #8]
 800873e:	4619      	mov	r1, r3
 8008740:	68f8      	ldr	r0, [r7, #12]
 8008742:	f000 f805 	bl	8008750 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8008746:	f000 f8d7 	bl	80088f8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800874a:	bf00      	nop
 800874c:	e7f0      	b.n	8008730 <prvTimerTask+0x8>
	...

08008750 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b084      	sub	sp, #16
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]
 8008758:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800875a:	f7ff f919 	bl	8007990 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800875e:	f107 0308 	add.w	r3, r7, #8
 8008762:	4618      	mov	r0, r3
 8008764:	f000 f866 	bl	8008834 <prvSampleTimeNow>
 8008768:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800876a:	68bb      	ldr	r3, [r7, #8]
 800876c:	2b00      	cmp	r3, #0
 800876e:	d130      	bne.n	80087d2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008770:	683b      	ldr	r3, [r7, #0]
 8008772:	2b00      	cmp	r3, #0
 8008774:	d10a      	bne.n	800878c <prvProcessTimerOrBlockTask+0x3c>
 8008776:	687a      	ldr	r2, [r7, #4]
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	429a      	cmp	r2, r3
 800877c:	d806      	bhi.n	800878c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800877e:	f7ff f915 	bl	80079ac <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8008782:	68f9      	ldr	r1, [r7, #12]
 8008784:	6878      	ldr	r0, [r7, #4]
 8008786:	f7ff ff81 	bl	800868c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800878a:	e024      	b.n	80087d6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800878c:	683b      	ldr	r3, [r7, #0]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d008      	beq.n	80087a4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8008792:	4b13      	ldr	r3, [pc, #76]	@ (80087e0 <prvProcessTimerOrBlockTask+0x90>)
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	2b00      	cmp	r3, #0
 800879a:	d101      	bne.n	80087a0 <prvProcessTimerOrBlockTask+0x50>
 800879c:	2301      	movs	r3, #1
 800879e:	e000      	b.n	80087a2 <prvProcessTimerOrBlockTask+0x52>
 80087a0:	2300      	movs	r3, #0
 80087a2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80087a4:	4b0f      	ldr	r3, [pc, #60]	@ (80087e4 <prvProcessTimerOrBlockTask+0x94>)
 80087a6:	6818      	ldr	r0, [r3, #0]
 80087a8:	687a      	ldr	r2, [r7, #4]
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	1ad3      	subs	r3, r2, r3
 80087ae:	683a      	ldr	r2, [r7, #0]
 80087b0:	4619      	mov	r1, r3
 80087b2:	f7fe fe55 	bl	8007460 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80087b6:	f7ff f8f9 	bl	80079ac <xTaskResumeAll>
 80087ba:	4603      	mov	r3, r0
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d10a      	bne.n	80087d6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80087c0:	4b09      	ldr	r3, [pc, #36]	@ (80087e8 <prvProcessTimerOrBlockTask+0x98>)
 80087c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80087c6:	601a      	str	r2, [r3, #0]
 80087c8:	f3bf 8f4f 	dsb	sy
 80087cc:	f3bf 8f6f 	isb	sy
}
 80087d0:	e001      	b.n	80087d6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80087d2:	f7ff f8eb 	bl	80079ac <xTaskResumeAll>
}
 80087d6:	bf00      	nop
 80087d8:	3710      	adds	r7, #16
 80087da:	46bd      	mov	sp, r7
 80087dc:	bd80      	pop	{r7, pc}
 80087de:	bf00      	nop
 80087e0:	20000ec8 	.word	0x20000ec8
 80087e4:	20000ecc 	.word	0x20000ecc
 80087e8:	e000ed04 	.word	0xe000ed04

080087ec <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80087ec:	b480      	push	{r7}
 80087ee:	b085      	sub	sp, #20
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80087f4:	4b0e      	ldr	r3, [pc, #56]	@ (8008830 <prvGetNextExpireTime+0x44>)
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	681b      	ldr	r3, [r3, #0]
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d101      	bne.n	8008802 <prvGetNextExpireTime+0x16>
 80087fe:	2201      	movs	r2, #1
 8008800:	e000      	b.n	8008804 <prvGetNextExpireTime+0x18>
 8008802:	2200      	movs	r2, #0
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	2b00      	cmp	r3, #0
 800880e:	d105      	bne.n	800881c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008810:	4b07      	ldr	r3, [pc, #28]	@ (8008830 <prvGetNextExpireTime+0x44>)
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	68db      	ldr	r3, [r3, #12]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	60fb      	str	r3, [r7, #12]
 800881a:	e001      	b.n	8008820 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800881c:	2300      	movs	r3, #0
 800881e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008820:	68fb      	ldr	r3, [r7, #12]
}
 8008822:	4618      	mov	r0, r3
 8008824:	3714      	adds	r7, #20
 8008826:	46bd      	mov	sp, r7
 8008828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882c:	4770      	bx	lr
 800882e:	bf00      	nop
 8008830:	20000ec4 	.word	0x20000ec4

08008834 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8008834:	b580      	push	{r7, lr}
 8008836:	b084      	sub	sp, #16
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800883c:	f7ff f954 	bl	8007ae8 <xTaskGetTickCount>
 8008840:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8008842:	4b0b      	ldr	r3, [pc, #44]	@ (8008870 <prvSampleTimeNow+0x3c>)
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	68fa      	ldr	r2, [r7, #12]
 8008848:	429a      	cmp	r2, r3
 800884a:	d205      	bcs.n	8008858 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800884c:	f000 f93a 	bl	8008ac4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2201      	movs	r2, #1
 8008854:	601a      	str	r2, [r3, #0]
 8008856:	e002      	b.n	800885e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2200      	movs	r2, #0
 800885c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800885e:	4a04      	ldr	r2, [pc, #16]	@ (8008870 <prvSampleTimeNow+0x3c>)
 8008860:	68fb      	ldr	r3, [r7, #12]
 8008862:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8008864:	68fb      	ldr	r3, [r7, #12]
}
 8008866:	4618      	mov	r0, r3
 8008868:	3710      	adds	r7, #16
 800886a:	46bd      	mov	sp, r7
 800886c:	bd80      	pop	{r7, pc}
 800886e:	bf00      	nop
 8008870:	20000ed4 	.word	0x20000ed4

08008874 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8008874:	b580      	push	{r7, lr}
 8008876:	b086      	sub	sp, #24
 8008878:	af00      	add	r7, sp, #0
 800887a:	60f8      	str	r0, [r7, #12]
 800887c:	60b9      	str	r1, [r7, #8]
 800887e:	607a      	str	r2, [r7, #4]
 8008880:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8008882:	2300      	movs	r3, #0
 8008884:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	68ba      	ldr	r2, [r7, #8]
 800888a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	68fa      	ldr	r2, [r7, #12]
 8008890:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8008892:	68ba      	ldr	r2, [r7, #8]
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	429a      	cmp	r2, r3
 8008898:	d812      	bhi.n	80088c0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800889a:	687a      	ldr	r2, [r7, #4]
 800889c:	683b      	ldr	r3, [r7, #0]
 800889e:	1ad2      	subs	r2, r2, r3
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	699b      	ldr	r3, [r3, #24]
 80088a4:	429a      	cmp	r2, r3
 80088a6:	d302      	bcc.n	80088ae <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80088a8:	2301      	movs	r3, #1
 80088aa:	617b      	str	r3, [r7, #20]
 80088ac:	e01b      	b.n	80088e6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80088ae:	4b10      	ldr	r3, [pc, #64]	@ (80088f0 <prvInsertTimerInActiveList+0x7c>)
 80088b0:	681a      	ldr	r2, [r3, #0]
 80088b2:	68fb      	ldr	r3, [r7, #12]
 80088b4:	3304      	adds	r3, #4
 80088b6:	4619      	mov	r1, r3
 80088b8:	4610      	mov	r0, r2
 80088ba:	f7fd fe8c 	bl	80065d6 <vListInsert>
 80088be:	e012      	b.n	80088e6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80088c0:	687a      	ldr	r2, [r7, #4]
 80088c2:	683b      	ldr	r3, [r7, #0]
 80088c4:	429a      	cmp	r2, r3
 80088c6:	d206      	bcs.n	80088d6 <prvInsertTimerInActiveList+0x62>
 80088c8:	68ba      	ldr	r2, [r7, #8]
 80088ca:	683b      	ldr	r3, [r7, #0]
 80088cc:	429a      	cmp	r2, r3
 80088ce:	d302      	bcc.n	80088d6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80088d0:	2301      	movs	r3, #1
 80088d2:	617b      	str	r3, [r7, #20]
 80088d4:	e007      	b.n	80088e6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80088d6:	4b07      	ldr	r3, [pc, #28]	@ (80088f4 <prvInsertTimerInActiveList+0x80>)
 80088d8:	681a      	ldr	r2, [r3, #0]
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	3304      	adds	r3, #4
 80088de:	4619      	mov	r1, r3
 80088e0:	4610      	mov	r0, r2
 80088e2:	f7fd fe78 	bl	80065d6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80088e6:	697b      	ldr	r3, [r7, #20]
}
 80088e8:	4618      	mov	r0, r3
 80088ea:	3718      	adds	r7, #24
 80088ec:	46bd      	mov	sp, r7
 80088ee:	bd80      	pop	{r7, pc}
 80088f0:	20000ec8 	.word	0x20000ec8
 80088f4:	20000ec4 	.word	0x20000ec4

080088f8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80088f8:	b580      	push	{r7, lr}
 80088fa:	b08e      	sub	sp, #56	@ 0x38
 80088fc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80088fe:	e0ce      	b.n	8008a9e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	2b00      	cmp	r3, #0
 8008904:	da19      	bge.n	800893a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8008906:	1d3b      	adds	r3, r7, #4
 8008908:	3304      	adds	r3, #4
 800890a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800890c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800890e:	2b00      	cmp	r3, #0
 8008910:	d10b      	bne.n	800892a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8008912:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008916:	f383 8811 	msr	BASEPRI, r3
 800891a:	f3bf 8f6f 	isb	sy
 800891e:	f3bf 8f4f 	dsb	sy
 8008922:	61fb      	str	r3, [r7, #28]
}
 8008924:	bf00      	nop
 8008926:	bf00      	nop
 8008928:	e7fd      	b.n	8008926 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800892a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008930:	6850      	ldr	r0, [r2, #4]
 8008932:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008934:	6892      	ldr	r2, [r2, #8]
 8008936:	4611      	mov	r1, r2
 8008938:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	2b00      	cmp	r3, #0
 800893e:	f2c0 80ae 	blt.w	8008a9e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8008946:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008948:	695b      	ldr	r3, [r3, #20]
 800894a:	2b00      	cmp	r3, #0
 800894c:	d004      	beq.n	8008958 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800894e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008950:	3304      	adds	r3, #4
 8008952:	4618      	mov	r0, r3
 8008954:	f7fd fe78 	bl	8006648 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008958:	463b      	mov	r3, r7
 800895a:	4618      	mov	r0, r3
 800895c:	f7ff ff6a 	bl	8008834 <prvSampleTimeNow>
 8008960:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	2b09      	cmp	r3, #9
 8008966:	f200 8097 	bhi.w	8008a98 <prvProcessReceivedCommands+0x1a0>
 800896a:	a201      	add	r2, pc, #4	@ (adr r2, 8008970 <prvProcessReceivedCommands+0x78>)
 800896c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008970:	08008999 	.word	0x08008999
 8008974:	08008999 	.word	0x08008999
 8008978:	08008999 	.word	0x08008999
 800897c:	08008a0f 	.word	0x08008a0f
 8008980:	08008a23 	.word	0x08008a23
 8008984:	08008a6f 	.word	0x08008a6f
 8008988:	08008999 	.word	0x08008999
 800898c:	08008999 	.word	0x08008999
 8008990:	08008a0f 	.word	0x08008a0f
 8008994:	08008a23 	.word	0x08008a23
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008998:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800899a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800899e:	f043 0301 	orr.w	r3, r3, #1
 80089a2:	b2da      	uxtb	r2, r3
 80089a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089a6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80089aa:	68ba      	ldr	r2, [r7, #8]
 80089ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089ae:	699b      	ldr	r3, [r3, #24]
 80089b0:	18d1      	adds	r1, r2, r3
 80089b2:	68bb      	ldr	r3, [r7, #8]
 80089b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80089b6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80089b8:	f7ff ff5c 	bl	8008874 <prvInsertTimerInActiveList>
 80089bc:	4603      	mov	r3, r0
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d06c      	beq.n	8008a9c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80089c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089c4:	6a1b      	ldr	r3, [r3, #32]
 80089c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80089c8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80089ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80089d0:	f003 0304 	and.w	r3, r3, #4
 80089d4:	2b00      	cmp	r3, #0
 80089d6:	d061      	beq.n	8008a9c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80089d8:	68ba      	ldr	r2, [r7, #8]
 80089da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089dc:	699b      	ldr	r3, [r3, #24]
 80089de:	441a      	add	r2, r3
 80089e0:	2300      	movs	r3, #0
 80089e2:	9300      	str	r3, [sp, #0]
 80089e4:	2300      	movs	r3, #0
 80089e6:	2100      	movs	r1, #0
 80089e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80089ea:	f7ff fe01 	bl	80085f0 <xTimerGenericCommand>
 80089ee:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80089f0:	6a3b      	ldr	r3, [r7, #32]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d152      	bne.n	8008a9c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80089f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089fa:	f383 8811 	msr	BASEPRI, r3
 80089fe:	f3bf 8f6f 	isb	sy
 8008a02:	f3bf 8f4f 	dsb	sy
 8008a06:	61bb      	str	r3, [r7, #24]
}
 8008a08:	bf00      	nop
 8008a0a:	bf00      	nop
 8008a0c:	e7fd      	b.n	8008a0a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008a0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a10:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008a14:	f023 0301 	bic.w	r3, r3, #1
 8008a18:	b2da      	uxtb	r2, r3
 8008a1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a1c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008a20:	e03d      	b.n	8008a9e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8008a22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a24:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008a28:	f043 0301 	orr.w	r3, r3, #1
 8008a2c:	b2da      	uxtb	r2, r3
 8008a2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a30:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8008a34:	68ba      	ldr	r2, [r7, #8]
 8008a36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a38:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a3c:	699b      	ldr	r3, [r3, #24]
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d10b      	bne.n	8008a5a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8008a42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a46:	f383 8811 	msr	BASEPRI, r3
 8008a4a:	f3bf 8f6f 	isb	sy
 8008a4e:	f3bf 8f4f 	dsb	sy
 8008a52:	617b      	str	r3, [r7, #20]
}
 8008a54:	bf00      	nop
 8008a56:	bf00      	nop
 8008a58:	e7fd      	b.n	8008a56 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008a5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a5c:	699a      	ldr	r2, [r3, #24]
 8008a5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a60:	18d1      	adds	r1, r2, r3
 8008a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a66:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008a68:	f7ff ff04 	bl	8008874 <prvInsertTimerInActiveList>
					break;
 8008a6c:	e017      	b.n	8008a9e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008a6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a70:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008a74:	f003 0302 	and.w	r3, r3, #2
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d103      	bne.n	8008a84 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8008a7c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008a7e:	f000 fbeb 	bl	8009258 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8008a82:	e00c      	b.n	8008a9e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008a84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a86:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008a8a:	f023 0301 	bic.w	r3, r3, #1
 8008a8e:	b2da      	uxtb	r2, r3
 8008a90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a92:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008a96:	e002      	b.n	8008a9e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8008a98:	bf00      	nop
 8008a9a:	e000      	b.n	8008a9e <prvProcessReceivedCommands+0x1a6>
					break;
 8008a9c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008a9e:	4b08      	ldr	r3, [pc, #32]	@ (8008ac0 <prvProcessReceivedCommands+0x1c8>)
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	1d39      	adds	r1, r7, #4
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	4618      	mov	r0, r3
 8008aa8:	f7fe f996 	bl	8006dd8 <xQueueReceive>
 8008aac:	4603      	mov	r3, r0
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	f47f af26 	bne.w	8008900 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8008ab4:	bf00      	nop
 8008ab6:	bf00      	nop
 8008ab8:	3730      	adds	r7, #48	@ 0x30
 8008aba:	46bd      	mov	sp, r7
 8008abc:	bd80      	pop	{r7, pc}
 8008abe:	bf00      	nop
 8008ac0:	20000ecc 	.word	0x20000ecc

08008ac4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b088      	sub	sp, #32
 8008ac8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008aca:	e049      	b.n	8008b60 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008acc:	4b2e      	ldr	r3, [pc, #184]	@ (8008b88 <prvSwitchTimerLists+0xc4>)
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	68db      	ldr	r3, [r3, #12]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008ad6:	4b2c      	ldr	r3, [pc, #176]	@ (8008b88 <prvSwitchTimerLists+0xc4>)
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	68db      	ldr	r3, [r3, #12]
 8008adc:	68db      	ldr	r3, [r3, #12]
 8008ade:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	3304      	adds	r3, #4
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	f7fd fdaf 	bl	8006648 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	6a1b      	ldr	r3, [r3, #32]
 8008aee:	68f8      	ldr	r0, [r7, #12]
 8008af0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008af8:	f003 0304 	and.w	r3, r3, #4
 8008afc:	2b00      	cmp	r3, #0
 8008afe:	d02f      	beq.n	8008b60 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	699b      	ldr	r3, [r3, #24]
 8008b04:	693a      	ldr	r2, [r7, #16]
 8008b06:	4413      	add	r3, r2
 8008b08:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008b0a:	68ba      	ldr	r2, [r7, #8]
 8008b0c:	693b      	ldr	r3, [r7, #16]
 8008b0e:	429a      	cmp	r2, r3
 8008b10:	d90e      	bls.n	8008b30 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	68ba      	ldr	r2, [r7, #8]
 8008b16:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	68fa      	ldr	r2, [r7, #12]
 8008b1c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008b1e:	4b1a      	ldr	r3, [pc, #104]	@ (8008b88 <prvSwitchTimerLists+0xc4>)
 8008b20:	681a      	ldr	r2, [r3, #0]
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	3304      	adds	r3, #4
 8008b26:	4619      	mov	r1, r3
 8008b28:	4610      	mov	r0, r2
 8008b2a:	f7fd fd54 	bl	80065d6 <vListInsert>
 8008b2e:	e017      	b.n	8008b60 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008b30:	2300      	movs	r3, #0
 8008b32:	9300      	str	r3, [sp, #0]
 8008b34:	2300      	movs	r3, #0
 8008b36:	693a      	ldr	r2, [r7, #16]
 8008b38:	2100      	movs	r1, #0
 8008b3a:	68f8      	ldr	r0, [r7, #12]
 8008b3c:	f7ff fd58 	bl	80085f0 <xTimerGenericCommand>
 8008b40:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	2b00      	cmp	r3, #0
 8008b46:	d10b      	bne.n	8008b60 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008b48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b4c:	f383 8811 	msr	BASEPRI, r3
 8008b50:	f3bf 8f6f 	isb	sy
 8008b54:	f3bf 8f4f 	dsb	sy
 8008b58:	603b      	str	r3, [r7, #0]
}
 8008b5a:	bf00      	nop
 8008b5c:	bf00      	nop
 8008b5e:	e7fd      	b.n	8008b5c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008b60:	4b09      	ldr	r3, [pc, #36]	@ (8008b88 <prvSwitchTimerLists+0xc4>)
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d1b0      	bne.n	8008acc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008b6a:	4b07      	ldr	r3, [pc, #28]	@ (8008b88 <prvSwitchTimerLists+0xc4>)
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008b70:	4b06      	ldr	r3, [pc, #24]	@ (8008b8c <prvSwitchTimerLists+0xc8>)
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	4a04      	ldr	r2, [pc, #16]	@ (8008b88 <prvSwitchTimerLists+0xc4>)
 8008b76:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008b78:	4a04      	ldr	r2, [pc, #16]	@ (8008b8c <prvSwitchTimerLists+0xc8>)
 8008b7a:	697b      	ldr	r3, [r7, #20]
 8008b7c:	6013      	str	r3, [r2, #0]
}
 8008b7e:	bf00      	nop
 8008b80:	3718      	adds	r7, #24
 8008b82:	46bd      	mov	sp, r7
 8008b84:	bd80      	pop	{r7, pc}
 8008b86:	bf00      	nop
 8008b88:	20000ec4 	.word	0x20000ec4
 8008b8c:	20000ec8 	.word	0x20000ec8

08008b90 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b082      	sub	sp, #8
 8008b94:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8008b96:	f000 f96f 	bl	8008e78 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8008b9a:	4b15      	ldr	r3, [pc, #84]	@ (8008bf0 <prvCheckForValidListAndQueue+0x60>)
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d120      	bne.n	8008be4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8008ba2:	4814      	ldr	r0, [pc, #80]	@ (8008bf4 <prvCheckForValidListAndQueue+0x64>)
 8008ba4:	f7fd fcc6 	bl	8006534 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8008ba8:	4813      	ldr	r0, [pc, #76]	@ (8008bf8 <prvCheckForValidListAndQueue+0x68>)
 8008baa:	f7fd fcc3 	bl	8006534 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8008bae:	4b13      	ldr	r3, [pc, #76]	@ (8008bfc <prvCheckForValidListAndQueue+0x6c>)
 8008bb0:	4a10      	ldr	r2, [pc, #64]	@ (8008bf4 <prvCheckForValidListAndQueue+0x64>)
 8008bb2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8008bb4:	4b12      	ldr	r3, [pc, #72]	@ (8008c00 <prvCheckForValidListAndQueue+0x70>)
 8008bb6:	4a10      	ldr	r2, [pc, #64]	@ (8008bf8 <prvCheckForValidListAndQueue+0x68>)
 8008bb8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008bba:	2300      	movs	r3, #0
 8008bbc:	9300      	str	r3, [sp, #0]
 8008bbe:	4b11      	ldr	r3, [pc, #68]	@ (8008c04 <prvCheckForValidListAndQueue+0x74>)
 8008bc0:	4a11      	ldr	r2, [pc, #68]	@ (8008c08 <prvCheckForValidListAndQueue+0x78>)
 8008bc2:	2110      	movs	r1, #16
 8008bc4:	200a      	movs	r0, #10
 8008bc6:	f7fd fdd3 	bl	8006770 <xQueueGenericCreateStatic>
 8008bca:	4603      	mov	r3, r0
 8008bcc:	4a08      	ldr	r2, [pc, #32]	@ (8008bf0 <prvCheckForValidListAndQueue+0x60>)
 8008bce:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8008bd0:	4b07      	ldr	r3, [pc, #28]	@ (8008bf0 <prvCheckForValidListAndQueue+0x60>)
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d005      	beq.n	8008be4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008bd8:	4b05      	ldr	r3, [pc, #20]	@ (8008bf0 <prvCheckForValidListAndQueue+0x60>)
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	490b      	ldr	r1, [pc, #44]	@ (8008c0c <prvCheckForValidListAndQueue+0x7c>)
 8008bde:	4618      	mov	r0, r3
 8008be0:	f7fe fc14 	bl	800740c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008be4:	f000 f97a 	bl	8008edc <vPortExitCritical>
}
 8008be8:	bf00      	nop
 8008bea:	46bd      	mov	sp, r7
 8008bec:	bd80      	pop	{r7, pc}
 8008bee:	bf00      	nop
 8008bf0:	20000ecc 	.word	0x20000ecc
 8008bf4:	20000e9c 	.word	0x20000e9c
 8008bf8:	20000eb0 	.word	0x20000eb0
 8008bfc:	20000ec4 	.word	0x20000ec4
 8008c00:	20000ec8 	.word	0x20000ec8
 8008c04:	20000f78 	.word	0x20000f78
 8008c08:	20000ed8 	.word	0x20000ed8
 8008c0c:	080096d4 	.word	0x080096d4

08008c10 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008c10:	b480      	push	{r7}
 8008c12:	b085      	sub	sp, #20
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	60f8      	str	r0, [r7, #12]
 8008c18:	60b9      	str	r1, [r7, #8]
 8008c1a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	3b04      	subs	r3, #4
 8008c20:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008c28:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	3b04      	subs	r3, #4
 8008c2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008c30:	68bb      	ldr	r3, [r7, #8]
 8008c32:	f023 0201 	bic.w	r2, r3, #1
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008c3a:	68fb      	ldr	r3, [r7, #12]
 8008c3c:	3b04      	subs	r3, #4
 8008c3e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008c40:	4a0c      	ldr	r2, [pc, #48]	@ (8008c74 <pxPortInitialiseStack+0x64>)
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	3b14      	subs	r3, #20
 8008c4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008c4c:	687a      	ldr	r2, [r7, #4]
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	3b04      	subs	r3, #4
 8008c56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008c58:	68fb      	ldr	r3, [r7, #12]
 8008c5a:	f06f 0202 	mvn.w	r2, #2
 8008c5e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	3b20      	subs	r3, #32
 8008c64:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008c66:	68fb      	ldr	r3, [r7, #12]
}
 8008c68:	4618      	mov	r0, r3
 8008c6a:	3714      	adds	r7, #20
 8008c6c:	46bd      	mov	sp, r7
 8008c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c72:	4770      	bx	lr
 8008c74:	08008c79 	.word	0x08008c79

08008c78 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008c78:	b480      	push	{r7}
 8008c7a:	b085      	sub	sp, #20
 8008c7c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008c7e:	2300      	movs	r3, #0
 8008c80:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008c82:	4b13      	ldr	r3, [pc, #76]	@ (8008cd0 <prvTaskExitError+0x58>)
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008c8a:	d00b      	beq.n	8008ca4 <prvTaskExitError+0x2c>
	__asm volatile
 8008c8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c90:	f383 8811 	msr	BASEPRI, r3
 8008c94:	f3bf 8f6f 	isb	sy
 8008c98:	f3bf 8f4f 	dsb	sy
 8008c9c:	60fb      	str	r3, [r7, #12]
}
 8008c9e:	bf00      	nop
 8008ca0:	bf00      	nop
 8008ca2:	e7fd      	b.n	8008ca0 <prvTaskExitError+0x28>
	__asm volatile
 8008ca4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ca8:	f383 8811 	msr	BASEPRI, r3
 8008cac:	f3bf 8f6f 	isb	sy
 8008cb0:	f3bf 8f4f 	dsb	sy
 8008cb4:	60bb      	str	r3, [r7, #8]
}
 8008cb6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008cb8:	bf00      	nop
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d0fc      	beq.n	8008cba <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008cc0:	bf00      	nop
 8008cc2:	bf00      	nop
 8008cc4:	3714      	adds	r7, #20
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ccc:	4770      	bx	lr
 8008cce:	bf00      	nop
 8008cd0:	2000002c 	.word	0x2000002c
	...

08008ce0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008ce0:	4b07      	ldr	r3, [pc, #28]	@ (8008d00 <pxCurrentTCBConst2>)
 8008ce2:	6819      	ldr	r1, [r3, #0]
 8008ce4:	6808      	ldr	r0, [r1, #0]
 8008ce6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cea:	f380 8809 	msr	PSP, r0
 8008cee:	f3bf 8f6f 	isb	sy
 8008cf2:	f04f 0000 	mov.w	r0, #0
 8008cf6:	f380 8811 	msr	BASEPRI, r0
 8008cfa:	4770      	bx	lr
 8008cfc:	f3af 8000 	nop.w

08008d00 <pxCurrentTCBConst2>:
 8008d00:	2000099c 	.word	0x2000099c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008d04:	bf00      	nop
 8008d06:	bf00      	nop

08008d08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008d08:	4808      	ldr	r0, [pc, #32]	@ (8008d2c <prvPortStartFirstTask+0x24>)
 8008d0a:	6800      	ldr	r0, [r0, #0]
 8008d0c:	6800      	ldr	r0, [r0, #0]
 8008d0e:	f380 8808 	msr	MSP, r0
 8008d12:	f04f 0000 	mov.w	r0, #0
 8008d16:	f380 8814 	msr	CONTROL, r0
 8008d1a:	b662      	cpsie	i
 8008d1c:	b661      	cpsie	f
 8008d1e:	f3bf 8f4f 	dsb	sy
 8008d22:	f3bf 8f6f 	isb	sy
 8008d26:	df00      	svc	0
 8008d28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008d2a:	bf00      	nop
 8008d2c:	e000ed08 	.word	0xe000ed08

08008d30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008d30:	b580      	push	{r7, lr}
 8008d32:	b086      	sub	sp, #24
 8008d34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008d36:	4b47      	ldr	r3, [pc, #284]	@ (8008e54 <xPortStartScheduler+0x124>)
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	4a47      	ldr	r2, [pc, #284]	@ (8008e58 <xPortStartScheduler+0x128>)
 8008d3c:	4293      	cmp	r3, r2
 8008d3e:	d10b      	bne.n	8008d58 <xPortStartScheduler+0x28>
	__asm volatile
 8008d40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d44:	f383 8811 	msr	BASEPRI, r3
 8008d48:	f3bf 8f6f 	isb	sy
 8008d4c:	f3bf 8f4f 	dsb	sy
 8008d50:	60fb      	str	r3, [r7, #12]
}
 8008d52:	bf00      	nop
 8008d54:	bf00      	nop
 8008d56:	e7fd      	b.n	8008d54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008d58:	4b3e      	ldr	r3, [pc, #248]	@ (8008e54 <xPortStartScheduler+0x124>)
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	4a3f      	ldr	r2, [pc, #252]	@ (8008e5c <xPortStartScheduler+0x12c>)
 8008d5e:	4293      	cmp	r3, r2
 8008d60:	d10b      	bne.n	8008d7a <xPortStartScheduler+0x4a>
	__asm volatile
 8008d62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d66:	f383 8811 	msr	BASEPRI, r3
 8008d6a:	f3bf 8f6f 	isb	sy
 8008d6e:	f3bf 8f4f 	dsb	sy
 8008d72:	613b      	str	r3, [r7, #16]
}
 8008d74:	bf00      	nop
 8008d76:	bf00      	nop
 8008d78:	e7fd      	b.n	8008d76 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008d7a:	4b39      	ldr	r3, [pc, #228]	@ (8008e60 <xPortStartScheduler+0x130>)
 8008d7c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008d7e:	697b      	ldr	r3, [r7, #20]
 8008d80:	781b      	ldrb	r3, [r3, #0]
 8008d82:	b2db      	uxtb	r3, r3
 8008d84:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008d86:	697b      	ldr	r3, [r7, #20]
 8008d88:	22ff      	movs	r2, #255	@ 0xff
 8008d8a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008d8c:	697b      	ldr	r3, [r7, #20]
 8008d8e:	781b      	ldrb	r3, [r3, #0]
 8008d90:	b2db      	uxtb	r3, r3
 8008d92:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008d94:	78fb      	ldrb	r3, [r7, #3]
 8008d96:	b2db      	uxtb	r3, r3
 8008d98:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008d9c:	b2da      	uxtb	r2, r3
 8008d9e:	4b31      	ldr	r3, [pc, #196]	@ (8008e64 <xPortStartScheduler+0x134>)
 8008da0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008da2:	4b31      	ldr	r3, [pc, #196]	@ (8008e68 <xPortStartScheduler+0x138>)
 8008da4:	2207      	movs	r2, #7
 8008da6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008da8:	e009      	b.n	8008dbe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8008daa:	4b2f      	ldr	r3, [pc, #188]	@ (8008e68 <xPortStartScheduler+0x138>)
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	3b01      	subs	r3, #1
 8008db0:	4a2d      	ldr	r2, [pc, #180]	@ (8008e68 <xPortStartScheduler+0x138>)
 8008db2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008db4:	78fb      	ldrb	r3, [r7, #3]
 8008db6:	b2db      	uxtb	r3, r3
 8008db8:	005b      	lsls	r3, r3, #1
 8008dba:	b2db      	uxtb	r3, r3
 8008dbc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008dbe:	78fb      	ldrb	r3, [r7, #3]
 8008dc0:	b2db      	uxtb	r3, r3
 8008dc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008dc6:	2b80      	cmp	r3, #128	@ 0x80
 8008dc8:	d0ef      	beq.n	8008daa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008dca:	4b27      	ldr	r3, [pc, #156]	@ (8008e68 <xPortStartScheduler+0x138>)
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	f1c3 0307 	rsb	r3, r3, #7
 8008dd2:	2b04      	cmp	r3, #4
 8008dd4:	d00b      	beq.n	8008dee <xPortStartScheduler+0xbe>
	__asm volatile
 8008dd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008dda:	f383 8811 	msr	BASEPRI, r3
 8008dde:	f3bf 8f6f 	isb	sy
 8008de2:	f3bf 8f4f 	dsb	sy
 8008de6:	60bb      	str	r3, [r7, #8]
}
 8008de8:	bf00      	nop
 8008dea:	bf00      	nop
 8008dec:	e7fd      	b.n	8008dea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008dee:	4b1e      	ldr	r3, [pc, #120]	@ (8008e68 <xPortStartScheduler+0x138>)
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	021b      	lsls	r3, r3, #8
 8008df4:	4a1c      	ldr	r2, [pc, #112]	@ (8008e68 <xPortStartScheduler+0x138>)
 8008df6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008df8:	4b1b      	ldr	r3, [pc, #108]	@ (8008e68 <xPortStartScheduler+0x138>)
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008e00:	4a19      	ldr	r2, [pc, #100]	@ (8008e68 <xPortStartScheduler+0x138>)
 8008e02:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	b2da      	uxtb	r2, r3
 8008e08:	697b      	ldr	r3, [r7, #20]
 8008e0a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008e0c:	4b17      	ldr	r3, [pc, #92]	@ (8008e6c <xPortStartScheduler+0x13c>)
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	4a16      	ldr	r2, [pc, #88]	@ (8008e6c <xPortStartScheduler+0x13c>)
 8008e12:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008e16:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008e18:	4b14      	ldr	r3, [pc, #80]	@ (8008e6c <xPortStartScheduler+0x13c>)
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	4a13      	ldr	r2, [pc, #76]	@ (8008e6c <xPortStartScheduler+0x13c>)
 8008e1e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008e22:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008e24:	f000 f8da 	bl	8008fdc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008e28:	4b11      	ldr	r3, [pc, #68]	@ (8008e70 <xPortStartScheduler+0x140>)
 8008e2a:	2200      	movs	r2, #0
 8008e2c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008e2e:	f000 f8f9 	bl	8009024 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008e32:	4b10      	ldr	r3, [pc, #64]	@ (8008e74 <xPortStartScheduler+0x144>)
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	4a0f      	ldr	r2, [pc, #60]	@ (8008e74 <xPortStartScheduler+0x144>)
 8008e38:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008e3c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008e3e:	f7ff ff63 	bl	8008d08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008e42:	f7fe ff1b 	bl	8007c7c <vTaskSwitchContext>
	prvTaskExitError();
 8008e46:	f7ff ff17 	bl	8008c78 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008e4a:	2300      	movs	r3, #0
}
 8008e4c:	4618      	mov	r0, r3
 8008e4e:	3718      	adds	r7, #24
 8008e50:	46bd      	mov	sp, r7
 8008e52:	bd80      	pop	{r7, pc}
 8008e54:	e000ed00 	.word	0xe000ed00
 8008e58:	410fc271 	.word	0x410fc271
 8008e5c:	410fc270 	.word	0x410fc270
 8008e60:	e000e400 	.word	0xe000e400
 8008e64:	20000fc8 	.word	0x20000fc8
 8008e68:	20000fcc 	.word	0x20000fcc
 8008e6c:	e000ed20 	.word	0xe000ed20
 8008e70:	2000002c 	.word	0x2000002c
 8008e74:	e000ef34 	.word	0xe000ef34

08008e78 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008e78:	b480      	push	{r7}
 8008e7a:	b083      	sub	sp, #12
 8008e7c:	af00      	add	r7, sp, #0
	__asm volatile
 8008e7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e82:	f383 8811 	msr	BASEPRI, r3
 8008e86:	f3bf 8f6f 	isb	sy
 8008e8a:	f3bf 8f4f 	dsb	sy
 8008e8e:	607b      	str	r3, [r7, #4]
}
 8008e90:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008e92:	4b10      	ldr	r3, [pc, #64]	@ (8008ed4 <vPortEnterCritical+0x5c>)
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	3301      	adds	r3, #1
 8008e98:	4a0e      	ldr	r2, [pc, #56]	@ (8008ed4 <vPortEnterCritical+0x5c>)
 8008e9a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008e9c:	4b0d      	ldr	r3, [pc, #52]	@ (8008ed4 <vPortEnterCritical+0x5c>)
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	2b01      	cmp	r3, #1
 8008ea2:	d110      	bne.n	8008ec6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008ea4:	4b0c      	ldr	r3, [pc, #48]	@ (8008ed8 <vPortEnterCritical+0x60>)
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	b2db      	uxtb	r3, r3
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d00b      	beq.n	8008ec6 <vPortEnterCritical+0x4e>
	__asm volatile
 8008eae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eb2:	f383 8811 	msr	BASEPRI, r3
 8008eb6:	f3bf 8f6f 	isb	sy
 8008eba:	f3bf 8f4f 	dsb	sy
 8008ebe:	603b      	str	r3, [r7, #0]
}
 8008ec0:	bf00      	nop
 8008ec2:	bf00      	nop
 8008ec4:	e7fd      	b.n	8008ec2 <vPortEnterCritical+0x4a>
	}
}
 8008ec6:	bf00      	nop
 8008ec8:	370c      	adds	r7, #12
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed0:	4770      	bx	lr
 8008ed2:	bf00      	nop
 8008ed4:	2000002c 	.word	0x2000002c
 8008ed8:	e000ed04 	.word	0xe000ed04

08008edc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008edc:	b480      	push	{r7}
 8008ede:	b083      	sub	sp, #12
 8008ee0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008ee2:	4b12      	ldr	r3, [pc, #72]	@ (8008f2c <vPortExitCritical+0x50>)
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d10b      	bne.n	8008f02 <vPortExitCritical+0x26>
	__asm volatile
 8008eea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eee:	f383 8811 	msr	BASEPRI, r3
 8008ef2:	f3bf 8f6f 	isb	sy
 8008ef6:	f3bf 8f4f 	dsb	sy
 8008efa:	607b      	str	r3, [r7, #4]
}
 8008efc:	bf00      	nop
 8008efe:	bf00      	nop
 8008f00:	e7fd      	b.n	8008efe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008f02:	4b0a      	ldr	r3, [pc, #40]	@ (8008f2c <vPortExitCritical+0x50>)
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	3b01      	subs	r3, #1
 8008f08:	4a08      	ldr	r2, [pc, #32]	@ (8008f2c <vPortExitCritical+0x50>)
 8008f0a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008f0c:	4b07      	ldr	r3, [pc, #28]	@ (8008f2c <vPortExitCritical+0x50>)
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d105      	bne.n	8008f20 <vPortExitCritical+0x44>
 8008f14:	2300      	movs	r3, #0
 8008f16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008f18:	683b      	ldr	r3, [r7, #0]
 8008f1a:	f383 8811 	msr	BASEPRI, r3
}
 8008f1e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008f20:	bf00      	nop
 8008f22:	370c      	adds	r7, #12
 8008f24:	46bd      	mov	sp, r7
 8008f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2a:	4770      	bx	lr
 8008f2c:	2000002c 	.word	0x2000002c

08008f30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008f30:	f3ef 8009 	mrs	r0, PSP
 8008f34:	f3bf 8f6f 	isb	sy
 8008f38:	4b15      	ldr	r3, [pc, #84]	@ (8008f90 <pxCurrentTCBConst>)
 8008f3a:	681a      	ldr	r2, [r3, #0]
 8008f3c:	f01e 0f10 	tst.w	lr, #16
 8008f40:	bf08      	it	eq
 8008f42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008f46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f4a:	6010      	str	r0, [r2, #0]
 8008f4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008f50:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008f54:	f380 8811 	msr	BASEPRI, r0
 8008f58:	f3bf 8f4f 	dsb	sy
 8008f5c:	f3bf 8f6f 	isb	sy
 8008f60:	f7fe fe8c 	bl	8007c7c <vTaskSwitchContext>
 8008f64:	f04f 0000 	mov.w	r0, #0
 8008f68:	f380 8811 	msr	BASEPRI, r0
 8008f6c:	bc09      	pop	{r0, r3}
 8008f6e:	6819      	ldr	r1, [r3, #0]
 8008f70:	6808      	ldr	r0, [r1, #0]
 8008f72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f76:	f01e 0f10 	tst.w	lr, #16
 8008f7a:	bf08      	it	eq
 8008f7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008f80:	f380 8809 	msr	PSP, r0
 8008f84:	f3bf 8f6f 	isb	sy
 8008f88:	4770      	bx	lr
 8008f8a:	bf00      	nop
 8008f8c:	f3af 8000 	nop.w

08008f90 <pxCurrentTCBConst>:
 8008f90:	2000099c 	.word	0x2000099c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008f94:	bf00      	nop
 8008f96:	bf00      	nop

08008f98 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b082      	sub	sp, #8
 8008f9c:	af00      	add	r7, sp, #0
	__asm volatile
 8008f9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fa2:	f383 8811 	msr	BASEPRI, r3
 8008fa6:	f3bf 8f6f 	isb	sy
 8008faa:	f3bf 8f4f 	dsb	sy
 8008fae:	607b      	str	r3, [r7, #4]
}
 8008fb0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008fb2:	f7fe fda9 	bl	8007b08 <xTaskIncrementTick>
 8008fb6:	4603      	mov	r3, r0
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d003      	beq.n	8008fc4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008fbc:	4b06      	ldr	r3, [pc, #24]	@ (8008fd8 <xPortSysTickHandler+0x40>)
 8008fbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008fc2:	601a      	str	r2, [r3, #0]
 8008fc4:	2300      	movs	r3, #0
 8008fc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008fc8:	683b      	ldr	r3, [r7, #0]
 8008fca:	f383 8811 	msr	BASEPRI, r3
}
 8008fce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008fd0:	bf00      	nop
 8008fd2:	3708      	adds	r7, #8
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	bd80      	pop	{r7, pc}
 8008fd8:	e000ed04 	.word	0xe000ed04

08008fdc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008fdc:	b480      	push	{r7}
 8008fde:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008fe0:	4b0b      	ldr	r3, [pc, #44]	@ (8009010 <vPortSetupTimerInterrupt+0x34>)
 8008fe2:	2200      	movs	r2, #0
 8008fe4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008fe6:	4b0b      	ldr	r3, [pc, #44]	@ (8009014 <vPortSetupTimerInterrupt+0x38>)
 8008fe8:	2200      	movs	r2, #0
 8008fea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008fec:	4b0a      	ldr	r3, [pc, #40]	@ (8009018 <vPortSetupTimerInterrupt+0x3c>)
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	4a0a      	ldr	r2, [pc, #40]	@ (800901c <vPortSetupTimerInterrupt+0x40>)
 8008ff2:	fba2 2303 	umull	r2, r3, r2, r3
 8008ff6:	099b      	lsrs	r3, r3, #6
 8008ff8:	4a09      	ldr	r2, [pc, #36]	@ (8009020 <vPortSetupTimerInterrupt+0x44>)
 8008ffa:	3b01      	subs	r3, #1
 8008ffc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008ffe:	4b04      	ldr	r3, [pc, #16]	@ (8009010 <vPortSetupTimerInterrupt+0x34>)
 8009000:	2207      	movs	r2, #7
 8009002:	601a      	str	r2, [r3, #0]
}
 8009004:	bf00      	nop
 8009006:	46bd      	mov	sp, r7
 8009008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800900c:	4770      	bx	lr
 800900e:	bf00      	nop
 8009010:	e000e010 	.word	0xe000e010
 8009014:	e000e018 	.word	0xe000e018
 8009018:	20000020 	.word	0x20000020
 800901c:	10624dd3 	.word	0x10624dd3
 8009020:	e000e014 	.word	0xe000e014

08009024 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8009024:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8009034 <vPortEnableVFP+0x10>
 8009028:	6801      	ldr	r1, [r0, #0]
 800902a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800902e:	6001      	str	r1, [r0, #0]
 8009030:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8009032:	bf00      	nop
 8009034:	e000ed88 	.word	0xe000ed88

08009038 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8009038:	b480      	push	{r7}
 800903a:	b085      	sub	sp, #20
 800903c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800903e:	f3ef 8305 	mrs	r3, IPSR
 8009042:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	2b0f      	cmp	r3, #15
 8009048:	d915      	bls.n	8009076 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800904a:	4a18      	ldr	r2, [pc, #96]	@ (80090ac <vPortValidateInterruptPriority+0x74>)
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	4413      	add	r3, r2
 8009050:	781b      	ldrb	r3, [r3, #0]
 8009052:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8009054:	4b16      	ldr	r3, [pc, #88]	@ (80090b0 <vPortValidateInterruptPriority+0x78>)
 8009056:	781b      	ldrb	r3, [r3, #0]
 8009058:	7afa      	ldrb	r2, [r7, #11]
 800905a:	429a      	cmp	r2, r3
 800905c:	d20b      	bcs.n	8009076 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800905e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009062:	f383 8811 	msr	BASEPRI, r3
 8009066:	f3bf 8f6f 	isb	sy
 800906a:	f3bf 8f4f 	dsb	sy
 800906e:	607b      	str	r3, [r7, #4]
}
 8009070:	bf00      	nop
 8009072:	bf00      	nop
 8009074:	e7fd      	b.n	8009072 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8009076:	4b0f      	ldr	r3, [pc, #60]	@ (80090b4 <vPortValidateInterruptPriority+0x7c>)
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800907e:	4b0e      	ldr	r3, [pc, #56]	@ (80090b8 <vPortValidateInterruptPriority+0x80>)
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	429a      	cmp	r2, r3
 8009084:	d90b      	bls.n	800909e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8009086:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800908a:	f383 8811 	msr	BASEPRI, r3
 800908e:	f3bf 8f6f 	isb	sy
 8009092:	f3bf 8f4f 	dsb	sy
 8009096:	603b      	str	r3, [r7, #0]
}
 8009098:	bf00      	nop
 800909a:	bf00      	nop
 800909c:	e7fd      	b.n	800909a <vPortValidateInterruptPriority+0x62>
	}
 800909e:	bf00      	nop
 80090a0:	3714      	adds	r7, #20
 80090a2:	46bd      	mov	sp, r7
 80090a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a8:	4770      	bx	lr
 80090aa:	bf00      	nop
 80090ac:	e000e3f0 	.word	0xe000e3f0
 80090b0:	20000fc8 	.word	0x20000fc8
 80090b4:	e000ed0c 	.word	0xe000ed0c
 80090b8:	20000fcc 	.word	0x20000fcc

080090bc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80090bc:	b580      	push	{r7, lr}
 80090be:	b08a      	sub	sp, #40	@ 0x28
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80090c4:	2300      	movs	r3, #0
 80090c6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80090c8:	f7fe fc62 	bl	8007990 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80090cc:	4b5c      	ldr	r3, [pc, #368]	@ (8009240 <pvPortMalloc+0x184>)
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d101      	bne.n	80090d8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80090d4:	f000 f924 	bl	8009320 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80090d8:	4b5a      	ldr	r3, [pc, #360]	@ (8009244 <pvPortMalloc+0x188>)
 80090da:	681a      	ldr	r2, [r3, #0]
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	4013      	ands	r3, r2
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	f040 8095 	bne.w	8009210 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d01e      	beq.n	800912a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80090ec:	2208      	movs	r2, #8
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	4413      	add	r3, r2
 80090f2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	f003 0307 	and.w	r3, r3, #7
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d015      	beq.n	800912a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80090fe:	687b      	ldr	r3, [r7, #4]
 8009100:	f023 0307 	bic.w	r3, r3, #7
 8009104:	3308      	adds	r3, #8
 8009106:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	f003 0307 	and.w	r3, r3, #7
 800910e:	2b00      	cmp	r3, #0
 8009110:	d00b      	beq.n	800912a <pvPortMalloc+0x6e>
	__asm volatile
 8009112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009116:	f383 8811 	msr	BASEPRI, r3
 800911a:	f3bf 8f6f 	isb	sy
 800911e:	f3bf 8f4f 	dsb	sy
 8009122:	617b      	str	r3, [r7, #20]
}
 8009124:	bf00      	nop
 8009126:	bf00      	nop
 8009128:	e7fd      	b.n	8009126 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	2b00      	cmp	r3, #0
 800912e:	d06f      	beq.n	8009210 <pvPortMalloc+0x154>
 8009130:	4b45      	ldr	r3, [pc, #276]	@ (8009248 <pvPortMalloc+0x18c>)
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	687a      	ldr	r2, [r7, #4]
 8009136:	429a      	cmp	r2, r3
 8009138:	d86a      	bhi.n	8009210 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800913a:	4b44      	ldr	r3, [pc, #272]	@ (800924c <pvPortMalloc+0x190>)
 800913c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800913e:	4b43      	ldr	r3, [pc, #268]	@ (800924c <pvPortMalloc+0x190>)
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009144:	e004      	b.n	8009150 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8009146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009148:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800914a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8009150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009152:	685b      	ldr	r3, [r3, #4]
 8009154:	687a      	ldr	r2, [r7, #4]
 8009156:	429a      	cmp	r2, r3
 8009158:	d903      	bls.n	8009162 <pvPortMalloc+0xa6>
 800915a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	2b00      	cmp	r3, #0
 8009160:	d1f1      	bne.n	8009146 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8009162:	4b37      	ldr	r3, [pc, #220]	@ (8009240 <pvPortMalloc+0x184>)
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009168:	429a      	cmp	r2, r3
 800916a:	d051      	beq.n	8009210 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800916c:	6a3b      	ldr	r3, [r7, #32]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	2208      	movs	r2, #8
 8009172:	4413      	add	r3, r2
 8009174:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8009176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009178:	681a      	ldr	r2, [r3, #0]
 800917a:	6a3b      	ldr	r3, [r7, #32]
 800917c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800917e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009180:	685a      	ldr	r2, [r3, #4]
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	1ad2      	subs	r2, r2, r3
 8009186:	2308      	movs	r3, #8
 8009188:	005b      	lsls	r3, r3, #1
 800918a:	429a      	cmp	r2, r3
 800918c:	d920      	bls.n	80091d0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800918e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	4413      	add	r3, r2
 8009194:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009196:	69bb      	ldr	r3, [r7, #24]
 8009198:	f003 0307 	and.w	r3, r3, #7
 800919c:	2b00      	cmp	r3, #0
 800919e:	d00b      	beq.n	80091b8 <pvPortMalloc+0xfc>
	__asm volatile
 80091a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091a4:	f383 8811 	msr	BASEPRI, r3
 80091a8:	f3bf 8f6f 	isb	sy
 80091ac:	f3bf 8f4f 	dsb	sy
 80091b0:	613b      	str	r3, [r7, #16]
}
 80091b2:	bf00      	nop
 80091b4:	bf00      	nop
 80091b6:	e7fd      	b.n	80091b4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80091b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091ba:	685a      	ldr	r2, [r3, #4]
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	1ad2      	subs	r2, r2, r3
 80091c0:	69bb      	ldr	r3, [r7, #24]
 80091c2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80091c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091c6:	687a      	ldr	r2, [r7, #4]
 80091c8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80091ca:	69b8      	ldr	r0, [r7, #24]
 80091cc:	f000 f90a 	bl	80093e4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80091d0:	4b1d      	ldr	r3, [pc, #116]	@ (8009248 <pvPortMalloc+0x18c>)
 80091d2:	681a      	ldr	r2, [r3, #0]
 80091d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091d6:	685b      	ldr	r3, [r3, #4]
 80091d8:	1ad3      	subs	r3, r2, r3
 80091da:	4a1b      	ldr	r2, [pc, #108]	@ (8009248 <pvPortMalloc+0x18c>)
 80091dc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80091de:	4b1a      	ldr	r3, [pc, #104]	@ (8009248 <pvPortMalloc+0x18c>)
 80091e0:	681a      	ldr	r2, [r3, #0]
 80091e2:	4b1b      	ldr	r3, [pc, #108]	@ (8009250 <pvPortMalloc+0x194>)
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	429a      	cmp	r2, r3
 80091e8:	d203      	bcs.n	80091f2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80091ea:	4b17      	ldr	r3, [pc, #92]	@ (8009248 <pvPortMalloc+0x18c>)
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	4a18      	ldr	r2, [pc, #96]	@ (8009250 <pvPortMalloc+0x194>)
 80091f0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80091f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091f4:	685a      	ldr	r2, [r3, #4]
 80091f6:	4b13      	ldr	r3, [pc, #76]	@ (8009244 <pvPortMalloc+0x188>)
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	431a      	orrs	r2, r3
 80091fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091fe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009202:	2200      	movs	r2, #0
 8009204:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8009206:	4b13      	ldr	r3, [pc, #76]	@ (8009254 <pvPortMalloc+0x198>)
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	3301      	adds	r3, #1
 800920c:	4a11      	ldr	r2, [pc, #68]	@ (8009254 <pvPortMalloc+0x198>)
 800920e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8009210:	f7fe fbcc 	bl	80079ac <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009214:	69fb      	ldr	r3, [r7, #28]
 8009216:	f003 0307 	and.w	r3, r3, #7
 800921a:	2b00      	cmp	r3, #0
 800921c:	d00b      	beq.n	8009236 <pvPortMalloc+0x17a>
	__asm volatile
 800921e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009222:	f383 8811 	msr	BASEPRI, r3
 8009226:	f3bf 8f6f 	isb	sy
 800922a:	f3bf 8f4f 	dsb	sy
 800922e:	60fb      	str	r3, [r7, #12]
}
 8009230:	bf00      	nop
 8009232:	bf00      	nop
 8009234:	e7fd      	b.n	8009232 <pvPortMalloc+0x176>
	return pvReturn;
 8009236:	69fb      	ldr	r3, [r7, #28]
}
 8009238:	4618      	mov	r0, r3
 800923a:	3728      	adds	r7, #40	@ 0x28
 800923c:	46bd      	mov	sp, r7
 800923e:	bd80      	pop	{r7, pc}
 8009240:	20001b90 	.word	0x20001b90
 8009244:	20001ba4 	.word	0x20001ba4
 8009248:	20001b94 	.word	0x20001b94
 800924c:	20001b88 	.word	0x20001b88
 8009250:	20001b98 	.word	0x20001b98
 8009254:	20001b9c 	.word	0x20001b9c

08009258 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8009258:	b580      	push	{r7, lr}
 800925a:	b086      	sub	sp, #24
 800925c:	af00      	add	r7, sp, #0
 800925e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	2b00      	cmp	r3, #0
 8009268:	d04f      	beq.n	800930a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800926a:	2308      	movs	r3, #8
 800926c:	425b      	negs	r3, r3
 800926e:	697a      	ldr	r2, [r7, #20]
 8009270:	4413      	add	r3, r2
 8009272:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8009274:	697b      	ldr	r3, [r7, #20]
 8009276:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8009278:	693b      	ldr	r3, [r7, #16]
 800927a:	685a      	ldr	r2, [r3, #4]
 800927c:	4b25      	ldr	r3, [pc, #148]	@ (8009314 <vPortFree+0xbc>)
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	4013      	ands	r3, r2
 8009282:	2b00      	cmp	r3, #0
 8009284:	d10b      	bne.n	800929e <vPortFree+0x46>
	__asm volatile
 8009286:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800928a:	f383 8811 	msr	BASEPRI, r3
 800928e:	f3bf 8f6f 	isb	sy
 8009292:	f3bf 8f4f 	dsb	sy
 8009296:	60fb      	str	r3, [r7, #12]
}
 8009298:	bf00      	nop
 800929a:	bf00      	nop
 800929c:	e7fd      	b.n	800929a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800929e:	693b      	ldr	r3, [r7, #16]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d00b      	beq.n	80092be <vPortFree+0x66>
	__asm volatile
 80092a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092aa:	f383 8811 	msr	BASEPRI, r3
 80092ae:	f3bf 8f6f 	isb	sy
 80092b2:	f3bf 8f4f 	dsb	sy
 80092b6:	60bb      	str	r3, [r7, #8]
}
 80092b8:	bf00      	nop
 80092ba:	bf00      	nop
 80092bc:	e7fd      	b.n	80092ba <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80092be:	693b      	ldr	r3, [r7, #16]
 80092c0:	685a      	ldr	r2, [r3, #4]
 80092c2:	4b14      	ldr	r3, [pc, #80]	@ (8009314 <vPortFree+0xbc>)
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	4013      	ands	r3, r2
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d01e      	beq.n	800930a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80092cc:	693b      	ldr	r3, [r7, #16]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d11a      	bne.n	800930a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80092d4:	693b      	ldr	r3, [r7, #16]
 80092d6:	685a      	ldr	r2, [r3, #4]
 80092d8:	4b0e      	ldr	r3, [pc, #56]	@ (8009314 <vPortFree+0xbc>)
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	43db      	mvns	r3, r3
 80092de:	401a      	ands	r2, r3
 80092e0:	693b      	ldr	r3, [r7, #16]
 80092e2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80092e4:	f7fe fb54 	bl	8007990 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80092e8:	693b      	ldr	r3, [r7, #16]
 80092ea:	685a      	ldr	r2, [r3, #4]
 80092ec:	4b0a      	ldr	r3, [pc, #40]	@ (8009318 <vPortFree+0xc0>)
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	4413      	add	r3, r2
 80092f2:	4a09      	ldr	r2, [pc, #36]	@ (8009318 <vPortFree+0xc0>)
 80092f4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80092f6:	6938      	ldr	r0, [r7, #16]
 80092f8:	f000 f874 	bl	80093e4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80092fc:	4b07      	ldr	r3, [pc, #28]	@ (800931c <vPortFree+0xc4>)
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	3301      	adds	r3, #1
 8009302:	4a06      	ldr	r2, [pc, #24]	@ (800931c <vPortFree+0xc4>)
 8009304:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009306:	f7fe fb51 	bl	80079ac <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800930a:	bf00      	nop
 800930c:	3718      	adds	r7, #24
 800930e:	46bd      	mov	sp, r7
 8009310:	bd80      	pop	{r7, pc}
 8009312:	bf00      	nop
 8009314:	20001ba4 	.word	0x20001ba4
 8009318:	20001b94 	.word	0x20001b94
 800931c:	20001ba0 	.word	0x20001ba0

08009320 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009320:	b480      	push	{r7}
 8009322:	b085      	sub	sp, #20
 8009324:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009326:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800932a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800932c:	4b27      	ldr	r3, [pc, #156]	@ (80093cc <prvHeapInit+0xac>)
 800932e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	f003 0307 	and.w	r3, r3, #7
 8009336:	2b00      	cmp	r3, #0
 8009338:	d00c      	beq.n	8009354 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	3307      	adds	r3, #7
 800933e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	f023 0307 	bic.w	r3, r3, #7
 8009346:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009348:	68ba      	ldr	r2, [r7, #8]
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	1ad3      	subs	r3, r2, r3
 800934e:	4a1f      	ldr	r2, [pc, #124]	@ (80093cc <prvHeapInit+0xac>)
 8009350:	4413      	add	r3, r2
 8009352:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009358:	4a1d      	ldr	r2, [pc, #116]	@ (80093d0 <prvHeapInit+0xb0>)
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800935e:	4b1c      	ldr	r3, [pc, #112]	@ (80093d0 <prvHeapInit+0xb0>)
 8009360:	2200      	movs	r2, #0
 8009362:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	68ba      	ldr	r2, [r7, #8]
 8009368:	4413      	add	r3, r2
 800936a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800936c:	2208      	movs	r2, #8
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	1a9b      	subs	r3, r3, r2
 8009372:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	f023 0307 	bic.w	r3, r3, #7
 800937a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	4a15      	ldr	r2, [pc, #84]	@ (80093d4 <prvHeapInit+0xb4>)
 8009380:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009382:	4b14      	ldr	r3, [pc, #80]	@ (80093d4 <prvHeapInit+0xb4>)
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	2200      	movs	r2, #0
 8009388:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800938a:	4b12      	ldr	r3, [pc, #72]	@ (80093d4 <prvHeapInit+0xb4>)
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	2200      	movs	r2, #0
 8009390:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009396:	683b      	ldr	r3, [r7, #0]
 8009398:	68fa      	ldr	r2, [r7, #12]
 800939a:	1ad2      	subs	r2, r2, r3
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80093a0:	4b0c      	ldr	r3, [pc, #48]	@ (80093d4 <prvHeapInit+0xb4>)
 80093a2:	681a      	ldr	r2, [r3, #0]
 80093a4:	683b      	ldr	r3, [r7, #0]
 80093a6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80093a8:	683b      	ldr	r3, [r7, #0]
 80093aa:	685b      	ldr	r3, [r3, #4]
 80093ac:	4a0a      	ldr	r2, [pc, #40]	@ (80093d8 <prvHeapInit+0xb8>)
 80093ae:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80093b0:	683b      	ldr	r3, [r7, #0]
 80093b2:	685b      	ldr	r3, [r3, #4]
 80093b4:	4a09      	ldr	r2, [pc, #36]	@ (80093dc <prvHeapInit+0xbc>)
 80093b6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80093b8:	4b09      	ldr	r3, [pc, #36]	@ (80093e0 <prvHeapInit+0xc0>)
 80093ba:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80093be:	601a      	str	r2, [r3, #0]
}
 80093c0:	bf00      	nop
 80093c2:	3714      	adds	r7, #20
 80093c4:	46bd      	mov	sp, r7
 80093c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ca:	4770      	bx	lr
 80093cc:	20000fd0 	.word	0x20000fd0
 80093d0:	20001b88 	.word	0x20001b88
 80093d4:	20001b90 	.word	0x20001b90
 80093d8:	20001b98 	.word	0x20001b98
 80093dc:	20001b94 	.word	0x20001b94
 80093e0:	20001ba4 	.word	0x20001ba4

080093e4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80093e4:	b480      	push	{r7}
 80093e6:	b085      	sub	sp, #20
 80093e8:	af00      	add	r7, sp, #0
 80093ea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80093ec:	4b28      	ldr	r3, [pc, #160]	@ (8009490 <prvInsertBlockIntoFreeList+0xac>)
 80093ee:	60fb      	str	r3, [r7, #12]
 80093f0:	e002      	b.n	80093f8 <prvInsertBlockIntoFreeList+0x14>
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	60fb      	str	r3, [r7, #12]
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	687a      	ldr	r2, [r7, #4]
 80093fe:	429a      	cmp	r2, r3
 8009400:	d8f7      	bhi.n	80093f2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	685b      	ldr	r3, [r3, #4]
 800940a:	68ba      	ldr	r2, [r7, #8]
 800940c:	4413      	add	r3, r2
 800940e:	687a      	ldr	r2, [r7, #4]
 8009410:	429a      	cmp	r2, r3
 8009412:	d108      	bne.n	8009426 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	685a      	ldr	r2, [r3, #4]
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	685b      	ldr	r3, [r3, #4]
 800941c:	441a      	add	r2, r3
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	685b      	ldr	r3, [r3, #4]
 800942e:	68ba      	ldr	r2, [r7, #8]
 8009430:	441a      	add	r2, r3
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	429a      	cmp	r2, r3
 8009438:	d118      	bne.n	800946c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	681a      	ldr	r2, [r3, #0]
 800943e:	4b15      	ldr	r3, [pc, #84]	@ (8009494 <prvInsertBlockIntoFreeList+0xb0>)
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	429a      	cmp	r2, r3
 8009444:	d00d      	beq.n	8009462 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	685a      	ldr	r2, [r3, #4]
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	685b      	ldr	r3, [r3, #4]
 8009450:	441a      	add	r2, r3
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	681a      	ldr	r2, [r3, #0]
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	601a      	str	r2, [r3, #0]
 8009460:	e008      	b.n	8009474 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009462:	4b0c      	ldr	r3, [pc, #48]	@ (8009494 <prvInsertBlockIntoFreeList+0xb0>)
 8009464:	681a      	ldr	r2, [r3, #0]
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	601a      	str	r2, [r3, #0]
 800946a:	e003      	b.n	8009474 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	681a      	ldr	r2, [r3, #0]
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009474:	68fa      	ldr	r2, [r7, #12]
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	429a      	cmp	r2, r3
 800947a:	d002      	beq.n	8009482 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	687a      	ldr	r2, [r7, #4]
 8009480:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009482:	bf00      	nop
 8009484:	3714      	adds	r7, #20
 8009486:	46bd      	mov	sp, r7
 8009488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800948c:	4770      	bx	lr
 800948e:	bf00      	nop
 8009490:	20001b88 	.word	0x20001b88
 8009494:	20001b90 	.word	0x20001b90

08009498 <memset>:
 8009498:	4402      	add	r2, r0
 800949a:	4603      	mov	r3, r0
 800949c:	4293      	cmp	r3, r2
 800949e:	d100      	bne.n	80094a2 <memset+0xa>
 80094a0:	4770      	bx	lr
 80094a2:	f803 1b01 	strb.w	r1, [r3], #1
 80094a6:	e7f9      	b.n	800949c <memset+0x4>

080094a8 <__libc_init_array>:
 80094a8:	b570      	push	{r4, r5, r6, lr}
 80094aa:	4d0d      	ldr	r5, [pc, #52]	@ (80094e0 <__libc_init_array+0x38>)
 80094ac:	4c0d      	ldr	r4, [pc, #52]	@ (80094e4 <__libc_init_array+0x3c>)
 80094ae:	1b64      	subs	r4, r4, r5
 80094b0:	10a4      	asrs	r4, r4, #2
 80094b2:	2600      	movs	r6, #0
 80094b4:	42a6      	cmp	r6, r4
 80094b6:	d109      	bne.n	80094cc <__libc_init_array+0x24>
 80094b8:	4d0b      	ldr	r5, [pc, #44]	@ (80094e8 <__libc_init_array+0x40>)
 80094ba:	4c0c      	ldr	r4, [pc, #48]	@ (80094ec <__libc_init_array+0x44>)
 80094bc:	f000 f8dc 	bl	8009678 <_init>
 80094c0:	1b64      	subs	r4, r4, r5
 80094c2:	10a4      	asrs	r4, r4, #2
 80094c4:	2600      	movs	r6, #0
 80094c6:	42a6      	cmp	r6, r4
 80094c8:	d105      	bne.n	80094d6 <__libc_init_array+0x2e>
 80094ca:	bd70      	pop	{r4, r5, r6, pc}
 80094cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80094d0:	4798      	blx	r3
 80094d2:	3601      	adds	r6, #1
 80094d4:	e7ee      	b.n	80094b4 <__libc_init_array+0xc>
 80094d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80094da:	4798      	blx	r3
 80094dc:	3601      	adds	r6, #1
 80094de:	e7f2      	b.n	80094c6 <__libc_init_array+0x1e>
 80094e0:	080097a8 	.word	0x080097a8
 80094e4:	080097a8 	.word	0x080097a8
 80094e8:	080097a8 	.word	0x080097a8
 80094ec:	080097ac 	.word	0x080097ac

080094f0 <__retarget_lock_acquire_recursive>:
 80094f0:	4770      	bx	lr

080094f2 <__retarget_lock_release_recursive>:
 80094f2:	4770      	bx	lr

080094f4 <_reclaim_reent>:
 80094f4:	4b2d      	ldr	r3, [pc, #180]	@ (80095ac <_reclaim_reent+0xb8>)
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	4283      	cmp	r3, r0
 80094fa:	b570      	push	{r4, r5, r6, lr}
 80094fc:	4604      	mov	r4, r0
 80094fe:	d053      	beq.n	80095a8 <_reclaim_reent+0xb4>
 8009500:	69c3      	ldr	r3, [r0, #28]
 8009502:	b31b      	cbz	r3, 800954c <_reclaim_reent+0x58>
 8009504:	68db      	ldr	r3, [r3, #12]
 8009506:	b163      	cbz	r3, 8009522 <_reclaim_reent+0x2e>
 8009508:	2500      	movs	r5, #0
 800950a:	69e3      	ldr	r3, [r4, #28]
 800950c:	68db      	ldr	r3, [r3, #12]
 800950e:	5959      	ldr	r1, [r3, r5]
 8009510:	b9b1      	cbnz	r1, 8009540 <_reclaim_reent+0x4c>
 8009512:	3504      	adds	r5, #4
 8009514:	2d80      	cmp	r5, #128	@ 0x80
 8009516:	d1f8      	bne.n	800950a <_reclaim_reent+0x16>
 8009518:	69e3      	ldr	r3, [r4, #28]
 800951a:	4620      	mov	r0, r4
 800951c:	68d9      	ldr	r1, [r3, #12]
 800951e:	f000 f855 	bl	80095cc <_free_r>
 8009522:	69e3      	ldr	r3, [r4, #28]
 8009524:	6819      	ldr	r1, [r3, #0]
 8009526:	b111      	cbz	r1, 800952e <_reclaim_reent+0x3a>
 8009528:	4620      	mov	r0, r4
 800952a:	f000 f84f 	bl	80095cc <_free_r>
 800952e:	69e3      	ldr	r3, [r4, #28]
 8009530:	689d      	ldr	r5, [r3, #8]
 8009532:	b15d      	cbz	r5, 800954c <_reclaim_reent+0x58>
 8009534:	4629      	mov	r1, r5
 8009536:	4620      	mov	r0, r4
 8009538:	682d      	ldr	r5, [r5, #0]
 800953a:	f000 f847 	bl	80095cc <_free_r>
 800953e:	e7f8      	b.n	8009532 <_reclaim_reent+0x3e>
 8009540:	680e      	ldr	r6, [r1, #0]
 8009542:	4620      	mov	r0, r4
 8009544:	f000 f842 	bl	80095cc <_free_r>
 8009548:	4631      	mov	r1, r6
 800954a:	e7e1      	b.n	8009510 <_reclaim_reent+0x1c>
 800954c:	6961      	ldr	r1, [r4, #20]
 800954e:	b111      	cbz	r1, 8009556 <_reclaim_reent+0x62>
 8009550:	4620      	mov	r0, r4
 8009552:	f000 f83b 	bl	80095cc <_free_r>
 8009556:	69e1      	ldr	r1, [r4, #28]
 8009558:	b111      	cbz	r1, 8009560 <_reclaim_reent+0x6c>
 800955a:	4620      	mov	r0, r4
 800955c:	f000 f836 	bl	80095cc <_free_r>
 8009560:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009562:	b111      	cbz	r1, 800956a <_reclaim_reent+0x76>
 8009564:	4620      	mov	r0, r4
 8009566:	f000 f831 	bl	80095cc <_free_r>
 800956a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800956c:	b111      	cbz	r1, 8009574 <_reclaim_reent+0x80>
 800956e:	4620      	mov	r0, r4
 8009570:	f000 f82c 	bl	80095cc <_free_r>
 8009574:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8009576:	b111      	cbz	r1, 800957e <_reclaim_reent+0x8a>
 8009578:	4620      	mov	r0, r4
 800957a:	f000 f827 	bl	80095cc <_free_r>
 800957e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009580:	b111      	cbz	r1, 8009588 <_reclaim_reent+0x94>
 8009582:	4620      	mov	r0, r4
 8009584:	f000 f822 	bl	80095cc <_free_r>
 8009588:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800958a:	b111      	cbz	r1, 8009592 <_reclaim_reent+0x9e>
 800958c:	4620      	mov	r0, r4
 800958e:	f000 f81d 	bl	80095cc <_free_r>
 8009592:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009594:	b111      	cbz	r1, 800959c <_reclaim_reent+0xa8>
 8009596:	4620      	mov	r0, r4
 8009598:	f000 f818 	bl	80095cc <_free_r>
 800959c:	6a23      	ldr	r3, [r4, #32]
 800959e:	b11b      	cbz	r3, 80095a8 <_reclaim_reent+0xb4>
 80095a0:	4620      	mov	r0, r4
 80095a2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80095a6:	4718      	bx	r3
 80095a8:	bd70      	pop	{r4, r5, r6, pc}
 80095aa:	bf00      	nop
 80095ac:	20000030 	.word	0x20000030

080095b0 <memcpy>:
 80095b0:	440a      	add	r2, r1
 80095b2:	4291      	cmp	r1, r2
 80095b4:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80095b8:	d100      	bne.n	80095bc <memcpy+0xc>
 80095ba:	4770      	bx	lr
 80095bc:	b510      	push	{r4, lr}
 80095be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80095c2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80095c6:	4291      	cmp	r1, r2
 80095c8:	d1f9      	bne.n	80095be <memcpy+0xe>
 80095ca:	bd10      	pop	{r4, pc}

080095cc <_free_r>:
 80095cc:	b538      	push	{r3, r4, r5, lr}
 80095ce:	4605      	mov	r5, r0
 80095d0:	2900      	cmp	r1, #0
 80095d2:	d041      	beq.n	8009658 <_free_r+0x8c>
 80095d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80095d8:	1f0c      	subs	r4, r1, #4
 80095da:	2b00      	cmp	r3, #0
 80095dc:	bfb8      	it	lt
 80095de:	18e4      	addlt	r4, r4, r3
 80095e0:	f000 f83e 	bl	8009660 <__malloc_lock>
 80095e4:	4a1d      	ldr	r2, [pc, #116]	@ (800965c <_free_r+0x90>)
 80095e6:	6813      	ldr	r3, [r2, #0]
 80095e8:	b933      	cbnz	r3, 80095f8 <_free_r+0x2c>
 80095ea:	6063      	str	r3, [r4, #4]
 80095ec:	6014      	str	r4, [r2, #0]
 80095ee:	4628      	mov	r0, r5
 80095f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80095f4:	f000 b83a 	b.w	800966c <__malloc_unlock>
 80095f8:	42a3      	cmp	r3, r4
 80095fa:	d908      	bls.n	800960e <_free_r+0x42>
 80095fc:	6820      	ldr	r0, [r4, #0]
 80095fe:	1821      	adds	r1, r4, r0
 8009600:	428b      	cmp	r3, r1
 8009602:	bf01      	itttt	eq
 8009604:	6819      	ldreq	r1, [r3, #0]
 8009606:	685b      	ldreq	r3, [r3, #4]
 8009608:	1809      	addeq	r1, r1, r0
 800960a:	6021      	streq	r1, [r4, #0]
 800960c:	e7ed      	b.n	80095ea <_free_r+0x1e>
 800960e:	461a      	mov	r2, r3
 8009610:	685b      	ldr	r3, [r3, #4]
 8009612:	b10b      	cbz	r3, 8009618 <_free_r+0x4c>
 8009614:	42a3      	cmp	r3, r4
 8009616:	d9fa      	bls.n	800960e <_free_r+0x42>
 8009618:	6811      	ldr	r1, [r2, #0]
 800961a:	1850      	adds	r0, r2, r1
 800961c:	42a0      	cmp	r0, r4
 800961e:	d10b      	bne.n	8009638 <_free_r+0x6c>
 8009620:	6820      	ldr	r0, [r4, #0]
 8009622:	4401      	add	r1, r0
 8009624:	1850      	adds	r0, r2, r1
 8009626:	4283      	cmp	r3, r0
 8009628:	6011      	str	r1, [r2, #0]
 800962a:	d1e0      	bne.n	80095ee <_free_r+0x22>
 800962c:	6818      	ldr	r0, [r3, #0]
 800962e:	685b      	ldr	r3, [r3, #4]
 8009630:	6053      	str	r3, [r2, #4]
 8009632:	4408      	add	r0, r1
 8009634:	6010      	str	r0, [r2, #0]
 8009636:	e7da      	b.n	80095ee <_free_r+0x22>
 8009638:	d902      	bls.n	8009640 <_free_r+0x74>
 800963a:	230c      	movs	r3, #12
 800963c:	602b      	str	r3, [r5, #0]
 800963e:	e7d6      	b.n	80095ee <_free_r+0x22>
 8009640:	6820      	ldr	r0, [r4, #0]
 8009642:	1821      	adds	r1, r4, r0
 8009644:	428b      	cmp	r3, r1
 8009646:	bf04      	itt	eq
 8009648:	6819      	ldreq	r1, [r3, #0]
 800964a:	685b      	ldreq	r3, [r3, #4]
 800964c:	6063      	str	r3, [r4, #4]
 800964e:	bf04      	itt	eq
 8009650:	1809      	addeq	r1, r1, r0
 8009652:	6021      	streq	r1, [r4, #0]
 8009654:	6054      	str	r4, [r2, #4]
 8009656:	e7ca      	b.n	80095ee <_free_r+0x22>
 8009658:	bd38      	pop	{r3, r4, r5, pc}
 800965a:	bf00      	nop
 800965c:	20001ce4 	.word	0x20001ce4

08009660 <__malloc_lock>:
 8009660:	4801      	ldr	r0, [pc, #4]	@ (8009668 <__malloc_lock+0x8>)
 8009662:	f7ff bf45 	b.w	80094f0 <__retarget_lock_acquire_recursive>
 8009666:	bf00      	nop
 8009668:	20001ce0 	.word	0x20001ce0

0800966c <__malloc_unlock>:
 800966c:	4801      	ldr	r0, [pc, #4]	@ (8009674 <__malloc_unlock+0x8>)
 800966e:	f7ff bf40 	b.w	80094f2 <__retarget_lock_release_recursive>
 8009672:	bf00      	nop
 8009674:	20001ce0 	.word	0x20001ce0

08009678 <_init>:
 8009678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800967a:	bf00      	nop
 800967c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800967e:	bc08      	pop	{r3}
 8009680:	469e      	mov	lr, r3
 8009682:	4770      	bx	lr

08009684 <_fini>:
 8009684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009686:	bf00      	nop
 8009688:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800968a:	bc08      	pop	{r3}
 800968c:	469e      	mov	lr, r3
 800968e:	4770      	bx	lr
