Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Aug  5 21:14:15 2023
| Host         : DESKTOP-B5G40IL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file BldcDriver_control_sets_placed.rpt
| Design       : BldcDriver
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    43 |
|    Minimum number of control sets                        |    43 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   171 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    43 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     6 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     3 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              64 |           36 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              71 |           22 |
| Yes          | No                    | No                     |             144 |           91 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              46 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+----------------------------------------+----------------------------------+------------------+----------------+--------------+
|       Clock Signal      |              Enable Signal             |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+----------------------------------------+----------------------------------+------------------+----------------+--------------+
| ~segDisp/squareWare/CLK |                                        | segDisp/segReg[6]_i_1_n_0        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG          | uin/p_0_in__0[1]                       |                                  |                1 |              1 |         1.00 |
|  ghzPll/clk1Ghz         |                                        |                                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG          | uin/p_0_in__0[5]                       |                                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG          | uin/DI[0]_i_1_n_0                      |                                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG          | uin/p_0_in__0[4]                       |                                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG          | uin/p_0_in__0[6]                       |                                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG          | uin/p_0_in__0[3]                       |                                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG          | uin/p_0_in__0[7]                       |                                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG          | uout/FIFO_SYNC_MACRO_inst/state_reg[4] |                                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG          | uin/p_0_in__0[2]                       |                                  |                1 |              1 |         1.00 |
|  segDisp/squareWare/CLK |                                        |                                  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG          | uin/sel                                |                                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG          | uin/state0                             |                                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG          | uout/FIFO_SYNC_MACRO_inst/E[0]         |                                  |                1 |              5 |         5.00 |
| ~segDisp/squareWare/CLK |                                        |                                  |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG          | uout/sel                               |                                  |                1 |              5 |         5.00 |
| ~clk_IBUF_BUFG          | bldcUart/btnsReg[4]_i_1_n_0            |                                  |                1 |              5 |         5.00 |
| ~clk_IBUF_BUFG          | bldcUart/msgBuffer[6][4]_i_1_n_0       |                                  |                4 |              5 |         1.25 |
| ~clk_IBUF_BUFG          | bldcUart/state_3                       |                                  |                4 |              5 |         1.25 |
|  dbc/squareWare/out     |                                        |                                  |                4 |              5 |         1.25 |
| ~segDisp/squareWare/CLK |                                        | segDisp/segReg[5]_i_1_n_0        |                3 |              6 |         2.00 |
| ~clk_IBUF_BUFG          | bldcUart/buffer[0][7]_i_2_n_0          | bldcUart/buffer[0][7]_i_1_n_0    |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG          |                                        |                                  |                5 |              7 |         1.40 |
| ~clk_IBUF_BUFG          | bldcUart/asciiVal[7]_i_1_n_0           |                                  |                4 |              8 |         2.00 |
| ~clk_IBUF_BUFG          | bldcUart/msgBuffer[1][7]_i_2_n_0       | bldcUart/msgBuffer[1][7]_i_1_n_0 |                3 |              8 |         2.67 |
| ~clk_IBUF_BUFG          | bldcUart/buffer[3][7]_i_2_n_0          | bldcUart/buffer[3][7]_i_1_n_0    |                1 |              8 |         8.00 |
| ~clk_IBUF_BUFG          | bldcUart/msgBuffer[2][7]_i_1_n_0       |                                  |                8 |              8 |         1.00 |
| ~clk_IBUF_BUFG          | bldcUart/msgBuffer[0][7]_i_1_n_0       | bldcUart/msgBuffer[1][7]_i_1_n_0 |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG          | bldcUart/E[0]                          |                                  |                8 |             10 |         1.25 |
|  clk_IBUF_BUFG          | bldcUart/setType_reg_0[0]              |                                  |                7 |             10 |         1.43 |
| ~clk_IBUF_BUFG          | bldcUart/rpmData[9]_i_1__0_n_0         |                                  |                6 |             10 |         1.67 |
| ~clk_IBUF_BUFG          | bldcUart/ampData[9]_i_1_n_0            |                                  |                4 |             10 |         2.50 |
| ~clk_IBUF_BUFG          | bldcUart/setData1024[10]_i_1_n_0       |                                  |                7 |             11 |         1.57 |
| ~clk_IBUF_BUFG          | bldcUart/msgBuffer[4][3]_i_1_n_0       |                                  |               10 |             11 |         1.10 |
| ~clk_IBUF_BUFG          |                                        | uin/counter[0]_i_1__2_n_0        |                4 |             14 |         3.50 |
| ~clk_IBUF_BUFG          |                                        | uout/counter[0]_i_1__1_n_0       |                4 |             14 |         3.50 |
| ~dbc/squareWare/out     |                                        |                                  |                4 |             15 |         3.75 |
| ~clk_IBUF_BUFG          | bldcUart/buffer[1][7]_i_2_n_0          | bldcUart/buffer[1][7]_i_1_n_0    |                5 |             16 |         3.20 |
| ~clk_IBUF_BUFG          |                                        | dbc/squareWare/clear             |                5 |             17 |         3.40 |
| ~clk_IBUF_BUFG          |                                        | segDisp/squareWare/clear         |                5 |             19 |         3.80 |
| ~clk_IBUF_BUFG          | bldcUart/setData[9]_i_1_n_0            |                                  |               14 |             24 |         1.71 |
| ~clk_IBUF_BUFG          |                                        |                                  |               18 |             29 |         1.61 |
+-------------------------+----------------------------------------+----------------------------------+------------------+----------------+--------------+


