

================================================================
== Vitis HLS Report for 'Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2'
================================================================
* Date:           Sun Sep  3 07:05:26 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.024 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      770|      770|  7.700 us|  7.700 us|  770|  770|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_2  |      768|      768|         1|          1|          1|   768|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|      12|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      12|     51|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln27_fu_62_p2   |         +|   0|  0|  13|          10|           1|
    |icmp_ln27_fu_56_p2  |      icmp|   0|  0|  11|          10|          10|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  24|          20|          11|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_done_int            |   9|          2|    1|          2|
    |ap_sig_allocacmp_v7_1  |   9|          2|   10|         20|
    |v7_fu_30               |   9|          2|   10|         20|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  27|          6|   21|         42|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |v7_fu_30     |  10|   0|   10|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  12|   0|   12|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+----------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  Linear_layer_qkv_Pipeline_VITIS_LOOP_27_2|  return value|
|max_W_address0  |  out|   10|   ap_memory|                                      max_W|         array|
|max_W_ce0       |  out|    1|   ap_memory|                                      max_W|         array|
|max_W_we0       |  out|    1|   ap_memory|                                      max_W|         array|
|max_W_d0        |  out|   32|   ap_memory|                                      max_W|         array|
+----------------+-----+-----+------------+-------------------------------------------+--------------+

