{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port sys_clock -pg 1 -y 540 -defaultsOSRD
preplace port usb_uart -pg 1 -y 130 -defaultsOSRD
preplace port reset -pg 1 -y 470 -defaultsOSRD
preplace inst microblaze_0_axi_periph -pg 1 -lvl 4 -y 120 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 2 -y 330 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 5 -y 140 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 3 -y 330 -defaultsOSRD
preplace inst rst_clk_wiz_1_100M -pg 1 -lvl 2 -y 490 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 1 -y 530 -defaultsOSRD
preplace inst microblaze_0_local_memory -pg 1 -lvl 4 -y 340 -defaultsOSRD
preplace netloc microblaze_0_axi_periph_M00_AXI 1 4 1 N
preplace netloc microblaze_0_M_AXI_DP 1 3 1 1080
preplace netloc microblaze_0_ilmb_1 1 3 1 N
preplace netloc sys_clock_1 1 0 1 NJ
preplace netloc rst_clk_wiz_1_100M_interconnect_aresetn 1 2 2 560J 100 N
preplace netloc rst_clk_wiz_1_100M_bus_struct_reset 1 2 2 590 420 1100J
preplace netloc clk_wiz_1_clk_out1 1 1 4 200 580 600 410 1090 250 1360
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 2 3 580J 240 1100 240 1370J
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 2 1 570
preplace netloc clk_wiz_1_locked 1 1 1 210
preplace netloc axi_uartlite_0_UART 1 5 1 N
preplace netloc microblaze_0_dlmb_1 1 3 1 N
preplace netloc microblaze_0_debug 1 2 1 N
preplace netloc reset_1 1 0 2 20 470 NJ
preplace netloc mdm_1_debug_sys_rst 1 1 2 210 390 550
levelinfo -pg 1 0 110 380 840 1230 1480 1610 -top 0 -bot 590
",
}
{
   da_axi4_cnt: "1",
   da_board_cnt: "4",
   da_clkrst_cnt: "4",
   da_mb_cnt: "1",
}
