// Seed: 2379626691
module module_0 (
    input wire id_0
    , id_11,
    input supply1 id_1,
    output wand id_2,
    input wire id_3,
    input wand id_4,
    output supply0 id_5,
    input supply1 id_6,
    output supply0 id_7,
    input uwire id_8,
    output wor id_9
);
  assign id_2 = id_4;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input wor id_2,
    input wor id_3,
    input tri id_4,
    input tri0 id_5,
    input tri0 id_6,
    input supply1 id_7,
    output tri1 id_8,
    input wire id_9,
    input wor id_10,
    input tri1 id_11,
    input wand id_12,
    output uwire id_13,
    input tri0 id_14,
    input supply0 id_15,
    input tri0 id_16,
    input uwire id_17,
    output logic id_18,
    input wand id_19,
    input wand id_20,
    output tri id_21
);
  assign id_8 = id_1;
  always @(posedge 1 or id_0) id_18 = #1 1'b0;
  module_0(
      id_2, id_10, id_8, id_19, id_9, id_13, id_4, id_21, id_17, id_13
  );
endmodule
