read -sv run_verilog_mid/adder_32b_19_61_e9c28b7005deac89eb95d5ef44130d16.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_19_61_e9c28b7005deac89eb95d5ef44130d16_yosys.v
