Warning: No PCF file specified; IO pins will be placed automatically

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      230 LCs used as LUT4 only
Info:      114 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       87 LCs used as DFF only
Info: Packing carries..
Info:        3 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        0 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting clk$SB_IO_IN (fanout 201)
Info: promoting rst_n_SB_LUT4_I3_O [reset] (fanout 201)
Info: promoting busy_SB_LUT4_I0_O [cen] (fanout 32)
Info: promoting busy_SB_LUT4_I0_I2_SB_LUT4_I3_1_O [cen] (fanout 21)
Info: promoting busy_SB_LUT4_I0_I2_SB_LUT4_O_I1_SB_LUT4_I3_1_O [cen] (fanout 21)
Info: promoting busy_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_O [cen] (fanout 21)
Info: Constraining chains...
Info:        5 LCs used to legalise carry chains.
Info: Checksum: 0x1499a7c3

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xc2b08e2e

Info: Device utilisation:
Info: 	         ICESTORM_LC:   441/ 7680     5%
Info: 	        ICESTORM_RAM:     0/   32     0%
Info: 	               SB_IO:    71/  256    27%
Info: 	               SB_GB:     6/    8    75%
Info: 	        ICESTORM_PLL:     0/    2     0%
Info: 	         SB_WARMBOOT:     0/    1     0%

Info: Placed 0 cells based on constraints.
Info: Creating initial analytic placement for 363 cells, random placement wirelen = 14732.
Info:     at initial placer iter 0, wirelen = 1775
Info:     at initial placer iter 1, wirelen = 1736
Info:     at initial placer iter 2, wirelen = 1768
Info:     at initial placer iter 3, wirelen = 1732
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 1735, spread = 3099, legal = 3288; time = 0.01s
Info:     at iteration #2, type ALL: wirelen solved = 1785, spread = 2929, legal = 3078; time = 0.02s
Info:     at iteration #3, type ALL: wirelen solved = 1857, spread = 2918, legal = 3064; time = 0.01s
Info:     at iteration #4, type ALL: wirelen solved = 1892, spread = 2956, legal = 3155; time = 0.01s
Info:     at iteration #5, type ALL: wirelen solved = 1952, spread = 3002, legal = 3204; time = 0.01s
Info:     at iteration #6, type ALL: wirelen solved = 2063, spread = 2976, legal = 3127; time = 0.01s
Info:     at iteration #7, type ALL: wirelen solved = 2119, spread = 2921, legal = 3061; time = 0.01s
Info:     at iteration #8, type ALL: wirelen solved = 2138, spread = 2834, legal = 2999; time = 0.02s
Info:     at iteration #9, type ALL: wirelen solved = 2280, spread = 2989, legal = 3091; time = 0.01s
Info:     at iteration #10, type ALL: wirelen solved = 2343, spread = 2982, legal = 3224; time = 0.02s
Info:     at iteration #11, type ALL: wirelen solved = 2369, spread = 3070, legal = 3329; time = 1.10s
Info:     at iteration #12, type ALL: wirelen solved = 2495, spread = 3101, legal = 3330; time = 0.01s
Info:     at iteration #13, type ALL: wirelen solved = 2547, spread = 3136, legal = 3338; time = 0.02s
Info: HeAP Placer Time: 1.34s
Info:   of which solving equations: 0.16s
Info:   of which spreading cells: 0.02s
Info:   of which strict legalisation: 1.11s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 16, wirelen = 2999
Info:   at iteration #5: temp = 0.000000, timing cost = 13, wirelen = 2356
Info:   at iteration #10: temp = 0.000000, timing cost = 13, wirelen = 2236
Info:   at iteration #14: temp = 0.000000, timing cost = 11, wirelen = 2197 
Info: SA placement time 0.20s

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 105.61 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 6.19 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 3.44 ns

Info: Slack histogram:
Info:  legend: * represents 2 endpoint(s)
Info:          + represents [1,2) endpoint(s)
Info: [ 73864,  74282) |*********+
Info: [ 74282,  74700) |**+
Info: [ 74700,  75118) |*******+
Info: [ 75118,  75536) |*+
Info: [ 75536,  75954) |****************+
Info: [ 75954,  76372) |********+
Info: [ 76372,  76790) |*****+
Info: [ 76790,  77208) |****+
Info: [ 77208,  77626) |********+
Info: [ 77626,  78044) |**********+
Info: [ 78044,  78462) |******************************+
Info: [ 78462,  78880) |************************************************************ 
Info: [ 78880,  79298) |***********************************************+
Info: [ 79298,  79716) |**********************+
Info: [ 79716,  80134) |*********************+
Info: [ 80134,  80552) |********************************+
Info: [ 80552,  80970) |*****************************+
Info: [ 80970,  81388) |*******************************************************+
Info: [ 81388,  81806) |*********+
Info: [ 81806,  82224) |********************************+
Info: Checksum: 0xb9bfe5a3

Info: Routing..
Info: Setting up routing queue.
Info: Routing 1544 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       75        871 |   75   871 |       644|       0.17       0.17|
Info:       1806 |      201       1536 |  126   665 |         0|       0.31       0.49|
Info: Routing complete.
Info: Router1 time 0.49s
Info: Checksum: 0x7630b66d

Info: Critical path report for clock 'clk$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source res_upper_SB_LUT4_O_18_I1_SB_LUT4_O_I1_SB_LUT4_I3_LC.O
Info:  1.6  2.2    Net busy_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_DFFER_E_Q[3] budget 40.998001 ns (11,9) -> (7,10)
Info:                Sink res_upper_SB_LUT4_O_23_I1_SB_LUT4_I1_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.3  2.5  Source res_upper_SB_LUT4_O_23_I1_SB_LUT4_I1_LC.O
Info:  1.3  3.8    Net res_upper_SB_LUT4_O_15_I1[2] budget 40.998001 ns (7,10) -> (10,9)
Info:                Sink res_upper_SB_LUT4_O_15_LC.I2
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.2  4.0  Source res_upper_SB_LUT4_O_15_LC.COUT
Info:  0.0  4.0    Net res_upper_SB_LUT4_O_16_I1[3] budget 0.000000 ns (10,9) -> (10,9)
Info:                Sink res_upper_SB_LUT4_O_16_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  4.1  Source res_upper_SB_LUT4_O_16_LC.COUT
Info:  0.0  4.1    Net res_upper_SB_LUT4_O_17_I1[3] budget 0.000000 ns (10,9) -> (10,9)
Info:                Sink res_upper_SB_LUT4_O_17_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  4.3  Source res_upper_SB_LUT4_O_17_LC.COUT
Info:  0.0  4.3    Net res_upper_SB_LUT4_O_18_I1[3] budget 0.000000 ns (10,9) -> (10,9)
Info:                Sink res_upper_SB_LUT4_O_18_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  4.4  Source res_upper_SB_LUT4_O_18_LC.COUT
Info:  0.0  4.4    Net res_upper_SB_LUT4_O_19_I1[3] budget 0.000000 ns (10,9) -> (10,9)
Info:                Sink res_upper_SB_LUT4_O_19_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  4.5  Source res_upper_SB_LUT4_O_19_LC.COUT
Info:  0.0  4.5    Net res_upper_SB_LUT4_O_20_I1[3] budget 0.000000 ns (10,9) -> (10,9)
Info:                Sink res_upper_SB_LUT4_O_20_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  4.6  Source res_upper_SB_LUT4_O_20_LC.COUT
Info:  0.0  4.6    Net res_upper_SB_LUT4_O_21_I1[3] budget 0.000000 ns (10,9) -> (10,9)
Info:                Sink res_upper_SB_LUT4_O_21_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  4.8  Source res_upper_SB_LUT4_O_21_LC.COUT
Info:  0.0  4.8    Net res_upper_SB_LUT4_O_22_I1[3] budget 0.000000 ns (10,9) -> (10,9)
Info:                Sink res_upper_SB_LUT4_O_22_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  4.9  Source res_upper_SB_LUT4_O_22_LC.COUT
Info:  0.2  5.1    Net res_upper_SB_LUT4_O_1_I1[3] budget 0.190000 ns (10,9) -> (10,10)
Info:                Sink res_upper_SB_LUT4_O_1_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  5.2  Source res_upper_SB_LUT4_O_1_LC.COUT
Info:  0.0  5.2    Net res_upper_SB_LUT4_O_2_I1[3] budget 0.000000 ns (10,10) -> (10,10)
Info:                Sink res_upper_SB_LUT4_O_2_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  5.3  Source res_upper_SB_LUT4_O_2_LC.COUT
Info:  0.0  5.3    Net res_upper_SB_LUT4_O_3_I1[3] budget 0.000000 ns (10,10) -> (10,10)
Info:                Sink res_upper_SB_LUT4_O_3_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  5.5  Source res_upper_SB_LUT4_O_3_LC.COUT
Info:  0.0  5.5    Net res_upper_SB_LUT4_O_4_I1[3] budget 0.000000 ns (10,10) -> (10,10)
Info:                Sink res_upper_SB_LUT4_O_4_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  5.6  Source res_upper_SB_LUT4_O_4_LC.COUT
Info:  0.0  5.6    Net res_upper_SB_LUT4_O_5_I1[3] budget 0.000000 ns (10,10) -> (10,10)
Info:                Sink res_upper_SB_LUT4_O_5_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  5.7  Source res_upper_SB_LUT4_O_5_LC.COUT
Info:  0.0  5.7    Net res_upper_SB_LUT4_O_6_I1[3] budget 0.000000 ns (10,10) -> (10,10)
Info:                Sink res_upper_SB_LUT4_O_6_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  5.8  Source res_upper_SB_LUT4_O_6_LC.COUT
Info:  0.0  5.8    Net res_upper_SB_LUT4_O_7_I1[3] budget 0.000000 ns (10,10) -> (10,10)
Info:                Sink res_upper_SB_LUT4_O_7_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  6.0  Source res_upper_SB_LUT4_O_7_LC.COUT
Info:  0.0  6.0    Net res_upper_SB_LUT4_O_8_I1[3] budget 0.000000 ns (10,10) -> (10,10)
Info:                Sink res_upper_SB_LUT4_O_8_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  6.1  Source res_upper_SB_LUT4_O_8_LC.COUT
Info:  0.2  6.3    Net res_upper_SB_LUT4_O_9_I1[3] budget 0.190000 ns (10,10) -> (10,11)
Info:                Sink res_upper_SB_LUT4_O_9_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  6.4  Source res_upper_SB_LUT4_O_9_LC.COUT
Info:  0.0  6.4    Net res_upper_SB_LUT4_O_10_I1[3] budget 0.000000 ns (10,11) -> (10,11)
Info:                Sink res_upper_SB_LUT4_O_10_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  6.5  Source res_upper_SB_LUT4_O_10_LC.COUT
Info:  0.0  6.5    Net res_upper_SB_LUT4_O_11_I1[3] budget 0.000000 ns (10,11) -> (10,11)
Info:                Sink res_upper_SB_LUT4_O_11_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  6.7  Source res_upper_SB_LUT4_O_11_LC.COUT
Info:  0.0  6.7    Net res_upper_SB_LUT4_O_12_I1[3] budget 0.000000 ns (10,11) -> (10,11)
Info:                Sink res_upper_SB_LUT4_O_12_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  6.8  Source res_upper_SB_LUT4_O_12_LC.COUT
Info:  0.0  6.8    Net res_upper_SB_LUT4_O_13_I1[3] budget 0.000000 ns (10,11) -> (10,11)
Info:                Sink res_upper_SB_LUT4_O_13_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  6.9  Source res_upper_SB_LUT4_O_13_LC.COUT
Info:  0.0  6.9    Net res_upper_SB_LUT4_O_14_I1[3] budget 0.000000 ns (10,11) -> (10,11)
Info:                Sink res_upper_SB_LUT4_O_14_LC.CIN
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  7.0  Source res_upper_SB_LUT4_O_14_LC.COUT
Info:  0.3  7.3    Net res_upper_SB_LUT4_O_I0[3] budget 0.260000 ns (10,11) -> (10,11)
Info:                Sink res_upper_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.3  7.6  Setup res_upper_SB_LUT4_O_LC.I3
Info: 4.1 ns logic, 3.6 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source multiplicand[5]$sb_io.D_IN_0
Info:  3.7  3.7    Net a_low[5] budget 0.000000 ns (33,19) -> (5,12)
Info:                Sink mult0.calc_3x_SB_LUT4_O_5_LC.I1
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:134.41-134.53
Info:  0.3  3.9  Source mult0.calc_3x_SB_LUT4_O_5_LC.COUT
Info:  0.0  3.9    Net mult0.calc_3x_SB_LUT4_O_6_I3 budget 0.000000 ns (5,12) -> (5,12)
Info:                Sink mult0.calc_3x_SB_LUT4_O_6_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:160.17-164.6
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:38.43-38.82
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  4.0  Source mult0.calc_3x_SB_LUT4_O_6_LC.COUT
Info:  0.0  4.0    Net mult0.calc_3x_SB_LUT4_O_7_I3 budget 0.000000 ns (5,12) -> (5,12)
Info:                Sink mult0.calc_3x_SB_LUT4_O_7_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:160.17-164.6
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:38.43-38.82
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  4.2  Source mult0.calc_3x_SB_LUT4_O_7_LC.COUT
Info:  0.0  4.2    Net mult0.calc_3x_SB_LUT4_O_I3 budget 0.000000 ns (5,12) -> (5,12)
Info:                Sink mult0.calc_3x_SB_LUT4_O_LC.CIN
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:160.17-164.6
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:38.43-38.82
Info:                  /usr/local/bin/../share/yosys/ice40/arith_map.v:62.5-70.4
Info:                  /usr/local/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11
Info:  0.1  4.3  Source mult0.calc_3x_SB_LUT4_O_LC.COUT
Info:  0.5  4.7    Net $nextpnr_ICESTORM_LC_4$I3 budget 0.560000 ns (5,12) -> (5,13)
Info:                Sink $nextpnr_ICESTORM_LC_4.I3
Info:  0.3  5.1  Source $nextpnr_ICESTORM_LC_4.O
Info:  1.0  6.0    Net mult0.calc_3x[9] budget 81.408997 ns (5,13) -> (5,11)
Info:                Sink res_upper_SB_LUT4_O_23_I1_SB_LUT4_I3_O_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q_DFFLC.I0
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:172.17-176.6
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:38.33-38.40
Info:  0.5  6.5  Setup res_upper_SB_LUT4_O_23_I1_SB_LUT4_I3_O_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q_DFFLC.I0
Info: 1.4 ns logic, 5.1 ns routing

Info: Critical path report for cross-domain path 'posedge clk$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source res_upper_SB_LUT4_O_12_LC.O
Info:  3.2  3.8    Net product[28]$SB_IO_OUT budget 82.792999 ns (10,11) -> (33,16)
Info:                Sink product[28]$sb_io.D_OUT_0
Info:                Defined in:
Info:                  ../rtl/booth_radix8_multiplier_su_5_linear_146.v:137.41-137.48
Info: 0.5 ns logic, 3.2 ns routing

Info: Max frequency for clock 'clk$SB_IO_IN_$glb_clk': 130.92 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                       -> posedge clk$SB_IO_IN_$glb_clk: 6.49 ns
Info: Max delay posedge clk$SB_IO_IN_$glb_clk -> <async>                      : 3.76 ns

Info: Slack histogram:
Info:  legend: * represents 4 endpoint(s)
Info:          + represents [1,4) endpoint(s)
Info: [ 75695,  76021) |+
Info: [ 76021,  76347) |+
Info: [ 76347,  76673) |+
Info: [ 76673,  76999) |**+
Info: [ 76999,  77325) |**********+
Info: [ 77325,  77651) |*************+
Info: [ 77651,  77977) |*******+
Info: [ 77977,  78303) |*******+
Info: [ 78303,  78629) |*****+
Info: [ 78629,  78955) |***********+
Info: [ 78955,  79281) |*******+
Info: [ 79281,  79607) |****+
Info: [ 79607,  79933) |******+
Info: [ 79933,  80259) |**************+
Info: [ 80259,  80585) |******+
Info: [ 80585,  80911) |*************+
Info: [ 80911,  81237) |************************************************************ 
Info: [ 81237,  81563) |*******+
Info: [ 81563,  81889) |********************+
Info: [ 81889,  82215) |+
1 warning, 0 errors

Info: Program finished normally.
