// Generated by CIRCT unknown git version
module SspIntGen(	// file.cleaned.mlir:2:3
  input  TXMIS,	// file.cleaned.mlir:2:27
         RXMIS,	// file.cleaned.mlir:2:43
         RORMIS,	// file.cleaned.mlir:2:59
         DataStp,	// file.cleaned.mlir:2:76
         RTIMSync,	// file.cleaned.mlir:2:94
         RORIC,	// file.cleaned.mlir:2:113
         RTIC,	// file.cleaned.mlir:2:129
  output RORINTR,	// file.cleaned.mlir:2:145
         RTINTR,	// file.cleaned.mlir:2:163
         INTR	// file.cleaned.mlir:2:180
);

  wire _GEN = DataStp & RTIMSync & ~RTIC;	// file.cleaned.mlir:4:10, :5:10
  wire _GEN_0 = RORMIS & ~RORIC;	// file.cleaned.mlir:6:10, :7:10
  assign RORINTR = _GEN_0;	// file.cleaned.mlir:7:10, :9:5
  assign RTINTR = _GEN;	// file.cleaned.mlir:5:10, :9:5
  assign INTR = RXMIS | TXMIS | _GEN_0 | _GEN;	// file.cleaned.mlir:5:10, :7:10, :8:10, :9:5
endmodule

