{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652564023941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652564023941 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 07:33:43 2022 " "Processing started: Sun May 15 07:33:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652564023941 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1652564023941 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_processor -c simple_processor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_processor -c simple_processor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1652564023941 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1652564024467 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1652564024467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Users/thare/OneDrive/Documents/UNI/YR3/elec2602_group6/project/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652564032067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1652564032067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sixteen_bit_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file sixteen_bit_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sixteen_bit_reg " "Found entity 1: sixteen_bit_reg" {  } { { "sixteen_bit_reg.v" "" { Text "C:/Users/thare/OneDrive/Documents/UNI/YR3/elec2602_group6/project/sixteen_bit_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652564032069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1652564032069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "next_state.v 1 1 " "Found 1 design units, including 1 entities, in source file next_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 next_state " "Found entity 1: next_state" {  } { { "next_state.v" "" { Text "C:/Users/thare/OneDrive/Documents/UNI/YR3/elec2602_group6/project/next_state.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652564032071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1652564032071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_reg " "Found entity 1: four_bit_reg" {  } { { "four_bit_reg.v" "" { Text "C:/Users/thare/OneDrive/Documents/UNI/YR3/elec2602_group6/project/four_bit_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652564032073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1652564032073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_output.v 1 1 " "Found 1 design units, including 1 entities, in source file control_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_output " "Found entity 1: control_output" {  } { { "control_output.v" "" { Text "C:/Users/thare/OneDrive/Documents/UNI/YR3/elec2602_group6/project/control_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652564032076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1652564032076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_reg_sig.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_reg_sig.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_reg_sig " "Found entity 1: binary_to_reg_sig" {  } { { "binary_to_reg_sig.v" "" { Text "C:/Users/thare/OneDrive/Documents/UNI/YR3/elec2602_group6/project/binary_to_reg_sig.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652564032078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1652564032078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_TB " "Found entity 1: control_unit_TB" {  } { { "control_unit_TB.v" "" { Text "C:/Users/thare/OneDrive/Documents/UNI/YR3/elec2602_group6/project/control_unit_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652564032081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1652564032081 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control_unit_TB " "Elaborating entity \"control_unit_TB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1652564032113 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "control_unit_TB.v(49) " "Verilog HDL Case Statement warning at control_unit_TB.v(49): case item expression covers a value already covered by a previous case item" {  } { { "control_unit_TB.v" "" { Text "C:/Users/thare/OneDrive/Documents/UNI/YR3/elec2602_group6/project/control_unit_TB.v" 49 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Design Software" 0 -1 1652564032114 "|control_unit_TB"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "control_unit_TB.v(55) " "Verilog HDL Case Statement warning at control_unit_TB.v(55): case item expression covers a value already covered by a previous case item" {  } { { "control_unit_TB.v" "" { Text "C:/Users/thare/OneDrive/Documents/UNI/YR3/elec2602_group6/project/control_unit_TB.v" 55 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Design Software" 0 -1 1652564032114 "|control_unit_TB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:cu_inst " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:cu_inst\"" {  } { { "control_unit_TB.v" "cu_inst" { Text "C:/Users/thare/OneDrive/Documents/UNI/YR3/elec2602_group6/project/control_unit_TB.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1652564032122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_reg control_unit:cu_inst\|four_bit_reg:state_reg " "Elaborating entity \"four_bit_reg\" for hierarchy \"control_unit:cu_inst\|four_bit_reg:state_reg\"" {  } { { "control_unit.v" "state_reg" { Text "C:/Users/thare/OneDrive/Documents/UNI/YR3/elec2602_group6/project/control_unit.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1652564032124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "next_state control_unit:cu_inst\|next_state:inst_next_state " "Elaborating entity \"next_state\" for hierarchy \"control_unit:cu_inst\|next_state:inst_next_state\"" {  } { { "control_unit.v" "inst_next_state" { Text "C:/Users/thare/OneDrive/Documents/UNI/YR3/elec2602_group6/project/control_unit.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1652564032125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_output control_unit:cu_inst\|control_output:get_outputs " "Elaborating entity \"control_output\" for hierarchy \"control_unit:cu_inst\|control_output:get_outputs\"" {  } { { "control_unit.v" "get_outputs" { Text "C:/Users/thare/OneDrive/Documents/UNI/YR3/elec2602_group6/project/control_unit.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1652564032126 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "control_output.v(61) " "Verilog HDL Case Statement warning at control_output.v(61): case item expression covers a value already covered by a previous case item" {  } { { "control_output.v" "" { Text "C:/Users/thare/OneDrive/Documents/UNI/YR3/elec2602_group6/project/control_output.v" 61 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Design Software" 0 -1 1652564032127 "|control_unit_TB|control_unit:cu_inst|control_output:get_outputs"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "control_output.v(64) " "Verilog HDL Case Statement warning at control_output.v(64): case item expression covers a value already covered by a previous case item" {  } { { "control_output.v" "" { Text "C:/Users/thare/OneDrive/Documents/UNI/YR3/elec2602_group6/project/control_output.v" 64 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Design Software" 0 -1 1652564032127 "|control_unit_TB|control_unit:cu_inst|control_output:get_outputs"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_reg_sig control_unit:cu_inst\|control_output:get_outputs\|binary_to_reg_sig:get_rx_in " "Elaborating entity \"binary_to_reg_sig\" for hierarchy \"control_unit:cu_inst\|control_output:get_outputs\|binary_to_reg_sig:get_rx_in\"" {  } { { "control_output.v" "get_rx_in" { Text "C:/Users/thare/OneDrive/Documents/UNI/YR3/elec2602_group6/project/control_output.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1652564032127 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "binary_to_reg_sig.v(12) " "Verilog HDL Case Statement warning at binary_to_reg_sig.v(12): case item expression covers a value already covered by a previous case item" {  } { { "binary_to_reg_sig.v" "" { Text "C:/Users/thare/OneDrive/Documents/UNI/YR3/elec2602_group6/project/binary_to_reg_sig.v" 12 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Design Software" 0 -1 1652564032128 "|control_unit_TB|control_unit:comb_3|control_output:get_outputs|binary_to_reg_sig:get_rx_in"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1652564032169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652564032195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 15 07:33:52 2022 " "Processing ended: Sun May 15 07:33:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652564032195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652564032195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652564032195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1652564032195 ""}
