#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu May 20 09:31:14 2021
# Process ID: 16752
# Current directory: D:/div_archive/div32check
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10304 D:\div_archive\div32check\div32check.xpr
# Log file: D:/div_archive/div32check/vivado.log
# Journal file: D:/div_archive/div32check\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/div_archive/div32check/div32check.xpr
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'D:/../../../../opt/vivado-boards-master/new/board_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1014.691 ; gain = 0.000
open_bd_design {D:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_1
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_2
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_3
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - util_reduced_logic_0
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - util_reduced_logic_1
Adding component instance block -- xilinx.com:module_ref:div32:1.0 - div32_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Successfully read diagram <design_1> from block design file <D:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1014.691 ; gain = 0.000
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1287.250 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1940.883 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1940.883 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1940.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2054.492 ; gain = 1038.637
generate_target all [get_files  D:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'design_1' - hence not re-generating.
export_ip_user_files -of_objects [get_files D:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files D:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/div_archive/div32check/div32check.ip_user_files/sim_scripts -ip_user_files_dir D:/div_archive/div32check/div32check.ip_user_files -ipstatic_source_dir D:/div_archive/div32check/div32check.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/div_archive/div32check/div32check.cache/compile_simlib/modelsim} {questa=D:/div_archive/div32check/div32check.cache/compile_simlib/questa} {riviera=D:/div_archive/div32check/div32check.cache/compile_simlib/riviera} {activehdl=D:/div_archive/div32check/div32check.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {D:/div_archive/div32check/div32check.srcs/sources_1/bd/design_1/design_1.bd}
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 20 12:26:40 2021...
