vendor_name = ModelSim
source_file = 1, C:/Users/user/Desktop/electronic_enigma/test.vhd
source_file = 1, C:/Users/user/Desktop/electronic_enigma/db/test.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = test
instance = comp, \test_bit~output\, test_bit~output, test, 1
instance = comp, \signal_entree[4]~input\, signal_entree[4]~input, test, 1
instance = comp, \signal_entree[5]~input\, signal_entree[5]~input, test, 1
instance = comp, \signal_entree[6]~input\, signal_entree[6]~input, test, 1
instance = comp, \signal_entree[7]~input\, signal_entree[7]~input, test, 1
instance = comp, \LessThan0~1\, LessThan0~1, test, 1
instance = comp, \signal_entree[2]~input\, signal_entree[2]~input, test, 1
instance = comp, \signal_entree[3]~input\, signal_entree[3]~input, test, 1
instance = comp, \signal_entree[0]~input\, signal_entree[0]~input, test, 1
instance = comp, \signal_entree[1]~input\, signal_entree[1]~input, test, 1
instance = comp, \LessThan0~0\, LessThan0~0, test, 1
instance = comp, \LessThan0~2\, LessThan0~2, test, 1
