{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715612463687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715612463702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 11:01:03 2024 " "Processing started: Mon May 13 11:01:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715612463702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715612463702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProcessor -c FinalProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProcessor -c FinalProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715612463702 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715612464154 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715612464154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sl/sl.v 1 1 " "Found 1 design units, including 1 entities, in source file sl/sl.v" { { "Info" "ISGN_ENTITY_NAME" "1 SL " "Found entity 1: SL" {  } { { "Sl/SL.v" "" { Text "C:/Users/wilsoneb/232ProjectGit/Team6-2324c-03/implementation/Sl/SL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715612471471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715612471471 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register.v(11) " "Verilog HDL information at register.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "register/register.v" "" { Text "C:/Users/wilsoneb/232ProjectGit/Team6-2324c-03/implementation/register/register.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715612471471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register/register.v 1 1 " "Found 1 design units, including 1 entities, in source file register/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register/register.v" "" { Text "C:/Users/wilsoneb/232ProjectGit/Team6-2324c-03/implementation/register/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715612471471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715612471471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux/mux1b2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux/mux1b2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1b2 " "Found entity 1: mux1b2" {  } { { "mux/mux1b2.v" "" { Text "C:/Users/wilsoneb/232ProjectGit/Team6-2324c-03/implementation/mux/mux1b2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715612471480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715612471480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory/Memory.v" "" { Text "C:/Users/wilsoneb/232ProjectGit/Team6-2324c-03/implementation/Memory/Memory.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715612471480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715612471480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control/db/sher_vi_control.v 1 1 " "Found 1 design units, including 1 entities, in source file control/db/sher_vi_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHER_VI_CONTROL " "Found entity 1: SHER_VI_CONTROL" {  } { { "Control/db/SHER_VI_CONTROL.v" "" { Text "C:/Users/wilsoneb/232ProjectGit/Team6-2324c-03/implementation/Control/db/SHER_VI_CONTROL.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715612471488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715612471488 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.v(10) " "Verilog HDL information at ALU.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "ALU/ALU.v" "" { Text "C:/Users/wilsoneb/232ProjectGit/Team6-2324c-03/implementation/ALU/ALU.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715612471488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.v" "" { Text "C:/Users/wilsoneb/232ProjectGit/Team6-2324c-03/implementation/ALU/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715612471488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715612471488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder/adder.v" "" { Text "C:/Users/wilsoneb/232ProjectGit/Team6-2324c-03/implementation/adder/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715612471496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715612471496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sheriv/sheriv.v 1 1 " "Found 1 design units, including 1 entities, in source file sheriv/sheriv.v" { { "Info" "ISGN_ENTITY_NAME" "1 SHERIV " "Found entity 1: SHERIV" {  } { { "SHERIV/SHERIV.v" "" { Text "C:/Users/wilsoneb/232ProjectGit/Team6-2324c-03/implementation/SHERIV/SHERIV.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715612471496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715612471496 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "SKIMPCMP SHERIV.v(358) " "Verilog HDL error at SHERIV.v(358): object \"SKIMPCMP\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "SHERIV/SHERIV.v" "" { Text "C:/Users/wilsoneb/232ProjectGit/Team6-2324c-03/implementation/SHERIV/SHERIV.v" 358 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1715612471496 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Write SHERIV.v(359) " "Verilog HDL error at SHERIV.v(359): object \"Write\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "SHERIV/SHERIV.v" "" { Text "C:/Users/wilsoneb/232ProjectGit/Team6-2324c-03/implementation/SHERIV/SHERIV.v" 359 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1715612471496 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/wilsoneb/232ProjectGit/Team6-2324c-03/implementation/output_files/FinalProcessor.map.smsg " "Generated suppressed messages file C:/Users/wilsoneb/232ProjectGit/Team6-2324c-03/implementation/output_files/FinalProcessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715612471520 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715612471607 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 13 11:01:11 2024 " "Processing ended: Mon May 13 11:01:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715612471607 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715612471607 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715612471607 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715612471607 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715612472211 ""}
