Netlist file: or1200.latren.net   Architecture file: sample_arch.xml
Array size: 25 x 25 logic blocks

#block name	x	y	subblk	block number
#----------	--	--	------	------------
n2186		17	15	0	#0
n5336		23	16	0	#1
n5346		20	17	0	#2
n5356		19	17	0	#3
n5366		21	16	0	#4
n5376		23	12	0	#5
n5386		23	13	0	#6
n1866		21	14	0	#7
n2191		17	14	0	#8
n2491		20	14	0	#9
n2196		16	16	0	#10
n2486		24	13	0	#11
n2201		16	14	0	#12
n2206		15	15	0	#13
n2211		15	14	0	#14
n2471		25	11	0	#15
n2216		19	15	0	#16
n2466		21	11	0	#17
n2221		23	17	0	#18
n2461		20	11	0	#19
n2226		25	15	0	#20
n2456		21	13	0	#21
n2231		24	15	0	#22
n2451		23	11	0	#23
n2236		25	16	0	#24
n1921		25	13	0	#25
n2446		21	12	0	#26
n2241		21	15	0	#27
n2441		20	12	0	#28
n2246		24	16	0	#29
n2436		19	9	0	#30
n2251		24	17	0	#31
n2431		20	16	0	#32
n2256		23	15	0	#33
n2426		20	13	0	#34
n2261		20	15	0	#35
n2421		24	12	0	#36
n2266		19	12	0	#37
n2276		17	16	0	#38
n2281		17	13	0	#39
n2401		21	17	0	#40
n2286		17	17	0	#41
n2291		15	17	0	#42
n2301		17	18	0	#43
n2306		15	18	0	#44
n2376		17	12	0	#45
n2311		16	19	0	#46
n1996		15	12	0	#47
n2371		20	9	0	#48
n2316		19	18	0	#49
n2366		15	16	0	#50
n2321		15	19	0	#51
n2006		15	11	0	#52
n2361		16	17	0	#53
n2326		16	18	0	#54
n2356		16	13	0	#55
n2331		19	16	0	#56
n2351		13	12	0	#57
n2336		19	19	0	#58
n2346		16	12	0	#59
n5130		16	15	0	#60
n2341		13	17	0	#61
top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1953^MUX_2~10530	19	14	0	#62
n4281		9	12	0	#63
n2181		19	13	0	#64
top.or1200_rf+or1200_rf.dual_port_ram+rf_a^out2~31	10	13	0	#65
top.or1200_rf+or1200_rf.dual_port_ram+rf_b^out2~31	10	7	0	#66
n4529		17	11	0	#67
n4452_1		16	11	0	#68
n4278		21	9	0	#69
n3276		15	13	0	#70
n1771		13	13	0	#71
n1766		8	9	0	#72
n1811		19	10	0	#73
n1756		7	11	0	#74
out:top^rf_dataw~31	26	12	5	#75
top.or1200_rf+or1200_rf^MULTI_PORT_MUX~1103^MUX_2~8459	9	15	0	#76
n1841		15	10	0	#77
n1746		9	11	0	#78
n3694		7	15	0	#79
n3599		7	14	0	#80
n3500		13	15	0	#81
n1481		8	14	0	#82
n1476		5	16	0	#83
n4541		4	19	0	#84
n4486		8	19	0	#85
out:top^rf_dataw~30	0	13	1	#86
top^rf_dataw~30	12	13	0	#87
out:top^icpu_adr_o~29	0	15	7	#88
out:top^icpu_adr_o~30	0	16	1	#89
out:top^icpu_adr_o~31	0	14	3	#90
n1736		5	11	0	#91
n1466		8	16	0	#92
out:top^rf_dataw~29	0	13	7	#93
out:top^icpu_adr_o~28	0	16	7	#94
n4977_1		17	10	0	#95
n1731		17	9	0	#96
n1726		5	10	0	#97
n1461		9	18	0	#98
n3693		4	15	0	#99
top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1953^MUX_2~10538	17	8	0	#100
out:top^rf_dataw~28	14	26	4	#101
top^rf_dataw~28	15	20	0	#102
out:top^dcpu_adr_o~31	26	5	7	#103
top^dcpu_adr_o~31	24	5	0	#104
n4615		5	13	0	#105
out:top^icpu_adr_o~27	0	17	6	#106
top^icpu_adr_o~27	5	17	0	#107
out:top^dcpu_adr_o~30	26	5	5	#108
n4372_1		16	10	0	#109
n1716		8	8	0	#110
n5507		23	18	0	#111
out:top^rf_dataw~27	18	26	1	#112
top^rf_dataw~27	17	19	0	#113
out:top^icpu_adr_o~26	0	17	1	#114
out:top^dcpu_adr_o~29	26	5	0	#115
top.or1200_rf+or1200_rf^MULTI_PORT_MUX~1103^MUX_2~8455	16	8	0	#116
out:top^rf_dataw~26	11	0	1	#117
top^rf_dataw~26	12	11	0	#118
out:top^icpu_adr_o~25	0	13	4	#119
out:top^dcpu_adr_o~28	26	5	3	#120
top.or1200_rf+or1200_rf^MULTI_PORT_MUX~1103^MUX_2~8454	15	8	0	#121
n1696		9	8	0	#122
n1446		7	16	0	#123
n5513		25	14	0	#124
top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1953^MUX_2~10544	19	11	0	#125
out:top^rf_dataw~25	16	0	1	#126
top^rf_dataw~25	15	6	0	#127
out:top^icpu_adr_o~24	6	26	7	#128
out:top^dcpu_adr_o~27	26	5	6	#129
top.or1200_rf+or1200_rf^MULTI_PORT_MUX~1103^MUX_2~8453	8	15	0	#130
n1686		12	10	0	#131
n4191		20	8	0	#132
out:top^rf_dataw~24	0	10	4	#133
top^rf_dataw~24	9	10	0	#134
out:top^icpu_adr_o~23	0	15	6	#135
out:top^dcpu_adr_o~26	26	5	2	#136
top.or1200_rf+or1200_rf^MULTI_PORT_MUX~1103^MUX_2~8452	12	12	0	#137
n1436		5	15	0	#138
top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1953^MUX_2~10548	15	7	0	#139
out:top^rf_dataw~23	26	11	1	#140
out:top^icpu_adr_o~22	0	15	0	#141
out:top^dcpu_adr_o~25	26	4	5	#142
top.or1200_rf+or1200_rf^MULTI_PORT_MUX~1103^MUX_2~8451	7	12	0	#143
n1671		21	7	0	#144
n1666		13	7	0	#145
n3676		20	7	0	#146
out:top^rf_dataw~22	11	0	7	#147
out:top^icpu_adr_o~21	0	11	7	#148
out:top^dcpu_adr_o~24	26	1	3	#149
top.or1200_rf+or1200_rf^MULTI_PORT_MUX~1103^MUX_2~8450	7	13	0	#150
n4371_1		13	11	0	#151
n1656		13	9	0	#152
n3691		5	12	0	#153
out:top^rf_dataw~21	10	0	7	#154
top^rf_dataw~21	11	10	0	#155
out:top^icpu_adr_o~20	0	12	6	#156
out:top^dcpu_adr_o~23	26	3	3	#157
top.or1200_rf+or1200_rf^MULTI_PORT_MUX~1103^MUX_2~8449	8	13	0	#158
n4353		13	10	0	#159
n1651		16	9	0	#160
n4050		13	16	0	#161
top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1953^MUX_2~10554	21	10	0	#162
out:top^rf_dataw~20	14	0	5	#163
out:top^icpu_adr_o~19	0	11	3	#164
out:top^dcpu_adr_o~22	26	3	7	#165
n4116		11	16	0	#166
top.or1200_rf+or1200_rf^MULTI_PORT_MUX~1103^MUX_2~8448	7	17	0	#167
n1636		11	14	0	#168
out:top^rf_dataw~19	14	0	0	#169
out:top^icpu_adr_o~18	0	18	2	#170
out:top^dcpu_adr_o~21	26	7	5	#171
top^dcpu_adr_o~21	23	8	0	#172
n5199		23	14	0	#173
top.or1200_mult_mac+or1200_mult_mac^MULTIPLY~2076[0]	22	13	0	#174
n5134		24	11	0	#175
n5181_1		24	14	0	#176
n5147_1		25	12	0	#177
n5137_1		19	5	0	#178
n4584		23	7	0	#179
n1626		13	8	0	#180
n1411		9	17	0	#181
out:top^rf_dataw~18	26	11	7	#182
out:top^icpu_adr_o~17	8	26	7	#183
out:top^dcpu_adr_o~20	26	7	7	#184
n4973		20	10	0	#185
n3588		7	18	0	#186
out:top^rf_dataw~17	26	11	0	#187
out:top^icpu_adr_o~16	0	16	6	#188
out:top^dcpu_adr_o~19	24	0	5	#189
top^dcpu_adr_o~19	23	6	0	#190
n3444		12	16	0	#191
n3571		5	9	0	#192
n4569		16	7	0	#193
n4514		17	6	0	#194
top.or1200_rf+or1200_rf^MULTI_PORT_MUX~1103^MUX_2~8445	11	11	0	#195
top.or1200_rf+or1200_rf^MULTI_PORT_MUX~1103^MUX_2~8444	17	7	0	#196
n4766		4	12	0	#197
n2506		3	5	0	#198
n4311		7	8	0	#199
n4841		5	19	0	#200
n4791		7	19	0	#201
n4761		8	18	0	#202
n4786		9	20	0	#203
n4806		3	14	0	#204
n4881		4	18	0	#205
n4896		12	18	0	#206
n4891		11	17	0	#207
n4886		4	13	0	#208
n4876		12	20	0	#209
n4871		4	17	0	#210
n4866		8	20	0	#211
n4851		9	16	0	#212
n4846		3	16	0	#213
n4836		4	16	0	#214
n4821		3	15	0	#215
n4751		5	20	0	#216
n4741		11	20	0	#217
n4961		8	7	0	#218
n4981		7	10	0	#219
n4986		7	7	0	#220
n4991		4	10	0	#221
n4971		9	6	0	#222
n5076		12	5	0	#223
n5071		8	10	0	#224
n5061		12	6	0	#225
n5051		12	7	0	#226
n5041		11	9	0	#227
n5036		8	11	0	#228
n5016		5	8	0	#229
n3497_1		12	19	0	#230
n1401		8	17	0	#231
out:top^rf_dataw~16	0	9	0	#232
out:top^icpu_adr_o~15	7	26	7	#233
out:top^dcpu_adr_o~18	24	0	1	#234
top^du_read	26	7	3	#235
top^du_write	26	6	5	#236
top^du_addr~15	19	26	7	#237
top^du_addr~14	15	26	7	#238
top^du_addr~13	14	26	5	#239
top^du_addr~12	20	26	6	#240
top^du_addr~11	26	14	3	#241
top^spr_addr~6	17	5	0	#242
top^spr_addr~5	25	5	0	#243
n4059		19	8	0	#244
n2676		11	15	0	#245
n3151		9	19	0	#246
n3191		11	19	0	#247
n2706		5	18	0	#248
n4321		11	8	0	#249
n2746		5	14	0	#250
n3671		11	7	0	#251
n2751		8	12	0	#252
n5241		9	13	0	#253
n4136		4	11	0	#254
n1506		7	20	0	#255
out:top^rf_dataw~15	4	0	6	#256
out:top^rf_dataw~14	18	0	3	#257
out:top^icpu_adr_o~13	4	0	3	#258
out:top^dcpu_adr_o~17	26	10	2	#259
top^dcpu_adr_o~17	24	10	0	#260
top^du_addr~9	11	0	3	#261
top^du_addr~8	11	0	0	#262
top^du_addr~7	4	0	2	#263
top^du_addr~6	18	0	2	#264
top^du_addr~5	26	3	2	#265
n4453		21	8	0	#266
top.or1200_rf+or1200_rf^MULTI_PORT_MUX~1103^MUX_2~8443	9	14	0	#267
n3131		13	18	0	#268
out:top^icpu_adr_o~12	0	18	6	#269
out:top^dcpu_adr_o~16	26	10	4	#270
out:top^icpu_adr_o~14	0	18	5	#271
top^du_addr~10	7	0	1	#272
n4415		19	7	0	#273
n3537		15	9	0	#274
n3725		13	19	0	#275
n3542_1		4	14	0	#276
out:top^rf_dataw~13	13	0	0	#277
out:top^icpu_adr_o~3	0	21	3	#278
out:top^icpu_adr_o~11	6	26	1	#279
out:top^icpu_adr_o~7	6	26	5	#280
out:top^icpu_adr_o~4	0	21	4	#281
out:top^dcpu_adr_o~15	17	0	4	#282
top^dcpu_adr_o~15	16	5	0	#283
top^du_addr~4	9	26	4	#284
top^du_addr~3	0	20	0	#285
top^du_addr~2	0	8	5	#286
n4378		23	9	0	#287
n4361_1		21	6	0	#288
n4538		19	6	0	#289
n4504		20	6	0	#290
n4071		7	9	0	#291
n3547_1		11	12	0	#292
out:top^icpu_adr_o~10	4	26	1	#293
out:top^icpu_adr_o~9	11	26	3	#294
out:top^icpu_adr_o~8	0	21	1	#295
out:top^icpu_adr_o~6	6	26	4	#296
out:top^icpu_adr_o~5	11	26	2	#297
out:top^icpu_adr_o~2	11	26	4	#298
out:top^icpu_adr_o~1	1	26	0	#299
out:top^icpu_adr_o~0	10	26	6	#300
out:top^rf_dataw~12	5	0	2	#301
top^rf_dataw~12	11	6	0	#302
out:top^du_except~11	5	26	4	#303
out:top^dcpu_adr_o~14	26	9	6	#304
n4787_1		23	10	0	#305
top^du_addr~0	26	14	5	#306
n4346_1		20	5	0	#307
top^du_stall	8	0	3	#308
n4992_1		21	5	0	#309
n3499		13	14	0	#310
out:top^du_except~12	8	26	5	#311
out:top^rf_dataw~11	13	0	4	#312
out:top^dcpu_adr_o~13	0	3	3	#313
top^dcpu_ack_i	0	9	4	#314
n3998		16	6	0	#315
top^icpu_err_i	0	5	5	#316
top^icpu_ack_i	0	5	7	#317
n4994		24	20	0	#318
n3516_1		12	9	0	#319
out:top^rf_dataw~10	13	0	7	#320
out:top^rf_dataw~9	8	0	1	#321
top^rf_dataw~9	9	7	0	#322
out:top^dcpu_adr_o~12	0	14	6	#323
top^dcpu_tag_i~3	14	0	1	#324
top^dcpu_tag_i~2	13	0	6	#325
top^dcpu_tag_i~1	13	0	3	#326
top^dcpu_err_i	14	0	6	#327
top^du_addr~1	0	21	2	#328
n4281_1		25	10	0	#329
n4069		15	5	0	#330
n3778		16	20	0	#331
n3746_1		13	6	0	#332
top^dcpu_tag_i~0	20	0	2	#333
top^dcpu_rty_i	0	8	6	#334
out:top^rf_dataw~0	0	9	7	#335
top^rf_dataw~0	9	9	0	#336
out:top^rf_dataw~1	0	3	4	#337
n4999		21	19	0	#338
n5578		20	18	0	#339
n3535		11	18	0	#340
out:top^du_dat_cpu~0	8	0	4	#341
n5856		12	17	0	#342
out:top^rf_dataw~3	26	8	0	#343
out:top^rf_dataw~4	12	0	5	#344
out:top^dcpu_adr_o~11	26	10	1	#345
top.or1200_mult_mac+or1200_mult_mac^MULTI_PORT_MUX~1910^MUX_2~11958	24	9	0	#346
top^du_addr~29	26	2	4	#347
top^du_addr~26	17	26	7	#348
top^du_addr~25	26	2	3	#349
top^du_addr~20	17	26	6	#350
top^du_addr~19	17	26	4	#351
top^du_addr~18	26	3	6	#352
top^du_addr~16	26	3	4	#353
n3920		25	18	0	#354
n3885		25	20	0	#355
n3860		25	17	0	#356
n3815		21	20	0	#357
top^du_dsr~9	0	4	6	#358
top^du_dsr~6	2	0	5	#359
top^du_dsr~3	0	4	5	#360
n5895		12	8	0	#361
out:top^rf_dataw~5	26	7	1	#362
out:top^rf_dataw~8	26	10	6	#363
out:top^rf_dataw~7	10	0	1	#364
out:top^dcpu_adr_o~10	26	10	0	#365
top^du_addr~31	3	26	3	#366
top^du_addr~30	26	2	2	#367
top^du_addr~28	26	2	6	#368
top^du_addr~27	17	26	1	#369
top^du_addr~24	18	0	4	#370
top^du_addr~23	26	2	7	#371
top^du_addr~22	18	0	6	#372
top^du_addr~21	18	0	0	#373
top^du_addr~17	18	0	5	#374
n3830		11	5	0	#375
n4560		11	13	0	#376
n3831		12	15	0	#377
top^du_dsr~8	20	0	7	#378
top^du_dsr~2	26	3	1	#379
n4946_1		12	14	0	#380
out:top^rf_dataw~2	0	7	3	#381
n3936		8	6	0	#382
out:top^rf_dataw~6	11	0	4	#383
out:top^du_except~1	20	0	5	#384
out:top^du_except~0	0	14	0	#385
out:top^dcpu_adr_o~9	26	10	5	#386
top^du_dsr~5	19	0	7	#387
top^du_dsr~1	20	0	6	#388
top^sig_tick	7	26	5	#389
top^sig_int	4	26	5	#390
top^du_dsr~4	0	21	5	#391
top^du_dat_du~27	26	14	7	#392
out:top^du_dat_cpu~15	26	21	3	#393
out:top^du_dat_cpu~13	26	21	0	#394
out:top^du_dat_cpu~1	6	26	3	#395
out:top^du_dat_cpu~23	11	26	6	#396
out:top^du_dat_cpu~25	15	0	2	#397
out:top^du_dat_cpu~24	11	26	5	#398
out:top^du_dat_cpu~31	17	26	3	#399
out:top^du_dat_cpu~30	12	26	7	#400
out:top^du_dat_cpu~29	24	26	7	#401
out:top^du_dat_cpu~28	14	26	3	#402
out:top^du_dat_cpu~27	10	26	3	#403
out:top^du_dat_cpu~26	11	26	7	#404
out:top^du_dat_cpu~22	11	26	0	#405
out:top^du_dat_cpu~21	21	0	2	#406
out:top^du_dat_cpu~20	21	0	4	#407
out:top^du_dat_cpu~19	22	26	2	#408
out:top^du_dat_cpu~18	12	26	1	#409
out:top^du_dat_cpu~17	12	26	4	#410
out:top^du_dat_cpu~16	26	16	2	#411
out:top^du_dat_cpu~14	22	0	3	#412
out:top^du_dat_cpu~12	0	5	2	#413
out:top^du_dat_cpu~11	26	15	0	#414
out:top^du_dat_cpu~10	21	0	1	#415
out:top^du_dat_cpu~9	11	26	1	#416
out:top^du_dat_cpu~8	23	26	2	#417
out:top^du_dat_cpu~7	23	26	7	#418
out:top^du_dat_cpu~6	22	0	4	#419
out:top^du_dat_cpu~5	26	6	6	#420
out:top^du_dat_cpu~4	21	0	7	#421
out:top^du_dat_cpu~3	22	0	1	#422
out:top^du_dat_cpu~2	22	0	2	#423
top^du_dat_cpu~2	21	4	0	#424
out:top^ex_freeze	13	0	5	#425
out:top^dcpu_adr_o~8	15	0	5	#426
top^dcpu_dat_i~31	0	7	4	#427
top^dcpu_dat_i~23	9	0	3	#428
top^dcpu_dat_i~15	9	0	4	#429
top^spr_dat_tt~27	18	26	2	#430
top^spr_dat_tt~25	14	0	7	#431
top^spr_dat_tt~24	26	9	7	#432
top^spr_dat_tt~23	26	8	1	#433
top^spr_dat_pm~19	26	19	0	#434
top^spr_dat_tt~22	26	9	3	#435
top^spr_dat_tt~21	26	18	3	#436
top^spr_dat_tt~20	26	18	0	#437
top^spr_dat_tt~19	26	18	5	#438
top^spr_dat_tt~18	26	18	7	#439
top^spr_dat_tt~17	26	15	3	#440
top^spr_dat_pm~20	26	17	1	#441
top^spr_dat_tt~14	26	20	0	#442
top^spr_dat_tt~9	26	17	5	#443
top^spr_dat_pm~21	26	18	2	#444
top^spr_dat_tt~0	9	26	0	#445
top^spr_dat_pic~27	18	26	5	#446
top^spr_dat_pic~25	15	0	0	#447
top^spr_dat_pm~17	26	20	7	#448
top^spr_dat_pic~24	26	9	0	#449
top^spr_dat_pic~23	26	9	5	#450
top^spr_dat_pic~22	26	8	5	#451
top^spr_dat_pic~21	26	18	1	#452
top^spr_dat_pic~20	26	19	7	#453
top^spr_dat_pic~19	26	19	5	#454
top^spr_dat_pic~18	26	18	4	#455
top^spr_dat_pic~17	26	19	1	#456
top^spr_dat_pic~14	26	20	2	#457
top^spr_dat_pic~9	26	16	0	#458
top^spr_dat_du~0	10	26	7	#459
top^spr_dat_immu~0	10	26	0	#460
top^spr_dat_pm~18	26	18	6	#461
top^spr_dat_pm~27	17	26	2	#462
top^spr_dat_pm~24	26	9	1	#463
top^spr_dat_pm~25	16	0	6	#464
top^spr_dat_pm~23	26	9	4	#465
top^spr_dat_pm~22	26	8	6	#466
top^spr_dat_pm~14	26	20	3	#467
top^spr_dat_pm~9	26	17	7	#468
top^dcpu_dat_i~7	9	0	7	#469
top^spr_dat_pic~0	22	26	0	#470
top^spr_dat_du~27	18	26	7	#471
top^spr_dat_du~24	0	21	7	#472
top^spr_dat_du~25	15	0	1	#473
top^spr_dat_du~23	26	15	1	#474
top^spr_dat_du~22	7	26	0	#475
top^spr_dat_du~21	26	16	1	#476
top^spr_dat_du~20	10	26	2	#477
top^spr_dat_du~19	10	26	4	#478
top^spr_dat_du~18	26	17	3	#479
top^spr_dat_du~17	3	26	0	#480
top^spr_dat_du~14	18	26	4	#481
top^spr_dat_du~9	21	26	6	#482
top^spr_dat_dmmu~27	18	26	0	#483
top^spr_dat_dmmu~25	19	0	1	#484
top^spr_dat_dmmu~24	0	19	2	#485
top^spr_dat_dmmu~23	26	15	5	#486
top^spr_dat_dmmu~22	10	26	1	#487
top^spr_dat_dmmu~21	26	16	5	#488
top^spr_dat_dmmu~20	10	26	5	#489
top^spr_dat_dmmu~19	7	26	6	#490
top^spr_dat_dmmu~18	26	17	0	#491
top^spr_dat_dmmu~17	3	26	5	#492
top^spr_dat_dmmu~14	18	26	3	#493
top^spr_dat_dmmu~9	18	26	6	#494
top^spr_dat_pm~0	23	26	6	#495
top^dcpu_dat_i~29	9	0	6	#496
top^dcpu_dat_i~13	8	0	7	#497
top^dcpu_dat_i~30	11	0	2	#498
top^dcpu_dat_i~28	11	0	6	#499
top^dcpu_dat_i~14	10	0	5	#500
top^dcpu_dat_i~12	7	0	3	#501
top^du_dsr~13	26	2	5	#502
top^du_dsr~11	20	0	0	#503
top^du_dsr~7	2	26	5	#504
top^du_dat_du~20	6	0	1	#505
top^du_dat_du~19	7	26	2	#506
top^du_dat_du~18	6	26	6	#507
top^du_dat_du~17	20	26	5	#508
top^du_dat_du~16	26	13	3	#509
top^du_dat_du~15	26	11	5	#510
top^du_dat_du~10	26	6	1	#511
top^du_dat_du~8	26	11	2	#512
top^du_dat_du~31	7	26	3	#513
top^du_dat_du~30	14	26	6	#514
top^du_dat_du~29	26	12	4	#515
top^du_dat_du~28	26	14	4	#516
top^du_dat_du~26	12	26	6	#517
top^du_dat_du~25	16	0	5	#518
top^du_dat_du~24	14	0	4	#519
top^du_dat_du~23	0	17	3	#520
top^du_dat_du~22	8	26	6	#521
top^du_dat_du~21	4	0	1	#522
top^icpu_dat_i~27	0	2	6	#523
top^icpu_dat_i~26	1	0	5	#524
top^icpu_dat_i~28	0	3	2	#525
top^du_dat_du~14	22	0	6	#526
top^du_dat_du~13	26	7	4	#527
top^du_dat_du~12	7	0	2	#528
top^du_dat_du~11	26	15	7	#529
top^du_dat_du~3	21	0	6	#530
top^du_dat_du~7	21	26	2	#531
top^du_dat_du~6	23	0	2	#532
top^du_dat_du~4	20	0	3	#533
out:top^dcpu_sel_o~2	0	10	6	#534
out:top^dcpu_adr_o~7	26	10	3	#535
top^spr_dat_tt~31	19	26	3	#536
top^spr_dat_tt~30	13	26	7	#537
top^spr_dat_tt~29	24	26	0	#538
top^spr_dat_tt~28	15	26	4	#539
top^spr_dat_tt~26	26	7	0	#540
top^spr_dat_tt~16	26	12	3	#541
top^spr_dat_tt~15	26	22	1	#542
top^spr_dat_tt~13	26	21	5	#543
top^spr_dat_tt~12	10	0	4	#544
top^spr_dat_tt~3	7	0	6	#545
top^spr_dat_tt~2	26	8	7	#546
top^spr_dat_tt~1	20	26	4	#547
top^spr_dat_pic~31	19	26	5	#548
top^spr_dat_pic~30	13	26	2	#549
top^spr_dat_pic~29	26	19	2	#550
top^spr_dat_pic~28	15	26	1	#551
top^spr_dat_pic~26	26	7	6	#552
top^spr_dat_pic~16	26	21	2	#553
top^spr_dat_pic~15	26	22	0	#554
top^spr_dat_pic~13	26	20	6	#555
top^spr_dat_pic~12	0	4	2	#556
top^spr_dat_pic~3	3	0	2	#557
top^spr_dat_pic~2	26	8	4	#558
top^spr_dat_pic~1	20	26	0	#559
top^dcpu_dat_i~25	0	6	4	#560
top^spr_dat_immu~27	19	26	6	#561
top^spr_dat_immu~25	14	0	2	#562
top^spr_dat_immu~24	26	16	7	#563
top^spr_dat_immu~23	26	14	0	#564
top^spr_dat_immu~22	26	15	6	#565
top^spr_dat_immu~21	26	16	4	#566
top^spr_dat_immu~20	26	17	4	#567
top^spr_dat_immu~19	26	16	6	#568
top^spr_dat_immu~18	26	17	6	#569
top^spr_dat_immu~17	26	13	6	#570
top^spr_dat_immu~15	26	20	4	#571
top^spr_dat_immu~14	26	16	3	#572
top^spr_dat_immu~13	26	20	5	#573
top^spr_dat_immu~9	26	13	4	#574
top^dcpu_dat_i~9	0	10	3	#575
top^spr_dat_dmmu~0	14	26	1	#576
top^spr_dat_pm~30	14	26	2	#577
top^spr_dat_pm~31	17	26	5	#578
top^spr_dat_pm~29	26	19	4	#579
top^spr_dat_pm~28	15	26	2	#580
top^spr_dat_pm~26	26	8	3	#581
top^spr_dat_pm~16	26	21	6	#582
top^spr_dat_pm~15	26	22	4	#583
top^spr_dat_pm~13	26	20	1	#584
top^spr_dat_pm~12	3	0	5	#585
top^spr_dat_pm~3	0	5	3	#586
top^spr_dat_pm~2	26	7	2	#587
top^spr_dat_pm~1	20	26	7	#588
top^dcpu_dat_i~27	0	19	5	#589
top^dcpu_dat_i~24	9	0	0	#590
top^spr_dat_tt~11	26	14	1	#591
top^spr_dat_tt~10	26	14	6	#592
top^spr_dat_tt~8	22	26	7	#593
top^spr_dat_tt~7	21	26	1	#594
top^spr_dat_tt~6	3	0	3	#595
top^spr_dat_tt~5	5	0	5	#596
top^spr_dat_tt~4	0	4	3	#597
top^spr_dat_pic~11	26	12	2	#598
top^spr_dat_pic~10	26	15	4	#599
top^spr_dat_pic~8	22	26	3	#600
top^spr_dat_pic~7	23	26	1	#601
top^spr_dat_pic~6	10	0	2	#602
top^spr_dat_pic~5	10	0	0	#603
top^spr_dat_pic~4	3	0	7	#604
top^spr_dat_du~31	16	26	2	#605
top^spr_dat_du~30	13	26	6	#606
top^spr_dat_du~29	23	26	0	#607
top^spr_dat_du~28	15	26	6	#608
top^spr_dat_du~26	20	26	2	#609
top^spr_dat_du~16	7	26	4	#610
top^spr_dat_du~12	7	0	5	#611
top^dcpu_dat_i~26	0	7	6	#612
top^spr_dat_du~3	3	0	6	#613
top^spr_dat_du~2	14	26	0	#614
top^spr_dat_du~1	20	26	1	#615
top^dcpu_dat_i~22	12	0	2	#616
top^dcpu_dat_i~21	8	0	2	#617
top^dcpu_dat_i~19	0	9	2	#618
top^dcpu_dat_i~20	9	0	1	#619
top^dcpu_dat_i~18	9	0	2	#620
top^dcpu_dat_i~17	0	9	5	#621
top^dcpu_dat_i~11	8	0	5	#622
top^dcpu_dat_i~10	0	7	2	#623
top^dcpu_dat_i~8	0	8	7	#624
top^spr_dat_dmmu~31	16	26	0	#625
top^spr_dat_dmmu~30	13	26	0	#626
top^spr_dat_dmmu~29	22	26	5	#627
top^spr_dat_dmmu~28	15	26	3	#628
top^spr_dat_dmmu~26	26	15	2	#629
top^spr_dat_dmmu~16	7	26	1	#630
top^spr_dat_dmmu~15	26	23	1	#631
top^spr_dat_dmmu~12	10	0	6	#632
top^spr_dat_dmmu~13	26	21	4	#633
top^spr_dat_dmmu~3	10	0	3	#634
top^spr_dat_dmmu~2	9	26	5	#635
top^spr_dat_dmmu~1	23	26	3	#636
top^spr_dat_pm~11	26	14	2	#637
top^spr_dat_pm~10	26	17	2	#638
top^spr_dat_pm~8	22	26	6	#639
top^spr_dat_pm~7	24	26	2	#640
top^spr_dat_pm~6	3	0	0	#641
top^spr_dat_pm~5	7	0	7	#642
top^spr_dat_pm~4	7	0	4	#643
top^spr_dat_du~11	26	23	5	#644
top^spr_dat_du~10	20	0	1	#645
top^spr_dat_du~8	22	26	4	#646
top^spr_dat_du~7	21	26	4	#647
top^spr_dat_du~6	21	26	0	#648
top^spr_dat_du~5	26	19	6	#649
top^spr_dat_du~4	17	26	0	#650
top^dcpu_dat_i~5	0	5	4	#651
top^spr_dat_dmmu~8	22	26	1	#652
top^spr_dat_dmmu~11	26	22	3	#653
top^spr_dat_dmmu~10	21	0	5	#654
top^spr_dat_dmmu~7	23	26	4	#655
top^spr_dat_dmmu~6	26	19	3	#656
top^spr_dat_dmmu~5	19	26	4	#657
top^spr_dat_dmmu~4	19	26	0	#658
top^dcpu_dat_i~6	12	0	4	#659
top^dcpu_dat_i~4	12	0	0	#660
top^du_dat_du~5	24	0	2	#661
top^du_dat_du~2	24	0	7	#662
top^du_dat_du~1	0	22	1	#663
top^du_dat_du~0	0	3	6	#664
top^icpu_dat_i~30	0	7	7	#665
top^icpu_dat_i~31	1	0	6	#666
top^icpu_dat_i~29	0	8	0	#667
top^du_dat_du~9	18	0	1	#668
out:top^dcpu_dat_o~31	7	0	0	#669
out:top^dcpu_dat_o~30	19	0	5	#670
out:top^dcpu_dat_o~29	17	0	1	#671
out:top^dcpu_dat_o~28	0	6	5	#672
out:top^dcpu_dat_o~27	0	3	5	#673
out:top^dcpu_dat_o~26	6	0	0	#674
out:top^dcpu_dat_o~25	25	0	5	#675
out:top^dcpu_dat_o~24	0	4	0	#676
out:top^spr_cs~9	26	13	1	#677
out:top^spr_cs~10	26	13	0	#678
out:top^spr_cs~8	26	13	2	#679
out:top^spr_cs~6	26	12	1	#680
out:top^spr_cs~5	26	13	5	#681
out:top^du_except~6	13	0	2	#682
out:top^dcpu_dat_o~22	0	12	2	#683
out:top^dcpu_dat_o~23	17	0	3	#684
out:top^dcpu_dat_o~20	23	0	7	#685
out:top^dcpu_dat_o~16	15	0	6	#686
out:top^dcpu_dat_o~21	21	0	3	#687
out:top^dcpu_dat_o~19	0	9	3	#688
out:top^dcpu_dat_o~18	17	0	2	#689
out:top^dcpu_dat_o~17	15	0	7	#690
out:top^dcpu_dat_o~15	16	0	7	#691
out:top^dcpu_dat_o~14	16	0	0	#692
out:top^dcpu_dat_o~13	6	0	4	#693
out:top^dcpu_dat_o~12	0	3	1	#694
out:top^dcpu_dat_o~11	16	0	2	#695
out:top^dcpu_dat_o~10	18	0	7	#696
out:top^dcpu_dat_o~9	17	0	0	#697
out:top^dcpu_dat_o~8	16	0	4	#698
out:top^dcpu_tag_o~0	0	7	5	#699
out:top^dcpu_sel_o~0	0	12	5	#700
out:top^dcpu_cycstb_o	0	4	7	#701
out:top^dcpu_adr_o~6	17	0	5	#702
out:top^dcpu_adr_o~5	17	0	7	#703
out:top^spr_cs~31	26	24	3	#704
out:top^spr_cs~30	26	24	4	#705
out:top^spr_cs~29	26	24	7	#706
out:top^spr_cs~28	26	24	2	#707
out:top^spr_cs~27	26	22	5	#708
out:top^spr_cs~26	24	26	5	#709
out:top^spr_cs~25	26	22	2	#710
out:top^spr_cs~24	26	24	6	#711
out:top^spr_cs~23	26	24	5	#712
out:top^spr_cs~22	24	26	3	#713
out:top^spr_cs~21	26	23	3	#714
out:top^spr_cs~20	26	25	5	#715
out:top^spr_cs~19	24	26	6	#716
out:top^spr_cs~18	26	23	4	#717
out:top^spr_cs~17	24	26	4	#718
out:top^spr_cs~16	26	21	7	#719
out:top^spr_cs~15	23	0	0	#720
out:top^spr_cs~14	26	1	6	#721
out:top^spr_cs~13	22	0	7	#722
out:top^spr_cs~12	23	0	6	#723
out:top^spr_cs~11	22	0	5	#724
out:top^spr_cs~7	23	0	1	#725
out:top^spr_cs~4	23	0	3	#726
out:top^spr_cs~3	22	0	0	#727
out:top^spr_cs~2	23	0	5	#728
out:top^spr_cs~1	26	24	1	#729
out:top^spr_cs~0	12	26	0	#730
top^spr_cs~31	25	24	0	#731
out:top^spr_dat_npc~31	0	22	6	#732
out:top^spr_dat_npc~30	0	18	0	#733
out:top^spr_dat_npc~29	0	19	6	#734
out:top^spr_dat_npc~28	0	17	5	#735
out:top^spr_dat_npc~27	0	20	1	#736
out:top^spr_dat_npc~26	0	23	3	#737
out:top^spr_dat_npc~25	0	17	2	#738
out:top^spr_dat_npc~24	2	26	2	#739
out:top^spr_dat_npc~23	0	15	2	#740
out:top^spr_dat_npc~22	0	23	4	#741
out:top^spr_dat_npc~21	0	11	0	#742
out:top^spr_dat_npc~20	0	14	1	#743
out:top^spr_dat_npc~19	0	14	4	#744
out:top^spr_dat_npc~18	4	26	7	#745
out:top^spr_dat_npc~17	5	26	7	#746
out:top^spr_dat_npc~16	3	26	6	#747
out:top^spr_dat_npc~15	0	23	5	#748
out:top^spr_dat_npc~14	3	26	1	#749
out:top^spr_dat_npc~13	0	12	1	#750
out:top^spr_dat_npc~12	0	24	5	#751
out:top^spr_dat_npc~11	0	15	1	#752
out:top^spr_dat_npc~10	0	23	2	#753
out:top^spr_dat_npc~9	8	26	3	#754
out:top^spr_dat_npc~8	9	26	6	#755
out:top^spr_dat_npc~7	0	11	1	#756
out:top^spr_dat_npc~6	0	21	6	#757
out:top^spr_dat_npc~5	0	22	2	#758
out:top^spr_dat_npc~4	0	19	4	#759
out:top^spr_dat_npc~3	0	14	5	#760
out:top^spr_dat_npc~1	2	26	6	#761
out:top^spr_dat_npc~2	5	26	6	#762
out:top^spr_dat_npc~0	5	26	2	#763
top^spr_dat_du~15	26	23	7	#764
top^spr_dat_du~13	26	21	1	#765
top^spr_dat_immu~31	16	26	7	#766
top^spr_dat_immu~30	13	26	5	#767
top^spr_dat_immu~29	26	22	6	#768
top^spr_dat_immu~28	15	26	0	#769
top^spr_dat_immu~26	26	13	7	#770
top^spr_dat_immu~16	26	22	7	#771
top^spr_dat_immu~12	0	4	4	#772
top^spr_dat_immu~3	3	0	1	#773
top^spr_dat_immu~2	5	26	3	#774
top^spr_dat_immu~1	20	26	3	#775
top^dcpu_dat_i~16	0	9	6	#776
top^spr_dat_immu~11	26	12	6	#777
top^spr_dat_immu~10	21	0	0	#778
top^spr_dat_immu~8	24	26	1	#779
top^spr_dat_immu~7	21	26	7	#780
top^spr_dat_immu~6	12	0	7	#781
top^spr_dat_immu~5	19	26	2	#782
top^spr_dat_immu~4	12	0	6	#783
top^dcpu_dat_i~3	2	0	4	#784
top^dcpu_dat_i~2	5	0	0	#785
top^dcpu_dat_i~1	0	13	5	#786
top^dcpu_dat_i~0	0	9	1	#787
out:top^dcpu_sel_o~3	6	0	3	#788
out:top^dcpu_sel_o~1	0	6	6	#789
out:top^dcpu_adr_o~4	16	26	4	#790
out:top^dcpu_adr_o~3	26	25	1	#791
top^icpu_dat_i~20	6	0	5	#792
top^icpu_dat_i~19	0	2	3	#793
top^icpu_dat_i~18	5	0	1	#794
top^icpu_dat_i~17	2	0	0	#795
top^icpu_dat_i~16	0	2	1	#796
top^rst		26	6	7	#797
top^icpu_rty_i	0	22	7	#798
top^icpu_tag_i~3	2	0	2	#799
top^icpu_tag_i~2	0	1	7	#800
top^icpu_tag_i~0	2	0	1	#801
top^icpu_dat_i~0	0	11	4	#802
top^icpu_dat_i~4	6	0	2	#803
top^icpu_dat_i~25	0	3	7	#804
top^icpu_dat_i~24	0	2	0	#805
top^icpu_dat_i~10	4	0	7	#806
top^icpu_dat_i~23	0	13	2	#807
top^icpu_dat_i~22	5	0	4	#808
top^icpu_dat_i~9	4	0	5	#809
top^icpu_dat_i~3	0	8	1	#810
top^icpu_dat_i~21	0	8	3	#811
top^icpu_dat_i~8	0	6	3	#812
top^icpu_dat_i~7	0	5	0	#813
top^icpu_dat_i~2	0	1	1	#814
top^icpu_dat_i~6	0	2	7	#815
top^icpu_tag_i~1	2	0	7	#816
top^icpu_dat_i~5	6	0	6	#817
top^icpu_dat_i~1	0	12	3	#818
top^icpu_dat_i~12	0	4	1	#819
top^icpu_dat_i~11	5	0	3	#820
top^icpu_dat_i~15	0	3	0	#821
top^icpu_dat_i~14	1	0	7	#822
top^icpu_dat_i~13	3	0	4	#823
out:top^du_except~3	24	0	3	#824
out:top^du_except~5	13	0	1	#825
out:top^du_except~4	19	0	3	#826
out:top^dcpu_adr_o~2	26	12	7	#827
out:top^spr_we	26	23	2	#828
out:top^dcpu_adr_o~1	15	0	4	#829
out:top^spr_addr~5	26	3	5	#830
out:top^spr_addr~15	26	6	2	#831
out:top^spr_addr~14	26	3	0	#832
out:top^spr_addr~13	26	4	4	#833
out:top^spr_addr~12	26	4	2	#834
out:top^spr_addr~11	26	4	7	#835
out:top^spr_addr~10	11	0	5	#836
out:top^spr_addr~9	12	0	3	#837
out:top^spr_addr~8	0	2	5	#838
out:top^spr_addr~7	5	0	7	#839
out:top^spr_addr~6	14	0	3	#840
out:top^spr_addr~4	26	5	1	#841
out:top^spr_addr~3	0	20	5	#842
out:top^spr_addr~2	0	8	2	#843
out:top^spr_addr~1	8	26	2	#844
out:top^spr_addr~0	26	6	4	#845
out:top^dcpu_adr_o~0	0	5	6	#846
out:top^du_except~10	0	2	2	#847
out:top^du_except~9	0	1	4	#848
out:top^du_except~8	23	0	4	#849
out:top^du_except~7	0	2	4	#850
out:top^icpu_cycstb_o	6	26	0	#851
out:top^spr_dat_cpu~31	6	26	2	#852
out:top^spr_dat_cpu~30	13	26	3	#853
out:top^spr_dat_cpu~29	21	26	5	#854
out:top^spr_dat_cpu~28	13	26	1	#855
out:top^spr_dat_cpu~27	12	26	3	#856
out:top^spr_dat_cpu~26	0	19	3	#857
out:top^spr_dat_cpu~25	16	0	3	#858
out:top^spr_dat_cpu~24	15	0	3	#859
out:top^spr_dat_cpu~23	12	0	1	#860
out:top^spr_dat_cpu~22	9	26	1	#861
out:top^spr_dat_cpu~21	6	0	7	#862
out:top^spr_dat_cpu~20	0	12	7	#863
out:top^spr_dat_cpu~19	0	13	0	#864
out:top^spr_dat_cpu~18	0	18	4	#865
out:top^spr_dat_cpu~17	12	26	5	#866
out:top^spr_dat_cpu~16	26	23	6	#867
out:top^spr_dat_cpu~15	26	23	0	#868
out:top^spr_dat_cpu~14	24	0	4	#869
out:top^spr_dat_cpu~13	26	25	3	#870
out:top^spr_dat_cpu~12	9	0	5	#871
out:top^spr_dat_cpu~11	26	12	0	#872
out:top^spr_dat_cpu~10	24	0	6	#873
out:top^spr_dat_cpu~9	2	26	1	#874
out:top^spr_dat_cpu~8	23	26	5	#875
out:top^spr_dat_cpu~7	21	26	3	#876
out:top^spr_dat_cpu~6	24	0	0	#877
out:top^spr_dat_cpu~5	26	6	3	#878
out:top^spr_dat_cpu~4	15	26	5	#879
out:top^spr_dat_cpu~3	19	26	1	#880
out:top^spr_dat_cpu~2	25	0	2	#881
out:top^spr_dat_cpu~1	4	26	6	#882
out:top^spr_dat_cpu~0	9	26	3	#883
out:top^spr_addr~31	4	26	2	#884
out:top^spr_addr~30	26	1	1	#885
out:top^spr_addr~29	26	1	4	#886
out:top^spr_addr~28	26	2	1	#887
out:top^spr_addr~27	16	26	5	#888
out:top^spr_addr~26	16	26	6	#889
out:top^spr_addr~25	26	2	0	#890
out:top^spr_addr~24	25	0	6	#891
out:top^spr_addr~23	26	1	5	#892
out:top^spr_addr~22	19	0	4	#893
out:top^spr_addr~21	17	0	6	#894
out:top^spr_addr~20	16	26	1	#895
out:top^spr_addr~19	16	26	3	#896
out:top^spr_addr~18	26	1	0	#897
out:top^spr_addr~17	19	0	6	#898
out:top^spr_addr~16	26	1	7	#899
top^icpu_adr_i~25	0	16	4	#900
top^icpu_adr_i~24	0	23	0	#901
top^icpu_adr_i~23	0	15	5	#902
top^icpu_adr_i~22	3	26	2	#903
top^icpu_adr_i~21	4	0	0	#904
top^icpu_adr_i~20	0	13	3	#905
top^icpu_adr_i~19	0	13	6	#906
top^icpu_adr_i~18	3	26	4	#907
top^icpu_adr_i~17	9	26	7	#908
top^icpu_adr_i~16	0	22	0	#909
top^icpu_adr_i~15	0	21	0	#910
top^icpu_adr_i~14	0	18	3	#911
top^icpu_adr_i~10	0	20	3	#912
top^icpu_adr_i~13	0	19	1	#913
top^icpu_adr_i~12	0	23	6	#914
top^icpu_adr_i~11	0	20	7	#915
top^icpu_adr_i~9	0	24	7	#916
top^icpu_adr_i~8	0	25	6	#917
top^icpu_adr_i~7	0	22	4	#918
top^icpu_adr_i~6	2	26	7	#919
top^icpu_adr_i~5	0	24	6	#920
top^icpu_adr_i~4	0	23	7	#921
top^icpu_adr_i~3	0	24	4	#922
top^icpu_adr_i~2	8	26	0	#923
top^icpu_adr_i~0	4	26	4	#924
top^icpu_adr_i~1	0	20	2	#925
top^du_hwbkpt	19	0	0	#926
top^icpu_adr_i~31	0	22	5	#927
top^icpu_adr_i~30	0	16	2	#928
top^icpu_adr_i~29	1	26	6	#929
top^icpu_adr_i~28	0	17	7	#930
top^icpu_adr_i~27	0	22	3	#931
top^icpu_adr_i~26	2	26	0	#932
out:top^branch_op~2	0	10	2	#933
out:top^id_pc~18	4	26	0	#934
out:top^branch_op~1	0	10	1	#935
out:top^branch_op~0	0	10	0	#936
out:top^id_pc~31	5	26	1	#937
out:top^id_pc~30	0	24	0	#938
out:top^id_pc~29	3	26	7	#939
out:top^id_pc~28	0	24	3	#940
out:top^id_pc~27	1	26	7	#941
out:top^id_pc~26	0	24	1	#942
out:top^id_pc~25	0	16	5	#943
out:top^id_pc~24	0	16	0	#944
out:top^id_pc~23	0	15	3	#945
out:top^id_pc~22	0	18	1	#946
out:top^id_pc~21	2	0	3	#947
out:top^id_pc~20	0	14	2	#948
out:top^id_pc~19	0	15	4	#949
out:top^ex_insn~19	2	0	6	#950
out:top^id_pc~17	1	26	5	#951
out:top^id_pc~16	0	18	7	#952
out:top^id_pc~15	0	24	2	#953
out:top^id_pc~14	0	25	0	#954
out:top^id_pc~13	0	11	6	#955
out:top^id_pc~12	5	26	5	#956
out:top^id_pc~11	0	11	5	#957
out:top^id_pc~10	2	26	4	#958
out:top^id_pc~9	26	11	3	#959
out:top^id_pc~8	5	0	6	#960
out:top^id_pc~7	0	8	4	#961
out:top^id_pc~6	2	26	3	#962
out:top^id_pc~5	12	26	2	#963
out:top^id_pc~4	1	26	1	#964
out:top^id_pc~3	1	26	2	#965
out:top^id_pc~2	0	23	1	#966
out:top^id_pc~1	1	26	3	#967
out:top^id_pc~0	8	26	4	#968
out:top^ex_insn~31	0	12	4	#969
out:top^ex_insn~30	0	11	2	#970
out:top^ex_insn~29	0	1	3	#971
out:top^ex_insn~28	0	6	0	#972
out:top^ex_insn~27	0	1	2	#973
out:top^ex_insn~26	0	6	7	#974
out:top^ex_insn~25	0	20	6	#975
out:top^ex_insn~24	26	9	2	#976
out:top^ex_insn~23	0	12	0	#977
out:top^ex_insn~22	0	16	3	#978
out:top^ex_insn~21	26	10	7	#979
out:top^ex_insn~20	0	20	4	#980
out:top^ex_insn~18	0	7	0	#981
out:top^ex_insn~17	0	14	7	#982
out:top^ex_insn~16	0	17	0	#983
out:top^ex_insn~15	26	4	1	#984
out:top^ex_insn~14	26	11	6	#985
out:top^ex_insn~13	0	17	4	#986
out:top^ex_insn~12	5	26	0	#987
out:top^ex_insn~11	0	10	5	#988
out:top^ex_insn~10	8	0	0	#989
out:top^ex_insn~9	0	10	7	#990
out:top^ex_insn~8	26	8	2	#991
out:top^ex_insn~7	26	11	4	#992
out:top^ex_insn~6	19	0	2	#993
out:top^ex_insn~5	0	6	1	#994
out:top^ex_insn~4	14	26	7	#995
out:top^ex_insn~3	26	24	0	#996
out:top^ex_insn~2	0	19	0	#997
out:top^ex_insn~1	20	0	4	#998
out:top^ex_insn~0	9	26	2	#999
out:top^immu_en	0	19	7	#1000
out:top^ic_en	13	26	4	#1001
out:top^supv	0	7	1	#1002
out:top^dmmu_en	8	26	1	#1003
out:top^dc_en	4	26	3	#1004
out:top^dcpu_dat_o~7	0	5	1	#1005
out:top^dcpu_dat_o~6	4	0	4	#1006
out:top^dcpu_dat_o~5	26	6	0	#1007
out:top^dcpu_dat_o~4	0	6	2	#1008
out:top^dcpu_dat_o~3	26	4	3	#1009
out:top^dcpu_dat_o~2	26	4	0	#1010
out:top^dcpu_dat_o~1	26	4	6	#1011
out:top^dcpu_dat_o~0	26	5	4	#1012
out:top^dcpu_we_o	8	0	6	#1013
out:top^du_except~2	25	26	1	#1014
out:top^icpu_tag_o~3	25	26	5	#1015
out:top^icpu_tag_o~2	26	25	2	#1016
out:top^icpu_tag_o~1	25	26	3	#1017
out:top^icpu_tag_o~0	25	26	7	#1018
out:top^icpu_sel_o~3	25	26	0	#1019
out:top^icpu_sel_o~2	26	25	7	#1020
out:top^icpu_sel_o~1	26	25	4	#1021
out:top^icpu_sel_o~0	25	26	2	#1022
out:top^dcpu_tag_o~3	26	25	0	#1023
out:top^dcpu_tag_o~2	25	26	4	#1024
out:top^dcpu_tag_o~1	25	26	6	#1025
top^clk		25	0	3	#1026
