{"vcs1":{"timestamp_begin":1696220867.230776707, "rt":19.33, "ut":17.48, "st":0.73}}
{"vcselab":{"timestamp_begin":1696220886.660009682, "rt":1.71, "ut":0.44, "st":0.17}}
{"link":{"timestamp_begin":1696220888.440315299, "rt":0.70, "ut":0.31, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1696220866.473491391}
{"VCS_COMP_START_TIME": 1696220866.473491391}
{"VCS_COMP_END_TIME": 1696220889.318402946}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS -assert svaext +vcs+lic+wait -f compile.f ../TOP/ei_tdp_ram_top.sv +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 389876}}
{"stitch_vcselab": {"peak_mem": 227832}}
