

================================================================
== Vitis HLS Report for 'concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_79u_config12_s'
================================================================
* Date:           Wed Aug 14 12:14:48 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.018 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       13|       13|  65.000 ns|  65.000 ns|   13|   13|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                       |                                                                            |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                        Instance                                       |                                   Module                                   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_concatenate1d_array_array_array_ap_fixed_79u_config12_Pipeline_ConcatLoop1_fu_850  |concatenate1d_array_array_array_ap_fixed_79u_config12_Pipeline_ConcatLoop1  |        8|        8|  40.000 ns|  40.000 ns|    8|    8|       no|
        +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|        4|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        9|       69|     -|
|Memory               |        0|      -|      208|      221|     0|
|Multiplexer          |        -|      -|        -|      979|     -|
|Register             |        -|      -|      841|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|     1058|     1273|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+---+----+-----+
    |                                        Instance                                       |                                   Module                                   | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+---+----+-----+
    |grp_concatenate1d_array_array_array_ap_fixed_79u_config12_Pipeline_ConcatLoop1_fu_850  |concatenate1d_array_array_array_ap_fixed_79u_config12_Pipeline_ConcatLoop1  |        0|   0|  9|  69|    0|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+---+----+-----+
    |Total                                                                                  |                                                                            |        0|   0|  9|  69|    0|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |out_data_U     |concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_79u_config12_s_out_data_ROgC  |        0|  16|  17|    0|     7|   16|     1|          112|
    |out_data_1_U   |concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_79u_config12_s_out_data_ROgC  |        0|  16|  17|    0|     7|   16|     1|          112|
    |out_data_2_U   |concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_79u_config12_s_out_data_ROgC  |        0|  16|  17|    0|     7|   16|     1|          112|
    |out_data_3_U   |concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_79u_config12_s_out_data_ROgC  |        0|  16|  17|    0|     7|   16|     1|          112|
    |out_data_4_U   |concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_79u_config12_s_out_data_ROgC  |        0|  16|  17|    0|     7|   16|     1|          112|
    |out_data_5_U   |concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_79u_config12_s_out_data_ROgC  |        0|  16|  17|    0|     7|   16|     1|          112|
    |out_data_6_U   |concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_79u_config12_s_out_data_ROgC  |        0|  16|  17|    0|     7|   16|     1|          112|
    |out_data_7_U   |concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_79u_config12_s_out_data_ROgC  |        0|  16|  17|    0|     7|   16|     1|          112|
    |out_data_8_U   |concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_79u_config12_s_out_data_ROgC  |        0|  16|  17|    0|     7|   16|     1|          112|
    |out_data_9_U   |concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_79u_config12_s_out_data_ROgC  |        0|  16|  17|    0|     7|   16|     1|          112|
    |out_data_10_U  |concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_79u_config12_s_out_data_ROgC  |        0|  16|  17|    0|     7|   16|     1|          112|
    |out_data_11_U  |concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_79u_config12_s_out_data_ROgC  |        0|  16|  17|    0|     7|   16|     1|          112|
    |out_data_12_U  |concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_79u_config12_s_out_data_ROgC  |        0|  16|  17|    0|     7|   16|     1|          112|
    +---------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                                                                                  |        0| 208| 221|    0|    91|  208|    13|         1456|
    +---------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state6  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   4|           2|           2|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  37|          7|    1|          7|
    |ap_done               |   9|          2|    1|          2|
    |layer12_out_blk_n     |   9|          2|    1|          2|
    |layer9_out_read       |   9|          2|    1|          2|
    |out_data_10_address0  |  26|          5|    3|         15|
    |out_data_10_address1  |  20|          4|    3|         12|
    |out_data_10_ce0       |  14|          3|    1|          3|
    |out_data_10_we0       |   9|          2|    1|          2|
    |out_data_11_address0  |  26|          5|    3|         15|
    |out_data_11_address1  |  20|          4|    3|         12|
    |out_data_11_ce0       |  14|          3|    1|          3|
    |out_data_11_we0       |   9|          2|    1|          2|
    |out_data_12_address0  |  26|          5|    3|         15|
    |out_data_12_address1  |  20|          4|    3|         12|
    |out_data_12_ce0       |  14|          3|    1|          3|
    |out_data_12_we0       |   9|          2|    1|          2|
    |out_data_1_address0   |  26|          5|    3|         15|
    |out_data_1_address1   |  20|          4|    3|         12|
    |out_data_1_ce0        |  14|          3|    1|          3|
    |out_data_1_we0        |   9|          2|    1|          2|
    |out_data_2_address0   |  26|          5|    3|         15|
    |out_data_2_address1   |  20|          4|    3|         12|
    |out_data_2_ce0        |  14|          3|    1|          3|
    |out_data_2_we0        |   9|          2|    1|          2|
    |out_data_3_address0   |  26|          5|    3|         15|
    |out_data_3_address1   |  20|          4|    3|         12|
    |out_data_3_ce0        |  14|          3|    1|          3|
    |out_data_3_we0        |   9|          2|    1|          2|
    |out_data_4_address0   |  26|          5|    3|         15|
    |out_data_4_address1   |  20|          4|    3|         12|
    |out_data_4_ce0        |  14|          3|    1|          3|
    |out_data_4_we0        |   9|          2|    1|          2|
    |out_data_5_address0   |  26|          5|    3|         15|
    |out_data_5_address1   |  20|          4|    3|         12|
    |out_data_5_ce0        |  14|          3|    1|          3|
    |out_data_5_we0        |   9|          2|    1|          2|
    |out_data_6_address0   |  26|          5|    3|         15|
    |out_data_6_address1   |  20|          4|    3|         12|
    |out_data_6_ce0        |  14|          3|    1|          3|
    |out_data_6_we0        |   9|          2|    1|          2|
    |out_data_7_address0   |  26|          5|    3|         15|
    |out_data_7_address1   |  20|          4|    3|         12|
    |out_data_7_ce0        |  14|          3|    1|          3|
    |out_data_7_we0        |   9|          2|    1|          2|
    |out_data_8_address0   |  26|          5|    3|         15|
    |out_data_8_address1   |  20|          4|    3|         12|
    |out_data_8_ce0        |  14|          3|    1|          3|
    |out_data_8_we0        |   9|          2|    1|          2|
    |out_data_9_address0   |  26|          5|    3|         15|
    |out_data_9_address1   |  20|          4|    3|         12|
    |out_data_9_ce0        |  14|          3|    1|          3|
    |out_data_9_we0        |   9|          2|    1|          2|
    |out_data_address0     |  26|          5|    3|         15|
    |out_data_address1     |  20|          4|    3|         12|
    |out_data_ce0          |  14|          3|    1|          3|
    |out_data_we0          |   9|          2|    1|          2|
    |real_start            |   9|          2|    1|          2|
    |y0_input_TDATA_blk_n  |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 979|        199|  110|        433|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                                Name                                                | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                           |   6|   0|    6|          0|
    |ap_done_reg                                                                                         |   1|   0|    1|          0|
    |grp_concatenate1d_array_array_array_ap_fixed_79u_config12_Pipeline_ConcatLoop1_fu_850_ap_start_reg  |   1|   0|    1|          0|
    |out_data_10_load_1_reg_1368                                                                         |  16|   0|   16|          0|
    |out_data_10_load_2_reg_1563                                                                         |  16|   0|   16|          0|
    |out_data_10_load_3_reg_1628                                                                         |  16|   0|   16|          0|
    |out_data_10_load_reg_1303                                                                           |  16|   0|   16|          0|
    |out_data_11_load_1_reg_1373                                                                         |  16|   0|   16|          0|
    |out_data_11_load_2_reg_1568                                                                         |  16|   0|   16|          0|
    |out_data_11_load_3_reg_1633                                                                         |  16|   0|   16|          0|
    |out_data_11_load_reg_1308                                                                           |  16|   0|   16|          0|
    |out_data_12_load_1_reg_1378                                                                         |  16|   0|   16|          0|
    |out_data_12_load_2_reg_1573                                                                         |  16|   0|   16|          0|
    |out_data_12_load_3_reg_1638                                                                         |  16|   0|   16|          0|
    |out_data_12_load_reg_1313                                                                           |  16|   0|   16|          0|
    |out_data_1_load_1_reg_1323                                                                          |  16|   0|   16|          0|
    |out_data_1_load_2_reg_1518                                                                          |  16|   0|   16|          0|
    |out_data_1_load_3_reg_1583                                                                          |  16|   0|   16|          0|
    |out_data_1_load_reg_1258                                                                            |  16|   0|   16|          0|
    |out_data_2_load_1_reg_1328                                                                          |  16|   0|   16|          0|
    |out_data_2_load_2_reg_1523                                                                          |  16|   0|   16|          0|
    |out_data_2_load_3_reg_1588                                                                          |  16|   0|   16|          0|
    |out_data_2_load_reg_1263                                                                            |  16|   0|   16|          0|
    |out_data_3_load_1_reg_1333                                                                          |  16|   0|   16|          0|
    |out_data_3_load_2_reg_1528                                                                          |  16|   0|   16|          0|
    |out_data_3_load_3_reg_1593                                                                          |  16|   0|   16|          0|
    |out_data_3_load_reg_1268                                                                            |  16|   0|   16|          0|
    |out_data_4_load_1_reg_1338                                                                          |  16|   0|   16|          0|
    |out_data_4_load_2_reg_1533                                                                          |  16|   0|   16|          0|
    |out_data_4_load_3_reg_1598                                                                          |  16|   0|   16|          0|
    |out_data_4_load_reg_1273                                                                            |  16|   0|   16|          0|
    |out_data_5_load_1_reg_1343                                                                          |  16|   0|   16|          0|
    |out_data_5_load_2_reg_1538                                                                          |  16|   0|   16|          0|
    |out_data_5_load_3_reg_1603                                                                          |  16|   0|   16|          0|
    |out_data_5_load_reg_1278                                                                            |  16|   0|   16|          0|
    |out_data_6_load_1_reg_1348                                                                          |  16|   0|   16|          0|
    |out_data_6_load_2_reg_1543                                                                          |  16|   0|   16|          0|
    |out_data_6_load_3_reg_1608                                                                          |  16|   0|   16|          0|
    |out_data_6_load_reg_1283                                                                            |  16|   0|   16|          0|
    |out_data_7_load_1_reg_1353                                                                          |  16|   0|   16|          0|
    |out_data_7_load_2_reg_1548                                                                          |  16|   0|   16|          0|
    |out_data_7_load_3_reg_1613                                                                          |  16|   0|   16|          0|
    |out_data_7_load_reg_1288                                                                            |  16|   0|   16|          0|
    |out_data_8_load_1_reg_1358                                                                          |  16|   0|   16|          0|
    |out_data_8_load_2_reg_1553                                                                          |  16|   0|   16|          0|
    |out_data_8_load_3_reg_1618                                                                          |  16|   0|   16|          0|
    |out_data_8_load_reg_1293                                                                            |  16|   0|   16|          0|
    |out_data_9_load_1_reg_1363                                                                          |  16|   0|   16|          0|
    |out_data_9_load_2_reg_1558                                                                          |  16|   0|   16|          0|
    |out_data_9_load_3_reg_1623                                                                          |  16|   0|   16|          0|
    |out_data_9_load_reg_1298                                                                            |  16|   0|   16|          0|
    |out_data_load_1_reg_1318                                                                            |  16|   0|   16|          0|
    |out_data_load_2_reg_1513                                                                            |  16|   0|   16|          0|
    |out_data_load_3_reg_1578                                                                            |  16|   0|   16|          0|
    |out_data_load_reg_1253                                                                              |  16|   0|   16|          0|
    |start_once_reg                                                                                      |   1|   0|    1|          0|
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                               | 841|   0|  841|          0|
    +----------------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+------+------------+---------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits |  Protocol  |                            Source Object                            |    C Type    |
+----------------------------+-----+------+------------+---------------------------------------------------------------------+--------------+
|ap_clk                      |   in|     1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,79u>,config12>|  return value|
|ap_rst                      |   in|     1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,79u>,config12>|  return value|
|ap_start                    |   in|     1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,79u>,config12>|  return value|
|start_full_n                |   in|     1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,79u>,config12>|  return value|
|ap_done                     |  out|     1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,79u>,config12>|  return value|
|ap_continue                 |   in|     1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,79u>,config12>|  return value|
|ap_idle                     |  out|     1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,79u>,config12>|  return value|
|ap_ready                    |  out|     1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,79u>,config12>|  return value|
|start_out                   |  out|     1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,79u>,config12>|  return value|
|start_write                 |  out|     1|  ap_ctrl_hs|  concatenate1d<array,array,array<ap_fixed<16,6,5,3,0>,79u>,config12>|  return value|
|layer9_out_dout             |   in|   208|     ap_fifo|                                                           layer9_out|       pointer|
|layer9_out_num_data_valid   |   in|     4|     ap_fifo|                                                           layer9_out|       pointer|
|layer9_out_fifo_cap         |   in|     4|     ap_fifo|                                                           layer9_out|       pointer|
|layer9_out_empty_n          |   in|     1|     ap_fifo|                                                           layer9_out|       pointer|
|layer9_out_read             |  out|     1|     ap_fifo|                                                           layer9_out|       pointer|
|y0_input_TDATA              |   in|    16|        axis|                                                             y0_input|       pointer|
|y0_input_TVALID             |   in|     1|        axis|                                                             y0_input|       pointer|
|y0_input_TREADY             |  out|     1|        axis|                                                             y0_input|       pointer|
|layer12_out_din             |  out|  1264|     ap_fifo|                                                          layer12_out|       pointer|
|layer12_out_num_data_valid  |   in|     2|     ap_fifo|                                                          layer12_out|       pointer|
|layer12_out_fifo_cap        |   in|     2|     ap_fifo|                                                          layer12_out|       pointer|
|layer12_out_full_n          |   in|     1|     ap_fifo|                                                          layer12_out|       pointer|
|layer12_out_write           |  out|     1|     ap_fifo|                                                          layer12_out|       pointer|
+----------------------------+-----+------+------------+---------------------------------------------------------------------+--------------+

