Release 8.2.02i - libgen Xilinx EDK 8.2.02
Copyright (c) 1995-2006 Xilinx, Inc.  All rights reserved.

Command Line: libgen -mhs system.mhs -p xc2vp30ff896-7 -lp
/home/proyecto/Proyecto/lib/ system.mss 

Output Directory (-od)		: /home/proyecto/Proyecto/XUPV2P-MicheAngelo/
Part (-p)			: virtex2p

Software Specification file	: system.mss
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/ppc405_v2_00_c/data/ppc405_v2_1_0.tcl
...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr
_v2_1_0.tcl ...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.tcl
...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_brid
ge_v2_1_0.tcl ...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_ethernetlite_v1_01_b/data/opb_ethern
etlite_v2_1_0.tcl ...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_sysace_v1_00_c/data/opb_sysace_v2_1_
0.tcl ...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_1_0.tcl
...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_
if_cntlr_v2_1_0.tcl ...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.tc
l ...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_
0.tcl ...

Overriding IP level properties ...
jtagppc_cntlr (jtagppc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_00_a/data/jtagppc_cntlr
_v2_1_0.mpd line 36 - tool overriding c_device value X2VP4 to 2vp30
bram_block (plb_bram_if_cntlr_1_bram) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_
0.mpd line 43 - tool overriding c_family value virtex2 to virtex2p
opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 38 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_
0.mpd line 61 - tool overriding c_family value virtex2 to virtex2p
dcm_module (dcm_1) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_a/data/dcm_module_v2_1_
0.mpd line 61 - tool overriding c_family value virtex2 to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl ...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_if_cntlr_v1_00_b/data/bram_if_cntlr
_v2_1_0.tcl ...
Address Map for Processor ppc405_0
  (0x00000000-0x07ffffff) DDR_128MB_16MX64_rank1_row13_col9_cl2_5	plb
  (0x40600000-0x4060ffff) RS232_Uart_1	plb->plb2opb->opb
  (0x40e00000-0x40e0ffff) Ethernet_MAC	plb->plb2opb->opb
  (0x41200000-0x4120ffff) opb_intc_0	plb->plb2opb->opb
  (0x41800000-0x4180ffff) SysACE_CompactFlash	plb->plb2opb->opb
  (0xfffe0000-0xffffffff) plb_bram_if_cntlr_1	plb
Address Map for Processor ppc405_1

Check platform address map ...

Overriding system level properties ...
plb_v34 (plb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.mpd
line 42 - tool overriding c_plb_num_masters value 4 to 2
plb_v34 (plb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.mpd
line 43 - tool overriding c_plb_num_slaves value 4 to 3
plb_v34 (plb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_v34_v1_02_a/data/plb_v34_v2_1_0.mpd
line 44 - tool overriding c_plb_mid_width value 2 to 1
opb_v20 (opb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/data/opb_v20_v2_1_0.mpd
line 40 - tool overriding c_num_masters value 4 to 1
plb2opb_bridge (plb2opb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_brid
ge_v2_1_0.mpd line 51 - tool overriding c_plb_num_masters value 4 to 2
plb2opb_bridge (plb2opb) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb2opb_bridge_v1_01_a/data/plb2opb_brid
ge_v2_1_0.mpd line 52 - tool overriding c_plb_mid_width value 4 to 1
plb_ddr (ddr_128mb_16mx64_rank1_row13_col9_cl2_5) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_1_0.mpd
line 80 - tool overriding c_plb_num_masters value 4 to 2
plb_ddr (ddr_128mb_16mx64_rank1_row13_col9_cl2_5) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_ddr_v2_00_a/data/plb_ddr_v2_1_0.mpd
line 81 - tool overriding c_plb_mid_width value 3 to 1
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_
if_cntlr_v2_1_0.mpd line 43 - tool overriding c_num_masters value 8 to 2
plb_bram_if_cntlr (plb_bram_if_cntlr_1) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/plb_bram_if_cntlr_v1_00_b/data/plb_bram_
if_cntlr_v2_1_0.mpd line 50 - tool overriding c_plb_mid_width value 3 to 1
bram_block (plb_bram_if_cntlr_1_bram) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_
0.mpd line 39 - tool overriding c_memsize value 2048 to 0x20000
bram_block (plb_bram_if_cntlr_1_bram) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_
0.mpd line 40 - tool overriding c_port_dwidth value 32 to 64
bram_block (plb_bram_if_cntlr_1_bram) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_
0.mpd line 42 - tool overriding c_num_we value 4 to 8
opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 46 - tool overriding c_num_intr_inputs value 2 to 3
opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 47 - tool overriding c_kind_of_intr value
0b11111111111111111111111111111111 to 0b00000000000000000000000000000110
opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 48 - tool overriding c_kind_of_edge value
0b11111111111111111111111111111111 to 0b00000000000000000000000000000110
opb_intc (opb_intc_0) -
/opt/EDK/hw/XilinxProcessorIPLib/pcores/opb_intc_v1_00_c/data/opb_intc_v2_1_0.mp
d line 49 - tool overriding c_kind_of_lvl value
0b11111111111111111111111111111111 to 0b00000000000000000000000000000001

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_00_c/data/ddr_v2_1_0.tcl ...
Sourcing tcl file
/opt/EDK/hw/XilinxProcessorIPLib/pcores/intc_core_v1_00_c/data/intc_core_v2_1_0.
tcl ...

Performing System level DRCs on properties...
INFO:MDT - List of peripherals addressable from processor instance ppc405_0 : 
  - plb
  - opb
  - RS232_Uart_1
  - Ethernet_MAC
  - SysACE_CompactFlash
  - opb_intc_0
  - DDR_128MB_16MX64_rank1_row13_col9_cl2_5
  - plb_bram_if_cntlr_1
INFO:MDT - List of peripherals addressable from processor instance ppc405_1 : 

Building Directory Structure for ppc405_0
FPU OPTION:  

Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for driver plbarb_v1_01_a from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/plbarb_v1_01_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/plbarb_v1_01_a/ ...

Copying files for driver opbarb_v1_02_a from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/opbarb_v1_02_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/opbarb_v1_02_a/ ...

Copying files for driver uartlite_v1_01_a from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/uartlite_v1_01_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/uartlite_v1_01_a/ ...

Copying files for driver emaclite_v1_01_a from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/emaclite_v1_01_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/emaclite_v1_01_a/ ...

Copying files for driver sysace_v1_01_a from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/sysace_v1_01_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/sysace_v1_01_a/ ...

Copying files for driver intc_v1_00_c from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/intc_v1_00_c/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/intc_v1_00_c/ ...

Copying files for driver ddr_v1_00_b from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/ddr_v1_00_b/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/ddr_v1_00_b/ ...

Copying files for driver cpu_ppc405_v1_00_a from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc405_v1_00_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_0/libsrc/cpu_ppc405_v1_00_a/
...

Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 
INFO:MDT - Os device-tree of processor cpu_ppc405 has bsp compilation set to
   false. BSP compilation ignored ... 

Running execs_generate for OS'es, Drivers and Libraries ... 

Building Directory Structure for ppc405_1
FPU OPTION:  

Generating platform libraries and device drivers ...

Running CopyFiles ...

Copying files for os standalone_v1_00_a from
/opt/EDK/sw/lib/bsp/standalone_v1_00_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_1/libsrc/standalone_v1_00_a/
...

Copying files for driver cpu_ppc405_v1_00_a from
/opt/EDK/sw/XilinxProcessorIPLib/drivers/cpu_ppc405_v1_00_a/src/ to
/home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_1/libsrc/cpu_ppc405_v1_00_a/
...

Running DRCs for OSes, Drivers and Libraries ... 

Running generate for OS'es, Drivers and Libraries ... 

Running post_generate for OS'es, Drivers and Libraries ... 

Running make for Drivers and Libraries ... 

Configuring make for target include using:
gmake -s include "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 

Configuring make for target libs using:
gmake -s libs "COMPILER=powerpc-eabi-gcc" "ARCHIVER=powerpc-eabi-ar"
"COMPILER_FLAGS= -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 

Libraries generated in /home/proyecto/Proyecto/XUPV2P-MicheAngelo/ppc405_1/lib/
directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 
