// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition"

// DATE "02/28/2020 11:03:38"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MU0CPU (
	MUXX,
	CLK,
	ACC_OUT,
	ctrl_mux3,
	RAM_OUT,
	RAM_ADDRESS_IN,
	PC_OUT,
	k,
	FETCH,
	EXEC2,
	EXEC1,
	MERGED,
	RESULT);
output 	MUXX;
input 	CLK;
output 	[15:0] ACC_OUT;
output 	ctrl_mux3;
output 	[15:0] RAM_OUT;
output 	[11:0] RAM_ADDRESS_IN;
output 	[11:0] PC_OUT;
output 	[15:0] k;
output 	FETCH;
output 	EXEC2;
output 	EXEC1;
output 	[15:0] MERGED;
output 	[15:0] RESULT;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \MUXX~output_o ;
wire \ACC_OUT[15]~output_o ;
wire \ACC_OUT[14]~output_o ;
wire \ACC_OUT[13]~output_o ;
wire \ACC_OUT[12]~output_o ;
wire \ACC_OUT[11]~output_o ;
wire \ACC_OUT[10]~output_o ;
wire \ACC_OUT[9]~output_o ;
wire \ACC_OUT[8]~output_o ;
wire \ACC_OUT[7]~output_o ;
wire \ACC_OUT[6]~output_o ;
wire \ACC_OUT[5]~output_o ;
wire \ACC_OUT[4]~output_o ;
wire \ACC_OUT[3]~output_o ;
wire \ACC_OUT[2]~output_o ;
wire \ACC_OUT[1]~output_o ;
wire \ACC_OUT[0]~output_o ;
wire \ctrl_mux3~output_o ;
wire \RAM_OUT[15]~output_o ;
wire \RAM_OUT[14]~output_o ;
wire \RAM_OUT[13]~output_o ;
wire \RAM_OUT[12]~output_o ;
wire \RAM_OUT[11]~output_o ;
wire \RAM_OUT[10]~output_o ;
wire \RAM_OUT[9]~output_o ;
wire \RAM_OUT[8]~output_o ;
wire \RAM_OUT[7]~output_o ;
wire \RAM_OUT[6]~output_o ;
wire \RAM_OUT[5]~output_o ;
wire \RAM_OUT[4]~output_o ;
wire \RAM_OUT[3]~output_o ;
wire \RAM_OUT[2]~output_o ;
wire \RAM_OUT[1]~output_o ;
wire \RAM_OUT[0]~output_o ;
wire \RAM_ADDRESS_IN[11]~output_o ;
wire \RAM_ADDRESS_IN[10]~output_o ;
wire \RAM_ADDRESS_IN[9]~output_o ;
wire \RAM_ADDRESS_IN[8]~output_o ;
wire \RAM_ADDRESS_IN[7]~output_o ;
wire \RAM_ADDRESS_IN[6]~output_o ;
wire \RAM_ADDRESS_IN[5]~output_o ;
wire \RAM_ADDRESS_IN[4]~output_o ;
wire \RAM_ADDRESS_IN[3]~output_o ;
wire \RAM_ADDRESS_IN[2]~output_o ;
wire \RAM_ADDRESS_IN[1]~output_o ;
wire \RAM_ADDRESS_IN[0]~output_o ;
wire \PC_OUT[11]~output_o ;
wire \PC_OUT[10]~output_o ;
wire \PC_OUT[9]~output_o ;
wire \PC_OUT[8]~output_o ;
wire \PC_OUT[7]~output_o ;
wire \PC_OUT[6]~output_o ;
wire \PC_OUT[5]~output_o ;
wire \PC_OUT[4]~output_o ;
wire \PC_OUT[3]~output_o ;
wire \PC_OUT[2]~output_o ;
wire \PC_OUT[1]~output_o ;
wire \PC_OUT[0]~output_o ;
wire \k[15]~output_o ;
wire \k[14]~output_o ;
wire \k[13]~output_o ;
wire \k[12]~output_o ;
wire \k[11]~output_o ;
wire \k[10]~output_o ;
wire \k[9]~output_o ;
wire \k[8]~output_o ;
wire \k[7]~output_o ;
wire \k[6]~output_o ;
wire \k[5]~output_o ;
wire \k[4]~output_o ;
wire \k[3]~output_o ;
wire \k[2]~output_o ;
wire \k[1]~output_o ;
wire \k[0]~output_o ;
wire \FETCH~output_o ;
wire \EXEC2~output_o ;
wire \EXEC1~output_o ;
wire \MERGED[15]~output_o ;
wire \MERGED[14]~output_o ;
wire \MERGED[13]~output_o ;
wire \MERGED[12]~output_o ;
wire \MERGED[11]~output_o ;
wire \MERGED[10]~output_o ;
wire \MERGED[9]~output_o ;
wire \MERGED[8]~output_o ;
wire \MERGED[7]~output_o ;
wire \MERGED[6]~output_o ;
wire \MERGED[5]~output_o ;
wire \MERGED[4]~output_o ;
wire \MERGED[3]~output_o ;
wire \MERGED[2]~output_o ;
wire \MERGED[1]~output_o ;
wire \MERGED[0]~output_o ;
wire \RESULT[15]~output_o ;
wire \RESULT[14]~output_o ;
wire \RESULT[13]~output_o ;
wire \RESULT[12]~output_o ;
wire \RESULT[11]~output_o ;
wire \RESULT[10]~output_o ;
wire \RESULT[9]~output_o ;
wire \RESULT[8]~output_o ;
wire \RESULT[7]~output_o ;
wire \RESULT[6]~output_o ;
wire \RESULT[5]~output_o ;
wire \RESULT[4]~output_o ;
wire \RESULT[3]~output_o ;
wire \RESULT[2]~output_o ;
wire \RESULT[1]~output_o ;
wire \RESULT[0]~output_o ;
wire \CLK~input_o ;
wire \inst3|NS~0_combout ;
wire \register3|stupid_dff~0_combout ;
wire \register3|stupid_dff~q ;
wire \ALU2|auto_generated|add_sub_cella[12]~COUT ;
wire \ALU2|auto_generated|add_sub_cella[13]~COUT ;
wire \ALU2|auto_generated|add_sub_cella[14]~COUT ;
wire \inst|SLOAD_ACC~combout ;
wire \inst1|_~0_combout ;
wire \inst|enable_acc~0_combout ;
wire \inst|MUX1~2_combout ;
wire \MUX|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ;
wire \inst4|auto_generated|counter_comb_bita0~sumout ;
wire \ALU2|auto_generated|add_sub_cella[0]~2_cout ;
wire \MUX3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \ALU2|auto_generated|add_sub_cella[0]~COUT ;
wire \ALU2|auto_generated|add_sub_cella[1]~COUT ;
wire \MUX3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ;
wire \MUX|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ;
wire \inst4|auto_generated|counter_comb_bita1~COUT ;
wire \inst4|auto_generated|counter_comb_bita2~sumout ;
wire \inst|SLOAD~0_combout ;
wire \inst|SLOAD~1_combout ;
wire \inst4|auto_generated|_~0_combout ;
wire \inst4|auto_generated|_~1_combout ;
wire \inst4|auto_generated|_~2_combout ;
wire \inst4|auto_generated|counter_comb_bita2~COUT ;
wire \inst4|auto_generated|counter_comb_bita3~sumout ;
wire \MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ;
wire \ALU2|auto_generated|add_sub_cella[2]~COUT ;
wire \ALU2|auto_generated|add_sub_cella[3]~COUT ;
wire \MUX3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ;
wire \MUX|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ;
wire \inst4|auto_generated|counter_comb_bita3~COUT ;
wire \inst4|auto_generated|counter_comb_bita4~sumout ;
wire \inst4|auto_generated|counter_comb_bita4~COUT ;
wire \inst4|auto_generated|counter_comb_bita5~sumout ;
wire \MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ;
wire \ALU2|auto_generated|add_sub_cella[4]~COUT ;
wire \ALU2|auto_generated|add_sub_cella[5]~COUT ;
wire \MUX3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ;
wire \MUX|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ;
wire \inst4|auto_generated|counter_comb_bita5~COUT ;
wire \inst4|auto_generated|counter_comb_bita6~sumout ;
wire \inst4|auto_generated|counter_comb_bita6~COUT ;
wire \inst4|auto_generated|counter_comb_bita7~sumout ;
wire \MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ;
wire \ALU2|auto_generated|add_sub_cella[6]~COUT ;
wire \ALU2|auto_generated|add_sub_cella[7]~COUT ;
wire \MUX3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ;
wire \MUX|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ;
wire \inst4|auto_generated|counter_comb_bita7~COUT ;
wire \inst4|auto_generated|counter_comb_bita8~sumout ;
wire \inst4|auto_generated|counter_comb_bita8~COUT ;
wire \inst4|auto_generated|counter_comb_bita9~sumout ;
wire \MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ;
wire \ALU2|auto_generated|add_sub_cella[8]~COUT ;
wire \ALU2|auto_generated|add_sub_cella[9]~COUT ;
wire \MUX3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ;
wire \MUX|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ;
wire \inst4|auto_generated|counter_comb_bita9~COUT ;
wire \inst4|auto_generated|counter_comb_bita10~sumout ;
wire \inst4|auto_generated|counter_comb_bita10~COUT ;
wire \inst4|auto_generated|counter_comb_bita11~sumout ;
wire \MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ;
wire \MUX|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ;
wire \MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ;
wire \MUX3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ;
wire \MUX|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ;
wire \MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ;
wire \MUX3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ;
wire \MUX|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ;
wire \MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ;
wire \MUX3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ;
wire \MUX|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ;
wire \MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ;
wire \MUX3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ;
wire \MUX|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ;
wire \MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ;
wire \MUX|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \inst4|auto_generated|counter_comb_bita0~COUT ;
wire \inst4|auto_generated|counter_comb_bita1~sumout ;
wire \MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ;
wire \MUX3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ;
wire \inst|EQ~0_combout ;
wire \inst|EQ~1_combout ;
wire \inst|EQ~2_combout ;
wire \inst|EQ~combout ;
wire \inst|MUX1~4_combout ;
wire \MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ;
wire \ALU2|auto_generated|add_sub_cella[10]~COUT ;
wire \MUX3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ;
wire \ALU2|auto_generated|add_sub_cella[11]~COUT ;
wire \MUX3|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ;
wire \MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ;
wire \inst|add_sub~0_combout ;
wire \MUX3|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ;
wire \MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ;
wire \inst|MUX3~0_combout ;
wire \MUX3|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ;
wire \MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ;
wire \inst|WREN~0_combout ;
wire \MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ;
wire \inst3|NS[1]~1_combout ;
wire \register3|inst1~q ;
wire \inst3|EXEC1~0_combout ;
wire \inst|MUX1~0_combout ;
wire \inst|MUX1~1_combout ;
wire \inst|MUX1~3_combout ;
wire \inst3|EXEC2~0_combout ;
wire \MUX3|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ;
wire [15:0] \ALU2|auto_generated|result ;
wire [11:0] \inst4|auto_generated|counter_reg_bit ;
wire [15:0] \IR|dffs ;
wire [15:0] \inst1|dffs ;
wire [15:0] \ram|altsyncram_component|auto_generated|q_a ;

wire [0:0] \ram|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \ram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \ram|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \ram|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \ram|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \ram|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \ram|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \ram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \ram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \ram|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \ram|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \ram|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \ram|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \ram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \ram|altsyncram_component|auto_generated|q_a [15] = \ram|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \ram|altsyncram_component|auto_generated|q_a [14] = \ram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \ram|altsyncram_component|auto_generated|q_a [12] = \ram|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \ram|altsyncram_component|auto_generated|q_a [13] = \ram|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \ram|altsyncram_component|auto_generated|q_a [11] = \ram|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \ram|altsyncram_component|auto_generated|q_a [10] = \ram|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \ram|altsyncram_component|auto_generated|q_a [9] = \ram|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \ram|altsyncram_component|auto_generated|q_a [8] = \ram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \ram|altsyncram_component|auto_generated|q_a [7] = \ram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \ram|altsyncram_component|auto_generated|q_a [6] = \ram|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \ram|altsyncram_component|auto_generated|q_a [5] = \ram|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \ram|altsyncram_component|auto_generated|q_a [4] = \ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \ram|altsyncram_component|auto_generated|q_a [3] = \ram|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \ram|altsyncram_component|auto_generated|q_a [2] = \ram|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \ram|altsyncram_component|auto_generated|q_a [1] = \ram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \ram|altsyncram_component|auto_generated|q_a [0] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

cyclonev_io_obuf \MUXX~output (
	.i(\inst|MUX1~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MUXX~output_o ),
	.obar());
// synopsys translate_off
defparam \MUXX~output .bus_hold = "false";
defparam \MUXX~output .open_drain_output = "false";
defparam \MUXX~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ACC_OUT[15]~output (
	.i(\inst1|dffs [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_OUT[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_OUT[15]~output .bus_hold = "false";
defparam \ACC_OUT[15]~output .open_drain_output = "false";
defparam \ACC_OUT[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ACC_OUT[14]~output (
	.i(\inst1|dffs [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_OUT[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_OUT[14]~output .bus_hold = "false";
defparam \ACC_OUT[14]~output .open_drain_output = "false";
defparam \ACC_OUT[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ACC_OUT[13]~output (
	.i(\inst1|dffs [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_OUT[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_OUT[13]~output .bus_hold = "false";
defparam \ACC_OUT[13]~output .open_drain_output = "false";
defparam \ACC_OUT[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ACC_OUT[12]~output (
	.i(\inst1|dffs [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_OUT[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_OUT[12]~output .bus_hold = "false";
defparam \ACC_OUT[12]~output .open_drain_output = "false";
defparam \ACC_OUT[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ACC_OUT[11]~output (
	.i(\inst1|dffs [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_OUT[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_OUT[11]~output .bus_hold = "false";
defparam \ACC_OUT[11]~output .open_drain_output = "false";
defparam \ACC_OUT[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ACC_OUT[10]~output (
	.i(\inst1|dffs [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_OUT[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_OUT[10]~output .bus_hold = "false";
defparam \ACC_OUT[10]~output .open_drain_output = "false";
defparam \ACC_OUT[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ACC_OUT[9]~output (
	.i(\inst1|dffs [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_OUT[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_OUT[9]~output .bus_hold = "false";
defparam \ACC_OUT[9]~output .open_drain_output = "false";
defparam \ACC_OUT[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ACC_OUT[8]~output (
	.i(\inst1|dffs [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_OUT[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_OUT[8]~output .bus_hold = "false";
defparam \ACC_OUT[8]~output .open_drain_output = "false";
defparam \ACC_OUT[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ACC_OUT[7]~output (
	.i(\inst1|dffs [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_OUT[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_OUT[7]~output .bus_hold = "false";
defparam \ACC_OUT[7]~output .open_drain_output = "false";
defparam \ACC_OUT[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ACC_OUT[6]~output (
	.i(\inst1|dffs [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_OUT[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_OUT[6]~output .bus_hold = "false";
defparam \ACC_OUT[6]~output .open_drain_output = "false";
defparam \ACC_OUT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ACC_OUT[5]~output (
	.i(\inst1|dffs [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_OUT[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_OUT[5]~output .bus_hold = "false";
defparam \ACC_OUT[5]~output .open_drain_output = "false";
defparam \ACC_OUT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ACC_OUT[4]~output (
	.i(\inst1|dffs [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_OUT[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_OUT[4]~output .bus_hold = "false";
defparam \ACC_OUT[4]~output .open_drain_output = "false";
defparam \ACC_OUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ACC_OUT[3]~output (
	.i(\inst1|dffs [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_OUT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_OUT[3]~output .bus_hold = "false";
defparam \ACC_OUT[3]~output .open_drain_output = "false";
defparam \ACC_OUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ACC_OUT[2]~output (
	.i(\inst1|dffs [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_OUT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_OUT[2]~output .bus_hold = "false";
defparam \ACC_OUT[2]~output .open_drain_output = "false";
defparam \ACC_OUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ACC_OUT[1]~output (
	.i(\inst1|dffs [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_OUT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_OUT[1]~output .bus_hold = "false";
defparam \ACC_OUT[1]~output .open_drain_output = "false";
defparam \ACC_OUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ACC_OUT[0]~output (
	.i(\inst1|dffs [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ACC_OUT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ACC_OUT[0]~output .bus_hold = "false";
defparam \ACC_OUT[0]~output .open_drain_output = "false";
defparam \ACC_OUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \ctrl_mux3~output (
	.i(\inst|MUX3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ctrl_mux3~output_o ),
	.obar());
// synopsys translate_off
defparam \ctrl_mux3~output .bus_hold = "false";
defparam \ctrl_mux3~output .open_drain_output = "false";
defparam \ctrl_mux3~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[15]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[15]~output .bus_hold = "false";
defparam \RAM_OUT[15]~output .open_drain_output = "false";
defparam \RAM_OUT[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[14]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[14]~output .bus_hold = "false";
defparam \RAM_OUT[14]~output .open_drain_output = "false";
defparam \RAM_OUT[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[13]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[13]~output .bus_hold = "false";
defparam \RAM_OUT[13]~output .open_drain_output = "false";
defparam \RAM_OUT[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[12]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[12]~output .bus_hold = "false";
defparam \RAM_OUT[12]~output .open_drain_output = "false";
defparam \RAM_OUT[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[11]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[11]~output .bus_hold = "false";
defparam \RAM_OUT[11]~output .open_drain_output = "false";
defparam \RAM_OUT[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[10]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[10]~output .bus_hold = "false";
defparam \RAM_OUT[10]~output .open_drain_output = "false";
defparam \RAM_OUT[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[9]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[9]~output .bus_hold = "false";
defparam \RAM_OUT[9]~output .open_drain_output = "false";
defparam \RAM_OUT[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[8]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[8]~output .bus_hold = "false";
defparam \RAM_OUT[8]~output .open_drain_output = "false";
defparam \RAM_OUT[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[7]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[7]~output .bus_hold = "false";
defparam \RAM_OUT[7]~output .open_drain_output = "false";
defparam \RAM_OUT[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[6]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[6]~output .bus_hold = "false";
defparam \RAM_OUT[6]~output .open_drain_output = "false";
defparam \RAM_OUT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[5]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[5]~output .bus_hold = "false";
defparam \RAM_OUT[5]~output .open_drain_output = "false";
defparam \RAM_OUT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[4]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[4]~output .bus_hold = "false";
defparam \RAM_OUT[4]~output .open_drain_output = "false";
defparam \RAM_OUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[3]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[3]~output .bus_hold = "false";
defparam \RAM_OUT[3]~output .open_drain_output = "false";
defparam \RAM_OUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[2]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[2]~output .bus_hold = "false";
defparam \RAM_OUT[2]~output .open_drain_output = "false";
defparam \RAM_OUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[1]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[1]~output .bus_hold = "false";
defparam \RAM_OUT[1]~output .open_drain_output = "false";
defparam \RAM_OUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_OUT[0]~output (
	.i(\ram|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_OUT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_OUT[0]~output .bus_hold = "false";
defparam \RAM_OUT[0]~output .open_drain_output = "false";
defparam \RAM_OUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_ADDRESS_IN[11]~output (
	.i(\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_ADDRESS_IN[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_ADDRESS_IN[11]~output .bus_hold = "false";
defparam \RAM_ADDRESS_IN[11]~output .open_drain_output = "false";
defparam \RAM_ADDRESS_IN[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_ADDRESS_IN[10]~output (
	.i(\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_ADDRESS_IN[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_ADDRESS_IN[10]~output .bus_hold = "false";
defparam \RAM_ADDRESS_IN[10]~output .open_drain_output = "false";
defparam \RAM_ADDRESS_IN[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_ADDRESS_IN[9]~output (
	.i(\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_ADDRESS_IN[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_ADDRESS_IN[9]~output .bus_hold = "false";
defparam \RAM_ADDRESS_IN[9]~output .open_drain_output = "false";
defparam \RAM_ADDRESS_IN[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_ADDRESS_IN[8]~output (
	.i(\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_ADDRESS_IN[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_ADDRESS_IN[8]~output .bus_hold = "false";
defparam \RAM_ADDRESS_IN[8]~output .open_drain_output = "false";
defparam \RAM_ADDRESS_IN[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_ADDRESS_IN[7]~output (
	.i(\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_ADDRESS_IN[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_ADDRESS_IN[7]~output .bus_hold = "false";
defparam \RAM_ADDRESS_IN[7]~output .open_drain_output = "false";
defparam \RAM_ADDRESS_IN[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_ADDRESS_IN[6]~output (
	.i(\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_ADDRESS_IN[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_ADDRESS_IN[6]~output .bus_hold = "false";
defparam \RAM_ADDRESS_IN[6]~output .open_drain_output = "false";
defparam \RAM_ADDRESS_IN[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_ADDRESS_IN[5]~output (
	.i(\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_ADDRESS_IN[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_ADDRESS_IN[5]~output .bus_hold = "false";
defparam \RAM_ADDRESS_IN[5]~output .open_drain_output = "false";
defparam \RAM_ADDRESS_IN[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_ADDRESS_IN[4]~output (
	.i(\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_ADDRESS_IN[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_ADDRESS_IN[4]~output .bus_hold = "false";
defparam \RAM_ADDRESS_IN[4]~output .open_drain_output = "false";
defparam \RAM_ADDRESS_IN[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_ADDRESS_IN[3]~output (
	.i(\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_ADDRESS_IN[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_ADDRESS_IN[3]~output .bus_hold = "false";
defparam \RAM_ADDRESS_IN[3]~output .open_drain_output = "false";
defparam \RAM_ADDRESS_IN[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_ADDRESS_IN[2]~output (
	.i(\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_ADDRESS_IN[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_ADDRESS_IN[2]~output .bus_hold = "false";
defparam \RAM_ADDRESS_IN[2]~output .open_drain_output = "false";
defparam \RAM_ADDRESS_IN[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_ADDRESS_IN[1]~output (
	.i(\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_ADDRESS_IN[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_ADDRESS_IN[1]~output .bus_hold = "false";
defparam \RAM_ADDRESS_IN[1]~output .open_drain_output = "false";
defparam \RAM_ADDRESS_IN[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RAM_ADDRESS_IN[0]~output (
	.i(\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RAM_ADDRESS_IN[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RAM_ADDRESS_IN[0]~output .bus_hold = "false";
defparam \RAM_ADDRESS_IN[0]~output .open_drain_output = "false";
defparam \RAM_ADDRESS_IN[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[11]~output (
	.i(\inst4|auto_generated|counter_reg_bit [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[11]~output .bus_hold = "false";
defparam \PC_OUT[11]~output .open_drain_output = "false";
defparam \PC_OUT[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[10]~output (
	.i(\inst4|auto_generated|counter_reg_bit [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[10]~output .bus_hold = "false";
defparam \PC_OUT[10]~output .open_drain_output = "false";
defparam \PC_OUT[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[9]~output (
	.i(\inst4|auto_generated|counter_reg_bit [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[9]~output .bus_hold = "false";
defparam \PC_OUT[9]~output .open_drain_output = "false";
defparam \PC_OUT[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[8]~output (
	.i(\inst4|auto_generated|counter_reg_bit [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[8]~output .bus_hold = "false";
defparam \PC_OUT[8]~output .open_drain_output = "false";
defparam \PC_OUT[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[7]~output (
	.i(\inst4|auto_generated|counter_reg_bit [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[7]~output .bus_hold = "false";
defparam \PC_OUT[7]~output .open_drain_output = "false";
defparam \PC_OUT[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[6]~output (
	.i(\inst4|auto_generated|counter_reg_bit [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[6]~output .bus_hold = "false";
defparam \PC_OUT[6]~output .open_drain_output = "false";
defparam \PC_OUT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[5]~output (
	.i(\inst4|auto_generated|counter_reg_bit [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[5]~output .bus_hold = "false";
defparam \PC_OUT[5]~output .open_drain_output = "false";
defparam \PC_OUT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[4]~output (
	.i(\inst4|auto_generated|counter_reg_bit [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[4]~output .bus_hold = "false";
defparam \PC_OUT[4]~output .open_drain_output = "false";
defparam \PC_OUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[3]~output (
	.i(\inst4|auto_generated|counter_reg_bit [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[3]~output .bus_hold = "false";
defparam \PC_OUT[3]~output .open_drain_output = "false";
defparam \PC_OUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[2]~output (
	.i(\inst4|auto_generated|counter_reg_bit [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[2]~output .bus_hold = "false";
defparam \PC_OUT[2]~output .open_drain_output = "false";
defparam \PC_OUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[1]~output (
	.i(\inst4|auto_generated|counter_reg_bit [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[1]~output .bus_hold = "false";
defparam \PC_OUT[1]~output .open_drain_output = "false";
defparam \PC_OUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \PC_OUT[0]~output (
	.i(\inst4|auto_generated|counter_reg_bit [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_OUT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_OUT[0]~output .bus_hold = "false";
defparam \PC_OUT[0]~output .open_drain_output = "false";
defparam \PC_OUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \k[15]~output (
	.i(\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[15]~output .bus_hold = "false";
defparam \k[15]~output .open_drain_output = "false";
defparam \k[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \k[14]~output (
	.i(\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[14]~output .bus_hold = "false";
defparam \k[14]~output .open_drain_output = "false";
defparam \k[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \k[13]~output (
	.i(\MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[13]~output .bus_hold = "false";
defparam \k[13]~output .open_drain_output = "false";
defparam \k[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \k[12]~output (
	.i(\MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[12]~output .bus_hold = "false";
defparam \k[12]~output .open_drain_output = "false";
defparam \k[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \k[11]~output (
	.i(\MUX|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[11]~output .bus_hold = "false";
defparam \k[11]~output .open_drain_output = "false";
defparam \k[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \k[10]~output (
	.i(\MUX|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[10]~output .bus_hold = "false";
defparam \k[10]~output .open_drain_output = "false";
defparam \k[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \k[9]~output (
	.i(\MUX|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[9]~output .bus_hold = "false";
defparam \k[9]~output .open_drain_output = "false";
defparam \k[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \k[8]~output (
	.i(\MUX|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[8]~output .bus_hold = "false";
defparam \k[8]~output .open_drain_output = "false";
defparam \k[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \k[7]~output (
	.i(\MUX|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[7]~output .bus_hold = "false";
defparam \k[7]~output .open_drain_output = "false";
defparam \k[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \k[6]~output (
	.i(\MUX|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[6]~output .bus_hold = "false";
defparam \k[6]~output .open_drain_output = "false";
defparam \k[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \k[5]~output (
	.i(\MUX|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[5]~output .bus_hold = "false";
defparam \k[5]~output .open_drain_output = "false";
defparam \k[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \k[4]~output (
	.i(\MUX|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[4]~output .bus_hold = "false";
defparam \k[4]~output .open_drain_output = "false";
defparam \k[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \k[3]~output (
	.i(\MUX|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[3]~output .bus_hold = "false";
defparam \k[3]~output .open_drain_output = "false";
defparam \k[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \k[2]~output (
	.i(\MUX|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[2]~output .bus_hold = "false";
defparam \k[2]~output .open_drain_output = "false";
defparam \k[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \k[1]~output (
	.i(\MUX|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[1]~output .bus_hold = "false";
defparam \k[1]~output .open_drain_output = "false";
defparam \k[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \k[0]~output (
	.i(\MUX|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\k[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \k[0]~output .bus_hold = "false";
defparam \k[0]~output .open_drain_output = "false";
defparam \k[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \FETCH~output (
	.i(!\inst3|NS~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\FETCH~output_o ),
	.obar());
// synopsys translate_off
defparam \FETCH~output .bus_hold = "false";
defparam \FETCH~output .open_drain_output = "false";
defparam \FETCH~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \EXEC2~output (
	.i(\inst3|EXEC2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EXEC2~output_o ),
	.obar());
// synopsys translate_off
defparam \EXEC2~output .bus_hold = "false";
defparam \EXEC2~output .open_drain_output = "false";
defparam \EXEC2~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \EXEC1~output (
	.i(\inst3|EXEC1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\EXEC1~output_o ),
	.obar());
// synopsys translate_off
defparam \EXEC1~output .bus_hold = "false";
defparam \EXEC1~output .open_drain_output = "false";
defparam \EXEC1~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MERGED[15]~output (
	.i(\MUX3|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MERGED[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \MERGED[15]~output .bus_hold = "false";
defparam \MERGED[15]~output .open_drain_output = "false";
defparam \MERGED[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MERGED[14]~output (
	.i(\MUX3|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MERGED[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \MERGED[14]~output .bus_hold = "false";
defparam \MERGED[14]~output .open_drain_output = "false";
defparam \MERGED[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MERGED[13]~output (
	.i(\MUX3|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MERGED[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \MERGED[13]~output .bus_hold = "false";
defparam \MERGED[13]~output .open_drain_output = "false";
defparam \MERGED[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MERGED[12]~output (
	.i(\MUX3|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MERGED[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \MERGED[12]~output .bus_hold = "false";
defparam \MERGED[12]~output .open_drain_output = "false";
defparam \MERGED[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MERGED[11]~output (
	.i(\MUX3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MERGED[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \MERGED[11]~output .bus_hold = "false";
defparam \MERGED[11]~output .open_drain_output = "false";
defparam \MERGED[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MERGED[10]~output (
	.i(\MUX3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MERGED[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \MERGED[10]~output .bus_hold = "false";
defparam \MERGED[10]~output .open_drain_output = "false";
defparam \MERGED[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MERGED[9]~output (
	.i(\MUX3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MERGED[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \MERGED[9]~output .bus_hold = "false";
defparam \MERGED[9]~output .open_drain_output = "false";
defparam \MERGED[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MERGED[8]~output (
	.i(\MUX3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MERGED[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \MERGED[8]~output .bus_hold = "false";
defparam \MERGED[8]~output .open_drain_output = "false";
defparam \MERGED[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MERGED[7]~output (
	.i(\MUX3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MERGED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \MERGED[7]~output .bus_hold = "false";
defparam \MERGED[7]~output .open_drain_output = "false";
defparam \MERGED[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MERGED[6]~output (
	.i(\MUX3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MERGED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \MERGED[6]~output .bus_hold = "false";
defparam \MERGED[6]~output .open_drain_output = "false";
defparam \MERGED[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MERGED[5]~output (
	.i(\MUX3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MERGED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \MERGED[5]~output .bus_hold = "false";
defparam \MERGED[5]~output .open_drain_output = "false";
defparam \MERGED[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MERGED[4]~output (
	.i(\MUX3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MERGED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \MERGED[4]~output .bus_hold = "false";
defparam \MERGED[4]~output .open_drain_output = "false";
defparam \MERGED[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MERGED[3]~output (
	.i(\MUX3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MERGED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \MERGED[3]~output .bus_hold = "false";
defparam \MERGED[3]~output .open_drain_output = "false";
defparam \MERGED[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MERGED[2]~output (
	.i(\MUX3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MERGED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \MERGED[2]~output .bus_hold = "false";
defparam \MERGED[2]~output .open_drain_output = "false";
defparam \MERGED[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MERGED[1]~output (
	.i(\MUX3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MERGED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \MERGED[1]~output .bus_hold = "false";
defparam \MERGED[1]~output .open_drain_output = "false";
defparam \MERGED[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \MERGED[0]~output (
	.i(\MUX3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\MERGED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \MERGED[0]~output .bus_hold = "false";
defparam \MERGED[0]~output .open_drain_output = "false";
defparam \MERGED[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RESULT[15]~output (
	.i(\ALU2|auto_generated|result [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RESULT[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \RESULT[15]~output .bus_hold = "false";
defparam \RESULT[15]~output .open_drain_output = "false";
defparam \RESULT[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RESULT[14]~output (
	.i(\ALU2|auto_generated|result [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RESULT[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \RESULT[14]~output .bus_hold = "false";
defparam \RESULT[14]~output .open_drain_output = "false";
defparam \RESULT[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RESULT[13]~output (
	.i(\ALU2|auto_generated|result [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RESULT[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \RESULT[13]~output .bus_hold = "false";
defparam \RESULT[13]~output .open_drain_output = "false";
defparam \RESULT[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RESULT[12]~output (
	.i(\ALU2|auto_generated|result [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RESULT[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \RESULT[12]~output .bus_hold = "false";
defparam \RESULT[12]~output .open_drain_output = "false";
defparam \RESULT[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RESULT[11]~output (
	.i(\ALU2|auto_generated|result [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RESULT[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \RESULT[11]~output .bus_hold = "false";
defparam \RESULT[11]~output .open_drain_output = "false";
defparam \RESULT[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RESULT[10]~output (
	.i(\ALU2|auto_generated|result [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RESULT[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \RESULT[10]~output .bus_hold = "false";
defparam \RESULT[10]~output .open_drain_output = "false";
defparam \RESULT[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RESULT[9]~output (
	.i(\ALU2|auto_generated|result [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RESULT[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \RESULT[9]~output .bus_hold = "false";
defparam \RESULT[9]~output .open_drain_output = "false";
defparam \RESULT[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RESULT[8]~output (
	.i(\ALU2|auto_generated|result [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RESULT[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \RESULT[8]~output .bus_hold = "false";
defparam \RESULT[8]~output .open_drain_output = "false";
defparam \RESULT[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RESULT[7]~output (
	.i(\ALU2|auto_generated|result [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RESULT[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \RESULT[7]~output .bus_hold = "false";
defparam \RESULT[7]~output .open_drain_output = "false";
defparam \RESULT[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RESULT[6]~output (
	.i(\ALU2|auto_generated|result [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RESULT[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \RESULT[6]~output .bus_hold = "false";
defparam \RESULT[6]~output .open_drain_output = "false";
defparam \RESULT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RESULT[5]~output (
	.i(\ALU2|auto_generated|result [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RESULT[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \RESULT[5]~output .bus_hold = "false";
defparam \RESULT[5]~output .open_drain_output = "false";
defparam \RESULT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RESULT[4]~output (
	.i(\ALU2|auto_generated|result [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RESULT[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \RESULT[4]~output .bus_hold = "false";
defparam \RESULT[4]~output .open_drain_output = "false";
defparam \RESULT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RESULT[3]~output (
	.i(\ALU2|auto_generated|result [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RESULT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \RESULT[3]~output .bus_hold = "false";
defparam \RESULT[3]~output .open_drain_output = "false";
defparam \RESULT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RESULT[2]~output (
	.i(\ALU2|auto_generated|result [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RESULT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \RESULT[2]~output .bus_hold = "false";
defparam \RESULT[2]~output .open_drain_output = "false";
defparam \RESULT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RESULT[1]~output (
	.i(\ALU2|auto_generated|result [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RESULT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \RESULT[1]~output .bus_hold = "false";
defparam \RESULT[1]~output .open_drain_output = "false";
defparam \RESULT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \RESULT[0]~output (
	.i(\ALU2|auto_generated|result [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\RESULT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \RESULT[0]~output .bus_hold = "false";
defparam \RESULT[0]~output .open_drain_output = "false";
defparam \RESULT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \inst3|NS~0 (
// Equation(s):
// \inst3|NS~0_combout  = (\register3|stupid_dff~q ) # (\register3|inst1~q )

	.dataa(!\register3|inst1~q ),
	.datab(!\register3|stupid_dff~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|NS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|NS~0 .extended_lut = "off";
defparam \inst3|NS~0 .lut_mask = 64'h7777777777777777;
defparam \inst3|NS~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \register3|stupid_dff~0 (
// Equation(s):
// \register3|stupid_dff~0_combout  = !\inst3|NS~0_combout 

	.dataa(!\inst3|NS~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\register3|stupid_dff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \register3|stupid_dff~0 .extended_lut = "off";
defparam \register3|stupid_dff~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \register3|stupid_dff~0 .shared_arith = "off";
// synopsys translate_on

dffeas \register3|stupid_dff (
	.clk(\CLK~input_o ),
	.d(\register3|stupid_dff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register3|stupid_dff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register3|stupid_dff .is_wysiwyg = "true";
defparam \register3|stupid_dff .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ALU2|auto_generated|add_sub_cella[12] (
// Equation(s):
// \ALU2|auto_generated|result [12] = SUM(( \inst1|dffs [12] ) + ( !\inst|add_sub~0_combout  $ (\ram|altsyncram_component|auto_generated|q_a [12]) ) + ( \ALU2|auto_generated|add_sub_cella[11]~COUT  ))
// \ALU2|auto_generated|add_sub_cella[12]~COUT  = CARRY(( \inst1|dffs [12] ) + ( !\inst|add_sub~0_combout  $ (\ram|altsyncram_component|auto_generated|q_a [12]) ) + ( \ALU2|auto_generated|add_sub_cella[11]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|add_sub~0_combout ),
	.datad(!\inst1|dffs [12]),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [12]),
	.datag(gnd),
	.cin(\ALU2|auto_generated|add_sub_cella[11]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU2|auto_generated|result [12]),
	.cout(\ALU2|auto_generated|add_sub_cella[12]~COUT ),
	.shareout());
// synopsys translate_off
defparam \ALU2|auto_generated|add_sub_cella[12] .extended_lut = "off";
defparam \ALU2|auto_generated|add_sub_cella[12] .lut_mask = 64'h00000FF0000000FF;
defparam \ALU2|auto_generated|add_sub_cella[12] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU2|auto_generated|add_sub_cella[13] (
// Equation(s):
// \ALU2|auto_generated|result [13] = SUM(( \inst1|dffs [13] ) + ( !\inst|add_sub~0_combout  $ (\ram|altsyncram_component|auto_generated|q_a [13]) ) + ( \ALU2|auto_generated|add_sub_cella[12]~COUT  ))
// \ALU2|auto_generated|add_sub_cella[13]~COUT  = CARRY(( \inst1|dffs [13] ) + ( !\inst|add_sub~0_combout  $ (\ram|altsyncram_component|auto_generated|q_a [13]) ) + ( \ALU2|auto_generated|add_sub_cella[12]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|add_sub~0_combout ),
	.datad(!\inst1|dffs [13]),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [13]),
	.datag(gnd),
	.cin(\ALU2|auto_generated|add_sub_cella[12]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU2|auto_generated|result [13]),
	.cout(\ALU2|auto_generated|add_sub_cella[13]~COUT ),
	.shareout());
// synopsys translate_off
defparam \ALU2|auto_generated|add_sub_cella[13] .extended_lut = "off";
defparam \ALU2|auto_generated|add_sub_cella[13] .lut_mask = 64'h00000FF0000000FF;
defparam \ALU2|auto_generated|add_sub_cella[13] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU2|auto_generated|add_sub_cella[14] (
// Equation(s):
// \ALU2|auto_generated|result [14] = SUM(( \inst1|dffs [14] ) + ( !\inst|add_sub~0_combout  $ (\ram|altsyncram_component|auto_generated|q_a [14]) ) + ( \ALU2|auto_generated|add_sub_cella[13]~COUT  ))
// \ALU2|auto_generated|add_sub_cella[14]~COUT  = CARRY(( \inst1|dffs [14] ) + ( !\inst|add_sub~0_combout  $ (\ram|altsyncram_component|auto_generated|q_a [14]) ) + ( \ALU2|auto_generated|add_sub_cella[13]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|add_sub~0_combout ),
	.datad(!\inst1|dffs [14]),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [14]),
	.datag(gnd),
	.cin(\ALU2|auto_generated|add_sub_cella[13]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU2|auto_generated|result [14]),
	.cout(\ALU2|auto_generated|add_sub_cella[14]~COUT ),
	.shareout());
// synopsys translate_off
defparam \ALU2|auto_generated|add_sub_cella[14] .extended_lut = "off";
defparam \ALU2|auto_generated|add_sub_cella[14] .lut_mask = 64'h00000FF0000000FF;
defparam \ALU2|auto_generated|add_sub_cella[14] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU2|auto_generated|add_sub_cella[15] (
// Equation(s):
// \ALU2|auto_generated|result [15] = SUM(( \inst1|dffs [15] ) + ( !\inst|add_sub~0_combout  $ (\ram|altsyncram_component|auto_generated|q_a [15]) ) + ( \ALU2|auto_generated|add_sub_cella[14]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|add_sub~0_combout ),
	.datad(!\inst1|dffs [15]),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [15]),
	.datag(gnd),
	.cin(\ALU2|auto_generated|add_sub_cella[14]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU2|auto_generated|result [15]),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ALU2|auto_generated|add_sub_cella[15] .extended_lut = "off";
defparam \ALU2|auto_generated|add_sub_cella[15] .lut_mask = 64'h00000FF0000000FF;
defparam \ALU2|auto_generated|add_sub_cella[15] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|SLOAD_ACC (
// Equation(s):
// \inst|SLOAD_ACC~combout  = ( \MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & ( \MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & ( (!\register3|inst1~q ) # (((\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ) # 
// (\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout )) # (\register3|stupid_dff~q )) ) ) ) # ( !\MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & ( \MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  ) ) # ( 
// \MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & ( !\MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & ( (!\register3|inst1~q ) # (((\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ) # 
// (\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout )) # (\register3|stupid_dff~q )) ) ) ) # ( !\MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & ( !\MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & ( ((!\register3|inst1~q  
// & ((!\register3|stupid_dff~q ) # (!\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ))) # (\register3|inst1~q  & ((\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ) # (\register3|stupid_dff~q )))) # 
// (\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\register3|inst1~q ),
	.datab(!\register3|stupid_dff~q ),
	.datac(!\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.datad(!\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.datae(!\MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.dataf(!\MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|SLOAD_ACC~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|SLOAD_ACC .extended_lut = "off";
defparam \inst|SLOAD_ACC .lut_mask = 64'hBDFFBFFFFFFFBFFF;
defparam \inst|SLOAD_ACC .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst1|_~0 (
// Equation(s):
// \inst1|_~0_combout  = (!\inst|MUX3~0_combout  & (\ALU2|auto_generated|result [15] & !\inst|SLOAD_ACC~combout ))

	.dataa(!\inst|MUX3~0_combout ),
	.datab(!\ALU2|auto_generated|result [15]),
	.datac(!\inst|SLOAD_ACC~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst1|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst1|_~0 .extended_lut = "off";
defparam \inst1|_~0 .lut_mask = 64'h2020202020202020;
defparam \inst1|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|enable_acc~0 (
// Equation(s):
// \inst|enable_acc~0_combout  = ( \MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & ( \MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & ( (\register3|inst1~q  & (!\register3|stupid_dff~q  & 
// (!\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & !\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ))) ) ) ) # ( !\MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & ( 
// \MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & ( (!\register3|inst1~q  & (\register3|stupid_dff~q  & (\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & !\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ))) ) ) ) # ( 
// \MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & ( !\MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & ( (!\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  & ((!\register3|inst1~q  & (\register3|stupid_dff~q  & 
// \MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout )) # (\register3|inst1~q  & (!\register3|stupid_dff~q  & !\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout )))) ) ) ) # ( !\MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & ( 
// !\MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & ( (!\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  & ((!\register3|inst1~q  & (\register3|stupid_dff~q  & \MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout )) # 
// (\register3|inst1~q  & (!\register3|stupid_dff~q  & !\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\register3|inst1~q ),
	.datab(!\register3|stupid_dff~q ),
	.datac(!\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.datad(!\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.datae(!\MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.dataf(!\MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|enable_acc~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|enable_acc~0 .extended_lut = "off";
defparam \inst|enable_acc~0 .lut_mask = 64'h4200420002004000;
defparam \inst|enable_acc~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst1|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\inst1|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\inst|enable_acc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dffs[15] .is_wysiwyg = "true";
defparam \inst1|dffs[15] .power_up = "low";
// synopsys translate_on

dffeas \IR|dffs[15] (
	.clk(\CLK~input_o ),
	.d(\ram|altsyncram_component|auto_generated|q_a [15]),
	.asdata(\ram|altsyncram_component|auto_generated|q_a [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|EXEC1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[15] .is_wysiwyg = "true";
defparam \IR|dffs[15] .power_up = "low";
// synopsys translate_on

dffeas \IR|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\ram|altsyncram_component|auto_generated|q_a [14]),
	.asdata(\ram|altsyncram_component|auto_generated|q_a [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|EXEC1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[14] .is_wysiwyg = "true";
defparam \IR|dffs[14] .power_up = "low";
// synopsys translate_on

dffeas \IR|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\ram|altsyncram_component|auto_generated|q_a [13]),
	.asdata(\ram|altsyncram_component|auto_generated|q_a [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|EXEC1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[13] .is_wysiwyg = "true";
defparam \IR|dffs[13] .power_up = "low";
// synopsys translate_on

dffeas \IR|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\ram|altsyncram_component|auto_generated|q_a [12]),
	.asdata(\ram|altsyncram_component|auto_generated|q_a [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|EXEC1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[12] .is_wysiwyg = "true";
defparam \IR|dffs[12] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|MUX1~2 (
// Equation(s):
// \inst|MUX1~2_combout  = ( \IR|dffs [13] & ( \IR|dffs [12] & ( (\register3|inst1~q  & (!\register3|stupid_dff~q  & (!\IR|dffs [15] & !\IR|dffs [14]))) ) ) ) # ( \IR|dffs [13] & ( !\IR|dffs [12] & ( (\register3|inst1~q  & (!\register3|stupid_dff~q  & 
// (!\IR|dffs [15] & !\IR|dffs [14]))) ) ) ) # ( !\IR|dffs [13] & ( !\IR|dffs [12] & ( (\register3|inst1~q  & (!\register3|stupid_dff~q  & (!\IR|dffs [15] & !\IR|dffs [14]))) ) ) )

	.dataa(!\register3|inst1~q ),
	.datab(!\register3|stupid_dff~q ),
	.datac(!\IR|dffs [15]),
	.datad(!\IR|dffs [14]),
	.datae(!\IR|dffs [13]),
	.dataf(!\IR|dffs [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX1~2 .extended_lut = "off";
defparam \inst|MUX1~2 .lut_mask = 64'h4000400000004000;
defparam \inst|MUX1~2 .shared_arith = "off";
// synopsys translate_on

dffeas \IR|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\ram|altsyncram_component|auto_generated|q_a [1]),
	.asdata(\ram|altsyncram_component|auto_generated|q_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|EXEC1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[1] .is_wysiwyg = "true";
defparam \IR|dffs[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX|$00000|auto_generated|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \MUX|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  = (!\register3|inst1~q  & ((!\register3|stupid_dff~q  & ((\IR|dffs [1]))) # (\register3|stupid_dff~q  & (\ram|altsyncram_component|auto_generated|q_a [1])))) # (\register3|inst1~q  & (((\IR|dffs 
// [1]))))

	.dataa(!\register3|inst1~q ),
	.datab(!\register3|stupid_dff~q ),
	.datac(!\ram|altsyncram_component|auto_generated|q_a [1]),
	.datad(!\IR|dffs [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \MUX|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|auto_generated|counter_comb_bita0 (
// Equation(s):
// \inst4|auto_generated|counter_comb_bita0~sumout  = SUM(( \inst4|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \inst4|auto_generated|counter_comb_bita0~COUT  = CARRY(( \inst4|auto_generated|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst4|auto_generated|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|auto_generated|counter_comb_bita0~sumout ),
	.cout(\inst4|auto_generated|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst4|auto_generated|counter_comb_bita0 .extended_lut = "off";
defparam \inst4|auto_generated|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \inst4|auto_generated|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU2|auto_generated|add_sub_cella[0]~2 (
// Equation(s):
// \ALU2|auto_generated|add_sub_cella[0]~2_cout  = CARRY(( VCC ) + ( !\inst|add_sub~0_combout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst|add_sub~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\ALU2|auto_generated|add_sub_cella[0]~2_cout ),
	.shareout());
// synopsys translate_off
defparam \ALU2|auto_generated|add_sub_cella[0]~2 .extended_lut = "off";
defparam \ALU2|auto_generated|add_sub_cella[0]~2 .lut_mask = 64'h000000FF0000FFFF;
defparam \ALU2|auto_generated|add_sub_cella[0]~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU2|auto_generated|add_sub_cella[0] (
// Equation(s):
// \ALU2|auto_generated|result [0] = SUM(( \inst1|dffs [0] ) + ( !\inst|add_sub~0_combout  $ (\ram|altsyncram_component|auto_generated|q_a [0]) ) + ( \ALU2|auto_generated|add_sub_cella[0]~2_cout  ))
// \ALU2|auto_generated|add_sub_cella[0]~COUT  = CARRY(( \inst1|dffs [0] ) + ( !\inst|add_sub~0_combout  $ (\ram|altsyncram_component|auto_generated|q_a [0]) ) + ( \ALU2|auto_generated|add_sub_cella[0]~2_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|add_sub~0_combout ),
	.datad(!\inst1|dffs [0]),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(\ALU2|auto_generated|add_sub_cella[0]~2_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU2|auto_generated|result [0]),
	.cout(\ALU2|auto_generated|add_sub_cella[0]~COUT ),
	.shareout());
// synopsys translate_off
defparam \ALU2|auto_generated|add_sub_cella[0] .extended_lut = "off";
defparam \ALU2|auto_generated|add_sub_cella[0] .lut_mask = 64'h00000FF0000000FF;
defparam \ALU2|auto_generated|add_sub_cella[0] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX3|$00000|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \MUX3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  = (!\inst|MUX3~0_combout  & ((\ALU2|auto_generated|result [0]))) # (\inst|MUX3~0_combout  & (\ram|altsyncram_component|auto_generated|q_a [0]))

	.dataa(!\inst|MUX3~0_combout ),
	.datab(!\ram|altsyncram_component|auto_generated|q_a [0]),
	.datac(!\ALU2|auto_generated|result [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX3|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX3|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX3|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst1|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\MUX3|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.asdata(\inst1|dffs [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|SLOAD_ACC~combout ),
	.ena(\inst|enable_acc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dffs[0] .is_wysiwyg = "true";
defparam \inst1|dffs[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \ALU2|auto_generated|add_sub_cella[1] (
// Equation(s):
// \ALU2|auto_generated|result [1] = SUM(( \inst1|dffs [1] ) + ( !\inst|add_sub~0_combout  $ (\ram|altsyncram_component|auto_generated|q_a [1]) ) + ( \ALU2|auto_generated|add_sub_cella[0]~COUT  ))
// \ALU2|auto_generated|add_sub_cella[1]~COUT  = CARRY(( \inst1|dffs [1] ) + ( !\inst|add_sub~0_combout  $ (\ram|altsyncram_component|auto_generated|q_a [1]) ) + ( \ALU2|auto_generated|add_sub_cella[0]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|add_sub~0_combout ),
	.datad(!\inst1|dffs [1]),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(\ALU2|auto_generated|add_sub_cella[0]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU2|auto_generated|result [1]),
	.cout(\ALU2|auto_generated|add_sub_cella[1]~COUT ),
	.shareout());
// synopsys translate_off
defparam \ALU2|auto_generated|add_sub_cella[1] .extended_lut = "off";
defparam \ALU2|auto_generated|add_sub_cella[1] .lut_mask = 64'h00000FF0000000FF;
defparam \ALU2|auto_generated|add_sub_cella[1] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU2|auto_generated|add_sub_cella[2] (
// Equation(s):
// \ALU2|auto_generated|result [2] = SUM(( \inst1|dffs [2] ) + ( !\inst|add_sub~0_combout  $ (\ram|altsyncram_component|auto_generated|q_a [2]) ) + ( \ALU2|auto_generated|add_sub_cella[1]~COUT  ))
// \ALU2|auto_generated|add_sub_cella[2]~COUT  = CARRY(( \inst1|dffs [2] ) + ( !\inst|add_sub~0_combout  $ (\ram|altsyncram_component|auto_generated|q_a [2]) ) + ( \ALU2|auto_generated|add_sub_cella[1]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|add_sub~0_combout ),
	.datad(!\inst1|dffs [2]),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(\ALU2|auto_generated|add_sub_cella[1]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU2|auto_generated|result [2]),
	.cout(\ALU2|auto_generated|add_sub_cella[2]~COUT ),
	.shareout());
// synopsys translate_off
defparam \ALU2|auto_generated|add_sub_cella[2] .extended_lut = "off";
defparam \ALU2|auto_generated|add_sub_cella[2] .lut_mask = 64'h00000FF0000000FF;
defparam \ALU2|auto_generated|add_sub_cella[2] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX3|$00000|auto_generated|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \MUX3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  = (!\inst|MUX3~0_combout  & ((\ALU2|auto_generated|result [2]))) # (\inst|MUX3~0_combout  & (\ram|altsyncram_component|auto_generated|q_a [2]))

	.dataa(!\inst|MUX3~0_combout ),
	.datab(!\ram|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\ALU2|auto_generated|result [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX3|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX3|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX3|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \IR|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\ram|altsyncram_component|auto_generated|q_a [3]),
	.asdata(\ram|altsyncram_component|auto_generated|q_a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|EXEC1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[3] .is_wysiwyg = "true";
defparam \IR|dffs[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX|$00000|auto_generated|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \MUX|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  = (!\register3|inst1~q  & ((!\register3|stupid_dff~q  & ((\IR|dffs [3]))) # (\register3|stupid_dff~q  & (\ram|altsyncram_component|auto_generated|q_a [3])))) # (\register3|inst1~q  & (((\IR|dffs 
// [3]))))

	.dataa(!\register3|inst1~q ),
	.datab(!\register3|stupid_dff~q ),
	.datac(!\ram|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\IR|dffs [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \MUX|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|auto_generated|counter_comb_bita1 (
// Equation(s):
// \inst4|auto_generated|counter_comb_bita1~sumout  = SUM(( \inst4|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( \inst4|auto_generated|counter_comb_bita0~COUT  ))
// \inst4|auto_generated|counter_comb_bita1~COUT  = CARRY(( \inst4|auto_generated|counter_reg_bit [1] ) + ( GND ) + ( \inst4|auto_generated|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst4|auto_generated|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|auto_generated|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|auto_generated|counter_comb_bita1~sumout ),
	.cout(\inst4|auto_generated|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst4|auto_generated|counter_comb_bita1 .extended_lut = "off";
defparam \inst4|auto_generated|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst4|auto_generated|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|auto_generated|counter_comb_bita2 (
// Equation(s):
// \inst4|auto_generated|counter_comb_bita2~sumout  = SUM(( \inst4|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( \inst4|auto_generated|counter_comb_bita1~COUT  ))
// \inst4|auto_generated|counter_comb_bita2~COUT  = CARRY(( \inst4|auto_generated|counter_reg_bit [2] ) + ( GND ) + ( \inst4|auto_generated|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst4|auto_generated|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|auto_generated|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|auto_generated|counter_comb_bita2~sumout ),
	.cout(\inst4|auto_generated|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst4|auto_generated|counter_comb_bita2 .extended_lut = "off";
defparam \inst4|auto_generated|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst4|auto_generated|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|SLOAD~0 (
// Equation(s):
// \inst|SLOAD~0_combout  = (!\MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & ((!\MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ) # ((\inst1|dffs [15])))) # (\MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & 
// (!\MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & ((\inst|EQ~combout ))))

	.dataa(!\MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datab(!\MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datac(!\inst1|dffs [15]),
	.datad(!\inst|EQ~combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|SLOAD~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|SLOAD~0 .extended_lut = "off";
defparam \inst|SLOAD~0 .lut_mask = 64'h8ACE8ACE8ACE8ACE;
defparam \inst|SLOAD~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|SLOAD~1 (
// Equation(s):
// \inst|SLOAD~1_combout  = (\inst3|EXEC1~0_combout  & (!\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & (\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  & \inst|SLOAD~0_combout )))

	.dataa(!\inst3|EXEC1~0_combout ),
	.datab(!\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.datac(!\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.datad(!\inst|SLOAD~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|SLOAD~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|SLOAD~1 .extended_lut = "off";
defparam \inst|SLOAD~1 .lut_mask = 64'h0004000400040004;
defparam \inst|SLOAD~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|auto_generated|_~0 (
// Equation(s):
// \inst4|auto_generated|_~0_combout  = ( \MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & ( (!\register3|inst1~q  & (\register3|stupid_dff~q  & ((!\MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout )))) # (\register3|inst1~q  & 
// (!\register3|stupid_dff~q  & (!\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & \MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ))) ) ) # ( !\MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & ( (!\register3|inst1~q  & 
// (\register3|stupid_dff~q  & \MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout )) # (\register3|inst1~q  & (!\register3|stupid_dff~q  & !\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout )) ) )

	.dataa(!\register3|inst1~q ),
	.datab(!\register3|stupid_dff~q ),
	.datac(!\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.datad(!\MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datae(!\MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|auto_generated|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|auto_generated|_~0 .extended_lut = "off";
defparam \inst4|auto_generated|_~0 .lut_mask = 64'h4242224042422240;
defparam \inst4|auto_generated|_~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|auto_generated|_~1 (
// Equation(s):
// \inst4|auto_generated|_~1_combout  = ( \inst|EQ~combout  & ( (!\MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & (\MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & !\inst1|dffs [15])) ) ) # ( !\inst|EQ~combout  & ( 
// (!\MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & (((\MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & !\inst1|dffs [15])))) # (\MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & 
// (\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  & (!\MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.datab(!\MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datac(!\MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datad(!\inst1|dffs [15]),
	.datae(!\inst|EQ~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|auto_generated|_~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|auto_generated|_~1 .extended_lut = "off";
defparam \inst4|auto_generated|_~1 .lut_mask = 64'h1C100C001C100C00;
defparam \inst4|auto_generated|_~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|auto_generated|_~2 (
// Equation(s):
// \inst4|auto_generated|_~2_combout  = ( \inst4|auto_generated|_~0_combout  & ( \inst4|auto_generated|_~1_combout  & ( (!\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ) # ((\inst3|EXEC1~0_combout  & 
// !\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout )) ) ) ) # ( !\inst4|auto_generated|_~0_combout  & ( \inst4|auto_generated|_~1_combout  & ( (\inst3|EXEC1~0_combout  & !\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ) ) ) ) # ( 
// \inst4|auto_generated|_~0_combout  & ( !\inst4|auto_generated|_~1_combout  & ( (!\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ) # ((\inst3|EXEC1~0_combout  & (!\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & 
// \inst|SLOAD~0_combout ))) ) ) ) # ( !\inst4|auto_generated|_~0_combout  & ( !\inst4|auto_generated|_~1_combout  & ( (\inst3|EXEC1~0_combout  & (!\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & 
// (\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  & \inst|SLOAD~0_combout ))) ) ) )

	.dataa(!\inst3|EXEC1~0_combout ),
	.datab(!\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.datac(!\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.datad(!\inst|SLOAD~0_combout ),
	.datae(!\inst4|auto_generated|_~0_combout ),
	.dataf(!\inst4|auto_generated|_~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst4|auto_generated|_~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|auto_generated|_~2 .extended_lut = "off";
defparam \inst4|auto_generated|_~2 .lut_mask = 64'h0004F0F44444F4F4;
defparam \inst4|auto_generated|_~2 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|auto_generated|counter_reg_bit[2] (
	.clk(\CLK~input_o ),
	.d(\inst4|auto_generated|counter_comb_bita2~sumout ),
	.asdata(\MUX|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|SLOAD~1_combout ),
	.ena(\inst4|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \inst4|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst4|auto_generated|counter_comb_bita3 (
// Equation(s):
// \inst4|auto_generated|counter_comb_bita3~sumout  = SUM(( \inst4|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( \inst4|auto_generated|counter_comb_bita2~COUT  ))
// \inst4|auto_generated|counter_comb_bita3~COUT  = CARRY(( \inst4|auto_generated|counter_reg_bit [3] ) + ( GND ) + ( \inst4|auto_generated|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst4|auto_generated|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|auto_generated|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|auto_generated|counter_comb_bita3~sumout ),
	.cout(\inst4|auto_generated|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst4|auto_generated|counter_comb_bita3 .extended_lut = "off";
defparam \inst4|auto_generated|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst4|auto_generated|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|auto_generated|counter_reg_bit[3] (
	.clk(\CLK~input_o ),
	.d(\inst4|auto_generated|counter_comb_bita3~sumout ),
	.asdata(\MUX|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|SLOAD~1_combout ),
	.ena(\inst4|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \inst4|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  = ( \inst4|auto_generated|counter_reg_bit [3] & ( ((!\inst|MUX1~2_combout  & ((!\inst3|EXEC1~0_combout ) # (!\inst|MUX1~4_combout )))) # (\MUX|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout 
// ) ) ) # ( !\inst4|auto_generated|counter_reg_bit [3] & ( (\MUX|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  & (((\inst3|EXEC1~0_combout  & \inst|MUX1~4_combout )) # (\inst|MUX1~2_combout ))) ) )

	.dataa(!\inst3|EXEC1~0_combout ),
	.datab(!\inst|MUX1~4_combout ),
	.datac(!\inst|MUX1~2_combout ),
	.datad(!\MUX|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.datae(!\inst4|auto_generated|counter_reg_bit [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h001FE0FF001FE0FF;
defparam \MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU2|auto_generated|add_sub_cella[3] (
// Equation(s):
// \ALU2|auto_generated|result [3] = SUM(( \inst1|dffs [3] ) + ( !\inst|add_sub~0_combout  $ (\ram|altsyncram_component|auto_generated|q_a [3]) ) + ( \ALU2|auto_generated|add_sub_cella[2]~COUT  ))
// \ALU2|auto_generated|add_sub_cella[3]~COUT  = CARRY(( \inst1|dffs [3] ) + ( !\inst|add_sub~0_combout  $ (\ram|altsyncram_component|auto_generated|q_a [3]) ) + ( \ALU2|auto_generated|add_sub_cella[2]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|add_sub~0_combout ),
	.datad(!\inst1|dffs [3]),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(\ALU2|auto_generated|add_sub_cella[2]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU2|auto_generated|result [3]),
	.cout(\ALU2|auto_generated|add_sub_cella[3]~COUT ),
	.shareout());
// synopsys translate_off
defparam \ALU2|auto_generated|add_sub_cella[3] .extended_lut = "off";
defparam \ALU2|auto_generated|add_sub_cella[3] .lut_mask = 64'h00000FF0000000FF;
defparam \ALU2|auto_generated|add_sub_cella[3] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU2|auto_generated|add_sub_cella[4] (
// Equation(s):
// \ALU2|auto_generated|result [4] = SUM(( \inst1|dffs [4] ) + ( !\inst|add_sub~0_combout  $ (\ram|altsyncram_component|auto_generated|q_a [4]) ) + ( \ALU2|auto_generated|add_sub_cella[3]~COUT  ))
// \ALU2|auto_generated|add_sub_cella[4]~COUT  = CARRY(( \inst1|dffs [4] ) + ( !\inst|add_sub~0_combout  $ (\ram|altsyncram_component|auto_generated|q_a [4]) ) + ( \ALU2|auto_generated|add_sub_cella[3]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|add_sub~0_combout ),
	.datad(!\inst1|dffs [4]),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [4]),
	.datag(gnd),
	.cin(\ALU2|auto_generated|add_sub_cella[3]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU2|auto_generated|result [4]),
	.cout(\ALU2|auto_generated|add_sub_cella[4]~COUT ),
	.shareout());
// synopsys translate_off
defparam \ALU2|auto_generated|add_sub_cella[4] .extended_lut = "off";
defparam \ALU2|auto_generated|add_sub_cella[4] .lut_mask = 64'h00000FF0000000FF;
defparam \ALU2|auto_generated|add_sub_cella[4] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX3|$00000|auto_generated|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \MUX3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  = (!\inst|MUX3~0_combout  & ((\ALU2|auto_generated|result [4]))) # (\inst|MUX3~0_combout  & (\ram|altsyncram_component|auto_generated|q_a [4]))

	.dataa(!\inst|MUX3~0_combout ),
	.datab(!\ram|altsyncram_component|auto_generated|q_a [4]),
	.datac(!\ALU2|auto_generated|result [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX3|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX3|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX3|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \IR|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\ram|altsyncram_component|auto_generated|q_a [5]),
	.asdata(\ram|altsyncram_component|auto_generated|q_a [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|EXEC1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[5] .is_wysiwyg = "true";
defparam \IR|dffs[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX|$00000|auto_generated|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \MUX|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  = (!\register3|inst1~q  & ((!\register3|stupid_dff~q  & ((\IR|dffs [5]))) # (\register3|stupid_dff~q  & (\ram|altsyncram_component|auto_generated|q_a [5])))) # (\register3|inst1~q  & (((\IR|dffs 
// [5]))))

	.dataa(!\register3|inst1~q ),
	.datab(!\register3|stupid_dff~q ),
	.datac(!\ram|altsyncram_component|auto_generated|q_a [5]),
	.datad(!\IR|dffs [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \MUX|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|auto_generated|counter_comb_bita4 (
// Equation(s):
// \inst4|auto_generated|counter_comb_bita4~sumout  = SUM(( \inst4|auto_generated|counter_reg_bit [4] ) + ( GND ) + ( \inst4|auto_generated|counter_comb_bita3~COUT  ))
// \inst4|auto_generated|counter_comb_bita4~COUT  = CARRY(( \inst4|auto_generated|counter_reg_bit [4] ) + ( GND ) + ( \inst4|auto_generated|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst4|auto_generated|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|auto_generated|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|auto_generated|counter_comb_bita4~sumout ),
	.cout(\inst4|auto_generated|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst4|auto_generated|counter_comb_bita4 .extended_lut = "off";
defparam \inst4|auto_generated|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst4|auto_generated|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|auto_generated|counter_reg_bit[4] (
	.clk(\CLK~input_o ),
	.d(\inst4|auto_generated|counter_comb_bita4~sumout ),
	.asdata(\MUX|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|SLOAD~1_combout ),
	.ena(\inst4|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \inst4|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst4|auto_generated|counter_comb_bita5 (
// Equation(s):
// \inst4|auto_generated|counter_comb_bita5~sumout  = SUM(( \inst4|auto_generated|counter_reg_bit [5] ) + ( GND ) + ( \inst4|auto_generated|counter_comb_bita4~COUT  ))
// \inst4|auto_generated|counter_comb_bita5~COUT  = CARRY(( \inst4|auto_generated|counter_reg_bit [5] ) + ( GND ) + ( \inst4|auto_generated|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst4|auto_generated|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|auto_generated|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|auto_generated|counter_comb_bita5~sumout ),
	.cout(\inst4|auto_generated|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst4|auto_generated|counter_comb_bita5 .extended_lut = "off";
defparam \inst4|auto_generated|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst4|auto_generated|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|auto_generated|counter_reg_bit[5] (
	.clk(\CLK~input_o ),
	.d(\inst4|auto_generated|counter_comb_bita5~sumout ),
	.asdata(\MUX|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|SLOAD~1_combout ),
	.ena(\inst4|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \inst4|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  = ( \inst4|auto_generated|counter_reg_bit [5] & ( ((!\inst|MUX1~2_combout  & ((!\inst3|EXEC1~0_combout ) # (!\inst|MUX1~4_combout )))) # (\MUX|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout 
// ) ) ) # ( !\inst4|auto_generated|counter_reg_bit [5] & ( (\MUX|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  & (((\inst3|EXEC1~0_combout  & \inst|MUX1~4_combout )) # (\inst|MUX1~2_combout ))) ) )

	.dataa(!\inst3|EXEC1~0_combout ),
	.datab(!\inst|MUX1~4_combout ),
	.datac(!\inst|MUX1~2_combout ),
	.datad(!\MUX|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.datae(!\inst4|auto_generated|counter_reg_bit [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h001FE0FF001FE0FF;
defparam \MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU2|auto_generated|add_sub_cella[5] (
// Equation(s):
// \ALU2|auto_generated|result [5] = SUM(( \inst1|dffs [5] ) + ( !\inst|add_sub~0_combout  $ (\ram|altsyncram_component|auto_generated|q_a [5]) ) + ( \ALU2|auto_generated|add_sub_cella[4]~COUT  ))
// \ALU2|auto_generated|add_sub_cella[5]~COUT  = CARRY(( \inst1|dffs [5] ) + ( !\inst|add_sub~0_combout  $ (\ram|altsyncram_component|auto_generated|q_a [5]) ) + ( \ALU2|auto_generated|add_sub_cella[4]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|add_sub~0_combout ),
	.datad(!\inst1|dffs [5]),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(\ALU2|auto_generated|add_sub_cella[4]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU2|auto_generated|result [5]),
	.cout(\ALU2|auto_generated|add_sub_cella[5]~COUT ),
	.shareout());
// synopsys translate_off
defparam \ALU2|auto_generated|add_sub_cella[5] .extended_lut = "off";
defparam \ALU2|auto_generated|add_sub_cella[5] .lut_mask = 64'h00000FF0000000FF;
defparam \ALU2|auto_generated|add_sub_cella[5] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU2|auto_generated|add_sub_cella[6] (
// Equation(s):
// \ALU2|auto_generated|result [6] = SUM(( \inst1|dffs [6] ) + ( !\inst|add_sub~0_combout  $ (\ram|altsyncram_component|auto_generated|q_a [6]) ) + ( \ALU2|auto_generated|add_sub_cella[5]~COUT  ))
// \ALU2|auto_generated|add_sub_cella[6]~COUT  = CARRY(( \inst1|dffs [6] ) + ( !\inst|add_sub~0_combout  $ (\ram|altsyncram_component|auto_generated|q_a [6]) ) + ( \ALU2|auto_generated|add_sub_cella[5]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|add_sub~0_combout ),
	.datad(!\inst1|dffs [6]),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [6]),
	.datag(gnd),
	.cin(\ALU2|auto_generated|add_sub_cella[5]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU2|auto_generated|result [6]),
	.cout(\ALU2|auto_generated|add_sub_cella[6]~COUT ),
	.shareout());
// synopsys translate_off
defparam \ALU2|auto_generated|add_sub_cella[6] .extended_lut = "off";
defparam \ALU2|auto_generated|add_sub_cella[6] .lut_mask = 64'h00000FF0000000FF;
defparam \ALU2|auto_generated|add_sub_cella[6] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX3|$00000|auto_generated|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \MUX3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  = (!\inst|MUX3~0_combout  & ((\ALU2|auto_generated|result [6]))) # (\inst|MUX3~0_combout  & (\ram|altsyncram_component|auto_generated|q_a [6]))

	.dataa(!\inst|MUX3~0_combout ),
	.datab(!\ram|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\ALU2|auto_generated|result [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX3|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX3|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX3|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \IR|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\ram|altsyncram_component|auto_generated|q_a [7]),
	.asdata(\ram|altsyncram_component|auto_generated|q_a [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|EXEC1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[7] .is_wysiwyg = "true";
defparam \IR|dffs[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX|$00000|auto_generated|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \MUX|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout  = (!\register3|inst1~q  & ((!\register3|stupid_dff~q  & ((\IR|dffs [7]))) # (\register3|stupid_dff~q  & (\ram|altsyncram_component|auto_generated|q_a [7])))) # (\register3|inst1~q  & (((\IR|dffs 
// [7]))))

	.dataa(!\register3|inst1~q ),
	.datab(!\register3|stupid_dff~q ),
	.datac(!\ram|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\IR|dffs [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \MUX|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|auto_generated|counter_comb_bita6 (
// Equation(s):
// \inst4|auto_generated|counter_comb_bita6~sumout  = SUM(( \inst4|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( \inst4|auto_generated|counter_comb_bita5~COUT  ))
// \inst4|auto_generated|counter_comb_bita6~COUT  = CARRY(( \inst4|auto_generated|counter_reg_bit [6] ) + ( GND ) + ( \inst4|auto_generated|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst4|auto_generated|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|auto_generated|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|auto_generated|counter_comb_bita6~sumout ),
	.cout(\inst4|auto_generated|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst4|auto_generated|counter_comb_bita6 .extended_lut = "off";
defparam \inst4|auto_generated|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst4|auto_generated|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|auto_generated|counter_reg_bit[6] (
	.clk(\CLK~input_o ),
	.d(\inst4|auto_generated|counter_comb_bita6~sumout ),
	.asdata(\MUX|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|SLOAD~1_combout ),
	.ena(\inst4|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \inst4|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst4|auto_generated|counter_comb_bita7 (
// Equation(s):
// \inst4|auto_generated|counter_comb_bita7~sumout  = SUM(( \inst4|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( \inst4|auto_generated|counter_comb_bita6~COUT  ))
// \inst4|auto_generated|counter_comb_bita7~COUT  = CARRY(( \inst4|auto_generated|counter_reg_bit [7] ) + ( GND ) + ( \inst4|auto_generated|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst4|auto_generated|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|auto_generated|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|auto_generated|counter_comb_bita7~sumout ),
	.cout(\inst4|auto_generated|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst4|auto_generated|counter_comb_bita7 .extended_lut = "off";
defparam \inst4|auto_generated|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst4|auto_generated|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|auto_generated|counter_reg_bit[7] (
	.clk(\CLK~input_o ),
	.d(\inst4|auto_generated|counter_comb_bita7~sumout ),
	.asdata(\MUX|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|SLOAD~1_combout ),
	.ena(\inst4|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|auto_generated|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|auto_generated|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \inst4|auto_generated|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout  = ( \inst4|auto_generated|counter_reg_bit [7] & ( ((!\inst|MUX1~2_combout  & ((!\inst3|EXEC1~0_combout ) # (!\inst|MUX1~4_combout )))) # (\MUX|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout 
// ) ) ) # ( !\inst4|auto_generated|counter_reg_bit [7] & ( (\MUX|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout  & (((\inst3|EXEC1~0_combout  & \inst|MUX1~4_combout )) # (\inst|MUX1~2_combout ))) ) )

	.dataa(!\inst3|EXEC1~0_combout ),
	.datab(!\inst|MUX1~4_combout ),
	.datac(!\inst|MUX1~2_combout ),
	.datad(!\MUX|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.datae(!\inst4|auto_generated|counter_reg_bit [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h001FE0FF001FE0FF;
defparam \MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU2|auto_generated|add_sub_cella[7] (
// Equation(s):
// \ALU2|auto_generated|result [7] = SUM(( \inst1|dffs [7] ) + ( !\inst|add_sub~0_combout  $ (\ram|altsyncram_component|auto_generated|q_a [7]) ) + ( \ALU2|auto_generated|add_sub_cella[6]~COUT  ))
// \ALU2|auto_generated|add_sub_cella[7]~COUT  = CARRY(( \inst1|dffs [7] ) + ( !\inst|add_sub~0_combout  $ (\ram|altsyncram_component|auto_generated|q_a [7]) ) + ( \ALU2|auto_generated|add_sub_cella[6]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|add_sub~0_combout ),
	.datad(!\inst1|dffs [7]),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(\ALU2|auto_generated|add_sub_cella[6]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU2|auto_generated|result [7]),
	.cout(\ALU2|auto_generated|add_sub_cella[7]~COUT ),
	.shareout());
// synopsys translate_off
defparam \ALU2|auto_generated|add_sub_cella[7] .extended_lut = "off";
defparam \ALU2|auto_generated|add_sub_cella[7] .lut_mask = 64'h00000FF0000000FF;
defparam \ALU2|auto_generated|add_sub_cella[7] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU2|auto_generated|add_sub_cella[8] (
// Equation(s):
// \ALU2|auto_generated|result [8] = SUM(( \inst1|dffs [8] ) + ( !\inst|add_sub~0_combout  $ (\ram|altsyncram_component|auto_generated|q_a [8]) ) + ( \ALU2|auto_generated|add_sub_cella[7]~COUT  ))
// \ALU2|auto_generated|add_sub_cella[8]~COUT  = CARRY(( \inst1|dffs [8] ) + ( !\inst|add_sub~0_combout  $ (\ram|altsyncram_component|auto_generated|q_a [8]) ) + ( \ALU2|auto_generated|add_sub_cella[7]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|add_sub~0_combout ),
	.datad(!\inst1|dffs [8]),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(\ALU2|auto_generated|add_sub_cella[7]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU2|auto_generated|result [8]),
	.cout(\ALU2|auto_generated|add_sub_cella[8]~COUT ),
	.shareout());
// synopsys translate_off
defparam \ALU2|auto_generated|add_sub_cella[8] .extended_lut = "off";
defparam \ALU2|auto_generated|add_sub_cella[8] .lut_mask = 64'h00000FF0000000FF;
defparam \ALU2|auto_generated|add_sub_cella[8] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX3|$00000|auto_generated|l1_w8_n0_mux_dataout~0 (
// Equation(s):
// \MUX3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  = (!\inst|MUX3~0_combout  & ((\ALU2|auto_generated|result [8]))) # (\inst|MUX3~0_combout  & (\ram|altsyncram_component|auto_generated|q_a [8]))

	.dataa(!\inst|MUX3~0_combout ),
	.datab(!\ram|altsyncram_component|auto_generated|q_a [8]),
	.datac(!\ALU2|auto_generated|result [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX3|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX3|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX3|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \IR|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\ram|altsyncram_component|auto_generated|q_a [9]),
	.asdata(\ram|altsyncram_component|auto_generated|q_a [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|EXEC1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[9] .is_wysiwyg = "true";
defparam \IR|dffs[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX|$00000|auto_generated|l1_w9_n0_mux_dataout~0 (
// Equation(s):
// \MUX|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout  = (!\register3|inst1~q  & ((!\register3|stupid_dff~q  & ((\IR|dffs [9]))) # (\register3|stupid_dff~q  & (\ram|altsyncram_component|auto_generated|q_a [9])))) # (\register3|inst1~q  & (((\IR|dffs 
// [9]))))

	.dataa(!\register3|inst1~q ),
	.datab(!\register3|stupid_dff~q ),
	.datac(!\ram|altsyncram_component|auto_generated|q_a [9]),
	.datad(!\IR|dffs [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \MUX|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|auto_generated|counter_comb_bita8 (
// Equation(s):
// \inst4|auto_generated|counter_comb_bita8~sumout  = SUM(( \inst4|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( \inst4|auto_generated|counter_comb_bita7~COUT  ))
// \inst4|auto_generated|counter_comb_bita8~COUT  = CARRY(( \inst4|auto_generated|counter_reg_bit [8] ) + ( GND ) + ( \inst4|auto_generated|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst4|auto_generated|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|auto_generated|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|auto_generated|counter_comb_bita8~sumout ),
	.cout(\inst4|auto_generated|counter_comb_bita8~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst4|auto_generated|counter_comb_bita8 .extended_lut = "off";
defparam \inst4|auto_generated|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst4|auto_generated|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|auto_generated|counter_reg_bit[8] (
	.clk(\CLK~input_o ),
	.d(\inst4|auto_generated|counter_comb_bita8~sumout ),
	.asdata(\MUX|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|SLOAD~1_combout ),
	.ena(\inst4|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|auto_generated|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|auto_generated|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \inst4|auto_generated|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst4|auto_generated|counter_comb_bita9 (
// Equation(s):
// \inst4|auto_generated|counter_comb_bita9~sumout  = SUM(( \inst4|auto_generated|counter_reg_bit [9] ) + ( GND ) + ( \inst4|auto_generated|counter_comb_bita8~COUT  ))
// \inst4|auto_generated|counter_comb_bita9~COUT  = CARRY(( \inst4|auto_generated|counter_reg_bit [9] ) + ( GND ) + ( \inst4|auto_generated|counter_comb_bita8~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst4|auto_generated|counter_reg_bit [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|auto_generated|counter_comb_bita8~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|auto_generated|counter_comb_bita9~sumout ),
	.cout(\inst4|auto_generated|counter_comb_bita9~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst4|auto_generated|counter_comb_bita9 .extended_lut = "off";
defparam \inst4|auto_generated|counter_comb_bita9 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst4|auto_generated|counter_comb_bita9 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|auto_generated|counter_reg_bit[9] (
	.clk(\CLK~input_o ),
	.d(\inst4|auto_generated|counter_comb_bita9~sumout ),
	.asdata(\MUX|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|SLOAD~1_combout ),
	.ena(\inst4|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|auto_generated|counter_reg_bit [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|auto_generated|counter_reg_bit[9] .is_wysiwyg = "true";
defparam \inst4|auto_generated|counter_reg_bit[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout  = ( \inst4|auto_generated|counter_reg_bit [9] & ( ((!\inst|MUX1~2_combout  & ((!\inst3|EXEC1~0_combout ) # (!\inst|MUX1~4_combout )))) # (\MUX|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout 
// ) ) ) # ( !\inst4|auto_generated|counter_reg_bit [9] & ( (\MUX|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout  & (((\inst3|EXEC1~0_combout  & \inst|MUX1~4_combout )) # (\inst|MUX1~2_combout ))) ) )

	.dataa(!\inst3|EXEC1~0_combout ),
	.datab(!\inst|MUX1~4_combout ),
	.datac(!\inst|MUX1~2_combout ),
	.datad(!\MUX|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.datae(!\inst4|auto_generated|counter_reg_bit [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .lut_mask = 64'h001FE0FF001FE0FF;
defparam \MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU2|auto_generated|add_sub_cella[9] (
// Equation(s):
// \ALU2|auto_generated|result [9] = SUM(( \inst1|dffs [9] ) + ( !\inst|add_sub~0_combout  $ (\ram|altsyncram_component|auto_generated|q_a [9]) ) + ( \ALU2|auto_generated|add_sub_cella[8]~COUT  ))
// \ALU2|auto_generated|add_sub_cella[9]~COUT  = CARRY(( \inst1|dffs [9] ) + ( !\inst|add_sub~0_combout  $ (\ram|altsyncram_component|auto_generated|q_a [9]) ) + ( \ALU2|auto_generated|add_sub_cella[8]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|add_sub~0_combout ),
	.datad(!\inst1|dffs [9]),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [9]),
	.datag(gnd),
	.cin(\ALU2|auto_generated|add_sub_cella[8]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU2|auto_generated|result [9]),
	.cout(\ALU2|auto_generated|add_sub_cella[9]~COUT ),
	.shareout());
// synopsys translate_off
defparam \ALU2|auto_generated|add_sub_cella[9] .extended_lut = "off";
defparam \ALU2|auto_generated|add_sub_cella[9] .lut_mask = 64'h00000FF0000000FF;
defparam \ALU2|auto_generated|add_sub_cella[9] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ALU2|auto_generated|add_sub_cella[10] (
// Equation(s):
// \ALU2|auto_generated|result [10] = SUM(( \inst1|dffs [10] ) + ( !\inst|add_sub~0_combout  $ (\ram|altsyncram_component|auto_generated|q_a [10]) ) + ( \ALU2|auto_generated|add_sub_cella[9]~COUT  ))
// \ALU2|auto_generated|add_sub_cella[10]~COUT  = CARRY(( \inst1|dffs [10] ) + ( !\inst|add_sub~0_combout  $ (\ram|altsyncram_component|auto_generated|q_a [10]) ) + ( \ALU2|auto_generated|add_sub_cella[9]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|add_sub~0_combout ),
	.datad(!\inst1|dffs [10]),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [10]),
	.datag(gnd),
	.cin(\ALU2|auto_generated|add_sub_cella[9]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU2|auto_generated|result [10]),
	.cout(\ALU2|auto_generated|add_sub_cella[10]~COUT ),
	.shareout());
// synopsys translate_off
defparam \ALU2|auto_generated|add_sub_cella[10] .extended_lut = "off";
defparam \ALU2|auto_generated|add_sub_cella[10] .lut_mask = 64'h00000FF0000000FF;
defparam \ALU2|auto_generated|add_sub_cella[10] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX3|$00000|auto_generated|l1_w10_n0_mux_dataout~0 (
// Equation(s):
// \MUX3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  = (!\inst|MUX3~0_combout  & ((\ALU2|auto_generated|result [10]))) # (\inst|MUX3~0_combout  & (\ram|altsyncram_component|auto_generated|q_a [10]))

	.dataa(!\inst|MUX3~0_combout ),
	.datab(!\ram|altsyncram_component|auto_generated|q_a [10]),
	.datac(!\ALU2|auto_generated|result [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX3|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX3|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX3|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst1|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\MUX3|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.asdata(\inst1|dffs [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|SLOAD_ACC~combout ),
	.ena(\inst|enable_acc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dffs[10] .is_wysiwyg = "true";
defparam \inst1|dffs[10] .power_up = "low";
// synopsys translate_on

dffeas \IR|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\ram|altsyncram_component|auto_generated|q_a [11]),
	.asdata(\ram|altsyncram_component|auto_generated|q_a [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|EXEC1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[11] .is_wysiwyg = "true";
defparam \IR|dffs[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX|$00000|auto_generated|l1_w11_n0_mux_dataout~0 (
// Equation(s):
// \MUX|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  = (!\register3|inst1~q  & ((!\register3|stupid_dff~q  & ((\IR|dffs [11]))) # (\register3|stupid_dff~q  & (\ram|altsyncram_component|auto_generated|q_a [11])))) # (\register3|inst1~q  & 
// (((\IR|dffs [11]))))

	.dataa(!\register3|inst1~q ),
	.datab(!\register3|stupid_dff~q ),
	.datac(!\ram|altsyncram_component|auto_generated|q_a [11]),
	.datad(!\IR|dffs [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \MUX|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst4|auto_generated|counter_comb_bita10 (
// Equation(s):
// \inst4|auto_generated|counter_comb_bita10~sumout  = SUM(( \inst4|auto_generated|counter_reg_bit [10] ) + ( GND ) + ( \inst4|auto_generated|counter_comb_bita9~COUT  ))
// \inst4|auto_generated|counter_comb_bita10~COUT  = CARRY(( \inst4|auto_generated|counter_reg_bit [10] ) + ( GND ) + ( \inst4|auto_generated|counter_comb_bita9~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst4|auto_generated|counter_reg_bit [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|auto_generated|counter_comb_bita9~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|auto_generated|counter_comb_bita10~sumout ),
	.cout(\inst4|auto_generated|counter_comb_bita10~COUT ),
	.shareout());
// synopsys translate_off
defparam \inst4|auto_generated|counter_comb_bita10 .extended_lut = "off";
defparam \inst4|auto_generated|counter_comb_bita10 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst4|auto_generated|counter_comb_bita10 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|auto_generated|counter_reg_bit[10] (
	.clk(\CLK~input_o ),
	.d(\inst4|auto_generated|counter_comb_bita10~sumout ),
	.asdata(\MUX|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|SLOAD~1_combout ),
	.ena(\inst4|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|auto_generated|counter_reg_bit [10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|auto_generated|counter_reg_bit[10] .is_wysiwyg = "true";
defparam \inst4|auto_generated|counter_reg_bit[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst4|auto_generated|counter_comb_bita11 (
// Equation(s):
// \inst4|auto_generated|counter_comb_bita11~sumout  = SUM(( \inst4|auto_generated|counter_reg_bit [11] ) + ( GND ) + ( \inst4|auto_generated|counter_comb_bita10~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\inst4|auto_generated|counter_reg_bit [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\inst4|auto_generated|counter_comb_bita10~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\inst4|auto_generated|counter_comb_bita11~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst4|auto_generated|counter_comb_bita11 .extended_lut = "off";
defparam \inst4|auto_generated|counter_comb_bita11 .lut_mask = 64'h0000FFFF000000FF;
defparam \inst4|auto_generated|counter_comb_bita11 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|auto_generated|counter_reg_bit[11] (
	.clk(\CLK~input_o ),
	.d(\inst4|auto_generated|counter_comb_bita11~sumout ),
	.asdata(\MUX|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|SLOAD~1_combout ),
	.ena(\inst4|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|auto_generated|counter_reg_bit [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|auto_generated|counter_reg_bit[11] .is_wysiwyg = "true";
defparam \inst4|auto_generated|counter_reg_bit[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  = ( \inst4|auto_generated|counter_reg_bit [11] & ( ((!\inst|MUX1~2_combout  & ((!\inst3|EXEC1~0_combout ) # (!\inst|MUX1~4_combout )))) # 
// (\MUX|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ) ) ) # ( !\inst4|auto_generated|counter_reg_bit [11] & ( (\MUX|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  & (((\inst3|EXEC1~0_combout  & \inst|MUX1~4_combout )) # 
// (\inst|MUX1~2_combout ))) ) )

	.dataa(!\inst3|EXEC1~0_combout ),
	.datab(!\inst|MUX1~4_combout ),
	.datac(!\inst|MUX1~2_combout ),
	.datad(!\MUX|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.datae(!\inst4|auto_generated|counter_reg_bit [11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .lut_mask = 64'h001FE0FF001FE0FF;
defparam \MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\inst|WREN~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst1|dffs [10]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .init_file = "MU0CPUFINAL_TASK10.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "ram:ram|altsyncram:altsyncram_component|altsyncram_skp1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

dffeas \IR|dffs[10] (
	.clk(\CLK~input_o ),
	.d(\ram|altsyncram_component|auto_generated|q_a [10]),
	.asdata(\ram|altsyncram_component|auto_generated|q_a [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|EXEC1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[10] .is_wysiwyg = "true";
defparam \IR|dffs[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX|$00000|auto_generated|l1_w10_n0_mux_dataout~0 (
// Equation(s):
// \MUX|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  = (!\register3|inst1~q  & ((!\register3|stupid_dff~q  & ((\IR|dffs [10]))) # (\register3|stupid_dff~q  & (\ram|altsyncram_component|auto_generated|q_a [10])))) # (\register3|inst1~q  & 
// (((\IR|dffs [10]))))

	.dataa(!\register3|inst1~q ),
	.datab(!\register3|stupid_dff~q ),
	.datac(!\ram|altsyncram_component|auto_generated|q_a [10]),
	.datad(!\IR|dffs [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \MUX|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  = ( \inst4|auto_generated|counter_reg_bit [10] & ( ((!\inst|MUX1~2_combout  & ((!\inst3|EXEC1~0_combout ) # (!\inst|MUX1~4_combout )))) # 
// (\MUX|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ) ) ) # ( !\inst4|auto_generated|counter_reg_bit [10] & ( (\MUX|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout  & (((\inst3|EXEC1~0_combout  & \inst|MUX1~4_combout )) # 
// (\inst|MUX1~2_combout ))) ) )

	.dataa(!\inst3|EXEC1~0_combout ),
	.datab(!\inst|MUX1~4_combout ),
	.datac(!\inst|MUX1~2_combout ),
	.datad(!\MUX|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.datae(!\inst4|auto_generated|counter_reg_bit [10]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .lut_mask = 64'h001FE0FF001FE0FF;
defparam \MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\inst|WREN~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst1|dffs [9]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .init_file = "MU0CPUFINAL_TASK10.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "ram:ram|altsyncram:altsyncram_component|altsyncram_skp1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \MUX3|$00000|auto_generated|l1_w9_n0_mux_dataout~0 (
// Equation(s):
// \MUX3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout  = (!\inst|MUX3~0_combout  & ((\ALU2|auto_generated|result [9]))) # (\inst|MUX3~0_combout  & (\ram|altsyncram_component|auto_generated|q_a [9]))

	.dataa(!\inst|MUX3~0_combout ),
	.datab(!\ram|altsyncram_component|auto_generated|q_a [9]),
	.datac(!\ALU2|auto_generated|result [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX3|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX3|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX3|$00000|auto_generated|l1_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst1|dffs[9] (
	.clk(\CLK~input_o ),
	.d(\MUX3|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ),
	.asdata(\inst1|dffs [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|SLOAD_ACC~combout ),
	.ena(\inst|enable_acc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dffs[9] .is_wysiwyg = "true";
defparam \inst1|dffs[9] .power_up = "low";
// synopsys translate_on

dffeas \inst1|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\MUX3|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.asdata(\inst1|dffs [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|SLOAD_ACC~combout ),
	.ena(\inst|enable_acc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dffs[8] .is_wysiwyg = "true";
defparam \inst1|dffs[8] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\inst|WREN~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst1|dffs [8]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .init_file = "MU0CPUFINAL_TASK10.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "ram:ram|altsyncram:altsyncram_component|altsyncram_skp1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B645";
// synopsys translate_on

dffeas \IR|dffs[8] (
	.clk(\CLK~input_o ),
	.d(\ram|altsyncram_component|auto_generated|q_a [8]),
	.asdata(\ram|altsyncram_component|auto_generated|q_a [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|EXEC1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[8] .is_wysiwyg = "true";
defparam \IR|dffs[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX|$00000|auto_generated|l1_w8_n0_mux_dataout~0 (
// Equation(s):
// \MUX|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  = (!\register3|inst1~q  & ((!\register3|stupid_dff~q  & ((\IR|dffs [8]))) # (\register3|stupid_dff~q  & (\ram|altsyncram_component|auto_generated|q_a [8])))) # (\register3|inst1~q  & (((\IR|dffs 
// [8]))))

	.dataa(!\register3|inst1~q ),
	.datab(!\register3|stupid_dff~q ),
	.datac(!\ram|altsyncram_component|auto_generated|q_a [8]),
	.datad(!\IR|dffs [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \MUX|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  = ( \inst4|auto_generated|counter_reg_bit [8] & ( ((!\inst|MUX1~2_combout  & ((!\inst3|EXEC1~0_combout ) # (!\inst|MUX1~4_combout )))) # (\MUX|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout 
// ) ) ) # ( !\inst4|auto_generated|counter_reg_bit [8] & ( (\MUX|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout  & (((\inst3|EXEC1~0_combout  & \inst|MUX1~4_combout )) # (\inst|MUX1~2_combout ))) ) )

	.dataa(!\inst3|EXEC1~0_combout ),
	.datab(!\inst|MUX1~4_combout ),
	.datac(!\inst|MUX1~2_combout ),
	.datad(!\MUX|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.datae(!\inst4|auto_generated|counter_reg_bit [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .lut_mask = 64'h001FE0FF001FE0FF;
defparam \MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\inst|WREN~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst1|dffs [7]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .init_file = "MU0CPUFINAL_TASK10.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ram:ram|altsyncram:altsyncram_component|altsyncram_skp1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \MUX3|$00000|auto_generated|l1_w7_n0_mux_dataout~0 (
// Equation(s):
// \MUX3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout  = (!\inst|MUX3~0_combout  & ((\ALU2|auto_generated|result [7]))) # (\inst|MUX3~0_combout  & (\ram|altsyncram_component|auto_generated|q_a [7]))

	.dataa(!\inst|MUX3~0_combout ),
	.datab(!\ram|altsyncram_component|auto_generated|q_a [7]),
	.datac(!\ALU2|auto_generated|result [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX3|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX3|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX3|$00000|auto_generated|l1_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst1|dffs[7] (
	.clk(\CLK~input_o ),
	.d(\MUX3|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ),
	.asdata(\inst1|dffs [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|SLOAD_ACC~combout ),
	.ena(\inst|enable_acc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dffs[7] .is_wysiwyg = "true";
defparam \inst1|dffs[7] .power_up = "low";
// synopsys translate_on

dffeas \inst1|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\MUX3|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.asdata(\inst1|dffs [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|SLOAD_ACC~combout ),
	.ena(\inst|enable_acc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dffs[6] .is_wysiwyg = "true";
defparam \inst1|dffs[6] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\inst|WREN~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst1|dffs [6]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .init_file = "MU0CPUFINAL_TASK10.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "ram:ram|altsyncram:altsyncram_component|altsyncram_skp1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

dffeas \IR|dffs[6] (
	.clk(\CLK~input_o ),
	.d(\ram|altsyncram_component|auto_generated|q_a [6]),
	.asdata(\ram|altsyncram_component|auto_generated|q_a [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|EXEC1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[6] .is_wysiwyg = "true";
defparam \IR|dffs[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX|$00000|auto_generated|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \MUX|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  = (!\register3|inst1~q  & ((!\register3|stupid_dff~q  & ((\IR|dffs [6]))) # (\register3|stupid_dff~q  & (\ram|altsyncram_component|auto_generated|q_a [6])))) # (\register3|inst1~q  & (((\IR|dffs 
// [6]))))

	.dataa(!\register3|inst1~q ),
	.datab(!\register3|stupid_dff~q ),
	.datac(!\ram|altsyncram_component|auto_generated|q_a [6]),
	.datad(!\IR|dffs [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \MUX|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  = ( \inst4|auto_generated|counter_reg_bit [6] & ( ((!\inst|MUX1~2_combout  & ((!\inst3|EXEC1~0_combout ) # (!\inst|MUX1~4_combout )))) # (\MUX|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout 
// ) ) ) # ( !\inst4|auto_generated|counter_reg_bit [6] & ( (\MUX|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout  & (((\inst3|EXEC1~0_combout  & \inst|MUX1~4_combout )) # (\inst|MUX1~2_combout ))) ) )

	.dataa(!\inst3|EXEC1~0_combout ),
	.datab(!\inst|MUX1~4_combout ),
	.datac(!\inst|MUX1~2_combout ),
	.datad(!\MUX|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.datae(!\inst4|auto_generated|counter_reg_bit [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .lut_mask = 64'h001FE0FF001FE0FF;
defparam \MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\inst|WREN~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst1|dffs [5]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .init_file = "MU0CPUFINAL_TASK10.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ram:ram|altsyncram:altsyncram_component|altsyncram_skp1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
// synopsys translate_on

cyclonev_lcell_comb \MUX3|$00000|auto_generated|l1_w5_n0_mux_dataout~0 (
// Equation(s):
// \MUX3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout  = (!\inst|MUX3~0_combout  & ((\ALU2|auto_generated|result [5]))) # (\inst|MUX3~0_combout  & (\ram|altsyncram_component|auto_generated|q_a [5]))

	.dataa(!\inst|MUX3~0_combout ),
	.datab(!\ram|altsyncram_component|auto_generated|q_a [5]),
	.datac(!\ALU2|auto_generated|result [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX3|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX3|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX3|$00000|auto_generated|l1_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst1|dffs[5] (
	.clk(\CLK~input_o ),
	.d(\MUX3|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ),
	.asdata(\inst1|dffs [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|SLOAD_ACC~combout ),
	.ena(\inst|enable_acc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dffs[5] .is_wysiwyg = "true";
defparam \inst1|dffs[5] .power_up = "low";
// synopsys translate_on

dffeas \inst1|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\MUX3|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.asdata(\inst1|dffs [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|SLOAD_ACC~combout ),
	.ena(\inst|enable_acc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dffs[4] .is_wysiwyg = "true";
defparam \inst1|dffs[4] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\inst|WREN~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst1|dffs [4]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .init_file = "MU0CPUFINAL_TASK10.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ram:ram|altsyncram:altsyncram_component|altsyncram_skp1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004000";
// synopsys translate_on

dffeas \IR|dffs[4] (
	.clk(\CLK~input_o ),
	.d(\ram|altsyncram_component|auto_generated|q_a [4]),
	.asdata(\ram|altsyncram_component|auto_generated|q_a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|EXEC1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[4] .is_wysiwyg = "true";
defparam \IR|dffs[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX|$00000|auto_generated|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \MUX|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  = (!\register3|inst1~q  & ((!\register3|stupid_dff~q  & ((\IR|dffs [4]))) # (\register3|stupid_dff~q  & (\ram|altsyncram_component|auto_generated|q_a [4])))) # (\register3|inst1~q  & (((\IR|dffs 
// [4]))))

	.dataa(!\register3|inst1~q ),
	.datab(!\register3|stupid_dff~q ),
	.datac(!\ram|altsyncram_component|auto_generated|q_a [4]),
	.datad(!\IR|dffs [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \MUX|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  = ( \inst4|auto_generated|counter_reg_bit [4] & ( ((!\inst|MUX1~2_combout  & ((!\inst3|EXEC1~0_combout ) # (!\inst|MUX1~4_combout )))) # (\MUX|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout 
// ) ) ) # ( !\inst4|auto_generated|counter_reg_bit [4] & ( (\MUX|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout  & (((\inst3|EXEC1~0_combout  & \inst|MUX1~4_combout )) # (\inst|MUX1~2_combout ))) ) )

	.dataa(!\inst3|EXEC1~0_combout ),
	.datab(!\inst|MUX1~4_combout ),
	.datac(!\inst|MUX1~2_combout ),
	.datad(!\MUX|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.datae(!\inst4|auto_generated|counter_reg_bit [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .lut_mask = 64'h001FE0FF001FE0FF;
defparam \MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\inst|WREN~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst1|dffs [3]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .init_file = "MU0CPUFINAL_TASK10.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ram:ram|altsyncram:altsyncram_component|altsyncram_skp1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
// synopsys translate_on

cyclonev_lcell_comb \MUX3|$00000|auto_generated|l1_w3_n0_mux_dataout~0 (
// Equation(s):
// \MUX3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout  = (!\inst|MUX3~0_combout  & ((\ALU2|auto_generated|result [3]))) # (\inst|MUX3~0_combout  & (\ram|altsyncram_component|auto_generated|q_a [3]))

	.dataa(!\inst|MUX3~0_combout ),
	.datab(!\ram|altsyncram_component|auto_generated|q_a [3]),
	.datac(!\ALU2|auto_generated|result [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX3|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX3|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX3|$00000|auto_generated|l1_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst1|dffs[3] (
	.clk(\CLK~input_o ),
	.d(\MUX3|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ),
	.asdata(\inst1|dffs [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|SLOAD_ACC~combout ),
	.ena(\inst|enable_acc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dffs[3] .is_wysiwyg = "true";
defparam \inst1|dffs[3] .power_up = "low";
// synopsys translate_on

dffeas \inst1|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\MUX3|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.asdata(\inst1|dffs [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|SLOAD_ACC~combout ),
	.ena(\inst|enable_acc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dffs[2] .is_wysiwyg = "true";
defparam \inst1|dffs[2] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\inst|WREN~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst1|dffs [2]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .init_file = "MU0CPUFINAL_TASK10.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ram:ram|altsyncram:altsyncram_component|altsyncram_skp1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

dffeas \IR|dffs[2] (
	.clk(\CLK~input_o ),
	.d(\ram|altsyncram_component|auto_generated|q_a [2]),
	.asdata(\ram|altsyncram_component|auto_generated|q_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|EXEC1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[2] .is_wysiwyg = "true";
defparam \IR|dffs[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX|$00000|auto_generated|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \MUX|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  = (!\register3|inst1~q  & ((!\register3|stupid_dff~q  & ((\IR|dffs [2]))) # (\register3|stupid_dff~q  & (\ram|altsyncram_component|auto_generated|q_a [2])))) # (\register3|inst1~q  & (((\IR|dffs 
// [2]))))

	.dataa(!\register3|inst1~q ),
	.datab(!\register3|stupid_dff~q ),
	.datac(!\ram|altsyncram_component|auto_generated|q_a [2]),
	.datad(!\IR|dffs [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \MUX|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  = ( \inst4|auto_generated|counter_reg_bit [2] & ( ((!\inst|MUX1~2_combout  & ((!\inst3|EXEC1~0_combout ) # (!\inst|MUX1~4_combout )))) # (\MUX|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout 
// ) ) ) # ( !\inst4|auto_generated|counter_reg_bit [2] & ( (\MUX|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout  & (((\inst3|EXEC1~0_combout  & \inst|MUX1~4_combout )) # (\inst|MUX1~2_combout ))) ) )

	.dataa(!\inst3|EXEC1~0_combout ),
	.datab(!\inst|MUX1~4_combout ),
	.datac(!\inst|MUX1~2_combout ),
	.datad(!\MUX|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.datae(!\inst4|auto_generated|counter_reg_bit [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .lut_mask = 64'h001FE0FF001FE0FF;
defparam \MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\inst|WREN~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst1|dffs [0]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .init_file = "MU0CPUFINAL_TASK10.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram:ram|altsyncram:altsyncram_component|altsyncram_skp1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002801";
// synopsys translate_on

dffeas \IR|dffs[0] (
	.clk(\CLK~input_o ),
	.d(\ram|altsyncram_component|auto_generated|q_a [0]),
	.asdata(\ram|altsyncram_component|auto_generated|q_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst3|EXEC1~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|dffs[0] .is_wysiwyg = "true";
defparam \IR|dffs[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX|$00000|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \MUX|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  = (!\register3|inst1~q  & ((!\register3|stupid_dff~q  & ((\IR|dffs [0]))) # (\register3|stupid_dff~q  & (\ram|altsyncram_component|auto_generated|q_a [0])))) # (\register3|inst1~q  & (((\IR|dffs 
// [0]))))

	.dataa(!\register3|inst1~q ),
	.datab(!\register3|stupid_dff~q ),
	.datac(!\ram|altsyncram_component|auto_generated|q_a [0]),
	.datad(!\IR|dffs [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \MUX|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst4|auto_generated|counter_reg_bit[0] (
	.clk(\CLK~input_o ),
	.d(\inst4|auto_generated|counter_comb_bita0~sumout ),
	.asdata(\MUX|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|SLOAD~1_combout ),
	.ena(\inst4|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \inst4|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

dffeas \inst4|auto_generated|counter_reg_bit[1] (
	.clk(\CLK~input_o ),
	.d(\inst4|auto_generated|counter_comb_bita1~sumout ),
	.asdata(\MUX|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|SLOAD~1_combout ),
	.ena(\inst4|auto_generated|_~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst4|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst4|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \inst4|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  = ( \inst4|auto_generated|counter_reg_bit [1] & ( ((!\inst|MUX1~2_combout  & ((!\inst3|EXEC1~0_combout ) # (!\inst|MUX1~4_combout )))) # (\MUX|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout 
// ) ) ) # ( !\inst4|auto_generated|counter_reg_bit [1] & ( (\MUX|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  & (((\inst3|EXEC1~0_combout  & \inst|MUX1~4_combout )) # (\inst|MUX1~2_combout ))) ) )

	.dataa(!\inst3|EXEC1~0_combout ),
	.datab(!\inst|MUX1~4_combout ),
	.datac(!\inst|MUX1~2_combout ),
	.datad(!\MUX|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.datae(!\inst4|auto_generated|counter_reg_bit [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h001FE0FF001FE0FF;
defparam \MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\inst|WREN~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst1|dffs [1]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .init_file = "MU0CPUFINAL_TASK10.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "ram:ram|altsyncram:altsyncram_component|altsyncram_skp1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000175";
// synopsys translate_on

cyclonev_lcell_comb \MUX3|$00000|auto_generated|l1_w1_n0_mux_dataout~0 (
// Equation(s):
// \MUX3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout  = (!\inst|MUX3~0_combout  & ((\ALU2|auto_generated|result [1]))) # (\inst|MUX3~0_combout  & (\ram|altsyncram_component|auto_generated|q_a [1]))

	.dataa(!\inst|MUX3~0_combout ),
	.datab(!\ram|altsyncram_component|auto_generated|q_a [1]),
	.datac(!\ALU2|auto_generated|result [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX3|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX3|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX3|$00000|auto_generated|l1_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst1|dffs[1] (
	.clk(\CLK~input_o ),
	.d(\MUX3|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ),
	.asdata(\inst1|dffs [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|SLOAD_ACC~combout ),
	.ena(\inst|enable_acc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dffs[1] .is_wysiwyg = "true";
defparam \inst1|dffs[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst|EQ~0 (
// Equation(s):
// \inst|EQ~0_combout  = (!\inst1|dffs [12] & (!\inst1|dffs [13] & (!\inst1|dffs [14] & !\inst1|dffs [1])))

	.dataa(!\inst1|dffs [12]),
	.datab(!\inst1|dffs [13]),
	.datac(!\inst1|dffs [14]),
	.datad(!\inst1|dffs [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|EQ~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|EQ~0 .extended_lut = "off";
defparam \inst|EQ~0 .lut_mask = 64'h8000800080008000;
defparam \inst|EQ~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|EQ~1 (
// Equation(s):
// \inst|EQ~1_combout  = ( !\inst1|dffs [4] & ( !\inst1|dffs [5] & ( (!\inst1|dffs [15] & (!\inst1|dffs [0] & (!\inst1|dffs [2] & !\inst1|dffs [3]))) ) ) )

	.dataa(!\inst1|dffs [15]),
	.datab(!\inst1|dffs [0]),
	.datac(!\inst1|dffs [2]),
	.datad(!\inst1|dffs [3]),
	.datae(!\inst1|dffs [4]),
	.dataf(!\inst1|dffs [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|EQ~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|EQ~1 .extended_lut = "off";
defparam \inst|EQ~1 .lut_mask = 64'h8000000000000000;
defparam \inst|EQ~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|EQ~2 (
// Equation(s):
// \inst|EQ~2_combout  = ( !\inst1|dffs [10] & ( (!\inst1|dffs [6] & (!\inst1|dffs [7] & (!\inst1|dffs [8] & !\inst1|dffs [9]))) ) )

	.dataa(!\inst1|dffs [6]),
	.datab(!\inst1|dffs [7]),
	.datac(!\inst1|dffs [8]),
	.datad(!\inst1|dffs [9]),
	.datae(!\inst1|dffs [10]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|EQ~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|EQ~2 .extended_lut = "off";
defparam \inst|EQ~2 .lut_mask = 64'h8000000080000000;
defparam \inst|EQ~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|EQ (
// Equation(s):
// \inst|EQ~combout  = (!\inst1|dffs [11] & (\inst|EQ~0_combout  & (\inst|EQ~1_combout  & \inst|EQ~2_combout )))

	.dataa(!\inst1|dffs [11]),
	.datab(!\inst|EQ~0_combout ),
	.datac(!\inst|EQ~1_combout ),
	.datad(!\inst|EQ~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|EQ~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|EQ .extended_lut = "off";
defparam \inst|EQ .lut_mask = 64'h0002000200020002;
defparam \inst|EQ .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|MUX1~4 (
// Equation(s):
// \inst|MUX1~4_combout  = ( \inst1|dffs [15] & ( \inst|EQ~combout  & ( (!\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & ((!\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ) # 
// ((!\MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ) # (!\MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout )))) ) ) ) # ( !\inst1|dffs [15] & ( \inst|EQ~combout  & ( (!\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & 
// ((!\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ) # (!\MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ))) ) ) ) # ( \inst1|dffs [15] & ( !\inst|EQ~combout  & ( (!\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & 
// ((!\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ) # (!\MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ))) ) ) ) # ( !\inst1|dffs [15] & ( !\inst|EQ~combout  & ( (!\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & 
// ((!\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ) # ((!\MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & !\MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.datab(!\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.datac(!\MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datad(!\MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datae(!\inst1|dffs [15]),
	.dataf(!\inst|EQ~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX1~4 .extended_lut = "off";
defparam \inst|MUX1~4 .lut_mask = 64'hA888A8A8AA88AAA8;
defparam \inst|MUX1~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0 (
// Equation(s):
// \MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  = ( \inst4|auto_generated|counter_reg_bit [0] & ( ((!\inst|MUX1~2_combout  & ((!\inst3|EXEC1~0_combout ) # (!\inst|MUX1~4_combout )))) # (\MUX|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout 
// ) ) ) # ( !\inst4|auto_generated|counter_reg_bit [0] & ( (\MUX|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout  & (((\inst3|EXEC1~0_combout  & \inst|MUX1~4_combout )) # (\inst|MUX1~2_combout ))) ) )

	.dataa(!\inst3|EXEC1~0_combout ),
	.datab(!\inst|MUX1~4_combout ),
	.datac(!\inst|MUX1~2_combout ),
	.datad(!\MUX|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.datae(!\inst4|auto_generated|counter_reg_bit [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .lut_mask = 64'h001FE0FF001FE0FF;
defparam \MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\inst|WREN~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst1|dffs [11]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .init_file = "MU0CPUFINAL_TASK10.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "ram:ram|altsyncram:altsyncram_component|altsyncram_skp1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

cyclonev_lcell_comb \ALU2|auto_generated|add_sub_cella[11] (
// Equation(s):
// \ALU2|auto_generated|result [11] = SUM(( \inst1|dffs [11] ) + ( !\inst|add_sub~0_combout  $ (\ram|altsyncram_component|auto_generated|q_a [11]) ) + ( \ALU2|auto_generated|add_sub_cella[10]~COUT  ))
// \ALU2|auto_generated|add_sub_cella[11]~COUT  = CARRY(( \inst1|dffs [11] ) + ( !\inst|add_sub~0_combout  $ (\ram|altsyncram_component|auto_generated|q_a [11]) ) + ( \ALU2|auto_generated|add_sub_cella[10]~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst|add_sub~0_combout ),
	.datad(!\inst1|dffs [11]),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [11]),
	.datag(gnd),
	.cin(\ALU2|auto_generated|add_sub_cella[10]~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\ALU2|auto_generated|result [11]),
	.cout(\ALU2|auto_generated|add_sub_cella[11]~COUT ),
	.shareout());
// synopsys translate_off
defparam \ALU2|auto_generated|add_sub_cella[11] .extended_lut = "off";
defparam \ALU2|auto_generated|add_sub_cella[11] .lut_mask = 64'h00000FF0000000FF;
defparam \ALU2|auto_generated|add_sub_cella[11] .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX3|$00000|auto_generated|l1_w11_n0_mux_dataout~0 (
// Equation(s):
// \MUX3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout  = (!\inst|MUX3~0_combout  & ((\ALU2|auto_generated|result [11]))) # (\inst|MUX3~0_combout  & (\ram|altsyncram_component|auto_generated|q_a [11]))

	.dataa(!\inst|MUX3~0_combout ),
	.datab(!\ram|altsyncram_component|auto_generated|q_a [11]),
	.datac(!\ALU2|auto_generated|result [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX3|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX3|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \MUX3|$00000|auto_generated|l1_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst1|dffs[11] (
	.clk(\CLK~input_o ),
	.d(\MUX3|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ),
	.asdata(\inst1|dffs [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|SLOAD_ACC~combout ),
	.ena(\inst|enable_acc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dffs[11] .is_wysiwyg = "true";
defparam \inst1|dffs[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \MUX3|$00000|auto_generated|l1_w12_n0_mux_dataout~0 (
// Equation(s):
// \MUX3|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  = (!\inst|MUX3~0_combout  & \ALU2|auto_generated|result [12])

	.dataa(!\inst|MUX3~0_combout ),
	.datab(!\ALU2|auto_generated|result [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX3|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX3|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX3|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .lut_mask = 64'h2222222222222222;
defparam \MUX3|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst1|dffs[12] (
	.clk(\CLK~input_o ),
	.d(\MUX3|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.asdata(\inst1|dffs [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|SLOAD_ACC~combout ),
	.ena(\inst|enable_acc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dffs[12] .is_wysiwyg = "true";
defparam \inst1|dffs[12] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\inst|WREN~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst1|dffs [12]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .init_file = "MU0CPUFINAL_TASK10.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "ram:ram|altsyncram:altsyncram_component|altsyncram_skp1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000010000000000000000000014424";
// synopsys translate_on

cyclonev_lcell_comb \MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0 (
// Equation(s):
// \MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  = (!\register3|inst1~q  & ((!\register3|stupid_dff~q  & ((\IR|dffs [12]))) # (\register3|stupid_dff~q  & (\ram|altsyncram_component|auto_generated|q_a [12])))) # (\register3|inst1~q  & 
// (((\IR|dffs [12]))))

	.dataa(!\register3|inst1~q ),
	.datab(!\register3|stupid_dff~q ),
	.datac(!\ram|altsyncram_component|auto_generated|q_a [12]),
	.datad(!\IR|dffs [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|add_sub~0 (
// Equation(s):
// \inst|add_sub~0_combout  = (!\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & (!\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  & (\MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  & 
// !\MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout )))

	.dataa(!\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.datab(!\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.datac(!\MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datad(!\MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|add_sub~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|add_sub~0 .extended_lut = "off";
defparam \inst|add_sub~0 .lut_mask = 64'h0800080008000800;
defparam \inst|add_sub~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX3|$00000|auto_generated|l1_w13_n0_mux_dataout~0 (
// Equation(s):
// \MUX3|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  = (!\inst|MUX3~0_combout  & \ALU2|auto_generated|result [13])

	.dataa(!\inst|MUX3~0_combout ),
	.datab(!\ALU2|auto_generated|result [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX3|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX3|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX3|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .lut_mask = 64'h2222222222222222;
defparam \MUX3|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst1|dffs[13] (
	.clk(\CLK~input_o ),
	.d(\MUX3|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.asdata(\inst1|dffs [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|SLOAD_ACC~combout ),
	.ena(\inst|enable_acc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dffs[13] .is_wysiwyg = "true";
defparam \inst1|dffs[13] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\inst|WREN~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst1|dffs [13]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .init_file = "MU0CPUFINAL_TASK10.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "ram:ram|altsyncram:altsyncram_component|altsyncram_skp1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000010000000000000000000011138";
// synopsys translate_on

cyclonev_lcell_comb \MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0 (
// Equation(s):
// \MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout  = (!\register3|inst1~q  & ((!\register3|stupid_dff~q  & ((\IR|dffs [13]))) # (\register3|stupid_dff~q  & (\ram|altsyncram_component|auto_generated|q_a [13])))) # (\register3|inst1~q  & 
// (((\IR|dffs [13]))))

	.dataa(!\register3|inst1~q ),
	.datab(!\register3|stupid_dff~q ),
	.datac(!\ram|altsyncram_component|auto_generated|q_a [13]),
	.datad(!\IR|dffs [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|MUX3~0 (
// Equation(s):
// \inst|MUX3~0_combout  = ( \MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & ( (\inst3|EXEC1~0_combout  & (!\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & (!\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  & 
// \MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ))) ) ) # ( !\MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & ( (!\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  & 
// ((!\MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ) # ((\inst3|EXEC1~0_combout  & !\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout )))) ) )

	.dataa(!\inst3|EXEC1~0_combout ),
	.datab(!\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.datac(!\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.datad(!\MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datae(!\MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX3~0 .extended_lut = "off";
defparam \inst|MUX3~0 .lut_mask = 64'hF0400040F0400040;
defparam \inst|MUX3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX3|$00000|auto_generated|l1_w14_n0_mux_dataout~0 (
// Equation(s):
// \MUX3|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  = (!\inst|MUX3~0_combout  & \ALU2|auto_generated|result [14])

	.dataa(!\inst|MUX3~0_combout ),
	.datab(!\ALU2|auto_generated|result [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX3|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX3|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX3|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .lut_mask = 64'h2222222222222222;
defparam \MUX3|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

dffeas \inst1|dffs[14] (
	.clk(\CLK~input_o ),
	.d(\MUX3|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.asdata(\inst1|dffs [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\inst|SLOAD_ACC~combout ),
	.ena(\inst|enable_acc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst1|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst1|dffs[14] .is_wysiwyg = "true";
defparam \inst1|dffs[14] .power_up = "low";
// synopsys translate_on

cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\inst|WREN~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst1|dffs [14]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .init_file = "MU0CPUFINAL_TASK10.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ram:ram|altsyncram:altsyncram_component|altsyncram_skp1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000001000000000000000000001D700";
// synopsys translate_on

cyclonev_lcell_comb \MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0 (
// Equation(s):
// \MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  = (!\register3|inst1~q  & ((!\register3|stupid_dff~q  & ((\IR|dffs [14]))) # (\register3|stupid_dff~q  & (\ram|altsyncram_component|auto_generated|q_a [14])))) # (\register3|inst1~q  & 
// (((\IR|dffs [14]))))

	.dataa(!\register3|inst1~q ),
	.datab(!\register3|stupid_dff~q ),
	.datac(!\ram|altsyncram_component|auto_generated|q_a [14]),
	.datad(!\IR|dffs [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .lut_mask = 64'h02DF02DF02DF02DF;
defparam \MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|WREN~0 (
// Equation(s):
// \inst|WREN~0_combout  = ( \MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & ( (\inst3|EXEC1~0_combout  & (!\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & (!\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  & 
// !\MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ))) ) )

	.dataa(!\inst3|EXEC1~0_combout ),
	.datab(!\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.datac(!\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.datad(!\MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datae(!\MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|WREN~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|WREN~0 .extended_lut = "off";
defparam \inst|WREN~0 .lut_mask = 64'h0000400000004000;
defparam \inst|WREN~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\inst|WREN~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLK~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\inst1|dffs [15]}),
	.portaaddr({\MUX1|$00000|auto_generated|l1_w11_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w10_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w9_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w8_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w7_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w6_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w5_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w4_n0_mux_dataout~0_combout ,
\MUX1|$00000|auto_generated|l1_w3_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w2_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w1_n0_mux_dataout~0_combout ,\MUX1|$00000|auto_generated|l1_w0_n0_mux_dataout~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .init_file = "MU0CPUFINAL_TASK10.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "ram:ram|altsyncram:altsyncram_component|altsyncram_skp1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 4096;
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000000000000000000000000000020000000000000000000000889";
// synopsys translate_on

cyclonev_lcell_comb \MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0 (
// Equation(s):
// \MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  = (!\register3|inst1~q  & ((!\register3|stupid_dff~q  & ((\IR|dffs [15]))) # (\register3|stupid_dff~q  & (\ram|altsyncram_component|auto_generated|q_a [15])))) # (\register3|inst1~q  & 
// (((\IR|dffs [15]))))

	.dataa(!\ram|altsyncram_component|auto_generated|q_a [15]),
	.datab(!\register3|inst1~q ),
	.datac(!\register3|stupid_dff~q ),
	.datad(!\IR|dffs [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .lut_mask = 64'h04F704F704F704F7;
defparam \MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|NS[1]~1 (
// Equation(s):
// \inst3|NS[1]~1_combout  = ( \MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & ( (\inst3|EXEC1~0_combout  & (!\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & (!\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  & 
// \MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ))) ) ) # ( !\MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & ( (\inst3|EXEC1~0_combout  & (!\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & 
// !\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout )) ) )

	.dataa(!\inst3|EXEC1~0_combout ),
	.datab(!\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.datac(!\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.datad(!\MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datae(!\MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|NS[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|NS[1]~1 .extended_lut = "off";
defparam \inst3|NS[1]~1 .lut_mask = 64'h4040004040400040;
defparam \inst3|NS[1]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \register3|inst1 (
	.clk(\CLK~input_o ),
	.d(\inst3|NS[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\register3|inst1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \register3|inst1 .is_wysiwyg = "true";
defparam \register3|inst1 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \inst3|EXEC1~0 (
// Equation(s):
// \inst3|EXEC1~0_combout  = (!\register3|inst1~q  & \register3|stupid_dff~q )

	.dataa(!\register3|inst1~q ),
	.datab(!\register3|stupid_dff~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|EXEC1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|EXEC1~0 .extended_lut = "off";
defparam \inst3|EXEC1~0 .lut_mask = 64'h2222222222222222;
defparam \inst3|EXEC1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|MUX1~0 (
// Equation(s):
// \inst|MUX1~0_combout  = ( \inst|EQ~1_combout  & ( \inst|EQ~2_combout  & ( (\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  & (!\MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & (!\inst1|dffs [11] & \inst|EQ~0_combout ))) ) ) )

	.dataa(!\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.datab(!\MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datac(!\inst1|dffs [11]),
	.datad(!\inst|EQ~0_combout ),
	.datae(!\inst|EQ~1_combout ),
	.dataf(!\inst|EQ~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX1~0 .extended_lut = "off";
defparam \inst|MUX1~0 .lut_mask = 64'h0000000000000040;
defparam \inst|MUX1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|MUX1~1 (
// Equation(s):
// \inst|MUX1~1_combout  = (!\MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & (((\MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout )))) # (\MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout  & 
// (\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout  & ((!\inst1|dffs [15]) # (\MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ))))

	.dataa(!\MUX|$00000|auto_generated|l1_w14_n0_mux_dataout~0_combout ),
	.datab(!\MUX|$00000|auto_generated|l1_w13_n0_mux_dataout~0_combout ),
	.datac(!\MUX|$00000|auto_generated|l1_w12_n0_mux_dataout~0_combout ),
	.datad(!\inst1|dffs [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX1~1 .extended_lut = "off";
defparam \inst|MUX1~1 .lut_mask = 64'h3531353135313531;
defparam \inst|MUX1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst|MUX1~3 (
// Equation(s):
// \inst|MUX1~3_combout  = ( \inst|add_sub~0_combout  & ( \inst|MUX1~2_combout  ) ) # ( !\inst|add_sub~0_combout  & ( \inst|MUX1~2_combout  ) ) # ( \inst|add_sub~0_combout  & ( !\inst|MUX1~2_combout  & ( \inst3|EXEC1~0_combout  ) ) ) # ( 
// !\inst|add_sub~0_combout  & ( !\inst|MUX1~2_combout  & ( (\inst3|EXEC1~0_combout  & (!\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  & ((!\inst|MUX1~1_combout ) # (\inst|MUX1~0_combout )))) ) ) )

	.dataa(!\inst3|EXEC1~0_combout ),
	.datab(!\MUX|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.datac(!\inst|MUX1~0_combout ),
	.datad(!\inst|MUX1~1_combout ),
	.datae(!\inst|add_sub~0_combout ),
	.dataf(!\inst|MUX1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst|MUX1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst|MUX1~3 .extended_lut = "off";
defparam \inst|MUX1~3 .lut_mask = 64'h44045555FFFFFFFF;
defparam \inst|MUX1~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \inst3|EXEC2~0 (
// Equation(s):
// \inst3|EXEC2~0_combout  = (\register3|inst1~q  & !\register3|stupid_dff~q )

	.dataa(!\register3|inst1~q ),
	.datab(!\register3|stupid_dff~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst3|EXEC2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst3|EXEC2~0 .extended_lut = "off";
defparam \inst3|EXEC2~0 .lut_mask = 64'h4444444444444444;
defparam \inst3|EXEC2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \MUX3|$00000|auto_generated|l1_w15_n0_mux_dataout~0 (
// Equation(s):
// \MUX3|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout  = (!\inst|MUX3~0_combout  & \ALU2|auto_generated|result [15])

	.dataa(!\inst|MUX3~0_combout ),
	.datab(!\ALU2|auto_generated|result [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MUX3|$00000|auto_generated|l1_w15_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MUX3|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .extended_lut = "off";
defparam \MUX3|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .lut_mask = 64'h2222222222222222;
defparam \MUX3|$00000|auto_generated|l1_w15_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

assign MUXX = \MUXX~output_o ;

assign ACC_OUT[15] = \ACC_OUT[15]~output_o ;

assign ACC_OUT[14] = \ACC_OUT[14]~output_o ;

assign ACC_OUT[13] = \ACC_OUT[13]~output_o ;

assign ACC_OUT[12] = \ACC_OUT[12]~output_o ;

assign ACC_OUT[11] = \ACC_OUT[11]~output_o ;

assign ACC_OUT[10] = \ACC_OUT[10]~output_o ;

assign ACC_OUT[9] = \ACC_OUT[9]~output_o ;

assign ACC_OUT[8] = \ACC_OUT[8]~output_o ;

assign ACC_OUT[7] = \ACC_OUT[7]~output_o ;

assign ACC_OUT[6] = \ACC_OUT[6]~output_o ;

assign ACC_OUT[5] = \ACC_OUT[5]~output_o ;

assign ACC_OUT[4] = \ACC_OUT[4]~output_o ;

assign ACC_OUT[3] = \ACC_OUT[3]~output_o ;

assign ACC_OUT[2] = \ACC_OUT[2]~output_o ;

assign ACC_OUT[1] = \ACC_OUT[1]~output_o ;

assign ACC_OUT[0] = \ACC_OUT[0]~output_o ;

assign ctrl_mux3 = \ctrl_mux3~output_o ;

assign RAM_OUT[15] = \RAM_OUT[15]~output_o ;

assign RAM_OUT[14] = \RAM_OUT[14]~output_o ;

assign RAM_OUT[13] = \RAM_OUT[13]~output_o ;

assign RAM_OUT[12] = \RAM_OUT[12]~output_o ;

assign RAM_OUT[11] = \RAM_OUT[11]~output_o ;

assign RAM_OUT[10] = \RAM_OUT[10]~output_o ;

assign RAM_OUT[9] = \RAM_OUT[9]~output_o ;

assign RAM_OUT[8] = \RAM_OUT[8]~output_o ;

assign RAM_OUT[7] = \RAM_OUT[7]~output_o ;

assign RAM_OUT[6] = \RAM_OUT[6]~output_o ;

assign RAM_OUT[5] = \RAM_OUT[5]~output_o ;

assign RAM_OUT[4] = \RAM_OUT[4]~output_o ;

assign RAM_OUT[3] = \RAM_OUT[3]~output_o ;

assign RAM_OUT[2] = \RAM_OUT[2]~output_o ;

assign RAM_OUT[1] = \RAM_OUT[1]~output_o ;

assign RAM_OUT[0] = \RAM_OUT[0]~output_o ;

assign RAM_ADDRESS_IN[11] = \RAM_ADDRESS_IN[11]~output_o ;

assign RAM_ADDRESS_IN[10] = \RAM_ADDRESS_IN[10]~output_o ;

assign RAM_ADDRESS_IN[9] = \RAM_ADDRESS_IN[9]~output_o ;

assign RAM_ADDRESS_IN[8] = \RAM_ADDRESS_IN[8]~output_o ;

assign RAM_ADDRESS_IN[7] = \RAM_ADDRESS_IN[7]~output_o ;

assign RAM_ADDRESS_IN[6] = \RAM_ADDRESS_IN[6]~output_o ;

assign RAM_ADDRESS_IN[5] = \RAM_ADDRESS_IN[5]~output_o ;

assign RAM_ADDRESS_IN[4] = \RAM_ADDRESS_IN[4]~output_o ;

assign RAM_ADDRESS_IN[3] = \RAM_ADDRESS_IN[3]~output_o ;

assign RAM_ADDRESS_IN[2] = \RAM_ADDRESS_IN[2]~output_o ;

assign RAM_ADDRESS_IN[1] = \RAM_ADDRESS_IN[1]~output_o ;

assign RAM_ADDRESS_IN[0] = \RAM_ADDRESS_IN[0]~output_o ;

assign PC_OUT[11] = \PC_OUT[11]~output_o ;

assign PC_OUT[10] = \PC_OUT[10]~output_o ;

assign PC_OUT[9] = \PC_OUT[9]~output_o ;

assign PC_OUT[8] = \PC_OUT[8]~output_o ;

assign PC_OUT[7] = \PC_OUT[7]~output_o ;

assign PC_OUT[6] = \PC_OUT[6]~output_o ;

assign PC_OUT[5] = \PC_OUT[5]~output_o ;

assign PC_OUT[4] = \PC_OUT[4]~output_o ;

assign PC_OUT[3] = \PC_OUT[3]~output_o ;

assign PC_OUT[2] = \PC_OUT[2]~output_o ;

assign PC_OUT[1] = \PC_OUT[1]~output_o ;

assign PC_OUT[0] = \PC_OUT[0]~output_o ;

assign k[15] = \k[15]~output_o ;

assign k[14] = \k[14]~output_o ;

assign k[13] = \k[13]~output_o ;

assign k[12] = \k[12]~output_o ;

assign k[11] = \k[11]~output_o ;

assign k[10] = \k[10]~output_o ;

assign k[9] = \k[9]~output_o ;

assign k[8] = \k[8]~output_o ;

assign k[7] = \k[7]~output_o ;

assign k[6] = \k[6]~output_o ;

assign k[5] = \k[5]~output_o ;

assign k[4] = \k[4]~output_o ;

assign k[3] = \k[3]~output_o ;

assign k[2] = \k[2]~output_o ;

assign k[1] = \k[1]~output_o ;

assign k[0] = \k[0]~output_o ;

assign FETCH = \FETCH~output_o ;

assign EXEC2 = \EXEC2~output_o ;

assign EXEC1 = \EXEC1~output_o ;

assign MERGED[15] = \MERGED[15]~output_o ;

assign MERGED[14] = \MERGED[14]~output_o ;

assign MERGED[13] = \MERGED[13]~output_o ;

assign MERGED[12] = \MERGED[12]~output_o ;

assign MERGED[11] = \MERGED[11]~output_o ;

assign MERGED[10] = \MERGED[10]~output_o ;

assign MERGED[9] = \MERGED[9]~output_o ;

assign MERGED[8] = \MERGED[8]~output_o ;

assign MERGED[7] = \MERGED[7]~output_o ;

assign MERGED[6] = \MERGED[6]~output_o ;

assign MERGED[5] = \MERGED[5]~output_o ;

assign MERGED[4] = \MERGED[4]~output_o ;

assign MERGED[3] = \MERGED[3]~output_o ;

assign MERGED[2] = \MERGED[2]~output_o ;

assign MERGED[1] = \MERGED[1]~output_o ;

assign MERGED[0] = \MERGED[0]~output_o ;

assign RESULT[15] = \RESULT[15]~output_o ;

assign RESULT[14] = \RESULT[14]~output_o ;

assign RESULT[13] = \RESULT[13]~output_o ;

assign RESULT[12] = \RESULT[12]~output_o ;

assign RESULT[11] = \RESULT[11]~output_o ;

assign RESULT[10] = \RESULT[10]~output_o ;

assign RESULT[9] = \RESULT[9]~output_o ;

assign RESULT[8] = \RESULT[8]~output_o ;

assign RESULT[7] = \RESULT[7]~output_o ;

assign RESULT[6] = \RESULT[6]~output_o ;

assign RESULT[5] = \RESULT[5]~output_o ;

assign RESULT[4] = \RESULT[4]~output_o ;

assign RESULT[3] = \RESULT[3]~output_o ;

assign RESULT[2] = \RESULT[2]~output_o ;

assign RESULT[1] = \RESULT[1]~output_o ;

assign RESULT[0] = \RESULT[0]~output_o ;

endmodule
