# <p align="center">ğŸš€ Adnan Sami Anirban | Aspiring RTL & DV Professional</p>

<p align="center">
  <img src="https://readme-typing-svg.herokuapp.com?font=Fira+Code&pause=1000&color=00D1FF&center=true&vCenter=true&width=500&lines=Learning+RTL+Design;Design+Verification+Enthusiast;SystemVerilog+%26+OOP+Explorer;Intern+@+ADN+Semiconductor" alt="Typing SVG" />
</p>

---

### ğŸ§ About Me
I am **Adnan Sami Anirban**. I am currently an Intern at **ADN Semiconductor**, where I am exploring the fascinating world of hardware design and functional verification.

- ğŸŒ± **Currently Learning:** Functional Verification methodologies using **SystemVerilog** and **OOP**.
- ğŸ—ï¸ **Focus:** Learning how to bridge architectural specs with verified RTL.
- ğŸ› ï¸ **Tools of Choice:** Vivado, Questasim, and ModelSim.

---

### ğŸ› ï¸ My Technical Toolkit

| Category | Skills & Tools |
| :--- | :--- |
| **HDL/HVL** | `Verilog`, `SystemVerilog`, `OOP` |
| **EDA Tools** | `Vivado`, `Questasim`, `ModelSim` |
| **Programming** | `C`, `C++`, `Python` |

---

### ğŸ“Š GitHub Insights
<p align="center">
  <img width="48%" src="https://github-readme-stats.vercel.app/api?username=Adnan259&show_icons=true&theme=radical&rank_icon=github" />
  <img width="48%" src="https://github-readme-stats.vercel.app/api/top-langs/?username=Adnan259&layout=compact&theme=radical&hide=html,css" />
</p>

---

### ğŸ“« Connect with me
<p align="center">
<a href="mailto:adnananirban259@gmail.com"><img src="https://img.shields.io/badge/Gmail-D14836?style=for-the-badge&logo=gmail&logoColor=white" /></a>
</p>

<p align="center">
  <img src="https://capsule-render.vercel.app/render?type=waving&color=auto&height=100&section=footer" />
</p>
