diff --git a/piton/design/xilinx/vc707/constraints.xdc b/piton/design/xilinx/vc707/constraints.xdc
index db5d307..7beb00a 100644
--- a/piton/design/xilinx/vc707/constraints.xdc
+++ b/piton/design/xilinx/vc707/constraints.xdc
@@ -11,7 +11,7 @@
 #     * Neither the name of Princeton University nor the
 #       names of its contributors may be used to endorse or promote products
 #       derived from this software without specific prior written permission.
-# 
+#
 # THIS SOFTWARE IS PROVIDED BY PRINCETON UNIVERSITY "AS IS" AND
 # ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 # WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
@@ -32,8 +32,12 @@ set_property IOSTANDARD LVDS [get_ports chipset_clk_osc_n]
 set_property CLOCK_DEDICATED_ROUTE BACKBONE [get_nets chipset/clk_mmcm/inst/clk_in1_clk_mmcm]
 
 # Reset
-set_property IOSTANDARD LVCMOS18 [get_ports sys_rst_n]
-set_property PACKAGE_PIN AV40 [get_ports sys_rst_n]
+set_property IOSTANDARD LVCMOS18 [get_ports GPIO_SW_E]
+set_property PACKAGE_PIN AU38 [get_ports GPIO_SW_E]
+set_property IOSTANDARD LVCMOS18 [get_ports GPIO_SW_C]
+set_property PACKAGE_PIN AV39 [get_ports GPIO_SW_C]
+set_property IOSTANDARD LVCMOS18 [get_ports GPIO_SW_W]
+set_property PACKAGE_PIN AW40 [get_ports GPIO_SW_W]
 
 # False paths
 set_false_path -to [get_cells -hierarchical *afifo_ui_rst_r*]
@@ -154,6 +158,350 @@ set_input_delay -clock [get_clocks sd_clk_out_1] -clock_fall -max -add_delay 14.
 set_input_delay -clock [get_clocks sd_clk_out_1] -clock_fall -min -add_delay -14.000 [get_ports {sd_dat[*]}]
 set_input_delay -clock [get_clocks sd_clk_out_1] -clock_fall -min -add_delay -14.000 [get_ports sd_cmd]
 
+# {{{ FMC1
+# pwm
+set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA20_N]
+set_property PACKAGE_PIN Y30 [get_ports FMC1_HPC_LA20_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA20_P]
+set_property PACKAGE_PIN Y29 [get_ports FMC1_HPC_LA20_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA21_N]
+set_property PACKAGE_PIN N29 [get_ports FMC1_HPC_LA21_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA21_P]
+set_property PACKAGE_PIN N28 [get_ports FMC1_HPC_LA21_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA22_N]
+set_property PACKAGE_PIN P28 [get_ports FMC1_HPC_LA22_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA22_P]
+set_property PACKAGE_PIN R28 [get_ports FMC1_HPC_LA22_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA23_N]
+set_property PACKAGE_PIN N31 [get_ports FMC1_HPC_LA23_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA23_P]
+set_property PACKAGE_PIN P30 [get_ports FMC1_HPC_LA23_P]
+
+# extUsb
+set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA28_N]
+set_property PACKAGE_PIN L30 [get_ports FMC1_HPC_LA28_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA28_P]
+set_property PACKAGE_PIN L29 [get_ports FMC1_HPC_LA28_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA29_N]
+set_property PACKAGE_PIN T30 [get_ports FMC1_HPC_LA29_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC1_HPC_LA29_P]
+set_property PACKAGE_PIN T29 [get_ports FMC1_HPC_LA29_P]
+# }}} FMC1
+
+# UltraSoC USB daughterboard (UST-PCB-004c)
+# {{{ FMC2
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_CLK0_M2C_N]
+set_property PACKAGE_PIN AF40 [get_ports FMC2_HPC_CLK0_M2C_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_CLK0_M2C_P]
+set_property PACKAGE_PIN AF39 [get_ports FMC2_HPC_CLK0_M2C_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_CLK1_M2C_N]
+set_property PACKAGE_PIN T39 [get_ports FMC2_HPC_CLK1_M2C_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_CLK1_M2C_P]
+set_property PACKAGE_PIN U39 [get_ports FMC2_HPC_CLK1_M2C_P]
+set_property PACKAGE_PIN N1 [get_ports FMC2_HPC_DP0_C2M_N]
+set_property PACKAGE_PIN N2 [get_ports FMC2_HPC_DP0_C2M_P]
+set_property PACKAGE_PIN P7 [get_ports FMC2_HPC_DP0_M2C_N]
+set_property PACKAGE_PIN P8 [get_ports FMC2_HPC_DP0_M2C_P]
+set_property PACKAGE_PIN M3 [get_ports FMC2_HPC_DP1_C2M_N]
+set_property PACKAGE_PIN M4 [get_ports FMC2_HPC_DP1_C2M_P]
+set_property PACKAGE_PIN N5 [get_ports FMC2_HPC_DP1_M2C_N]
+set_property PACKAGE_PIN N6 [get_ports FMC2_HPC_DP1_M2C_P]
+set_property PACKAGE_PIN L1 [get_ports FMC2_HPC_DP2_C2M_N]
+set_property PACKAGE_PIN L2 [get_ports FMC2_HPC_DP2_C2M_P]
+set_property PACKAGE_PIN L5 [get_ports FMC2_HPC_DP2_M2C_N]
+set_property PACKAGE_PIN L6 [get_ports FMC2_HPC_DP2_M2C_P]
+set_property PACKAGE_PIN K3 [get_ports FMC2_HPC_DP3_C2M_N]
+set_property PACKAGE_PIN K4 [get_ports FMC2_HPC_DP3_C2M_P]
+set_property PACKAGE_PIN J5 [get_ports FMC2_HPC_DP3_M2C_N]
+set_property PACKAGE_PIN J6 [get_ports FMC2_HPC_DP3_M2C_P]
+set_property PACKAGE_PIN U1 [get_ports FMC2_HPC_DP4_C2M_N]
+set_property PACKAGE_PIN U2 [get_ports FMC2_HPC_DP4_C2M_P]
+set_property PACKAGE_PIN W5 [get_ports FMC2_HPC_DP4_M2C_N]
+set_property PACKAGE_PIN W6 [get_ports FMC2_HPC_DP4_M2C_P]
+set_property PACKAGE_PIN T3 [get_ports FMC2_HPC_DP5_C2M_N]
+set_property PACKAGE_PIN T4 [get_ports FMC2_HPC_DP5_C2M_P]
+set_property PACKAGE_PIN V3 [get_ports FMC2_HPC_DP5_M2C_N]
+set_property PACKAGE_PIN V4 [get_ports FMC2_HPC_DP5_M2C_P]
+set_property PACKAGE_PIN R1 [get_ports FMC2_HPC_DP6_C2M_N]
+set_property PACKAGE_PIN R2 [get_ports FMC2_HPC_DP6_C2M_P]
+set_property PACKAGE_PIN U5 [get_ports FMC2_HPC_DP6_M2C_N]
+set_property PACKAGE_PIN U6 [get_ports FMC2_HPC_DP6_M2C_P]
+set_property PACKAGE_PIN P3 [get_ports FMC2_HPC_DP7_C2M_N]
+set_property PACKAGE_PIN P4 [get_ports FMC2_HPC_DP7_C2M_P]
+set_property PACKAGE_PIN R5 [get_ports FMC2_HPC_DP7_M2C_N]
+set_property PACKAGE_PIN R6 [get_ports FMC2_HPC_DP7_M2C_P]
+set_property PACKAGE_PIN K7 [get_ports FMC2_HPC_GBTCLK0_M2C_C_N]
+set_property PACKAGE_PIN K8 [get_ports FMC2_HPC_GBTCLK0_M2C_C_P]
+set_property PACKAGE_PIN T7 [get_ports FMC2_HPC_GBTCLK1_M2C_C_N]
+set_property PACKAGE_PIN T8 [get_ports FMC2_HPC_GBTCLK1_M2C_C_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA00_CC_N]
+set_property PACKAGE_PIN AC33 [get_ports FMC2_HPC_HA00_CC_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA00_CC_P]
+set_property PACKAGE_PIN AB33 [get_ports FMC2_HPC_HA00_CC_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA01_CC_N]
+set_property PACKAGE_PIN AD33 [get_ports FMC2_HPC_HA01_CC_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA01_CC_P]
+set_property PACKAGE_PIN AD32 [get_ports FMC2_HPC_HA01_CC_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA02_N]
+set_property PACKAGE_PIN AD30 [get_ports FMC2_HPC_HA02_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA02_P]
+set_property PACKAGE_PIN AC30 [get_ports FMC2_HPC_HA02_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA03_N]
+set_property PACKAGE_PIN AA30 [get_ports FMC2_HPC_HA03_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA03_P]
+set_property PACKAGE_PIN AA29 [get_ports FMC2_HPC_HA03_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA04_N]
+set_property PACKAGE_PIN AC29 [get_ports FMC2_HPC_HA04_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA04_P]
+set_property PACKAGE_PIN AB29 [get_ports FMC2_HPC_HA04_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA05_N]
+set_property PACKAGE_PIN Y33 [get_ports FMC2_HPC_HA05_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA05_P]
+set_property PACKAGE_PIN Y32 [get_ports FMC2_HPC_HA05_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA06_N]
+set_property PACKAGE_PIN AB32 [get_ports FMC2_HPC_HA06_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA06_P]
+set_property PACKAGE_PIN AB31 [get_ports FMC2_HPC_HA06_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA07_N]
+set_property PACKAGE_PIN AD31 [get_ports FMC2_HPC_HA07_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA07_P]
+set_property PACKAGE_PIN AC31 [get_ports FMC2_HPC_HA07_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA08_N]
+set_property PACKAGE_PIN AA32 [get_ports FMC2_HPC_HA08_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA08_P]
+set_property PACKAGE_PIN AA31 [get_ports FMC2_HPC_HA08_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA09_N]
+set_property PACKAGE_PIN AE30 [get_ports FMC2_HPC_HA09_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA09_P]
+set_property PACKAGE_PIN AE29 [get_ports FMC2_HPC_HA09_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA10_N]
+set_property PACKAGE_PIN AF32 [get_ports FMC2_HPC_HA10_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA10_P]
+set_property PACKAGE_PIN AF31 [get_ports FMC2_HPC_HA10_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA11_N]
+set_property PACKAGE_PIN AE35 [get_ports FMC2_HPC_HA11_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA11_P]
+set_property PACKAGE_PIN AE34 [get_ports FMC2_HPC_HA11_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA12_N]
+set_property PACKAGE_PIN AG34 [get_ports FMC2_HPC_HA12_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA12_P]
+set_property PACKAGE_PIN AF34 [get_ports FMC2_HPC_HA12_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA13_N]
+set_property PACKAGE_PIN AE33 [get_ports FMC2_HPC_HA13_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA13_P]
+set_property PACKAGE_PIN AE32 [get_ports FMC2_HPC_HA13_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA14_N]
+set_property PACKAGE_PIN AF36 [get_ports FMC2_HPC_HA14_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA14_P]
+set_property PACKAGE_PIN AF35 [get_ports FMC2_HPC_HA14_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA15_N]
+set_property PACKAGE_PIN AF37 [get_ports FMC2_HPC_HA15_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA15_P]
+set_property PACKAGE_PIN AE37 [get_ports FMC2_HPC_HA15_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA16_N]
+set_property PACKAGE_PIN AH36 [get_ports FMC2_HPC_HA16_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA16_P]
+set_property PACKAGE_PIN AG36 [get_ports FMC2_HPC_HA16_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA17_CC_N]
+set_property PACKAGE_PIN AD35 [get_ports FMC2_HPC_HA17_CC_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA17_CC_P]
+set_property PACKAGE_PIN AC34 [get_ports FMC2_HPC_HA17_CC_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA18_N]
+set_property PACKAGE_PIN AB37 [get_ports FMC2_HPC_HA18_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA18_P]
+set_property PACKAGE_PIN AB36 [get_ports FMC2_HPC_HA18_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA19_N]
+set_property PACKAGE_PIN AC36 [get_ports FMC2_HPC_HA19_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA19_P]
+set_property PACKAGE_PIN AC35 [get_ports FMC2_HPC_HA19_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA20_N]
+set_property PACKAGE_PIN AD37 [get_ports FMC2_HPC_HA20_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA20_P]
+set_property PACKAGE_PIN AD36 [get_ports FMC2_HPC_HA20_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA21_N]
+set_property PACKAGE_PIN AA35 [get_ports FMC2_HPC_HA21_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA21_P]
+set_property PACKAGE_PIN AA34 [get_ports FMC2_HPC_HA21_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA22_N]
+set_property PACKAGE_PIN AA36 [get_ports FMC2_HPC_HA22_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA22_P]
+set_property PACKAGE_PIN Y35 [get_ports FMC2_HPC_HA22_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA23_N]
+set_property PACKAGE_PIN AA37 [get_ports FMC2_HPC_HA23_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_HA23_P]
+set_property PACKAGE_PIN Y37 [get_ports FMC2_HPC_HA23_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA00_CC_N]
+set_property PACKAGE_PIN AD41 [get_ports FMC2_HPC_LA00_CC_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA00_CC_P]
+set_property PACKAGE_PIN AD40 [get_ports FMC2_HPC_LA00_CC_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA01_CC_N]
+set_property PACKAGE_PIN AG41 [get_ports FMC2_HPC_LA01_CC_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA01_CC_P]
+set_property PACKAGE_PIN AF41 [get_ports FMC2_HPC_LA01_CC_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA02_N]
+set_property PACKAGE_PIN AL39 [get_ports FMC2_HPC_LA02_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA02_P]
+set_property PACKAGE_PIN AK39 [get_ports FMC2_HPC_LA02_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA03_N]
+set_property PACKAGE_PIN AK42 [get_ports FMC2_HPC_LA03_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA03_P]
+set_property PACKAGE_PIN AJ42 [get_ports FMC2_HPC_LA03_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA04_N]
+set_property PACKAGE_PIN AL42 [get_ports FMC2_HPC_LA04_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA04_P]
+set_property PACKAGE_PIN AL41 [get_ports FMC2_HPC_LA04_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA05_N]
+set_property PACKAGE_PIN AG42 [get_ports FMC2_HPC_LA05_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA05_P]
+set_property PACKAGE_PIN AF42 [get_ports FMC2_HPC_LA05_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA06_N]
+set_property PACKAGE_PIN AE38 [get_ports FMC2_HPC_LA06_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA06_P]
+set_property PACKAGE_PIN AD38 [get_ports FMC2_HPC_LA06_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA07_N]
+set_property PACKAGE_PIN AC41 [get_ports FMC2_HPC_LA07_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA07_P]
+set_property PACKAGE_PIN AC40 [get_ports FMC2_HPC_LA07_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA08_N]
+set_property PACKAGE_PIN AE42 [get_ports FMC2_HPC_LA08_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA08_P]
+set_property PACKAGE_PIN AD42 [get_ports FMC2_HPC_LA08_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA09_N]
+set_property PACKAGE_PIN AK38 [get_ports FMC2_HPC_LA09_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA09_P]
+set_property PACKAGE_PIN AJ38 [get_ports FMC2_HPC_LA09_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA10_N]
+set_property PACKAGE_PIN AB42 [get_ports FMC2_HPC_LA10_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA10_P]
+set_property PACKAGE_PIN AB41 [get_ports FMC2_HPC_LA10_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA11_N]
+set_property PACKAGE_PIN AA42 [get_ports FMC2_HPC_LA11_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA11_P]
+set_property PACKAGE_PIN Y42 [get_ports FMC2_HPC_LA11_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA12_N]
+set_property PACKAGE_PIN AA39 [get_ports FMC2_HPC_LA12_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA12_P]
+set_property PACKAGE_PIN Y39 [get_ports FMC2_HPC_LA12_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA13_N]
+set_property PACKAGE_PIN Y40 [get_ports FMC2_HPC_LA13_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA13_P]
+set_property PACKAGE_PIN W40 [get_ports FMC2_HPC_LA13_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA14_N]
+set_property PACKAGE_PIN AB39 [get_ports FMC2_HPC_LA14_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA14_P]
+set_property PACKAGE_PIN AB38 [get_ports FMC2_HPC_LA14_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA15_N]
+set_property PACKAGE_PIN AC39 [get_ports FMC2_HPC_LA15_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA15_P]
+set_property PACKAGE_PIN AC38 [get_ports FMC2_HPC_LA15_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA16_N]
+set_property PACKAGE_PIN AJ41 [get_ports FMC2_HPC_LA16_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA16_P]
+set_property PACKAGE_PIN AJ40 [get_ports FMC2_HPC_LA16_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA17_CC_N]
+set_property PACKAGE_PIN U38 [get_ports FMC2_HPC_LA17_CC_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA17_CC_P]
+set_property PACKAGE_PIN U37 [get_ports FMC2_HPC_LA17_CC_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA18_CC_N]
+set_property PACKAGE_PIN T37 [get_ports FMC2_HPC_LA18_CC_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA18_CC_P]
+set_property PACKAGE_PIN U36 [get_ports FMC2_HPC_LA18_CC_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA19_N]
+set_property PACKAGE_PIN U33 [get_ports FMC2_HPC_LA19_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA19_P]
+set_property PACKAGE_PIN U32 [get_ports FMC2_HPC_LA19_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA20_N]
+set_property PACKAGE_PIN V34 [get_ports FMC2_HPC_LA20_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA20_P]
+set_property PACKAGE_PIN V33 [get_ports FMC2_HPC_LA20_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA21_N]
+set_property PACKAGE_PIN P36 [get_ports FMC2_HPC_LA21_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA21_P]
+set_property PACKAGE_PIN P35 [get_ports FMC2_HPC_LA21_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA22_N]
+set_property PACKAGE_PIN W33 [get_ports FMC2_HPC_LA22_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA22_P]
+set_property PACKAGE_PIN W32 [get_ports FMC2_HPC_LA22_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA23_N]
+set_property PACKAGE_PIN R39 [get_ports FMC2_HPC_LA23_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA23_P]
+set_property PACKAGE_PIN R38 [get_ports FMC2_HPC_LA23_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA24_N]
+set_property PACKAGE_PIN T35 [get_ports FMC2_HPC_LA24_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA24_P]
+set_property PACKAGE_PIN U34 [get_ports FMC2_HPC_LA24_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA25_N]
+set_property PACKAGE_PIN R34 [get_ports FMC2_HPC_LA25_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA25_P]
+set_property PACKAGE_PIN R33 [get_ports FMC2_HPC_LA25_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA26_N]
+set_property PACKAGE_PIN N34 [get_ports FMC2_HPC_LA26_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA26_P]
+set_property PACKAGE_PIN N33 [get_ports FMC2_HPC_LA26_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA27_N]
+set_property PACKAGE_PIN P33 [get_ports FMC2_HPC_LA27_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA27_P]
+set_property PACKAGE_PIN P32 [get_ports FMC2_HPC_LA27_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA28_N]
+set_property PACKAGE_PIN V36 [get_ports FMC2_HPC_LA28_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA28_P]
+set_property PACKAGE_PIN V35 [get_ports FMC2_HPC_LA28_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA29_N]
+set_property PACKAGE_PIN W37 [get_ports FMC2_HPC_LA29_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA29_P]
+set_property PACKAGE_PIN W36 [get_ports FMC2_HPC_LA29_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA30_N]
+set_property PACKAGE_PIN R32 [get_ports FMC2_HPC_LA30_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA30_P]
+set_property PACKAGE_PIN T32 [get_ports FMC2_HPC_LA30_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA31_N]
+set_property PACKAGE_PIN V40 [get_ports FMC2_HPC_LA31_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA31_P]
+set_property PACKAGE_PIN V39 [get_ports FMC2_HPC_LA31_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA32_N]
+set_property PACKAGE_PIN P38 [get_ports FMC2_HPC_LA32_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA32_P]
+set_property PACKAGE_PIN P37 [get_ports FMC2_HPC_LA32_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA33_N]
+set_property PACKAGE_PIN R37 [get_ports FMC2_HPC_LA33_N]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_LA33_P]
+set_property PACKAGE_PIN T36 [get_ports FMC2_HPC_LA33_P]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_PG_M2C_LS]
+set_property PACKAGE_PIN AF29 [get_ports FMC2_HPC_PG_M2C_LS]
+set_property IOSTANDARD LVCMOS18 [get_ports FMC2_HPC_PRSNT_M2C_B_LS]
+set_property PACKAGE_PIN AG32 [get_ports FMC2_HPC_PRSNT_M2C_B_LS]
+# }}} FMC2
+
+# {{{ USB/ULPI interface to UltraSoC USB Communicator
+
+# USB clock (ulpi_clk_raw60MHz)
+create_clock -name clk_ulpi_raw60MHz -period 16.667 [get_ports FMC2_HPC_LA00_CC_P]
+create_clock -name clk_26MHz -period 38.46154 [get_nets clk_26MHz]
+
+# USB port timings
+set ulpi_data    [get_ports {FMC2_HPC_LA01_CC_N FMC2_HPC_LA01_CC_P FMC2_HPC_LA09_N FMC2_HPC_LA09_P FMC2_HPC_LA04_N FMC2_HPC_LA04_P FMC2_HPC_LA03_N FMC2_HPC_LA03_P}];
+set ulpi_inputs  [get_ports {FMC2_HPC_LA10_N FMC2_HPC_LA02_P}];
+set ulpi_outputs [get_ports {FMC2_HPC_LA05_P FMC2_HPC_LA02_N}];
+
+# SDR I/O
+# Specify the delay *external* to the FPGA
+set_input_delay  -clock clk_ulpi_raw60MHz  7.5 $ulpi_inputs;
+set_output_delay -clock clk_ulpi_raw60MHz  7.5 $ulpi_outputs;
+set_input_delay  -clock clk_ulpi_raw60MHz 12.0 $ulpi_data;
+set_output_delay -clock clk_ulpi_raw60MHz  7.5 $ulpi_data;
+
+# USB_DIR signal (the ULPI standard allows 2 cycles for this to happen)
+set_max_delay -from [get_ports FMC2_HPC_LA10_N] -to [get_ports $ulpi_data] 30;
+
+# Output tristate
+#set_max_delay -from [get_clocks ulpi_clk_raw60MHz] -through [get_cells ulpi_oe_q_r_reg] 16.667
+
+# Output 13MHz reference clock
+# Specify the delay *external* to the FPGA
+set_output_delay -clock clk_26MHz 8 [get_ports FMC2_HPC_LA10_P];
+
+# }}} USB/ULPI interface to UltraSoC USB Communicator
+
 #################
 # clock groups
 
