#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Nov 16 10:30:37 2018
# Process ID: 86524
# Current directory: D:/Universidad/Cuarto/SED/Practica_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent80632 D:\Universidad\Cuarto\SED\Practica_2\practica_2.xpr
# Log file: D:/Universidad/Cuarto/SED/Practica_2/vivado.log
# Journal file: D:/Universidad/Cuarto/SED/Practica_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Universidad/Cuarto/SED/Practica_2/practica_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 803.277 ; gain = 84.215
update_compile_order -fileset sources_1
add_files -norecurse {D:/Universidad/Cuarto/SED/practica_2_diana/debouncer.vhd D:/Universidad/Cuarto/SED/practica_2_diana/contador.vhd D:/Universidad/Cuarto/SED/practica_2_diana/top2.vhd D:/Universidad/Cuarto/SED/practica_2_diana/sincronizador.vhd D:/Universidad/Cuarto/SED/practica_2_diana/decodificador_tb.vhd D:/Universidad/Cuarto/SED/practica_2_diana/sincro.vhd}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Universidad/Cuarto/SED/practica_2_diana/debouncer.vhd] -no_script -reset -force -quiet
remove_files  D:/Universidad/Cuarto/SED/practica_2_diana/debouncer.vhd
add_files -norecurse {{D:/Universidad/Cuarto/SED/P1 y P2/Practica2/Practica2.srcs/sources_1/new/demo.vhd} D:/Universidad/Cuarto/SED/Practica_2_contador/practica_2_contador/practica_2_contador.srcs/sources_1/new/debouncer.vhd}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Universidad/Cuarto/SED/Practica_2/practica_2.srcs/sim_1/new/decoder_tb.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Universidad/Cuarto/SED/Practica_2/practica_2.srcs/sim_1/new/decoder_tb.vhd
export_ip_user_files -of_objects  [get_files D:/Universidad/Cuarto/SED/Practica_2/practica_2.srcs/sources_1/new/Decodificador.vhd] -no_script -reset -force -quiet
remove_files  D:/Universidad/Cuarto/SED/Practica_2/practica_2.srcs/sources_1/new/Decodificador.vhd
set_property top decoder_tb [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universidad/Cuarto/SED/P1 y P2/Practica2/Practica2.srcs/sources_1/new/demo.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universidad/Cuarto/SED/Practica_2/practica_2.srcs/sources_1/new/entidad_superior.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 859.043 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 41e38475892f4d6c947cd0f18336eacd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture dataflow of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture arch_top of entity xil_defaultlib.top
Built simulation snapshot top_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim/xsim.dir/top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim/xsim.dir/top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Nov 16 11:33:24 2018. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 55.297 ; gain = 0.883
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 16 11:33:24 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 861.199 ; gain = 2.156
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 880.422 ; gain = 19.137
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:40 . Memory (MB): peak = 880.422 ; gain = 21.379
run all
set_property top top [current_fileset]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 885.582 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 41e38475892f4d6c947cd0f18336eacd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 885.582 ; gain = 0.000
set_property top decoder_tb [current_fileset]
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 41e38475892f4d6c947cd0f18336eacd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 885.582 ; gain = 0.000
set_property top top [current_fileset]
update_compile_order -fileset sources_1
set_property top top2 [current_fileset]
update_compile_order -fileset sources_1
close [ open D:/Universidad/Cuarto/SED/Practica_2/practica_2.srcs/sources_1/new/top_2_tb.vhd w ]
add_files D:/Universidad/Cuarto/SED/Practica_2/practica_2.srcs/sources_1/new/top_2_tb.vhd
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 41e38475892f4d6c947cd0f18336eacd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 914.113 ; gain = 0.000
set_property top top_2_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_2_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universidad/Cuarto/SED/practica_2_diana/contador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universidad/Cuarto/SED/Practica_2_contador/practica_2_contador/practica_2_contador.srcs/sources_1/new/debouncer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity debouncer
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universidad/Cuarto/SED/practica_2_diana/sincronizador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sincronizador
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universidad/Cuarto/SED/practica_2_diana/top2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top2
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universidad/Cuarto/SED/Practica_2/practica_2.srcs/sources_1/new/top_2_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_2_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 41e38475892f4d6c947cd0f18336eacd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_2_tb_behav xil_defaultlib.top_2_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.sincronizador [sincronizador_default]
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture cont of entity xil_defaultlib.contador [contador_default]
Compiling architecture dataflow of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture top2 of entity xil_defaultlib.top2 [top2_default]
Compiling architecture top_2_tb of entity xil_defaultlib.top_2_tb
Built simulation snapshot top_2_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim/xsim.dir/top_2_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim/xsim.dir/top_2_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Nov 16 12:24:45 2018. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2018.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 16 12:24:45 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 914.113 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_2_tb_behav -key {Behavioral:sim_1:Functional:top_2_tb} -tclbatch {top_2_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_2_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 914.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 914.113 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_2_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universidad/Cuarto/SED/Practica_2/practica_2.srcs/sources_1/new/top_2_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_2_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 41e38475892f4d6c947cd0f18336eacd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_2_tb_behav xil_defaultlib.top_2_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.sincronizador [sincronizador_default]
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture cont of entity xil_defaultlib.contador [contador_default]
Compiling architecture dataflow of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture top2 of entity xil_defaultlib.top2 [top2_default]
Compiling architecture top_2_tb of entity xil_defaultlib.top_2_tb
Built simulation snapshot top_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_2_tb_behav -key {Behavioral:sim_1:Functional:top_2_tb} -tclbatch {top_2_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_2_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 914.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_2_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universidad/Cuarto/SED/Practica_2/practica_2.srcs/sources_1/new/top_2_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_2_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 41e38475892f4d6c947cd0f18336eacd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_2_tb_behav xil_defaultlib.top_2_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.sincronizador [sincronizador_default]
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture cont of entity xil_defaultlib.contador [contador_default]
Compiling architecture dataflow of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture top2 of entity xil_defaultlib.top2 [top2_default]
Compiling architecture top_2_tb of entity xil_defaultlib.top_2_tb
Built simulation snapshot top_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_2_tb_behav -key {Behavioral:sim_1:Functional:top_2_tb} -tclbatch {top_2_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_2_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 914.113 ; gain = 0.000
add_bp {D:/Universidad/Cuarto/SED/Practica_2/practica_2.srcs/sources_1/new/top_2_tb.vhd} 52
remove_bps -file {D:/Universidad/Cuarto/SED/Practica_2/practica_2.srcs/sources_1/new/top_2_tb.vhd} -line 52
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_2_tb_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 914.113 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 41e38475892f4d6c947cd0f18336eacd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_2_tb_behav xil_defaultlib.top_2_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 914.113 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_2_tb_behav -key {Behavioral:sim_1:Functional:top_2_tb} -tclbatch {top_2_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 914.113 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_2_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:21 . Memory (MB): peak = 914.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_2_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universidad/Cuarto/SED/Practica_2/practica_2.srcs/sources_1/new/top_2_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_2_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 914.113 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 41e38475892f4d6c947cd0f18336eacd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_2_tb_behav xil_defaultlib.top_2_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.sincronizador [sincronizador_default]
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture cont of entity xil_defaultlib.contador [contador_default]
Compiling architecture dataflow of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture top2 of entity xil_defaultlib.top2 [top2_default]
Compiling architecture top_2_tb of entity xil_defaultlib.top_2_tb
Built simulation snapshot top_2_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 914.113 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_2_tb_behav -key {Behavioral:sim_1:Functional:top_2_tb} -tclbatch {top_2_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 914.113 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_2_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 914.113 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_2_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universidad/Cuarto/SED/Practica_2/practica_2.srcs/sources_1/new/top_2_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_2_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 41e38475892f4d6c947cd0f18336eacd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_2_tb_behav xil_defaultlib.top_2_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.sincronizador [sincronizador_default]
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture cont of entity xil_defaultlib.contador [contador_default]
Compiling architecture dataflow of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture top2 of entity xil_defaultlib.top2 [top2_default]
Compiling architecture top_2_tb of entity xil_defaultlib.top_2_tb
Built simulation snapshot top_2_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 914.426 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_2_tb_behav -key {Behavioral:sim_1:Functional:top_2_tb} -tclbatch {top_2_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_2_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 914.426 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_2_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universidad/Cuarto/SED/Practica_2/practica_2.srcs/sources_1/new/top_2_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_2_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 41e38475892f4d6c947cd0f18336eacd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_2_tb_behav xil_defaultlib.top_2_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.sincronizador [sincronizador_default]
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture cont of entity xil_defaultlib.contador [contador_default]
Compiling architecture dataflow of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture top2 of entity xil_defaultlib.top2 [top2_default]
Compiling architecture top_2_tb of entity xil_defaultlib.top_2_tb
Built simulation snapshot top_2_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 914.426 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_2_tb_behav -key {Behavioral:sim_1:Functional:top_2_tb} -tclbatch {top_2_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_2_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 914.426 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_2_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universidad/Cuarto/SED/practica_2_diana/contador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 916.391 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 41e38475892f4d6c947cd0f18336eacd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_2_tb_behav xil_defaultlib.top_2_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.sincronizador [sincronizador_default]
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture cont of entity xil_defaultlib.contador [contador_default]
Compiling architecture dataflow of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture top2 of entity xil_defaultlib.top2 [top2_default]
Compiling architecture top_2_tb of entity xil_defaultlib.top_2_tb
Built simulation snapshot top_2_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 916.391 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_2_tb_behav -key {Behavioral:sim_1:Functional:top_2_tb} -tclbatch {top_2_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_2_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 916.391 ; gain = 0.000
current_sim simulation_4
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_2_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universidad/Cuarto/SED/practica_2_diana/contador.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 41e38475892f4d6c947cd0f18336eacd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_2_tb_behav xil_defaultlib.top_2_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.sincronizador [sincronizador_default]
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture cont of entity xil_defaultlib.contador [contador_default]
Compiling architecture dataflow of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture top2 of entity xil_defaultlib.top2 [top2_default]
Compiling architecture top_2_tb of entity xil_defaultlib.top_2_tb
Built simulation snapshot top_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_2_tb_behav -key {Behavioral:sim_1:Functional:top_2_tb} -tclbatch {top_2_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_2_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 916.391 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_2_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universidad/Cuarto/SED/Practica_2/practica_2.srcs/sources_1/new/top_2_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_2_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 41e38475892f4d6c947cd0f18336eacd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_2_tb_behav xil_defaultlib.top_2_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.sincronizador [sincronizador_default]
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture cont of entity xil_defaultlib.contador [contador_default]
Compiling architecture dataflow of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture top2 of entity xil_defaultlib.top2 [top2_default]
Compiling architecture top_2_tb of entity xil_defaultlib.top_2_tb
Built simulation snapshot top_2_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_2_tb_behav -key {Behavioral:sim_1:Functional:top_2_tb} -tclbatch {top_2_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_2_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:14 . Memory (MB): peak = 916.391 ; gain = 0.000
add_bp {D:/Universidad/Cuarto/SED/practica_2_diana/contador.vhd} 17
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_2_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universidad/Cuarto/SED/Practica_2/practica_2.srcs/sources_1/new/top_2_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity top_2_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 41e38475892f4d6c947cd0f18336eacd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_2_tb_behav xil_defaultlib.top_2_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.sincronizador [sincronizador_default]
Compiling architecture behavioral of entity xil_defaultlib.debouncer [debouncer_default]
Compiling architecture cont of entity xil_defaultlib.contador [contador_default]
Compiling architecture dataflow of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture top2 of entity xil_defaultlib.top2 [top2_default]
Compiling architecture top_2_tb of entity xil_defaultlib.top_2_tb
Built simulation snapshot top_2_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 916.391 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_2_tb_behav -key {Behavioral:sim_1:Functional:top_2_tb} -tclbatch {top_2_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_2_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "D:/Universidad/Cuarto/SED/practica_2_diana/contador.vhd" Line 17
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_2_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 916.391 ; gain = 0.000
add_bp {D:/Universidad/Cuarto/SED/practica_2_diana/contador.vhd} 18
remove_bps -file {D:/Universidad/Cuarto/SED/practica_2_diana/contador.vhd} -line 18
remove_bps -file {D:/Universidad/Cuarto/SED/practica_2_diana/contador.vhd} -line 17
add_bp {D:/Universidad/Cuarto/SED/practica_2_diana/contador.vhd} 17
run all
Stopped at time : 0 fs : File "D:/Universidad/Cuarto/SED/practica_2_diana/contador.vhd" Line 17
run all
Stopped at time : 30 ns : File "D:/Universidad/Cuarto/SED/practica_2_diana/contador.vhd" Line 17
run 10 us
run 10 us
run all
run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 916.391 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_2_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 41e38475892f4d6c947cd0f18336eacd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_2_tb_behav xil_defaultlib.top_2_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 916.391 ; gain = 0.000
Vivado Simulator 2018.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "D:/Universidad/Cuarto/SED/practica_2_diana/contador.vhd" Line 17
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 916.391 ; gain = 0.000
remove_bps -file {D:/Universidad/Cuarto/SED/practica_2_diana/contador.vhd} -line 17
add_bp {D:/Universidad/Cuarto/SED/practica_2_diana/contador.vhd} 20
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_2_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj top_2_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Universidad/Cuarto/SED/Practica_2/practica_2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 41e38475892f4d6c947cd0f18336eacd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_2_tb_behav xil_defaultlib.top_2_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 916.391 ; gain = 0.000
step
Stopped at time : 1010 ns : File "D:/Universidad/Cuarto/SED/Practica_2/practica_2.srcs/sources_1/new/top_2_tb.vhd" Line 71
step
Stopped at time : 1010 ns : File "D:/Universidad/Cuarto/SED/Practica_2/practica_2.srcs/sources_1/new/top_2_tb.vhd" Line 72
step
Stopped at time : 1010 ns : File "D:/Universidad/Cuarto/SED/Practica_2/practica_2.srcs/sources_1/new/top_2_tb.vhd" Line 64
step
Stopped at time : 1010 ns : File "D:/Universidad/Cuarto/SED/Practica_2/practica_2.srcs/sources_1/new/top_2_tb.vhd" Line 65
step
Stopped at time : 1010 ns : File "D:/Universidad/Cuarto/SED/Practica_2/practica_2.srcs/sources_1/new/top_2_tb.vhd" Line 56
step
Stopped at time : 1010 ns : File "D:/Universidad/Cuarto/SED/Practica_2/practica_2.srcs/sources_1/new/top_2_tb.vhd" Line 57
step
Stopped at time : 1010 ns : File "D:/Universidad/Cuarto/SED/practica_2_diana/top2.vhd" Line 46
step
Stopped at time : 1010 ns : File "D:/Universidad/Cuarto/SED/practica_2_diana/sincronizador.vhd" Line 25
step
Stopped at time : 1010 ns : File "D:/Universidad/Cuarto/SED/practica_2_diana/sincronizador.vhd" Line 26
step
Stopped at time : 1010 ns : File "D:/Universidad/Cuarto/SED/practica_2_diana/sincronizador.vhd" Line 37
step
Stopped at time : 1010 ns : File "D:/Universidad/Cuarto/SED/practica_2_diana/sincronizador.vhd" Line 38
step
Stopped at time : 1010 ns : File "D:/Universidad/Cuarto/SED/Practica_2_contador/practica_2_contador/practica_2_contador.srcs/sources_1/new/debouncer.vhd" Line 19
step
Stopped at time : 1010 ns : File "D:/Universidad/Cuarto/SED/Practica_2_contador/practica_2_contador/practica_2_contador.srcs/sources_1/new/debouncer.vhd" Line 20
step
Stopped at time : 1010 ns : File "D:/Universidad/Cuarto/SED/Practica_2_contador/practica_2_contador/practica_2_contador.srcs/sources_1/new/debouncer.vhd" Line 25
step
Stopped at time : 1010 ns : File "D:/Universidad/Cuarto/SED/Practica_2_contador/practica_2_contador/practica_2_contador.srcs/sources_1/new/debouncer.vhd" Line 26
step
Stopped at time : 1010 ns : File "D:/Universidad/Cuarto/SED/Practica_2_contador/practica_2_contador/practica_2_contador.srcs/sources_1/new/debouncer.vhd" Line 27
step
Stopped at time : 1020 ns : File "D:/Universidad/Cuarto/SED/Practica_2/practica_2.srcs/sources_1/new/top_2_tb.vhd" Line 73
step
Stopped at time : 1020 ns : File "D:/Universidad/Cuarto/SED/Practica_2/practica_2.srcs/sources_1/new/top_2_tb.vhd" Line 74
step
Stopped at time : 1020 ns : File "D:/Universidad/Cuarto/SED/Practica_2/practica_2.srcs/sources_1/new/top_2_tb.vhd" Line 61
step
Stopped at time : 1020 ns : File "D:/Universidad/Cuarto/SED/Practica_2/practica_2.srcs/sources_1/new/top_2_tb.vhd" Line 62
step
Stopped at time : 1020 ns : File "D:/Universidad/Cuarto/SED/Practica_2/practica_2.srcs/sources_1/new/top_2_tb.vhd" Line 63
step
Stopped at time : 1020 ns : File "D:/Universidad/Cuarto/SED/Practica_2/practica_2.srcs/sources_1/new/top_2_tb.vhd" Line 54
step
Stopped at time : 1020 ns : File "D:/Universidad/Cuarto/SED/Practica_2/practica_2.srcs/sources_1/new/top_2_tb.vhd" Line 55
step
Stopped at time : 1020 ns : File "D:/Universidad/Cuarto/SED/practica_2_diana/top2.vhd" Line 46
step
Stopped at time : 1020 ns : File "D:/Universidad/Cuarto/SED/practica_2_diana/sincronizador.vhd" Line 25
step
Stopped at time : 1020 ns : File "D:/Universidad/Cuarto/SED/practica_2_diana/sincronizador.vhd" Line 37
step
Stopped at time : 1020 ns : File "D:/Universidad/Cuarto/SED/Practica_2_contador/practica_2_contador/practica_2_contador.srcs/sources_1/new/debouncer.vhd" Line 19
step
Stopped at time : 1030 ns : File "D:/Universidad/Cuarto/SED/Practica_2/practica_2.srcs/sources_1/new/top_2_tb.vhd" Line 75
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 16 19:29:46 2018...
