Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2cd2859ec2ba487fb52257e1da2fbcc3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Segment_Display_tb_behav xil_defaultlib.Segment_Display_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.OR_2 [or_2_default]
Compiling architecture user_logic_diagram_global_reset_or_0_arch of entity xil_defaultlib.User_Logic_Diagram_Global_Reset_Or_0 [user_logic_diagram_global_reset_...]
Compiling architecture behavioral of entity xil_defaultlib.Low_Signal_GND [low_signal_gnd_default]
Compiling architecture user_logic_diagram_low_signal_gnd_0_0_arch of entity xil_defaultlib.User_Logic_Diagram_Low_Signal_GND_0_0 [user_logic_diagram_low_signal_gn...]
Compiling architecture behavioral of entity xil_defaultlib.Not_1_in [not_1_in_default]
Compiling architecture user_logic_diagram_not_1_in_0_0_arch of entity xil_defaultlib.User_Logic_Diagram_Not_1_in_0_0 [user_logic_diagram_not_1_in_0_0_...]
Compiling architecture arch of entity xil_defaultlib.Reset_Delay [\Reset_Delay(max=20)\]
Compiling architecture user_logic_diagram_reset_delay_startup_0_arch of entity xil_defaultlib.User_Logic_Diagram_Reset_Delay_Startup_0 [user_logic_diagram_reset_delay_s...]
Compiling architecture state_machine of entity xil_defaultlib.TTL_serial [\TTL_serial(cnt_max=9)\]
Compiling architecture user_logic of entity xil_defaultlib.TTL_Serial_user_logic [ttl_serial_user_logic_default]
Compiling architecture user_logic_diagram_ttl_serial_user_logic_0_0_arch of entity xil_defaultlib.User_Logic_Diagram_TTL_Serial_user_logic_0_0 [user_logic_diagram_ttl_serial_us...]
Compiling architecture arch of entity xil_defaultlib.univ_bin_counter [univ_bin_counter_default]
Compiling architecture user_logic_diagram_univ_counter_0_arch of entity xil_defaultlib.User_Logic_Diagram_Univ_Counter_0 [user_logic_diagram_univ_counter_...]
Compiling architecture behavioral of entity xil_defaultlib.btn_debounce_toggle [btn_debounce_toggle_default]
Compiling architecture user_logic_diagram_btn_0_debounce_0_arch of entity xil_defaultlib.User_Logic_Diagram_btn_0_debounce_0 [user_logic_diagram_btn_0_debounc...]
Compiling architecture user_logic_diagram_btn_1_debounce_toggle_0_arch of entity xil_defaultlib.User_Logic_Diagram_btn_1_debounce_toggle_0 [user_logic_diagram_btn_1_debounc...]
Compiling architecture user_logic_diagram_btn_2_debounce_toggle_2_0_arch of entity xil_defaultlib.User_Logic_Diagram_btn_2_debounce_toggle_2_0 [user_logic_diagram_btn_2_debounc...]
Compiling architecture loader of entity xil_defaultlib.count_loader [\count_loader(d_size=8,clk_en_ma...]
Compiling architecture user_logic_diagram_count_loader_0_arch of entity xil_defaultlib.User_Logic_Diagram_count_loader_0 [user_logic_diagram_count_loader_...]
Compiling architecture ltu of entity xil_defaultlib.out_LTU [out_ltu_default]
Compiling architecture user_logic_diagram_out_ltu_to_display_0_arch of entity xil_defaultlib.User_Logic_Diagram_out_LTU_to_display_0 [user_logic_diagram_out_ltu_to_di...]
Compiling architecture structure of entity xil_defaultlib.User_Logic_Diagram [user_logic_diagram_default]
Compiling architecture structure of entity xil_defaultlib.User_Logic_Diagram_wrapper [user_logic_diagram_wrapper_defau...]
Compiling architecture test_bench of entity xil_defaultlib.segment_display_tb
Built simulation snapshot Segment_Display_tb_behav
