{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633467769792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633467769797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct  5 15:02:49 2021 " "Processing started: Tue Oct  5 15:02:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633467769797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633467769797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prelab_2 -c prelab_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off prelab_2 -c prelab_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633467769797 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1633467770059 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633467770059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry_adder_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder_32_bit " "Found entity 1: ripple_carry_adder_32_bit" {  } { { "ripple_carry_adder_32_bit.v" "" { Text "/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder/ripple_carry_adder_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633467774128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633467774128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder_1_bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry_adder_1_bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder_1_bit_testbench " "Found entity 1: ripple_carry_adder_1_bit_testbench" {  } { { "ripple_carry_adder_1_bit_testbench.v" "" { Text "/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder/ripple_carry_adder_1_bit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633467774138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633467774138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder_1_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry_adder_1_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder_1_bit " "Found entity 1: ripple_carry_adder_1_bit" {  } { { "ripple_carry_adder_1_bit.v" "" { Text "/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder/ripple_carry_adder_1_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633467774145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633467774145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry_adder_32_bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file ripple_carry_adder_32_bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder_32_bit_testbench " "Found entity 1: ripple_carry_adder_32_bit_testbench" {  } { { "ripple_carry_adder_32_bit_testbench.v" "" { Text "/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder/ripple_carry_adder_32_bit_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633467774153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633467774153 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ripple_carry_adder_32_bit_testbench " "Elaborating entity \"ripple_carry_adder_32_bit_testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633467774197 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cout_check ripple_carry_adder_32_bit_testbench.v(23) " "Verilog HDL or VHDL warning at ripple_carry_adder_32_bit_testbench.v(23): object \"Cout_check\" assigned a value but never read" {  } { { "ripple_carry_adder_32_bit_testbench.v" "" { Text "/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder/ripple_carry_adder_32_bit_testbench.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633467774198 "|ripple_carry_adder_32_bit_testbench"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "S_check ripple_carry_adder_32_bit_testbench.v(25) " "Verilog HDL or VHDL warning at ripple_carry_adder_32_bit_testbench.v(25): object \"S_check\" assigned a value but never read" {  } { { "ripple_carry_adder_32_bit_testbench.v" "" { Text "/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder/ripple_carry_adder_32_bit_testbench.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633467774198 "|ripple_carry_adder_32_bit_testbench"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk ripple_carry_adder_32_bit_testbench.v(6) " "Verilog HDL warning at ripple_carry_adder_32_bit_testbench.v(6): assignments to clk create a combinational loop" {  } { { "ripple_carry_adder_32_bit_testbench.v" "" { Text "/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder/ripple_carry_adder_32_bit_testbench.v" 6 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1633467774198 "|ripple_carry_adder_32_bit_testbench"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "slow_clk ripple_carry_adder_32_bit_testbench.v(10) " "Verilog HDL warning at ripple_carry_adder_32_bit_testbench.v(10): assignments to slow_clk create a combinational loop" {  } { { "ripple_carry_adder_32_bit_testbench.v" "" { Text "/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder/ripple_carry_adder_32_bit_testbench.v" 10 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1633467774198 "|ripple_carry_adder_32_bit_testbench"}
{ "Error" "EVRFX_VERI_1279_UNCONVERTED" "ripple_carry_adder_32_bit_testbench.v(33) " "Verilog HDL error at ripple_carry_adder_32_bit_testbench.v(33): multiple event control statements not supported for synthesis" {  } { { "ripple_carry_adder_32_bit_testbench.v" "" { Text "/home/ths943/engr-ece/cme/433_digital_systems_architecture/labs/lab2/ripple_carry_adder/ripple_carry_adder_32_bit_testbench.v" 33 0 0 } }  } 0 10856 "Verilog HDL error at %1!s!: multiple event control statements not supported for synthesis" 0 0 "Analysis & Synthesis" 0 -1 1633467774198 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633467774198 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "678 " "Peak virtual memory: 678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633467774303 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct  5 15:02:54 2021 " "Processing ended: Tue Oct  5 15:02:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633467774303 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633467774303 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633467774303 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633467774303 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633467774436 ""}
