Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sun Apr 11 20:15:51 2021
| Host         : alex-Lenovo-IdeaPad-S145-14IIL running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    79 |
|    Minimum number of control sets                        |    79 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   171 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    79 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    18 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    44 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             393 |          143 |
| Yes          | No                    | No                     |            1025 |          342 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             465 |          135 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                         Enable Signal                                        |                             Set/Reset Signal                            | Slice Load Count | Bel Load Count |
+--------------+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+
|  sys_clk     | uart1_tx_i_2_n_0                                                                             | uart1_tx_i_1_n_0                                                        |                1 |              1 |
|  sys_clk     | serial_tx_i_2_n_0                                                                            | serial_tx_i_1_n_0                                                       |                1 |              1 |
|  sys_clk     | VexRiscv/_zz_213_                                                                            | VexRiscv/dataCache_1_/reset0                                            |                1 |              3 |
|  sys_clk     | main_uart1_phy_tx_tick[0]                                                                    | uart1_tx0_out                                                           |                1 |              4 |
|  sys_clk     | main_basesoc_tx_tick[0]                                                                      | serial_tx1_out                                                          |                1 |              4 |
|  sys_clk     | main_rx_fifo_syncfifo_re                                                                     | main_int_rst                                                            |                1 |              4 |
|  sys_clk     | main_rx_fifo_wrport_we__0                                                                    | main_int_rst                                                            |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_state_reg_1                                          | main_int_rst                                                            |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_state_reg_2                                          | main_int_rst                                                            |                1 |              4 |
|  sys_clk     | main_uart1_phy_rx_tick[0]                                                                    | p_10_in                                                                 |                1 |              4 |
|  sys_clk     | main_basesoc_uart_tx_fifo_syncfifo_re                                                        | main_int_rst                                                            |                1 |              4 |
|  sys_clk     | VexRiscv/dataCache_1_/memory_to_writeBack_ENV_CTRL_reg[1][0]                                 | VexRiscv/dataCache_1_/reset0                                            |                1 |              4 |
|  sys_clk     | main_tx_fifo_syncfifo_re                                                                     | main_int_rst                                                            |                1 |              4 |
|  sys_clk     | main_basesoc_uart_rx_fifo_syncfifo_re                                                        | main_int_rst                                                            |                1 |              4 |
|  sys_clk     | main_basesoc_uart_rx_fifo_wrport_we__0                                                       | main_int_rst                                                            |                1 |              4 |
|  sys_clk     | main_basesoc_rx_tick[0]                                                                      | p_19_in                                                                 |                1 |              4 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/main_basesoc_uart_tx_fifo_readable_reg[0]                    | main_int_rst                                                            |                2 |              5 |
|  sys_clk     | main_basesoc_uart_rx_fifo_level0[4]_i_1_n_0                                                  | main_int_rst                                                            |                2 |              5 |
|  sys_clk     | main_rx_fifo_level0[4]_i_1_n_0                                                               | main_int_rst                                                            |                2 |              5 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/E[0]                                                         | main_int_rst                                                            |                2 |              5 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_255_                                                     |                                                                         |                1 |              5 |
|  sys_clk     |                                                                                              | VexRiscv/dataCache_1_/SR[0]                                             |                3 |              6 |
|  sys_clk     |                                                                                              | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_injector_decodeRemoved |                2 |              6 |
|  sys_clk     | main_basesoc_tx_data1_in0                                                                    |                                                                         |                1 |              7 |
|  sys_clk     | main_uart1_phy_tx_data1_in0                                                                  |                                                                         |                1 |              7 |
|  sys_clk     | VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[11]_i_2_n_0                              | VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[11]_i_1_n_0         |                2 |              7 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_12_                                                      | VexRiscv/IBusCachedPlugin_cache/_zz_13_                                 |                3 |              8 |
|  sys_clk     | main_basesoc_uart_tx_fifo_syncfifo_re                                                        |                                                                         |                2 |              8 |
|  sys_clk     | main_tx_fifo_syncfifo_re                                                                     |                                                                         |                2 |              8 |
|  sys_clk     | main_basesoc_uart_rx_fifo_syncfifo_re                                                        |                                                                         |                2 |              8 |
|  sys_clk     |                                                                                              | VexRiscv/IBusCachedPlugin_cache/builder_state_reg                       |                2 |              8 |
|  sys_clk     | main_basesoc_rx_data_rs232phyrx0_next_value_ce1                                              |                                                                         |                4 |              8 |
|  sys_clk     | main_uart1_phy_rx_data_rs232phyrx1_next_value_ce1                                            |                                                                         |                2 |              8 |
|  sys_clk     |                                                                                              | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[15]_0            |                3 |              8 |
|  sys_clk     | main_rx_fifo_syncfifo_re                                                                     |                                                                         |                2 |              8 |
|  sys_clk     | main_basesoc_uart_rx_fifo_wrport_we__0                                                       |                                                                         |                2 |             16 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_state_reg_2                                          |                                                                         |                2 |             16 |
|  sys_clk     | main_done                                                                                    | main_int_rst                                                            |                2 |             16 |
|  sys_clk     |                                                                                              | VexRiscv/IBusCachedPlugin_cache/SR[0]                                   |                3 |             16 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_state_reg_1                                          |                                                                         |                2 |             16 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_137__reg[11]_0[0]                                        | main_int_rst                                                            |                4 |             16 |
|  sys_clk     | main_rx_fifo_wrport_we__0                                                                    |                                                                         |                2 |             16 |
|  sys_clk     |                                                                                              | main_basesoc_tx_phase[31]_i_1_n_0                                       |                7 |             17 |
|  sys_clk     | builder_count[0]_i_2_n_0                                                                     | VexRiscv/IBusCachedPlugin_cache/main_int_rst_reg                        |                5 |             20 |
|  sys_clk     |                                                                                              | VexRiscv/dataCache_1_/reset0                                            |               11 |             22 |
|  sys_clk     |                                                                                              | main_uart1_phy_tx_phase[31]_i_1_n_0                                     |                8 |             22 |
|  sys_clk     |                                                                                              | main_count[0]_i_1_n_0                                                   |                6 |             22 |
|  sys_clk     | VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_i_1_n_0                              | VexRiscv/dataCache_1_/reset0                                            |                6 |             25 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_reg_0                                  |                                                                         |                8 |             27 |
|  sys_clk     | VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[20][0]                               |                                                                         |               10 |             30 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg                          | VexRiscv/dataCache_1_/reset0                                            |               13 |             30 |
|  sys_clk     |                                                                                              | main_uart1_phy_rx_phase[30]_i_1_n_0                                     |                8 |             30 |
|  sys_clk     | VexRiscv/dataCache_1_/E[0]                                                                   |                                                                         |                9 |             30 |
|  sys_clk     |                                                                                              | main_basesoc_rx_phase[30]_i_1_n_0                                       |                8 |             31 |
|  sys_clk     | VexRiscv/memory_DivPlugin_rs1[31]                                                            | VexRiscv/dataCache_1_/memory_DivPlugin_div_done_reg                     |                6 |             32 |
|  sys_clk     | VexRiscv/CsrPlugin_hadException                                                              |                                                                         |               10 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/memory_DivPlugin_div_done_reg_0[0]                                     |                                                                         |                8 |             32 |
|  sys_clk     | VexRiscv/memory_DivPlugin_div_result[31]_i_1_n_0                                             |                                                                         |                8 |             32 |
|  sys_clk     | main_basesoc_soccontroller_bus_errors                                                        | main_int_rst                                                            |                8 |             32 |
|  sys_clk     |                                                                                              | VexRiscv/IBusCachedPlugin_cache/builder_count_reg_13_sn_1               |               13 |             32 |
|  sys_clk     |                                                                                              | VexRiscv/IBusCachedPlugin_cache/builder_state_reg_0                     |               10 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_214__reg[2]_0[0]                                         | main_int_rst                                                            |                6 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_214__reg[2][0]                                           | main_int_rst                                                            |                6 |             32 |
|  sys_clk     |                                                                                              | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[15]_3            |               16 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/builder_csr_bankarray_interface2_bank_bus_dat_r[31]_i_1_0[0] | main_int_rst                                                            |                8 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/CsrPlugin_hadException_reg[0]                                          |                                                                         |               15 |             32 |
|  sys_clk     | VexRiscv/dataCache_1_/decode_to_execute_INSTRUCTION_reg[22][0]                               | VexRiscv/dataCache_1_/reset0                                            |               15 |             32 |
|  sys_clk     | main_basesoc_timer_update_value_re                                                           | main_int_rst                                                            |               10 |             32 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr         |                                                                         |               19 |             35 |
|  sys_clk     | VexRiscv/dataCache_1_/writeBack_arbitration_isValid_reg_2[0]                                 |                                                                         |               20 |             37 |
|  sys_clk     |                                                                                              |                                                                         |               24 |             42 |
|  sys_clk     | VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0                                             | VexRiscv/dataCache_1_/reset0                                            |               17 |             42 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/p_77_in                                                      |                                                                         |               20 |             64 |
|  sys_clk     | VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready                                               |                                                                         |               20 |             68 |
|  sys_clk     | VexRiscv/_zz_133_[2]_i_1_n_0                                                                 |                                                                         |               17 |             68 |
|  sys_clk     | VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0                                             |                                                                         |               25 |            101 |
|  sys_clk     |                                                                                              | main_int_rst                                                            |               43 |            109 |
|  sys_clk     | VexRiscv/dataCache_1_/writeBack_arbitration_isValid_reg                                      |                                                                         |               59 |            152 |
|  sys_clk     | VexRiscv/dataCache_1_/memory_DivPlugin_div_done_reg                                          |                                                                         |               77 |            218 |
+--------------+----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------------+----------------+


