//  Catapult University Version 2011a.126 (Production Release) Wed Aug  8 00:52:07 PDT 2012
//  
//  Copyright (c) Calypto Design Systems, Inc., 1996-2012, All Rights Reserved.
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF CALYPTO DESIGN SYSTEMS OR ITS LICENSORS
//  
//  Running on Windows 7 gsp14@EEWS104A-018 Service Pack 1 6.01.7601 i686
//  
//  Package information: SIFLIBS v17.0_1.1, HLS_PKGS v17.0_1.1, 
//                       DesignPad v2.78_0.0
//  
//  This version may only be used for academic purposes.  Some optimizations 
//  are disabled, so results obtained from this version may be sub-optimal.
//  
//  Start time Fri Mar 18 14:41:55 2016
# -------------------------------------------------
# Logging session transcript to file "C:\Users\gsp14\AppData\Local\Temp\log7108242a14c.0"
project load H:/EIE-1stYear-project-FPGA/prj2/catapult_proj/sobel_filter/sobel_filter.ccs
# Moving session transcript to file "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter\catapult.log"
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\ccs_altera\Altera_accel_CycloneIII.lib' [Altera_accel_CycloneIII]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\psr2010a_up2\mgc_Altera-Cyclone-III-6_beh_psr.lib' [mgc_Altera-Cyclone-III-6_beh_psr]... (LIB-49)
go compile
directive set /mean_vga/core/main/FRAME -UNROLL no
# Info: Branching solution 'mean_vga.v8' at state 'compile' (PRJ-2)
# /mean_vga/core/main/FRAME/UNROLL no
go allocate
# Info: Starting transformation 'architect' on solution 'mean_vga.v8' (SOL-8)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(34): Loop '/mean_vga/core/SHIFT' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(90): Loop '/mean_vga/core/ACC1' is being fully unrolled (3 times). (LOOP-7)
# $MGC_HOME/shared/include/math/mgc_ac_math.h(262): Loop '/mean_vga/core/sqrt:for' is being fully unrolled (17 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2279, Real ops = 561, Vars = 53) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1564, Real ops = 242, Vars = 159) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1373, Real ops = 223, Vars = 165) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1373, Real ops = 223, Vars = 165) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1265, Real ops = 201, Vars = 168) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(62): Loop '/mean_vga/core/FRAME' is left rolled. (LOOP-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 1265, Real ops = 201, Vars = 173) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1243, Real ops = 201, Vars = 179) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1241, Real ops = 201, Vars = 168) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1241, Real ops = 201, Vars = 173) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1241, Real ops = 201, Vars = 168) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1241, Real ops = 201, Vars = 173) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1237, Real ops = 201, Vars = 176) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1237, Real ops = 201, Vars = 171) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1243, Real ops = 221, Vars = 165) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1243, Real ops = 221, Vars = 170) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1243, Real ops = 221, Vars = 165) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1243, Real ops = 221, Vars = 170) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 90). (MEM-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 1243, Real ops = 221, Vars = 170) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1243, Real ops = 221, Vars = 165) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1243, Real ops = 221, Vars = 165) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1243, Real ops = 221, Vars = 170) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1240, Real ops = 221, Vars = 174) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1239, Real ops = 221, Vars = 170) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1248, Real ops = 256, Vars = 165) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1248, Real ops = 256, Vars = 170) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1248, Real ops = 256, Vars = 165) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1248, Real ops = 256, Vars = 170) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1251, Real ops = 256, Vars = 166) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1250, Real ops = 256, Vars = 166) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2768, Real ops = 369, Vars = 1074) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1238, Real ops = 366, Vars = 152) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1237, Real ops = 366, Vars = 151) (SOL-10)
# Design 'mean_vga' contains '534' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v8': elapsed time 25.97 seconds, memory usage 205412kB, peak memory usage 218764kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v8' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Prescheduled LOOP 'main' (3 c-steps) (SCHD-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Prescheduled SEQUENTIAL 'core' (total length 3 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 307201, Area (Datapath, Register, Total) = 5856.62, 0.00, 5856.62 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'main': Latency = 307201, Area (Datapath, Register, Total) = 5855.88, 0.00, 5855.88 (CRAAS-10)
# Info: Optimized LOOP 'main': Latency = 307201, Area (Datapath, Register, Total) = 5751.47, 0.00, 5751.47 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 307201, Area (Datapath, Register, Total) = 5751.47, 0.00, 5751.47 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'mean_vga.v8': elapsed time 10.69 seconds, memory usage 207772kB, peak memory usage 218764kB (SOL-9)
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../sobel_filter_source/blur_sob.c} -updated
# Info: Branching solution 'solution.v6' at state 'new' (PRJ-2)
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v6' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.cpp} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Warning: $PROJECT_HOME/../sobel_filter_source/bmp_io_sob.cpp(1699): $PROJECT_HOME/../sobel_filter_source/bmp_io_sob.cpp(1699): variable "garray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.cpp"
# Warning: $PROJECT_HOME/../sobel_filter_source/bmp_io_sob.cpp(1700): $PROJECT_HOME/../sobel_filter_source/bmp_io_sob.cpp(1700): variable "barray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.cpp"
# Warning: $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(262): $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(262): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp"
# Warning: $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(263): $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(263): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp"
# Warning: $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(264): $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(264): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp"
# Warning: $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(265): $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(265): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp"
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(48): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v6': elapsed time 3.73 seconds, memory usage 226200kB, peak memory usage 367380kB (SOL-9)
directive set -CLOCKS {clk {-CLOCK_PERIOD 20.0 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 10.00 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND async -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME en -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 20.0 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 10.0 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME arst_n -RESET_KIND async -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_NAME en -ENABLE_ACTIVE high}}
go compile
# Info: Starting transformation 'compile' on solution 'solution.v6' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(13): Inlining member function 'shift_class<ac_int<90, false>, 3>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(32): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $MGC_HOME/shared/include/math/mgc_ac_math.h(244): Inlining routine 'sqrt' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Inout port 'vout' is only used as an output. (OPT-11)
# Info: Optimizing partition '/mean_vga': (Total ops = 589, Real ops = 132, Vars = 145) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 589, Real ops = 132, Vars = 143) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 586, Real ops = 130, Vars = 144) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 586, Real ops = 130, Vars = 146) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 586, Real ops = 130, Vars = 146) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 586, Real ops = 130, Vars = 144) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 541, Real ops = 129, Vars = 117) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 524, Real ops = 129, Vars = 116) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 524, Real ops = 129, Vars = 116) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 524, Real ops = 129, Vars = 118) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 524, Real ops = 129, Vars = 118) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 570, Real ops = 144, Vars = 191) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 849, Real ops = 123, Vars = 54) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 849, Real ops = 123, Vars = 56) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 839, Real ops = 123, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 839, Real ops = 123, Vars = 55) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 839, Real ops = 123, Vars = 57) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 839, Real ops = 123, Vars = 55) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 839, Real ops = 123, Vars = 57) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 839, Real ops = 123, Vars = 57) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 839, Real ops = 123, Vars = 55) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(69): Loop '/mean_vga/core/RESET' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(90): Loop '/mean_vga/core/ACC1' iterated at most 3 times. (LOOP-2)
# $MGC_HOME/shared/include/math/mgc_ac_math.h(262): Loop '/mean_vga/core/sqrt:for' iterated at most 17 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(62): Loop '/mean_vga/core/FRAME' iterated at most 307200 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(70): Detected constant initialization of array 'r', optimizing loop 'RESET' (LOOP-12)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(71): Detected constant initialization of array 'g', optimizing loop 'RESET' (LOOP-12)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(72): Detected constant initialization of array 'b', optimizing loop 'RESET' (LOOP-12)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(73): Detected constant initialization of array 'gr', optimizing loop 'RESET' (LOOP-12)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 582, Real ops = 114, Vars = 64) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 451, Real ops = 96, Vars = 53) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 449, Real ops = 96, Vars = 53) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 449, Real ops = 96, Vars = 55) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 445, Real ops = 96, Vars = 57) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 444, Real ops = 96, Vars = 53) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 444, Real ops = 96, Vars = 55) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 444, Real ops = 96, Vars = 53) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 444, Real ops = 96, Vars = 55) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'mean_vga.v9': elapsed time 6.02 seconds, memory usage 235316kB, peak memory usage 367380kB (SOL-9)
go allocate
# Info: Starting transformation 'architect' on solution 'mean_vga.v9' (SOL-8)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(34): Loop '/mean_vga/core/SHIFT' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(90): Loop '/mean_vga/core/ACC1' is being fully unrolled (3 times). (LOOP-7)
# $MGC_HOME/shared/include/math/mgc_ac_math.h(262): Loop '/mean_vga/core/sqrt:for' is being fully unrolled (17 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2279, Real ops = 561, Vars = 53) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1564, Real ops = 242, Vars = 159) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1373, Real ops = 223, Vars = 165) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1373, Real ops = 223, Vars = 165) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1265, Real ops = 201, Vars = 168) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(62): Loop '/mean_vga/core/FRAME' is left rolled. (LOOP-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 1265, Real ops = 201, Vars = 173) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1243, Real ops = 201, Vars = 179) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1241, Real ops = 201, Vars = 168) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1241, Real ops = 201, Vars = 173) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1241, Real ops = 201, Vars = 168) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1241, Real ops = 201, Vars = 173) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1237, Real ops = 201, Vars = 176) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1237, Real ops = 201, Vars = 171) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1243, Real ops = 221, Vars = 165) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1243, Real ops = 221, Vars = 170) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1243, Real ops = 221, Vars = 165) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1243, Real ops = 221, Vars = 170) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 90). (MEM-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 1243, Real ops = 221, Vars = 170) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1243, Real ops = 221, Vars = 165) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1243, Real ops = 221, Vars = 165) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1243, Real ops = 221, Vars = 170) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1240, Real ops = 221, Vars = 174) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1239, Real ops = 221, Vars = 170) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1248, Real ops = 256, Vars = 165) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1248, Real ops = 256, Vars = 170) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1248, Real ops = 256, Vars = 165) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1248, Real ops = 256, Vars = 170) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1251, Real ops = 256, Vars = 166) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1250, Real ops = 256, Vars = 166) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2768, Real ops = 369, Vars = 1074) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1238, Real ops = 366, Vars = 152) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1237, Real ops = 366, Vars = 151) (SOL-10)
# Design 'mean_vga' contains '534' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v9': elapsed time 26.88 seconds, memory usage 236656kB, peak memory usage 367380kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v9' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Prescheduled LOOP 'main' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Prescheduled SEQUENTIAL 'core' (total length 5 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 307203, Area (Datapath, Register, Total) = 5856.62, 0.00, 5856.62 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'main': Latency = 307203, Area (Datapath, Register, Total) = 5855.88, 0.00, 5855.88 (CRAAS-10)
# Info: Optimized LOOP 'main': Latency = 307203, Area (Datapath, Register, Total) = 5751.47, 0.00, 5751.47 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 307203, Area (Datapath, Register, Total) = 5751.47, 0.00, 5751.47 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'mean_vga.v9': elapsed time 11.39 seconds, memory usage 244836kB, peak memory usage 367380kB (SOL-9)
go extract
# Info: Starting transformation 'schedule' on solution 'mean_vga.v9' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'vout:rsc' (SCHD-15)
# Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
# Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 1914, Real ops = 535, Vars = 535) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1904, Real ops = 534, Vars = 527) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1899, Real ops = 534, Vars = 522) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1707, Real ops = 446, Vars = 509) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1703, Real ops = 446, Vars = 505) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1717, Real ops = 446, Vars = 517) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1708, Real ops = 446, Vars = 510) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1703, Real ops = 446, Vars = 505) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1717, Real ops = 446, Vars = 517) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1708, Real ops = 446, Vars = 510) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.vhdl' (NET-4)
# Info: Completed transformation 'schedule' on solution 'mean_vga.v9': elapsed time 7.46 seconds, memory usage 289936kB, peak memory usage 367380kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'mean_vga.v9' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 2387, Real ops = 520, Vars = 2369) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2378, Real ops = 520, Vars = 2362) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 2915, Real ops = 614, Vars = 238) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2906, Real ops = 614, Vars = 231) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1534, Real ops = 513, Vars = 229) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1525, Real ops = 513, Vars = 222) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1528, Real ops = 510, Vars = 226) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1519, Real ops = 510, Vars = 219) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1519, Real ops = 510, Vars = 219) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1528, Real ops = 510, Vars = 226) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1528, Real ops = 510, Vars = 226) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1519, Real ops = 510, Vars = 219) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1528, Real ops = 510, Vars = 226) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1519, Real ops = 510, Vars = 219) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'mean_vga.v9': elapsed time 3.96 seconds, memory usage 291508kB, peak memory usage 367380kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'mean_vga.v9' (SOL-8)
# Warning: Reassigned operation ACC1-1:if:acc#2:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,1,12,1,13) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,1,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1:if:acc#81:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) (ASG-1)
# Warning: Reassigned operation ACC1:if#2:acc#74:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) (ASG-1)
# Warning: Reassigned operation ACC1:if:acc#84:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7) (ASG-1)
# Warning: Reassigned operation ACC1:if:acc#85:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,1,9,1,11) (ASG-1)
# Warning: Reassigned operation ACC1:if#2:acc#75:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,1,10,1,11) (ASG-1)
# Warning: Reassigned operation ACC1-3:acc#13:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-1:acc#13:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-3:acc#8:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1750, Real ops = 556, Vars = 1747) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1741, Real ops = 556, Vars = 1740) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1536, Real ops = 535, Vars = 228) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1527, Real ops = 535, Vars = 221) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1538, Real ops = 536, Vars = 224) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1529, Real ops = 536, Vars = 217) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1538, Real ops = 536, Vars = 224) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1529, Real ops = 536, Vars = 217) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1538, Real ops = 536, Vars = 224) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1529, Real ops = 536, Vars = 217) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1528, Real ops = 535, Vars = 217) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1527, Real ops = 535, Vars = 215) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1536, Real ops = 535, Vars = 222) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1536, Real ops = 535, Vars = 222) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1527, Real ops = 535, Vars = 215) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1536, Real ops = 535, Vars = 222) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1527, Real ops = 535, Vars = 215) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1668, Real ops = 553, Vars = 1665) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1659, Real ops = 553, Vars = 1658) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1668, Real ops = 553, Vars = 1665) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1659, Real ops = 553, Vars = 1658) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 1668, Real ops = 553, Vars = 1665) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1659, Real ops = 553, Vars = 1658) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1529, Real ops = 535, Vars = 225) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1520, Real ops = 535, Vars = 218) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1529, Real ops = 535, Vars = 222) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1520, Real ops = 535, Vars = 215) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1529, Real ops = 535, Vars = 222) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1520, Real ops = 535, Vars = 215) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.vhdl' (NET-4)
# generate concat
# order file name is: rtl.vhdl_order.txt
# Add dependent file: ./rtl_funcs.vhd
# Add dependent file: ./rtl_mux_pkg.vhdl
# Add dependent file: ./rtl_mgc_ioport.vhd
# Add dependent file: ./rtl.vhdl
# Finished writing concatenated file: H:/EIE-1stYear-project-FPGA/prj2/catapult_proj/sobel_filter/sobel_filter/mean_vga.v9/concat_rtl.vhdl
# Synthesis timing script written to file './rtl.vhdl.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.vhdl.psr'
# Info: Completed transformation 'extract' on solution 'mean_vga.v9': elapsed time 18.72 seconds, memory usage 293724kB, peak memory usage 367380kB (SOL-9)
options set Output OutputVHDL false
# false
options set Output OutputVerilog true
# true
options save
# Saving options to registry.
# File '$PROJECT_HOME/../sobel_filter_source/blur_sob.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../sobel_filter_source/blur_sob.c} -updated
# Info: Branching solution 'solution.v6' at state 'new' (PRJ-2)
go extract
# Info: Starting transformation 'analyze' on solution 'solution.v6' (SOL-8)
# Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.cpp} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Warning: $PROJECT_HOME/../sobel_filter_source/bmp_io_sob.cpp(1699): $PROJECT_HOME/../sobel_filter_source/bmp_io_sob.cpp(1699): variable "garray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.cpp"
# Warning: $PROJECT_HOME/../sobel_filter_source/bmp_io_sob.cpp(1700): $PROJECT_HOME/../sobel_filter_source/bmp_io_sob.cpp(1700): variable "barray" is used before its value is set (CRD-549)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.cpp"
# Warning: $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(262): $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(262): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp"
# Warning: $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(263): $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(263): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp"
# Warning: $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(264): $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(264): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp"
# Warning: $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(265): $PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(265): nested comment is not allowed (CRD-9)
# Warning:           detected during compilation of secondary translation unit "H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp"
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(48): Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v6': elapsed time 3.56 seconds, memory usage 303068kB, peak memory usage 441192kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v6' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Found top design routine 'mean_vga' specified by directive (CIN-52)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Synthesizing routine 'mean_vga' (CIN-13)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Inlining routine 'mean_vga' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(13): Inlining member function 'shift_class<ac_int<90, false>, 3>::shift_class' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(32): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator<<' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(48): Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
# $MGC_HOME/shared/include/math/mgc_ac_math.h(244): Inlining routine 'sqrt' (CIN-14)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Optimizing block '/mean_vga' ... (CIN-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Inout port 'vout' is only used as an output. (OPT-11)
# Info: Optimizing partition '/mean_vga': (Total ops = 589, Real ops = 132, Vars = 145) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 589, Real ops = 132, Vars = 143) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 586, Real ops = 130, Vars = 144) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 586, Real ops = 130, Vars = 146) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 586, Real ops = 130, Vars = 146) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 586, Real ops = 130, Vars = 144) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 541, Real ops = 129, Vars = 117) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 524, Real ops = 129, Vars = 116) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 524, Real ops = 129, Vars = 116) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 524, Real ops = 129, Vars = 118) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 524, Real ops = 129, Vars = 118) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 570, Real ops = 144, Vars = 191) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 849, Real ops = 123, Vars = 54) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 849, Real ops = 123, Vars = 56) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 839, Real ops = 123, Vars = 70) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 839, Real ops = 123, Vars = 55) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 839, Real ops = 123, Vars = 57) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 839, Real ops = 123, Vars = 55) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 839, Real ops = 123, Vars = 57) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 839, Real ops = 123, Vars = 57) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 839, Real ops = 123, Vars = 55) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(69): Loop '/mean_vga/core/RESET' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(34): Loop '/mean_vga/core/SHIFT' iterated at most 3 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(90): Loop '/mean_vga/core/ACC1' iterated at most 3 times. (LOOP-2)
# $MGC_HOME/shared/include/math/mgc_ac_math.h(262): Loop '/mean_vga/core/sqrt:for' iterated at most 17 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(62): Loop '/mean_vga/core/FRAME' iterated at most 307200 times. (LOOP-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(70): Detected constant initialization of array 'r', optimizing loop 'RESET' (LOOP-12)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(71): Detected constant initialization of array 'g', optimizing loop 'RESET' (LOOP-12)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(72): Detected constant initialization of array 'b', optimizing loop 'RESET' (LOOP-12)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(73): Detected constant initialization of array 'gr', optimizing loop 'RESET' (LOOP-12)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 582, Real ops = 114, Vars = 64) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 451, Real ops = 96, Vars = 53) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 449, Real ops = 96, Vars = 53) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 449, Real ops = 96, Vars = 55) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 445, Real ops = 96, Vars = 57) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 444, Real ops = 96, Vars = 53) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 444, Real ops = 96, Vars = 55) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 444, Real ops = 96, Vars = 53) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 444, Real ops = 96, Vars = 55) (SOL-10)
# Design 'mean_vga' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'mean_vga.v10': elapsed time 6.52 seconds, memory usage 308580kB, peak memory usage 441192kB (SOL-9)
# Info: Starting transformation 'architect' on solution 'mean_vga.v10' (SOL-8)
# $PROJECT_HOME/../sobel_filter_source/shift_class_sob.h(34): Loop '/mean_vga/core/SHIFT' is being fully unrolled (3 times). (LOOP-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(90): Loop '/mean_vga/core/ACC1' is being fully unrolled (3 times). (LOOP-7)
# $MGC_HOME/shared/include/math/mgc_ac_math.h(262): Loop '/mean_vga/core/sqrt:for' is being fully unrolled (17 times). (LOOP-7)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2279, Real ops = 561, Vars = 53) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1564, Real ops = 242, Vars = 159) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1373, Real ops = 223, Vars = 165) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1373, Real ops = 223, Vars = 165) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1265, Real ops = 201, Vars = 168) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(62): Loop '/mean_vga/core/FRAME' is left rolled. (LOOP-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 1265, Real ops = 201, Vars = 173) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1243, Real ops = 201, Vars = 179) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1241, Real ops = 201, Vars = 168) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1241, Real ops = 201, Vars = 173) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1241, Real ops = 201, Vars = 168) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1241, Real ops = 201, Vars = 173) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1237, Real ops = 201, Vars = 176) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1237, Real ops = 201, Vars = 171) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1243, Real ops = 221, Vars = 165) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1243, Real ops = 221, Vars = 170) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1243, Real ops = 221, Vars = 165) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1243, Real ops = 221, Vars = 170) (SOL-10)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 90). (MEM-2)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# Info: Optimizing partition '/mean_vga': (Total ops = 1243, Real ops = 221, Vars = 170) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1243, Real ops = 221, Vars = 165) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1243, Real ops = 221, Vars = 165) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1243, Real ops = 221, Vars = 170) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1240, Real ops = 221, Vars = 174) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1239, Real ops = 221, Vars = 170) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1248, Real ops = 256, Vars = 165) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1248, Real ops = 256, Vars = 170) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1248, Real ops = 256, Vars = 165) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1248, Real ops = 256, Vars = 170) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1251, Real ops = 256, Vars = 166) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1250, Real ops = 256, Vars = 166) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 2768, Real ops = 369, Vars = 1074) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1238, Real ops = 366, Vars = 152) (SOL-10)
# Info: Optimizing partition '/mean_vga/core': (Total ops = 1237, Real ops = 366, Vars = 151) (SOL-10)
# Design 'mean_vga' contains '534' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'mean_vga.v10': elapsed time 29.34 seconds, memory usage 308312kB, peak memory usage 441192kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'mean_vga.v10' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Prescheduled LOOP 'main' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../sobel_filter_source/blur_sob.c(49): Prescheduled SEQUENTIAL 'core' (total length 5 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 307203, Area (Datapath, Register, Total) = 5856.62, 0.00, 5856.62 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'main': Latency = 307203, Area (Datapath, Register, Total) = 5855.88, 0.00, 5855.88 (CRAAS-10)
# Info: Optimized LOOP 'main': Latency = 307203, Area (Datapath, Register, Total) = 5751.47, 0.00, 5751.47 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 307203, Area (Datapath, Register, Total) = 5751.47, 0.00, 5751.47 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'mean_vga.v10': elapsed time 12.32 seconds, memory usage 308620kB, peak memory usage 441192kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'mean_vga.v10' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'vout:rsc' (SCHD-15)
# Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
# Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/mean_vga': (Total ops = 1914, Real ops = 535, Vars = 535) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1904, Real ops = 534, Vars = 527) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1899, Real ops = 534, Vars = 522) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1707, Real ops = 446, Vars = 509) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1703, Real ops = 446, Vars = 505) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1717, Real ops = 446, Vars = 517) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1708, Real ops = 446, Vars = 510) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1703, Real ops = 446, Vars = 505) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1717, Real ops = 446, Vars = 517) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1708, Real ops = 446, Vars = 510) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'mean_vga.v10': elapsed time 7.08 seconds, memory usage 319304kB, peak memory usage 441192kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'mean_vga.v10' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 2387, Real ops = 520, Vars = 2369) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2378, Real ops = 520, Vars = 2362) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 2915, Real ops = 614, Vars = 238) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2906, Real ops = 614, Vars = 231) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1534, Real ops = 513, Vars = 229) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1525, Real ops = 513, Vars = 222) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1528, Real ops = 510, Vars = 226) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1519, Real ops = 510, Vars = 219) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1519, Real ops = 510, Vars = 219) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1528, Real ops = 510, Vars = 226) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1528, Real ops = 510, Vars = 226) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1519, Real ops = 510, Vars = 219) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1528, Real ops = 510, Vars = 226) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1519, Real ops = 510, Vars = 219) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'mean_vga.v10': elapsed time 4.20 seconds, memory usage 321524kB, peak memory usage 441192kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'mean_vga.v10' (SOL-8)
# Warning: Reassigned operation ACC1-1:if:acc#2:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,1,12,1,13) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,1,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1:if:acc#81:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) (ASG-1)
# Warning: Reassigned operation ACC1:if#2:acc#74:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) (ASG-1)
# Warning: Reassigned operation ACC1:if:acc#84:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7) (ASG-1)
# Warning: Reassigned operation ACC1:if:acc#85:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,1,9,1,11) (ASG-1)
# Warning: Reassigned operation ACC1:if#2:acc#75:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,1,10,1,11) (ASG-1)
# Warning: Reassigned operation ACC1-3:acc#13:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-1:acc#13:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Warning: Reassigned operation ACC1-3:acc#8:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
# Info: Optimizing partition '/mean_vga': (Total ops = 1750, Real ops = 556, Vars = 1747) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1741, Real ops = 556, Vars = 1740) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1536, Real ops = 535, Vars = 228) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1527, Real ops = 535, Vars = 221) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1538, Real ops = 536, Vars = 224) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1529, Real ops = 536, Vars = 217) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1538, Real ops = 536, Vars = 224) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1529, Real ops = 536, Vars = 217) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1538, Real ops = 536, Vars = 224) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1529, Real ops = 536, Vars = 217) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1528, Real ops = 535, Vars = 217) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1527, Real ops = 535, Vars = 215) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1536, Real ops = 535, Vars = 222) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1536, Real ops = 535, Vars = 222) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1527, Real ops = 535, Vars = 215) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1536, Real ops = 535, Vars = 222) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1527, Real ops = 535, Vars = 215) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1668, Real ops = 553, Vars = 1665) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1659, Real ops = 553, Vars = 1658) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1668, Real ops = 553, Vars = 1665) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1659, Real ops = 553, Vars = 1658) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/mean_vga': (Total ops = 1668, Real ops = 553, Vars = 1665) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1659, Real ops = 553, Vars = 1658) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1529, Real ops = 535, Vars = 225) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1520, Real ops = 535, Vars = 218) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1529, Real ops = 535, Vars = 222) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1520, Real ops = 535, Vars = 215) (SOL-10)
# Info: Optimizing partition '/mean_vga': (Total ops = 1529, Real ops = 535, Vars = 222) (SOL-10)
# Info: Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1520, Real ops = 535, Vars = 215) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: H:/EIE-1stYear-project-FPGA/prj2/catapult_proj/sobel_filter/sobel_filter/mean_vga.v10/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'mean_vga.v10': elapsed time 19.24 seconds, memory usage 325064kB, peak memory usage 441192kB (SOL-9)
project save
# Saving project file 'H:/EIE-1stYear-project-FPGA/prj2/catapult_proj/sobel_filter/sobel_filter.ccs'. (PRJ-5)
quit -f
