{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644492785198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644492785198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 10 13:33:05 2022 " "Processing started: Thu Feb 10 13:33:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644492785198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644492785198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644492785198 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644492785560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644492785560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/alu/shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/alu/shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../hdl/ALU/shifter.v" "" { Text "G:/VP/hdl/ALU/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644492793253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644492793253 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "tsb.v(12) " "Verilog HDL warning at tsb.v(12): extended using \"x\" or \"z\"" {  } { { "../hdl/regFile/tsb.v" "" { Text "G:/VP/hdl/regFile/tsb.v" 12 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1644492793253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/regfile/tsb.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/regfile/tsb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tsb " "Found entity 1: tsb" {  } { { "../hdl/regFile/tsb.v" "" { Text "G:/VP/hdl/regFile/tsb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644492793253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644492793253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/regfile/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/regfile/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "../hdl/regFile/regFile.v" "" { Text "G:/VP/hdl/regFile/regFile.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644492793253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644492793253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/regfile/reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/regfile/reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 regGen " "Found entity 1: regGen" {  } { { "../hdl/regFile/reg.v" "" { Text "G:/VP/hdl/regFile/reg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644492793268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644492793268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/regfile/dcd3x8.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/regfile/dcd3x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dcd3x8 " "Found entity 1: dcd3x8" {  } { { "../hdl/regFile/dcd3x8.v" "" { Text "G:/VP/hdl/regFile/dcd3x8.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644492793268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644492793268 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ram.v(21) " "Verilog HDL information at ram.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/Mem/ram.v" "" { Text "G:/VP/hdl/Mem/ram.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1644492793268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/mem/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/mem/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../hdl/Mem/ram.v" "" { Text "G:/VP/hdl/Mem/ram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644492793268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644492793268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/mem/irom.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/mem/irom.v" { { "Info" "ISGN_ENTITY_NAME" "1 irom " "Found entity 1: irom" {  } { { "../hdl/Mem/irom.v" "" { Text "G:/VP/hdl/Mem/irom.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644492793268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644492793268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/mem/ctr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/mem/ctr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctr_tb " "Found entity 1: ctr_tb" {  } { { "../hdl/Mem/ctr_tb.v" "" { Text "G:/VP/hdl/Mem/ctr_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644492793268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644492793268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/mem/ctr.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/mem/ctr.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctr " "Found entity 1: ctr" {  } { { "../hdl/Mem/ctr.v" "" { Text "G:/VP/hdl/Mem/ctr.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644492793268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644492793268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/alu/fa.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/alu/fa.v" { { "Info" "ISGN_ENTITY_NAME" "1 FA " "Found entity 1: FA" {  } { { "../hdl/ALU/FA.v" "" { Text "G:/VP/hdl/ALU/FA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644492793268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644492793268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/alu/alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/alu/alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "../hdl/ALU/ALU_tb.v" "" { Text "G:/VP/hdl/ALU/ALU_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644492793268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644492793268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../hdl/ALU/ALU.v" "" { Text "G:/VP/hdl/ALU/ALU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644492793268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644492793268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/topproc.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/topproc.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644492793268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644492793268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/jmpctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/jmpctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 jmpCtrl " "Found entity 1: jmpCtrl" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644492793268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644492793268 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "NOT ../hdl/ALU/ALU.v 21 ctrlUnit.v(68) " "Verilog HDL macro warning at ctrlUnit.v(68): overriding existing definition for macro \"NOT\", which was defined in \"../hdl/ALU/ALU.v\", line 21" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 68 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1644492793268 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "SLL ../hdl/ALU/ALU.v 28 ctrlUnit.v(73) " "Verilog HDL macro warning at ctrlUnit.v(73): overriding existing definition for macro \"SLL\", which was defined in \"../hdl/ALU/ALU.v\", line 28" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 73 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1644492793268 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "SRL ../hdl/ALU/ALU.v 29 ctrlUnit.v(74) " "Verilog HDL macro warning at ctrlUnit.v(74): overriding existing definition for macro \"SRL\", which was defined in \"../hdl/ALU/ALU.v\", line 29" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 74 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1644492793268 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "AND ../hdl/ALU/ALU.v 22 ctrlUnit.v(83) " "Verilog HDL macro warning at ctrlUnit.v(83): overriding existing definition for macro \"AND\", which was defined in \"../hdl/ALU/ALU.v\", line 22" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 83 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1644492793268 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "OR ../hdl/ALU/ALU.v 23 ctrlUnit.v(84) " "Verilog HDL macro warning at ctrlUnit.v(84): overriding existing definition for macro \"OR\", which was defined in \"../hdl/ALU/ALU.v\", line 23" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 84 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1644492793268 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "XOR ../hdl/ALU/ALU.v 24 ctrlUnit.v(85) " "Verilog HDL macro warning at ctrlUnit.v(85): overriding existing definition for macro \"XOR\", which was defined in \"../hdl/ALU/ALU.v\", line 24" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 85 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1644492793268 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "XNOR ../hdl/ALU/ALU.v 25 ctrlUnit.v(86) " "Verilog HDL macro warning at ctrlUnit.v(86): overriding existing definition for macro \"XNOR\", which was defined in \"../hdl/ALU/ALU.v\", line 25" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 86 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1644492793268 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "NOR ../hdl/ALU/ALU.v 26 ctrlUnit.v(87) " "Verilog HDL macro warning at ctrlUnit.v(87): overriding existing definition for macro \"NOR\", which was defined in \"../hdl/ALU/ALU.v\", line 26" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 87 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1644492793268 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "NAND ../hdl/ALU/ALU.v 27 ctrlUnit.v(88) " "Verilog HDL macro warning at ctrlUnit.v(88): overriding existing definition for macro \"NAND\", which was defined in \"../hdl/ALU/ALU.v\", line 27" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 88 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1644492793268 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ADD ../hdl/ALU/ALU.v 30 ctrlUnit.v(89) " "Verilog HDL macro warning at ctrlUnit.v(89): overriding existing definition for macro \"ADD\", which was defined in \"../hdl/ALU/ALU.v\", line 30" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 89 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1644492793268 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "SUB ../hdl/ALU/ALU.v 31 ctrlUnit.v(90) " "Verilog HDL macro warning at ctrlUnit.v(90): overriding existing definition for macro \"SUB\", which was defined in \"../hdl/ALU/ALU.v\", line 31" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 90 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1644492793268 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "MUL ../hdl/ALU/ALU.v 32 ctrlUnit.v(91) " "Verilog HDL macro warning at ctrlUnit.v(91): overriding existing definition for macro \"MUL\", which was defined in \"../hdl/ALU/ALU.v\", line 32" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 91 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1644492793268 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DIV ../hdl/ALU/ALU.v 33 ctrlUnit.v(92) " "Verilog HDL macro warning at ctrlUnit.v(92): overriding existing definition for macro \"DIV\", which was defined in \"../hdl/ALU/ALU.v\", line 33" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 92 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1644492793268 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ctrlUnit.v(136) " "Verilog HDL information at ctrlUnit.v(136): always construct contains both blocking and non-blocking assignments" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 136 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1644492793284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vp/hdl/ctrlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /vp/hdl/ctrlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Found entity 1: ctrl" {  } { { "../hdl/ctrlUnit.v" "" { Text "G:/VP/hdl/ctrlUnit.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644492793284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644492793284 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644492793315 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memOut topProc.v(32) " "Verilog HDL warning at topProc.v(32): object memOut used but never assigned" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 32 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1644492793315 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memOut 0 topProc.v(32) " "Net \"memOut\" at topProc.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644492793315 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctr ctr:ProgCtr " "Elaborating entity \"ctr\" for hierarchy \"ctr:ProgCtr\"" {  } { { "../hdl/topProc.v" "ProgCtr" { Text "G:/VP/hdl/topProc.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644492793315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctr ctr:stkCtr " "Elaborating entity \"ctr\" for hierarchy \"ctr:stkCtr\"" {  } { { "../hdl/topProc.v" "stkCtr" { Text "G:/VP/hdl/topProc.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644492793315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irom irom:instRom " "Elaborating entity \"irom\" for hierarchy \"irom:instRom\"" {  } { { "../hdl/topProc.v" "instRom" { Text "G:/VP/hdl/topProc.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644492793315 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rom irom.v(9) " "Verilog HDL warning at irom.v(9): object rom used but never assigned" {  } { { "../hdl/Mem/irom.v" "" { Text "G:/VP/hdl/Mem/irom.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1644492793315 "|top|irom:instRom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:ctrl " "Elaborating entity \"ctrl\" for hierarchy \"ctrl:ctrl\"" {  } { { "../hdl/topProc.v" "ctrl" { Text "G:/VP/hdl/topProc.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644492793315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile regFile:regFile " "Elaborating entity \"regFile\" for hierarchy \"regFile:regFile\"" {  } { { "../hdl/topProc.v" "regFile" { Text "G:/VP/hdl/topProc.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644492793348 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regFile.v(23) " "Verilog HDL Always Construct warning at regFile.v(23): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../hdl/regFile/regFile.v" "" { Text "G:/VP/hdl/regFile/regFile.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1644492793348 "|top|regFile:regFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "../hdl/topProc.v" "ALU" { Text "G:/VP/hdl/topProc.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644492793348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FA ALU:ALU\|FA:uFA " "Elaborating entity \"FA\" for hierarchy \"ALU:ALU\|FA:uFA\"" {  } { { "../hdl/ALU/ALU.v" "uFA" { Text "G:/VP/hdl/ALU/ALU.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644492793363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter ALU:ALU\|shifter:SH " "Elaborating entity \"shifter\" for hierarchy \"ALU:ALU\|shifter:SH\"" {  } { { "../hdl/ALU/ALU.v" "SH" { Text "G:/VP/hdl/ALU/ALU.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644492793363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jmpCtrl jmpCtrl:jmpCtrl " "Elaborating entity \"jmpCtrl\" for hierarchy \"jmpCtrl:jmpCtrl\"" {  } { { "../hdl/topProc.v" "jmpCtrl" { Text "G:/VP/hdl/topProc.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644492793363 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "op jmpCtrl.v(31) " "Verilog HDL Always Construct warning at jmpCtrl.v(31): variable \"op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644492793363 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero jmpCtrl.v(33) " "Verilog HDL Always Construct warning at jmpCtrl.v(33): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644492793363 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero jmpCtrl.v(40) " "Verilog HDL Always Construct warning at jmpCtrl.v(40): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644492793363 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero jmpCtrl.v(47) " "Verilog HDL Always Construct warning at jmpCtrl.v(47): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644492793363 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero jmpCtrl.v(53) " "Verilog HDL Always Construct warning at jmpCtrl.v(53): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644492793363 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sign jmpCtrl.v(60) " "Verilog HDL Always Construct warning at jmpCtrl.v(60): variable \"sign\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644492793363 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero jmpCtrl.v(60) " "Verilog HDL Always Construct warning at jmpCtrl.v(60): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644492793363 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sign jmpCtrl.v(67) " "Verilog HDL Always Construct warning at jmpCtrl.v(67): variable \"sign\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644492793363 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero jmpCtrl.v(67) " "Verilog HDL Always Construct warning at jmpCtrl.v(67): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644492793363 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sign jmpCtrl.v(74) " "Verilog HDL Always Construct warning at jmpCtrl.v(74): variable \"sign\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644492793363 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero jmpCtrl.v(74) " "Verilog HDL Always Construct warning at jmpCtrl.v(74): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644492793363 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sign jmpCtrl.v(80) " "Verilog HDL Always Construct warning at jmpCtrl.v(80): variable \"sign\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644492793363 "|top|jmpCtrl:jmpCtrl"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "zero jmpCtrl.v(80) " "Verilog HDL Always Construct warning at jmpCtrl.v(80): variable \"zero\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../hdl/jmpCtrl.v" "" { Text "G:/VP/hdl/jmpCtrl.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1644492793363 "|top|jmpCtrl:jmpCtrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram " "Elaborating entity \"ram\" for hierarchy \"ram:ram\"" {  } { { "../hdl/topProc.v" "ram" { Text "G:/VP/hdl/topProc.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644492793363 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "zeroF GND " "Pin \"zeroF\" is stuck at GND" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644492798824 "|top|zeroF"} { "Warning" "WMLS_MLS_STUCK_PIN" "signF VCC " "Pin \"signF\" is stuck at VCC" {  } { { "../hdl/topProc.v" "" { Text "G:/VP/hdl/topProc.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1644492798824 "|top|signF"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1644492798824 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1644492798872 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65539 " "65539 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644492799186 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/VP/synthesis/output_files/top.map.smsg " "Generated suppressed messages file G:/VP/synthesis/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644492799766 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1644492799892 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644492799892 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1644492800613 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1644492800613 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1644492800613 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1644492800613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4947 " "Peak virtual memory: 4947 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644492800629 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 10 13:33:20 2022 " "Processing ended: Thu Feb 10 13:33:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644492800629 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644492800629 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644492800629 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644492800629 ""}
