INFO: [VRFC 10-2263] Analyzing Verilog file "F:/NEW/HDL/HalfAdder/HalfAdder.srcs/sources_1/new/hA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hA
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/NEW/HDL/HalfAdder/HalfAdder.srcs/sim_1/new/t_hA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module t_hA
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/NEW/HDL/HalfAdder/HalfAdder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
