

================================================================
== Vivado HLS Report for 'Loop_neuronLoop_proc'
================================================================
* Date:           Sat May 12 21:19:57 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        ANN
* Solution:       DATAFLOW
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   70|   78|   70|   78|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                      |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- neuronLoop          |   48|   54|  16 ~ 18 |          -|          -|     3|    no    |
        | + resultNeuronLoop1  |   12|   12|         4|          -|          -|     3|    no    |
        |- resultNeuronLoop2   |   12|   12|         4|          -|          -|     3|    no    |
        +----------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1_i)
	11  / (exitcond1_i)
3 --> 
	4  / (!exitcond2_i)
	7  / (exitcond2_i)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	3  / true
7 --> 
	8  / (!tmp_4_i & !tmp_10_i)
	10  / (tmp_4_i) | (tmp_10_i)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true
11 --> 
	12  / (!exitcond_i)
	15  / (exitcond_i)
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	11  / true
15 --> 
	16  / (!tmp_i_39 & !tmp_3_i)
	18  / (tmp_i_39) | (tmp_3_i)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 

* FSM state operations: 

 <State 1> : 3.63ns
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([9 x i32]* %layerWeigth_V, [1 x i8]* @p_str33, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str33, i32 -1, [1 x i8]* @p_str33, [1 x i8]* @p_str33, [1 x i8]* @p_str33, [1 x i8]* @p_str33, [1 x i8]* @p_str33)"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecMemCore([3 x i32]* %bias_V, [1 x i8]* @p_str34, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str34, i32 -1, [1 x i8]* @p_str34, [1 x i8]* @p_str34, [1 x i8]* @p_str34, [1 x i8]* @p_str34, [1 x i8]* @p_str34)"
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecMemCore([3 x i32]* %outputLayerWeigth_V, [1 x i8]* @p_str35, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str35, i32 -1, [1 x i8]* @p_str35, [1 x i8]* @p_str35, [1 x i8]* @p_str35, [1 x i8]* @p_str35, [1 x i8]* @p_str35)"
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %outputLayerBias_V, [1 x i8]* @p_str36, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str36, i32 -1, [1 x i8]* @p_str36, [1 x i8]* @p_str36, [1 x i8]* @p_str36, [1 x i8]* @p_str36, [1 x i8]* @p_str36)"
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%layerResult_V = alloca [3 x i26], align 4" [ANN/ANN.cpp:9]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 1, [8 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str4, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str27, i32 0, i32 0, [1 x i8]* @p_str28, [1 x i8]* @p_str29, [1 x i8]* @p_str30, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str31, [1 x i8]* @p_str32)"
ST_1 : Operation 32 [1/1] (3.63ns)   --->   "%result_V_offset_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %result_V_offset)"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 1> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%result_V_offset1_i = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %result_V_offset_read, i32 2, i32 31)"
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_8_i = zext i30 %result_V_offset1_i to i64"
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%result_V_addr = getelementptr i32* %result_V, i64 %tmp_8_i"
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str4, i32 0, i32 1, [8 x i8]* @p_str5, [6 x i8]* @p_str6, [1 x i8]* @p_str4, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str4, [1 x i8]* @p_str4)"
ST_1 : Operation 37 [1/1] (1.76ns)   --->   "br label %burst.rd.end.i"

 <State 2> : 1.77ns
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%neuronIndex_i = phi i2 [ %neuronIndex, %0 ], [ 0, %entry ]"
ST_2 : Operation 39 [1/1] (0.95ns)   --->   "%exitcond1_i = icmp eq i2 %neuronIndex_i, -1" [ANN/ANN.cpp:13]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"
ST_2 : Operation 41 [1/1] (1.56ns)   --->   "%neuronIndex = add i2 %neuronIndex_i, 1" [ANN/ANN.cpp:13]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i, label %.preheader.i.preheader, label %2" [ANN/ANN.cpp:13]
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str9) nounwind" [ANN/ANN.cpp:14]
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str9)" [ANN/ANN.cpp:14]
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_i = zext i2 %neuronIndex_i to i64" [ANN/ANN.cpp:19]
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_cast_i = zext i2 %neuronIndex_i to i5" [ANN/ANN.cpp:22]
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%bias_V_addr = getelementptr [3 x i32]* %bias_V, i64 0, i64 %tmp_i" [ANN/ANN.cpp:22]
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_9_i = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %neuronIndex_i, i2 0)" [ANN/ANN.cpp:13]
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_shl_cast_i = zext i4 %tmp_9_i to i5" [ANN/ANN.cpp:19]
ST_2 : Operation 50 [1/1] (1.73ns)   --->   "%tmp_23_i = sub i5 %p_shl_cast_i, %tmp_cast_i" [ANN/ANN.cpp:19]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.76ns)   --->   "br label %1" [ANN/ANN.cpp:17]
ST_2 : Operation 52 [1/1] (1.76ns)   --->   "br label %.preheader.i" [ANN/ANN.cpp:38]

 <State 3> : 4.10ns
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_Val2_4 = phi i32 [ 0, %2 ], [ %tmpCalc_V_3, %"ap_fixed_base<64, 16, true, 5, 3, 0>.exit524.i" ]"
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%i_i = phi i2 [ 0, %2 ], [ %i_1, %"ap_fixed_base<64, 16, true, 5, 3, 0>.exit524.i" ]"
ST_3 : Operation 55 [1/1] (0.95ns)   --->   "%exitcond2_i = icmp eq i2 %i_i, -1" [ANN/ANN.cpp:17]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"
ST_3 : Operation 57 [1/1] (1.56ns)   --->   "%i_1 = add i2 %i_i, 1" [ANN/ANN.cpp:17]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %exitcond2_i, label %._crit_edge.i389.i, label %"ap_fixed_base<64, 16, true, 5, 3, 0>.exit524.i"" [ANN/ANN.cpp:17]
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_5_i = zext i2 %i_i to i64" [ANN/ANN.cpp:19]
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_5_cast_i = zext i2 %i_i to i5" [ANN/ANN.cpp:19]
ST_3 : Operation 61 [1/1] (1.78ns)   --->   "%tmp_24_i = add i5 %tmp_23_i, %tmp_5_cast_i" [ANN/ANN.cpp:19]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_24_cast_i = sext i5 %tmp_24_i to i64" [ANN/ANN.cpp:19]
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%layerWeigth_V_addr = getelementptr [9 x i32]* %layerWeigth_V, i64 0, i64 %tmp_24_cast_i" [ANN/ANN.cpp:19]
ST_3 : Operation 64 [2/2] (2.32ns)   --->   "%layerWeigth_V_load = load i32* %layerWeigth_V_addr, align 4" [ANN/ANN.cpp:19]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%Ainputs_addr = getelementptr [3 x i32]* %Ainputs, i64 0, i64 %tmp_5_i" [ANN/ANN.cpp:19]
ST_3 : Operation 66 [2/2] (2.32ns)   --->   "%Ainputs_load = load i32* %Ainputs_addr, align 4" [ANN/ANN.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_3 : Operation 67 [2/2] (2.32ns)   --->   "%p_Val2_5 = load i32* %bias_V_addr, align 4" [ANN/ANN.cpp:22]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>

 <State 4> : 2.32ns
ST_4 : Operation 68 [1/2] (2.32ns)   --->   "%layerWeigth_V_load = load i32* %layerWeigth_V_addr, align 4" [ANN/ANN.cpp:19]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_4 : Operation 69 [1/2] (2.32ns)   --->   "%Ainputs_load = load i32* %Ainputs_addr, align 4" [ANN/ANN.cpp:19]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>

 <State 5> : 8.51ns
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%OP1_V = sext i32 %layerWeigth_V_load to i64" [ANN/ANN.cpp:19]
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%OP2_V = sext i32 %Ainputs_load to i64" [ANN/ANN.cpp:19]
ST_5 : Operation 72 [1/1] (8.51ns)   --->   "%p_Val2_6 = mul nsw i64 %OP2_V, %OP1_V" [ANN/ANN.cpp:19]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%p_Val2_7 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %p_Val2_6, i32 24, i32 55)" [ANN/ANN.cpp:19]
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i64 %p_Val2_6 to i23" [ANN/ANN.cpp:19]

 <State 6> : 7.75ns
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str10) nounwind" [ANN/ANN.cpp:18]
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_3_i)   --->   "%qbit = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_6, i32 23)" [ANN/ANN.cpp:19]
ST_6 : Operation 77 [1/1] (2.44ns)   --->   "%r_1 = icmp ne i23 %tmp_8, 0" [ANN/ANN.cpp:19]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_3_i)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_6, i32 24)" [ANN/ANN.cpp:19]
ST_6 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_3_i)   --->   "%r_i_i1_i = or i1 %tmp_9, %r_1" [ANN/ANN.cpp:19]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.93ns) (out node of the LUT)   --->   "%qb_assign_3_i = and i1 %r_i_i1_i, %qbit" [ANN/ANN.cpp:19]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_1_i = zext i1 %qb_assign_3_i to i32" [ANN/ANN.cpp:19]
ST_6 : Operation 82 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_20_i = add i32 %p_Val2_7, %tmp_1_i" [ANN/ANN.cpp:20]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 83 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmpCalc_V_3 = add i32 %tmp_20_i, %p_Val2_4" [ANN/ANN.cpp:20]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "br label %1" [ANN/ANN.cpp:17]

 <State 7> : 7.35ns
ST_7 : Operation 85 [1/2] (2.32ns)   --->   "%p_Val2_5 = load i32* %bias_V_addr, align 4" [ANN/ANN.cpp:22]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i32 %p_Val2_4 to i28" [ANN/ANN.cpp:20]
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i32 %p_Val2_5 to i28" [ANN/ANN.cpp:22]
ST_7 : Operation 88 [1/1] (2.55ns)   --->   "%tmpCalc_V = add i32 %p_Val2_5, %p_Val2_4" [ANN/ANN.cpp:22]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (2.47ns)   --->   "%tmp_4_i = icmp sgt i32 %tmpCalc_V, 83886080" [ANN/ANN.cpp:23]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %tmp_4_i, label %._crit_edge.i367.i, label %._crit_edge.i345.i" [ANN/ANN.cpp:23]
ST_7 : Operation 91 [1/1] (2.47ns)   --->   "%tmp_10_i = icmp slt i32 %tmpCalc_V, -83886080" [ANN/ANN.cpp:27]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %tmp_10_i, label %._crit_edge.i323.i, label %._crit_edge.i301_ifconv.i" [ANN/ANN.cpp:27]
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1_i = add i28 83886080, %tmp_6" [ANN/ANN.cpp:31]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 94 [1/1] (4.25ns) (root node of TernaryAdder)   --->   "%r_V_2 = add i28 %tmp_5, %tmp1_i" [ANN/ANN.cpp:31]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%layerResult_V_addr_5 = getelementptr [3 x i26]* %layerResult_V, i64 0, i64 %tmp_i" [ANN/ANN.cpp:28]
ST_7 : Operation 96 [1/1] (2.32ns)   --->   "store i26 -16777216, i26* %layerResult_V_addr_5, align 4" [ANN/ANN.cpp:28]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "br label %3" [ANN/ANN.cpp:28]
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%layerResult_V_addr_2 = getelementptr [3 x i26]* %layerResult_V, i64 0, i64 %tmp_i" [ANN/ANN.cpp:24]
ST_7 : Operation 99 [1/1] (2.32ns)   --->   "store i26 16777216, i26* %layerResult_V_addr_2, align 4" [ANN/ANN.cpp:24]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "br label %0" [ANN/ANN.cpp:24]

 <State 8> : 8.51ns
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%OP1_V_3_cast_i = zext i28 %r_V_2 to i60" [ANN/ANN.cpp:31]
ST_8 : Operation 102 [1/1] (8.51ns)   --->   "%r_V_4 = mul i60 -1728053248, %OP1_V_3_cast_i" [ANN/ANN.cpp:31]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_22_i = call i12 @_ssdm_op_PartSelect.i12.i60.i32.i32(i60 %r_V_4, i32 48, i32 59)" [ANN/ANN.cpp:31]
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i60 %r_V_4 to i48" [ANN/ANN.cpp:31]

 <State 9> : 7.46ns
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%ret_V_2_cast_i = sext i12 %tmp_22_i to i13" [ANN/ANN.cpp:31]
ST_9 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node p_3_i)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i60.i32(i60 %r_V_4, i32 59)" [ANN/ANN.cpp:31]
ST_9 : Operation 107 [1/1] (2.83ns)   --->   "%tmp_13_i = icmp eq i48 %tmp_13, 0" [ANN/ANN.cpp:31]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 108 [1/1] (1.99ns)   --->   "%ret_V_1 = add i13 1, %ret_V_2_cast_i" [ANN/ANN.cpp:31]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node p_3_i)   --->   "%p_i = select i1 %tmp_13_i, i13 %ret_V_2_cast_i, i13 %ret_V_1" [ANN/ANN.cpp:31]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_3_i = select i1 %tmp_12, i13 %p_i, i13 %ret_V_2_cast_i" [ANN/ANN.cpp:31]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_14_i = sext i13 %p_3_i to i64" [ANN/ANN.cpp:32]
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%coeTanSig_V_addr_1 = getelementptr [4096 x i25]* @coeTanSig_V, i64 0, i64 %tmp_14_i" [ANN/ANN.cpp:32]
ST_9 : Operation 113 [2/2] (3.25ns)   --->   "%coeTanSig_V_load_1 = load i25* %coeTanSig_V_addr_1, align 4" [ANN/ANN.cpp:32]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 4096> <ROM>

 <State 10> : 5.58ns
ST_10 : Operation 114 [1/2] (3.25ns)   --->   "%coeTanSig_V_load_1 = load i25* %coeTanSig_V_addr_1, align 4" [ANN/ANN.cpp:32]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 4096> <ROM>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%coeTanSig_V_load_1_c = sext i25 %coeTanSig_V_load_1 to i26" [ANN/ANN.cpp:32]
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%layerResult_V_addr_6 = getelementptr [3 x i26]* %layerResult_V, i64 0, i64 %tmp_i" [ANN/ANN.cpp:32]
ST_10 : Operation 117 [1/1] (2.32ns)   --->   "store i26 %coeTanSig_V_load_1_c, i26* %layerResult_V_addr_6, align 4" [ANN/ANN.cpp:32]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "br label %3"
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "br label %0"
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str9, i32 %tmp_2_i)" [ANN/ANN.cpp:35]
ST_10 : Operation 121 [1/1] (0.00ns)   --->   "br label %burst.rd.end.i" [ANN/ANN.cpp:13]

 <State 11> : 2.32ns
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i32 [ %tmpCalc_V_1, %"ap_fixed_base<64, 16, true, 5, 3, 0>.exit.i" ], [ 0, %.preheader.i.preheader ]"
ST_11 : Operation 123 [1/1] (0.00ns)   --->   "%i2_i = phi i2 [ %i, %"ap_fixed_base<64, 16, true, 5, 3, 0>.exit.i" ], [ 0, %.preheader.i.preheader ]"
ST_11 : Operation 124 [1/1] (0.95ns)   --->   "%exitcond_i = icmp eq i2 %i2_i, -1" [ANN/ANN.cpp:38]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"
ST_11 : Operation 126 [1/1] (1.56ns)   --->   "%i = add i2 %i2_i, 1" [ANN/ANN.cpp:38]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %._crit_edge.i.i, label %"ap_fixed_base<64, 16, true, 5, 3, 0>.exit.i"" [ANN/ANN.cpp:38]
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_6_i = zext i2 %i2_i to i64" [ANN/ANN.cpp:40]
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%outputLayerWeigth_V_s = getelementptr [3 x i32]* %outputLayerWeigth_V, i64 0, i64 %tmp_6_i" [ANN/ANN.cpp:40]
ST_11 : Operation 130 [2/2] (2.32ns)   --->   "%outputLayerWeigth_V_1 = load i32* %outputLayerWeigth_V_s, align 4" [ANN/ANN.cpp:40]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%layerResult_V_addr = getelementptr [3 x i26]* %layerResult_V, i64 0, i64 %tmp_6_i" [ANN/ANN.cpp:40]
ST_11 : Operation 132 [2/2] (2.32ns)   --->   "%layerResult_V_load = load i26* %layerResult_V_addr, align 4" [ANN/ANN.cpp:40]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%outputLayerBias_V_ad = getelementptr [1 x i32]* %outputLayerBias_V, i64 0, i64 0"
ST_11 : Operation 134 [2/2] (2.32ns)   --->   "%p_Val2_1 = load i32* %outputLayerBias_V_ad, align 4" [ANN/ANN.cpp:43]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>

 <State 12> : 2.32ns
ST_12 : Operation 135 [1/2] (2.32ns)   --->   "%outputLayerWeigth_V_1 = load i32* %outputLayerWeigth_V_s, align 4" [ANN/ANN.cpp:40]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_12 : Operation 136 [1/2] (2.32ns)   --->   "%layerResult_V_load = load i26* %layerResult_V_addr, align 4" [ANN/ANN.cpp:40]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>

 <State 13> : 8.51ns
ST_13 : Operation 137 [1/1] (0.00ns)   --->   "%OP1_V_cast_i = sext i32 %outputLayerWeigth_V_1 to i58" [ANN/ANN.cpp:40]
ST_13 : Operation 138 [1/1] (0.00ns)   --->   "%OP2_V_cast_i = sext i26 %layerResult_V_load to i58" [ANN/ANN.cpp:40]
ST_13 : Operation 139 [1/1] (8.51ns)   --->   "%p_Val2_2 = mul i58 %OP1_V_cast_i, %OP2_V_cast_i" [ANN/ANN.cpp:40]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%p_Val2_3 = call i32 @_ssdm_op_PartSelect.i32.i58.i32.i32(i58 %p_Val2_2, i32 24, i32 55)" [ANN/ANN.cpp:40]
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i58 %p_Val2_2 to i23" [ANN/ANN.cpp:40]

 <State 14> : 7.75ns
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str11) nounwind" [ANN/ANN.cpp:39]
ST_14 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_1_i)   --->   "%qbit_1 = call i1 @_ssdm_op_BitSelect.i1.i58.i32(i58 %p_Val2_2, i32 23)" [ANN/ANN.cpp:40]
ST_14 : Operation 144 [1/1] (2.44ns)   --->   "%r = icmp ne i23 %tmp_3, 0" [ANN/ANN.cpp:40]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_1_i)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i58.i32(i58 %p_Val2_2, i32 24)" [ANN/ANN.cpp:40]
ST_14 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node qb_assign_1_i)   --->   "%r_i_i_i = or i1 %tmp_4, %r" [ANN/ANN.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 147 [1/1] (0.93ns) (out node of the LUT)   --->   "%qb_assign_1_i = and i1 %r_i_i_i, %qbit_1" [ANN/ANN.cpp:40]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_7_i = zext i1 %qb_assign_1_i to i32" [ANN/ANN.cpp:40]
ST_14 : Operation 149 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_17_i = add i32 %tmp_7_i, %p_Val2_3" [ANN/ANN.cpp:41]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 150 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%tmpCalc_V_1 = add i32 %p_Val2_s, %tmp_17_i" [ANN/ANN.cpp:41]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 151 [1/1] (0.00ns)   --->   "br label %.preheader.i" [ANN/ANN.cpp:38]

 <State 15> : 7.35ns
ST_15 : Operation 152 [1/2] (2.32ns)   --->   "%p_Val2_1 = load i32* %outputLayerBias_V_ad, align 4" [ANN/ANN.cpp:43]   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1> <RAM>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %p_Val2_s to i28" [ANN/ANN.cpp:41]
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i32 %p_Val2_1 to i28" [ANN/ANN.cpp:43]
ST_15 : Operation 155 [1/1] (2.55ns)   --->   "%tmpCalc_V_4 = add i32 %p_Val2_1, %p_Val2_s" [ANN/ANN.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 156 [1/1] (2.47ns)   --->   "%tmp_i_39 = icmp sgt i32 %tmpCalc_V_4, 83886080" [ANN/ANN.cpp:44]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "br i1 %tmp_i_39, label %._crit_edge88.i265.i, label %._crit_edge88.i419.i" [ANN/ANN.cpp:44]
ST_15 : Operation 158 [1/1] (2.47ns)   --->   "%tmp_3_i = icmp slt i32 %tmpCalc_V_4, -83886080" [ANN/ANN.cpp:48]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "br i1 %tmp_3_i, label %._crit_edge88.i441.i, label %._crit_edge88.i463_ifconv.i" [ANN/ANN.cpp:48]
ST_15 : Operation 160 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2_i = add i28 83886080, %tmp_1" [ANN/ANN.cpp:52]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 161 [1/1] (4.25ns) (root node of TernaryAdder)   --->   "%r_V = add i28 %tmp, %tmp2_i" [ANN/ANN.cpp:52]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.12> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 162 [1/1] (0.00ns)   --->   "%layerResult_V_addr_3 = getelementptr [3 x i26]* %layerResult_V, i64 0, i64 0" [ANN/ANN.cpp:49]
ST_15 : Operation 163 [1/1] (2.32ns)   --->   "store i26 -16777216, i26* %layerResult_V_addr_3, align 4" [ANN/ANN.cpp:49]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_15 : Operation 164 [1/1] (1.81ns)   --->   "br label %.exit" [ANN/ANN.cpp:49]
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%layerResult_V_addr_1 = getelementptr [3 x i26]* %layerResult_V, i64 0, i64 0" [ANN/ANN.cpp:45]
ST_15 : Operation 166 [1/1] (2.32ns)   --->   "store i26 16777216, i26* %layerResult_V_addr_1, align 4" [ANN/ANN.cpp:45]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_15 : Operation 167 [1/1] (1.81ns)   --->   "br label %.exit" [ANN/ANN.cpp:45]

 <State 16> : 8.51ns
ST_16 : Operation 168 [1/1] (0.00ns)   --->   "%OP1_V_2_cast_i = zext i28 %r_V to i60" [ANN/ANN.cpp:52]
ST_16 : Operation 169 [1/1] (8.51ns)   --->   "%r_V_5 = mul i60 -1728053248, %OP1_V_2_cast_i" [ANN/ANN.cpp:52]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_21_i = call i12 @_ssdm_op_PartSelect.i12.i60.i32.i32(i60 %r_V_5, i32 48, i32 59)" [ANN/ANN.cpp:52]
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i60 %r_V_5 to i48" [ANN/ANN.cpp:52]

 <State 17> : 7.46ns
ST_17 : Operation 172 [1/1] (0.00ns)   --->   "%ret_V_cast_i = sext i12 %tmp_21_i to i13" [ANN/ANN.cpp:52]
ST_17 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node p_2_i)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i60.i32(i60 %r_V_5, i32 59)" [ANN/ANN.cpp:52]
ST_17 : Operation 174 [1/1] (2.83ns)   --->   "%tmp_11_i = icmp eq i48 %tmp_11, 0" [ANN/ANN.cpp:52]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 175 [1/1] (1.99ns)   --->   "%ret_V = add i13 1, %ret_V_cast_i" [ANN/ANN.cpp:52]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node p_2_i)   --->   "%p_1_i = select i1 %tmp_11_i, i13 %ret_V_cast_i, i13 %ret_V" [ANN/ANN.cpp:52]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 177 [1/1] (1.37ns) (out node of the LUT)   --->   "%p_2_i = select i1 %tmp_10, i13 %p_1_i, i13 %ret_V_cast_i" [ANN/ANN.cpp:52]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_12_i = sext i13 %p_2_i to i64" [ANN/ANN.cpp:53]
ST_17 : Operation 179 [1/1] (0.00ns)   --->   "%coeTanSig_V_addr = getelementptr [4096 x i25]* @coeTanSig_V, i64 0, i64 %tmp_12_i" [ANN/ANN.cpp:53]
ST_17 : Operation 180 [2/2] (3.25ns)   --->   "%coeTanSig_V_load = load i25* %coeTanSig_V_addr, align 4" [ANN/ANN.cpp:53]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 4096> <ROM>

 <State 18> : 8.75ns
ST_18 : Operation 181 [1/2] (3.25ns)   --->   "%coeTanSig_V_load = load i25* %coeTanSig_V_addr, align 4" [ANN/ANN.cpp:53]   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 4096> <ROM>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "%coeTanSig_V_load_cas = sext i25 %coeTanSig_V_load to i26" [ANN/ANN.cpp:53]
ST_18 : Operation 183 [1/1] (0.00ns)   --->   "%layerResult_V_addr_4 = getelementptr [3 x i26]* %layerResult_V, i64 0, i64 0" [ANN/ANN.cpp:53]
ST_18 : Operation 184 [1/1] (2.32ns)   --->   "store i26 %coeTanSig_V_load_cas, i26* %layerResult_V_addr_4, align 4" [ANN/ANN.cpp:53]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 3> <RAM>
ST_18 : Operation 185 [1/1] (1.81ns)   --->   "br label %.exit"
ST_18 : Operation 186 [1/1] (8.75ns)   --->   "%result_V_addr_i_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %result_V_addr, i32 1)" [ANN/ANN.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 19> : 8.75ns
ST_19 : Operation 187 [1/1] (0.00ns)   --->   "%layerResult_V_gep_i = phi i26 [ 16777216, %._crit_edge88.i265.i ], [ %coeTanSig_V_load_cas, %._crit_edge88.i463_ifconv.i ], [ -16777216, %._crit_edge88.i441.i ]" [ANN/ANN.cpp:53]
ST_19 : Operation 188 [1/1] (0.00ns)   --->   "%layerResult_V_gep24_s = sext i26 %layerResult_V_gep_i to i32" [ANN/ANN.cpp:53]
ST_19 : Operation 189 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i32P(i32* %result_V_addr, i32 %layerResult_V_gep24_s, i4 -1)" [ANN/ANN.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 20> : 8.75ns
ST_20 : Operation 190 [5/5] (8.75ns)   --->   "%result_V_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %result_V_addr)" [ANN/ANN.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 21> : 8.75ns
ST_21 : Operation 191 [4/5] (8.75ns)   --->   "%result_V_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %result_V_addr)" [ANN/ANN.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 22> : 8.75ns
ST_22 : Operation 192 [3/5] (8.75ns)   --->   "%result_V_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %result_V_addr)" [ANN/ANN.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 23> : 8.75ns
ST_23 : Operation 193 [2/5] (8.75ns)   --->   "%result_V_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %result_V_addr)" [ANN/ANN.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 24> : 8.75ns
ST_24 : Operation 194 [1/5] (8.75ns)   --->   "%result_V_addr_i_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %result_V_addr)" [ANN/ANN.cpp:59]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 195 [1/1] (0.00ns)   --->   "ret void"


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	fifo read on port 'result_V_offset' [16]  (3.63 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tmpCalc.V') with incoming values : ('tmpCalc.V', ANN/ANN.cpp:20) [39]  (1.77 ns)

 <State 3>: 4.1ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ANN/ANN.cpp:17) [40]  (0 ns)
	'add' operation ('tmp_24_i', ANN/ANN.cpp:19) [49]  (1.78 ns)
	'getelementptr' operation ('layerWeigth_V_addr', ANN/ANN.cpp:19) [51]  (0 ns)
	'load' operation ('layerWeigth_V_load', ANN/ANN.cpp:19) on array 'layerWeigth_V' [52]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	'load' operation ('layerWeigth_V_load', ANN/ANN.cpp:19) on array 'layerWeigth_V' [52]  (2.32 ns)

 <State 5>: 8.51ns
The critical path consists of the following:
	'mul' operation ('__Val2__', ANN/ANN.cpp:19) [57]  (8.51 ns)

 <State 6>: 7.75ns
The critical path consists of the following:
	'icmp' operation ('r', ANN/ANN.cpp:19) [61]  (2.45 ns)
	'or' operation ('r_i_i1_i', ANN/ANN.cpp:19) [63]  (0 ns)
	'and' operation ('qb', ANN/ANN.cpp:19) [64]  (0.931 ns)
	'add' operation ('tmp_20_i', ANN/ANN.cpp:20) [66]  (0 ns)
	'add' operation ('tmpCalc.V', ANN/ANN.cpp:20) [67]  (4.37 ns)

 <State 7>: 7.35ns
The critical path consists of the following:
	'load' operation ('__Val2__', ANN/ANN.cpp:22) on array 'bias_V' [70]  (2.32 ns)
	'add' operation ('tmpCalc.V', ANN/ANN.cpp:22) [73]  (2.55 ns)
	'icmp' operation ('tmp_10_i', ANN/ANN.cpp:27) [77]  (2.47 ns)

 <State 8>: 8.51ns
The critical path consists of the following:
	'mul' operation ('r.V', ANN/ANN.cpp:31) [83]  (8.51 ns)

 <State 9>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_13_i', ANN/ANN.cpp:31) [88]  (2.84 ns)
	'select' operation ('p_i', ANN/ANN.cpp:31) [90]  (0 ns)
	'select' operation ('p_3_i', ANN/ANN.cpp:31) [91]  (1.37 ns)
	'getelementptr' operation ('coeTanSig_V_addr_1', ANN/ANN.cpp:32) [93]  (0 ns)
	'load' operation ('coeTanSig_V_load_1', ANN/ANN.cpp:32) on array 'coeTanSig_V' [94]  (3.25 ns)

 <State 10>: 5.58ns
The critical path consists of the following:
	'load' operation ('coeTanSig_V_load_1', ANN/ANN.cpp:32) on array 'coeTanSig_V' [94]  (3.25 ns)
	'store' operation (ANN/ANN.cpp:32) of variable 'coeTanSig_V_load_1_c', ANN/ANN.cpp:32 on array 'layerResult.V', ANN/ANN.cpp:9 [97]  (2.32 ns)

 <State 11>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ANN/ANN.cpp:38) [116]  (0 ns)
	'getelementptr' operation ('outputLayerWeigth_V_s', ANN/ANN.cpp:40) [124]  (0 ns)
	'load' operation ('outputLayerWeigth_V_1', ANN/ANN.cpp:40) on array 'outputLayerWeigth_V' [125]  (2.32 ns)

 <State 12>: 2.32ns
The critical path consists of the following:
	'load' operation ('outputLayerWeigth_V_1', ANN/ANN.cpp:40) on array 'outputLayerWeigth_V' [125]  (2.32 ns)

 <State 13>: 8.51ns
The critical path consists of the following:
	'mul' operation ('__Val2__', ANN/ANN.cpp:40) [130]  (8.51 ns)

 <State 14>: 7.75ns
The critical path consists of the following:
	'icmp' operation ('r', ANN/ANN.cpp:40) [134]  (2.45 ns)
	'or' operation ('r_i_i_i', ANN/ANN.cpp:40) [136]  (0 ns)
	'and' operation ('qb', ANN/ANN.cpp:40) [137]  (0.931 ns)
	'add' operation ('tmp_17_i', ANN/ANN.cpp:41) [139]  (0 ns)
	'add' operation ('tmpCalc.V', ANN/ANN.cpp:41) [140]  (4.37 ns)

 <State 15>: 7.35ns
The critical path consists of the following:
	'load' operation ('__Val2__', ANN/ANN.cpp:43) on array 'outputLayerBias_V' [144]  (2.32 ns)
	'add' operation ('tmpCalc.V', ANN/ANN.cpp:43) [147]  (2.55 ns)
	'icmp' operation ('tmp_i_39', ANN/ANN.cpp:44) [148]  (2.47 ns)

 <State 16>: 8.51ns
The critical path consists of the following:
	'mul' operation ('r.V', ANN/ANN.cpp:52) [157]  (8.51 ns)

 <State 17>: 7.46ns
The critical path consists of the following:
	'icmp' operation ('tmp_11_i', ANN/ANN.cpp:52) [162]  (2.84 ns)
	'select' operation ('p_1_i', ANN/ANN.cpp:52) [164]  (0 ns)
	'select' operation ('p_2_i', ANN/ANN.cpp:52) [165]  (1.37 ns)
	'getelementptr' operation ('coeTanSig_V_addr', ANN/ANN.cpp:53) [167]  (0 ns)
	'load' operation ('coeTanSig_V_load', ANN/ANN.cpp:53) on array 'coeTanSig_V' [168]  (3.25 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus request on port 'result_V' (ANN/ANN.cpp:59) [184]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	'phi' operation ('layerResult_V_gep_i', ANN/ANN.cpp:53) with incoming values : ('coeTanSig_V_load_cas', ANN/ANN.cpp:53) [182]  (0 ns)
	bus write on port 'result_V' (ANN/ANN.cpp:59) [185]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus access on port 'result_V' (ANN/ANN.cpp:59) [186]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus access on port 'result_V' (ANN/ANN.cpp:59) [186]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus access on port 'result_V' (ANN/ANN.cpp:59) [186]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus access on port 'result_V' (ANN/ANN.cpp:59) [186]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus access on port 'result_V' (ANN/ANN.cpp:59) [186]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
