
POWER_SAVING_STOP_MODE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003208  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  080032c8  080032c8  000132c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003374  08003374  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08003374  08003374  00013374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800337c  0800337c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800337c  0800337c  0001337c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003380  08003380  00013380  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003384  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b0  2000000c  08003390  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000bc  08003390  000200bc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a129  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001bc8  00000000  00000000  0002a1a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000848  00000000  00000000  0002bd68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000659  00000000  00000000  0002c5b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00013a19  00000000  00000000  0002cc09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b0ce  00000000  00000000  00040622  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000778b6  00000000  00000000  0004b6f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001c58  00000000  00000000  000c2fa8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006b  00000000  00000000  000c4c00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080032b0 	.word	0x080032b0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	080032b0 	.word	0x080032b0

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f806 	bl	800022c <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__aeabi_idiv0>:
 800022c:	4770      	bx	lr
 800022e:	46c0      	nop			; (mov r8, r8)

08000230 <__aeabi_uldivmod>:
 8000230:	2b00      	cmp	r3, #0
 8000232:	d111      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000234:	2a00      	cmp	r2, #0
 8000236:	d10f      	bne.n	8000258 <__aeabi_uldivmod+0x28>
 8000238:	2900      	cmp	r1, #0
 800023a:	d100      	bne.n	800023e <__aeabi_uldivmod+0xe>
 800023c:	2800      	cmp	r0, #0
 800023e:	d002      	beq.n	8000246 <__aeabi_uldivmod+0x16>
 8000240:	2100      	movs	r1, #0
 8000242:	43c9      	mvns	r1, r1
 8000244:	0008      	movs	r0, r1
 8000246:	b407      	push	{r0, r1, r2}
 8000248:	4802      	ldr	r0, [pc, #8]	; (8000254 <__aeabi_uldivmod+0x24>)
 800024a:	a102      	add	r1, pc, #8	; (adr r1, 8000254 <__aeabi_uldivmod+0x24>)
 800024c:	1840      	adds	r0, r0, r1
 800024e:	9002      	str	r0, [sp, #8]
 8000250:	bd03      	pop	{r0, r1, pc}
 8000252:	46c0      	nop			; (mov r8, r8)
 8000254:	ffffffd9 	.word	0xffffffd9
 8000258:	b403      	push	{r0, r1}
 800025a:	4668      	mov	r0, sp
 800025c:	b501      	push	{r0, lr}
 800025e:	9802      	ldr	r0, [sp, #8]
 8000260:	f000 f834 	bl	80002cc <__udivmoddi4>
 8000264:	9b01      	ldr	r3, [sp, #4]
 8000266:	469e      	mov	lr, r3
 8000268:	b002      	add	sp, #8
 800026a:	bc0c      	pop	{r2, r3}
 800026c:	4770      	bx	lr
 800026e:	46c0      	nop			; (mov r8, r8)

08000270 <__aeabi_lmul>:
 8000270:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000272:	46ce      	mov	lr, r9
 8000274:	4699      	mov	r9, r3
 8000276:	0c03      	lsrs	r3, r0, #16
 8000278:	469c      	mov	ip, r3
 800027a:	0413      	lsls	r3, r2, #16
 800027c:	4647      	mov	r7, r8
 800027e:	0c1b      	lsrs	r3, r3, #16
 8000280:	001d      	movs	r5, r3
 8000282:	000e      	movs	r6, r1
 8000284:	4661      	mov	r1, ip
 8000286:	0404      	lsls	r4, r0, #16
 8000288:	0c24      	lsrs	r4, r4, #16
 800028a:	b580      	push	{r7, lr}
 800028c:	0007      	movs	r7, r0
 800028e:	0c10      	lsrs	r0, r2, #16
 8000290:	434b      	muls	r3, r1
 8000292:	4365      	muls	r5, r4
 8000294:	4341      	muls	r1, r0
 8000296:	4360      	muls	r0, r4
 8000298:	0c2c      	lsrs	r4, r5, #16
 800029a:	18c0      	adds	r0, r0, r3
 800029c:	1820      	adds	r0, r4, r0
 800029e:	468c      	mov	ip, r1
 80002a0:	4283      	cmp	r3, r0
 80002a2:	d903      	bls.n	80002ac <__aeabi_lmul+0x3c>
 80002a4:	2380      	movs	r3, #128	; 0x80
 80002a6:	025b      	lsls	r3, r3, #9
 80002a8:	4698      	mov	r8, r3
 80002aa:	44c4      	add	ip, r8
 80002ac:	4649      	mov	r1, r9
 80002ae:	4379      	muls	r1, r7
 80002b0:	4356      	muls	r6, r2
 80002b2:	0c03      	lsrs	r3, r0, #16
 80002b4:	042d      	lsls	r5, r5, #16
 80002b6:	0c2d      	lsrs	r5, r5, #16
 80002b8:	1989      	adds	r1, r1, r6
 80002ba:	4463      	add	r3, ip
 80002bc:	0400      	lsls	r0, r0, #16
 80002be:	1940      	adds	r0, r0, r5
 80002c0:	18c9      	adds	r1, r1, r3
 80002c2:	bcc0      	pop	{r6, r7}
 80002c4:	46b9      	mov	r9, r7
 80002c6:	46b0      	mov	r8, r6
 80002c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ca:	46c0      	nop			; (mov r8, r8)

080002cc <__udivmoddi4>:
 80002cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002ce:	4657      	mov	r7, sl
 80002d0:	464e      	mov	r6, r9
 80002d2:	4645      	mov	r5, r8
 80002d4:	46de      	mov	lr, fp
 80002d6:	b5e0      	push	{r5, r6, r7, lr}
 80002d8:	0004      	movs	r4, r0
 80002da:	000d      	movs	r5, r1
 80002dc:	4692      	mov	sl, r2
 80002de:	4699      	mov	r9, r3
 80002e0:	b083      	sub	sp, #12
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d830      	bhi.n	8000348 <__udivmoddi4+0x7c>
 80002e6:	d02d      	beq.n	8000344 <__udivmoddi4+0x78>
 80002e8:	4649      	mov	r1, r9
 80002ea:	4650      	mov	r0, sl
 80002ec:	f000 f8ba 	bl	8000464 <__clzdi2>
 80002f0:	0029      	movs	r1, r5
 80002f2:	0006      	movs	r6, r0
 80002f4:	0020      	movs	r0, r4
 80002f6:	f000 f8b5 	bl	8000464 <__clzdi2>
 80002fa:	1a33      	subs	r3, r6, r0
 80002fc:	4698      	mov	r8, r3
 80002fe:	3b20      	subs	r3, #32
 8000300:	d434      	bmi.n	800036c <__udivmoddi4+0xa0>
 8000302:	469b      	mov	fp, r3
 8000304:	4653      	mov	r3, sl
 8000306:	465a      	mov	r2, fp
 8000308:	4093      	lsls	r3, r2
 800030a:	4642      	mov	r2, r8
 800030c:	001f      	movs	r7, r3
 800030e:	4653      	mov	r3, sl
 8000310:	4093      	lsls	r3, r2
 8000312:	001e      	movs	r6, r3
 8000314:	42af      	cmp	r7, r5
 8000316:	d83b      	bhi.n	8000390 <__udivmoddi4+0xc4>
 8000318:	42af      	cmp	r7, r5
 800031a:	d100      	bne.n	800031e <__udivmoddi4+0x52>
 800031c:	e079      	b.n	8000412 <__udivmoddi4+0x146>
 800031e:	465b      	mov	r3, fp
 8000320:	1ba4      	subs	r4, r4, r6
 8000322:	41bd      	sbcs	r5, r7
 8000324:	2b00      	cmp	r3, #0
 8000326:	da00      	bge.n	800032a <__udivmoddi4+0x5e>
 8000328:	e076      	b.n	8000418 <__udivmoddi4+0x14c>
 800032a:	2200      	movs	r2, #0
 800032c:	2300      	movs	r3, #0
 800032e:	9200      	str	r2, [sp, #0]
 8000330:	9301      	str	r3, [sp, #4]
 8000332:	2301      	movs	r3, #1
 8000334:	465a      	mov	r2, fp
 8000336:	4093      	lsls	r3, r2
 8000338:	9301      	str	r3, [sp, #4]
 800033a:	2301      	movs	r3, #1
 800033c:	4642      	mov	r2, r8
 800033e:	4093      	lsls	r3, r2
 8000340:	9300      	str	r3, [sp, #0]
 8000342:	e029      	b.n	8000398 <__udivmoddi4+0xcc>
 8000344:	4282      	cmp	r2, r0
 8000346:	d9cf      	bls.n	80002e8 <__udivmoddi4+0x1c>
 8000348:	2200      	movs	r2, #0
 800034a:	2300      	movs	r3, #0
 800034c:	9200      	str	r2, [sp, #0]
 800034e:	9301      	str	r3, [sp, #4]
 8000350:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000352:	2b00      	cmp	r3, #0
 8000354:	d001      	beq.n	800035a <__udivmoddi4+0x8e>
 8000356:	601c      	str	r4, [r3, #0]
 8000358:	605d      	str	r5, [r3, #4]
 800035a:	9800      	ldr	r0, [sp, #0]
 800035c:	9901      	ldr	r1, [sp, #4]
 800035e:	b003      	add	sp, #12
 8000360:	bcf0      	pop	{r4, r5, r6, r7}
 8000362:	46bb      	mov	fp, r7
 8000364:	46b2      	mov	sl, r6
 8000366:	46a9      	mov	r9, r5
 8000368:	46a0      	mov	r8, r4
 800036a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800036c:	4642      	mov	r2, r8
 800036e:	469b      	mov	fp, r3
 8000370:	2320      	movs	r3, #32
 8000372:	1a9b      	subs	r3, r3, r2
 8000374:	4652      	mov	r2, sl
 8000376:	40da      	lsrs	r2, r3
 8000378:	4641      	mov	r1, r8
 800037a:	0013      	movs	r3, r2
 800037c:	464a      	mov	r2, r9
 800037e:	408a      	lsls	r2, r1
 8000380:	0017      	movs	r7, r2
 8000382:	4642      	mov	r2, r8
 8000384:	431f      	orrs	r7, r3
 8000386:	4653      	mov	r3, sl
 8000388:	4093      	lsls	r3, r2
 800038a:	001e      	movs	r6, r3
 800038c:	42af      	cmp	r7, r5
 800038e:	d9c3      	bls.n	8000318 <__udivmoddi4+0x4c>
 8000390:	2200      	movs	r2, #0
 8000392:	2300      	movs	r3, #0
 8000394:	9200      	str	r2, [sp, #0]
 8000396:	9301      	str	r3, [sp, #4]
 8000398:	4643      	mov	r3, r8
 800039a:	2b00      	cmp	r3, #0
 800039c:	d0d8      	beq.n	8000350 <__udivmoddi4+0x84>
 800039e:	07fb      	lsls	r3, r7, #31
 80003a0:	0872      	lsrs	r2, r6, #1
 80003a2:	431a      	orrs	r2, r3
 80003a4:	4646      	mov	r6, r8
 80003a6:	087b      	lsrs	r3, r7, #1
 80003a8:	e00e      	b.n	80003c8 <__udivmoddi4+0xfc>
 80003aa:	42ab      	cmp	r3, r5
 80003ac:	d101      	bne.n	80003b2 <__udivmoddi4+0xe6>
 80003ae:	42a2      	cmp	r2, r4
 80003b0:	d80c      	bhi.n	80003cc <__udivmoddi4+0x100>
 80003b2:	1aa4      	subs	r4, r4, r2
 80003b4:	419d      	sbcs	r5, r3
 80003b6:	2001      	movs	r0, #1
 80003b8:	1924      	adds	r4, r4, r4
 80003ba:	416d      	adcs	r5, r5
 80003bc:	2100      	movs	r1, #0
 80003be:	3e01      	subs	r6, #1
 80003c0:	1824      	adds	r4, r4, r0
 80003c2:	414d      	adcs	r5, r1
 80003c4:	2e00      	cmp	r6, #0
 80003c6:	d006      	beq.n	80003d6 <__udivmoddi4+0x10a>
 80003c8:	42ab      	cmp	r3, r5
 80003ca:	d9ee      	bls.n	80003aa <__udivmoddi4+0xde>
 80003cc:	3e01      	subs	r6, #1
 80003ce:	1924      	adds	r4, r4, r4
 80003d0:	416d      	adcs	r5, r5
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d1f8      	bne.n	80003c8 <__udivmoddi4+0xfc>
 80003d6:	9800      	ldr	r0, [sp, #0]
 80003d8:	9901      	ldr	r1, [sp, #4]
 80003da:	465b      	mov	r3, fp
 80003dc:	1900      	adds	r0, r0, r4
 80003de:	4169      	adcs	r1, r5
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	db24      	blt.n	800042e <__udivmoddi4+0x162>
 80003e4:	002b      	movs	r3, r5
 80003e6:	465a      	mov	r2, fp
 80003e8:	4644      	mov	r4, r8
 80003ea:	40d3      	lsrs	r3, r2
 80003ec:	002a      	movs	r2, r5
 80003ee:	40e2      	lsrs	r2, r4
 80003f0:	001c      	movs	r4, r3
 80003f2:	465b      	mov	r3, fp
 80003f4:	0015      	movs	r5, r2
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	db2a      	blt.n	8000450 <__udivmoddi4+0x184>
 80003fa:	0026      	movs	r6, r4
 80003fc:	409e      	lsls	r6, r3
 80003fe:	0033      	movs	r3, r6
 8000400:	0026      	movs	r6, r4
 8000402:	4647      	mov	r7, r8
 8000404:	40be      	lsls	r6, r7
 8000406:	0032      	movs	r2, r6
 8000408:	1a80      	subs	r0, r0, r2
 800040a:	4199      	sbcs	r1, r3
 800040c:	9000      	str	r0, [sp, #0]
 800040e:	9101      	str	r1, [sp, #4]
 8000410:	e79e      	b.n	8000350 <__udivmoddi4+0x84>
 8000412:	42a3      	cmp	r3, r4
 8000414:	d8bc      	bhi.n	8000390 <__udivmoddi4+0xc4>
 8000416:	e782      	b.n	800031e <__udivmoddi4+0x52>
 8000418:	4642      	mov	r2, r8
 800041a:	2320      	movs	r3, #32
 800041c:	2100      	movs	r1, #0
 800041e:	1a9b      	subs	r3, r3, r2
 8000420:	2200      	movs	r2, #0
 8000422:	9100      	str	r1, [sp, #0]
 8000424:	9201      	str	r2, [sp, #4]
 8000426:	2201      	movs	r2, #1
 8000428:	40da      	lsrs	r2, r3
 800042a:	9201      	str	r2, [sp, #4]
 800042c:	e785      	b.n	800033a <__udivmoddi4+0x6e>
 800042e:	4642      	mov	r2, r8
 8000430:	2320      	movs	r3, #32
 8000432:	1a9b      	subs	r3, r3, r2
 8000434:	002a      	movs	r2, r5
 8000436:	4646      	mov	r6, r8
 8000438:	409a      	lsls	r2, r3
 800043a:	0023      	movs	r3, r4
 800043c:	40f3      	lsrs	r3, r6
 800043e:	4644      	mov	r4, r8
 8000440:	4313      	orrs	r3, r2
 8000442:	002a      	movs	r2, r5
 8000444:	40e2      	lsrs	r2, r4
 8000446:	001c      	movs	r4, r3
 8000448:	465b      	mov	r3, fp
 800044a:	0015      	movs	r5, r2
 800044c:	2b00      	cmp	r3, #0
 800044e:	dad4      	bge.n	80003fa <__udivmoddi4+0x12e>
 8000450:	4642      	mov	r2, r8
 8000452:	002f      	movs	r7, r5
 8000454:	2320      	movs	r3, #32
 8000456:	0026      	movs	r6, r4
 8000458:	4097      	lsls	r7, r2
 800045a:	1a9b      	subs	r3, r3, r2
 800045c:	40de      	lsrs	r6, r3
 800045e:	003b      	movs	r3, r7
 8000460:	4333      	orrs	r3, r6
 8000462:	e7cd      	b.n	8000400 <__udivmoddi4+0x134>

08000464 <__clzdi2>:
 8000464:	b510      	push	{r4, lr}
 8000466:	2900      	cmp	r1, #0
 8000468:	d103      	bne.n	8000472 <__clzdi2+0xe>
 800046a:	f000 f807 	bl	800047c <__clzsi2>
 800046e:	3020      	adds	r0, #32
 8000470:	e002      	b.n	8000478 <__clzdi2+0x14>
 8000472:	0008      	movs	r0, r1
 8000474:	f000 f802 	bl	800047c <__clzsi2>
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			; (mov r8, r8)

0800047c <__clzsi2>:
 800047c:	211c      	movs	r1, #28
 800047e:	2301      	movs	r3, #1
 8000480:	041b      	lsls	r3, r3, #16
 8000482:	4298      	cmp	r0, r3
 8000484:	d301      	bcc.n	800048a <__clzsi2+0xe>
 8000486:	0c00      	lsrs	r0, r0, #16
 8000488:	3910      	subs	r1, #16
 800048a:	0a1b      	lsrs	r3, r3, #8
 800048c:	4298      	cmp	r0, r3
 800048e:	d301      	bcc.n	8000494 <__clzsi2+0x18>
 8000490:	0a00      	lsrs	r0, r0, #8
 8000492:	3908      	subs	r1, #8
 8000494:	091b      	lsrs	r3, r3, #4
 8000496:	4298      	cmp	r0, r3
 8000498:	d301      	bcc.n	800049e <__clzsi2+0x22>
 800049a:	0900      	lsrs	r0, r0, #4
 800049c:	3904      	subs	r1, #4
 800049e:	a202      	add	r2, pc, #8	; (adr r2, 80004a8 <__clzsi2+0x2c>)
 80004a0:	5c10      	ldrb	r0, [r2, r0]
 80004a2:	1840      	adds	r0, r0, r1
 80004a4:	4770      	bx	lr
 80004a6:	46c0      	nop			; (mov r8, r8)
 80004a8:	02020304 	.word	0x02020304
 80004ac:	01010101 	.word	0x01010101
	...

080004b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004b8:	b590      	push	{r4, r7, lr}
 80004ba:	b083      	sub	sp, #12
 80004bc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004be:	f000 fa25 	bl	800090c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004c2:	f000 f861 	bl	8000588 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004c6:	f000 f901 	bl	80006cc <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80004ca:	f000 f8cf 	bl	800066c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
	for (int i = 0; i < 20; i++) {
 80004ce:	2300      	movs	r3, #0
 80004d0:	607b      	str	r3, [r7, #4]
 80004d2:	e00b      	b.n	80004ec <main+0x34>
		HAL_GPIO_TogglePin(BSP_LED_GPIO_Port, BSP_LED_Pin);
 80004d4:	23a0      	movs	r3, #160	; 0xa0
 80004d6:	05db      	lsls	r3, r3, #23
 80004d8:	2120      	movs	r1, #32
 80004da:	0018      	movs	r0, r3
 80004dc:	f000 fdbf 	bl	800105e <HAL_GPIO_TogglePin>
		HAL_Delay(100);
 80004e0:	2064      	movs	r0, #100	; 0x64
 80004e2:	f000 fa83 	bl	80009ec <HAL_Delay>
	for (int i = 0; i < 20; i++) {
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	3301      	adds	r3, #1
 80004ea:	607b      	str	r3, [r7, #4]
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	2b13      	cmp	r3, #19
 80004f0:	ddf0      	ble.n	80004d4 <main+0x1c>
	}

	str = "About to go into STOP MODE...\r\n";
 80004f2:	4b20      	ldr	r3, [pc, #128]	; (8000574 <main+0xbc>)
 80004f4:	4a20      	ldr	r2, [pc, #128]	; (8000578 <main+0xc0>)
 80004f6:	601a      	str	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, (uint8_t*) str, strlen(str), HAL_MAX_DELAY);
 80004f8:	4b1e      	ldr	r3, [pc, #120]	; (8000574 <main+0xbc>)
 80004fa:	681c      	ldr	r4, [r3, #0]
 80004fc:	4b1d      	ldr	r3, [pc, #116]	; (8000574 <main+0xbc>)
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	0018      	movs	r0, r3
 8000502:	f7ff fe01 	bl	8000108 <strlen>
 8000506:	0003      	movs	r3, r0
 8000508:	b29a      	uxth	r2, r3
 800050a:	2301      	movs	r3, #1
 800050c:	425b      	negs	r3, r3
 800050e:	481b      	ldr	r0, [pc, #108]	; (800057c <main+0xc4>)
 8000510:	0021      	movs	r1, r4
 8000512:	f001 fe0b 	bl	800212c <HAL_UART_Transmit>

	/*** suspend the systic clock before going into stop mode ***/
	HAL_SuspendTick();
 8000516:	f000 fa8d 	bl	8000a34 <HAL_SuspendTick>

	/** enter to the stop mode **/
	HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 800051a:	2101      	movs	r1, #1
 800051c:	2001      	movs	r0, #1
 800051e:	f000 fddf 	bl	80010e0 <HAL_PWR_EnterSTOPMode>

	/** wake up from stop mode **/
	SystemClock_Config();
 8000522:	f000 f831 	bl	8000588 <SystemClock_Config>
	HAL_ResumeTick();
 8000526:	f000 fa93 	bl	8000a50 <HAL_ResumeTick>

	for (int i = 0; i < 5; i++) {
 800052a:	2300      	movs	r3, #0
 800052c:	603b      	str	r3, [r7, #0]
 800052e:	e00b      	b.n	8000548 <main+0x90>
		HAL_GPIO_TogglePin(BSP_LED_GPIO_Port, BSP_LED_Pin);
 8000530:	23a0      	movs	r3, #160	; 0xa0
 8000532:	05db      	lsls	r3, r3, #23
 8000534:	2120      	movs	r1, #32
 8000536:	0018      	movs	r0, r3
 8000538:	f000 fd91 	bl	800105e <HAL_GPIO_TogglePin>
		HAL_Delay(100);
 800053c:	2064      	movs	r0, #100	; 0x64
 800053e:	f000 fa55 	bl	80009ec <HAL_Delay>
	for (int i = 0; i < 5; i++) {
 8000542:	683b      	ldr	r3, [r7, #0]
 8000544:	3301      	adds	r3, #1
 8000546:	603b      	str	r3, [r7, #0]
 8000548:	683b      	ldr	r3, [r7, #0]
 800054a:	2b04      	cmp	r3, #4
 800054c:	ddf0      	ble.n	8000530 <main+0x78>
	}

	str2 = "Wakeup from the STOP MODE...\r\n";
 800054e:	4b0c      	ldr	r3, [pc, #48]	; (8000580 <main+0xc8>)
 8000550:	4a0c      	ldr	r2, [pc, #48]	; (8000584 <main+0xcc>)
 8000552:	601a      	str	r2, [r3, #0]
	HAL_UART_Transmit(&huart1, (uint8_t*) str2, strlen(str2), HAL_MAX_DELAY);
 8000554:	4b0a      	ldr	r3, [pc, #40]	; (8000580 <main+0xc8>)
 8000556:	681c      	ldr	r4, [r3, #0]
 8000558:	4b09      	ldr	r3, [pc, #36]	; (8000580 <main+0xc8>)
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	0018      	movs	r0, r3
 800055e:	f7ff fdd3 	bl	8000108 <strlen>
 8000562:	0003      	movs	r3, r0
 8000564:	b29a      	uxth	r2, r3
 8000566:	2301      	movs	r3, #1
 8000568:	425b      	negs	r3, r3
 800056a:	4804      	ldr	r0, [pc, #16]	; (800057c <main+0xc4>)
 800056c:	0021      	movs	r1, r4
 800056e:	f001 fddd 	bl	800212c <HAL_UART_Transmit>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8000572:	e7fe      	b.n	8000572 <main+0xba>
 8000574:	200000b0 	.word	0x200000b0
 8000578:	080032c8 	.word	0x080032c8
 800057c:	20000028 	.word	0x20000028
 8000580:	200000b4 	.word	0x200000b4
 8000584:	080032e8 	.word	0x080032e8

08000588 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000588:	b590      	push	{r4, r7, lr}
 800058a:	b09d      	sub	sp, #116	; 0x74
 800058c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800058e:	2438      	movs	r4, #56	; 0x38
 8000590:	193b      	adds	r3, r7, r4
 8000592:	0018      	movs	r0, r3
 8000594:	2338      	movs	r3, #56	; 0x38
 8000596:	001a      	movs	r2, r3
 8000598:	2100      	movs	r1, #0
 800059a:	f002 fe5d 	bl	8003258 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800059e:	2324      	movs	r3, #36	; 0x24
 80005a0:	18fb      	adds	r3, r7, r3
 80005a2:	0018      	movs	r0, r3
 80005a4:	2314      	movs	r3, #20
 80005a6:	001a      	movs	r2, r3
 80005a8:	2100      	movs	r1, #0
 80005aa:	f002 fe55 	bl	8003258 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005ae:	003b      	movs	r3, r7
 80005b0:	0018      	movs	r0, r3
 80005b2:	2324      	movs	r3, #36	; 0x24
 80005b4:	001a      	movs	r2, r3
 80005b6:	2100      	movs	r1, #0
 80005b8:	f002 fe4e 	bl	8003258 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80005bc:	4b29      	ldr	r3, [pc, #164]	; (8000664 <SystemClock_Config+0xdc>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	4a29      	ldr	r2, [pc, #164]	; (8000668 <SystemClock_Config+0xe0>)
 80005c2:	401a      	ands	r2, r3
 80005c4:	4b27      	ldr	r3, [pc, #156]	; (8000664 <SystemClock_Config+0xdc>)
 80005c6:	2180      	movs	r1, #128	; 0x80
 80005c8:	0109      	lsls	r1, r1, #4
 80005ca:	430a      	orrs	r2, r1
 80005cc:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80005ce:	0021      	movs	r1, r4
 80005d0:	187b      	adds	r3, r7, r1
 80005d2:	2202      	movs	r2, #2
 80005d4:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80005d6:	187b      	adds	r3, r7, r1
 80005d8:	2201      	movs	r2, #1
 80005da:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80005dc:	187b      	adds	r3, r7, r1
 80005de:	2210      	movs	r2, #16
 80005e0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005e2:	187b      	adds	r3, r7, r1
 80005e4:	2202      	movs	r2, #2
 80005e6:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80005e8:	187b      	adds	r3, r7, r1
 80005ea:	2200      	movs	r2, #0
 80005ec:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_4;
 80005ee:	187b      	adds	r3, r7, r1
 80005f0:	2280      	movs	r2, #128	; 0x80
 80005f2:	02d2      	lsls	r2, r2, #11
 80005f4:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_2;
 80005f6:	187b      	adds	r3, r7, r1
 80005f8:	2280      	movs	r2, #128	; 0x80
 80005fa:	03d2      	lsls	r2, r2, #15
 80005fc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005fe:	187b      	adds	r3, r7, r1
 8000600:	0018      	movs	r0, r3
 8000602:	f000 fdc9 	bl	8001198 <HAL_RCC_OscConfig>
 8000606:	1e03      	subs	r3, r0, #0
 8000608:	d001      	beq.n	800060e <SystemClock_Config+0x86>
  {
    Error_Handler();
 800060a:	f000 f8bd 	bl	8000788 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800060e:	2124      	movs	r1, #36	; 0x24
 8000610:	187b      	adds	r3, r7, r1
 8000612:	220f      	movs	r2, #15
 8000614:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000616:	187b      	adds	r3, r7, r1
 8000618:	2203      	movs	r2, #3
 800061a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800061c:	187b      	adds	r3, r7, r1
 800061e:	2200      	movs	r2, #0
 8000620:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000622:	187b      	adds	r3, r7, r1
 8000624:	2200      	movs	r2, #0
 8000626:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000628:	187b      	adds	r3, r7, r1
 800062a:	2200      	movs	r2, #0
 800062c:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800062e:	187b      	adds	r3, r7, r1
 8000630:	2101      	movs	r1, #1
 8000632:	0018      	movs	r0, r3
 8000634:	f001 f974 	bl	8001920 <HAL_RCC_ClockConfig>
 8000638:	1e03      	subs	r3, r0, #0
 800063a:	d001      	beq.n	8000640 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 800063c:	f000 f8a4 	bl	8000788 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000640:	003b      	movs	r3, r7
 8000642:	2201      	movs	r2, #1
 8000644:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000646:	003b      	movs	r3, r7
 8000648:	2200      	movs	r2, #0
 800064a:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800064c:	003b      	movs	r3, r7
 800064e:	0018      	movs	r0, r3
 8000650:	f001 fb8a 	bl	8001d68 <HAL_RCCEx_PeriphCLKConfig>
 8000654:	1e03      	subs	r3, r0, #0
 8000656:	d001      	beq.n	800065c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000658:	f000 f896 	bl	8000788 <Error_Handler>
  }
}
 800065c:	46c0      	nop			; (mov r8, r8)
 800065e:	46bd      	mov	sp, r7
 8000660:	b01d      	add	sp, #116	; 0x74
 8000662:	bd90      	pop	{r4, r7, pc}
 8000664:	40007000 	.word	0x40007000
 8000668:	ffffe7ff 	.word	0xffffe7ff

0800066c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000670:	4b14      	ldr	r3, [pc, #80]	; (80006c4 <MX_USART1_UART_Init+0x58>)
 8000672:	4a15      	ldr	r2, [pc, #84]	; (80006c8 <MX_USART1_UART_Init+0x5c>)
 8000674:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000676:	4b13      	ldr	r3, [pc, #76]	; (80006c4 <MX_USART1_UART_Init+0x58>)
 8000678:	22e1      	movs	r2, #225	; 0xe1
 800067a:	0252      	lsls	r2, r2, #9
 800067c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800067e:	4b11      	ldr	r3, [pc, #68]	; (80006c4 <MX_USART1_UART_Init+0x58>)
 8000680:	2200      	movs	r2, #0
 8000682:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000684:	4b0f      	ldr	r3, [pc, #60]	; (80006c4 <MX_USART1_UART_Init+0x58>)
 8000686:	2200      	movs	r2, #0
 8000688:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800068a:	4b0e      	ldr	r3, [pc, #56]	; (80006c4 <MX_USART1_UART_Init+0x58>)
 800068c:	2200      	movs	r2, #0
 800068e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000690:	4b0c      	ldr	r3, [pc, #48]	; (80006c4 <MX_USART1_UART_Init+0x58>)
 8000692:	220c      	movs	r2, #12
 8000694:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000696:	4b0b      	ldr	r3, [pc, #44]	; (80006c4 <MX_USART1_UART_Init+0x58>)
 8000698:	2200      	movs	r2, #0
 800069a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800069c:	4b09      	ldr	r3, [pc, #36]	; (80006c4 <MX_USART1_UART_Init+0x58>)
 800069e:	2200      	movs	r2, #0
 80006a0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006a2:	4b08      	ldr	r3, [pc, #32]	; (80006c4 <MX_USART1_UART_Init+0x58>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006a8:	4b06      	ldr	r3, [pc, #24]	; (80006c4 <MX_USART1_UART_Init+0x58>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80006ae:	4b05      	ldr	r3, [pc, #20]	; (80006c4 <MX_USART1_UART_Init+0x58>)
 80006b0:	0018      	movs	r0, r3
 80006b2:	f001 fce7 	bl	8002084 <HAL_UART_Init>
 80006b6:	1e03      	subs	r3, r0, #0
 80006b8:	d001      	beq.n	80006be <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80006ba:	f000 f865 	bl	8000788 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80006be:	46c0      	nop			; (mov r8, r8)
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	20000028 	.word	0x20000028
 80006c8:	40013800 	.word	0x40013800

080006cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006cc:	b590      	push	{r4, r7, lr}
 80006ce:	b089      	sub	sp, #36	; 0x24
 80006d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006d2:	240c      	movs	r4, #12
 80006d4:	193b      	adds	r3, r7, r4
 80006d6:	0018      	movs	r0, r3
 80006d8:	2314      	movs	r3, #20
 80006da:	001a      	movs	r2, r3
 80006dc:	2100      	movs	r1, #0
 80006de:	f002 fdbb 	bl	8003258 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80006e2:	4b28      	ldr	r3, [pc, #160]	; (8000784 <MX_GPIO_Init+0xb8>)
 80006e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006e6:	4b27      	ldr	r3, [pc, #156]	; (8000784 <MX_GPIO_Init+0xb8>)
 80006e8:	2180      	movs	r1, #128	; 0x80
 80006ea:	430a      	orrs	r2, r1
 80006ec:	62da      	str	r2, [r3, #44]	; 0x2c
 80006ee:	4b25      	ldr	r3, [pc, #148]	; (8000784 <MX_GPIO_Init+0xb8>)
 80006f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006f2:	2280      	movs	r2, #128	; 0x80
 80006f4:	4013      	ands	r3, r2
 80006f6:	60bb      	str	r3, [r7, #8]
 80006f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006fa:	4b22      	ldr	r3, [pc, #136]	; (8000784 <MX_GPIO_Init+0xb8>)
 80006fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006fe:	4b21      	ldr	r3, [pc, #132]	; (8000784 <MX_GPIO_Init+0xb8>)
 8000700:	2101      	movs	r1, #1
 8000702:	430a      	orrs	r2, r1
 8000704:	62da      	str	r2, [r3, #44]	; 0x2c
 8000706:	4b1f      	ldr	r3, [pc, #124]	; (8000784 <MX_GPIO_Init+0xb8>)
 8000708:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800070a:	2201      	movs	r2, #1
 800070c:	4013      	ands	r3, r2
 800070e:	607b      	str	r3, [r7, #4]
 8000710:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BSP_LED_GPIO_Port, BSP_LED_Pin, GPIO_PIN_RESET);
 8000712:	23a0      	movs	r3, #160	; 0xa0
 8000714:	05db      	lsls	r3, r3, #23
 8000716:	2200      	movs	r2, #0
 8000718:	2120      	movs	r1, #32
 800071a:	0018      	movs	r0, r3
 800071c:	f000 fc82 	bl	8001024 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000720:	193b      	adds	r3, r7, r4
 8000722:	2201      	movs	r2, #1
 8000724:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000726:	193b      	adds	r3, r7, r4
 8000728:	2288      	movs	r2, #136	; 0x88
 800072a:	0352      	lsls	r2, r2, #13
 800072c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072e:	193b      	adds	r3, r7, r4
 8000730:	2200      	movs	r2, #0
 8000732:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000734:	193a      	adds	r2, r7, r4
 8000736:	23a0      	movs	r3, #160	; 0xa0
 8000738:	05db      	lsls	r3, r3, #23
 800073a:	0011      	movs	r1, r2
 800073c:	0018      	movs	r0, r3
 800073e:	f000 fafb 	bl	8000d38 <HAL_GPIO_Init>

  /*Configure GPIO pin : BSP_LED_Pin */
  GPIO_InitStruct.Pin = BSP_LED_Pin;
 8000742:	0021      	movs	r1, r4
 8000744:	187b      	adds	r3, r7, r1
 8000746:	2220      	movs	r2, #32
 8000748:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800074a:	187b      	adds	r3, r7, r1
 800074c:	2201      	movs	r2, #1
 800074e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000750:	187b      	adds	r3, r7, r1
 8000752:	2200      	movs	r2, #0
 8000754:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000756:	187b      	adds	r3, r7, r1
 8000758:	2200      	movs	r2, #0
 800075a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(BSP_LED_GPIO_Port, &GPIO_InitStruct);
 800075c:	187a      	adds	r2, r7, r1
 800075e:	23a0      	movs	r3, #160	; 0xa0
 8000760:	05db      	lsls	r3, r3, #23
 8000762:	0011      	movs	r1, r2
 8000764:	0018      	movs	r0, r3
 8000766:	f000 fae7 	bl	8000d38 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 800076a:	2200      	movs	r2, #0
 800076c:	2100      	movs	r1, #0
 800076e:	2005      	movs	r0, #5
 8000770:	f000 fa28 	bl	8000bc4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000774:	2005      	movs	r0, #5
 8000776:	f000 fa3a 	bl	8000bee <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800077a:	46c0      	nop			; (mov r8, r8)
 800077c:	46bd      	mov	sp, r7
 800077e:	b009      	add	sp, #36	; 0x24
 8000780:	bd90      	pop	{r4, r7, pc}
 8000782:	46c0      	nop			; (mov r8, r8)
 8000784:	40021000 	.word	0x40021000

08000788 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800078c:	b672      	cpsid	i
}
 800078e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000790:	e7fe      	b.n	8000790 <Error_Handler+0x8>
	...

08000794 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000798:	4b07      	ldr	r3, [pc, #28]	; (80007b8 <HAL_MspInit+0x24>)
 800079a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800079c:	4b06      	ldr	r3, [pc, #24]	; (80007b8 <HAL_MspInit+0x24>)
 800079e:	2101      	movs	r1, #1
 80007a0:	430a      	orrs	r2, r1
 80007a2:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80007a4:	4b04      	ldr	r3, [pc, #16]	; (80007b8 <HAL_MspInit+0x24>)
 80007a6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80007a8:	4b03      	ldr	r3, [pc, #12]	; (80007b8 <HAL_MspInit+0x24>)
 80007aa:	2180      	movs	r1, #128	; 0x80
 80007ac:	0549      	lsls	r1, r1, #21
 80007ae:	430a      	orrs	r2, r1
 80007b0:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007b2:	46c0      	nop			; (mov r8, r8)
 80007b4:	46bd      	mov	sp, r7
 80007b6:	bd80      	pop	{r7, pc}
 80007b8:	40021000 	.word	0x40021000

080007bc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007bc:	b590      	push	{r4, r7, lr}
 80007be:	b089      	sub	sp, #36	; 0x24
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007c4:	240c      	movs	r4, #12
 80007c6:	193b      	adds	r3, r7, r4
 80007c8:	0018      	movs	r0, r3
 80007ca:	2314      	movs	r3, #20
 80007cc:	001a      	movs	r2, r3
 80007ce:	2100      	movs	r1, #0
 80007d0:	f002 fd42 	bl	8003258 <memset>
  if(huart->Instance==USART1)
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	4a1c      	ldr	r2, [pc, #112]	; (800084c <HAL_UART_MspInit+0x90>)
 80007da:	4293      	cmp	r3, r2
 80007dc:	d132      	bne.n	8000844 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80007de:	4b1c      	ldr	r3, [pc, #112]	; (8000850 <HAL_UART_MspInit+0x94>)
 80007e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80007e2:	4b1b      	ldr	r3, [pc, #108]	; (8000850 <HAL_UART_MspInit+0x94>)
 80007e4:	2180      	movs	r1, #128	; 0x80
 80007e6:	01c9      	lsls	r1, r1, #7
 80007e8:	430a      	orrs	r2, r1
 80007ea:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ec:	4b18      	ldr	r3, [pc, #96]	; (8000850 <HAL_UART_MspInit+0x94>)
 80007ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80007f0:	4b17      	ldr	r3, [pc, #92]	; (8000850 <HAL_UART_MspInit+0x94>)
 80007f2:	2101      	movs	r1, #1
 80007f4:	430a      	orrs	r2, r1
 80007f6:	62da      	str	r2, [r3, #44]	; 0x2c
 80007f8:	4b15      	ldr	r3, [pc, #84]	; (8000850 <HAL_UART_MspInit+0x94>)
 80007fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007fc:	2201      	movs	r2, #1
 80007fe:	4013      	ands	r3, r2
 8000800:	60bb      	str	r3, [r7, #8]
 8000802:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = BSP_UART_TX_Pin|BSP_UART_RX_Pin;
 8000804:	193b      	adds	r3, r7, r4
 8000806:	22c0      	movs	r2, #192	; 0xc0
 8000808:	00d2      	lsls	r2, r2, #3
 800080a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800080c:	0021      	movs	r1, r4
 800080e:	187b      	adds	r3, r7, r1
 8000810:	2202      	movs	r2, #2
 8000812:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000814:	187b      	adds	r3, r7, r1
 8000816:	2200      	movs	r2, #0
 8000818:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800081a:	187b      	adds	r3, r7, r1
 800081c:	2203      	movs	r2, #3
 800081e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000820:	187b      	adds	r3, r7, r1
 8000822:	2204      	movs	r2, #4
 8000824:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000826:	187a      	adds	r2, r7, r1
 8000828:	23a0      	movs	r3, #160	; 0xa0
 800082a:	05db      	lsls	r3, r3, #23
 800082c:	0011      	movs	r1, r2
 800082e:	0018      	movs	r0, r3
 8000830:	f000 fa82 	bl	8000d38 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000834:	2200      	movs	r2, #0
 8000836:	2100      	movs	r1, #0
 8000838:	201b      	movs	r0, #27
 800083a:	f000 f9c3 	bl	8000bc4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800083e:	201b      	movs	r0, #27
 8000840:	f000 f9d5 	bl	8000bee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000844:	46c0      	nop			; (mov r8, r8)
 8000846:	46bd      	mov	sp, r7
 8000848:	b009      	add	sp, #36	; 0x24
 800084a:	bd90      	pop	{r4, r7, pc}
 800084c:	40013800 	.word	0x40013800
 8000850:	40021000 	.word	0x40021000

08000854 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000858:	e7fe      	b.n	8000858 <NMI_Handler+0x4>

0800085a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800085a:	b580      	push	{r7, lr}
 800085c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800085e:	e7fe      	b.n	800085e <HardFault_Handler+0x4>

08000860 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000864:	46c0      	nop			; (mov r8, r8)
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}

0800086a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800086a:	b580      	push	{r7, lr}
 800086c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800086e:	46c0      	nop			; (mov r8, r8)
 8000870:	46bd      	mov	sp, r7
 8000872:	bd80      	pop	{r7, pc}

08000874 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000878:	f000 f89c 	bl	80009b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800087c:	46c0      	nop			; (mov r8, r8)
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}

08000882 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and line 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8000882:	b580      	push	{r7, lr}
 8000884:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000886:	2001      	movs	r0, #1
 8000888:	f000 fc04 	bl	8001094 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 800088c:	46c0      	nop			; (mov r8, r8)
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
	...

08000894 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000898:	4b03      	ldr	r3, [pc, #12]	; (80008a8 <USART1_IRQHandler+0x14>)
 800089a:	0018      	movs	r0, r3
 800089c:	f001 fce6 	bl	800226c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80008a0:	46c0      	nop			; (mov r8, r8)
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	46c0      	nop			; (mov r8, r8)
 80008a8:	20000028 	.word	0x20000028

080008ac <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008b0:	46c0      	nop			; (mov r8, r8)
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
	...

080008b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 80008b8:	480d      	ldr	r0, [pc, #52]	; (80008f0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80008ba:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 80008bc:	f7ff fff6 	bl	80008ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008c0:	480c      	ldr	r0, [pc, #48]	; (80008f4 <LoopForever+0x6>)
  ldr r1, =_edata
 80008c2:	490d      	ldr	r1, [pc, #52]	; (80008f8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80008c4:	4a0d      	ldr	r2, [pc, #52]	; (80008fc <LoopForever+0xe>)
  movs r3, #0
 80008c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008c8:	e002      	b.n	80008d0 <LoopCopyDataInit>

080008ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008ce:	3304      	adds	r3, #4

080008d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008d4:	d3f9      	bcc.n	80008ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008d6:	4a0a      	ldr	r2, [pc, #40]	; (8000900 <LoopForever+0x12>)
  ldr r4, =_ebss
 80008d8:	4c0a      	ldr	r4, [pc, #40]	; (8000904 <LoopForever+0x16>)
  movs r3, #0
 80008da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008dc:	e001      	b.n	80008e2 <LoopFillZerobss>

080008de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008e0:	3204      	adds	r2, #4

080008e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008e4:	d3fb      	bcc.n	80008de <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80008e6:	f002 fcbf 	bl	8003268 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80008ea:	f7ff fde5 	bl	80004b8 <main>

080008ee <LoopForever>:

LoopForever:
    b LoopForever
 80008ee:	e7fe      	b.n	80008ee <LoopForever>
  ldr   r0, =_estack
 80008f0:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 80008f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008f8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80008fc:	08003384 	.word	0x08003384
  ldr r2, =_sbss
 8000900:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000904:	200000bc 	.word	0x200000bc

08000908 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000908:	e7fe      	b.n	8000908 <ADC1_COMP_IRQHandler>
	...

0800090c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000912:	1dfb      	adds	r3, r7, #7
 8000914:	2200      	movs	r2, #0
 8000916:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000918:	4b0b      	ldr	r3, [pc, #44]	; (8000948 <HAL_Init+0x3c>)
 800091a:	681a      	ldr	r2, [r3, #0]
 800091c:	4b0a      	ldr	r3, [pc, #40]	; (8000948 <HAL_Init+0x3c>)
 800091e:	2140      	movs	r1, #64	; 0x40
 8000920:	430a      	orrs	r2, r1
 8000922:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000924:	2000      	movs	r0, #0
 8000926:	f000 f811 	bl	800094c <HAL_InitTick>
 800092a:	1e03      	subs	r3, r0, #0
 800092c:	d003      	beq.n	8000936 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800092e:	1dfb      	adds	r3, r7, #7
 8000930:	2201      	movs	r2, #1
 8000932:	701a      	strb	r2, [r3, #0]
 8000934:	e001      	b.n	800093a <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000936:	f7ff ff2d 	bl	8000794 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800093a:	1dfb      	adds	r3, r7, #7
 800093c:	781b      	ldrb	r3, [r3, #0]
}
 800093e:	0018      	movs	r0, r3
 8000940:	46bd      	mov	sp, r7
 8000942:	b002      	add	sp, #8
 8000944:	bd80      	pop	{r7, pc}
 8000946:	46c0      	nop			; (mov r8, r8)
 8000948:	40022000 	.word	0x40022000

0800094c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800094c:	b590      	push	{r4, r7, lr}
 800094e:	b083      	sub	sp, #12
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000954:	4b14      	ldr	r3, [pc, #80]	; (80009a8 <HAL_InitTick+0x5c>)
 8000956:	681c      	ldr	r4, [r3, #0]
 8000958:	4b14      	ldr	r3, [pc, #80]	; (80009ac <HAL_InitTick+0x60>)
 800095a:	781b      	ldrb	r3, [r3, #0]
 800095c:	0019      	movs	r1, r3
 800095e:	23fa      	movs	r3, #250	; 0xfa
 8000960:	0098      	lsls	r0, r3, #2
 8000962:	f7ff fbd9 	bl	8000118 <__udivsi3>
 8000966:	0003      	movs	r3, r0
 8000968:	0019      	movs	r1, r3
 800096a:	0020      	movs	r0, r4
 800096c:	f7ff fbd4 	bl	8000118 <__udivsi3>
 8000970:	0003      	movs	r3, r0
 8000972:	0018      	movs	r0, r3
 8000974:	f000 f94b 	bl	8000c0e <HAL_SYSTICK_Config>
 8000978:	1e03      	subs	r3, r0, #0
 800097a:	d001      	beq.n	8000980 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800097c:	2301      	movs	r3, #1
 800097e:	e00f      	b.n	80009a0 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	2b03      	cmp	r3, #3
 8000984:	d80b      	bhi.n	800099e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000986:	6879      	ldr	r1, [r7, #4]
 8000988:	2301      	movs	r3, #1
 800098a:	425b      	negs	r3, r3
 800098c:	2200      	movs	r2, #0
 800098e:	0018      	movs	r0, r3
 8000990:	f000 f918 	bl	8000bc4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000994:	4b06      	ldr	r3, [pc, #24]	; (80009b0 <HAL_InitTick+0x64>)
 8000996:	687a      	ldr	r2, [r7, #4]
 8000998:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800099a:	2300      	movs	r3, #0
 800099c:	e000      	b.n	80009a0 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800099e:	2301      	movs	r3, #1
}
 80009a0:	0018      	movs	r0, r3
 80009a2:	46bd      	mov	sp, r7
 80009a4:	b003      	add	sp, #12
 80009a6:	bd90      	pop	{r4, r7, pc}
 80009a8:	20000000 	.word	0x20000000
 80009ac:	20000008 	.word	0x20000008
 80009b0:	20000004 	.word	0x20000004

080009b4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009b8:	4b05      	ldr	r3, [pc, #20]	; (80009d0 <HAL_IncTick+0x1c>)
 80009ba:	781b      	ldrb	r3, [r3, #0]
 80009bc:	001a      	movs	r2, r3
 80009be:	4b05      	ldr	r3, [pc, #20]	; (80009d4 <HAL_IncTick+0x20>)
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	18d2      	adds	r2, r2, r3
 80009c4:	4b03      	ldr	r3, [pc, #12]	; (80009d4 <HAL_IncTick+0x20>)
 80009c6:	601a      	str	r2, [r3, #0]
}
 80009c8:	46c0      	nop			; (mov r8, r8)
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	46c0      	nop			; (mov r8, r8)
 80009d0:	20000008 	.word	0x20000008
 80009d4:	200000b8 	.word	0x200000b8

080009d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	af00      	add	r7, sp, #0
  return uwTick;
 80009dc:	4b02      	ldr	r3, [pc, #8]	; (80009e8 <HAL_GetTick+0x10>)
 80009de:	681b      	ldr	r3, [r3, #0]
}
 80009e0:	0018      	movs	r0, r3
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	46c0      	nop			; (mov r8, r8)
 80009e8:	200000b8 	.word	0x200000b8

080009ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b084      	sub	sp, #16
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80009f4:	f7ff fff0 	bl	80009d8 <HAL_GetTick>
 80009f8:	0003      	movs	r3, r0
 80009fa:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a00:	68fb      	ldr	r3, [r7, #12]
 8000a02:	3301      	adds	r3, #1
 8000a04:	d005      	beq.n	8000a12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a06:	4b0a      	ldr	r3, [pc, #40]	; (8000a30 <HAL_Delay+0x44>)
 8000a08:	781b      	ldrb	r3, [r3, #0]
 8000a0a:	001a      	movs	r2, r3
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	189b      	adds	r3, r3, r2
 8000a10:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000a12:	46c0      	nop			; (mov r8, r8)
 8000a14:	f7ff ffe0 	bl	80009d8 <HAL_GetTick>
 8000a18:	0002      	movs	r2, r0
 8000a1a:	68bb      	ldr	r3, [r7, #8]
 8000a1c:	1ad3      	subs	r3, r2, r3
 8000a1e:	68fa      	ldr	r2, [r7, #12]
 8000a20:	429a      	cmp	r2, r3
 8000a22:	d8f7      	bhi.n	8000a14 <HAL_Delay+0x28>
  {
  }
}
 8000a24:	46c0      	nop			; (mov r8, r8)
 8000a26:	46c0      	nop			; (mov r8, r8)
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	b004      	add	sp, #16
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	46c0      	nop			; (mov r8, r8)
 8000a30:	20000008 	.word	0x20000008

08000a34 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
 8000a38:	4b04      	ldr	r3, [pc, #16]	; (8000a4c <HAL_SuspendTick+0x18>)
 8000a3a:	681a      	ldr	r2, [r3, #0]
 8000a3c:	4b03      	ldr	r3, [pc, #12]	; (8000a4c <HAL_SuspendTick+0x18>)
 8000a3e:	2102      	movs	r1, #2
 8000a40:	438a      	bics	r2, r1
 8000a42:	601a      	str	r2, [r3, #0]
}
 8000a44:	46c0      	nop			; (mov r8, r8)
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	46c0      	nop			; (mov r8, r8)
 8000a4c:	e000e010 	.word	0xe000e010

08000a50 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
 8000a54:	4b04      	ldr	r3, [pc, #16]	; (8000a68 <HAL_ResumeTick+0x18>)
 8000a56:	681a      	ldr	r2, [r3, #0]
 8000a58:	4b03      	ldr	r3, [pc, #12]	; (8000a68 <HAL_ResumeTick+0x18>)
 8000a5a:	2102      	movs	r1, #2
 8000a5c:	430a      	orrs	r2, r1
 8000a5e:	601a      	str	r2, [r3, #0]
}
 8000a60:	46c0      	nop			; (mov r8, r8)
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	46c0      	nop			; (mov r8, r8)
 8000a68:	e000e010 	.word	0xe000e010

08000a6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b082      	sub	sp, #8
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	0002      	movs	r2, r0
 8000a74:	1dfb      	adds	r3, r7, #7
 8000a76:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000a78:	1dfb      	adds	r3, r7, #7
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	2b7f      	cmp	r3, #127	; 0x7f
 8000a7e:	d809      	bhi.n	8000a94 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a80:	1dfb      	adds	r3, r7, #7
 8000a82:	781b      	ldrb	r3, [r3, #0]
 8000a84:	001a      	movs	r2, r3
 8000a86:	231f      	movs	r3, #31
 8000a88:	401a      	ands	r2, r3
 8000a8a:	4b04      	ldr	r3, [pc, #16]	; (8000a9c <__NVIC_EnableIRQ+0x30>)
 8000a8c:	2101      	movs	r1, #1
 8000a8e:	4091      	lsls	r1, r2
 8000a90:	000a      	movs	r2, r1
 8000a92:	601a      	str	r2, [r3, #0]
  }
}
 8000a94:	46c0      	nop			; (mov r8, r8)
 8000a96:	46bd      	mov	sp, r7
 8000a98:	b002      	add	sp, #8
 8000a9a:	bd80      	pop	{r7, pc}
 8000a9c:	e000e100 	.word	0xe000e100

08000aa0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000aa0:	b590      	push	{r4, r7, lr}
 8000aa2:	b083      	sub	sp, #12
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	0002      	movs	r2, r0
 8000aa8:	6039      	str	r1, [r7, #0]
 8000aaa:	1dfb      	adds	r3, r7, #7
 8000aac:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000aae:	1dfb      	adds	r3, r7, #7
 8000ab0:	781b      	ldrb	r3, [r3, #0]
 8000ab2:	2b7f      	cmp	r3, #127	; 0x7f
 8000ab4:	d828      	bhi.n	8000b08 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ab6:	4a2f      	ldr	r2, [pc, #188]	; (8000b74 <__NVIC_SetPriority+0xd4>)
 8000ab8:	1dfb      	adds	r3, r7, #7
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	b25b      	sxtb	r3, r3
 8000abe:	089b      	lsrs	r3, r3, #2
 8000ac0:	33c0      	adds	r3, #192	; 0xc0
 8000ac2:	009b      	lsls	r3, r3, #2
 8000ac4:	589b      	ldr	r3, [r3, r2]
 8000ac6:	1dfa      	adds	r2, r7, #7
 8000ac8:	7812      	ldrb	r2, [r2, #0]
 8000aca:	0011      	movs	r1, r2
 8000acc:	2203      	movs	r2, #3
 8000ace:	400a      	ands	r2, r1
 8000ad0:	00d2      	lsls	r2, r2, #3
 8000ad2:	21ff      	movs	r1, #255	; 0xff
 8000ad4:	4091      	lsls	r1, r2
 8000ad6:	000a      	movs	r2, r1
 8000ad8:	43d2      	mvns	r2, r2
 8000ada:	401a      	ands	r2, r3
 8000adc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000ade:	683b      	ldr	r3, [r7, #0]
 8000ae0:	019b      	lsls	r3, r3, #6
 8000ae2:	22ff      	movs	r2, #255	; 0xff
 8000ae4:	401a      	ands	r2, r3
 8000ae6:	1dfb      	adds	r3, r7, #7
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	0018      	movs	r0, r3
 8000aec:	2303      	movs	r3, #3
 8000aee:	4003      	ands	r3, r0
 8000af0:	00db      	lsls	r3, r3, #3
 8000af2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000af4:	481f      	ldr	r0, [pc, #124]	; (8000b74 <__NVIC_SetPriority+0xd4>)
 8000af6:	1dfb      	adds	r3, r7, #7
 8000af8:	781b      	ldrb	r3, [r3, #0]
 8000afa:	b25b      	sxtb	r3, r3
 8000afc:	089b      	lsrs	r3, r3, #2
 8000afe:	430a      	orrs	r2, r1
 8000b00:	33c0      	adds	r3, #192	; 0xc0
 8000b02:	009b      	lsls	r3, r3, #2
 8000b04:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000b06:	e031      	b.n	8000b6c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b08:	4a1b      	ldr	r2, [pc, #108]	; (8000b78 <__NVIC_SetPriority+0xd8>)
 8000b0a:	1dfb      	adds	r3, r7, #7
 8000b0c:	781b      	ldrb	r3, [r3, #0]
 8000b0e:	0019      	movs	r1, r3
 8000b10:	230f      	movs	r3, #15
 8000b12:	400b      	ands	r3, r1
 8000b14:	3b08      	subs	r3, #8
 8000b16:	089b      	lsrs	r3, r3, #2
 8000b18:	3306      	adds	r3, #6
 8000b1a:	009b      	lsls	r3, r3, #2
 8000b1c:	18d3      	adds	r3, r2, r3
 8000b1e:	3304      	adds	r3, #4
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	1dfa      	adds	r2, r7, #7
 8000b24:	7812      	ldrb	r2, [r2, #0]
 8000b26:	0011      	movs	r1, r2
 8000b28:	2203      	movs	r2, #3
 8000b2a:	400a      	ands	r2, r1
 8000b2c:	00d2      	lsls	r2, r2, #3
 8000b2e:	21ff      	movs	r1, #255	; 0xff
 8000b30:	4091      	lsls	r1, r2
 8000b32:	000a      	movs	r2, r1
 8000b34:	43d2      	mvns	r2, r2
 8000b36:	401a      	ands	r2, r3
 8000b38:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b3a:	683b      	ldr	r3, [r7, #0]
 8000b3c:	019b      	lsls	r3, r3, #6
 8000b3e:	22ff      	movs	r2, #255	; 0xff
 8000b40:	401a      	ands	r2, r3
 8000b42:	1dfb      	adds	r3, r7, #7
 8000b44:	781b      	ldrb	r3, [r3, #0]
 8000b46:	0018      	movs	r0, r3
 8000b48:	2303      	movs	r3, #3
 8000b4a:	4003      	ands	r3, r0
 8000b4c:	00db      	lsls	r3, r3, #3
 8000b4e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b50:	4809      	ldr	r0, [pc, #36]	; (8000b78 <__NVIC_SetPriority+0xd8>)
 8000b52:	1dfb      	adds	r3, r7, #7
 8000b54:	781b      	ldrb	r3, [r3, #0]
 8000b56:	001c      	movs	r4, r3
 8000b58:	230f      	movs	r3, #15
 8000b5a:	4023      	ands	r3, r4
 8000b5c:	3b08      	subs	r3, #8
 8000b5e:	089b      	lsrs	r3, r3, #2
 8000b60:	430a      	orrs	r2, r1
 8000b62:	3306      	adds	r3, #6
 8000b64:	009b      	lsls	r3, r3, #2
 8000b66:	18c3      	adds	r3, r0, r3
 8000b68:	3304      	adds	r3, #4
 8000b6a:	601a      	str	r2, [r3, #0]
}
 8000b6c:	46c0      	nop			; (mov r8, r8)
 8000b6e:	46bd      	mov	sp, r7
 8000b70:	b003      	add	sp, #12
 8000b72:	bd90      	pop	{r4, r7, pc}
 8000b74:	e000e100 	.word	0xe000e100
 8000b78:	e000ed00 	.word	0xe000ed00

08000b7c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b082      	sub	sp, #8
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	1e5a      	subs	r2, r3, #1
 8000b88:	2380      	movs	r3, #128	; 0x80
 8000b8a:	045b      	lsls	r3, r3, #17
 8000b8c:	429a      	cmp	r2, r3
 8000b8e:	d301      	bcc.n	8000b94 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b90:	2301      	movs	r3, #1
 8000b92:	e010      	b.n	8000bb6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b94:	4b0a      	ldr	r3, [pc, #40]	; (8000bc0 <SysTick_Config+0x44>)
 8000b96:	687a      	ldr	r2, [r7, #4]
 8000b98:	3a01      	subs	r2, #1
 8000b9a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b9c:	2301      	movs	r3, #1
 8000b9e:	425b      	negs	r3, r3
 8000ba0:	2103      	movs	r1, #3
 8000ba2:	0018      	movs	r0, r3
 8000ba4:	f7ff ff7c 	bl	8000aa0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ba8:	4b05      	ldr	r3, [pc, #20]	; (8000bc0 <SysTick_Config+0x44>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000bae:	4b04      	ldr	r3, [pc, #16]	; (8000bc0 <SysTick_Config+0x44>)
 8000bb0:	2207      	movs	r2, #7
 8000bb2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000bb4:	2300      	movs	r3, #0
}
 8000bb6:	0018      	movs	r0, r3
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	b002      	add	sp, #8
 8000bbc:	bd80      	pop	{r7, pc}
 8000bbe:	46c0      	nop			; (mov r8, r8)
 8000bc0:	e000e010 	.word	0xe000e010

08000bc4 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b084      	sub	sp, #16
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	60b9      	str	r1, [r7, #8]
 8000bcc:	607a      	str	r2, [r7, #4]
 8000bce:	210f      	movs	r1, #15
 8000bd0:	187b      	adds	r3, r7, r1
 8000bd2:	1c02      	adds	r2, r0, #0
 8000bd4:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000bd6:	68ba      	ldr	r2, [r7, #8]
 8000bd8:	187b      	adds	r3, r7, r1
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	b25b      	sxtb	r3, r3
 8000bde:	0011      	movs	r1, r2
 8000be0:	0018      	movs	r0, r3
 8000be2:	f7ff ff5d 	bl	8000aa0 <__NVIC_SetPriority>
}
 8000be6:	46c0      	nop			; (mov r8, r8)
 8000be8:	46bd      	mov	sp, r7
 8000bea:	b004      	add	sp, #16
 8000bec:	bd80      	pop	{r7, pc}

08000bee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bee:	b580      	push	{r7, lr}
 8000bf0:	b082      	sub	sp, #8
 8000bf2:	af00      	add	r7, sp, #0
 8000bf4:	0002      	movs	r2, r0
 8000bf6:	1dfb      	adds	r3, r7, #7
 8000bf8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000bfa:	1dfb      	adds	r3, r7, #7
 8000bfc:	781b      	ldrb	r3, [r3, #0]
 8000bfe:	b25b      	sxtb	r3, r3
 8000c00:	0018      	movs	r0, r3
 8000c02:	f7ff ff33 	bl	8000a6c <__NVIC_EnableIRQ>
}
 8000c06:	46c0      	nop			; (mov r8, r8)
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	b002      	add	sp, #8
 8000c0c:	bd80      	pop	{r7, pc}

08000c0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c0e:	b580      	push	{r7, lr}
 8000c10:	b082      	sub	sp, #8
 8000c12:	af00      	add	r7, sp, #0
 8000c14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	0018      	movs	r0, r3
 8000c1a:	f7ff ffaf 	bl	8000b7c <SysTick_Config>
 8000c1e:	0003      	movs	r3, r0
}
 8000c20:	0018      	movs	r0, r3
 8000c22:	46bd      	mov	sp, r7
 8000c24:	b002      	add	sp, #8
 8000c26:	bd80      	pop	{r7, pc}

08000c28 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b084      	sub	sp, #16
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000c30:	230f      	movs	r3, #15
 8000c32:	18fb      	adds	r3, r7, r3
 8000c34:	2200      	movs	r2, #0
 8000c36:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	2225      	movs	r2, #37	; 0x25
 8000c3c:	5c9b      	ldrb	r3, [r3, r2]
 8000c3e:	b2db      	uxtb	r3, r3
 8000c40:	2b02      	cmp	r3, #2
 8000c42:	d008      	beq.n	8000c56 <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	2204      	movs	r2, #4
 8000c48:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	2224      	movs	r2, #36	; 0x24
 8000c4e:	2100      	movs	r1, #0
 8000c50:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8000c52:	2301      	movs	r3, #1
 8000c54:	e024      	b.n	8000ca0 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	681a      	ldr	r2, [r3, #0]
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	210e      	movs	r1, #14
 8000c62:	438a      	bics	r2, r1
 8000c64:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	681a      	ldr	r2, [r3, #0]
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	2101      	movs	r1, #1
 8000c72:	438a      	bics	r2, r1
 8000c74:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c7a:	221c      	movs	r2, #28
 8000c7c:	401a      	ands	r2, r3
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c82:	2101      	movs	r1, #1
 8000c84:	4091      	lsls	r1, r2
 8000c86:	000a      	movs	r2, r1
 8000c88:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	2225      	movs	r2, #37	; 0x25
 8000c8e:	2101      	movs	r1, #1
 8000c90:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	2224      	movs	r2, #36	; 0x24
 8000c96:	2100      	movs	r1, #0
 8000c98:	5499      	strb	r1, [r3, r2]

    return status;
 8000c9a:	230f      	movs	r3, #15
 8000c9c:	18fb      	adds	r3, r7, r3
 8000c9e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8000ca0:	0018      	movs	r0, r3
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	b004      	add	sp, #16
 8000ca6:	bd80      	pop	{r7, pc}

08000ca8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b084      	sub	sp, #16
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000cb0:	210f      	movs	r1, #15
 8000cb2:	187b      	adds	r3, r7, r1
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	2225      	movs	r2, #37	; 0x25
 8000cbc:	5c9b      	ldrb	r3, [r3, r2]
 8000cbe:	b2db      	uxtb	r3, r3
 8000cc0:	2b02      	cmp	r3, #2
 8000cc2:	d006      	beq.n	8000cd2 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	2204      	movs	r2, #4
 8000cc8:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8000cca:	187b      	adds	r3, r7, r1
 8000ccc:	2201      	movs	r2, #1
 8000cce:	701a      	strb	r2, [r3, #0]
 8000cd0:	e02a      	b.n	8000d28 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	681a      	ldr	r2, [r3, #0]
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	210e      	movs	r1, #14
 8000cde:	438a      	bics	r2, r1
 8000ce0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	681a      	ldr	r2, [r3, #0]
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	2101      	movs	r1, #1
 8000cee:	438a      	bics	r2, r1
 8000cf0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000cf6:	221c      	movs	r2, #28
 8000cf8:	401a      	ands	r2, r3
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cfe:	2101      	movs	r1, #1
 8000d00:	4091      	lsls	r1, r2
 8000d02:	000a      	movs	r2, r1
 8000d04:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	2225      	movs	r2, #37	; 0x25
 8000d0a:	2101      	movs	r1, #1
 8000d0c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	2224      	movs	r2, #36	; 0x24
 8000d12:	2100      	movs	r1, #0
 8000d14:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000d16:	687b      	ldr	r3, [r7, #4]
 8000d18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d004      	beq.n	8000d28 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d22:	687a      	ldr	r2, [r7, #4]
 8000d24:	0010      	movs	r0, r2
 8000d26:	4798      	blx	r3
    }
  }
  return status;
 8000d28:	230f      	movs	r3, #15
 8000d2a:	18fb      	adds	r3, r7, r3
 8000d2c:	781b      	ldrb	r3, [r3, #0]
}
 8000d2e:	0018      	movs	r0, r3
 8000d30:	46bd      	mov	sp, r7
 8000d32:	b004      	add	sp, #16
 8000d34:	bd80      	pop	{r7, pc}
	...

08000d38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b086      	sub	sp, #24
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
 8000d40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000d42:	2300      	movs	r3, #0
 8000d44:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000d46:	2300      	movs	r3, #0
 8000d48:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000d4e:	e14f      	b.n	8000ff0 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000d50:	683b      	ldr	r3, [r7, #0]
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	2101      	movs	r1, #1
 8000d56:	697a      	ldr	r2, [r7, #20]
 8000d58:	4091      	lsls	r1, r2
 8000d5a:	000a      	movs	r2, r1
 8000d5c:	4013      	ands	r3, r2
 8000d5e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d100      	bne.n	8000d68 <HAL_GPIO_Init+0x30>
 8000d66:	e140      	b.n	8000fea <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000d68:	683b      	ldr	r3, [r7, #0]
 8000d6a:	685b      	ldr	r3, [r3, #4]
 8000d6c:	2203      	movs	r2, #3
 8000d6e:	4013      	ands	r3, r2
 8000d70:	2b01      	cmp	r3, #1
 8000d72:	d005      	beq.n	8000d80 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000d74:	683b      	ldr	r3, [r7, #0]
 8000d76:	685b      	ldr	r3, [r3, #4]
 8000d78:	2203      	movs	r2, #3
 8000d7a:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000d7c:	2b02      	cmp	r3, #2
 8000d7e:	d130      	bne.n	8000de2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	689b      	ldr	r3, [r3, #8]
 8000d84:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000d86:	697b      	ldr	r3, [r7, #20]
 8000d88:	005b      	lsls	r3, r3, #1
 8000d8a:	2203      	movs	r2, #3
 8000d8c:	409a      	lsls	r2, r3
 8000d8e:	0013      	movs	r3, r2
 8000d90:	43da      	mvns	r2, r3
 8000d92:	693b      	ldr	r3, [r7, #16]
 8000d94:	4013      	ands	r3, r2
 8000d96:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000d98:	683b      	ldr	r3, [r7, #0]
 8000d9a:	68da      	ldr	r2, [r3, #12]
 8000d9c:	697b      	ldr	r3, [r7, #20]
 8000d9e:	005b      	lsls	r3, r3, #1
 8000da0:	409a      	lsls	r2, r3
 8000da2:	0013      	movs	r3, r2
 8000da4:	693a      	ldr	r2, [r7, #16]
 8000da6:	4313      	orrs	r3, r2
 8000da8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	693a      	ldr	r2, [r7, #16]
 8000dae:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	685b      	ldr	r3, [r3, #4]
 8000db4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000db6:	2201      	movs	r2, #1
 8000db8:	697b      	ldr	r3, [r7, #20]
 8000dba:	409a      	lsls	r2, r3
 8000dbc:	0013      	movs	r3, r2
 8000dbe:	43da      	mvns	r2, r3
 8000dc0:	693b      	ldr	r3, [r7, #16]
 8000dc2:	4013      	ands	r3, r2
 8000dc4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000dc6:	683b      	ldr	r3, [r7, #0]
 8000dc8:	685b      	ldr	r3, [r3, #4]
 8000dca:	091b      	lsrs	r3, r3, #4
 8000dcc:	2201      	movs	r2, #1
 8000dce:	401a      	ands	r2, r3
 8000dd0:	697b      	ldr	r3, [r7, #20]
 8000dd2:	409a      	lsls	r2, r3
 8000dd4:	0013      	movs	r3, r2
 8000dd6:	693a      	ldr	r2, [r7, #16]
 8000dd8:	4313      	orrs	r3, r2
 8000dda:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	693a      	ldr	r2, [r7, #16]
 8000de0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	685b      	ldr	r3, [r3, #4]
 8000de6:	2203      	movs	r2, #3
 8000de8:	4013      	ands	r3, r2
 8000dea:	2b03      	cmp	r3, #3
 8000dec:	d017      	beq.n	8000e1e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	68db      	ldr	r3, [r3, #12]
 8000df2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000df4:	697b      	ldr	r3, [r7, #20]
 8000df6:	005b      	lsls	r3, r3, #1
 8000df8:	2203      	movs	r2, #3
 8000dfa:	409a      	lsls	r2, r3
 8000dfc:	0013      	movs	r3, r2
 8000dfe:	43da      	mvns	r2, r3
 8000e00:	693b      	ldr	r3, [r7, #16]
 8000e02:	4013      	ands	r3, r2
 8000e04:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e06:	683b      	ldr	r3, [r7, #0]
 8000e08:	689a      	ldr	r2, [r3, #8]
 8000e0a:	697b      	ldr	r3, [r7, #20]
 8000e0c:	005b      	lsls	r3, r3, #1
 8000e0e:	409a      	lsls	r2, r3
 8000e10:	0013      	movs	r3, r2
 8000e12:	693a      	ldr	r2, [r7, #16]
 8000e14:	4313      	orrs	r3, r2
 8000e16:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	693a      	ldr	r2, [r7, #16]
 8000e1c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000e1e:	683b      	ldr	r3, [r7, #0]
 8000e20:	685b      	ldr	r3, [r3, #4]
 8000e22:	2203      	movs	r2, #3
 8000e24:	4013      	ands	r3, r2
 8000e26:	2b02      	cmp	r3, #2
 8000e28:	d123      	bne.n	8000e72 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e2a:	697b      	ldr	r3, [r7, #20]
 8000e2c:	08da      	lsrs	r2, r3, #3
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	3208      	adds	r2, #8
 8000e32:	0092      	lsls	r2, r2, #2
 8000e34:	58d3      	ldr	r3, [r2, r3]
 8000e36:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000e38:	697b      	ldr	r3, [r7, #20]
 8000e3a:	2207      	movs	r2, #7
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	009b      	lsls	r3, r3, #2
 8000e40:	220f      	movs	r2, #15
 8000e42:	409a      	lsls	r2, r3
 8000e44:	0013      	movs	r3, r2
 8000e46:	43da      	mvns	r2, r3
 8000e48:	693b      	ldr	r3, [r7, #16]
 8000e4a:	4013      	ands	r3, r2
 8000e4c:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	691a      	ldr	r2, [r3, #16]
 8000e52:	697b      	ldr	r3, [r7, #20]
 8000e54:	2107      	movs	r1, #7
 8000e56:	400b      	ands	r3, r1
 8000e58:	009b      	lsls	r3, r3, #2
 8000e5a:	409a      	lsls	r2, r3
 8000e5c:	0013      	movs	r3, r2
 8000e5e:	693a      	ldr	r2, [r7, #16]
 8000e60:	4313      	orrs	r3, r2
 8000e62:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000e64:	697b      	ldr	r3, [r7, #20]
 8000e66:	08da      	lsrs	r2, r3, #3
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	3208      	adds	r2, #8
 8000e6c:	0092      	lsls	r2, r2, #2
 8000e6e:	6939      	ldr	r1, [r7, #16]
 8000e70:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	005b      	lsls	r3, r3, #1
 8000e7c:	2203      	movs	r2, #3
 8000e7e:	409a      	lsls	r2, r3
 8000e80:	0013      	movs	r3, r2
 8000e82:	43da      	mvns	r2, r3
 8000e84:	693b      	ldr	r3, [r7, #16]
 8000e86:	4013      	ands	r3, r2
 8000e88:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	685b      	ldr	r3, [r3, #4]
 8000e8e:	2203      	movs	r2, #3
 8000e90:	401a      	ands	r2, r3
 8000e92:	697b      	ldr	r3, [r7, #20]
 8000e94:	005b      	lsls	r3, r3, #1
 8000e96:	409a      	lsls	r2, r3
 8000e98:	0013      	movs	r3, r2
 8000e9a:	693a      	ldr	r2, [r7, #16]
 8000e9c:	4313      	orrs	r3, r2
 8000e9e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	693a      	ldr	r2, [r7, #16]
 8000ea4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	685a      	ldr	r2, [r3, #4]
 8000eaa:	23c0      	movs	r3, #192	; 0xc0
 8000eac:	029b      	lsls	r3, r3, #10
 8000eae:	4013      	ands	r3, r2
 8000eb0:	d100      	bne.n	8000eb4 <HAL_GPIO_Init+0x17c>
 8000eb2:	e09a      	b.n	8000fea <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eb4:	4b54      	ldr	r3, [pc, #336]	; (8001008 <HAL_GPIO_Init+0x2d0>)
 8000eb6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000eb8:	4b53      	ldr	r3, [pc, #332]	; (8001008 <HAL_GPIO_Init+0x2d0>)
 8000eba:	2101      	movs	r1, #1
 8000ebc:	430a      	orrs	r2, r1
 8000ebe:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8000ec0:	4a52      	ldr	r2, [pc, #328]	; (800100c <HAL_GPIO_Init+0x2d4>)
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	089b      	lsrs	r3, r3, #2
 8000ec6:	3302      	adds	r3, #2
 8000ec8:	009b      	lsls	r3, r3, #2
 8000eca:	589b      	ldr	r3, [r3, r2]
 8000ecc:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8000ece:	697b      	ldr	r3, [r7, #20]
 8000ed0:	2203      	movs	r2, #3
 8000ed2:	4013      	ands	r3, r2
 8000ed4:	009b      	lsls	r3, r3, #2
 8000ed6:	220f      	movs	r2, #15
 8000ed8:	409a      	lsls	r2, r3
 8000eda:	0013      	movs	r3, r2
 8000edc:	43da      	mvns	r2, r3
 8000ede:	693b      	ldr	r3, [r7, #16]
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000ee4:	687a      	ldr	r2, [r7, #4]
 8000ee6:	23a0      	movs	r3, #160	; 0xa0
 8000ee8:	05db      	lsls	r3, r3, #23
 8000eea:	429a      	cmp	r2, r3
 8000eec:	d019      	beq.n	8000f22 <HAL_GPIO_Init+0x1ea>
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	4a47      	ldr	r2, [pc, #284]	; (8001010 <HAL_GPIO_Init+0x2d8>)
 8000ef2:	4293      	cmp	r3, r2
 8000ef4:	d013      	beq.n	8000f1e <HAL_GPIO_Init+0x1e6>
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	4a46      	ldr	r2, [pc, #280]	; (8001014 <HAL_GPIO_Init+0x2dc>)
 8000efa:	4293      	cmp	r3, r2
 8000efc:	d00d      	beq.n	8000f1a <HAL_GPIO_Init+0x1e2>
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	4a45      	ldr	r2, [pc, #276]	; (8001018 <HAL_GPIO_Init+0x2e0>)
 8000f02:	4293      	cmp	r3, r2
 8000f04:	d007      	beq.n	8000f16 <HAL_GPIO_Init+0x1de>
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	4a44      	ldr	r2, [pc, #272]	; (800101c <HAL_GPIO_Init+0x2e4>)
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d101      	bne.n	8000f12 <HAL_GPIO_Init+0x1da>
 8000f0e:	2305      	movs	r3, #5
 8000f10:	e008      	b.n	8000f24 <HAL_GPIO_Init+0x1ec>
 8000f12:	2306      	movs	r3, #6
 8000f14:	e006      	b.n	8000f24 <HAL_GPIO_Init+0x1ec>
 8000f16:	2303      	movs	r3, #3
 8000f18:	e004      	b.n	8000f24 <HAL_GPIO_Init+0x1ec>
 8000f1a:	2302      	movs	r3, #2
 8000f1c:	e002      	b.n	8000f24 <HAL_GPIO_Init+0x1ec>
 8000f1e:	2301      	movs	r3, #1
 8000f20:	e000      	b.n	8000f24 <HAL_GPIO_Init+0x1ec>
 8000f22:	2300      	movs	r3, #0
 8000f24:	697a      	ldr	r2, [r7, #20]
 8000f26:	2103      	movs	r1, #3
 8000f28:	400a      	ands	r2, r1
 8000f2a:	0092      	lsls	r2, r2, #2
 8000f2c:	4093      	lsls	r3, r2
 8000f2e:	693a      	ldr	r2, [r7, #16]
 8000f30:	4313      	orrs	r3, r2
 8000f32:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000f34:	4935      	ldr	r1, [pc, #212]	; (800100c <HAL_GPIO_Init+0x2d4>)
 8000f36:	697b      	ldr	r3, [r7, #20]
 8000f38:	089b      	lsrs	r3, r3, #2
 8000f3a:	3302      	adds	r3, #2
 8000f3c:	009b      	lsls	r3, r3, #2
 8000f3e:	693a      	ldr	r2, [r7, #16]
 8000f40:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000f42:	4b37      	ldr	r3, [pc, #220]	; (8001020 <HAL_GPIO_Init+0x2e8>)
 8000f44:	689b      	ldr	r3, [r3, #8]
 8000f46:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000f48:	68fb      	ldr	r3, [r7, #12]
 8000f4a:	43da      	mvns	r2, r3
 8000f4c:	693b      	ldr	r3, [r7, #16]
 8000f4e:	4013      	ands	r3, r2
 8000f50:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000f52:	683b      	ldr	r3, [r7, #0]
 8000f54:	685a      	ldr	r2, [r3, #4]
 8000f56:	2380      	movs	r3, #128	; 0x80
 8000f58:	035b      	lsls	r3, r3, #13
 8000f5a:	4013      	ands	r3, r2
 8000f5c:	d003      	beq.n	8000f66 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8000f5e:	693a      	ldr	r2, [r7, #16]
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	4313      	orrs	r3, r2
 8000f64:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000f66:	4b2e      	ldr	r3, [pc, #184]	; (8001020 <HAL_GPIO_Init+0x2e8>)
 8000f68:	693a      	ldr	r2, [r7, #16]
 8000f6a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000f6c:	4b2c      	ldr	r3, [pc, #176]	; (8001020 <HAL_GPIO_Init+0x2e8>)
 8000f6e:	68db      	ldr	r3, [r3, #12]
 8000f70:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	43da      	mvns	r2, r3
 8000f76:	693b      	ldr	r3, [r7, #16]
 8000f78:	4013      	ands	r3, r2
 8000f7a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000f7c:	683b      	ldr	r3, [r7, #0]
 8000f7e:	685a      	ldr	r2, [r3, #4]
 8000f80:	2380      	movs	r3, #128	; 0x80
 8000f82:	039b      	lsls	r3, r3, #14
 8000f84:	4013      	ands	r3, r2
 8000f86:	d003      	beq.n	8000f90 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8000f88:	693a      	ldr	r2, [r7, #16]
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	4313      	orrs	r3, r2
 8000f8e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000f90:	4b23      	ldr	r3, [pc, #140]	; (8001020 <HAL_GPIO_Init+0x2e8>)
 8000f92:	693a      	ldr	r2, [r7, #16]
 8000f94:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8000f96:	4b22      	ldr	r3, [pc, #136]	; (8001020 <HAL_GPIO_Init+0x2e8>)
 8000f98:	685b      	ldr	r3, [r3, #4]
 8000f9a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	43da      	mvns	r2, r3
 8000fa0:	693b      	ldr	r3, [r7, #16]
 8000fa2:	4013      	ands	r3, r2
 8000fa4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	685a      	ldr	r2, [r3, #4]
 8000faa:	2380      	movs	r3, #128	; 0x80
 8000fac:	029b      	lsls	r3, r3, #10
 8000fae:	4013      	ands	r3, r2
 8000fb0:	d003      	beq.n	8000fba <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8000fb2:	693a      	ldr	r2, [r7, #16]
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	4313      	orrs	r3, r2
 8000fb8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000fba:	4b19      	ldr	r3, [pc, #100]	; (8001020 <HAL_GPIO_Init+0x2e8>)
 8000fbc:	693a      	ldr	r2, [r7, #16]
 8000fbe:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000fc0:	4b17      	ldr	r3, [pc, #92]	; (8001020 <HAL_GPIO_Init+0x2e8>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	43da      	mvns	r2, r3
 8000fca:	693b      	ldr	r3, [r7, #16]
 8000fcc:	4013      	ands	r3, r2
 8000fce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	685a      	ldr	r2, [r3, #4]
 8000fd4:	2380      	movs	r3, #128	; 0x80
 8000fd6:	025b      	lsls	r3, r3, #9
 8000fd8:	4013      	ands	r3, r2
 8000fda:	d003      	beq.n	8000fe4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8000fdc:	693a      	ldr	r2, [r7, #16]
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	4313      	orrs	r3, r2
 8000fe2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000fe4:	4b0e      	ldr	r3, [pc, #56]	; (8001020 <HAL_GPIO_Init+0x2e8>)
 8000fe6:	693a      	ldr	r2, [r7, #16]
 8000fe8:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8000fea:	697b      	ldr	r3, [r7, #20]
 8000fec:	3301      	adds	r3, #1
 8000fee:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	681a      	ldr	r2, [r3, #0]
 8000ff4:	697b      	ldr	r3, [r7, #20]
 8000ff6:	40da      	lsrs	r2, r3
 8000ff8:	1e13      	subs	r3, r2, #0
 8000ffa:	d000      	beq.n	8000ffe <HAL_GPIO_Init+0x2c6>
 8000ffc:	e6a8      	b.n	8000d50 <HAL_GPIO_Init+0x18>
  }
}
 8000ffe:	46c0      	nop			; (mov r8, r8)
 8001000:	46c0      	nop			; (mov r8, r8)
 8001002:	46bd      	mov	sp, r7
 8001004:	b006      	add	sp, #24
 8001006:	bd80      	pop	{r7, pc}
 8001008:	40021000 	.word	0x40021000
 800100c:	40010000 	.word	0x40010000
 8001010:	50000400 	.word	0x50000400
 8001014:	50000800 	.word	0x50000800
 8001018:	50000c00 	.word	0x50000c00
 800101c:	50001c00 	.word	0x50001c00
 8001020:	40010400 	.word	0x40010400

08001024 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
 800102c:	0008      	movs	r0, r1
 800102e:	0011      	movs	r1, r2
 8001030:	1cbb      	adds	r3, r7, #2
 8001032:	1c02      	adds	r2, r0, #0
 8001034:	801a      	strh	r2, [r3, #0]
 8001036:	1c7b      	adds	r3, r7, #1
 8001038:	1c0a      	adds	r2, r1, #0
 800103a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800103c:	1c7b      	adds	r3, r7, #1
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	2b00      	cmp	r3, #0
 8001042:	d004      	beq.n	800104e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001044:	1cbb      	adds	r3, r7, #2
 8001046:	881a      	ldrh	r2, [r3, #0]
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 800104c:	e003      	b.n	8001056 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 800104e:	1cbb      	adds	r3, r7, #2
 8001050:	881a      	ldrh	r2, [r3, #0]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001056:	46c0      	nop			; (mov r8, r8)
 8001058:	46bd      	mov	sp, r7
 800105a:	b002      	add	sp, #8
 800105c:	bd80      	pop	{r7, pc}

0800105e <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800105e:	b580      	push	{r7, lr}
 8001060:	b084      	sub	sp, #16
 8001062:	af00      	add	r7, sp, #0
 8001064:	6078      	str	r0, [r7, #4]
 8001066:	000a      	movs	r2, r1
 8001068:	1cbb      	adds	r3, r7, #2
 800106a:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	695b      	ldr	r3, [r3, #20]
 8001070:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001072:	1cbb      	adds	r3, r7, #2
 8001074:	881b      	ldrh	r3, [r3, #0]
 8001076:	68fa      	ldr	r2, [r7, #12]
 8001078:	4013      	ands	r3, r2
 800107a:	041a      	lsls	r2, r3, #16
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	43db      	mvns	r3, r3
 8001080:	1cb9      	adds	r1, r7, #2
 8001082:	8809      	ldrh	r1, [r1, #0]
 8001084:	400b      	ands	r3, r1
 8001086:	431a      	orrs	r2, r3
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	619a      	str	r2, [r3, #24]
}
 800108c:	46c0      	nop			; (mov r8, r8)
 800108e:	46bd      	mov	sp, r7
 8001090:	b004      	add	sp, #16
 8001092:	bd80      	pop	{r7, pc}

08001094 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
 800109a:	0002      	movs	r2, r0
 800109c:	1dbb      	adds	r3, r7, #6
 800109e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80010a0:	4b09      	ldr	r3, [pc, #36]	; (80010c8 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80010a2:	695b      	ldr	r3, [r3, #20]
 80010a4:	1dba      	adds	r2, r7, #6
 80010a6:	8812      	ldrh	r2, [r2, #0]
 80010a8:	4013      	ands	r3, r2
 80010aa:	d008      	beq.n	80010be <HAL_GPIO_EXTI_IRQHandler+0x2a>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80010ac:	4b06      	ldr	r3, [pc, #24]	; (80010c8 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 80010ae:	1dba      	adds	r2, r7, #6
 80010b0:	8812      	ldrh	r2, [r2, #0]
 80010b2:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80010b4:	1dbb      	adds	r3, r7, #6
 80010b6:	881b      	ldrh	r3, [r3, #0]
 80010b8:	0018      	movs	r0, r3
 80010ba:	f000 f807 	bl	80010cc <HAL_GPIO_EXTI_Callback>
  }
}
 80010be:	46c0      	nop			; (mov r8, r8)
 80010c0:	46bd      	mov	sp, r7
 80010c2:	b002      	add	sp, #8
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	46c0      	nop			; (mov r8, r8)
 80010c8:	40010400 	.word	0x40010400

080010cc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected to the EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b082      	sub	sp, #8
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	0002      	movs	r2, r0
 80010d4:	1dbb      	adds	r3, r7, #6
 80010d6:	801a      	strh	r2, [r3, #0]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80010d8:	46c0      	nop			; (mov r8, r8)
 80010da:	46bd      	mov	sp, r7
 80010dc:	b002      	add	sp, #8
 80010de:	bd80      	pop	{r7, pc}

080010e0 <HAL_PWR_EnterSTOPMode>:
  *            @arg PWR_STOPENTRY_WFI: Enter Stop mode with WFI instruction
  *            @arg PWR_STOPENTRY_WFE: Enter Stop mode with WFE instruction   
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b086      	sub	sp, #24
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
 80010e8:	000a      	movs	r2, r1
 80010ea:	1cfb      	adds	r3, r7, #3
 80010ec:	701a      	strb	r2, [r3, #0]
  uint32_t tmpreg = 0U;
 80010ee:	2300      	movs	r3, #0
 80010f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* It is forbidden to configure both EN_VREFINT=1 and ULP=1 if the device is
     in Stop mode or in Sleep/Low-power sleep mode */
  ulpbit = READ_BIT(PWR->CR, PWR_CR_ULP);
 80010f2:	4b25      	ldr	r3, [pc, #148]	; (8001188 <HAL_PWR_EnterSTOPMode+0xa8>)
 80010f4:	681a      	ldr	r2, [r3, #0]
 80010f6:	2380      	movs	r3, #128	; 0x80
 80010f8:	009b      	lsls	r3, r3, #2
 80010fa:	4013      	ands	r3, r2
 80010fc:	613b      	str	r3, [r7, #16]
  vrefinbit = READ_BIT(SYSCFG->CFGR3, SYSCFG_CFGR3_EN_VREFINT);
 80010fe:	4b23      	ldr	r3, [pc, #140]	; (800118c <HAL_PWR_EnterSTOPMode+0xac>)
 8001100:	6a1b      	ldr	r3, [r3, #32]
 8001102:	2201      	movs	r2, #1
 8001104:	4013      	ands	r3, r2
 8001106:	60fb      	str	r3, [r7, #12]
  if((ulpbit != 0) && (vrefinbit != 0))
 8001108:	693b      	ldr	r3, [r7, #16]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d008      	beq.n	8001120 <HAL_PWR_EnterSTOPMode+0x40>
 800110e:	68fb      	ldr	r3, [r7, #12]
 8001110:	2b00      	cmp	r3, #0
 8001112:	d005      	beq.n	8001120 <HAL_PWR_EnterSTOPMode+0x40>
  {
    CLEAR_BIT(PWR->CR, PWR_CR_ULP);
 8001114:	4b1c      	ldr	r3, [pc, #112]	; (8001188 <HAL_PWR_EnterSTOPMode+0xa8>)
 8001116:	681a      	ldr	r2, [r3, #0]
 8001118:	4b1b      	ldr	r3, [pc, #108]	; (8001188 <HAL_PWR_EnterSTOPMode+0xa8>)
 800111a:	491d      	ldr	r1, [pc, #116]	; (8001190 <HAL_PWR_EnterSTOPMode+0xb0>)
 800111c:	400a      	ands	r2, r1
 800111e:	601a      	str	r2, [r3, #0]
  }

  /* Select the regulator state in Stop mode ---------------------------------*/
  tmpreg = PWR->CR;
 8001120:	4b19      	ldr	r3, [pc, #100]	; (8001188 <HAL_PWR_EnterSTOPMode+0xa8>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	617b      	str	r3, [r7, #20]
  
  /* Clear PDDS and LPDS bits */
  CLEAR_BIT(tmpreg, (PWR_CR_PDDS | PWR_CR_LPSDSR));
 8001126:	697b      	ldr	r3, [r7, #20]
 8001128:	2203      	movs	r2, #3
 800112a:	4393      	bics	r3, r2
 800112c:	617b      	str	r3, [r7, #20]

 /* Set LPSDSR bit according to PWR_Regulator value */
  SET_BIT(tmpreg, Regulator);
 800112e:	697a      	ldr	r2, [r7, #20]
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	4313      	orrs	r3, r2
 8001134:	617b      	str	r3, [r7, #20]

  /* Store the new value */
  PWR->CR = tmpreg;
 8001136:	4b14      	ldr	r3, [pc, #80]	; (8001188 <HAL_PWR_EnterSTOPMode+0xa8>)
 8001138:	697a      	ldr	r2, [r7, #20]
 800113a:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 800113c:	4b15      	ldr	r3, [pc, #84]	; (8001194 <HAL_PWR_EnterSTOPMode+0xb4>)
 800113e:	691a      	ldr	r2, [r3, #16]
 8001140:	4b14      	ldr	r3, [pc, #80]	; (8001194 <HAL_PWR_EnterSTOPMode+0xb4>)
 8001142:	2104      	movs	r1, #4
 8001144:	430a      	orrs	r2, r1
 8001146:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8001148:	1cfb      	adds	r3, r7, #3
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	2b01      	cmp	r3, #1
 800114e:	d101      	bne.n	8001154 <HAL_PWR_EnterSTOPMode+0x74>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8001150:	bf30      	wfi
 8001152:	e002      	b.n	800115a <HAL_PWR_EnterSTOPMode+0x7a>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8001154:	bf40      	sev
    __WFE();
 8001156:	bf20      	wfe
    __WFE();
 8001158:	bf20      	wfe
  }
 
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 800115a:	4b0e      	ldr	r3, [pc, #56]	; (8001194 <HAL_PWR_EnterSTOPMode+0xb4>)
 800115c:	691a      	ldr	r2, [r3, #16]
 800115e:	4b0d      	ldr	r3, [pc, #52]	; (8001194 <HAL_PWR_EnterSTOPMode+0xb4>)
 8001160:	2104      	movs	r1, #4
 8001162:	438a      	bics	r2, r1
 8001164:	611a      	str	r2, [r3, #16]

  if((ulpbit != 0) && (vrefinbit != 0))
 8001166:	693b      	ldr	r3, [r7, #16]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d009      	beq.n	8001180 <HAL_PWR_EnterSTOPMode+0xa0>
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	2b00      	cmp	r3, #0
 8001170:	d006      	beq.n	8001180 <HAL_PWR_EnterSTOPMode+0xa0>
  {
    SET_BIT(PWR->CR, PWR_CR_ULP);
 8001172:	4b05      	ldr	r3, [pc, #20]	; (8001188 <HAL_PWR_EnterSTOPMode+0xa8>)
 8001174:	681a      	ldr	r2, [r3, #0]
 8001176:	4b04      	ldr	r3, [pc, #16]	; (8001188 <HAL_PWR_EnterSTOPMode+0xa8>)
 8001178:	2180      	movs	r1, #128	; 0x80
 800117a:	0089      	lsls	r1, r1, #2
 800117c:	430a      	orrs	r2, r1
 800117e:	601a      	str	r2, [r3, #0]
  }
}
 8001180:	46c0      	nop			; (mov r8, r8)
 8001182:	46bd      	mov	sp, r7
 8001184:	b006      	add	sp, #24
 8001186:	bd80      	pop	{r7, pc}
 8001188:	40007000 	.word	0x40007000
 800118c:	40010000 	.word	0x40010000
 8001190:	fffffdff 	.word	0xfffffdff
 8001194:	e000ed00 	.word	0xe000ed00

08001198 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001198:	b5b0      	push	{r4, r5, r7, lr}
 800119a:	b08a      	sub	sp, #40	; 0x28
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d102      	bne.n	80011ac <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80011a6:	2301      	movs	r3, #1
 80011a8:	f000 fbaf 	bl	800190a <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80011ac:	4bcf      	ldr	r3, [pc, #828]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 80011ae:	68db      	ldr	r3, [r3, #12]
 80011b0:	220c      	movs	r2, #12
 80011b2:	4013      	ands	r3, r2
 80011b4:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80011b6:	4bcd      	ldr	r3, [pc, #820]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 80011b8:	68da      	ldr	r2, [r3, #12]
 80011ba:	2380      	movs	r3, #128	; 0x80
 80011bc:	025b      	lsls	r3, r3, #9
 80011be:	4013      	ands	r3, r2
 80011c0:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	2201      	movs	r2, #1
 80011c8:	4013      	ands	r3, r2
 80011ca:	d100      	bne.n	80011ce <HAL_RCC_OscConfig+0x36>
 80011cc:	e07e      	b.n	80012cc <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80011ce:	6a3b      	ldr	r3, [r7, #32]
 80011d0:	2b08      	cmp	r3, #8
 80011d2:	d007      	beq.n	80011e4 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80011d4:	6a3b      	ldr	r3, [r7, #32]
 80011d6:	2b0c      	cmp	r3, #12
 80011d8:	d112      	bne.n	8001200 <HAL_RCC_OscConfig+0x68>
 80011da:	69fa      	ldr	r2, [r7, #28]
 80011dc:	2380      	movs	r3, #128	; 0x80
 80011de:	025b      	lsls	r3, r3, #9
 80011e0:	429a      	cmp	r2, r3
 80011e2:	d10d      	bne.n	8001200 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011e4:	4bc1      	ldr	r3, [pc, #772]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 80011e6:	681a      	ldr	r2, [r3, #0]
 80011e8:	2380      	movs	r3, #128	; 0x80
 80011ea:	029b      	lsls	r3, r3, #10
 80011ec:	4013      	ands	r3, r2
 80011ee:	d100      	bne.n	80011f2 <HAL_RCC_OscConfig+0x5a>
 80011f0:	e06b      	b.n	80012ca <HAL_RCC_OscConfig+0x132>
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	685b      	ldr	r3, [r3, #4]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d167      	bne.n	80012ca <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80011fa:	2301      	movs	r3, #1
 80011fc:	f000 fb85 	bl	800190a <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	685a      	ldr	r2, [r3, #4]
 8001204:	2380      	movs	r3, #128	; 0x80
 8001206:	025b      	lsls	r3, r3, #9
 8001208:	429a      	cmp	r2, r3
 800120a:	d107      	bne.n	800121c <HAL_RCC_OscConfig+0x84>
 800120c:	4bb7      	ldr	r3, [pc, #732]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 800120e:	681a      	ldr	r2, [r3, #0]
 8001210:	4bb6      	ldr	r3, [pc, #728]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 8001212:	2180      	movs	r1, #128	; 0x80
 8001214:	0249      	lsls	r1, r1, #9
 8001216:	430a      	orrs	r2, r1
 8001218:	601a      	str	r2, [r3, #0]
 800121a:	e027      	b.n	800126c <HAL_RCC_OscConfig+0xd4>
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	685a      	ldr	r2, [r3, #4]
 8001220:	23a0      	movs	r3, #160	; 0xa0
 8001222:	02db      	lsls	r3, r3, #11
 8001224:	429a      	cmp	r2, r3
 8001226:	d10e      	bne.n	8001246 <HAL_RCC_OscConfig+0xae>
 8001228:	4bb0      	ldr	r3, [pc, #704]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 800122a:	681a      	ldr	r2, [r3, #0]
 800122c:	4baf      	ldr	r3, [pc, #700]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 800122e:	2180      	movs	r1, #128	; 0x80
 8001230:	02c9      	lsls	r1, r1, #11
 8001232:	430a      	orrs	r2, r1
 8001234:	601a      	str	r2, [r3, #0]
 8001236:	4bad      	ldr	r3, [pc, #692]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 8001238:	681a      	ldr	r2, [r3, #0]
 800123a:	4bac      	ldr	r3, [pc, #688]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 800123c:	2180      	movs	r1, #128	; 0x80
 800123e:	0249      	lsls	r1, r1, #9
 8001240:	430a      	orrs	r2, r1
 8001242:	601a      	str	r2, [r3, #0]
 8001244:	e012      	b.n	800126c <HAL_RCC_OscConfig+0xd4>
 8001246:	4ba9      	ldr	r3, [pc, #676]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 8001248:	681a      	ldr	r2, [r3, #0]
 800124a:	4ba8      	ldr	r3, [pc, #672]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 800124c:	49a8      	ldr	r1, [pc, #672]	; (80014f0 <HAL_RCC_OscConfig+0x358>)
 800124e:	400a      	ands	r2, r1
 8001250:	601a      	str	r2, [r3, #0]
 8001252:	4ba6      	ldr	r3, [pc, #664]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 8001254:	681a      	ldr	r2, [r3, #0]
 8001256:	2380      	movs	r3, #128	; 0x80
 8001258:	025b      	lsls	r3, r3, #9
 800125a:	4013      	ands	r3, r2
 800125c:	60fb      	str	r3, [r7, #12]
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	4ba2      	ldr	r3, [pc, #648]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 8001262:	681a      	ldr	r2, [r3, #0]
 8001264:	4ba1      	ldr	r3, [pc, #644]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 8001266:	49a3      	ldr	r1, [pc, #652]	; (80014f4 <HAL_RCC_OscConfig+0x35c>)
 8001268:	400a      	ands	r2, r1
 800126a:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	2b00      	cmp	r3, #0
 8001272:	d015      	beq.n	80012a0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001274:	f7ff fbb0 	bl	80009d8 <HAL_GetTick>
 8001278:	0003      	movs	r3, r0
 800127a:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800127c:	e009      	b.n	8001292 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800127e:	f7ff fbab 	bl	80009d8 <HAL_GetTick>
 8001282:	0002      	movs	r2, r0
 8001284:	69bb      	ldr	r3, [r7, #24]
 8001286:	1ad3      	subs	r3, r2, r3
 8001288:	2b64      	cmp	r3, #100	; 0x64
 800128a:	d902      	bls.n	8001292 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800128c:	2303      	movs	r3, #3
 800128e:	f000 fb3c 	bl	800190a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001292:	4b96      	ldr	r3, [pc, #600]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 8001294:	681a      	ldr	r2, [r3, #0]
 8001296:	2380      	movs	r3, #128	; 0x80
 8001298:	029b      	lsls	r3, r3, #10
 800129a:	4013      	ands	r3, r2
 800129c:	d0ef      	beq.n	800127e <HAL_RCC_OscConfig+0xe6>
 800129e:	e015      	b.n	80012cc <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012a0:	f7ff fb9a 	bl	80009d8 <HAL_GetTick>
 80012a4:	0003      	movs	r3, r0
 80012a6:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80012a8:	e008      	b.n	80012bc <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80012aa:	f7ff fb95 	bl	80009d8 <HAL_GetTick>
 80012ae:	0002      	movs	r2, r0
 80012b0:	69bb      	ldr	r3, [r7, #24]
 80012b2:	1ad3      	subs	r3, r2, r3
 80012b4:	2b64      	cmp	r3, #100	; 0x64
 80012b6:	d901      	bls.n	80012bc <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80012b8:	2303      	movs	r3, #3
 80012ba:	e326      	b.n	800190a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80012bc:	4b8b      	ldr	r3, [pc, #556]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 80012be:	681a      	ldr	r2, [r3, #0]
 80012c0:	2380      	movs	r3, #128	; 0x80
 80012c2:	029b      	lsls	r3, r3, #10
 80012c4:	4013      	ands	r3, r2
 80012c6:	d1f0      	bne.n	80012aa <HAL_RCC_OscConfig+0x112>
 80012c8:	e000      	b.n	80012cc <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012ca:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	2202      	movs	r2, #2
 80012d2:	4013      	ands	r3, r2
 80012d4:	d100      	bne.n	80012d8 <HAL_RCC_OscConfig+0x140>
 80012d6:	e08b      	b.n	80013f0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	68db      	ldr	r3, [r3, #12]
 80012dc:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80012de:	6a3b      	ldr	r3, [r7, #32]
 80012e0:	2b04      	cmp	r3, #4
 80012e2:	d005      	beq.n	80012f0 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80012e4:	6a3b      	ldr	r3, [r7, #32]
 80012e6:	2b0c      	cmp	r3, #12
 80012e8:	d13e      	bne.n	8001368 <HAL_RCC_OscConfig+0x1d0>
 80012ea:	69fb      	ldr	r3, [r7, #28]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d13b      	bne.n	8001368 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 80012f0:	4b7e      	ldr	r3, [pc, #504]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	2204      	movs	r2, #4
 80012f6:	4013      	ands	r3, r2
 80012f8:	d004      	beq.n	8001304 <HAL_RCC_OscConfig+0x16c>
 80012fa:	697b      	ldr	r3, [r7, #20]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d101      	bne.n	8001304 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8001300:	2301      	movs	r3, #1
 8001302:	e302      	b.n	800190a <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001304:	4b79      	ldr	r3, [pc, #484]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	4a7b      	ldr	r2, [pc, #492]	; (80014f8 <HAL_RCC_OscConfig+0x360>)
 800130a:	4013      	ands	r3, r2
 800130c:	0019      	movs	r1, r3
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	691b      	ldr	r3, [r3, #16]
 8001312:	021a      	lsls	r2, r3, #8
 8001314:	4b75      	ldr	r3, [pc, #468]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 8001316:	430a      	orrs	r2, r1
 8001318:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800131a:	4b74      	ldr	r3, [pc, #464]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	2209      	movs	r2, #9
 8001320:	4393      	bics	r3, r2
 8001322:	0019      	movs	r1, r3
 8001324:	4b71      	ldr	r3, [pc, #452]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 8001326:	697a      	ldr	r2, [r7, #20]
 8001328:	430a      	orrs	r2, r1
 800132a:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800132c:	f000 fc40 	bl	8001bb0 <HAL_RCC_GetSysClockFreq>
 8001330:	0001      	movs	r1, r0
 8001332:	4b6e      	ldr	r3, [pc, #440]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 8001334:	68db      	ldr	r3, [r3, #12]
 8001336:	091b      	lsrs	r3, r3, #4
 8001338:	220f      	movs	r2, #15
 800133a:	4013      	ands	r3, r2
 800133c:	4a6f      	ldr	r2, [pc, #444]	; (80014fc <HAL_RCC_OscConfig+0x364>)
 800133e:	5cd3      	ldrb	r3, [r2, r3]
 8001340:	000a      	movs	r2, r1
 8001342:	40da      	lsrs	r2, r3
 8001344:	4b6e      	ldr	r3, [pc, #440]	; (8001500 <HAL_RCC_OscConfig+0x368>)
 8001346:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001348:	4b6e      	ldr	r3, [pc, #440]	; (8001504 <HAL_RCC_OscConfig+0x36c>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	2513      	movs	r5, #19
 800134e:	197c      	adds	r4, r7, r5
 8001350:	0018      	movs	r0, r3
 8001352:	f7ff fafb 	bl	800094c <HAL_InitTick>
 8001356:	0003      	movs	r3, r0
 8001358:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 800135a:	197b      	adds	r3, r7, r5
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d046      	beq.n	80013f0 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 8001362:	197b      	adds	r3, r7, r5
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	e2d0      	b.n	800190a <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001368:	697b      	ldr	r3, [r7, #20]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d027      	beq.n	80013be <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 800136e:	4b5f      	ldr	r3, [pc, #380]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	2209      	movs	r2, #9
 8001374:	4393      	bics	r3, r2
 8001376:	0019      	movs	r1, r3
 8001378:	4b5c      	ldr	r3, [pc, #368]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 800137a:	697a      	ldr	r2, [r7, #20]
 800137c:	430a      	orrs	r2, r1
 800137e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001380:	f7ff fb2a 	bl	80009d8 <HAL_GetTick>
 8001384:	0003      	movs	r3, r0
 8001386:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001388:	e008      	b.n	800139c <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800138a:	f7ff fb25 	bl	80009d8 <HAL_GetTick>
 800138e:	0002      	movs	r2, r0
 8001390:	69bb      	ldr	r3, [r7, #24]
 8001392:	1ad3      	subs	r3, r2, r3
 8001394:	2b02      	cmp	r3, #2
 8001396:	d901      	bls.n	800139c <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8001398:	2303      	movs	r3, #3
 800139a:	e2b6      	b.n	800190a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800139c:	4b53      	ldr	r3, [pc, #332]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	2204      	movs	r2, #4
 80013a2:	4013      	ands	r3, r2
 80013a4:	d0f1      	beq.n	800138a <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013a6:	4b51      	ldr	r3, [pc, #324]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	4a53      	ldr	r2, [pc, #332]	; (80014f8 <HAL_RCC_OscConfig+0x360>)
 80013ac:	4013      	ands	r3, r2
 80013ae:	0019      	movs	r1, r3
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	691b      	ldr	r3, [r3, #16]
 80013b4:	021a      	lsls	r2, r3, #8
 80013b6:	4b4d      	ldr	r3, [pc, #308]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 80013b8:	430a      	orrs	r2, r1
 80013ba:	605a      	str	r2, [r3, #4]
 80013bc:	e018      	b.n	80013f0 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80013be:	4b4b      	ldr	r3, [pc, #300]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 80013c0:	681a      	ldr	r2, [r3, #0]
 80013c2:	4b4a      	ldr	r3, [pc, #296]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 80013c4:	2101      	movs	r1, #1
 80013c6:	438a      	bics	r2, r1
 80013c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013ca:	f7ff fb05 	bl	80009d8 <HAL_GetTick>
 80013ce:	0003      	movs	r3, r0
 80013d0:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80013d2:	e008      	b.n	80013e6 <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80013d4:	f7ff fb00 	bl	80009d8 <HAL_GetTick>
 80013d8:	0002      	movs	r2, r0
 80013da:	69bb      	ldr	r3, [r7, #24]
 80013dc:	1ad3      	subs	r3, r2, r3
 80013de:	2b02      	cmp	r3, #2
 80013e0:	d901      	bls.n	80013e6 <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 80013e2:	2303      	movs	r3, #3
 80013e4:	e291      	b.n	800190a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80013e6:	4b41      	ldr	r3, [pc, #260]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	2204      	movs	r2, #4
 80013ec:	4013      	ands	r3, r2
 80013ee:	d1f1      	bne.n	80013d4 <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	2210      	movs	r2, #16
 80013f6:	4013      	ands	r3, r2
 80013f8:	d100      	bne.n	80013fc <HAL_RCC_OscConfig+0x264>
 80013fa:	e0a1      	b.n	8001540 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80013fc:	6a3b      	ldr	r3, [r7, #32]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d140      	bne.n	8001484 <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001402:	4b3a      	ldr	r3, [pc, #232]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 8001404:	681a      	ldr	r2, [r3, #0]
 8001406:	2380      	movs	r3, #128	; 0x80
 8001408:	009b      	lsls	r3, r3, #2
 800140a:	4013      	ands	r3, r2
 800140c:	d005      	beq.n	800141a <HAL_RCC_OscConfig+0x282>
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	69db      	ldr	r3, [r3, #28]
 8001412:	2b00      	cmp	r3, #0
 8001414:	d101      	bne.n	800141a <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 8001416:	2301      	movs	r3, #1
 8001418:	e277      	b.n	800190a <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800141a:	4b34      	ldr	r3, [pc, #208]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 800141c:	685b      	ldr	r3, [r3, #4]
 800141e:	4a3a      	ldr	r2, [pc, #232]	; (8001508 <HAL_RCC_OscConfig+0x370>)
 8001420:	4013      	ands	r3, r2
 8001422:	0019      	movs	r1, r3
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001428:	4b30      	ldr	r3, [pc, #192]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 800142a:	430a      	orrs	r2, r1
 800142c:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800142e:	4b2f      	ldr	r3, [pc, #188]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 8001430:	685b      	ldr	r3, [r3, #4]
 8001432:	021b      	lsls	r3, r3, #8
 8001434:	0a19      	lsrs	r1, r3, #8
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	6a1b      	ldr	r3, [r3, #32]
 800143a:	061a      	lsls	r2, r3, #24
 800143c:	4b2b      	ldr	r3, [pc, #172]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 800143e:	430a      	orrs	r2, r1
 8001440:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001446:	0b5b      	lsrs	r3, r3, #13
 8001448:	3301      	adds	r3, #1
 800144a:	2280      	movs	r2, #128	; 0x80
 800144c:	0212      	lsls	r2, r2, #8
 800144e:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001450:	4b26      	ldr	r3, [pc, #152]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 8001452:	68db      	ldr	r3, [r3, #12]
 8001454:	091b      	lsrs	r3, r3, #4
 8001456:	210f      	movs	r1, #15
 8001458:	400b      	ands	r3, r1
 800145a:	4928      	ldr	r1, [pc, #160]	; (80014fc <HAL_RCC_OscConfig+0x364>)
 800145c:	5ccb      	ldrb	r3, [r1, r3]
 800145e:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001460:	4b27      	ldr	r3, [pc, #156]	; (8001500 <HAL_RCC_OscConfig+0x368>)
 8001462:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8001464:	4b27      	ldr	r3, [pc, #156]	; (8001504 <HAL_RCC_OscConfig+0x36c>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	2513      	movs	r5, #19
 800146a:	197c      	adds	r4, r7, r5
 800146c:	0018      	movs	r0, r3
 800146e:	f7ff fa6d 	bl	800094c <HAL_InitTick>
 8001472:	0003      	movs	r3, r0
 8001474:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8001476:	197b      	adds	r3, r7, r5
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d060      	beq.n	8001540 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 800147e:	197b      	adds	r3, r7, r5
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	e242      	b.n	800190a <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	69db      	ldr	r3, [r3, #28]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d03f      	beq.n	800150c <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800148c:	4b17      	ldr	r3, [pc, #92]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 800148e:	681a      	ldr	r2, [r3, #0]
 8001490:	4b16      	ldr	r3, [pc, #88]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 8001492:	2180      	movs	r1, #128	; 0x80
 8001494:	0049      	lsls	r1, r1, #1
 8001496:	430a      	orrs	r2, r1
 8001498:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800149a:	f7ff fa9d 	bl	80009d8 <HAL_GetTick>
 800149e:	0003      	movs	r3, r0
 80014a0:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80014a2:	e008      	b.n	80014b6 <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80014a4:	f7ff fa98 	bl	80009d8 <HAL_GetTick>
 80014a8:	0002      	movs	r2, r0
 80014aa:	69bb      	ldr	r3, [r7, #24]
 80014ac:	1ad3      	subs	r3, r2, r3
 80014ae:	2b02      	cmp	r3, #2
 80014b0:	d901      	bls.n	80014b6 <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 80014b2:	2303      	movs	r3, #3
 80014b4:	e229      	b.n	800190a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80014b6:	4b0d      	ldr	r3, [pc, #52]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 80014b8:	681a      	ldr	r2, [r3, #0]
 80014ba:	2380      	movs	r3, #128	; 0x80
 80014bc:	009b      	lsls	r3, r3, #2
 80014be:	4013      	ands	r3, r2
 80014c0:	d0f0      	beq.n	80014a4 <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80014c2:	4b0a      	ldr	r3, [pc, #40]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	4a10      	ldr	r2, [pc, #64]	; (8001508 <HAL_RCC_OscConfig+0x370>)
 80014c8:	4013      	ands	r3, r2
 80014ca:	0019      	movs	r1, r3
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80014d0:	4b06      	ldr	r3, [pc, #24]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 80014d2:	430a      	orrs	r2, r1
 80014d4:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80014d6:	4b05      	ldr	r3, [pc, #20]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	021b      	lsls	r3, r3, #8
 80014dc:	0a19      	lsrs	r1, r3, #8
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6a1b      	ldr	r3, [r3, #32]
 80014e2:	061a      	lsls	r2, r3, #24
 80014e4:	4b01      	ldr	r3, [pc, #4]	; (80014ec <HAL_RCC_OscConfig+0x354>)
 80014e6:	430a      	orrs	r2, r1
 80014e8:	605a      	str	r2, [r3, #4]
 80014ea:	e029      	b.n	8001540 <HAL_RCC_OscConfig+0x3a8>
 80014ec:	40021000 	.word	0x40021000
 80014f0:	fffeffff 	.word	0xfffeffff
 80014f4:	fffbffff 	.word	0xfffbffff
 80014f8:	ffffe0ff 	.word	0xffffe0ff
 80014fc:	08003308 	.word	0x08003308
 8001500:	20000000 	.word	0x20000000
 8001504:	20000004 	.word	0x20000004
 8001508:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800150c:	4bbd      	ldr	r3, [pc, #756]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 800150e:	681a      	ldr	r2, [r3, #0]
 8001510:	4bbc      	ldr	r3, [pc, #752]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 8001512:	49bd      	ldr	r1, [pc, #756]	; (8001808 <HAL_RCC_OscConfig+0x670>)
 8001514:	400a      	ands	r2, r1
 8001516:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001518:	f7ff fa5e 	bl	80009d8 <HAL_GetTick>
 800151c:	0003      	movs	r3, r0
 800151e:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001520:	e008      	b.n	8001534 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001522:	f7ff fa59 	bl	80009d8 <HAL_GetTick>
 8001526:	0002      	movs	r2, r0
 8001528:	69bb      	ldr	r3, [r7, #24]
 800152a:	1ad3      	subs	r3, r2, r3
 800152c:	2b02      	cmp	r3, #2
 800152e:	d901      	bls.n	8001534 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8001530:	2303      	movs	r3, #3
 8001532:	e1ea      	b.n	800190a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001534:	4bb3      	ldr	r3, [pc, #716]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 8001536:	681a      	ldr	r2, [r3, #0]
 8001538:	2380      	movs	r3, #128	; 0x80
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	4013      	ands	r3, r2
 800153e:	d1f0      	bne.n	8001522 <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	2208      	movs	r2, #8
 8001546:	4013      	ands	r3, r2
 8001548:	d036      	beq.n	80015b8 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	695b      	ldr	r3, [r3, #20]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d019      	beq.n	8001586 <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001552:	4bac      	ldr	r3, [pc, #688]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 8001554:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001556:	4bab      	ldr	r3, [pc, #684]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 8001558:	2101      	movs	r1, #1
 800155a:	430a      	orrs	r2, r1
 800155c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800155e:	f7ff fa3b 	bl	80009d8 <HAL_GetTick>
 8001562:	0003      	movs	r3, r0
 8001564:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001566:	e008      	b.n	800157a <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001568:	f7ff fa36 	bl	80009d8 <HAL_GetTick>
 800156c:	0002      	movs	r2, r0
 800156e:	69bb      	ldr	r3, [r7, #24]
 8001570:	1ad3      	subs	r3, r2, r3
 8001572:	2b02      	cmp	r3, #2
 8001574:	d901      	bls.n	800157a <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 8001576:	2303      	movs	r3, #3
 8001578:	e1c7      	b.n	800190a <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800157a:	4ba2      	ldr	r3, [pc, #648]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 800157c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800157e:	2202      	movs	r2, #2
 8001580:	4013      	ands	r3, r2
 8001582:	d0f1      	beq.n	8001568 <HAL_RCC_OscConfig+0x3d0>
 8001584:	e018      	b.n	80015b8 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001586:	4b9f      	ldr	r3, [pc, #636]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 8001588:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800158a:	4b9e      	ldr	r3, [pc, #632]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 800158c:	2101      	movs	r1, #1
 800158e:	438a      	bics	r2, r1
 8001590:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001592:	f7ff fa21 	bl	80009d8 <HAL_GetTick>
 8001596:	0003      	movs	r3, r0
 8001598:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800159a:	e008      	b.n	80015ae <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800159c:	f7ff fa1c 	bl	80009d8 <HAL_GetTick>
 80015a0:	0002      	movs	r2, r0
 80015a2:	69bb      	ldr	r3, [r7, #24]
 80015a4:	1ad3      	subs	r3, r2, r3
 80015a6:	2b02      	cmp	r3, #2
 80015a8:	d901      	bls.n	80015ae <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 80015aa:	2303      	movs	r3, #3
 80015ac:	e1ad      	b.n	800190a <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80015ae:	4b95      	ldr	r3, [pc, #596]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 80015b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80015b2:	2202      	movs	r2, #2
 80015b4:	4013      	ands	r3, r2
 80015b6:	d1f1      	bne.n	800159c <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	2204      	movs	r2, #4
 80015be:	4013      	ands	r3, r2
 80015c0:	d100      	bne.n	80015c4 <HAL_RCC_OscConfig+0x42c>
 80015c2:	e0ae      	b.n	8001722 <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015c4:	2027      	movs	r0, #39	; 0x27
 80015c6:	183b      	adds	r3, r7, r0
 80015c8:	2200      	movs	r2, #0
 80015ca:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015cc:	4b8d      	ldr	r3, [pc, #564]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 80015ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80015d0:	2380      	movs	r3, #128	; 0x80
 80015d2:	055b      	lsls	r3, r3, #21
 80015d4:	4013      	ands	r3, r2
 80015d6:	d109      	bne.n	80015ec <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80015d8:	4b8a      	ldr	r3, [pc, #552]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 80015da:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80015dc:	4b89      	ldr	r3, [pc, #548]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 80015de:	2180      	movs	r1, #128	; 0x80
 80015e0:	0549      	lsls	r1, r1, #21
 80015e2:	430a      	orrs	r2, r1
 80015e4:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80015e6:	183b      	adds	r3, r7, r0
 80015e8:	2201      	movs	r2, #1
 80015ea:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015ec:	4b87      	ldr	r3, [pc, #540]	; (800180c <HAL_RCC_OscConfig+0x674>)
 80015ee:	681a      	ldr	r2, [r3, #0]
 80015f0:	2380      	movs	r3, #128	; 0x80
 80015f2:	005b      	lsls	r3, r3, #1
 80015f4:	4013      	ands	r3, r2
 80015f6:	d11a      	bne.n	800162e <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015f8:	4b84      	ldr	r3, [pc, #528]	; (800180c <HAL_RCC_OscConfig+0x674>)
 80015fa:	681a      	ldr	r2, [r3, #0]
 80015fc:	4b83      	ldr	r3, [pc, #524]	; (800180c <HAL_RCC_OscConfig+0x674>)
 80015fe:	2180      	movs	r1, #128	; 0x80
 8001600:	0049      	lsls	r1, r1, #1
 8001602:	430a      	orrs	r2, r1
 8001604:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001606:	f7ff f9e7 	bl	80009d8 <HAL_GetTick>
 800160a:	0003      	movs	r3, r0
 800160c:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800160e:	e008      	b.n	8001622 <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001610:	f7ff f9e2 	bl	80009d8 <HAL_GetTick>
 8001614:	0002      	movs	r2, r0
 8001616:	69bb      	ldr	r3, [r7, #24]
 8001618:	1ad3      	subs	r3, r2, r3
 800161a:	2b64      	cmp	r3, #100	; 0x64
 800161c:	d901      	bls.n	8001622 <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 800161e:	2303      	movs	r3, #3
 8001620:	e173      	b.n	800190a <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001622:	4b7a      	ldr	r3, [pc, #488]	; (800180c <HAL_RCC_OscConfig+0x674>)
 8001624:	681a      	ldr	r2, [r3, #0]
 8001626:	2380      	movs	r3, #128	; 0x80
 8001628:	005b      	lsls	r3, r3, #1
 800162a:	4013      	ands	r3, r2
 800162c:	d0f0      	beq.n	8001610 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	689a      	ldr	r2, [r3, #8]
 8001632:	2380      	movs	r3, #128	; 0x80
 8001634:	005b      	lsls	r3, r3, #1
 8001636:	429a      	cmp	r2, r3
 8001638:	d107      	bne.n	800164a <HAL_RCC_OscConfig+0x4b2>
 800163a:	4b72      	ldr	r3, [pc, #456]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 800163c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800163e:	4b71      	ldr	r3, [pc, #452]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 8001640:	2180      	movs	r1, #128	; 0x80
 8001642:	0049      	lsls	r1, r1, #1
 8001644:	430a      	orrs	r2, r1
 8001646:	651a      	str	r2, [r3, #80]	; 0x50
 8001648:	e031      	b.n	80016ae <HAL_RCC_OscConfig+0x516>
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	689b      	ldr	r3, [r3, #8]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d10c      	bne.n	800166c <HAL_RCC_OscConfig+0x4d4>
 8001652:	4b6c      	ldr	r3, [pc, #432]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 8001654:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001656:	4b6b      	ldr	r3, [pc, #428]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 8001658:	496b      	ldr	r1, [pc, #428]	; (8001808 <HAL_RCC_OscConfig+0x670>)
 800165a:	400a      	ands	r2, r1
 800165c:	651a      	str	r2, [r3, #80]	; 0x50
 800165e:	4b69      	ldr	r3, [pc, #420]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 8001660:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001662:	4b68      	ldr	r3, [pc, #416]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 8001664:	496a      	ldr	r1, [pc, #424]	; (8001810 <HAL_RCC_OscConfig+0x678>)
 8001666:	400a      	ands	r2, r1
 8001668:	651a      	str	r2, [r3, #80]	; 0x50
 800166a:	e020      	b.n	80016ae <HAL_RCC_OscConfig+0x516>
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	689a      	ldr	r2, [r3, #8]
 8001670:	23a0      	movs	r3, #160	; 0xa0
 8001672:	00db      	lsls	r3, r3, #3
 8001674:	429a      	cmp	r2, r3
 8001676:	d10e      	bne.n	8001696 <HAL_RCC_OscConfig+0x4fe>
 8001678:	4b62      	ldr	r3, [pc, #392]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 800167a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800167c:	4b61      	ldr	r3, [pc, #388]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 800167e:	2180      	movs	r1, #128	; 0x80
 8001680:	00c9      	lsls	r1, r1, #3
 8001682:	430a      	orrs	r2, r1
 8001684:	651a      	str	r2, [r3, #80]	; 0x50
 8001686:	4b5f      	ldr	r3, [pc, #380]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 8001688:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800168a:	4b5e      	ldr	r3, [pc, #376]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 800168c:	2180      	movs	r1, #128	; 0x80
 800168e:	0049      	lsls	r1, r1, #1
 8001690:	430a      	orrs	r2, r1
 8001692:	651a      	str	r2, [r3, #80]	; 0x50
 8001694:	e00b      	b.n	80016ae <HAL_RCC_OscConfig+0x516>
 8001696:	4b5b      	ldr	r3, [pc, #364]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 8001698:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800169a:	4b5a      	ldr	r3, [pc, #360]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 800169c:	495a      	ldr	r1, [pc, #360]	; (8001808 <HAL_RCC_OscConfig+0x670>)
 800169e:	400a      	ands	r2, r1
 80016a0:	651a      	str	r2, [r3, #80]	; 0x50
 80016a2:	4b58      	ldr	r3, [pc, #352]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 80016a4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80016a6:	4b57      	ldr	r3, [pc, #348]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 80016a8:	4959      	ldr	r1, [pc, #356]	; (8001810 <HAL_RCC_OscConfig+0x678>)
 80016aa:	400a      	ands	r2, r1
 80016ac:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	689b      	ldr	r3, [r3, #8]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d015      	beq.n	80016e2 <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016b6:	f7ff f98f 	bl	80009d8 <HAL_GetTick>
 80016ba:	0003      	movs	r3, r0
 80016bc:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80016be:	e009      	b.n	80016d4 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016c0:	f7ff f98a 	bl	80009d8 <HAL_GetTick>
 80016c4:	0002      	movs	r2, r0
 80016c6:	69bb      	ldr	r3, [r7, #24]
 80016c8:	1ad3      	subs	r3, r2, r3
 80016ca:	4a52      	ldr	r2, [pc, #328]	; (8001814 <HAL_RCC_OscConfig+0x67c>)
 80016cc:	4293      	cmp	r3, r2
 80016ce:	d901      	bls.n	80016d4 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 80016d0:	2303      	movs	r3, #3
 80016d2:	e11a      	b.n	800190a <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80016d4:	4b4b      	ldr	r3, [pc, #300]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 80016d6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80016d8:	2380      	movs	r3, #128	; 0x80
 80016da:	009b      	lsls	r3, r3, #2
 80016dc:	4013      	ands	r3, r2
 80016de:	d0ef      	beq.n	80016c0 <HAL_RCC_OscConfig+0x528>
 80016e0:	e014      	b.n	800170c <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016e2:	f7ff f979 	bl	80009d8 <HAL_GetTick>
 80016e6:	0003      	movs	r3, r0
 80016e8:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80016ea:	e009      	b.n	8001700 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016ec:	f7ff f974 	bl	80009d8 <HAL_GetTick>
 80016f0:	0002      	movs	r2, r0
 80016f2:	69bb      	ldr	r3, [r7, #24]
 80016f4:	1ad3      	subs	r3, r2, r3
 80016f6:	4a47      	ldr	r2, [pc, #284]	; (8001814 <HAL_RCC_OscConfig+0x67c>)
 80016f8:	4293      	cmp	r3, r2
 80016fa:	d901      	bls.n	8001700 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 80016fc:	2303      	movs	r3, #3
 80016fe:	e104      	b.n	800190a <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001700:	4b40      	ldr	r3, [pc, #256]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 8001702:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001704:	2380      	movs	r3, #128	; 0x80
 8001706:	009b      	lsls	r3, r3, #2
 8001708:	4013      	ands	r3, r2
 800170a:	d1ef      	bne.n	80016ec <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800170c:	2327      	movs	r3, #39	; 0x27
 800170e:	18fb      	adds	r3, r7, r3
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	2b01      	cmp	r3, #1
 8001714:	d105      	bne.n	8001722 <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001716:	4b3b      	ldr	r3, [pc, #236]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 8001718:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800171a:	4b3a      	ldr	r3, [pc, #232]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 800171c:	493e      	ldr	r1, [pc, #248]	; (8001818 <HAL_RCC_OscConfig+0x680>)
 800171e:	400a      	ands	r2, r1
 8001720:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	2220      	movs	r2, #32
 8001728:	4013      	ands	r3, r2
 800172a:	d049      	beq.n	80017c0 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	699b      	ldr	r3, [r3, #24]
 8001730:	2b00      	cmp	r3, #0
 8001732:	d026      	beq.n	8001782 <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001734:	4b33      	ldr	r3, [pc, #204]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 8001736:	689a      	ldr	r2, [r3, #8]
 8001738:	4b32      	ldr	r3, [pc, #200]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 800173a:	2101      	movs	r1, #1
 800173c:	430a      	orrs	r2, r1
 800173e:	609a      	str	r2, [r3, #8]
 8001740:	4b30      	ldr	r3, [pc, #192]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 8001742:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001744:	4b2f      	ldr	r3, [pc, #188]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 8001746:	2101      	movs	r1, #1
 8001748:	430a      	orrs	r2, r1
 800174a:	635a      	str	r2, [r3, #52]	; 0x34
 800174c:	4b33      	ldr	r3, [pc, #204]	; (800181c <HAL_RCC_OscConfig+0x684>)
 800174e:	6a1a      	ldr	r2, [r3, #32]
 8001750:	4b32      	ldr	r3, [pc, #200]	; (800181c <HAL_RCC_OscConfig+0x684>)
 8001752:	2180      	movs	r1, #128	; 0x80
 8001754:	0189      	lsls	r1, r1, #6
 8001756:	430a      	orrs	r2, r1
 8001758:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800175a:	f7ff f93d 	bl	80009d8 <HAL_GetTick>
 800175e:	0003      	movs	r3, r0
 8001760:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001762:	e008      	b.n	8001776 <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001764:	f7ff f938 	bl	80009d8 <HAL_GetTick>
 8001768:	0002      	movs	r2, r0
 800176a:	69bb      	ldr	r3, [r7, #24]
 800176c:	1ad3      	subs	r3, r2, r3
 800176e:	2b02      	cmp	r3, #2
 8001770:	d901      	bls.n	8001776 <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 8001772:	2303      	movs	r3, #3
 8001774:	e0c9      	b.n	800190a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001776:	4b23      	ldr	r3, [pc, #140]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 8001778:	689b      	ldr	r3, [r3, #8]
 800177a:	2202      	movs	r2, #2
 800177c:	4013      	ands	r3, r2
 800177e:	d0f1      	beq.n	8001764 <HAL_RCC_OscConfig+0x5cc>
 8001780:	e01e      	b.n	80017c0 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001782:	4b20      	ldr	r3, [pc, #128]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 8001784:	689a      	ldr	r2, [r3, #8]
 8001786:	4b1f      	ldr	r3, [pc, #124]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 8001788:	2101      	movs	r1, #1
 800178a:	438a      	bics	r2, r1
 800178c:	609a      	str	r2, [r3, #8]
 800178e:	4b23      	ldr	r3, [pc, #140]	; (800181c <HAL_RCC_OscConfig+0x684>)
 8001790:	6a1a      	ldr	r2, [r3, #32]
 8001792:	4b22      	ldr	r3, [pc, #136]	; (800181c <HAL_RCC_OscConfig+0x684>)
 8001794:	4922      	ldr	r1, [pc, #136]	; (8001820 <HAL_RCC_OscConfig+0x688>)
 8001796:	400a      	ands	r2, r1
 8001798:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800179a:	f7ff f91d 	bl	80009d8 <HAL_GetTick>
 800179e:	0003      	movs	r3, r0
 80017a0:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80017a2:	e008      	b.n	80017b6 <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80017a4:	f7ff f918 	bl	80009d8 <HAL_GetTick>
 80017a8:	0002      	movs	r2, r0
 80017aa:	69bb      	ldr	r3, [r7, #24]
 80017ac:	1ad3      	subs	r3, r2, r3
 80017ae:	2b02      	cmp	r3, #2
 80017b0:	d901      	bls.n	80017b6 <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 80017b2:	2303      	movs	r3, #3
 80017b4:	e0a9      	b.n	800190a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80017b6:	4b13      	ldr	r3, [pc, #76]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 80017b8:	689b      	ldr	r3, [r3, #8]
 80017ba:	2202      	movs	r2, #2
 80017bc:	4013      	ands	r3, r2
 80017be:	d1f1      	bne.n	80017a4 <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d100      	bne.n	80017ca <HAL_RCC_OscConfig+0x632>
 80017c8:	e09e      	b.n	8001908 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017ca:	6a3b      	ldr	r3, [r7, #32]
 80017cc:	2b0c      	cmp	r3, #12
 80017ce:	d100      	bne.n	80017d2 <HAL_RCC_OscConfig+0x63a>
 80017d0:	e077      	b.n	80018c2 <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017d6:	2b02      	cmp	r3, #2
 80017d8:	d158      	bne.n	800188c <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017da:	4b0a      	ldr	r3, [pc, #40]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 80017dc:	681a      	ldr	r2, [r3, #0]
 80017de:	4b09      	ldr	r3, [pc, #36]	; (8001804 <HAL_RCC_OscConfig+0x66c>)
 80017e0:	4910      	ldr	r1, [pc, #64]	; (8001824 <HAL_RCC_OscConfig+0x68c>)
 80017e2:	400a      	ands	r2, r1
 80017e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017e6:	f7ff f8f7 	bl	80009d8 <HAL_GetTick>
 80017ea:	0003      	movs	r3, r0
 80017ec:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80017ee:	e01b      	b.n	8001828 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017f0:	f7ff f8f2 	bl	80009d8 <HAL_GetTick>
 80017f4:	0002      	movs	r2, r0
 80017f6:	69bb      	ldr	r3, [r7, #24]
 80017f8:	1ad3      	subs	r3, r2, r3
 80017fa:	2b02      	cmp	r3, #2
 80017fc:	d914      	bls.n	8001828 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 80017fe:	2303      	movs	r3, #3
 8001800:	e083      	b.n	800190a <HAL_RCC_OscConfig+0x772>
 8001802:	46c0      	nop			; (mov r8, r8)
 8001804:	40021000 	.word	0x40021000
 8001808:	fffffeff 	.word	0xfffffeff
 800180c:	40007000 	.word	0x40007000
 8001810:	fffffbff 	.word	0xfffffbff
 8001814:	00001388 	.word	0x00001388
 8001818:	efffffff 	.word	0xefffffff
 800181c:	40010000 	.word	0x40010000
 8001820:	ffffdfff 	.word	0xffffdfff
 8001824:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001828:	4b3a      	ldr	r3, [pc, #232]	; (8001914 <HAL_RCC_OscConfig+0x77c>)
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	2380      	movs	r3, #128	; 0x80
 800182e:	049b      	lsls	r3, r3, #18
 8001830:	4013      	ands	r3, r2
 8001832:	d1dd      	bne.n	80017f0 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001834:	4b37      	ldr	r3, [pc, #220]	; (8001914 <HAL_RCC_OscConfig+0x77c>)
 8001836:	68db      	ldr	r3, [r3, #12]
 8001838:	4a37      	ldr	r2, [pc, #220]	; (8001918 <HAL_RCC_OscConfig+0x780>)
 800183a:	4013      	ands	r3, r2
 800183c:	0019      	movs	r1, r3
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001846:	431a      	orrs	r2, r3
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800184c:	431a      	orrs	r2, r3
 800184e:	4b31      	ldr	r3, [pc, #196]	; (8001914 <HAL_RCC_OscConfig+0x77c>)
 8001850:	430a      	orrs	r2, r1
 8001852:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001854:	4b2f      	ldr	r3, [pc, #188]	; (8001914 <HAL_RCC_OscConfig+0x77c>)
 8001856:	681a      	ldr	r2, [r3, #0]
 8001858:	4b2e      	ldr	r3, [pc, #184]	; (8001914 <HAL_RCC_OscConfig+0x77c>)
 800185a:	2180      	movs	r1, #128	; 0x80
 800185c:	0449      	lsls	r1, r1, #17
 800185e:	430a      	orrs	r2, r1
 8001860:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001862:	f7ff f8b9 	bl	80009d8 <HAL_GetTick>
 8001866:	0003      	movs	r3, r0
 8001868:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800186a:	e008      	b.n	800187e <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800186c:	f7ff f8b4 	bl	80009d8 <HAL_GetTick>
 8001870:	0002      	movs	r2, r0
 8001872:	69bb      	ldr	r3, [r7, #24]
 8001874:	1ad3      	subs	r3, r2, r3
 8001876:	2b02      	cmp	r3, #2
 8001878:	d901      	bls.n	800187e <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 800187a:	2303      	movs	r3, #3
 800187c:	e045      	b.n	800190a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800187e:	4b25      	ldr	r3, [pc, #148]	; (8001914 <HAL_RCC_OscConfig+0x77c>)
 8001880:	681a      	ldr	r2, [r3, #0]
 8001882:	2380      	movs	r3, #128	; 0x80
 8001884:	049b      	lsls	r3, r3, #18
 8001886:	4013      	ands	r3, r2
 8001888:	d0f0      	beq.n	800186c <HAL_RCC_OscConfig+0x6d4>
 800188a:	e03d      	b.n	8001908 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800188c:	4b21      	ldr	r3, [pc, #132]	; (8001914 <HAL_RCC_OscConfig+0x77c>)
 800188e:	681a      	ldr	r2, [r3, #0]
 8001890:	4b20      	ldr	r3, [pc, #128]	; (8001914 <HAL_RCC_OscConfig+0x77c>)
 8001892:	4922      	ldr	r1, [pc, #136]	; (800191c <HAL_RCC_OscConfig+0x784>)
 8001894:	400a      	ands	r2, r1
 8001896:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001898:	f7ff f89e 	bl	80009d8 <HAL_GetTick>
 800189c:	0003      	movs	r3, r0
 800189e:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80018a0:	e008      	b.n	80018b4 <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018a2:	f7ff f899 	bl	80009d8 <HAL_GetTick>
 80018a6:	0002      	movs	r2, r0
 80018a8:	69bb      	ldr	r3, [r7, #24]
 80018aa:	1ad3      	subs	r3, r2, r3
 80018ac:	2b02      	cmp	r3, #2
 80018ae:	d901      	bls.n	80018b4 <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 80018b0:	2303      	movs	r3, #3
 80018b2:	e02a      	b.n	800190a <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80018b4:	4b17      	ldr	r3, [pc, #92]	; (8001914 <HAL_RCC_OscConfig+0x77c>)
 80018b6:	681a      	ldr	r2, [r3, #0]
 80018b8:	2380      	movs	r3, #128	; 0x80
 80018ba:	049b      	lsls	r3, r3, #18
 80018bc:	4013      	ands	r3, r2
 80018be:	d1f0      	bne.n	80018a2 <HAL_RCC_OscConfig+0x70a>
 80018c0:	e022      	b.n	8001908 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018c6:	2b01      	cmp	r3, #1
 80018c8:	d101      	bne.n	80018ce <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 80018ca:	2301      	movs	r3, #1
 80018cc:	e01d      	b.n	800190a <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80018ce:	4b11      	ldr	r3, [pc, #68]	; (8001914 <HAL_RCC_OscConfig+0x77c>)
 80018d0:	68db      	ldr	r3, [r3, #12]
 80018d2:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018d4:	69fa      	ldr	r2, [r7, #28]
 80018d6:	2380      	movs	r3, #128	; 0x80
 80018d8:	025b      	lsls	r3, r3, #9
 80018da:	401a      	ands	r2, r3
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018e0:	429a      	cmp	r2, r3
 80018e2:	d10f      	bne.n	8001904 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80018e4:	69fa      	ldr	r2, [r7, #28]
 80018e6:	23f0      	movs	r3, #240	; 0xf0
 80018e8:	039b      	lsls	r3, r3, #14
 80018ea:	401a      	ands	r2, r3
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018f0:	429a      	cmp	r2, r3
 80018f2:	d107      	bne.n	8001904 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80018f4:	69fa      	ldr	r2, [r7, #28]
 80018f6:	23c0      	movs	r3, #192	; 0xc0
 80018f8:	041b      	lsls	r3, r3, #16
 80018fa:	401a      	ands	r2, r3
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001900:	429a      	cmp	r2, r3
 8001902:	d001      	beq.n	8001908 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 8001904:	2301      	movs	r3, #1
 8001906:	e000      	b.n	800190a <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 8001908:	2300      	movs	r3, #0
}
 800190a:	0018      	movs	r0, r3
 800190c:	46bd      	mov	sp, r7
 800190e:	b00a      	add	sp, #40	; 0x28
 8001910:	bdb0      	pop	{r4, r5, r7, pc}
 8001912:	46c0      	nop			; (mov r8, r8)
 8001914:	40021000 	.word	0x40021000
 8001918:	ff02ffff 	.word	0xff02ffff
 800191c:	feffffff 	.word	0xfeffffff

08001920 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001920:	b5b0      	push	{r4, r5, r7, lr}
 8001922:	b084      	sub	sp, #16
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
 8001928:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d101      	bne.n	8001934 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001930:	2301      	movs	r3, #1
 8001932:	e128      	b.n	8001b86 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001934:	4b96      	ldr	r3, [pc, #600]	; (8001b90 <HAL_RCC_ClockConfig+0x270>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	2201      	movs	r2, #1
 800193a:	4013      	ands	r3, r2
 800193c:	683a      	ldr	r2, [r7, #0]
 800193e:	429a      	cmp	r2, r3
 8001940:	d91e      	bls.n	8001980 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001942:	4b93      	ldr	r3, [pc, #588]	; (8001b90 <HAL_RCC_ClockConfig+0x270>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	2201      	movs	r2, #1
 8001948:	4393      	bics	r3, r2
 800194a:	0019      	movs	r1, r3
 800194c:	4b90      	ldr	r3, [pc, #576]	; (8001b90 <HAL_RCC_ClockConfig+0x270>)
 800194e:	683a      	ldr	r2, [r7, #0]
 8001950:	430a      	orrs	r2, r1
 8001952:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001954:	f7ff f840 	bl	80009d8 <HAL_GetTick>
 8001958:	0003      	movs	r3, r0
 800195a:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800195c:	e009      	b.n	8001972 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800195e:	f7ff f83b 	bl	80009d8 <HAL_GetTick>
 8001962:	0002      	movs	r2, r0
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	1ad3      	subs	r3, r2, r3
 8001968:	4a8a      	ldr	r2, [pc, #552]	; (8001b94 <HAL_RCC_ClockConfig+0x274>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d901      	bls.n	8001972 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800196e:	2303      	movs	r3, #3
 8001970:	e109      	b.n	8001b86 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001972:	4b87      	ldr	r3, [pc, #540]	; (8001b90 <HAL_RCC_ClockConfig+0x270>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	2201      	movs	r2, #1
 8001978:	4013      	ands	r3, r2
 800197a:	683a      	ldr	r2, [r7, #0]
 800197c:	429a      	cmp	r2, r3
 800197e:	d1ee      	bne.n	800195e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	2202      	movs	r2, #2
 8001986:	4013      	ands	r3, r2
 8001988:	d009      	beq.n	800199e <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800198a:	4b83      	ldr	r3, [pc, #524]	; (8001b98 <HAL_RCC_ClockConfig+0x278>)
 800198c:	68db      	ldr	r3, [r3, #12]
 800198e:	22f0      	movs	r2, #240	; 0xf0
 8001990:	4393      	bics	r3, r2
 8001992:	0019      	movs	r1, r3
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	689a      	ldr	r2, [r3, #8]
 8001998:	4b7f      	ldr	r3, [pc, #508]	; (8001b98 <HAL_RCC_ClockConfig+0x278>)
 800199a:	430a      	orrs	r2, r1
 800199c:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	2201      	movs	r2, #1
 80019a4:	4013      	ands	r3, r2
 80019a6:	d100      	bne.n	80019aa <HAL_RCC_ClockConfig+0x8a>
 80019a8:	e089      	b.n	8001abe <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	2b02      	cmp	r3, #2
 80019b0:	d107      	bne.n	80019c2 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80019b2:	4b79      	ldr	r3, [pc, #484]	; (8001b98 <HAL_RCC_ClockConfig+0x278>)
 80019b4:	681a      	ldr	r2, [r3, #0]
 80019b6:	2380      	movs	r3, #128	; 0x80
 80019b8:	029b      	lsls	r3, r3, #10
 80019ba:	4013      	ands	r3, r2
 80019bc:	d120      	bne.n	8001a00 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80019be:	2301      	movs	r3, #1
 80019c0:	e0e1      	b.n	8001b86 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	685b      	ldr	r3, [r3, #4]
 80019c6:	2b03      	cmp	r3, #3
 80019c8:	d107      	bne.n	80019da <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80019ca:	4b73      	ldr	r3, [pc, #460]	; (8001b98 <HAL_RCC_ClockConfig+0x278>)
 80019cc:	681a      	ldr	r2, [r3, #0]
 80019ce:	2380      	movs	r3, #128	; 0x80
 80019d0:	049b      	lsls	r3, r3, #18
 80019d2:	4013      	ands	r3, r2
 80019d4:	d114      	bne.n	8001a00 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80019d6:	2301      	movs	r3, #1
 80019d8:	e0d5      	b.n	8001b86 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	2b01      	cmp	r3, #1
 80019e0:	d106      	bne.n	80019f0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80019e2:	4b6d      	ldr	r3, [pc, #436]	; (8001b98 <HAL_RCC_ClockConfig+0x278>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	2204      	movs	r2, #4
 80019e8:	4013      	ands	r3, r2
 80019ea:	d109      	bne.n	8001a00 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80019ec:	2301      	movs	r3, #1
 80019ee:	e0ca      	b.n	8001b86 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80019f0:	4b69      	ldr	r3, [pc, #420]	; (8001b98 <HAL_RCC_ClockConfig+0x278>)
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	2380      	movs	r3, #128	; 0x80
 80019f6:	009b      	lsls	r3, r3, #2
 80019f8:	4013      	ands	r3, r2
 80019fa:	d101      	bne.n	8001a00 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80019fc:	2301      	movs	r3, #1
 80019fe:	e0c2      	b.n	8001b86 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a00:	4b65      	ldr	r3, [pc, #404]	; (8001b98 <HAL_RCC_ClockConfig+0x278>)
 8001a02:	68db      	ldr	r3, [r3, #12]
 8001a04:	2203      	movs	r2, #3
 8001a06:	4393      	bics	r3, r2
 8001a08:	0019      	movs	r1, r3
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	685a      	ldr	r2, [r3, #4]
 8001a0e:	4b62      	ldr	r3, [pc, #392]	; (8001b98 <HAL_RCC_ClockConfig+0x278>)
 8001a10:	430a      	orrs	r2, r1
 8001a12:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a14:	f7fe ffe0 	bl	80009d8 <HAL_GetTick>
 8001a18:	0003      	movs	r3, r0
 8001a1a:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	2b02      	cmp	r3, #2
 8001a22:	d111      	bne.n	8001a48 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a24:	e009      	b.n	8001a3a <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a26:	f7fe ffd7 	bl	80009d8 <HAL_GetTick>
 8001a2a:	0002      	movs	r2, r0
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	1ad3      	subs	r3, r2, r3
 8001a30:	4a58      	ldr	r2, [pc, #352]	; (8001b94 <HAL_RCC_ClockConfig+0x274>)
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d901      	bls.n	8001a3a <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001a36:	2303      	movs	r3, #3
 8001a38:	e0a5      	b.n	8001b86 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a3a:	4b57      	ldr	r3, [pc, #348]	; (8001b98 <HAL_RCC_ClockConfig+0x278>)
 8001a3c:	68db      	ldr	r3, [r3, #12]
 8001a3e:	220c      	movs	r2, #12
 8001a40:	4013      	ands	r3, r2
 8001a42:	2b08      	cmp	r3, #8
 8001a44:	d1ef      	bne.n	8001a26 <HAL_RCC_ClockConfig+0x106>
 8001a46:	e03a      	b.n	8001abe <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	685b      	ldr	r3, [r3, #4]
 8001a4c:	2b03      	cmp	r3, #3
 8001a4e:	d111      	bne.n	8001a74 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a50:	e009      	b.n	8001a66 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a52:	f7fe ffc1 	bl	80009d8 <HAL_GetTick>
 8001a56:	0002      	movs	r2, r0
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	1ad3      	subs	r3, r2, r3
 8001a5c:	4a4d      	ldr	r2, [pc, #308]	; (8001b94 <HAL_RCC_ClockConfig+0x274>)
 8001a5e:	4293      	cmp	r3, r2
 8001a60:	d901      	bls.n	8001a66 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001a62:	2303      	movs	r3, #3
 8001a64:	e08f      	b.n	8001b86 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a66:	4b4c      	ldr	r3, [pc, #304]	; (8001b98 <HAL_RCC_ClockConfig+0x278>)
 8001a68:	68db      	ldr	r3, [r3, #12]
 8001a6a:	220c      	movs	r2, #12
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	2b0c      	cmp	r3, #12
 8001a70:	d1ef      	bne.n	8001a52 <HAL_RCC_ClockConfig+0x132>
 8001a72:	e024      	b.n	8001abe <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	2b01      	cmp	r3, #1
 8001a7a:	d11b      	bne.n	8001ab4 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a7c:	e009      	b.n	8001a92 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a7e:	f7fe ffab 	bl	80009d8 <HAL_GetTick>
 8001a82:	0002      	movs	r2, r0
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	1ad3      	subs	r3, r2, r3
 8001a88:	4a42      	ldr	r2, [pc, #264]	; (8001b94 <HAL_RCC_ClockConfig+0x274>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d901      	bls.n	8001a92 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001a8e:	2303      	movs	r3, #3
 8001a90:	e079      	b.n	8001b86 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a92:	4b41      	ldr	r3, [pc, #260]	; (8001b98 <HAL_RCC_ClockConfig+0x278>)
 8001a94:	68db      	ldr	r3, [r3, #12]
 8001a96:	220c      	movs	r2, #12
 8001a98:	4013      	ands	r3, r2
 8001a9a:	2b04      	cmp	r3, #4
 8001a9c:	d1ef      	bne.n	8001a7e <HAL_RCC_ClockConfig+0x15e>
 8001a9e:	e00e      	b.n	8001abe <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001aa0:	f7fe ff9a 	bl	80009d8 <HAL_GetTick>
 8001aa4:	0002      	movs	r2, r0
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	1ad3      	subs	r3, r2, r3
 8001aaa:	4a3a      	ldr	r2, [pc, #232]	; (8001b94 <HAL_RCC_ClockConfig+0x274>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	d901      	bls.n	8001ab4 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	e068      	b.n	8001b86 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001ab4:	4b38      	ldr	r3, [pc, #224]	; (8001b98 <HAL_RCC_ClockConfig+0x278>)
 8001ab6:	68db      	ldr	r3, [r3, #12]
 8001ab8:	220c      	movs	r2, #12
 8001aba:	4013      	ands	r3, r2
 8001abc:	d1f0      	bne.n	8001aa0 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001abe:	4b34      	ldr	r3, [pc, #208]	; (8001b90 <HAL_RCC_ClockConfig+0x270>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	2201      	movs	r2, #1
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	683a      	ldr	r2, [r7, #0]
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	d21e      	bcs.n	8001b0a <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001acc:	4b30      	ldr	r3, [pc, #192]	; (8001b90 <HAL_RCC_ClockConfig+0x270>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	4393      	bics	r3, r2
 8001ad4:	0019      	movs	r1, r3
 8001ad6:	4b2e      	ldr	r3, [pc, #184]	; (8001b90 <HAL_RCC_ClockConfig+0x270>)
 8001ad8:	683a      	ldr	r2, [r7, #0]
 8001ada:	430a      	orrs	r2, r1
 8001adc:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001ade:	f7fe ff7b 	bl	80009d8 <HAL_GetTick>
 8001ae2:	0003      	movs	r3, r0
 8001ae4:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ae6:	e009      	b.n	8001afc <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ae8:	f7fe ff76 	bl	80009d8 <HAL_GetTick>
 8001aec:	0002      	movs	r2, r0
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	1ad3      	subs	r3, r2, r3
 8001af2:	4a28      	ldr	r2, [pc, #160]	; (8001b94 <HAL_RCC_ClockConfig+0x274>)
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d901      	bls.n	8001afc <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001af8:	2303      	movs	r3, #3
 8001afa:	e044      	b.n	8001b86 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001afc:	4b24      	ldr	r3, [pc, #144]	; (8001b90 <HAL_RCC_ClockConfig+0x270>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	2201      	movs	r2, #1
 8001b02:	4013      	ands	r3, r2
 8001b04:	683a      	ldr	r2, [r7, #0]
 8001b06:	429a      	cmp	r2, r3
 8001b08:	d1ee      	bne.n	8001ae8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	2204      	movs	r2, #4
 8001b10:	4013      	ands	r3, r2
 8001b12:	d009      	beq.n	8001b28 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b14:	4b20      	ldr	r3, [pc, #128]	; (8001b98 <HAL_RCC_ClockConfig+0x278>)
 8001b16:	68db      	ldr	r3, [r3, #12]
 8001b18:	4a20      	ldr	r2, [pc, #128]	; (8001b9c <HAL_RCC_ClockConfig+0x27c>)
 8001b1a:	4013      	ands	r3, r2
 8001b1c:	0019      	movs	r1, r3
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	68da      	ldr	r2, [r3, #12]
 8001b22:	4b1d      	ldr	r3, [pc, #116]	; (8001b98 <HAL_RCC_ClockConfig+0x278>)
 8001b24:	430a      	orrs	r2, r1
 8001b26:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	2208      	movs	r2, #8
 8001b2e:	4013      	ands	r3, r2
 8001b30:	d00a      	beq.n	8001b48 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001b32:	4b19      	ldr	r3, [pc, #100]	; (8001b98 <HAL_RCC_ClockConfig+0x278>)
 8001b34:	68db      	ldr	r3, [r3, #12]
 8001b36:	4a1a      	ldr	r2, [pc, #104]	; (8001ba0 <HAL_RCC_ClockConfig+0x280>)
 8001b38:	4013      	ands	r3, r2
 8001b3a:	0019      	movs	r1, r3
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	691b      	ldr	r3, [r3, #16]
 8001b40:	00da      	lsls	r2, r3, #3
 8001b42:	4b15      	ldr	r3, [pc, #84]	; (8001b98 <HAL_RCC_ClockConfig+0x278>)
 8001b44:	430a      	orrs	r2, r1
 8001b46:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001b48:	f000 f832 	bl	8001bb0 <HAL_RCC_GetSysClockFreq>
 8001b4c:	0001      	movs	r1, r0
 8001b4e:	4b12      	ldr	r3, [pc, #72]	; (8001b98 <HAL_RCC_ClockConfig+0x278>)
 8001b50:	68db      	ldr	r3, [r3, #12]
 8001b52:	091b      	lsrs	r3, r3, #4
 8001b54:	220f      	movs	r2, #15
 8001b56:	4013      	ands	r3, r2
 8001b58:	4a12      	ldr	r2, [pc, #72]	; (8001ba4 <HAL_RCC_ClockConfig+0x284>)
 8001b5a:	5cd3      	ldrb	r3, [r2, r3]
 8001b5c:	000a      	movs	r2, r1
 8001b5e:	40da      	lsrs	r2, r3
 8001b60:	4b11      	ldr	r3, [pc, #68]	; (8001ba8 <HAL_RCC_ClockConfig+0x288>)
 8001b62:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001b64:	4b11      	ldr	r3, [pc, #68]	; (8001bac <HAL_RCC_ClockConfig+0x28c>)
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	250b      	movs	r5, #11
 8001b6a:	197c      	adds	r4, r7, r5
 8001b6c:	0018      	movs	r0, r3
 8001b6e:	f7fe feed 	bl	800094c <HAL_InitTick>
 8001b72:	0003      	movs	r3, r0
 8001b74:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001b76:	197b      	adds	r3, r7, r5
 8001b78:	781b      	ldrb	r3, [r3, #0]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d002      	beq.n	8001b84 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001b7e:	197b      	adds	r3, r7, r5
 8001b80:	781b      	ldrb	r3, [r3, #0]
 8001b82:	e000      	b.n	8001b86 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001b84:	2300      	movs	r3, #0
}
 8001b86:	0018      	movs	r0, r3
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	b004      	add	sp, #16
 8001b8c:	bdb0      	pop	{r4, r5, r7, pc}
 8001b8e:	46c0      	nop			; (mov r8, r8)
 8001b90:	40022000 	.word	0x40022000
 8001b94:	00001388 	.word	0x00001388
 8001b98:	40021000 	.word	0x40021000
 8001b9c:	fffff8ff 	.word	0xfffff8ff
 8001ba0:	ffffc7ff 	.word	0xffffc7ff
 8001ba4:	08003308 	.word	0x08003308
 8001ba8:	20000000 	.word	0x20000000
 8001bac:	20000004 	.word	0x20000004

08001bb0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001bb0:	b5b0      	push	{r4, r5, r7, lr}
 8001bb2:	b08e      	sub	sp, #56	; 0x38
 8001bb4:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001bb6:	4b4c      	ldr	r3, [pc, #304]	; (8001ce8 <HAL_RCC_GetSysClockFreq+0x138>)
 8001bb8:	68db      	ldr	r3, [r3, #12]
 8001bba:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001bbc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001bbe:	230c      	movs	r3, #12
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	2b0c      	cmp	r3, #12
 8001bc4:	d014      	beq.n	8001bf0 <HAL_RCC_GetSysClockFreq+0x40>
 8001bc6:	d900      	bls.n	8001bca <HAL_RCC_GetSysClockFreq+0x1a>
 8001bc8:	e07b      	b.n	8001cc2 <HAL_RCC_GetSysClockFreq+0x112>
 8001bca:	2b04      	cmp	r3, #4
 8001bcc:	d002      	beq.n	8001bd4 <HAL_RCC_GetSysClockFreq+0x24>
 8001bce:	2b08      	cmp	r3, #8
 8001bd0:	d00b      	beq.n	8001bea <HAL_RCC_GetSysClockFreq+0x3a>
 8001bd2:	e076      	b.n	8001cc2 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001bd4:	4b44      	ldr	r3, [pc, #272]	; (8001ce8 <HAL_RCC_GetSysClockFreq+0x138>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	2210      	movs	r2, #16
 8001bda:	4013      	ands	r3, r2
 8001bdc:	d002      	beq.n	8001be4 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001bde:	4b43      	ldr	r3, [pc, #268]	; (8001cec <HAL_RCC_GetSysClockFreq+0x13c>)
 8001be0:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001be2:	e07c      	b.n	8001cde <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8001be4:	4b42      	ldr	r3, [pc, #264]	; (8001cf0 <HAL_RCC_GetSysClockFreq+0x140>)
 8001be6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001be8:	e079      	b.n	8001cde <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001bea:	4b42      	ldr	r3, [pc, #264]	; (8001cf4 <HAL_RCC_GetSysClockFreq+0x144>)
 8001bec:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001bee:	e076      	b.n	8001cde <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001bf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001bf2:	0c9a      	lsrs	r2, r3, #18
 8001bf4:	230f      	movs	r3, #15
 8001bf6:	401a      	ands	r2, r3
 8001bf8:	4b3f      	ldr	r3, [pc, #252]	; (8001cf8 <HAL_RCC_GetSysClockFreq+0x148>)
 8001bfa:	5c9b      	ldrb	r3, [r3, r2]
 8001bfc:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001bfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c00:	0d9a      	lsrs	r2, r3, #22
 8001c02:	2303      	movs	r3, #3
 8001c04:	4013      	ands	r3, r2
 8001c06:	3301      	adds	r3, #1
 8001c08:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c0a:	4b37      	ldr	r3, [pc, #220]	; (8001ce8 <HAL_RCC_GetSysClockFreq+0x138>)
 8001c0c:	68da      	ldr	r2, [r3, #12]
 8001c0e:	2380      	movs	r3, #128	; 0x80
 8001c10:	025b      	lsls	r3, r3, #9
 8001c12:	4013      	ands	r3, r2
 8001c14:	d01a      	beq.n	8001c4c <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001c16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c18:	61bb      	str	r3, [r7, #24]
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	61fb      	str	r3, [r7, #28]
 8001c1e:	4a35      	ldr	r2, [pc, #212]	; (8001cf4 <HAL_RCC_GetSysClockFreq+0x144>)
 8001c20:	2300      	movs	r3, #0
 8001c22:	69b8      	ldr	r0, [r7, #24]
 8001c24:	69f9      	ldr	r1, [r7, #28]
 8001c26:	f7fe fb23 	bl	8000270 <__aeabi_lmul>
 8001c2a:	0002      	movs	r2, r0
 8001c2c:	000b      	movs	r3, r1
 8001c2e:	0010      	movs	r0, r2
 8001c30:	0019      	movs	r1, r3
 8001c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c34:	613b      	str	r3, [r7, #16]
 8001c36:	2300      	movs	r3, #0
 8001c38:	617b      	str	r3, [r7, #20]
 8001c3a:	693a      	ldr	r2, [r7, #16]
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	f7fe faf7 	bl	8000230 <__aeabi_uldivmod>
 8001c42:	0002      	movs	r2, r0
 8001c44:	000b      	movs	r3, r1
 8001c46:	0013      	movs	r3, r2
 8001c48:	637b      	str	r3, [r7, #52]	; 0x34
 8001c4a:	e037      	b.n	8001cbc <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001c4c:	4b26      	ldr	r3, [pc, #152]	; (8001ce8 <HAL_RCC_GetSysClockFreq+0x138>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	2210      	movs	r2, #16
 8001c52:	4013      	ands	r3, r2
 8001c54:	d01a      	beq.n	8001c8c <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8001c56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c58:	60bb      	str	r3, [r7, #8]
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	60fb      	str	r3, [r7, #12]
 8001c5e:	4a23      	ldr	r2, [pc, #140]	; (8001cec <HAL_RCC_GetSysClockFreq+0x13c>)
 8001c60:	2300      	movs	r3, #0
 8001c62:	68b8      	ldr	r0, [r7, #8]
 8001c64:	68f9      	ldr	r1, [r7, #12]
 8001c66:	f7fe fb03 	bl	8000270 <__aeabi_lmul>
 8001c6a:	0002      	movs	r2, r0
 8001c6c:	000b      	movs	r3, r1
 8001c6e:	0010      	movs	r0, r2
 8001c70:	0019      	movs	r1, r3
 8001c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c74:	603b      	str	r3, [r7, #0]
 8001c76:	2300      	movs	r3, #0
 8001c78:	607b      	str	r3, [r7, #4]
 8001c7a:	683a      	ldr	r2, [r7, #0]
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	f7fe fad7 	bl	8000230 <__aeabi_uldivmod>
 8001c82:	0002      	movs	r2, r0
 8001c84:	000b      	movs	r3, r1
 8001c86:	0013      	movs	r3, r2
 8001c88:	637b      	str	r3, [r7, #52]	; 0x34
 8001c8a:	e017      	b.n	8001cbc <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001c8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c8e:	0018      	movs	r0, r3
 8001c90:	2300      	movs	r3, #0
 8001c92:	0019      	movs	r1, r3
 8001c94:	4a16      	ldr	r2, [pc, #88]	; (8001cf0 <HAL_RCC_GetSysClockFreq+0x140>)
 8001c96:	2300      	movs	r3, #0
 8001c98:	f7fe faea 	bl	8000270 <__aeabi_lmul>
 8001c9c:	0002      	movs	r2, r0
 8001c9e:	000b      	movs	r3, r1
 8001ca0:	0010      	movs	r0, r2
 8001ca2:	0019      	movs	r1, r3
 8001ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ca6:	001c      	movs	r4, r3
 8001ca8:	2300      	movs	r3, #0
 8001caa:	001d      	movs	r5, r3
 8001cac:	0022      	movs	r2, r4
 8001cae:	002b      	movs	r3, r5
 8001cb0:	f7fe fabe 	bl	8000230 <__aeabi_uldivmod>
 8001cb4:	0002      	movs	r2, r0
 8001cb6:	000b      	movs	r3, r1
 8001cb8:	0013      	movs	r3, r2
 8001cba:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8001cbc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cbe:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001cc0:	e00d      	b.n	8001cde <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001cc2:	4b09      	ldr	r3, [pc, #36]	; (8001ce8 <HAL_RCC_GetSysClockFreq+0x138>)
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	0b5b      	lsrs	r3, r3, #13
 8001cc8:	2207      	movs	r2, #7
 8001cca:	4013      	ands	r3, r2
 8001ccc:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001cce:	6a3b      	ldr	r3, [r7, #32]
 8001cd0:	3301      	adds	r3, #1
 8001cd2:	2280      	movs	r2, #128	; 0x80
 8001cd4:	0212      	lsls	r2, r2, #8
 8001cd6:	409a      	lsls	r2, r3
 8001cd8:	0013      	movs	r3, r2
 8001cda:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001cdc:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001cde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001ce0:	0018      	movs	r0, r3
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	b00e      	add	sp, #56	; 0x38
 8001ce6:	bdb0      	pop	{r4, r5, r7, pc}
 8001ce8:	40021000 	.word	0x40021000
 8001cec:	003d0900 	.word	0x003d0900
 8001cf0:	00f42400 	.word	0x00f42400
 8001cf4:	007a1200 	.word	0x007a1200
 8001cf8:	08003320 	.word	0x08003320

08001cfc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d00:	4b02      	ldr	r3, [pc, #8]	; (8001d0c <HAL_RCC_GetHCLKFreq+0x10>)
 8001d02:	681b      	ldr	r3, [r3, #0]
}
 8001d04:	0018      	movs	r0, r3
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	46c0      	nop			; (mov r8, r8)
 8001d0c:	20000000 	.word	0x20000000

08001d10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001d14:	f7ff fff2 	bl	8001cfc <HAL_RCC_GetHCLKFreq>
 8001d18:	0001      	movs	r1, r0
 8001d1a:	4b06      	ldr	r3, [pc, #24]	; (8001d34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d1c:	68db      	ldr	r3, [r3, #12]
 8001d1e:	0a1b      	lsrs	r3, r3, #8
 8001d20:	2207      	movs	r2, #7
 8001d22:	4013      	ands	r3, r2
 8001d24:	4a04      	ldr	r2, [pc, #16]	; (8001d38 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001d26:	5cd3      	ldrb	r3, [r2, r3]
 8001d28:	40d9      	lsrs	r1, r3
 8001d2a:	000b      	movs	r3, r1
}
 8001d2c:	0018      	movs	r0, r3
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	46c0      	nop			; (mov r8, r8)
 8001d34:	40021000 	.word	0x40021000
 8001d38:	08003318 	.word	0x08003318

08001d3c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001d40:	f7ff ffdc 	bl	8001cfc <HAL_RCC_GetHCLKFreq>
 8001d44:	0001      	movs	r1, r0
 8001d46:	4b06      	ldr	r3, [pc, #24]	; (8001d60 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d48:	68db      	ldr	r3, [r3, #12]
 8001d4a:	0adb      	lsrs	r3, r3, #11
 8001d4c:	2207      	movs	r2, #7
 8001d4e:	4013      	ands	r3, r2
 8001d50:	4a04      	ldr	r2, [pc, #16]	; (8001d64 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001d52:	5cd3      	ldrb	r3, [r2, r3]
 8001d54:	40d9      	lsrs	r1, r3
 8001d56:	000b      	movs	r3, r1
}
 8001d58:	0018      	movs	r0, r3
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	46c0      	nop			; (mov r8, r8)
 8001d60:	40021000 	.word	0x40021000
 8001d64:	08003318 	.word	0x08003318

08001d68 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b086      	sub	sp, #24
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8001d70:	2317      	movs	r3, #23
 8001d72:	18fb      	adds	r3, r7, r3
 8001d74:	2200      	movs	r2, #0
 8001d76:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	2220      	movs	r2, #32
 8001d7e:	4013      	ands	r3, r2
 8001d80:	d106      	bne.n	8001d90 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	2380      	movs	r3, #128	; 0x80
 8001d88:	011b      	lsls	r3, r3, #4
 8001d8a:	4013      	ands	r3, r2
 8001d8c:	d100      	bne.n	8001d90 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8001d8e:	e104      	b.n	8001f9a <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d90:	4bb1      	ldr	r3, [pc, #708]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001d92:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001d94:	2380      	movs	r3, #128	; 0x80
 8001d96:	055b      	lsls	r3, r3, #21
 8001d98:	4013      	ands	r3, r2
 8001d9a:	d10a      	bne.n	8001db2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d9c:	4bae      	ldr	r3, [pc, #696]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001d9e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001da0:	4bad      	ldr	r3, [pc, #692]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001da2:	2180      	movs	r1, #128	; 0x80
 8001da4:	0549      	lsls	r1, r1, #21
 8001da6:	430a      	orrs	r2, r1
 8001da8:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001daa:	2317      	movs	r3, #23
 8001dac:	18fb      	adds	r3, r7, r3
 8001dae:	2201      	movs	r2, #1
 8001db0:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001db2:	4baa      	ldr	r3, [pc, #680]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	2380      	movs	r3, #128	; 0x80
 8001db8:	005b      	lsls	r3, r3, #1
 8001dba:	4013      	ands	r3, r2
 8001dbc:	d11a      	bne.n	8001df4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001dbe:	4ba7      	ldr	r3, [pc, #668]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	4ba6      	ldr	r3, [pc, #664]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8001dc4:	2180      	movs	r1, #128	; 0x80
 8001dc6:	0049      	lsls	r1, r1, #1
 8001dc8:	430a      	orrs	r2, r1
 8001dca:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001dcc:	f7fe fe04 	bl	80009d8 <HAL_GetTick>
 8001dd0:	0003      	movs	r3, r0
 8001dd2:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001dd4:	e008      	b.n	8001de8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001dd6:	f7fe fdff 	bl	80009d8 <HAL_GetTick>
 8001dda:	0002      	movs	r2, r0
 8001ddc:	693b      	ldr	r3, [r7, #16]
 8001dde:	1ad3      	subs	r3, r2, r3
 8001de0:	2b64      	cmp	r3, #100	; 0x64
 8001de2:	d901      	bls.n	8001de8 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8001de4:	2303      	movs	r3, #3
 8001de6:	e133      	b.n	8002050 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001de8:	4b9c      	ldr	r3, [pc, #624]	; (800205c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8001dea:	681a      	ldr	r2, [r3, #0]
 8001dec:	2380      	movs	r3, #128	; 0x80
 8001dee:	005b      	lsls	r3, r3, #1
 8001df0:	4013      	ands	r3, r2
 8001df2:	d0f0      	beq.n	8001dd6 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8001df4:	4b98      	ldr	r3, [pc, #608]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	23c0      	movs	r3, #192	; 0xc0
 8001dfa:	039b      	lsls	r3, r3, #14
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	685a      	ldr	r2, [r3, #4]
 8001e04:	23c0      	movs	r3, #192	; 0xc0
 8001e06:	039b      	lsls	r3, r3, #14
 8001e08:	4013      	ands	r3, r2
 8001e0a:	68fa      	ldr	r2, [r7, #12]
 8001e0c:	429a      	cmp	r2, r3
 8001e0e:	d107      	bne.n	8001e20 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	689a      	ldr	r2, [r3, #8]
 8001e14:	23c0      	movs	r3, #192	; 0xc0
 8001e16:	039b      	lsls	r3, r3, #14
 8001e18:	4013      	ands	r3, r2
 8001e1a:	68fa      	ldr	r2, [r7, #12]
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	d013      	beq.n	8001e48 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	685a      	ldr	r2, [r3, #4]
 8001e24:	23c0      	movs	r3, #192	; 0xc0
 8001e26:	029b      	lsls	r3, r3, #10
 8001e28:	401a      	ands	r2, r3
 8001e2a:	23c0      	movs	r3, #192	; 0xc0
 8001e2c:	029b      	lsls	r3, r3, #10
 8001e2e:	429a      	cmp	r2, r3
 8001e30:	d10a      	bne.n	8001e48 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8001e32:	4b89      	ldr	r3, [pc, #548]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001e34:	681a      	ldr	r2, [r3, #0]
 8001e36:	2380      	movs	r3, #128	; 0x80
 8001e38:	029b      	lsls	r3, r3, #10
 8001e3a:	401a      	ands	r2, r3
 8001e3c:	2380      	movs	r3, #128	; 0x80
 8001e3e:	029b      	lsls	r3, r3, #10
 8001e40:	429a      	cmp	r2, r3
 8001e42:	d101      	bne.n	8001e48 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	e103      	b.n	8002050 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001e48:	4b83      	ldr	r3, [pc, #524]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001e4a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001e4c:	23c0      	movs	r3, #192	; 0xc0
 8001e4e:	029b      	lsls	r3, r3, #10
 8001e50:	4013      	ands	r3, r2
 8001e52:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d049      	beq.n	8001eee <HAL_RCCEx_PeriphCLKConfig+0x186>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	685a      	ldr	r2, [r3, #4]
 8001e5e:	23c0      	movs	r3, #192	; 0xc0
 8001e60:	029b      	lsls	r3, r3, #10
 8001e62:	4013      	ands	r3, r2
 8001e64:	68fa      	ldr	r2, [r7, #12]
 8001e66:	429a      	cmp	r2, r3
 8001e68:	d004      	beq.n	8001e74 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	2220      	movs	r2, #32
 8001e70:	4013      	ands	r3, r2
 8001e72:	d10d      	bne.n	8001e90 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	689a      	ldr	r2, [r3, #8]
 8001e78:	23c0      	movs	r3, #192	; 0xc0
 8001e7a:	029b      	lsls	r3, r3, #10
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	68fa      	ldr	r2, [r7, #12]
 8001e80:	429a      	cmp	r2, r3
 8001e82:	d034      	beq.n	8001eee <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681a      	ldr	r2, [r3, #0]
 8001e88:	2380      	movs	r3, #128	; 0x80
 8001e8a:	011b      	lsls	r3, r3, #4
 8001e8c:	4013      	ands	r3, r2
 8001e8e:	d02e      	beq.n	8001eee <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8001e90:	4b71      	ldr	r3, [pc, #452]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001e92:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001e94:	4a72      	ldr	r2, [pc, #456]	; (8002060 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8001e96:	4013      	ands	r3, r2
 8001e98:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001e9a:	4b6f      	ldr	r3, [pc, #444]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001e9c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001e9e:	4b6e      	ldr	r3, [pc, #440]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001ea0:	2180      	movs	r1, #128	; 0x80
 8001ea2:	0309      	lsls	r1, r1, #12
 8001ea4:	430a      	orrs	r2, r1
 8001ea6:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001ea8:	4b6b      	ldr	r3, [pc, #428]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001eaa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001eac:	4b6a      	ldr	r3, [pc, #424]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001eae:	496d      	ldr	r1, [pc, #436]	; (8002064 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8001eb0:	400a      	ands	r2, r1
 8001eb2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8001eb4:	4b68      	ldr	r3, [pc, #416]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001eb6:	68fa      	ldr	r2, [r7, #12]
 8001eb8:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8001eba:	68fa      	ldr	r2, [r7, #12]
 8001ebc:	2380      	movs	r3, #128	; 0x80
 8001ebe:	005b      	lsls	r3, r3, #1
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	d014      	beq.n	8001eee <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ec4:	f7fe fd88 	bl	80009d8 <HAL_GetTick>
 8001ec8:	0003      	movs	r3, r0
 8001eca:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001ecc:	e009      	b.n	8001ee2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001ece:	f7fe fd83 	bl	80009d8 <HAL_GetTick>
 8001ed2:	0002      	movs	r2, r0
 8001ed4:	693b      	ldr	r3, [r7, #16]
 8001ed6:	1ad3      	subs	r3, r2, r3
 8001ed8:	4a63      	ldr	r2, [pc, #396]	; (8002068 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8001eda:	4293      	cmp	r3, r2
 8001edc:	d901      	bls.n	8001ee2 <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 8001ede:	2303      	movs	r3, #3
 8001ee0:	e0b6      	b.n	8002050 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001ee2:	4b5d      	ldr	r3, [pc, #372]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001ee4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ee6:	2380      	movs	r3, #128	; 0x80
 8001ee8:	009b      	lsls	r3, r3, #2
 8001eea:	4013      	ands	r3, r2
 8001eec:	d0ef      	beq.n	8001ece <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681a      	ldr	r2, [r3, #0]
 8001ef2:	2380      	movs	r3, #128	; 0x80
 8001ef4:	011b      	lsls	r3, r3, #4
 8001ef6:	4013      	ands	r3, r2
 8001ef8:	d01f      	beq.n	8001f3a <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	689a      	ldr	r2, [r3, #8]
 8001efe:	23c0      	movs	r3, #192	; 0xc0
 8001f00:	029b      	lsls	r3, r3, #10
 8001f02:	401a      	ands	r2, r3
 8001f04:	23c0      	movs	r3, #192	; 0xc0
 8001f06:	029b      	lsls	r3, r3, #10
 8001f08:	429a      	cmp	r2, r3
 8001f0a:	d10c      	bne.n	8001f26 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8001f0c:	4b52      	ldr	r3, [pc, #328]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a56      	ldr	r2, [pc, #344]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8001f12:	4013      	ands	r3, r2
 8001f14:	0019      	movs	r1, r3
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	689a      	ldr	r2, [r3, #8]
 8001f1a:	23c0      	movs	r3, #192	; 0xc0
 8001f1c:	039b      	lsls	r3, r3, #14
 8001f1e:	401a      	ands	r2, r3
 8001f20:	4b4d      	ldr	r3, [pc, #308]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f22:	430a      	orrs	r2, r1
 8001f24:	601a      	str	r2, [r3, #0]
 8001f26:	4b4c      	ldr	r3, [pc, #304]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f28:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	689a      	ldr	r2, [r3, #8]
 8001f2e:	23c0      	movs	r3, #192	; 0xc0
 8001f30:	029b      	lsls	r3, r3, #10
 8001f32:	401a      	ands	r2, r3
 8001f34:	4b48      	ldr	r3, [pc, #288]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f36:	430a      	orrs	r2, r1
 8001f38:	651a      	str	r2, [r3, #80]	; 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	2220      	movs	r2, #32
 8001f40:	4013      	ands	r3, r2
 8001f42:	d01f      	beq.n	8001f84 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	685a      	ldr	r2, [r3, #4]
 8001f48:	23c0      	movs	r3, #192	; 0xc0
 8001f4a:	029b      	lsls	r3, r3, #10
 8001f4c:	401a      	ands	r2, r3
 8001f4e:	23c0      	movs	r3, #192	; 0xc0
 8001f50:	029b      	lsls	r3, r3, #10
 8001f52:	429a      	cmp	r2, r3
 8001f54:	d10c      	bne.n	8001f70 <HAL_RCCEx_PeriphCLKConfig+0x208>
 8001f56:	4b40      	ldr	r3, [pc, #256]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4a44      	ldr	r2, [pc, #272]	; (800206c <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	0019      	movs	r1, r3
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	685a      	ldr	r2, [r3, #4]
 8001f64:	23c0      	movs	r3, #192	; 0xc0
 8001f66:	039b      	lsls	r3, r3, #14
 8001f68:	401a      	ands	r2, r3
 8001f6a:	4b3b      	ldr	r3, [pc, #236]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f6c:	430a      	orrs	r2, r1
 8001f6e:	601a      	str	r2, [r3, #0]
 8001f70:	4b39      	ldr	r3, [pc, #228]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f72:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	685a      	ldr	r2, [r3, #4]
 8001f78:	23c0      	movs	r3, #192	; 0xc0
 8001f7a:	029b      	lsls	r3, r3, #10
 8001f7c:	401a      	ands	r2, r3
 8001f7e:	4b36      	ldr	r3, [pc, #216]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f80:	430a      	orrs	r2, r1
 8001f82:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001f84:	2317      	movs	r3, #23
 8001f86:	18fb      	adds	r3, r7, r3
 8001f88:	781b      	ldrb	r3, [r3, #0]
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d105      	bne.n	8001f9a <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001f8e:	4b32      	ldr	r3, [pc, #200]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f90:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001f92:	4b31      	ldr	r3, [pc, #196]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001f94:	4936      	ldr	r1, [pc, #216]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8001f96:	400a      	ands	r2, r1
 8001f98:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	d009      	beq.n	8001fb8 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001fa4:	4b2c      	ldr	r3, [pc, #176]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001fa6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fa8:	2203      	movs	r2, #3
 8001faa:	4393      	bics	r3, r2
 8001fac:	0019      	movs	r1, r3
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	68da      	ldr	r2, [r3, #12]
 8001fb2:	4b29      	ldr	r3, [pc, #164]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001fb4:	430a      	orrs	r2, r1
 8001fb6:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	2202      	movs	r2, #2
 8001fbe:	4013      	ands	r3, r2
 8001fc0:	d009      	beq.n	8001fd6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001fc2:	4b25      	ldr	r3, [pc, #148]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001fc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fc6:	220c      	movs	r2, #12
 8001fc8:	4393      	bics	r3, r2
 8001fca:	0019      	movs	r1, r3
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	691a      	ldr	r2, [r3, #16]
 8001fd0:	4b21      	ldr	r3, [pc, #132]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001fd2:	430a      	orrs	r2, r1
 8001fd4:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	2204      	movs	r2, #4
 8001fdc:	4013      	ands	r3, r2
 8001fde:	d009      	beq.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001fe0:	4b1d      	ldr	r3, [pc, #116]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001fe2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fe4:	4a23      	ldr	r2, [pc, #140]	; (8002074 <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 8001fe6:	4013      	ands	r3, r2
 8001fe8:	0019      	movs	r1, r3
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	695a      	ldr	r2, [r3, #20]
 8001fee:	4b1a      	ldr	r3, [pc, #104]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001ff0:	430a      	orrs	r2, r1
 8001ff2:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	2208      	movs	r2, #8
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	d009      	beq.n	8002012 <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001ffe:	4b16      	ldr	r3, [pc, #88]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002000:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002002:	4a1d      	ldr	r2, [pc, #116]	; (8002078 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002004:	4013      	ands	r3, r2
 8002006:	0019      	movs	r1, r3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	699a      	ldr	r2, [r3, #24]
 800200c:	4b12      	ldr	r3, [pc, #72]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800200e:	430a      	orrs	r2, r1
 8002010:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	2240      	movs	r2, #64	; 0x40
 8002018:	4013      	ands	r3, r2
 800201a:	d009      	beq.n	8002030 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800201c:	4b0e      	ldr	r3, [pc, #56]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800201e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002020:	4a16      	ldr	r2, [pc, #88]	; (800207c <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8002022:	4013      	ands	r3, r2
 8002024:	0019      	movs	r1, r3
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6a1a      	ldr	r2, [r3, #32]
 800202a:	4b0b      	ldr	r3, [pc, #44]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800202c:	430a      	orrs	r2, r1
 800202e:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	2280      	movs	r2, #128	; 0x80
 8002036:	4013      	ands	r3, r2
 8002038:	d009      	beq.n	800204e <HAL_RCCEx_PeriphCLKConfig+0x2e6>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 800203a:	4b07      	ldr	r3, [pc, #28]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800203c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800203e:	4a10      	ldr	r2, [pc, #64]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8002040:	4013      	ands	r3, r2
 8002042:	0019      	movs	r1, r3
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	69da      	ldr	r2, [r3, #28]
 8002048:	4b03      	ldr	r3, [pc, #12]	; (8002058 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800204a:	430a      	orrs	r2, r1
 800204c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800204e:	2300      	movs	r3, #0
}
 8002050:	0018      	movs	r0, r3
 8002052:	46bd      	mov	sp, r7
 8002054:	b006      	add	sp, #24
 8002056:	bd80      	pop	{r7, pc}
 8002058:	40021000 	.word	0x40021000
 800205c:	40007000 	.word	0x40007000
 8002060:	fffcffff 	.word	0xfffcffff
 8002064:	fff7ffff 	.word	0xfff7ffff
 8002068:	00001388 	.word	0x00001388
 800206c:	ffcfffff 	.word	0xffcfffff
 8002070:	efffffff 	.word	0xefffffff
 8002074:	fffff3ff 	.word	0xfffff3ff
 8002078:	ffffcfff 	.word	0xffffcfff
 800207c:	fbffffff 	.word	0xfbffffff
 8002080:	fff3ffff 	.word	0xfff3ffff

08002084 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b082      	sub	sp, #8
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d101      	bne.n	8002096 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002092:	2301      	movs	r3, #1
 8002094:	e044      	b.n	8002120 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800209a:	2b00      	cmp	r3, #0
 800209c:	d107      	bne.n	80020ae <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2278      	movs	r2, #120	; 0x78
 80020a2:	2100      	movs	r1, #0
 80020a4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	0018      	movs	r0, r3
 80020aa:	f7fe fb87 	bl	80007bc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2224      	movs	r2, #36	; 0x24
 80020b2:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	2101      	movs	r1, #1
 80020c0:	438a      	bics	r2, r1
 80020c2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	0018      	movs	r0, r3
 80020c8:	f000 fbce 	bl	8002868 <UART_SetConfig>
 80020cc:	0003      	movs	r3, r0
 80020ce:	2b01      	cmp	r3, #1
 80020d0:	d101      	bne.n	80020d6 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80020d2:	2301      	movs	r3, #1
 80020d4:	e024      	b.n	8002120 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d003      	beq.n	80020e6 <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	0018      	movs	r0, r3
 80020e2:	f000 fe45 	bl	8002d70 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	685a      	ldr	r2, [r3, #4]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	490d      	ldr	r1, [pc, #52]	; (8002128 <HAL_UART_Init+0xa4>)
 80020f2:	400a      	ands	r2, r1
 80020f4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	689a      	ldr	r2, [r3, #8]
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	212a      	movs	r1, #42	; 0x2a
 8002102:	438a      	bics	r2, r1
 8002104:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	681a      	ldr	r2, [r3, #0]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	2101      	movs	r1, #1
 8002112:	430a      	orrs	r2, r1
 8002114:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	0018      	movs	r0, r3
 800211a:	f000 fedd 	bl	8002ed8 <UART_CheckIdleState>
 800211e:	0003      	movs	r3, r0
}
 8002120:	0018      	movs	r0, r3
 8002122:	46bd      	mov	sp, r7
 8002124:	b002      	add	sp, #8
 8002126:	bd80      	pop	{r7, pc}
 8002128:	ffffb7ff 	.word	0xffffb7ff

0800212c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b08a      	sub	sp, #40	; 0x28
 8002130:	af02      	add	r7, sp, #8
 8002132:	60f8      	str	r0, [r7, #12]
 8002134:	60b9      	str	r1, [r7, #8]
 8002136:	603b      	str	r3, [r7, #0]
 8002138:	1dbb      	adds	r3, r7, #6
 800213a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002140:	2b20      	cmp	r3, #32
 8002142:	d000      	beq.n	8002146 <HAL_UART_Transmit+0x1a>
 8002144:	e08c      	b.n	8002260 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8002146:	68bb      	ldr	r3, [r7, #8]
 8002148:	2b00      	cmp	r3, #0
 800214a:	d003      	beq.n	8002154 <HAL_UART_Transmit+0x28>
 800214c:	1dbb      	adds	r3, r7, #6
 800214e:	881b      	ldrh	r3, [r3, #0]
 8002150:	2b00      	cmp	r3, #0
 8002152:	d101      	bne.n	8002158 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002154:	2301      	movs	r3, #1
 8002156:	e084      	b.n	8002262 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	689a      	ldr	r2, [r3, #8]
 800215c:	2380      	movs	r3, #128	; 0x80
 800215e:	015b      	lsls	r3, r3, #5
 8002160:	429a      	cmp	r2, r3
 8002162:	d109      	bne.n	8002178 <HAL_UART_Transmit+0x4c>
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	691b      	ldr	r3, [r3, #16]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d105      	bne.n	8002178 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800216c:	68bb      	ldr	r3, [r7, #8]
 800216e:	2201      	movs	r2, #1
 8002170:	4013      	ands	r3, r2
 8002172:	d001      	beq.n	8002178 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002174:	2301      	movs	r3, #1
 8002176:	e074      	b.n	8002262 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	2284      	movs	r2, #132	; 0x84
 800217c:	2100      	movs	r1, #0
 800217e:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	2221      	movs	r2, #33	; 0x21
 8002184:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002186:	f7fe fc27 	bl	80009d8 <HAL_GetTick>
 800218a:	0003      	movs	r3, r0
 800218c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	1dba      	adds	r2, r7, #6
 8002192:	2150      	movs	r1, #80	; 0x50
 8002194:	8812      	ldrh	r2, [r2, #0]
 8002196:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	1dba      	adds	r2, r7, #6
 800219c:	2152      	movs	r1, #82	; 0x52
 800219e:	8812      	ldrh	r2, [r2, #0]
 80021a0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	689a      	ldr	r2, [r3, #8]
 80021a6:	2380      	movs	r3, #128	; 0x80
 80021a8:	015b      	lsls	r3, r3, #5
 80021aa:	429a      	cmp	r2, r3
 80021ac:	d108      	bne.n	80021c0 <HAL_UART_Transmit+0x94>
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	691b      	ldr	r3, [r3, #16]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d104      	bne.n	80021c0 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 80021b6:	2300      	movs	r3, #0
 80021b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80021ba:	68bb      	ldr	r3, [r7, #8]
 80021bc:	61bb      	str	r3, [r7, #24]
 80021be:	e003      	b.n	80021c8 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 80021c0:	68bb      	ldr	r3, [r7, #8]
 80021c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80021c4:	2300      	movs	r3, #0
 80021c6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80021c8:	e02f      	b.n	800222a <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80021ca:	697a      	ldr	r2, [r7, #20]
 80021cc:	68f8      	ldr	r0, [r7, #12]
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	9300      	str	r3, [sp, #0]
 80021d2:	0013      	movs	r3, r2
 80021d4:	2200      	movs	r2, #0
 80021d6:	2180      	movs	r1, #128	; 0x80
 80021d8:	f000 ff26 	bl	8003028 <UART_WaitOnFlagUntilTimeout>
 80021dc:	1e03      	subs	r3, r0, #0
 80021de:	d004      	beq.n	80021ea <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2220      	movs	r2, #32
 80021e4:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 80021e6:	2303      	movs	r3, #3
 80021e8:	e03b      	b.n	8002262 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 80021ea:	69fb      	ldr	r3, [r7, #28]
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d10b      	bne.n	8002208 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80021f0:	69bb      	ldr	r3, [r7, #24]
 80021f2:	881b      	ldrh	r3, [r3, #0]
 80021f4:	001a      	movs	r2, r3
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	05d2      	lsls	r2, r2, #23
 80021fc:	0dd2      	lsrs	r2, r2, #23
 80021fe:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002200:	69bb      	ldr	r3, [r7, #24]
 8002202:	3302      	adds	r3, #2
 8002204:	61bb      	str	r3, [r7, #24]
 8002206:	e007      	b.n	8002218 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002208:	69fb      	ldr	r3, [r7, #28]
 800220a:	781a      	ldrb	r2, [r3, #0]
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002212:	69fb      	ldr	r3, [r7, #28]
 8002214:	3301      	adds	r3, #1
 8002216:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	2252      	movs	r2, #82	; 0x52
 800221c:	5a9b      	ldrh	r3, [r3, r2]
 800221e:	b29b      	uxth	r3, r3
 8002220:	3b01      	subs	r3, #1
 8002222:	b299      	uxth	r1, r3
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	2252      	movs	r2, #82	; 0x52
 8002228:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	2252      	movs	r2, #82	; 0x52
 800222e:	5a9b      	ldrh	r3, [r3, r2]
 8002230:	b29b      	uxth	r3, r3
 8002232:	2b00      	cmp	r3, #0
 8002234:	d1c9      	bne.n	80021ca <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002236:	697a      	ldr	r2, [r7, #20]
 8002238:	68f8      	ldr	r0, [r7, #12]
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	9300      	str	r3, [sp, #0]
 800223e:	0013      	movs	r3, r2
 8002240:	2200      	movs	r2, #0
 8002242:	2140      	movs	r1, #64	; 0x40
 8002244:	f000 fef0 	bl	8003028 <UART_WaitOnFlagUntilTimeout>
 8002248:	1e03      	subs	r3, r0, #0
 800224a:	d004      	beq.n	8002256 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	2220      	movs	r2, #32
 8002250:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8002252:	2303      	movs	r3, #3
 8002254:	e005      	b.n	8002262 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	2220      	movs	r2, #32
 800225a:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 800225c:	2300      	movs	r3, #0
 800225e:	e000      	b.n	8002262 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8002260:	2302      	movs	r3, #2
  }
}
 8002262:	0018      	movs	r0, r3
 8002264:	46bd      	mov	sp, r7
 8002266:	b008      	add	sp, #32
 8002268:	bd80      	pop	{r7, pc}
	...

0800226c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800226c:	b590      	push	{r4, r7, lr}
 800226e:	b0ab      	sub	sp, #172	; 0xac
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	69db      	ldr	r3, [r3, #28]
 800227a:	22a4      	movs	r2, #164	; 0xa4
 800227c:	18b9      	adds	r1, r7, r2
 800227e:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	20a0      	movs	r0, #160	; 0xa0
 8002288:	1839      	adds	r1, r7, r0
 800228a:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	689b      	ldr	r3, [r3, #8]
 8002292:	219c      	movs	r1, #156	; 0x9c
 8002294:	1879      	adds	r1, r7, r1
 8002296:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8002298:	0011      	movs	r1, r2
 800229a:	18bb      	adds	r3, r7, r2
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a99      	ldr	r2, [pc, #612]	; (8002504 <HAL_UART_IRQHandler+0x298>)
 80022a0:	4013      	ands	r3, r2
 80022a2:	2298      	movs	r2, #152	; 0x98
 80022a4:	18bc      	adds	r4, r7, r2
 80022a6:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80022a8:	18bb      	adds	r3, r7, r2
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d114      	bne.n	80022da <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80022b0:	187b      	adds	r3, r7, r1
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	2220      	movs	r2, #32
 80022b6:	4013      	ands	r3, r2
 80022b8:	d00f      	beq.n	80022da <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80022ba:	183b      	adds	r3, r7, r0
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	2220      	movs	r2, #32
 80022c0:	4013      	ands	r3, r2
 80022c2:	d00a      	beq.n	80022da <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d100      	bne.n	80022ce <HAL_UART_IRQHandler+0x62>
 80022cc:	e2a0      	b.n	8002810 <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80022d2:	687a      	ldr	r2, [r7, #4]
 80022d4:	0010      	movs	r0, r2
 80022d6:	4798      	blx	r3
      }
      return;
 80022d8:	e29a      	b.n	8002810 <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80022da:	2398      	movs	r3, #152	; 0x98
 80022dc:	18fb      	adds	r3, r7, r3
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d100      	bne.n	80022e6 <HAL_UART_IRQHandler+0x7a>
 80022e4:	e114      	b.n	8002510 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80022e6:	239c      	movs	r3, #156	; 0x9c
 80022e8:	18fb      	adds	r3, r7, r3
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	2201      	movs	r2, #1
 80022ee:	4013      	ands	r3, r2
 80022f0:	d106      	bne.n	8002300 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80022f2:	23a0      	movs	r3, #160	; 0xa0
 80022f4:	18fb      	adds	r3, r7, r3
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	4a83      	ldr	r2, [pc, #524]	; (8002508 <HAL_UART_IRQHandler+0x29c>)
 80022fa:	4013      	ands	r3, r2
 80022fc:	d100      	bne.n	8002300 <HAL_UART_IRQHandler+0x94>
 80022fe:	e107      	b.n	8002510 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002300:	23a4      	movs	r3, #164	; 0xa4
 8002302:	18fb      	adds	r3, r7, r3
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	2201      	movs	r2, #1
 8002308:	4013      	ands	r3, r2
 800230a:	d012      	beq.n	8002332 <HAL_UART_IRQHandler+0xc6>
 800230c:	23a0      	movs	r3, #160	; 0xa0
 800230e:	18fb      	adds	r3, r7, r3
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	2380      	movs	r3, #128	; 0x80
 8002314:	005b      	lsls	r3, r3, #1
 8002316:	4013      	ands	r3, r2
 8002318:	d00b      	beq.n	8002332 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	2201      	movs	r2, #1
 8002320:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2284      	movs	r2, #132	; 0x84
 8002326:	589b      	ldr	r3, [r3, r2]
 8002328:	2201      	movs	r2, #1
 800232a:	431a      	orrs	r2, r3
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	2184      	movs	r1, #132	; 0x84
 8002330:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002332:	23a4      	movs	r3, #164	; 0xa4
 8002334:	18fb      	adds	r3, r7, r3
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	2202      	movs	r2, #2
 800233a:	4013      	ands	r3, r2
 800233c:	d011      	beq.n	8002362 <HAL_UART_IRQHandler+0xf6>
 800233e:	239c      	movs	r3, #156	; 0x9c
 8002340:	18fb      	adds	r3, r7, r3
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2201      	movs	r2, #1
 8002346:	4013      	ands	r3, r2
 8002348:	d00b      	beq.n	8002362 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	2202      	movs	r2, #2
 8002350:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2284      	movs	r2, #132	; 0x84
 8002356:	589b      	ldr	r3, [r3, r2]
 8002358:	2204      	movs	r2, #4
 800235a:	431a      	orrs	r2, r3
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2184      	movs	r1, #132	; 0x84
 8002360:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8002362:	23a4      	movs	r3, #164	; 0xa4
 8002364:	18fb      	adds	r3, r7, r3
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	2204      	movs	r2, #4
 800236a:	4013      	ands	r3, r2
 800236c:	d011      	beq.n	8002392 <HAL_UART_IRQHandler+0x126>
 800236e:	239c      	movs	r3, #156	; 0x9c
 8002370:	18fb      	adds	r3, r7, r3
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	2201      	movs	r2, #1
 8002376:	4013      	ands	r3, r2
 8002378:	d00b      	beq.n	8002392 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	2204      	movs	r2, #4
 8002380:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2284      	movs	r2, #132	; 0x84
 8002386:	589b      	ldr	r3, [r3, r2]
 8002388:	2202      	movs	r2, #2
 800238a:	431a      	orrs	r2, r3
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2184      	movs	r1, #132	; 0x84
 8002390:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002392:	23a4      	movs	r3, #164	; 0xa4
 8002394:	18fb      	adds	r3, r7, r3
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	2208      	movs	r2, #8
 800239a:	4013      	ands	r3, r2
 800239c:	d017      	beq.n	80023ce <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800239e:	23a0      	movs	r3, #160	; 0xa0
 80023a0:	18fb      	adds	r3, r7, r3
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	2220      	movs	r2, #32
 80023a6:	4013      	ands	r3, r2
 80023a8:	d105      	bne.n	80023b6 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80023aa:	239c      	movs	r3, #156	; 0x9c
 80023ac:	18fb      	adds	r3, r7, r3
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	2201      	movs	r2, #1
 80023b2:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80023b4:	d00b      	beq.n	80023ce <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	2208      	movs	r2, #8
 80023bc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2284      	movs	r2, #132	; 0x84
 80023c2:	589b      	ldr	r3, [r3, r2]
 80023c4:	2208      	movs	r2, #8
 80023c6:	431a      	orrs	r2, r3
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	2184      	movs	r1, #132	; 0x84
 80023cc:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80023ce:	23a4      	movs	r3, #164	; 0xa4
 80023d0:	18fb      	adds	r3, r7, r3
 80023d2:	681a      	ldr	r2, [r3, #0]
 80023d4:	2380      	movs	r3, #128	; 0x80
 80023d6:	011b      	lsls	r3, r3, #4
 80023d8:	4013      	ands	r3, r2
 80023da:	d013      	beq.n	8002404 <HAL_UART_IRQHandler+0x198>
 80023dc:	23a0      	movs	r3, #160	; 0xa0
 80023de:	18fb      	adds	r3, r7, r3
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	2380      	movs	r3, #128	; 0x80
 80023e4:	04db      	lsls	r3, r3, #19
 80023e6:	4013      	ands	r3, r2
 80023e8:	d00c      	beq.n	8002404 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	2280      	movs	r2, #128	; 0x80
 80023f0:	0112      	lsls	r2, r2, #4
 80023f2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	2284      	movs	r2, #132	; 0x84
 80023f8:	589b      	ldr	r3, [r3, r2]
 80023fa:	2220      	movs	r2, #32
 80023fc:	431a      	orrs	r2, r3
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2184      	movs	r1, #132	; 0x84
 8002402:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2284      	movs	r2, #132	; 0x84
 8002408:	589b      	ldr	r3, [r3, r2]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d100      	bne.n	8002410 <HAL_UART_IRQHandler+0x1a4>
 800240e:	e201      	b.n	8002814 <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002410:	23a4      	movs	r3, #164	; 0xa4
 8002412:	18fb      	adds	r3, r7, r3
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	2220      	movs	r2, #32
 8002418:	4013      	ands	r3, r2
 800241a:	d00e      	beq.n	800243a <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800241c:	23a0      	movs	r3, #160	; 0xa0
 800241e:	18fb      	adds	r3, r7, r3
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	2220      	movs	r2, #32
 8002424:	4013      	ands	r3, r2
 8002426:	d008      	beq.n	800243a <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800242c:	2b00      	cmp	r3, #0
 800242e:	d004      	beq.n	800243a <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002434:	687a      	ldr	r2, [r7, #4]
 8002436:	0010      	movs	r0, r2
 8002438:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	2284      	movs	r2, #132	; 0x84
 800243e:	589b      	ldr	r3, [r3, r2]
 8002440:	2194      	movs	r1, #148	; 0x94
 8002442:	187a      	adds	r2, r7, r1
 8002444:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	2240      	movs	r2, #64	; 0x40
 800244e:	4013      	ands	r3, r2
 8002450:	2b40      	cmp	r3, #64	; 0x40
 8002452:	d004      	beq.n	800245e <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8002454:	187b      	adds	r3, r7, r1
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	2228      	movs	r2, #40	; 0x28
 800245a:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800245c:	d047      	beq.n	80024ee <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	0018      	movs	r0, r3
 8002462:	f000 fe4b 	bl	80030fc <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	689b      	ldr	r3, [r3, #8]
 800246c:	2240      	movs	r2, #64	; 0x40
 800246e:	4013      	ands	r3, r2
 8002470:	2b40      	cmp	r3, #64	; 0x40
 8002472:	d137      	bne.n	80024e4 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002474:	f3ef 8310 	mrs	r3, PRIMASK
 8002478:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 800247a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800247c:	2090      	movs	r0, #144	; 0x90
 800247e:	183a      	adds	r2, r7, r0
 8002480:	6013      	str	r3, [r2, #0]
 8002482:	2301      	movs	r3, #1
 8002484:	667b      	str	r3, [r7, #100]	; 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002486:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002488:	f383 8810 	msr	PRIMASK, r3
}
 800248c:	46c0      	nop			; (mov r8, r8)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	689a      	ldr	r2, [r3, #8]
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	2140      	movs	r1, #64	; 0x40
 800249a:	438a      	bics	r2, r1
 800249c:	609a      	str	r2, [r3, #8]
 800249e:	183b      	adds	r3, r7, r0
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024a4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80024a6:	f383 8810 	msr	PRIMASK, r3
}
 80024aa:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d012      	beq.n	80024da <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024b8:	4a14      	ldr	r2, [pc, #80]	; (800250c <HAL_UART_IRQHandler+0x2a0>)
 80024ba:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024c0:	0018      	movs	r0, r3
 80024c2:	f7fe fbf1 	bl	8000ca8 <HAL_DMA_Abort_IT>
 80024c6:	1e03      	subs	r3, r0, #0
 80024c8:	d01a      	beq.n	8002500 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80024d4:	0018      	movs	r0, r3
 80024d6:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80024d8:	e012      	b.n	8002500 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	0018      	movs	r0, r3
 80024de:	f000 f9af 	bl	8002840 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80024e2:	e00d      	b.n	8002500 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	0018      	movs	r0, r3
 80024e8:	f000 f9aa 	bl	8002840 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80024ec:	e008      	b.n	8002500 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	0018      	movs	r0, r3
 80024f2:	f000 f9a5 	bl	8002840 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2284      	movs	r2, #132	; 0x84
 80024fa:	2100      	movs	r1, #0
 80024fc:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80024fe:	e189      	b.n	8002814 <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002500:	46c0      	nop			; (mov r8, r8)
    return;
 8002502:	e187      	b.n	8002814 <HAL_UART_IRQHandler+0x5a8>
 8002504:	0000080f 	.word	0x0000080f
 8002508:	04000120 	.word	0x04000120
 800250c:	080031c5 	.word	0x080031c5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002514:	2b01      	cmp	r3, #1
 8002516:	d000      	beq.n	800251a <HAL_UART_IRQHandler+0x2ae>
 8002518:	e13b      	b.n	8002792 <HAL_UART_IRQHandler+0x526>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800251a:	23a4      	movs	r3, #164	; 0xa4
 800251c:	18fb      	adds	r3, r7, r3
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	2210      	movs	r2, #16
 8002522:	4013      	ands	r3, r2
 8002524:	d100      	bne.n	8002528 <HAL_UART_IRQHandler+0x2bc>
 8002526:	e134      	b.n	8002792 <HAL_UART_IRQHandler+0x526>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8002528:	23a0      	movs	r3, #160	; 0xa0
 800252a:	18fb      	adds	r3, r7, r3
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	2210      	movs	r2, #16
 8002530:	4013      	ands	r3, r2
 8002532:	d100      	bne.n	8002536 <HAL_UART_IRQHandler+0x2ca>
 8002534:	e12d      	b.n	8002792 <HAL_UART_IRQHandler+0x526>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	2210      	movs	r2, #16
 800253c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	689b      	ldr	r3, [r3, #8]
 8002544:	2240      	movs	r2, #64	; 0x40
 8002546:	4013      	ands	r3, r2
 8002548:	2b40      	cmp	r3, #64	; 0x40
 800254a:	d000      	beq.n	800254e <HAL_UART_IRQHandler+0x2e2>
 800254c:	e0a1      	b.n	8002692 <HAL_UART_IRQHandler+0x426>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	685a      	ldr	r2, [r3, #4]
 8002556:	217e      	movs	r1, #126	; 0x7e
 8002558:	187b      	adds	r3, r7, r1
 800255a:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 800255c:	187b      	adds	r3, r7, r1
 800255e:	881b      	ldrh	r3, [r3, #0]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d100      	bne.n	8002566 <HAL_UART_IRQHandler+0x2fa>
 8002564:	e158      	b.n	8002818 <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2258      	movs	r2, #88	; 0x58
 800256a:	5a9b      	ldrh	r3, [r3, r2]
 800256c:	187a      	adds	r2, r7, r1
 800256e:	8812      	ldrh	r2, [r2, #0]
 8002570:	429a      	cmp	r2, r3
 8002572:	d300      	bcc.n	8002576 <HAL_UART_IRQHandler+0x30a>
 8002574:	e150      	b.n	8002818 <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	187a      	adds	r2, r7, r1
 800257a:	215a      	movs	r1, #90	; 0x5a
 800257c:	8812      	ldrh	r2, [r2, #0]
 800257e:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	2220      	movs	r2, #32
 800258a:	4013      	ands	r3, r2
 800258c:	d16f      	bne.n	800266e <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800258e:	f3ef 8310 	mrs	r3, PRIMASK
 8002592:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8002594:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002596:	67bb      	str	r3, [r7, #120]	; 0x78
 8002598:	2301      	movs	r3, #1
 800259a:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800259c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800259e:	f383 8810 	msr	PRIMASK, r3
}
 80025a2:	46c0      	nop			; (mov r8, r8)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	499e      	ldr	r1, [pc, #632]	; (8002828 <HAL_UART_IRQHandler+0x5bc>)
 80025b0:	400a      	ands	r2, r1
 80025b2:	601a      	str	r2, [r3, #0]
 80025b4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80025b6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025ba:	f383 8810 	msr	PRIMASK, r3
}
 80025be:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025c0:	f3ef 8310 	mrs	r3, PRIMASK
 80025c4:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80025c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80025c8:	677b      	str	r3, [r7, #116]	; 0x74
 80025ca:	2301      	movs	r3, #1
 80025cc:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025ce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80025d0:	f383 8810 	msr	PRIMASK, r3
}
 80025d4:	46c0      	nop			; (mov r8, r8)
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	689a      	ldr	r2, [r3, #8]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	2101      	movs	r1, #1
 80025e2:	438a      	bics	r2, r1
 80025e4:	609a      	str	r2, [r3, #8]
 80025e6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80025e8:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80025ec:	f383 8810 	msr	PRIMASK, r3
}
 80025f0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80025f2:	f3ef 8310 	mrs	r3, PRIMASK
 80025f6:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 80025f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80025fa:	673b      	str	r3, [r7, #112]	; 0x70
 80025fc:	2301      	movs	r3, #1
 80025fe:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002600:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002602:	f383 8810 	msr	PRIMASK, r3
}
 8002606:	46c0      	nop			; (mov r8, r8)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	689a      	ldr	r2, [r3, #8]
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	2140      	movs	r1, #64	; 0x40
 8002614:	438a      	bics	r2, r1
 8002616:	609a      	str	r2, [r3, #8]
 8002618:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800261a:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800261c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800261e:	f383 8810 	msr	PRIMASK, r3
}
 8002622:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2280      	movs	r2, #128	; 0x80
 8002628:	2120      	movs	r1, #32
 800262a:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2200      	movs	r2, #0
 8002630:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002632:	f3ef 8310 	mrs	r3, PRIMASK
 8002636:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8002638:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800263a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800263c:	2301      	movs	r3, #1
 800263e:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002640:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002642:	f383 8810 	msr	PRIMASK, r3
}
 8002646:	46c0      	nop			; (mov r8, r8)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	2110      	movs	r1, #16
 8002654:	438a      	bics	r2, r1
 8002656:	601a      	str	r2, [r3, #0]
 8002658:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800265a:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800265c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800265e:	f383 8810 	msr	PRIMASK, r3
}
 8002662:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002668:	0018      	movs	r0, r3
 800266a:	f7fe fadd 	bl	8000c28 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2202      	movs	r2, #2
 8002672:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2258      	movs	r2, #88	; 0x58
 8002678:	5a9a      	ldrh	r2, [r3, r2]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	215a      	movs	r1, #90	; 0x5a
 800267e:	5a5b      	ldrh	r3, [r3, r1]
 8002680:	b29b      	uxth	r3, r3
 8002682:	1ad3      	subs	r3, r2, r3
 8002684:	b29a      	uxth	r2, r3
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	0011      	movs	r1, r2
 800268a:	0018      	movs	r0, r3
 800268c:	f000 f8e0 	bl	8002850 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002690:	e0c2      	b.n	8002818 <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	2258      	movs	r2, #88	; 0x58
 8002696:	5a99      	ldrh	r1, [r3, r2]
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	225a      	movs	r2, #90	; 0x5a
 800269c:	5a9b      	ldrh	r3, [r3, r2]
 800269e:	b29a      	uxth	r2, r3
 80026a0:	208e      	movs	r0, #142	; 0x8e
 80026a2:	183b      	adds	r3, r7, r0
 80026a4:	1a8a      	subs	r2, r1, r2
 80026a6:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	225a      	movs	r2, #90	; 0x5a
 80026ac:	5a9b      	ldrh	r3, [r3, r2]
 80026ae:	b29b      	uxth	r3, r3
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d100      	bne.n	80026b6 <HAL_UART_IRQHandler+0x44a>
 80026b4:	e0b2      	b.n	800281c <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 80026b6:	183b      	adds	r3, r7, r0
 80026b8:	881b      	ldrh	r3, [r3, #0]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d100      	bne.n	80026c0 <HAL_UART_IRQHandler+0x454>
 80026be:	e0ad      	b.n	800281c <HAL_UART_IRQHandler+0x5b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026c0:	f3ef 8310 	mrs	r3, PRIMASK
 80026c4:	60fb      	str	r3, [r7, #12]
  return(result);
 80026c6:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80026c8:	2488      	movs	r4, #136	; 0x88
 80026ca:	193a      	adds	r2, r7, r4
 80026cc:	6013      	str	r3, [r2, #0]
 80026ce:	2301      	movs	r3, #1
 80026d0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	f383 8810 	msr	PRIMASK, r3
}
 80026d8:	46c0      	nop			; (mov r8, r8)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	681a      	ldr	r2, [r3, #0]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4951      	ldr	r1, [pc, #324]	; (800282c <HAL_UART_IRQHandler+0x5c0>)
 80026e6:	400a      	ands	r2, r1
 80026e8:	601a      	str	r2, [r3, #0]
 80026ea:	193b      	adds	r3, r7, r4
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80026f0:	697b      	ldr	r3, [r7, #20]
 80026f2:	f383 8810 	msr	PRIMASK, r3
}
 80026f6:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80026f8:	f3ef 8310 	mrs	r3, PRIMASK
 80026fc:	61bb      	str	r3, [r7, #24]
  return(result);
 80026fe:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002700:	2484      	movs	r4, #132	; 0x84
 8002702:	193a      	adds	r2, r7, r4
 8002704:	6013      	str	r3, [r2, #0]
 8002706:	2301      	movs	r3, #1
 8002708:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800270a:	69fb      	ldr	r3, [r7, #28]
 800270c:	f383 8810 	msr	PRIMASK, r3
}
 8002710:	46c0      	nop			; (mov r8, r8)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	689a      	ldr	r2, [r3, #8]
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	2101      	movs	r1, #1
 800271e:	438a      	bics	r2, r1
 8002720:	609a      	str	r2, [r3, #8]
 8002722:	193b      	adds	r3, r7, r4
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002728:	6a3b      	ldr	r3, [r7, #32]
 800272a:	f383 8810 	msr	PRIMASK, r3
}
 800272e:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2280      	movs	r2, #128	; 0x80
 8002734:	2120      	movs	r1, #32
 8002736:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2200      	movs	r2, #0
 800273c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2200      	movs	r2, #0
 8002742:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002744:	f3ef 8310 	mrs	r3, PRIMASK
 8002748:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800274a:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800274c:	2480      	movs	r4, #128	; 0x80
 800274e:	193a      	adds	r2, r7, r4
 8002750:	6013      	str	r3, [r2, #0]
 8002752:	2301      	movs	r3, #1
 8002754:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002756:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002758:	f383 8810 	msr	PRIMASK, r3
}
 800275c:	46c0      	nop			; (mov r8, r8)
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	681a      	ldr	r2, [r3, #0]
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	2110      	movs	r1, #16
 800276a:	438a      	bics	r2, r1
 800276c:	601a      	str	r2, [r3, #0]
 800276e:	193b      	adds	r3, r7, r4
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002774:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002776:	f383 8810 	msr	PRIMASK, r3
}
 800277a:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2202      	movs	r2, #2
 8002780:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002782:	183b      	adds	r3, r7, r0
 8002784:	881a      	ldrh	r2, [r3, #0]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	0011      	movs	r1, r2
 800278a:	0018      	movs	r0, r3
 800278c:	f000 f860 	bl	8002850 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002790:	e044      	b.n	800281c <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002792:	23a4      	movs	r3, #164	; 0xa4
 8002794:	18fb      	adds	r3, r7, r3
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	2380      	movs	r3, #128	; 0x80
 800279a:	035b      	lsls	r3, r3, #13
 800279c:	4013      	ands	r3, r2
 800279e:	d010      	beq.n	80027c2 <HAL_UART_IRQHandler+0x556>
 80027a0:	239c      	movs	r3, #156	; 0x9c
 80027a2:	18fb      	adds	r3, r7, r3
 80027a4:	681a      	ldr	r2, [r3, #0]
 80027a6:	2380      	movs	r3, #128	; 0x80
 80027a8:	03db      	lsls	r3, r3, #15
 80027aa:	4013      	ands	r3, r2
 80027ac:	d009      	beq.n	80027c2 <HAL_UART_IRQHandler+0x556>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	2280      	movs	r2, #128	; 0x80
 80027b4:	0352      	lsls	r2, r2, #13
 80027b6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	0018      	movs	r0, r3
 80027bc:	f000 fd44 	bl	8003248 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80027c0:	e02f      	b.n	8002822 <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80027c2:	23a4      	movs	r3, #164	; 0xa4
 80027c4:	18fb      	adds	r3, r7, r3
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	2280      	movs	r2, #128	; 0x80
 80027ca:	4013      	ands	r3, r2
 80027cc:	d00f      	beq.n	80027ee <HAL_UART_IRQHandler+0x582>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80027ce:	23a0      	movs	r3, #160	; 0xa0
 80027d0:	18fb      	adds	r3, r7, r3
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	2280      	movs	r2, #128	; 0x80
 80027d6:	4013      	ands	r3, r2
 80027d8:	d009      	beq.n	80027ee <HAL_UART_IRQHandler+0x582>
  {
    if (huart->TxISR != NULL)
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d01e      	beq.n	8002820 <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80027e6:	687a      	ldr	r2, [r7, #4]
 80027e8:	0010      	movs	r0, r2
 80027ea:	4798      	blx	r3
    }
    return;
 80027ec:	e018      	b.n	8002820 <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80027ee:	23a4      	movs	r3, #164	; 0xa4
 80027f0:	18fb      	adds	r3, r7, r3
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	2240      	movs	r2, #64	; 0x40
 80027f6:	4013      	ands	r3, r2
 80027f8:	d013      	beq.n	8002822 <HAL_UART_IRQHandler+0x5b6>
 80027fa:	23a0      	movs	r3, #160	; 0xa0
 80027fc:	18fb      	adds	r3, r7, r3
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	2240      	movs	r2, #64	; 0x40
 8002802:	4013      	ands	r3, r2
 8002804:	d00d      	beq.n	8002822 <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	0018      	movs	r0, r3
 800280a:	f000 fcf2 	bl	80031f2 <UART_EndTransmit_IT>
    return;
 800280e:	e008      	b.n	8002822 <HAL_UART_IRQHandler+0x5b6>
      return;
 8002810:	46c0      	nop			; (mov r8, r8)
 8002812:	e006      	b.n	8002822 <HAL_UART_IRQHandler+0x5b6>
    return;
 8002814:	46c0      	nop			; (mov r8, r8)
 8002816:	e004      	b.n	8002822 <HAL_UART_IRQHandler+0x5b6>
      return;
 8002818:	46c0      	nop			; (mov r8, r8)
 800281a:	e002      	b.n	8002822 <HAL_UART_IRQHandler+0x5b6>
      return;
 800281c:	46c0      	nop			; (mov r8, r8)
 800281e:	e000      	b.n	8002822 <HAL_UART_IRQHandler+0x5b6>
    return;
 8002820:	46c0      	nop			; (mov r8, r8)
  }

}
 8002822:	46bd      	mov	sp, r7
 8002824:	b02b      	add	sp, #172	; 0xac
 8002826:	bd90      	pop	{r4, r7, pc}
 8002828:	fffffeff 	.word	0xfffffeff
 800282c:	fffffedf 	.word	0xfffffedf

08002830 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002830:	b580      	push	{r7, lr}
 8002832:	b082      	sub	sp, #8
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002838:	46c0      	nop			; (mov r8, r8)
 800283a:	46bd      	mov	sp, r7
 800283c:	b002      	add	sp, #8
 800283e:	bd80      	pop	{r7, pc}

08002840 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b082      	sub	sp, #8
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002848:	46c0      	nop			; (mov r8, r8)
 800284a:	46bd      	mov	sp, r7
 800284c:	b002      	add	sp, #8
 800284e:	bd80      	pop	{r7, pc}

08002850 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002850:	b580      	push	{r7, lr}
 8002852:	b082      	sub	sp, #8
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]
 8002858:	000a      	movs	r2, r1
 800285a:	1cbb      	adds	r3, r7, #2
 800285c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800285e:	46c0      	nop			; (mov r8, r8)
 8002860:	46bd      	mov	sp, r7
 8002862:	b002      	add	sp, #8
 8002864:	bd80      	pop	{r7, pc}
	...

08002868 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002868:	b5b0      	push	{r4, r5, r7, lr}
 800286a:	b08e      	sub	sp, #56	; 0x38
 800286c:	af00      	add	r7, sp, #0
 800286e:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002870:	231a      	movs	r3, #26
 8002872:	2218      	movs	r2, #24
 8002874:	189b      	adds	r3, r3, r2
 8002876:	19db      	adds	r3, r3, r7
 8002878:	2200      	movs	r2, #0
 800287a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800287c:	69fb      	ldr	r3, [r7, #28]
 800287e:	689a      	ldr	r2, [r3, #8]
 8002880:	69fb      	ldr	r3, [r7, #28]
 8002882:	691b      	ldr	r3, [r3, #16]
 8002884:	431a      	orrs	r2, r3
 8002886:	69fb      	ldr	r3, [r7, #28]
 8002888:	695b      	ldr	r3, [r3, #20]
 800288a:	431a      	orrs	r2, r3
 800288c:	69fb      	ldr	r3, [r7, #28]
 800288e:	69db      	ldr	r3, [r3, #28]
 8002890:	4313      	orrs	r3, r2
 8002892:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002894:	69fb      	ldr	r3, [r7, #28]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4ac6      	ldr	r2, [pc, #792]	; (8002bb4 <UART_SetConfig+0x34c>)
 800289c:	4013      	ands	r3, r2
 800289e:	0019      	movs	r1, r3
 80028a0:	69fb      	ldr	r3, [r7, #28]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80028a6:	430a      	orrs	r2, r1
 80028a8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80028aa:	69fb      	ldr	r3, [r7, #28]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	4ac1      	ldr	r2, [pc, #772]	; (8002bb8 <UART_SetConfig+0x350>)
 80028b2:	4013      	ands	r3, r2
 80028b4:	0019      	movs	r1, r3
 80028b6:	69fb      	ldr	r3, [r7, #28]
 80028b8:	68da      	ldr	r2, [r3, #12]
 80028ba:	69fb      	ldr	r3, [r7, #28]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	430a      	orrs	r2, r1
 80028c0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80028c2:	69fb      	ldr	r3, [r7, #28]
 80028c4:	699b      	ldr	r3, [r3, #24]
 80028c6:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80028c8:	69fb      	ldr	r3, [r7, #28]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4abb      	ldr	r2, [pc, #748]	; (8002bbc <UART_SetConfig+0x354>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d004      	beq.n	80028dc <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80028d2:	69fb      	ldr	r3, [r7, #28]
 80028d4:	6a1b      	ldr	r3, [r3, #32]
 80028d6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80028d8:	4313      	orrs	r3, r2
 80028da:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80028dc:	69fb      	ldr	r3, [r7, #28]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	689b      	ldr	r3, [r3, #8]
 80028e2:	4ab7      	ldr	r2, [pc, #732]	; (8002bc0 <UART_SetConfig+0x358>)
 80028e4:	4013      	ands	r3, r2
 80028e6:	0019      	movs	r1, r3
 80028e8:	69fb      	ldr	r3, [r7, #28]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80028ee:	430a      	orrs	r2, r1
 80028f0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80028f2:	69fb      	ldr	r3, [r7, #28]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	4ab3      	ldr	r2, [pc, #716]	; (8002bc4 <UART_SetConfig+0x35c>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d131      	bne.n	8002960 <UART_SetConfig+0xf8>
 80028fc:	4bb2      	ldr	r3, [pc, #712]	; (8002bc8 <UART_SetConfig+0x360>)
 80028fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002900:	2203      	movs	r2, #3
 8002902:	4013      	ands	r3, r2
 8002904:	2b03      	cmp	r3, #3
 8002906:	d01d      	beq.n	8002944 <UART_SetConfig+0xdc>
 8002908:	d823      	bhi.n	8002952 <UART_SetConfig+0xea>
 800290a:	2b02      	cmp	r3, #2
 800290c:	d00c      	beq.n	8002928 <UART_SetConfig+0xc0>
 800290e:	d820      	bhi.n	8002952 <UART_SetConfig+0xea>
 8002910:	2b00      	cmp	r3, #0
 8002912:	d002      	beq.n	800291a <UART_SetConfig+0xb2>
 8002914:	2b01      	cmp	r3, #1
 8002916:	d00e      	beq.n	8002936 <UART_SetConfig+0xce>
 8002918:	e01b      	b.n	8002952 <UART_SetConfig+0xea>
 800291a:	231b      	movs	r3, #27
 800291c:	2218      	movs	r2, #24
 800291e:	189b      	adds	r3, r3, r2
 8002920:	19db      	adds	r3, r3, r7
 8002922:	2201      	movs	r2, #1
 8002924:	701a      	strb	r2, [r3, #0]
 8002926:	e09c      	b.n	8002a62 <UART_SetConfig+0x1fa>
 8002928:	231b      	movs	r3, #27
 800292a:	2218      	movs	r2, #24
 800292c:	189b      	adds	r3, r3, r2
 800292e:	19db      	adds	r3, r3, r7
 8002930:	2202      	movs	r2, #2
 8002932:	701a      	strb	r2, [r3, #0]
 8002934:	e095      	b.n	8002a62 <UART_SetConfig+0x1fa>
 8002936:	231b      	movs	r3, #27
 8002938:	2218      	movs	r2, #24
 800293a:	189b      	adds	r3, r3, r2
 800293c:	19db      	adds	r3, r3, r7
 800293e:	2204      	movs	r2, #4
 8002940:	701a      	strb	r2, [r3, #0]
 8002942:	e08e      	b.n	8002a62 <UART_SetConfig+0x1fa>
 8002944:	231b      	movs	r3, #27
 8002946:	2218      	movs	r2, #24
 8002948:	189b      	adds	r3, r3, r2
 800294a:	19db      	adds	r3, r3, r7
 800294c:	2208      	movs	r2, #8
 800294e:	701a      	strb	r2, [r3, #0]
 8002950:	e087      	b.n	8002a62 <UART_SetConfig+0x1fa>
 8002952:	231b      	movs	r3, #27
 8002954:	2218      	movs	r2, #24
 8002956:	189b      	adds	r3, r3, r2
 8002958:	19db      	adds	r3, r3, r7
 800295a:	2210      	movs	r2, #16
 800295c:	701a      	strb	r2, [r3, #0]
 800295e:	e080      	b.n	8002a62 <UART_SetConfig+0x1fa>
 8002960:	69fb      	ldr	r3, [r7, #28]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a99      	ldr	r2, [pc, #612]	; (8002bcc <UART_SetConfig+0x364>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d131      	bne.n	80029ce <UART_SetConfig+0x166>
 800296a:	4b97      	ldr	r3, [pc, #604]	; (8002bc8 <UART_SetConfig+0x360>)
 800296c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800296e:	220c      	movs	r2, #12
 8002970:	4013      	ands	r3, r2
 8002972:	2b0c      	cmp	r3, #12
 8002974:	d01d      	beq.n	80029b2 <UART_SetConfig+0x14a>
 8002976:	d823      	bhi.n	80029c0 <UART_SetConfig+0x158>
 8002978:	2b08      	cmp	r3, #8
 800297a:	d00c      	beq.n	8002996 <UART_SetConfig+0x12e>
 800297c:	d820      	bhi.n	80029c0 <UART_SetConfig+0x158>
 800297e:	2b00      	cmp	r3, #0
 8002980:	d002      	beq.n	8002988 <UART_SetConfig+0x120>
 8002982:	2b04      	cmp	r3, #4
 8002984:	d00e      	beq.n	80029a4 <UART_SetConfig+0x13c>
 8002986:	e01b      	b.n	80029c0 <UART_SetConfig+0x158>
 8002988:	231b      	movs	r3, #27
 800298a:	2218      	movs	r2, #24
 800298c:	189b      	adds	r3, r3, r2
 800298e:	19db      	adds	r3, r3, r7
 8002990:	2200      	movs	r2, #0
 8002992:	701a      	strb	r2, [r3, #0]
 8002994:	e065      	b.n	8002a62 <UART_SetConfig+0x1fa>
 8002996:	231b      	movs	r3, #27
 8002998:	2218      	movs	r2, #24
 800299a:	189b      	adds	r3, r3, r2
 800299c:	19db      	adds	r3, r3, r7
 800299e:	2202      	movs	r2, #2
 80029a0:	701a      	strb	r2, [r3, #0]
 80029a2:	e05e      	b.n	8002a62 <UART_SetConfig+0x1fa>
 80029a4:	231b      	movs	r3, #27
 80029a6:	2218      	movs	r2, #24
 80029a8:	189b      	adds	r3, r3, r2
 80029aa:	19db      	adds	r3, r3, r7
 80029ac:	2204      	movs	r2, #4
 80029ae:	701a      	strb	r2, [r3, #0]
 80029b0:	e057      	b.n	8002a62 <UART_SetConfig+0x1fa>
 80029b2:	231b      	movs	r3, #27
 80029b4:	2218      	movs	r2, #24
 80029b6:	189b      	adds	r3, r3, r2
 80029b8:	19db      	adds	r3, r3, r7
 80029ba:	2208      	movs	r2, #8
 80029bc:	701a      	strb	r2, [r3, #0]
 80029be:	e050      	b.n	8002a62 <UART_SetConfig+0x1fa>
 80029c0:	231b      	movs	r3, #27
 80029c2:	2218      	movs	r2, #24
 80029c4:	189b      	adds	r3, r3, r2
 80029c6:	19db      	adds	r3, r3, r7
 80029c8:	2210      	movs	r2, #16
 80029ca:	701a      	strb	r2, [r3, #0]
 80029cc:	e049      	b.n	8002a62 <UART_SetConfig+0x1fa>
 80029ce:	69fb      	ldr	r3, [r7, #28]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	4a7a      	ldr	r2, [pc, #488]	; (8002bbc <UART_SetConfig+0x354>)
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d13e      	bne.n	8002a56 <UART_SetConfig+0x1ee>
 80029d8:	4b7b      	ldr	r3, [pc, #492]	; (8002bc8 <UART_SetConfig+0x360>)
 80029da:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80029dc:	23c0      	movs	r3, #192	; 0xc0
 80029de:	011b      	lsls	r3, r3, #4
 80029e0:	4013      	ands	r3, r2
 80029e2:	22c0      	movs	r2, #192	; 0xc0
 80029e4:	0112      	lsls	r2, r2, #4
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d027      	beq.n	8002a3a <UART_SetConfig+0x1d2>
 80029ea:	22c0      	movs	r2, #192	; 0xc0
 80029ec:	0112      	lsls	r2, r2, #4
 80029ee:	4293      	cmp	r3, r2
 80029f0:	d82a      	bhi.n	8002a48 <UART_SetConfig+0x1e0>
 80029f2:	2280      	movs	r2, #128	; 0x80
 80029f4:	0112      	lsls	r2, r2, #4
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d011      	beq.n	8002a1e <UART_SetConfig+0x1b6>
 80029fa:	2280      	movs	r2, #128	; 0x80
 80029fc:	0112      	lsls	r2, r2, #4
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d822      	bhi.n	8002a48 <UART_SetConfig+0x1e0>
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d004      	beq.n	8002a10 <UART_SetConfig+0x1a8>
 8002a06:	2280      	movs	r2, #128	; 0x80
 8002a08:	00d2      	lsls	r2, r2, #3
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d00e      	beq.n	8002a2c <UART_SetConfig+0x1c4>
 8002a0e:	e01b      	b.n	8002a48 <UART_SetConfig+0x1e0>
 8002a10:	231b      	movs	r3, #27
 8002a12:	2218      	movs	r2, #24
 8002a14:	189b      	adds	r3, r3, r2
 8002a16:	19db      	adds	r3, r3, r7
 8002a18:	2200      	movs	r2, #0
 8002a1a:	701a      	strb	r2, [r3, #0]
 8002a1c:	e021      	b.n	8002a62 <UART_SetConfig+0x1fa>
 8002a1e:	231b      	movs	r3, #27
 8002a20:	2218      	movs	r2, #24
 8002a22:	189b      	adds	r3, r3, r2
 8002a24:	19db      	adds	r3, r3, r7
 8002a26:	2202      	movs	r2, #2
 8002a28:	701a      	strb	r2, [r3, #0]
 8002a2a:	e01a      	b.n	8002a62 <UART_SetConfig+0x1fa>
 8002a2c:	231b      	movs	r3, #27
 8002a2e:	2218      	movs	r2, #24
 8002a30:	189b      	adds	r3, r3, r2
 8002a32:	19db      	adds	r3, r3, r7
 8002a34:	2204      	movs	r2, #4
 8002a36:	701a      	strb	r2, [r3, #0]
 8002a38:	e013      	b.n	8002a62 <UART_SetConfig+0x1fa>
 8002a3a:	231b      	movs	r3, #27
 8002a3c:	2218      	movs	r2, #24
 8002a3e:	189b      	adds	r3, r3, r2
 8002a40:	19db      	adds	r3, r3, r7
 8002a42:	2208      	movs	r2, #8
 8002a44:	701a      	strb	r2, [r3, #0]
 8002a46:	e00c      	b.n	8002a62 <UART_SetConfig+0x1fa>
 8002a48:	231b      	movs	r3, #27
 8002a4a:	2218      	movs	r2, #24
 8002a4c:	189b      	adds	r3, r3, r2
 8002a4e:	19db      	adds	r3, r3, r7
 8002a50:	2210      	movs	r2, #16
 8002a52:	701a      	strb	r2, [r3, #0]
 8002a54:	e005      	b.n	8002a62 <UART_SetConfig+0x1fa>
 8002a56:	231b      	movs	r3, #27
 8002a58:	2218      	movs	r2, #24
 8002a5a:	189b      	adds	r3, r3, r2
 8002a5c:	19db      	adds	r3, r3, r7
 8002a5e:	2210      	movs	r2, #16
 8002a60:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002a62:	69fb      	ldr	r3, [r7, #28]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4a55      	ldr	r2, [pc, #340]	; (8002bbc <UART_SetConfig+0x354>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d000      	beq.n	8002a6e <UART_SetConfig+0x206>
 8002a6c:	e084      	b.n	8002b78 <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002a6e:	231b      	movs	r3, #27
 8002a70:	2218      	movs	r2, #24
 8002a72:	189b      	adds	r3, r3, r2
 8002a74:	19db      	adds	r3, r3, r7
 8002a76:	781b      	ldrb	r3, [r3, #0]
 8002a78:	2b08      	cmp	r3, #8
 8002a7a:	d01d      	beq.n	8002ab8 <UART_SetConfig+0x250>
 8002a7c:	dc20      	bgt.n	8002ac0 <UART_SetConfig+0x258>
 8002a7e:	2b04      	cmp	r3, #4
 8002a80:	d015      	beq.n	8002aae <UART_SetConfig+0x246>
 8002a82:	dc1d      	bgt.n	8002ac0 <UART_SetConfig+0x258>
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d002      	beq.n	8002a8e <UART_SetConfig+0x226>
 8002a88:	2b02      	cmp	r3, #2
 8002a8a:	d005      	beq.n	8002a98 <UART_SetConfig+0x230>
 8002a8c:	e018      	b.n	8002ac0 <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002a8e:	f7ff f93f 	bl	8001d10 <HAL_RCC_GetPCLK1Freq>
 8002a92:	0003      	movs	r3, r0
 8002a94:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002a96:	e01c      	b.n	8002ad2 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002a98:	4b4b      	ldr	r3, [pc, #300]	; (8002bc8 <UART_SetConfig+0x360>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	2210      	movs	r2, #16
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	d002      	beq.n	8002aa8 <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002aa2:	4b4b      	ldr	r3, [pc, #300]	; (8002bd0 <UART_SetConfig+0x368>)
 8002aa4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002aa6:	e014      	b.n	8002ad2 <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 8002aa8:	4b4a      	ldr	r3, [pc, #296]	; (8002bd4 <UART_SetConfig+0x36c>)
 8002aaa:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002aac:	e011      	b.n	8002ad2 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002aae:	f7ff f87f 	bl	8001bb0 <HAL_RCC_GetSysClockFreq>
 8002ab2:	0003      	movs	r3, r0
 8002ab4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002ab6:	e00c      	b.n	8002ad2 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002ab8:	2380      	movs	r3, #128	; 0x80
 8002aba:	021b      	lsls	r3, r3, #8
 8002abc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002abe:	e008      	b.n	8002ad2 <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002ac4:	231a      	movs	r3, #26
 8002ac6:	2218      	movs	r2, #24
 8002ac8:	189b      	adds	r3, r3, r2
 8002aca:	19db      	adds	r3, r3, r7
 8002acc:	2201      	movs	r2, #1
 8002ace:	701a      	strb	r2, [r3, #0]
        break;
 8002ad0:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002ad2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d100      	bne.n	8002ada <UART_SetConfig+0x272>
 8002ad8:	e132      	b.n	8002d40 <UART_SetConfig+0x4d8>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002ada:	69fb      	ldr	r3, [r7, #28]
 8002adc:	685a      	ldr	r2, [r3, #4]
 8002ade:	0013      	movs	r3, r2
 8002ae0:	005b      	lsls	r3, r3, #1
 8002ae2:	189b      	adds	r3, r3, r2
 8002ae4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002ae6:	429a      	cmp	r2, r3
 8002ae8:	d305      	bcc.n	8002af6 <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002aea:	69fb      	ldr	r3, [r7, #28]
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002af0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002af2:	429a      	cmp	r2, r3
 8002af4:	d906      	bls.n	8002b04 <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 8002af6:	231a      	movs	r3, #26
 8002af8:	2218      	movs	r2, #24
 8002afa:	189b      	adds	r3, r3, r2
 8002afc:	19db      	adds	r3, r3, r7
 8002afe:	2201      	movs	r2, #1
 8002b00:	701a      	strb	r2, [r3, #0]
 8002b02:	e11d      	b.n	8002d40 <UART_SetConfig+0x4d8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002b04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002b06:	613b      	str	r3, [r7, #16]
 8002b08:	2300      	movs	r3, #0
 8002b0a:	617b      	str	r3, [r7, #20]
 8002b0c:	6939      	ldr	r1, [r7, #16]
 8002b0e:	697a      	ldr	r2, [r7, #20]
 8002b10:	000b      	movs	r3, r1
 8002b12:	0e1b      	lsrs	r3, r3, #24
 8002b14:	0010      	movs	r0, r2
 8002b16:	0205      	lsls	r5, r0, #8
 8002b18:	431d      	orrs	r5, r3
 8002b1a:	000b      	movs	r3, r1
 8002b1c:	021c      	lsls	r4, r3, #8
 8002b1e:	69fb      	ldr	r3, [r7, #28]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	085b      	lsrs	r3, r3, #1
 8002b24:	60bb      	str	r3, [r7, #8]
 8002b26:	2300      	movs	r3, #0
 8002b28:	60fb      	str	r3, [r7, #12]
 8002b2a:	68b8      	ldr	r0, [r7, #8]
 8002b2c:	68f9      	ldr	r1, [r7, #12]
 8002b2e:	1900      	adds	r0, r0, r4
 8002b30:	4169      	adcs	r1, r5
 8002b32:	69fb      	ldr	r3, [r7, #28]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	603b      	str	r3, [r7, #0]
 8002b38:	2300      	movs	r3, #0
 8002b3a:	607b      	str	r3, [r7, #4]
 8002b3c:	683a      	ldr	r2, [r7, #0]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	f7fd fb76 	bl	8000230 <__aeabi_uldivmod>
 8002b44:	0002      	movs	r2, r0
 8002b46:	000b      	movs	r3, r1
 8002b48:	0013      	movs	r3, r2
 8002b4a:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002b4c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002b4e:	23c0      	movs	r3, #192	; 0xc0
 8002b50:	009b      	lsls	r3, r3, #2
 8002b52:	429a      	cmp	r2, r3
 8002b54:	d309      	bcc.n	8002b6a <UART_SetConfig+0x302>
 8002b56:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002b58:	2380      	movs	r3, #128	; 0x80
 8002b5a:	035b      	lsls	r3, r3, #13
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	d204      	bcs.n	8002b6a <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 8002b60:	69fb      	ldr	r3, [r7, #28]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002b66:	60da      	str	r2, [r3, #12]
 8002b68:	e0ea      	b.n	8002d40 <UART_SetConfig+0x4d8>
        }
        else
        {
          ret = HAL_ERROR;
 8002b6a:	231a      	movs	r3, #26
 8002b6c:	2218      	movs	r2, #24
 8002b6e:	189b      	adds	r3, r3, r2
 8002b70:	19db      	adds	r3, r3, r7
 8002b72:	2201      	movs	r2, #1
 8002b74:	701a      	strb	r2, [r3, #0]
 8002b76:	e0e3      	b.n	8002d40 <UART_SetConfig+0x4d8>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002b78:	69fb      	ldr	r3, [r7, #28]
 8002b7a:	69da      	ldr	r2, [r3, #28]
 8002b7c:	2380      	movs	r3, #128	; 0x80
 8002b7e:	021b      	lsls	r3, r3, #8
 8002b80:	429a      	cmp	r2, r3
 8002b82:	d000      	beq.n	8002b86 <UART_SetConfig+0x31e>
 8002b84:	e085      	b.n	8002c92 <UART_SetConfig+0x42a>
  {
    switch (clocksource)
 8002b86:	231b      	movs	r3, #27
 8002b88:	2218      	movs	r2, #24
 8002b8a:	189b      	adds	r3, r3, r2
 8002b8c:	19db      	adds	r3, r3, r7
 8002b8e:	781b      	ldrb	r3, [r3, #0]
 8002b90:	2b08      	cmp	r3, #8
 8002b92:	d837      	bhi.n	8002c04 <UART_SetConfig+0x39c>
 8002b94:	009a      	lsls	r2, r3, #2
 8002b96:	4b10      	ldr	r3, [pc, #64]	; (8002bd8 <UART_SetConfig+0x370>)
 8002b98:	18d3      	adds	r3, r2, r3
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002b9e:	f7ff f8b7 	bl	8001d10 <HAL_RCC_GetPCLK1Freq>
 8002ba2:	0003      	movs	r3, r0
 8002ba4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002ba6:	e036      	b.n	8002c16 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002ba8:	f7ff f8c8 	bl	8001d3c <HAL_RCC_GetPCLK2Freq>
 8002bac:	0003      	movs	r3, r0
 8002bae:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002bb0:	e031      	b.n	8002c16 <UART_SetConfig+0x3ae>
 8002bb2:	46c0      	nop			; (mov r8, r8)
 8002bb4:	efff69f3 	.word	0xefff69f3
 8002bb8:	ffffcfff 	.word	0xffffcfff
 8002bbc:	40004800 	.word	0x40004800
 8002bc0:	fffff4ff 	.word	0xfffff4ff
 8002bc4:	40013800 	.word	0x40013800
 8002bc8:	40021000 	.word	0x40021000
 8002bcc:	40004400 	.word	0x40004400
 8002bd0:	003d0900 	.word	0x003d0900
 8002bd4:	00f42400 	.word	0x00f42400
 8002bd8:	0800332c 	.word	0x0800332c
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002bdc:	4b60      	ldr	r3, [pc, #384]	; (8002d60 <UART_SetConfig+0x4f8>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	2210      	movs	r2, #16
 8002be2:	4013      	ands	r3, r2
 8002be4:	d002      	beq.n	8002bec <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002be6:	4b5f      	ldr	r3, [pc, #380]	; (8002d64 <UART_SetConfig+0x4fc>)
 8002be8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002bea:	e014      	b.n	8002c16 <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 8002bec:	4b5e      	ldr	r3, [pc, #376]	; (8002d68 <UART_SetConfig+0x500>)
 8002bee:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002bf0:	e011      	b.n	8002c16 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002bf2:	f7fe ffdd 	bl	8001bb0 <HAL_RCC_GetSysClockFreq>
 8002bf6:	0003      	movs	r3, r0
 8002bf8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002bfa:	e00c      	b.n	8002c16 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002bfc:	2380      	movs	r3, #128	; 0x80
 8002bfe:	021b      	lsls	r3, r3, #8
 8002c00:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002c02:	e008      	b.n	8002c16 <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 8002c04:	2300      	movs	r3, #0
 8002c06:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002c08:	231a      	movs	r3, #26
 8002c0a:	2218      	movs	r2, #24
 8002c0c:	189b      	adds	r3, r3, r2
 8002c0e:	19db      	adds	r3, r3, r7
 8002c10:	2201      	movs	r2, #1
 8002c12:	701a      	strb	r2, [r3, #0]
        break;
 8002c14:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002c16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d100      	bne.n	8002c1e <UART_SetConfig+0x3b6>
 8002c1c:	e090      	b.n	8002d40 <UART_SetConfig+0x4d8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002c1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c20:	005a      	lsls	r2, r3, #1
 8002c22:	69fb      	ldr	r3, [r7, #28]
 8002c24:	685b      	ldr	r3, [r3, #4]
 8002c26:	085b      	lsrs	r3, r3, #1
 8002c28:	18d2      	adds	r2, r2, r3
 8002c2a:	69fb      	ldr	r3, [r7, #28]
 8002c2c:	685b      	ldr	r3, [r3, #4]
 8002c2e:	0019      	movs	r1, r3
 8002c30:	0010      	movs	r0, r2
 8002c32:	f7fd fa71 	bl	8000118 <__udivsi3>
 8002c36:	0003      	movs	r3, r0
 8002c38:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002c3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c3c:	2b0f      	cmp	r3, #15
 8002c3e:	d921      	bls.n	8002c84 <UART_SetConfig+0x41c>
 8002c40:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002c42:	2380      	movs	r3, #128	; 0x80
 8002c44:	025b      	lsls	r3, r3, #9
 8002c46:	429a      	cmp	r2, r3
 8002c48:	d21c      	bcs.n	8002c84 <UART_SetConfig+0x41c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002c4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c4c:	b29a      	uxth	r2, r3
 8002c4e:	200e      	movs	r0, #14
 8002c50:	2418      	movs	r4, #24
 8002c52:	1903      	adds	r3, r0, r4
 8002c54:	19db      	adds	r3, r3, r7
 8002c56:	210f      	movs	r1, #15
 8002c58:	438a      	bics	r2, r1
 8002c5a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002c5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c5e:	085b      	lsrs	r3, r3, #1
 8002c60:	b29b      	uxth	r3, r3
 8002c62:	2207      	movs	r2, #7
 8002c64:	4013      	ands	r3, r2
 8002c66:	b299      	uxth	r1, r3
 8002c68:	1903      	adds	r3, r0, r4
 8002c6a:	19db      	adds	r3, r3, r7
 8002c6c:	1902      	adds	r2, r0, r4
 8002c6e:	19d2      	adds	r2, r2, r7
 8002c70:	8812      	ldrh	r2, [r2, #0]
 8002c72:	430a      	orrs	r2, r1
 8002c74:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002c76:	69fb      	ldr	r3, [r7, #28]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	1902      	adds	r2, r0, r4
 8002c7c:	19d2      	adds	r2, r2, r7
 8002c7e:	8812      	ldrh	r2, [r2, #0]
 8002c80:	60da      	str	r2, [r3, #12]
 8002c82:	e05d      	b.n	8002d40 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8002c84:	231a      	movs	r3, #26
 8002c86:	2218      	movs	r2, #24
 8002c88:	189b      	adds	r3, r3, r2
 8002c8a:	19db      	adds	r3, r3, r7
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	701a      	strb	r2, [r3, #0]
 8002c90:	e056      	b.n	8002d40 <UART_SetConfig+0x4d8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002c92:	231b      	movs	r3, #27
 8002c94:	2218      	movs	r2, #24
 8002c96:	189b      	adds	r3, r3, r2
 8002c98:	19db      	adds	r3, r3, r7
 8002c9a:	781b      	ldrb	r3, [r3, #0]
 8002c9c:	2b08      	cmp	r3, #8
 8002c9e:	d822      	bhi.n	8002ce6 <UART_SetConfig+0x47e>
 8002ca0:	009a      	lsls	r2, r3, #2
 8002ca2:	4b32      	ldr	r3, [pc, #200]	; (8002d6c <UART_SetConfig+0x504>)
 8002ca4:	18d3      	adds	r3, r2, r3
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002caa:	f7ff f831 	bl	8001d10 <HAL_RCC_GetPCLK1Freq>
 8002cae:	0003      	movs	r3, r0
 8002cb0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002cb2:	e021      	b.n	8002cf8 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002cb4:	f7ff f842 	bl	8001d3c <HAL_RCC_GetPCLK2Freq>
 8002cb8:	0003      	movs	r3, r0
 8002cba:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002cbc:	e01c      	b.n	8002cf8 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002cbe:	4b28      	ldr	r3, [pc, #160]	; (8002d60 <UART_SetConfig+0x4f8>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	2210      	movs	r2, #16
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	d002      	beq.n	8002cce <UART_SetConfig+0x466>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002cc8:	4b26      	ldr	r3, [pc, #152]	; (8002d64 <UART_SetConfig+0x4fc>)
 8002cca:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002ccc:	e014      	b.n	8002cf8 <UART_SetConfig+0x490>
          pclk = (uint32_t) HSI_VALUE;
 8002cce:	4b26      	ldr	r3, [pc, #152]	; (8002d68 <UART_SetConfig+0x500>)
 8002cd0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002cd2:	e011      	b.n	8002cf8 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002cd4:	f7fe ff6c 	bl	8001bb0 <HAL_RCC_GetSysClockFreq>
 8002cd8:	0003      	movs	r3, r0
 8002cda:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002cdc:	e00c      	b.n	8002cf8 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002cde:	2380      	movs	r3, #128	; 0x80
 8002ce0:	021b      	lsls	r3, r3, #8
 8002ce2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002ce4:	e008      	b.n	8002cf8 <UART_SetConfig+0x490>
      default:
        pclk = 0U;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002cea:	231a      	movs	r3, #26
 8002cec:	2218      	movs	r2, #24
 8002cee:	189b      	adds	r3, r3, r2
 8002cf0:	19db      	adds	r3, r3, r7
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	701a      	strb	r2, [r3, #0]
        break;
 8002cf6:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002cf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d020      	beq.n	8002d40 <UART_SetConfig+0x4d8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002cfe:	69fb      	ldr	r3, [r7, #28]
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	085a      	lsrs	r2, r3, #1
 8002d04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d06:	18d2      	adds	r2, r2, r3
 8002d08:	69fb      	ldr	r3, [r7, #28]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	0019      	movs	r1, r3
 8002d0e:	0010      	movs	r0, r2
 8002d10:	f7fd fa02 	bl	8000118 <__udivsi3>
 8002d14:	0003      	movs	r3, r0
 8002d16:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002d18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d1a:	2b0f      	cmp	r3, #15
 8002d1c:	d90a      	bls.n	8002d34 <UART_SetConfig+0x4cc>
 8002d1e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002d20:	2380      	movs	r3, #128	; 0x80
 8002d22:	025b      	lsls	r3, r3, #9
 8002d24:	429a      	cmp	r2, r3
 8002d26:	d205      	bcs.n	8002d34 <UART_SetConfig+0x4cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8002d28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d2a:	b29a      	uxth	r2, r3
 8002d2c:	69fb      	ldr	r3, [r7, #28]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	60da      	str	r2, [r3, #12]
 8002d32:	e005      	b.n	8002d40 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8002d34:	231a      	movs	r3, #26
 8002d36:	2218      	movs	r2, #24
 8002d38:	189b      	adds	r3, r3, r2
 8002d3a:	19db      	adds	r3, r3, r7
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002d40:	69fb      	ldr	r3, [r7, #28]
 8002d42:	2200      	movs	r2, #0
 8002d44:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8002d46:	69fb      	ldr	r3, [r7, #28]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8002d4c:	231a      	movs	r3, #26
 8002d4e:	2218      	movs	r2, #24
 8002d50:	189b      	adds	r3, r3, r2
 8002d52:	19db      	adds	r3, r3, r7
 8002d54:	781b      	ldrb	r3, [r3, #0]
}
 8002d56:	0018      	movs	r0, r3
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	b00e      	add	sp, #56	; 0x38
 8002d5c:	bdb0      	pop	{r4, r5, r7, pc}
 8002d5e:	46c0      	nop			; (mov r8, r8)
 8002d60:	40021000 	.word	0x40021000
 8002d64:	003d0900 	.word	0x003d0900
 8002d68:	00f42400 	.word	0x00f42400
 8002d6c:	08003350 	.word	0x08003350

08002d70 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b082      	sub	sp, #8
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	4013      	ands	r3, r2
 8002d80:	d00b      	beq.n	8002d9a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	4a4a      	ldr	r2, [pc, #296]	; (8002eb4 <UART_AdvFeatureConfig+0x144>)
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	0019      	movs	r1, r3
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	430a      	orrs	r2, r1
 8002d98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d9e:	2202      	movs	r2, #2
 8002da0:	4013      	ands	r3, r2
 8002da2:	d00b      	beq.n	8002dbc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	4a43      	ldr	r2, [pc, #268]	; (8002eb8 <UART_AdvFeatureConfig+0x148>)
 8002dac:	4013      	ands	r3, r2
 8002dae:	0019      	movs	r1, r3
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	430a      	orrs	r2, r1
 8002dba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc0:	2204      	movs	r2, #4
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	d00b      	beq.n	8002dde <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	4a3b      	ldr	r2, [pc, #236]	; (8002ebc <UART_AdvFeatureConfig+0x14c>)
 8002dce:	4013      	ands	r3, r2
 8002dd0:	0019      	movs	r1, r3
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	430a      	orrs	r2, r1
 8002ddc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de2:	2208      	movs	r2, #8
 8002de4:	4013      	ands	r3, r2
 8002de6:	d00b      	beq.n	8002e00 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	685b      	ldr	r3, [r3, #4]
 8002dee:	4a34      	ldr	r2, [pc, #208]	; (8002ec0 <UART_AdvFeatureConfig+0x150>)
 8002df0:	4013      	ands	r3, r2
 8002df2:	0019      	movs	r1, r3
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	430a      	orrs	r2, r1
 8002dfe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e04:	2210      	movs	r2, #16
 8002e06:	4013      	ands	r3, r2
 8002e08:	d00b      	beq.n	8002e22 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	4a2c      	ldr	r2, [pc, #176]	; (8002ec4 <UART_AdvFeatureConfig+0x154>)
 8002e12:	4013      	ands	r3, r2
 8002e14:	0019      	movs	r1, r3
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	430a      	orrs	r2, r1
 8002e20:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e26:	2220      	movs	r2, #32
 8002e28:	4013      	ands	r3, r2
 8002e2a:	d00b      	beq.n	8002e44 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	4a25      	ldr	r2, [pc, #148]	; (8002ec8 <UART_AdvFeatureConfig+0x158>)
 8002e34:	4013      	ands	r3, r2
 8002e36:	0019      	movs	r1, r3
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	430a      	orrs	r2, r1
 8002e42:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e48:	2240      	movs	r2, #64	; 0x40
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	d01d      	beq.n	8002e8a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	4a1d      	ldr	r2, [pc, #116]	; (8002ecc <UART_AdvFeatureConfig+0x15c>)
 8002e56:	4013      	ands	r3, r2
 8002e58:	0019      	movs	r1, r3
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	430a      	orrs	r2, r1
 8002e64:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e6a:	2380      	movs	r3, #128	; 0x80
 8002e6c:	035b      	lsls	r3, r3, #13
 8002e6e:	429a      	cmp	r2, r3
 8002e70:	d10b      	bne.n	8002e8a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	4a15      	ldr	r2, [pc, #84]	; (8002ed0 <UART_AdvFeatureConfig+0x160>)
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	0019      	movs	r1, r3
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	430a      	orrs	r2, r1
 8002e88:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e8e:	2280      	movs	r2, #128	; 0x80
 8002e90:	4013      	ands	r3, r2
 8002e92:	d00b      	beq.n	8002eac <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	4a0e      	ldr	r2, [pc, #56]	; (8002ed4 <UART_AdvFeatureConfig+0x164>)
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	0019      	movs	r1, r3
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	430a      	orrs	r2, r1
 8002eaa:	605a      	str	r2, [r3, #4]
  }
}
 8002eac:	46c0      	nop			; (mov r8, r8)
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	b002      	add	sp, #8
 8002eb2:	bd80      	pop	{r7, pc}
 8002eb4:	fffdffff 	.word	0xfffdffff
 8002eb8:	fffeffff 	.word	0xfffeffff
 8002ebc:	fffbffff 	.word	0xfffbffff
 8002ec0:	ffff7fff 	.word	0xffff7fff
 8002ec4:	ffffefff 	.word	0xffffefff
 8002ec8:	ffffdfff 	.word	0xffffdfff
 8002ecc:	ffefffff 	.word	0xffefffff
 8002ed0:	ff9fffff 	.word	0xff9fffff
 8002ed4:	fff7ffff 	.word	0xfff7ffff

08002ed8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b092      	sub	sp, #72	; 0x48
 8002edc:	af02      	add	r7, sp, #8
 8002ede:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	2284      	movs	r2, #132	; 0x84
 8002ee4:	2100      	movs	r1, #0
 8002ee6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002ee8:	f7fd fd76 	bl	80009d8 <HAL_GetTick>
 8002eec:	0003      	movs	r3, r0
 8002eee:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	2208      	movs	r2, #8
 8002ef8:	4013      	ands	r3, r2
 8002efa:	2b08      	cmp	r3, #8
 8002efc:	d12c      	bne.n	8002f58 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002efe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f00:	2280      	movs	r2, #128	; 0x80
 8002f02:	0391      	lsls	r1, r2, #14
 8002f04:	6878      	ldr	r0, [r7, #4]
 8002f06:	4a46      	ldr	r2, [pc, #280]	; (8003020 <UART_CheckIdleState+0x148>)
 8002f08:	9200      	str	r2, [sp, #0]
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	f000 f88c 	bl	8003028 <UART_WaitOnFlagUntilTimeout>
 8002f10:	1e03      	subs	r3, r0, #0
 8002f12:	d021      	beq.n	8002f58 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f14:	f3ef 8310 	mrs	r3, PRIMASK
 8002f18:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8002f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002f1c:	63bb      	str	r3, [r7, #56]	; 0x38
 8002f1e:	2301      	movs	r3, #1
 8002f20:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f24:	f383 8810 	msr	PRIMASK, r3
}
 8002f28:	46c0      	nop			; (mov r8, r8)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	681a      	ldr	r2, [r3, #0]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	2180      	movs	r1, #128	; 0x80
 8002f36:	438a      	bics	r2, r1
 8002f38:	601a      	str	r2, [r3, #0]
 8002f3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f40:	f383 8810 	msr	PRIMASK, r3
}
 8002f44:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2220      	movs	r2, #32
 8002f4a:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2278      	movs	r2, #120	; 0x78
 8002f50:	2100      	movs	r1, #0
 8002f52:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002f54:	2303      	movs	r3, #3
 8002f56:	e05f      	b.n	8003018 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	2204      	movs	r2, #4
 8002f60:	4013      	ands	r3, r2
 8002f62:	2b04      	cmp	r3, #4
 8002f64:	d146      	bne.n	8002ff4 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002f66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f68:	2280      	movs	r2, #128	; 0x80
 8002f6a:	03d1      	lsls	r1, r2, #15
 8002f6c:	6878      	ldr	r0, [r7, #4]
 8002f6e:	4a2c      	ldr	r2, [pc, #176]	; (8003020 <UART_CheckIdleState+0x148>)
 8002f70:	9200      	str	r2, [sp, #0]
 8002f72:	2200      	movs	r2, #0
 8002f74:	f000 f858 	bl	8003028 <UART_WaitOnFlagUntilTimeout>
 8002f78:	1e03      	subs	r3, r0, #0
 8002f7a:	d03b      	beq.n	8002ff4 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002f7c:	f3ef 8310 	mrs	r3, PRIMASK
 8002f80:	60fb      	str	r3, [r7, #12]
  return(result);
 8002f82:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f84:	637b      	str	r3, [r7, #52]	; 0x34
 8002f86:	2301      	movs	r3, #1
 8002f88:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002f8a:	693b      	ldr	r3, [r7, #16]
 8002f8c:	f383 8810 	msr	PRIMASK, r3
}
 8002f90:	46c0      	nop			; (mov r8, r8)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	681a      	ldr	r2, [r3, #0]
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4921      	ldr	r1, [pc, #132]	; (8003024 <UART_CheckIdleState+0x14c>)
 8002f9e:	400a      	ands	r2, r1
 8002fa0:	601a      	str	r2, [r3, #0]
 8002fa2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fa4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fa6:	697b      	ldr	r3, [r7, #20]
 8002fa8:	f383 8810 	msr	PRIMASK, r3
}
 8002fac:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002fae:	f3ef 8310 	mrs	r3, PRIMASK
 8002fb2:	61bb      	str	r3, [r7, #24]
  return(result);
 8002fb4:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fb6:	633b      	str	r3, [r7, #48]	; 0x30
 8002fb8:	2301      	movs	r3, #1
 8002fba:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fbc:	69fb      	ldr	r3, [r7, #28]
 8002fbe:	f383 8810 	msr	PRIMASK, r3
}
 8002fc2:	46c0      	nop			; (mov r8, r8)
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	689a      	ldr	r2, [r3, #8]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	2101      	movs	r1, #1
 8002fd0:	438a      	bics	r2, r1
 8002fd2:	609a      	str	r2, [r3, #8]
 8002fd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fd6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002fd8:	6a3b      	ldr	r3, [r7, #32]
 8002fda:	f383 8810 	msr	PRIMASK, r3
}
 8002fde:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	2280      	movs	r2, #128	; 0x80
 8002fe4:	2120      	movs	r1, #32
 8002fe6:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	2278      	movs	r2, #120	; 0x78
 8002fec:	2100      	movs	r1, #0
 8002fee:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002ff0:	2303      	movs	r3, #3
 8002ff2:	e011      	b.n	8003018 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2220      	movs	r2, #32
 8002ff8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2280      	movs	r2, #128	; 0x80
 8002ffe:	2120      	movs	r1, #32
 8003000:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2200      	movs	r2, #0
 8003006:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	2200      	movs	r2, #0
 800300c:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2278      	movs	r2, #120	; 0x78
 8003012:	2100      	movs	r1, #0
 8003014:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003016:	2300      	movs	r3, #0
}
 8003018:	0018      	movs	r0, r3
 800301a:	46bd      	mov	sp, r7
 800301c:	b010      	add	sp, #64	; 0x40
 800301e:	bd80      	pop	{r7, pc}
 8003020:	01ffffff 	.word	0x01ffffff
 8003024:	fffffedf 	.word	0xfffffedf

08003028 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b084      	sub	sp, #16
 800302c:	af00      	add	r7, sp, #0
 800302e:	60f8      	str	r0, [r7, #12]
 8003030:	60b9      	str	r1, [r7, #8]
 8003032:	603b      	str	r3, [r7, #0]
 8003034:	1dfb      	adds	r3, r7, #7
 8003036:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003038:	e04b      	b.n	80030d2 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800303a:	69bb      	ldr	r3, [r7, #24]
 800303c:	3301      	adds	r3, #1
 800303e:	d048      	beq.n	80030d2 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003040:	f7fd fcca 	bl	80009d8 <HAL_GetTick>
 8003044:	0002      	movs	r2, r0
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	1ad3      	subs	r3, r2, r3
 800304a:	69ba      	ldr	r2, [r7, #24]
 800304c:	429a      	cmp	r2, r3
 800304e:	d302      	bcc.n	8003056 <UART_WaitOnFlagUntilTimeout+0x2e>
 8003050:	69bb      	ldr	r3, [r7, #24]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d101      	bne.n	800305a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003056:	2303      	movs	r3, #3
 8003058:	e04b      	b.n	80030f2 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	2204      	movs	r2, #4
 8003062:	4013      	ands	r3, r2
 8003064:	d035      	beq.n	80030d2 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	69db      	ldr	r3, [r3, #28]
 800306c:	2208      	movs	r2, #8
 800306e:	4013      	ands	r3, r2
 8003070:	2b08      	cmp	r3, #8
 8003072:	d111      	bne.n	8003098 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	2208      	movs	r2, #8
 800307a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	0018      	movs	r0, r3
 8003080:	f000 f83c 	bl	80030fc <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2284      	movs	r2, #132	; 0x84
 8003088:	2108      	movs	r1, #8
 800308a:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2278      	movs	r2, #120	; 0x78
 8003090:	2100      	movs	r1, #0
 8003092:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8003094:	2301      	movs	r3, #1
 8003096:	e02c      	b.n	80030f2 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	69da      	ldr	r2, [r3, #28]
 800309e:	2380      	movs	r3, #128	; 0x80
 80030a0:	011b      	lsls	r3, r3, #4
 80030a2:	401a      	ands	r2, r3
 80030a4:	2380      	movs	r3, #128	; 0x80
 80030a6:	011b      	lsls	r3, r3, #4
 80030a8:	429a      	cmp	r2, r3
 80030aa:	d112      	bne.n	80030d2 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	2280      	movs	r2, #128	; 0x80
 80030b2:	0112      	lsls	r2, r2, #4
 80030b4:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	0018      	movs	r0, r3
 80030ba:	f000 f81f 	bl	80030fc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	2284      	movs	r2, #132	; 0x84
 80030c2:	2120      	movs	r1, #32
 80030c4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	2278      	movs	r2, #120	; 0x78
 80030ca:	2100      	movs	r1, #0
 80030cc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80030ce:	2303      	movs	r3, #3
 80030d0:	e00f      	b.n	80030f2 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	69db      	ldr	r3, [r3, #28]
 80030d8:	68ba      	ldr	r2, [r7, #8]
 80030da:	4013      	ands	r3, r2
 80030dc:	68ba      	ldr	r2, [r7, #8]
 80030de:	1ad3      	subs	r3, r2, r3
 80030e0:	425a      	negs	r2, r3
 80030e2:	4153      	adcs	r3, r2
 80030e4:	b2db      	uxtb	r3, r3
 80030e6:	001a      	movs	r2, r3
 80030e8:	1dfb      	adds	r3, r7, #7
 80030ea:	781b      	ldrb	r3, [r3, #0]
 80030ec:	429a      	cmp	r2, r3
 80030ee:	d0a4      	beq.n	800303a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80030f0:	2300      	movs	r3, #0
}
 80030f2:	0018      	movs	r0, r3
 80030f4:	46bd      	mov	sp, r7
 80030f6:	b004      	add	sp, #16
 80030f8:	bd80      	pop	{r7, pc}
	...

080030fc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b08e      	sub	sp, #56	; 0x38
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003104:	f3ef 8310 	mrs	r3, PRIMASK
 8003108:	617b      	str	r3, [r7, #20]
  return(result);
 800310a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800310c:	637b      	str	r3, [r7, #52]	; 0x34
 800310e:	2301      	movs	r3, #1
 8003110:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003112:	69bb      	ldr	r3, [r7, #24]
 8003114:	f383 8810 	msr	PRIMASK, r3
}
 8003118:	46c0      	nop			; (mov r8, r8)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	4926      	ldr	r1, [pc, #152]	; (80031c0 <UART_EndRxTransfer+0xc4>)
 8003126:	400a      	ands	r2, r1
 8003128:	601a      	str	r2, [r3, #0]
 800312a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800312c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800312e:	69fb      	ldr	r3, [r7, #28]
 8003130:	f383 8810 	msr	PRIMASK, r3
}
 8003134:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003136:	f3ef 8310 	mrs	r3, PRIMASK
 800313a:	623b      	str	r3, [r7, #32]
  return(result);
 800313c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800313e:	633b      	str	r3, [r7, #48]	; 0x30
 8003140:	2301      	movs	r3, #1
 8003142:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003146:	f383 8810 	msr	PRIMASK, r3
}
 800314a:	46c0      	nop			; (mov r8, r8)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	689a      	ldr	r2, [r3, #8]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	2101      	movs	r1, #1
 8003158:	438a      	bics	r2, r1
 800315a:	609a      	str	r2, [r3, #8]
 800315c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800315e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003162:	f383 8810 	msr	PRIMASK, r3
}
 8003166:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800316c:	2b01      	cmp	r3, #1
 800316e:	d118      	bne.n	80031a2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003170:	f3ef 8310 	mrs	r3, PRIMASK
 8003174:	60bb      	str	r3, [r7, #8]
  return(result);
 8003176:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003178:	62fb      	str	r3, [r7, #44]	; 0x2c
 800317a:	2301      	movs	r3, #1
 800317c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	f383 8810 	msr	PRIMASK, r3
}
 8003184:	46c0      	nop			; (mov r8, r8)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	2110      	movs	r1, #16
 8003192:	438a      	bics	r2, r1
 8003194:	601a      	str	r2, [r3, #0]
 8003196:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003198:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	f383 8810 	msr	PRIMASK, r3
}
 80031a0:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2280      	movs	r2, #128	; 0x80
 80031a6:	2120      	movs	r1, #32
 80031a8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2200      	movs	r2, #0
 80031ae:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2200      	movs	r2, #0
 80031b4:	669a      	str	r2, [r3, #104]	; 0x68
}
 80031b6:	46c0      	nop			; (mov r8, r8)
 80031b8:	46bd      	mov	sp, r7
 80031ba:	b00e      	add	sp, #56	; 0x38
 80031bc:	bd80      	pop	{r7, pc}
 80031be:	46c0      	nop			; (mov r8, r8)
 80031c0:	fffffedf 	.word	0xfffffedf

080031c4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b084      	sub	sp, #16
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031d0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	225a      	movs	r2, #90	; 0x5a
 80031d6:	2100      	movs	r1, #0
 80031d8:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	2252      	movs	r2, #82	; 0x52
 80031de:	2100      	movs	r1, #0
 80031e0:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	0018      	movs	r0, r3
 80031e6:	f7ff fb2b 	bl	8002840 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80031ea:	46c0      	nop			; (mov r8, r8)
 80031ec:	46bd      	mov	sp, r7
 80031ee:	b004      	add	sp, #16
 80031f0:	bd80      	pop	{r7, pc}

080031f2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80031f2:	b580      	push	{r7, lr}
 80031f4:	b086      	sub	sp, #24
 80031f6:	af00      	add	r7, sp, #0
 80031f8:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80031fa:	f3ef 8310 	mrs	r3, PRIMASK
 80031fe:	60bb      	str	r3, [r7, #8]
  return(result);
 8003200:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8003202:	617b      	str	r3, [r7, #20]
 8003204:	2301      	movs	r3, #1
 8003206:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	f383 8810 	msr	PRIMASK, r3
}
 800320e:	46c0      	nop			; (mov r8, r8)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	2140      	movs	r1, #64	; 0x40
 800321c:	438a      	bics	r2, r1
 800321e:	601a      	str	r2, [r3, #0]
 8003220:	697b      	ldr	r3, [r7, #20]
 8003222:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003224:	693b      	ldr	r3, [r7, #16]
 8003226:	f383 8810 	msr	PRIMASK, r3
}
 800322a:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2220      	movs	r2, #32
 8003230:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2200      	movs	r2, #0
 8003236:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	0018      	movs	r0, r3
 800323c:	f7ff faf8 	bl	8002830 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003240:	46c0      	nop			; (mov r8, r8)
 8003242:	46bd      	mov	sp, r7
 8003244:	b006      	add	sp, #24
 8003246:	bd80      	pop	{r7, pc}

08003248 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b082      	sub	sp, #8
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003250:	46c0      	nop			; (mov r8, r8)
 8003252:	46bd      	mov	sp, r7
 8003254:	b002      	add	sp, #8
 8003256:	bd80      	pop	{r7, pc}

08003258 <memset>:
 8003258:	0003      	movs	r3, r0
 800325a:	1882      	adds	r2, r0, r2
 800325c:	4293      	cmp	r3, r2
 800325e:	d100      	bne.n	8003262 <memset+0xa>
 8003260:	4770      	bx	lr
 8003262:	7019      	strb	r1, [r3, #0]
 8003264:	3301      	adds	r3, #1
 8003266:	e7f9      	b.n	800325c <memset+0x4>

08003268 <__libc_init_array>:
 8003268:	b570      	push	{r4, r5, r6, lr}
 800326a:	2600      	movs	r6, #0
 800326c:	4c0c      	ldr	r4, [pc, #48]	; (80032a0 <__libc_init_array+0x38>)
 800326e:	4d0d      	ldr	r5, [pc, #52]	; (80032a4 <__libc_init_array+0x3c>)
 8003270:	1b64      	subs	r4, r4, r5
 8003272:	10a4      	asrs	r4, r4, #2
 8003274:	42a6      	cmp	r6, r4
 8003276:	d109      	bne.n	800328c <__libc_init_array+0x24>
 8003278:	2600      	movs	r6, #0
 800327a:	f000 f819 	bl	80032b0 <_init>
 800327e:	4c0a      	ldr	r4, [pc, #40]	; (80032a8 <__libc_init_array+0x40>)
 8003280:	4d0a      	ldr	r5, [pc, #40]	; (80032ac <__libc_init_array+0x44>)
 8003282:	1b64      	subs	r4, r4, r5
 8003284:	10a4      	asrs	r4, r4, #2
 8003286:	42a6      	cmp	r6, r4
 8003288:	d105      	bne.n	8003296 <__libc_init_array+0x2e>
 800328a:	bd70      	pop	{r4, r5, r6, pc}
 800328c:	00b3      	lsls	r3, r6, #2
 800328e:	58eb      	ldr	r3, [r5, r3]
 8003290:	4798      	blx	r3
 8003292:	3601      	adds	r6, #1
 8003294:	e7ee      	b.n	8003274 <__libc_init_array+0xc>
 8003296:	00b3      	lsls	r3, r6, #2
 8003298:	58eb      	ldr	r3, [r5, r3]
 800329a:	4798      	blx	r3
 800329c:	3601      	adds	r6, #1
 800329e:	e7f2      	b.n	8003286 <__libc_init_array+0x1e>
 80032a0:	0800337c 	.word	0x0800337c
 80032a4:	0800337c 	.word	0x0800337c
 80032a8:	08003380 	.word	0x08003380
 80032ac:	0800337c 	.word	0x0800337c

080032b0 <_init>:
 80032b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032b2:	46c0      	nop			; (mov r8, r8)
 80032b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032b6:	bc08      	pop	{r3}
 80032b8:	469e      	mov	lr, r3
 80032ba:	4770      	bx	lr

080032bc <_fini>:
 80032bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80032be:	46c0      	nop			; (mov r8, r8)
 80032c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80032c2:	bc08      	pop	{r3}
 80032c4:	469e      	mov	lr, r3
 80032c6:	4770      	bx	lr
