Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue May  1 00:30:35 2018
| Host         : idea-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file gtx3g_test_timing_summary_routed.rpt -rpx gtx3g_test_timing_summary_routed.rpx
| Design       : gtx3g_test
| Device       : 7z100i-ffg900
| Speed File   : -2L  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14 register/latch pins with no clock driven by root clock pin: simple_uart_inst_1/clk_br_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 41 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.014        0.000                      0                 3498        0.088        0.000                      0                 3498        2.691        0.000                       0                  1669  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
drpclk_in_i                                                                                 {0.000 5.000}        10.000          100.000         
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 3.333}        6.667           149.992         
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK        {0.000 3.333}        6.667           149.992         
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 3.333}        6.667           149.992         
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXOUTCLKFABRIC  {0.000 3.333}        6.667           149.992         
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/TXOUTCLK        {0.000 3.333}        6.667           149.992         
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/TXOUTCLKFABRIC  {0.000 3.333}        6.667           149.992         
refclk_p_in                                                                                 {0.000 3.333}        6.667           149.992         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
drpclk_in_i                                                                                 5.548        0.000                      0                 1754        0.108        0.000                      0                 1754        4.286        0.000                       0                   932  
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK        0.565        0.000                      0                 1624        0.088        0.000                      0                 1624        2.691        0.000                       0                   735  
refclk_p_in                                                                                                                                                                                                                             5.174        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                            To Clock                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                            --------                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  drpclk_in_i                                                                                 0.014        0.000                      0                  131        0.149        0.000                      0                  131  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                            From Clock                                                                            To Clock                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                            ----------                                                                            --------                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                     drpclk_in_i                                                                           drpclk_in_i                                                                                 8.194        0.000                      0                   50        0.338        0.000                      0                   50  
**async_default**                                                                     gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK        4.154        0.000                      0                    6        1.213        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  drpclk_in_i
  To Clock:  drpclk_in_i

Setup :            0  Failing Endpoints,  Worst Slack        5.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 trans_timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_succeeded_reg/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.191ns  (logic 0.395ns (9.424%)  route 3.796ns (90.576%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.693ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.701     5.693    xlnx_opt_
    SLICE_X188Y24        FDRE                                         r  trans_timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y24        FDRE (Prop_fdre_C_Q)         0.223     5.916 f  trans_timer_reg[17]/Q
                         net (fo=3, routed)           0.721     6.637    gtx3g_exdes_i/gt0_frame_check/p_18_in[1]
    SLICE_X189Y24        LUT6 (Prop_lut6_I3_O)        0.043     6.680 r  gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_8/O
                         net (fo=1, routed)           0.676     7.356    gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_8_n_0
    SLICE_X189Y24        LUT6 (Prop_lut6_I2_O)        0.043     7.399 r  gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_7/O
                         net (fo=1, routed)           0.797     8.196    gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_7_n_0
    SLICE_X189Y24        LUT6 (Prop_lut6_I3_O)        0.043     8.239 f  gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_3/O
                         net (fo=1, routed)           0.774     9.013    gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_3_n_0
    SLICE_X189Y24        LUT5 (Prop_lut5_I4_O)        0.043     9.056 r  gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_1/O
                         net (fo=2, routed)           0.829     9.884    gtx3g_exdes_i_n_67
    SLICE_X186Y24        FDRE                                         r  test_succeeded_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.564    15.005    xlnx_opt_
    SLICE_X186Y24        FDRE                                         r  test_succeeded_reg/C
                         clock pessimism              0.641    15.646    
                         clock uncertainty           -0.035    15.611    
    SLICE_X186Y24        FDRE (Setup_fdre_C_CE)      -0.178    15.433    test_succeeded_reg
  -------------------------------------------------------------------
                         required time                         15.433    
                         arrival time                          -9.884    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 trans_timer_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_succeeded_reg/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        4.165ns  (logic 0.395ns (9.483%)  route 3.770ns (90.517%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.693ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.701     5.693    xlnx_opt_
    SLICE_X188Y24        FDRE                                         r  trans_timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y24        FDRE (Prop_fdre_C_Q)         0.223     5.916 f  trans_timer_reg[17]/Q
                         net (fo=3, routed)           0.721     6.637    gtx3g_exdes_i/gt0_frame_check/p_18_in[1]
    SLICE_X189Y24        LUT6 (Prop_lut6_I3_O)        0.043     6.680 r  gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_8/O
                         net (fo=1, routed)           0.676     7.356    gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_8_n_0
    SLICE_X189Y24        LUT6 (Prop_lut6_I2_O)        0.043     7.399 r  gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_7/O
                         net (fo=1, routed)           0.797     8.196    gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_7_n_0
    SLICE_X189Y24        LUT6 (Prop_lut6_I3_O)        0.043     8.239 f  gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_3/O
                         net (fo=1, routed)           0.774     9.013    gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_3_n_0
    SLICE_X189Y24        LUT5 (Prop_lut5_I4_O)        0.043     9.056 r  gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_1/O
                         net (fo=2, routed)           0.802     9.858    gtx3g_exdes_i_n_67
    SLICE_X186Y24        FDRE                                         r  test_succeeded_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.564    15.005    xlnx_opt_
    SLICE_X186Y24        FDRE                                         r  test_succeeded_reg/C
                         clock pessimism              0.641    15.646    
                         clock uncertainty           -0.035    15.611    
    SLICE_X186Y24        FDRE (Setup_fdre_C_D)       -0.002    15.609    test_succeeded_reg
  -------------------------------------------------------------------
                         required time                         15.609    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gt0_data_count_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.266ns (8.830%)  route 2.747ns (91.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.704     5.696    rst_generator_inst_0/CLK
    SLICE_X191Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y27        FDRE (Prop_fdre_C_Q)         0.223     5.919 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.738     6.657    gtx3g_exdes_i/gt0_frame_check/sysrst
    SLICE_X191Y27        LUT2 (Prop_lut2_I1_O)        0.043     6.700 r  gtx3g_exdes_i/gt0_frame_check/gt0_error_count_reg[31]_i_1/O
                         net (fo=64, routed)          2.008     8.709    gtx3g_exdes_i_n_69
    SLICE_X195Y23        FDRE                                         r  gt0_data_count_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.567    15.008    xlnx_opt_
    SLICE_X195Y23        FDRE                                         r  gt0_data_count_reg_reg[10]/C
                         clock pessimism              0.641    15.649    
                         clock uncertainty           -0.035    15.614    
    SLICE_X195Y23        FDRE (Setup_fdre_C_CE)      -0.201    15.413    gt0_data_count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.413    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gt0_data_count_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.266ns (8.830%)  route 2.747ns (91.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.704     5.696    rst_generator_inst_0/CLK
    SLICE_X191Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y27        FDRE (Prop_fdre_C_Q)         0.223     5.919 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.738     6.657    gtx3g_exdes_i/gt0_frame_check/sysrst
    SLICE_X191Y27        LUT2 (Prop_lut2_I1_O)        0.043     6.700 r  gtx3g_exdes_i/gt0_frame_check/gt0_error_count_reg[31]_i_1/O
                         net (fo=64, routed)          2.008     8.709    gtx3g_exdes_i_n_69
    SLICE_X195Y23        FDRE                                         r  gt0_data_count_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.567    15.008    xlnx_opt_
    SLICE_X195Y23        FDRE                                         r  gt0_data_count_reg_reg[11]/C
                         clock pessimism              0.641    15.649    
                         clock uncertainty           -0.035    15.614    
    SLICE_X195Y23        FDRE (Setup_fdre_C_CE)      -0.201    15.413    gt0_data_count_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.413    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gt0_data_count_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.266ns (8.830%)  route 2.747ns (91.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.704     5.696    rst_generator_inst_0/CLK
    SLICE_X191Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y27        FDRE (Prop_fdre_C_Q)         0.223     5.919 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.738     6.657    gtx3g_exdes_i/gt0_frame_check/sysrst
    SLICE_X191Y27        LUT2 (Prop_lut2_I1_O)        0.043     6.700 r  gtx3g_exdes_i/gt0_frame_check/gt0_error_count_reg[31]_i_1/O
                         net (fo=64, routed)          2.008     8.709    gtx3g_exdes_i_n_69
    SLICE_X195Y23        FDRE                                         r  gt0_data_count_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.567    15.008    xlnx_opt_
    SLICE_X195Y23        FDRE                                         r  gt0_data_count_reg_reg[12]/C
                         clock pessimism              0.641    15.649    
                         clock uncertainty           -0.035    15.614    
    SLICE_X195Y23        FDRE (Setup_fdre_C_CE)      -0.201    15.413    gt0_data_count_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         15.413    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gt0_data_count_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.266ns (8.830%)  route 2.747ns (91.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.704     5.696    rst_generator_inst_0/CLK
    SLICE_X191Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y27        FDRE (Prop_fdre_C_Q)         0.223     5.919 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.738     6.657    gtx3g_exdes_i/gt0_frame_check/sysrst
    SLICE_X191Y27        LUT2 (Prop_lut2_I1_O)        0.043     6.700 r  gtx3g_exdes_i/gt0_frame_check/gt0_error_count_reg[31]_i_1/O
                         net (fo=64, routed)          2.008     8.709    gtx3g_exdes_i_n_69
    SLICE_X195Y23        FDRE                                         r  gt0_data_count_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.567    15.008    xlnx_opt_
    SLICE_X195Y23        FDRE                                         r  gt0_data_count_reg_reg[15]/C
                         clock pessimism              0.641    15.649    
                         clock uncertainty           -0.035    15.614    
    SLICE_X195Y23        FDRE (Setup_fdre_C_CE)      -0.201    15.413    gt0_data_count_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         15.413    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gt0_data_count_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.266ns (8.830%)  route 2.747ns (91.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.704     5.696    rst_generator_inst_0/CLK
    SLICE_X191Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y27        FDRE (Prop_fdre_C_Q)         0.223     5.919 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.738     6.657    gtx3g_exdes_i/gt0_frame_check/sysrst
    SLICE_X191Y27        LUT2 (Prop_lut2_I1_O)        0.043     6.700 r  gtx3g_exdes_i/gt0_frame_check/gt0_error_count_reg[31]_i_1/O
                         net (fo=64, routed)          2.008     8.709    gtx3g_exdes_i_n_69
    SLICE_X195Y23        FDRE                                         r  gt0_data_count_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.567    15.008    xlnx_opt_
    SLICE_X195Y23        FDRE                                         r  gt0_data_count_reg_reg[18]/C
                         clock pessimism              0.641    15.649    
                         clock uncertainty           -0.035    15.614    
    SLICE_X195Y23        FDRE (Setup_fdre_C_CE)      -0.201    15.413    gt0_data_count_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         15.413    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gt0_data_count_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 0.266ns (8.830%)  route 2.747ns (91.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.704     5.696    rst_generator_inst_0/CLK
    SLICE_X191Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y27        FDRE (Prop_fdre_C_Q)         0.223     5.919 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.738     6.657    gtx3g_exdes_i/gt0_frame_check/sysrst
    SLICE_X191Y27        LUT2 (Prop_lut2_I1_O)        0.043     6.700 r  gtx3g_exdes_i/gt0_frame_check/gt0_error_count_reg[31]_i_1/O
                         net (fo=64, routed)          2.008     8.709    gtx3g_exdes_i_n_69
    SLICE_X195Y23        FDRE                                         r  gt0_data_count_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.567    15.008    xlnx_opt_
    SLICE_X195Y23        FDRE                                         r  gt0_data_count_reg_reg[8]/C
                         clock pessimism              0.641    15.649    
                         clock uncertainty           -0.035    15.614    
    SLICE_X195Y23        FDRE (Setup_fdre_C_CE)      -0.201    15.413    gt0_data_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.413    
                         arrival time                          -8.709    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.724ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gt0_error_count_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.994ns  (logic 0.266ns (8.886%)  route 2.728ns (91.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.704     5.696    rst_generator_inst_0/CLK
    SLICE_X191Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y27        FDRE (Prop_fdre_C_Q)         0.223     5.919 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.738     6.657    gtx3g_exdes_i/gt0_frame_check/sysrst
    SLICE_X191Y27        LUT2 (Prop_lut2_I1_O)        0.043     6.700 r  gtx3g_exdes_i/gt0_frame_check/gt0_error_count_reg[31]_i_1/O
                         net (fo=64, routed)          1.989     8.690    gtx3g_exdes_i_n_69
    SLICE_X191Y21        FDRE                                         r  gt0_error_count_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.568    15.009    xlnx_opt_
    SLICE_X191Y21        FDRE                                         r  gt0_error_count_reg_reg[10]/C
                         clock pessimism              0.641    15.650    
                         clock uncertainty           -0.035    15.615    
    SLICE_X191Y21        FDRE (Setup_fdre_C_CE)      -0.201    15.414    gt0_error_count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.414    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  6.724    

Slack (MET) :             6.724ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gt0_error_count_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        2.994ns  (logic 0.266ns (8.886%)  route 2.728ns (91.114%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.704     5.696    rst_generator_inst_0/CLK
    SLICE_X191Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y27        FDRE (Prop_fdre_C_Q)         0.223     5.919 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.738     6.657    gtx3g_exdes_i/gt0_frame_check/sysrst
    SLICE_X191Y27        LUT2 (Prop_lut2_I1_O)        0.043     6.700 r  gtx3g_exdes_i/gt0_frame_check/gt0_error_count_reg[31]_i_1/O
                         net (fo=64, routed)          1.989     8.690    gtx3g_exdes_i_n_69
    SLICE_X191Y21        FDRE                                         r  gt0_error_count_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.568    15.009    xlnx_opt_
    SLICE_X191Y21        FDRE                                         r  gt0_error_count_reg_reg[11]/C
                         clock pessimism              0.641    15.650    
                         clock uncertainty           -0.035    15.615    
    SLICE_X191Y21        FDRE (Setup_fdre_C_CE)      -0.201    15.414    gt0_error_count_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.414    
                         arrival time                          -8.690    
  -------------------------------------------------------------------
                         slack                                  6.724    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.469ns
    Source Clock Delay      (SCD):    2.786ns
    Clock Pessimism Removal (CPR):    0.683ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.738     2.786    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/sysclk_in
    SLICE_X199Y14        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y14        FDRE (Prop_fdre_C_Q)         0.100     2.886 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.941    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync1
    SLICE_X199Y14        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.980     3.469    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/sysclk_in
    SLICE_X199Y14        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.683     2.786    
    SLICE_X199Y14        FDRE (Hold_fdre_C_D)         0.047     2.833    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.833    
                         arrival time                           2.941    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    2.785ns
    Clock Pessimism Removal (CPR):    0.681ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.737     2.785    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/sysclk_in
    SLICE_X205Y17        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y17        FDRE (Prop_fdre_C_Q)         0.100     2.885 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.940    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync1
    SLICE_X205Y17        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.977     3.466    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/sysclk_in
    SLICE_X205Y17        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.681     2.785    
    SLICE_X205Y17        FDRE (Hold_fdre_C_D)         0.047     2.832    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[0].sync_TXDLYSRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.832    
                         arrival time                           2.940    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.779ns
    Clock Pessimism Removal (CPR):    0.680ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.731     2.779    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/sysclk_in
    SLICE_X205Y23        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y23        FDRE (Prop_fdre_C_Q)         0.100     2.879 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.934    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync1
    SLICE_X205Y23        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.970     3.459    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/sysclk_in
    SLICE_X205Y23        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg2/C
                         clock pessimism             -0.680     2.779    
    SLICE_X205Y23        FDRE (Hold_fdre_C_D)         0.047     2.826    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHALIGNDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.826    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.730     2.778    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X193Y21        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y21        FDRE (Prop_fdre_C_Q)         0.100     2.878 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.933    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X193Y21        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.971     3.460    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X193Y21        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism             -0.682     2.778    
    SLICE_X193Y21        FDRE (Hold_fdre_C_D)         0.047     2.825    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    2.780ns
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.732     2.780    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/sysclk_in
    SLICE_X199Y28        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y28        FDRE (Prop_fdre_C_Q)         0.100     2.880 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.935    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/data_sync1
    SLICE_X199Y28        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.973     3.462    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/sysclk_in
    SLICE_X199Y28        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/data_sync_reg2/C
                         clock pessimism             -0.682     2.780    
    SLICE_X199Y28        FDRE (Hold_fdre_C_D)         0.047     2.827    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_qplllock/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.733     2.781    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X195Y31        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y31        FDRE (Prop_fdre_C_Q)         0.100     2.881 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.936    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X195Y31        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.974     3.463    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X195Y31        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism             -0.682     2.781    
    SLICE_X195Y31        FDRE (Hold_fdre_C_D)         0.047     2.828    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.828    
                         arrival time                           2.936    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.462ns
    Source Clock Delay      (SCD):    2.781ns
    Clock Pessimism Removal (CPR):    0.681ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.733     2.781    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X205Y28        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y28        FDRE (Prop_fdre_C_Q)         0.100     2.881 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.936    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync1
    SLICE_X205Y28        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.973     3.462    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_TXRESETDONE/sysclk_in
    SLICE_X205Y28        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/C
                         clock pessimism             -0.681     2.781    
    SLICE_X205Y28        FDRE (Hold_fdre_C_D)         0.047     2.828    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.828    
                         arrival time                           2.936    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    2.779ns
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.731     2.779    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X199Y27        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y27        FDRE (Prop_fdre_C_Q)         0.100     2.879 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.934    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X199Y27        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.972     3.461    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/sysclk_in
    SLICE_X199Y27        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
                         clock pessimism             -0.682     2.779    
    SLICE_X199Y27        FDRE (Hold_fdre_C_D)         0.047     2.826    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.826    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    2.779ns
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.731     2.779    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/sysclk_in
    SLICE_X203Y27        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y27        FDRE (Prop_fdre_C_Q)         0.100     2.879 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.934    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/data_sync1
    SLICE_X203Y27        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.972     3.461    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/sysclk_in
    SLICE_X203Y27        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/data_sync_reg2/C
                         clock pessimism             -0.682     2.779    
    SLICE_X203Y27        FDRE (Hold_fdre_C_D)         0.047     2.826    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_qplllock/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.826    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    2.777ns
    Clock Pessimism Removal (CPR):    0.681ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.729     2.777    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X201Y24        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y24        FDRE (Prop_fdre_C_Q)         0.100     2.877 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.932    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X201Y24        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.969     3.458    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_time_out_wait_bypass/sysclk_in
    SLICE_X201Y24        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C
                         clock pessimism             -0.681     2.777    
    SLICE_X201Y24        FDRE (Hold_fdre_C_D)         0.047     2.824    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.824    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         drpclk_in_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk_in }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y1  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_CHANNEL/DRPCLK         n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X0Y2  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/DRPCLK
Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK  n/a            1.493         10.000      8.507      GTXE2_COMMON_X0Y0   gtx3g_exdes_i/gtx3g_support_i/common0_i/gtxe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     BUFG/I                       n/a            1.409         10.000      8.592      BUFGCTRL_X0Y0       sysclk_in_IBUF_BUFG_collapsed_inst/I
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X203Y23       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHINITDONE/sync1_r_reg[2]/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X203Y23       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHINITDONE/sync2_r_reg[1]/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X203Y23       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/cdc[1].sync_TXPHINITDONE/sync2_r_reg[2]/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X204Y23       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/txphaligndone_prev_reg[0]/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X204Y19       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/txphinitdone_prev_reg[0]/C
Min Period        n/a     FDRE/C                       n/a            0.750         10.000      9.250      SLICE_X205Y23       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/txphinitdone_prev_reg[1]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X195Y26       string_reg_reg[7][7]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X193Y26       string_reg_reg[9][1]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X195Y26       string_reg_reg[9][5]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X199Y35       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/mmcm_lock_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.400         5.000       4.600      SLICE_X199Y35       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/mmcm_lock_count_reg[3]/C
Low Pulse Width   Slow    FDCE/C                       n/a            0.400         5.000       4.600      SLICE_X191Y26       cnt_char_reg[2]/C
Low Pulse Width   Slow    FDCE/C                       n/a            0.400         5.000       4.600      SLICE_X189Y26       cnt_char_reg[7]/C
Low Pulse Width   Slow    FDCE/C                       n/a            0.400         5.000       4.600      SLICE_X197Y7        gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C                       n/a            0.400         5.000       4.600      SLICE_X196Y7        gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C                       n/a            0.400         5.000       4.600      SLICE_X197Y7        gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X205Y18       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/txdlysresetdone_store_reg[0]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X204Y19       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_tx_manual_phase_i/txphinitdone_prev_reg[0]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X199Y31       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/gtrxreset_i_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X198Y31       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X198Y31       gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X193Y34       rst_generator_inst_0/rst_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X193Y34       rst_generator_inst_0/rst_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X193Y34       rst_generator_inst_0/rst_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X193Y25       string_reg_reg[7][6]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.350         5.000       4.650      SLICE_X195Y24       string_reg_reg[9][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  To Clock:  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        0.565ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.691ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 0.431ns (7.384%)  route 5.406ns (92.616%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.215ns = ( 9.882 - 6.667 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.708     3.438    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X194Y20        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y20        FDRE (Prop_fdre_C_Q)         0.259     3.697 f  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/Q
                         net (fo=3, routed)           3.812     7.509    gtx3g_exdes_i/gt0_frame_check/D[0]
    SLICE_X195Y21        LUT4 (Prop_lut4_I2_O)        0.043     7.552 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13/O
                         net (fo=1, routed)           0.360     7.912    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13_n_0
    SLICE_X195Y21        LUT5 (Prop_lut5_I4_O)        0.043     7.955 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10/O
                         net (fo=2, routed)           0.359     8.314    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10_n_0
    SLICE_X195Y23        LUT6 (Prop_lut6_I5_O)        0.043     8.357 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3/O
                         net (fo=1, routed)           0.349     8.706    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3_n_0
    SLICE_X195Y23        LUT3 (Prop_lut3_I0_O)        0.043     8.749 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_1/O
                         net (fo=32, routed)          0.526     9.275    gtx3g_exdes_i/gt0_frame_check/data_count_r0
    SLICE_X194Y26        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.567     9.882    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X194Y26        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[24]/C
                         clock pessimism              0.172    10.054    
                         clock uncertainty           -0.035    10.019    
    SLICE_X194Y26        FDRE (Setup_fdre_C_CE)      -0.178     9.841    gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[24]
  -------------------------------------------------------------------
                         required time                          9.841    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 0.431ns (7.384%)  route 5.406ns (92.616%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.215ns = ( 9.882 - 6.667 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.708     3.438    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X194Y20        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y20        FDRE (Prop_fdre_C_Q)         0.259     3.697 f  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/Q
                         net (fo=3, routed)           3.812     7.509    gtx3g_exdes_i/gt0_frame_check/D[0]
    SLICE_X195Y21        LUT4 (Prop_lut4_I2_O)        0.043     7.552 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13/O
                         net (fo=1, routed)           0.360     7.912    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13_n_0
    SLICE_X195Y21        LUT5 (Prop_lut5_I4_O)        0.043     7.955 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10/O
                         net (fo=2, routed)           0.359     8.314    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10_n_0
    SLICE_X195Y23        LUT6 (Prop_lut6_I5_O)        0.043     8.357 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3/O
                         net (fo=1, routed)           0.349     8.706    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3_n_0
    SLICE_X195Y23        LUT3 (Prop_lut3_I0_O)        0.043     8.749 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_1/O
                         net (fo=32, routed)          0.526     9.275    gtx3g_exdes_i/gt0_frame_check/data_count_r0
    SLICE_X194Y26        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.567     9.882    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X194Y26        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[25]/C
                         clock pessimism              0.172    10.054    
                         clock uncertainty           -0.035    10.019    
    SLICE_X194Y26        FDRE (Setup_fdre_C_CE)      -0.178     9.841    gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[25]
  -------------------------------------------------------------------
                         required time                          9.841    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 0.431ns (7.384%)  route 5.406ns (92.616%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.215ns = ( 9.882 - 6.667 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.708     3.438    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X194Y20        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y20        FDRE (Prop_fdre_C_Q)         0.259     3.697 f  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/Q
                         net (fo=3, routed)           3.812     7.509    gtx3g_exdes_i/gt0_frame_check/D[0]
    SLICE_X195Y21        LUT4 (Prop_lut4_I2_O)        0.043     7.552 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13/O
                         net (fo=1, routed)           0.360     7.912    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13_n_0
    SLICE_X195Y21        LUT5 (Prop_lut5_I4_O)        0.043     7.955 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10/O
                         net (fo=2, routed)           0.359     8.314    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10_n_0
    SLICE_X195Y23        LUT6 (Prop_lut6_I5_O)        0.043     8.357 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3/O
                         net (fo=1, routed)           0.349     8.706    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3_n_0
    SLICE_X195Y23        LUT3 (Prop_lut3_I0_O)        0.043     8.749 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_1/O
                         net (fo=32, routed)          0.526     9.275    gtx3g_exdes_i/gt0_frame_check/data_count_r0
    SLICE_X194Y26        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.567     9.882    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X194Y26        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[26]/C
                         clock pessimism              0.172    10.054    
                         clock uncertainty           -0.035    10.019    
    SLICE_X194Y26        FDRE (Setup_fdre_C_CE)      -0.178     9.841    gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[26]
  -------------------------------------------------------------------
                         required time                          9.841    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 0.431ns (7.384%)  route 5.406ns (92.616%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.215ns = ( 9.882 - 6.667 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.708     3.438    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X194Y20        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y20        FDRE (Prop_fdre_C_Q)         0.259     3.697 f  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/Q
                         net (fo=3, routed)           3.812     7.509    gtx3g_exdes_i/gt0_frame_check/D[0]
    SLICE_X195Y21        LUT4 (Prop_lut4_I2_O)        0.043     7.552 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13/O
                         net (fo=1, routed)           0.360     7.912    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13_n_0
    SLICE_X195Y21        LUT5 (Prop_lut5_I4_O)        0.043     7.955 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10/O
                         net (fo=2, routed)           0.359     8.314    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10_n_0
    SLICE_X195Y23        LUT6 (Prop_lut6_I5_O)        0.043     8.357 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3/O
                         net (fo=1, routed)           0.349     8.706    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3_n_0
    SLICE_X195Y23        LUT3 (Prop_lut3_I0_O)        0.043     8.749 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_1/O
                         net (fo=32, routed)          0.526     9.275    gtx3g_exdes_i/gt0_frame_check/data_count_r0
    SLICE_X194Y26        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.567     9.882    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X194Y26        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[27]/C
                         clock pessimism              0.172    10.054    
                         clock uncertainty           -0.035    10.019    
    SLICE_X194Y26        FDRE (Setup_fdre_C_CE)      -0.178     9.841    gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[27]
  -------------------------------------------------------------------
                         required time                          9.841    
                         arrival time                          -9.275    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 0.431ns (7.430%)  route 5.370ns (92.570%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.216ns = ( 9.883 - 6.667 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.708     3.438    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X194Y20        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y20        FDRE (Prop_fdre_C_Q)         0.259     3.697 f  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/Q
                         net (fo=3, routed)           3.812     7.509    gtx3g_exdes_i/gt0_frame_check/D[0]
    SLICE_X195Y21        LUT4 (Prop_lut4_I2_O)        0.043     7.552 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13/O
                         net (fo=1, routed)           0.360     7.912    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13_n_0
    SLICE_X195Y21        LUT5 (Prop_lut5_I4_O)        0.043     7.955 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10/O
                         net (fo=2, routed)           0.359     8.314    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10_n_0
    SLICE_X195Y23        LUT6 (Prop_lut6_I5_O)        0.043     8.357 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3/O
                         net (fo=1, routed)           0.349     8.706    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3_n_0
    SLICE_X195Y23        LUT3 (Prop_lut3_I0_O)        0.043     8.749 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_1/O
                         net (fo=32, routed)          0.490     9.239    gtx3g_exdes_i/gt0_frame_check/data_count_r0
    SLICE_X194Y27        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.568     9.883    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X194Y27        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[28]/C
                         clock pessimism              0.172    10.055    
                         clock uncertainty           -0.035    10.020    
    SLICE_X194Y27        FDRE (Setup_fdre_C_CE)      -0.178     9.842    gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[28]
  -------------------------------------------------------------------
                         required time                          9.842    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 0.431ns (7.430%)  route 5.370ns (92.570%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.216ns = ( 9.883 - 6.667 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.708     3.438    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X194Y20        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y20        FDRE (Prop_fdre_C_Q)         0.259     3.697 f  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/Q
                         net (fo=3, routed)           3.812     7.509    gtx3g_exdes_i/gt0_frame_check/D[0]
    SLICE_X195Y21        LUT4 (Prop_lut4_I2_O)        0.043     7.552 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13/O
                         net (fo=1, routed)           0.360     7.912    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13_n_0
    SLICE_X195Y21        LUT5 (Prop_lut5_I4_O)        0.043     7.955 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10/O
                         net (fo=2, routed)           0.359     8.314    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10_n_0
    SLICE_X195Y23        LUT6 (Prop_lut6_I5_O)        0.043     8.357 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3/O
                         net (fo=1, routed)           0.349     8.706    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3_n_0
    SLICE_X195Y23        LUT3 (Prop_lut3_I0_O)        0.043     8.749 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_1/O
                         net (fo=32, routed)          0.490     9.239    gtx3g_exdes_i/gt0_frame_check/data_count_r0
    SLICE_X194Y27        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.568     9.883    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X194Y27        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[29]/C
                         clock pessimism              0.172    10.055    
                         clock uncertainty           -0.035    10.020    
    SLICE_X194Y27        FDRE (Setup_fdre_C_CE)      -0.178     9.842    gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[29]
  -------------------------------------------------------------------
                         required time                          9.842    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 0.431ns (7.430%)  route 5.370ns (92.570%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.216ns = ( 9.883 - 6.667 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.708     3.438    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X194Y20        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y20        FDRE (Prop_fdre_C_Q)         0.259     3.697 f  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/Q
                         net (fo=3, routed)           3.812     7.509    gtx3g_exdes_i/gt0_frame_check/D[0]
    SLICE_X195Y21        LUT4 (Prop_lut4_I2_O)        0.043     7.552 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13/O
                         net (fo=1, routed)           0.360     7.912    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13_n_0
    SLICE_X195Y21        LUT5 (Prop_lut5_I4_O)        0.043     7.955 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10/O
                         net (fo=2, routed)           0.359     8.314    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10_n_0
    SLICE_X195Y23        LUT6 (Prop_lut6_I5_O)        0.043     8.357 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3/O
                         net (fo=1, routed)           0.349     8.706    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3_n_0
    SLICE_X195Y23        LUT3 (Prop_lut3_I0_O)        0.043     8.749 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_1/O
                         net (fo=32, routed)          0.490     9.239    gtx3g_exdes_i/gt0_frame_check/data_count_r0
    SLICE_X194Y27        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.568     9.883    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X194Y27        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[30]/C
                         clock pessimism              0.172    10.055    
                         clock uncertainty           -0.035    10.020    
    SLICE_X194Y27        FDRE (Setup_fdre_C_CE)      -0.178     9.842    gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[30]
  -------------------------------------------------------------------
                         required time                          9.842    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.801ns  (logic 0.431ns (7.430%)  route 5.370ns (92.570%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.216ns = ( 9.883 - 6.667 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.708     3.438    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X194Y20        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y20        FDRE (Prop_fdre_C_Q)         0.259     3.697 f  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/Q
                         net (fo=3, routed)           3.812     7.509    gtx3g_exdes_i/gt0_frame_check/D[0]
    SLICE_X195Y21        LUT4 (Prop_lut4_I2_O)        0.043     7.552 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13/O
                         net (fo=1, routed)           0.360     7.912    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13_n_0
    SLICE_X195Y21        LUT5 (Prop_lut5_I4_O)        0.043     7.955 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10/O
                         net (fo=2, routed)           0.359     8.314    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10_n_0
    SLICE_X195Y23        LUT6 (Prop_lut6_I5_O)        0.043     8.357 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3/O
                         net (fo=1, routed)           0.349     8.706    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3_n_0
    SLICE_X195Y23        LUT3 (Prop_lut3_I0_O)        0.043     8.749 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_1/O
                         net (fo=32, routed)          0.490     9.239    gtx3g_exdes_i/gt0_frame_check/data_count_r0
    SLICE_X194Y27        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.568     9.883    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X194Y27        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[31]/C
                         clock pessimism              0.172    10.055    
                         clock uncertainty           -0.035    10.020    
    SLICE_X194Y27        FDRE (Setup_fdre_C_CE)      -0.178     9.842    gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[31]
  -------------------------------------------------------------------
                         required time                          9.842    
                         arrival time                          -9.239    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 0.431ns (7.418%)  route 5.379ns (92.582%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.216ns = ( 9.883 - 6.667 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.708     3.438    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X194Y20        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y20        FDRE (Prop_fdre_C_Q)         0.259     3.697 f  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/Q
                         net (fo=3, routed)           3.812     7.509    gtx3g_exdes_i/gt0_frame_check/D[0]
    SLICE_X195Y21        LUT4 (Prop_lut4_I2_O)        0.043     7.552 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13/O
                         net (fo=1, routed)           0.360     7.912    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13_n_0
    SLICE_X195Y21        LUT5 (Prop_lut5_I4_O)        0.043     7.955 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10/O
                         net (fo=2, routed)           0.359     8.314    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10_n_0
    SLICE_X195Y23        LUT6 (Prop_lut6_I5_O)        0.043     8.357 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3/O
                         net (fo=1, routed)           0.349     8.706    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3_n_0
    SLICE_X195Y23        LUT3 (Prop_lut3_I0_O)        0.043     8.749 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_1/O
                         net (fo=32, routed)          0.499     9.248    gtx3g_exdes_i/gt0_frame_check/data_count_r0
    SLICE_X194Y22        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.568     9.883    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X194Y22        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[10]/C
                         clock pessimism              0.197    10.080    
                         clock uncertainty           -0.035    10.045    
    SLICE_X194Y22        FDRE (Setup_fdre_C_CE)      -0.178     9.867    gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[10]
  -------------------------------------------------------------------
                         required time                          9.867    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 0.431ns (7.418%)  route 5.379ns (92.582%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.216ns = ( 9.883 - 6.667 ) 
    Source Clock Delay      (SCD):    3.438ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.708     3.438    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X194Y20        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y20        FDRE (Prop_fdre_C_Q)         0.259     3.697 f  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/Q
                         net (fo=3, routed)           3.812     7.509    gtx3g_exdes_i/gt0_frame_check/D[0]
    SLICE_X195Y21        LUT4 (Prop_lut4_I2_O)        0.043     7.552 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13/O
                         net (fo=1, routed)           0.360     7.912    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_13_n_0
    SLICE_X195Y21        LUT5 (Prop_lut5_I4_O)        0.043     7.955 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10/O
                         net (fo=2, routed)           0.359     8.314    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_10_n_0
    SLICE_X195Y23        LUT6 (Prop_lut6_I5_O)        0.043     8.357 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3/O
                         net (fo=1, routed)           0.349     8.706    gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_3_n_0
    SLICE_X195Y23        LUT3 (Prop_lut3_I0_O)        0.043     8.749 r  gtx3g_exdes_i/gt0_frame_check/data_count_r[0]_i_1/O
                         net (fo=32, routed)          0.499     9.248    gtx3g_exdes_i/gt0_frame_check/data_count_r0
    SLICE_X194Y22        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.568     9.883    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X194Y22        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[11]/C
                         clock pessimism              0.197    10.080    
                         clock uncertainty           -0.035    10.045    
    SLICE_X194Y22        FDRE (Setup_fdre_C_CE)      -0.178     9.867    gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[11]
  -------------------------------------------------------------------
                         required time                          9.867    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  0.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/rx_data_r3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[1]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.100ns (45.623%)  route 0.119ns (54.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.735     1.522    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X201Y18        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/rx_data_r3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y18        FDRE (Prop_fdre_C_Q)         0.100     1.622 r  gtx3g_exdes_i/gt0_frame_check/rx_data_r3_reg[1]/Q
                         net (fo=2, routed)           0.119     1.741    gtx3g_exdes_i/gt0_frame_check/rx_data_r3[1]
    SLICE_X198Y18        SRL16E                                       r  gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[1]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.976     1.810    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X198Y18        SRL16E                                       r  gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[1]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
                         clock pessimism             -0.255     1.555    
    SLICE_X198Y18        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.653    gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[1]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/rx_data_r3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/start_of_packet_detected_r_reg/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.430%)  route 0.062ns (32.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.735     1.522    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X201Y18        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/rx_data_r3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y18        FDRE (Prop_fdre_C_Q)         0.100     1.622 f  gtx3g_exdes_i/gt0_frame_check/rx_data_r3_reg[6]/Q
                         net (fo=2, routed)           0.062     1.684    gtx3g_exdes_i/gt0_frame_check/rx_data_r3[6]
    SLICE_X200Y18        LUT6 (Prop_lut6_I1_O)        0.028     1.712 r  gtx3g_exdes_i/gt0_frame_check/start_of_packet_detected_r_i_1/O
                         net (fo=1, routed)           0.000     1.712    gtx3g_exdes_i/gt0_frame_check/start_of_packet_detected_r_i_1_n_0
    SLICE_X200Y18        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/start_of_packet_detected_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.976     1.810    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X200Y18        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/start_of_packet_detected_r_reg/C
                         clock pessimism             -0.277     1.533    
    SLICE_X200Y18        FDRE (Hold_fdre_C_D)         0.087     1.620    gtx3g_exdes_i/gt0_frame_check/start_of_packet_detected_r_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/rx_data_r3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[6]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.100ns (45.623%)  route 0.119ns (54.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.735     1.522    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X201Y18        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/rx_data_r3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y18        FDRE (Prop_fdre_C_Q)         0.100     1.622 r  gtx3g_exdes_i/gt0_frame_check/rx_data_r3_reg[6]/Q
                         net (fo=2, routed)           0.119     1.741    gtx3g_exdes_i/gt0_frame_check/rx_data_r3[6]
    SLICE_X198Y18        SRL16E                                       r  gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[6]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.976     1.810    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X198Y18        SRL16E                                       r  gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[6]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
                         clock pessimism             -0.255     1.555    
    SLICE_X198Y18        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.649    gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[6]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt1_rxresetdone_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_rxresetdone_r3_reg/D
                            (rising edge-triggered cell FDCE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.741     1.528    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X203Y41        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y41        FDCE (Prop_fdce_C_Q)         0.100     1.628 r  gtx3g_exdes_i/gt1_rxresetdone_r2_reg/Q
                         net (fo=1, routed)           0.055     1.683    gtx3g_exdes_i/gt1_rxresetdone_r2
    SLICE_X203Y41        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.984     1.818    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X203Y41        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r3_reg/C
                         clock pessimism             -0.290     1.528    
    SLICE_X203Y41        FDCE (Hold_fdce_C_D)         0.047     1.575    gtx3g_exdes_i/gt1_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.736     1.523    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/gt0_txusrclk_in
    SLICE_X201Y17        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y17        FDRE (Prop_fdre_C_Q)         0.100     1.623 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.678    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X201Y17        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.977     1.811    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/gt0_txusrclk_in
    SLICE_X201Y17        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.288     1.523    
    SLICE_X201Y17        FDRE (Hold_fdre_C_D)         0.047     1.570    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.737     1.524    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X203Y16        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y16        FDRE (Prop_fdre_C_Q)         0.100     1.624 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.679    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X203Y16        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.978     1.812    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/gt0_txusrclk_in
    SLICE_X203Y16        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.288     1.524    
    SLICE_X203Y16        FDRE (Hold_fdre_C_D)         0.047     1.571    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.808ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.733     1.520    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/gt1_rxusrclk_in
    SLICE_X197Y29        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y29        FDRE (Prop_fdre_C_Q)         0.100     1.620 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.675    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X197Y29        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.974     1.808    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/gt1_rxusrclk_in
    SLICE_X197Y29        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.288     1.520    
    SLICE_X197Y29        FDRE (Hold_fdre_C_D)         0.047     1.567    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.809ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.734     1.521    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt1_rxusrclk_in
    SLICE_X197Y30        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y30        FDRE (Prop_fdre_C_Q)         0.100     1.621 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.676    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X197Y30        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.975     1.809    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/gt1_rxusrclk_in
    SLICE_X197Y30        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.288     1.521    
    SLICE_X197Y30        FDRE (Hold_fdre_C_D)         0.047     1.568    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.729     1.516    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/gt1_txusrclk_in
    SLICE_X203Y24        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y24        FDRE (Prop_fdre_C_Q)         0.100     1.616 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.671    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X203Y24        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.969     1.803    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/gt1_txusrclk_in
    SLICE_X203Y24        FDRE                                         r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.287     1.516    
    SLICE_X203Y24        FDRE (Hold_fdre_C_D)         0.047     1.563    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.671    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_rxresetdone_r2_reg/C
                            (rising edge-triggered cell FDCE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_rxresetdone_r3_reg/D
                            (rising edge-triggered cell FDCE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.737     1.524    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X204Y17        FDCE                                         r  gtx3g_exdes_i/gt0_rxresetdone_r2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y17        FDCE (Prop_fdce_C_Q)         0.100     1.624 r  gtx3g_exdes_i/gt0_rxresetdone_r2_reg/Q
                         net (fo=1, routed)           0.060     1.684    gtx3g_exdes_i/gt0_rxresetdone_r2
    SLICE_X204Y17        FDCE                                         r  gtx3g_exdes_i/gt0_rxresetdone_r3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.977     1.811    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X204Y17        FDCE                                         r  gtx3g_exdes_i/gt0_rxresetdone_r3_reg/C
                         clock pessimism             -0.287     1.524    
    SLICE_X204Y17        FDCE (Hold_fdce_C_D)         0.047     1.571    gtx3g_exdes_i/gt0_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y1  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y1  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y1  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y1  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y2  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y2  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y2  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         6.667       3.637      GTXE2_CHANNEL_X0Y2  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         6.667       4.243      GTXE2_CHANNEL_X0Y1  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                   n/a            1.409         6.667       5.259      BUFGCTRL_X0Y1       gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/I
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X198Y18       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[0]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X198Y18       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[1]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X198Y18       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[2]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X198Y18       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[3]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X198Y18       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[4]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X198Y18       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[5]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X198Y18       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[6]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X198Y18       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[7]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X198Y18       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[0]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X198Y18       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[1]_srl2___gtx3g_exdes_i_gt0_frame_check_rx_data_r4_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X198Y17       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[10]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X198Y17       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[10]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X198Y17       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[11]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X198Y17       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[11]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X198Y17       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[12]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X198Y17       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[12]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X198Y17       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[13]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X198Y17       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[13]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X198Y17       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[14]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         3.333       2.691      SLICE_X198Y17       gtx3g_exdes_i/gt0_frame_check/rx_data_r5_reg[14]_srl3___gtx3g_exdes_i_gt0_frame_check_rx_data_r5_reg_r/CLK



---------------------------------------------------------------------------------------------------
From Clock:  refclk_p_in
  To Clock:  refclk_p_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         refclk_p_in
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { refclk_p_in }

Check Type  Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period  n/a     GTXE2_COMMON/GTREFCLK1  n/a            1.493         6.667       5.174      GTXE2_COMMON_X0Y0  gtx3g_exdes_i/gtx3g_support_i/common0_i/gtxe2_common_i/GTREFCLK1
Min Period  n/a     IBUFDS_GTE2/I           n/a            1.408         6.667       5.259      IBUFDS_GTE2_X0Y6   gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/ibufds_instQ0_CLK1/I



---------------------------------------------------------------------------------------------------
From Clock:  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  To Clock:  drpclk_in_i

Setup :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_succeeded_reg/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.002ns  (drpclk_in_i rise@6630.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6626.998ns)
  Data Path Delay:        4.345ns  (logic 0.395ns (9.091%)  route 3.950ns (90.909%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 6635.005 - 6630.000 ) 
    Source Clock Delay      (SCD):    3.435ns = ( 6630.433 - 6626.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                   6626.998  6626.998 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000  6626.998 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637  6628.635    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093  6628.728 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.705  6630.433    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y22        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y22        FDRE (Prop_fdre_C_Q)         0.223  6630.656 r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/Q
                         net (fo=5, routed)           0.874  6631.530    gtx3g_exdes_i/gt0_frame_check/gt0_test_over_i
    SLICE_X189Y24        LUT6 (Prop_lut6_I2_O)        0.043  6631.573 r  gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_8/O
                         net (fo=1, routed)           0.676  6632.250    gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_8_n_0
    SLICE_X189Y24        LUT6 (Prop_lut6_I2_O)        0.043  6632.292 r  gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_7/O
                         net (fo=1, routed)           0.797  6633.089    gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_7_n_0
    SLICE_X189Y24        LUT6 (Prop_lut6_I3_O)        0.043  6633.132 f  gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_3/O
                         net (fo=1, routed)           0.774  6633.906    gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_3_n_0
    SLICE_X189Y24        LUT5 (Prop_lut5_I4_O)        0.043  6633.949 r  gtx3g_exdes_i/gt0_frame_check/test_succeeded_i_1/O
                         net (fo=2, routed)           0.829  6634.777    gtx3g_exdes_i_n_67
    SLICE_X186Y24        FDRE                                         r  test_succeeded_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                   6630.000  6630.000 r  
    AK30                                              0.000  6630.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000  6630.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226  6631.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132  6633.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  6633.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.564  6635.005    xlnx_opt_
    SLICE_X186Y24        FDRE                                         r  test_succeeded_reg/C
                         clock pessimism              0.000  6635.005    
                         clock uncertainty           -0.035  6634.970    
    SLICE_X186Y24        FDRE (Setup_fdre_C_CE)      -0.178  6634.792    test_succeeded_reg
  -------------------------------------------------------------------
                         required time                       6634.792    
                         arrival time                       -6634.777    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_data_count_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.002ns  (drpclk_in_i rise@6630.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6626.998ns)
  Data Path Delay:        4.152ns  (logic 0.266ns (6.407%)  route 3.886ns (93.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 6635.008 - 6630.000 ) 
    Source Clock Delay      (SCD):    3.435ns = ( 6630.433 - 6626.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                   6626.998  6626.998 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000  6626.998 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637  6628.635    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093  6628.728 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.705  6630.433    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y22        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y22        FDRE (Prop_fdre_C_Q)         0.223  6630.656 r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/Q
                         net (fo=5, routed)           1.877  6632.533    gtx3g_exdes_i/gt0_frame_check/gt0_test_over_i
    SLICE_X191Y27        LUT2 (Prop_lut2_I0_O)        0.043  6632.576 r  gtx3g_exdes_i/gt0_frame_check/gt0_error_count_reg[31]_i_1/O
                         net (fo=64, routed)          2.008  6634.584    gtx3g_exdes_i_n_69
    SLICE_X195Y23        FDRE                                         r  gt0_data_count_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                   6630.000  6630.000 r  
    AK30                                              0.000  6630.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000  6630.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226  6631.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132  6633.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  6633.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.567  6635.008    xlnx_opt_
    SLICE_X195Y23        FDRE                                         r  gt0_data_count_reg_reg[10]/C
                         clock pessimism              0.000  6635.008    
                         clock uncertainty           -0.035  6634.973    
    SLICE_X195Y23        FDRE (Setup_fdre_C_CE)      -0.201  6634.771    gt0_data_count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                       6634.771    
                         arrival time                       -6634.584    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_data_count_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.002ns  (drpclk_in_i rise@6630.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6626.998ns)
  Data Path Delay:        4.152ns  (logic 0.266ns (6.407%)  route 3.886ns (93.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 6635.008 - 6630.000 ) 
    Source Clock Delay      (SCD):    3.435ns = ( 6630.433 - 6626.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                   6626.998  6626.998 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000  6626.998 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637  6628.635    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093  6628.728 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.705  6630.433    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y22        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y22        FDRE (Prop_fdre_C_Q)         0.223  6630.656 r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/Q
                         net (fo=5, routed)           1.877  6632.533    gtx3g_exdes_i/gt0_frame_check/gt0_test_over_i
    SLICE_X191Y27        LUT2 (Prop_lut2_I0_O)        0.043  6632.576 r  gtx3g_exdes_i/gt0_frame_check/gt0_error_count_reg[31]_i_1/O
                         net (fo=64, routed)          2.008  6634.584    gtx3g_exdes_i_n_69
    SLICE_X195Y23        FDRE                                         r  gt0_data_count_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                   6630.000  6630.000 r  
    AK30                                              0.000  6630.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000  6630.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226  6631.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132  6633.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  6633.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.567  6635.008    xlnx_opt_
    SLICE_X195Y23        FDRE                                         r  gt0_data_count_reg_reg[11]/C
                         clock pessimism              0.000  6635.008    
                         clock uncertainty           -0.035  6634.973    
    SLICE_X195Y23        FDRE (Setup_fdre_C_CE)      -0.201  6634.771    gt0_data_count_reg_reg[11]
  -------------------------------------------------------------------
                         required time                       6634.771    
                         arrival time                       -6634.584    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_data_count_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.002ns  (drpclk_in_i rise@6630.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6626.998ns)
  Data Path Delay:        4.152ns  (logic 0.266ns (6.407%)  route 3.886ns (93.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 6635.008 - 6630.000 ) 
    Source Clock Delay      (SCD):    3.435ns = ( 6630.433 - 6626.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                   6626.998  6626.998 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000  6626.998 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637  6628.635    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093  6628.728 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.705  6630.433    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y22        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y22        FDRE (Prop_fdre_C_Q)         0.223  6630.656 r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/Q
                         net (fo=5, routed)           1.877  6632.533    gtx3g_exdes_i/gt0_frame_check/gt0_test_over_i
    SLICE_X191Y27        LUT2 (Prop_lut2_I0_O)        0.043  6632.576 r  gtx3g_exdes_i/gt0_frame_check/gt0_error_count_reg[31]_i_1/O
                         net (fo=64, routed)          2.008  6634.584    gtx3g_exdes_i_n_69
    SLICE_X195Y23        FDRE                                         r  gt0_data_count_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                   6630.000  6630.000 r  
    AK30                                              0.000  6630.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000  6630.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226  6631.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132  6633.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  6633.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.567  6635.008    xlnx_opt_
    SLICE_X195Y23        FDRE                                         r  gt0_data_count_reg_reg[12]/C
                         clock pessimism              0.000  6635.008    
                         clock uncertainty           -0.035  6634.973    
    SLICE_X195Y23        FDRE (Setup_fdre_C_CE)      -0.201  6634.771    gt0_data_count_reg_reg[12]
  -------------------------------------------------------------------
                         required time                       6634.771    
                         arrival time                       -6634.584    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_data_count_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.002ns  (drpclk_in_i rise@6630.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6626.998ns)
  Data Path Delay:        4.152ns  (logic 0.266ns (6.407%)  route 3.886ns (93.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 6635.008 - 6630.000 ) 
    Source Clock Delay      (SCD):    3.435ns = ( 6630.433 - 6626.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                   6626.998  6626.998 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000  6626.998 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637  6628.635    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093  6628.728 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.705  6630.433    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y22        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y22        FDRE (Prop_fdre_C_Q)         0.223  6630.656 r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/Q
                         net (fo=5, routed)           1.877  6632.533    gtx3g_exdes_i/gt0_frame_check/gt0_test_over_i
    SLICE_X191Y27        LUT2 (Prop_lut2_I0_O)        0.043  6632.576 r  gtx3g_exdes_i/gt0_frame_check/gt0_error_count_reg[31]_i_1/O
                         net (fo=64, routed)          2.008  6634.584    gtx3g_exdes_i_n_69
    SLICE_X195Y23        FDRE                                         r  gt0_data_count_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                   6630.000  6630.000 r  
    AK30                                              0.000  6630.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000  6630.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226  6631.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132  6633.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  6633.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.567  6635.008    xlnx_opt_
    SLICE_X195Y23        FDRE                                         r  gt0_data_count_reg_reg[15]/C
                         clock pessimism              0.000  6635.008    
                         clock uncertainty           -0.035  6634.973    
    SLICE_X195Y23        FDRE (Setup_fdre_C_CE)      -0.201  6634.771    gt0_data_count_reg_reg[15]
  -------------------------------------------------------------------
                         required time                       6634.771    
                         arrival time                       -6634.584    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_data_count_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.002ns  (drpclk_in_i rise@6630.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6626.998ns)
  Data Path Delay:        4.152ns  (logic 0.266ns (6.407%)  route 3.886ns (93.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 6635.008 - 6630.000 ) 
    Source Clock Delay      (SCD):    3.435ns = ( 6630.433 - 6626.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                   6626.998  6626.998 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000  6626.998 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637  6628.635    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093  6628.728 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.705  6630.433    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y22        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y22        FDRE (Prop_fdre_C_Q)         0.223  6630.656 r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/Q
                         net (fo=5, routed)           1.877  6632.533    gtx3g_exdes_i/gt0_frame_check/gt0_test_over_i
    SLICE_X191Y27        LUT2 (Prop_lut2_I0_O)        0.043  6632.576 r  gtx3g_exdes_i/gt0_frame_check/gt0_error_count_reg[31]_i_1/O
                         net (fo=64, routed)          2.008  6634.584    gtx3g_exdes_i_n_69
    SLICE_X195Y23        FDRE                                         r  gt0_data_count_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                   6630.000  6630.000 r  
    AK30                                              0.000  6630.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000  6630.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226  6631.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132  6633.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  6633.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.567  6635.008    xlnx_opt_
    SLICE_X195Y23        FDRE                                         r  gt0_data_count_reg_reg[18]/C
                         clock pessimism              0.000  6635.008    
                         clock uncertainty           -0.035  6634.973    
    SLICE_X195Y23        FDRE (Setup_fdre_C_CE)      -0.201  6634.771    gt0_data_count_reg_reg[18]
  -------------------------------------------------------------------
                         required time                       6634.771    
                         arrival time                       -6634.584    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_data_count_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.002ns  (drpclk_in_i rise@6630.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6626.998ns)
  Data Path Delay:        4.152ns  (logic 0.266ns (6.407%)  route 3.886ns (93.593%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 6635.008 - 6630.000 ) 
    Source Clock Delay      (SCD):    3.435ns = ( 6630.433 - 6626.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                   6626.998  6626.998 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000  6626.998 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637  6628.635    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093  6628.728 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.705  6630.433    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y22        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y22        FDRE (Prop_fdre_C_Q)         0.223  6630.656 r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/Q
                         net (fo=5, routed)           1.877  6632.533    gtx3g_exdes_i/gt0_frame_check/gt0_test_over_i
    SLICE_X191Y27        LUT2 (Prop_lut2_I0_O)        0.043  6632.576 r  gtx3g_exdes_i/gt0_frame_check/gt0_error_count_reg[31]_i_1/O
                         net (fo=64, routed)          2.008  6634.584    gtx3g_exdes_i_n_69
    SLICE_X195Y23        FDRE                                         r  gt0_data_count_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                   6630.000  6630.000 r  
    AK30                                              0.000  6630.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000  6630.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226  6631.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132  6633.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  6633.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.567  6635.008    xlnx_opt_
    SLICE_X195Y23        FDRE                                         r  gt0_data_count_reg_reg[8]/C
                         clock pessimism              0.000  6635.008    
                         clock uncertainty           -0.035  6634.973    
    SLICE_X195Y23        FDRE (Setup_fdre_C_CE)      -0.201  6634.771    gt0_data_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                       6634.771    
                         arrival time                       -6634.584    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_error_count_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.002ns  (drpclk_in_i rise@6630.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6626.998ns)
  Data Path Delay:        4.133ns  (logic 0.266ns (6.436%)  route 3.867ns (93.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 6635.009 - 6630.000 ) 
    Source Clock Delay      (SCD):    3.435ns = ( 6630.433 - 6626.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                   6626.998  6626.998 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000  6626.998 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637  6628.635    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093  6628.728 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.705  6630.433    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y22        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y22        FDRE (Prop_fdre_C_Q)         0.223  6630.656 r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/Q
                         net (fo=5, routed)           1.877  6632.533    gtx3g_exdes_i/gt0_frame_check/gt0_test_over_i
    SLICE_X191Y27        LUT2 (Prop_lut2_I0_O)        0.043  6632.576 r  gtx3g_exdes_i/gt0_frame_check/gt0_error_count_reg[31]_i_1/O
                         net (fo=64, routed)          1.989  6634.565    gtx3g_exdes_i_n_69
    SLICE_X191Y21        FDRE                                         r  gt0_error_count_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                   6630.000  6630.000 r  
    AK30                                              0.000  6630.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000  6630.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226  6631.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132  6633.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  6633.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.568  6635.009    xlnx_opt_
    SLICE_X191Y21        FDRE                                         r  gt0_error_count_reg_reg[10]/C
                         clock pessimism              0.000  6635.009    
                         clock uncertainty           -0.035  6634.974    
    SLICE_X191Y21        FDRE (Setup_fdre_C_CE)      -0.201  6634.772    gt0_error_count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                       6634.773    
                         arrival time                       -6634.565    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_error_count_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.002ns  (drpclk_in_i rise@6630.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6626.998ns)
  Data Path Delay:        4.133ns  (logic 0.266ns (6.436%)  route 3.867ns (93.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 6635.009 - 6630.000 ) 
    Source Clock Delay      (SCD):    3.435ns = ( 6630.433 - 6626.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                   6626.998  6626.998 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000  6626.998 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637  6628.635    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093  6628.728 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.705  6630.433    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y22        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y22        FDRE (Prop_fdre_C_Q)         0.223  6630.656 r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/Q
                         net (fo=5, routed)           1.877  6632.533    gtx3g_exdes_i/gt0_frame_check/gt0_test_over_i
    SLICE_X191Y27        LUT2 (Prop_lut2_I0_O)        0.043  6632.576 r  gtx3g_exdes_i/gt0_frame_check/gt0_error_count_reg[31]_i_1/O
                         net (fo=64, routed)          1.989  6634.565    gtx3g_exdes_i_n_69
    SLICE_X191Y21        FDRE                                         r  gt0_error_count_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                   6630.000  6630.000 r  
    AK30                                              0.000  6630.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000  6630.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226  6631.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132  6633.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  6633.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.568  6635.009    xlnx_opt_
    SLICE_X191Y21        FDRE                                         r  gt0_error_count_reg_reg[11]/C
                         clock pessimism              0.000  6635.009    
                         clock uncertainty           -0.035  6634.974    
    SLICE_X191Y21        FDRE (Setup_fdre_C_CE)      -0.201  6634.772    gt0_error_count_reg_reg[11]
  -------------------------------------------------------------------
                         required time                       6634.773    
                         arrival time                       -6634.565    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_error_count_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.002ns  (drpclk_in_i rise@6630.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6626.998ns)
  Data Path Delay:        4.133ns  (logic 0.266ns (6.436%)  route 3.867ns (93.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 6635.009 - 6630.000 ) 
    Source Clock Delay      (SCD):    3.435ns = ( 6630.433 - 6626.998 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                   6626.998  6626.998 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000  6626.998 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637  6628.635    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093  6628.728 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.705  6630.433    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y22        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y22        FDRE (Prop_fdre_C_Q)         0.223  6630.656 r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/Q
                         net (fo=5, routed)           1.877  6632.533    gtx3g_exdes_i/gt0_frame_check/gt0_test_over_i
    SLICE_X191Y27        LUT2 (Prop_lut2_I0_O)        0.043  6632.576 r  gtx3g_exdes_i/gt0_frame_check/gt0_error_count_reg[31]_i_1/O
                         net (fo=64, routed)          1.989  6634.565    gtx3g_exdes_i_n_69
    SLICE_X191Y21        FDRE                                         r  gt0_error_count_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                   6630.000  6630.000 r  
    AK30                                              0.000  6630.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000  6630.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226  6631.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132  6633.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083  6633.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.568  6635.009    xlnx_opt_
    SLICE_X191Y21        FDRE                                         r  gt0_error_count_reg_reg[14]/C
                         clock pessimism              0.000  6635.009    
                         clock uncertainty           -0.035  6634.974    
    SLICE_X191Y21        FDRE (Setup_fdre_C_CE)      -0.201  6634.772    gt0_error_count_reg_reg[14]
  -------------------------------------------------------------------
                         required time                       6634.773    
                         arrival time                       -6634.565    
  -------------------------------------------------------------------
                         slack                                  0.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_data_count_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.118ns (5.460%)  route 2.043ns (94.540%))
  Logic Levels:           0  
  Clock Path Skew:        1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.457ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.729     1.516    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X194Y22        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y22        FDRE (Prop_fdre_C_Q)         0.118     1.634 r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[11]/Q
                         net (fo=3, routed)           2.043     3.677    gt0_data_count_i[11]
    SLICE_X195Y23        FDRE                                         r  gt0_data_count_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.968     3.457    xlnx_opt_
    SLICE_X195Y23        FDRE                                         r  gt0_data_count_reg_reg[11]/C
                         clock pessimism              0.000     3.457    
                         clock uncertainty            0.035     3.492    
    SLICE_X195Y23        FDRE (Hold_fdre_C_D)         0.036     3.528    gt0_data_count_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.528    
                         arrival time                           3.677    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/error_count_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_error_count_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.100ns (4.586%)  route 2.080ns (95.414%))
  Logic Levels:           0  
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.456ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.727     1.514    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X192Y24        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/error_count_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y24        FDRE (Prop_fdre_C_Q)         0.100     1.614 r  gtx3g_exdes_i/gt0_frame_check/error_count_r_reg[22]/Q
                         net (fo=2, routed)           2.080     3.694    gt0_error_count_i[22]
    SLICE_X193Y24        FDRE                                         r  gt0_error_count_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.967     3.456    xlnx_opt_
    SLICE_X193Y24        FDRE                                         r  gt0_error_count_reg_reg[22]/C
                         clock pessimism              0.000     3.456    
                         clock uncertainty            0.035     3.491    
    SLICE_X193Y24        FDRE (Hold_fdre_C_D)         0.033     3.524    gt0_error_count_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.524    
                         arrival time                           3.694    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_data_count_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.194ns  (logic 0.118ns (5.379%)  route 2.076ns (94.621%))
  Logic Levels:           0  
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.727     1.514    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X194Y25        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y25        FDRE (Prop_fdre_C_Q)         0.118     1.632 r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[22]/Q
                         net (fo=3, routed)           2.076     3.708    gt0_data_count_i[22]
    SLICE_X195Y27        FDRE                                         r  gt0_data_count_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.970     3.459    xlnx_opt_
    SLICE_X195Y27        FDRE                                         r  gt0_data_count_reg_reg[22]/C
                         clock pessimism              0.000     3.459    
                         clock uncertainty            0.035     3.494    
    SLICE_X195Y27        FDRE (Hold_fdre_C_D)         0.041     3.535    gt0_data_count_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.535    
                         arrival time                           3.708    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_data_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.118ns (5.347%)  route 2.089ns (94.653%))
  Logic Levels:           0  
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.460ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.731     1.518    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X194Y20        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y20        FDRE (Prop_fdre_C_Q)         0.118     1.636 r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[0]/Q
                         net (fo=3, routed)           2.089     3.725    gt0_data_count_i[0]
    SLICE_X195Y21        FDRE                                         r  gt0_data_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.971     3.460    xlnx_opt_
    SLICE_X195Y21        FDRE                                         r  gt0_data_count_reg_reg[0]/C
                         clock pessimism              0.000     3.460    
                         clock uncertainty            0.035     3.495    
    SLICE_X195Y21        FDRE (Hold_fdre_C_D)         0.040     3.535    gt0_data_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.535    
                         arrival time                           3.725    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/error_count_r_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_error_count_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.216ns  (logic 0.100ns (4.513%)  route 2.116ns (95.487%))
  Logic Levels:           0  
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.728     1.515    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X192Y26        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/error_count_r_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y26        FDRE (Prop_fdre_C_Q)         0.100     1.615 r  gtx3g_exdes_i/gt0_frame_check/error_count_r_reg[29]/Q
                         net (fo=2, routed)           2.116     3.731    gt0_error_count_i[29]
    SLICE_X193Y27        FDRE                                         r  gt0_error_count_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.970     3.459    xlnx_opt_
    SLICE_X193Y27        FDRE                                         r  gt0_error_count_reg_reg[29]/C
                         clock pessimism              0.000     3.459    
                         clock uncertainty            0.035     3.494    
    SLICE_X193Y27        FDRE (Hold_fdre_C_D)         0.044     3.538    gt0_error_count_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.538    
                         arrival time                           3.731    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            test_over_reg/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.128ns (5.739%)  route 2.103ns (94.261%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.729     1.516    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X193Y22        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X193Y22        FDRE (Prop_fdre_C_Q)         0.100     1.616 r  gtx3g_exdes_i/gt0_frame_check/test_over_r_reg/Q
                         net (fo=5, routed)           2.103     3.719    gtx3g_exdes_i/gt0_frame_check/gt0_test_over_i
    SLICE_X191Y27        LUT3 (Prop_lut3_I1_O)        0.028     3.747 r  gtx3g_exdes_i/gt0_frame_check/test_over_i_1/O
                         net (fo=1, routed)           0.000     3.747    gtx3g_exdes_i_n_68
    SLICE_X191Y27        FDRE                                         r  test_over_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.969     3.458    xlnx_opt_
    SLICE_X191Y27        FDRE                                         r  test_over_reg/C
                         clock pessimism              0.000     3.458    
                         clock uncertainty            0.035     3.493    
    SLICE_X191Y27        FDRE (Hold_fdre_C_D)         0.060     3.553    test_over_reg
  -------------------------------------------------------------------
                         required time                         -3.553    
                         arrival time                           3.747    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_data_count_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.118ns (5.342%)  route 2.091ns (94.658%))
  Logic Levels:           0  
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.728     1.515    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X194Y26        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y26        FDRE (Prop_fdre_C_Q)         0.118     1.633 r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[25]/Q
                         net (fo=3, routed)           2.091     3.724    gt0_data_count_i[25]
    SLICE_X195Y27        FDRE                                         r  gt0_data_count_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.970     3.459    xlnx_opt_
    SLICE_X195Y27        FDRE                                         r  gt0_data_count_reg_reg[25]/C
                         clock pessimism              0.000     3.459    
                         clock uncertainty            0.035     3.494    
    SLICE_X195Y27        FDRE (Hold_fdre_C_D)         0.033     3.527    gt0_data_count_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.527    
                         arrival time                           3.724    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_data_count_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.118ns (5.336%)  route 2.093ns (94.664%))
  Logic Levels:           0  
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.456ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.727     1.514    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X194Y24        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y24        FDRE (Prop_fdre_C_Q)         0.118     1.632 r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[16]/Q
                         net (fo=3, routed)           2.093     3.725    gt0_data_count_i[16]
    SLICE_X195Y25        FDRE                                         r  gt0_data_count_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.967     3.456    xlnx_opt_
    SLICE_X195Y25        FDRE                                         r  gt0_data_count_reg_reg[16]/C
                         clock pessimism              0.000     3.456    
                         clock uncertainty            0.035     3.491    
    SLICE_X195Y25        FDRE (Hold_fdre_C_D)         0.033     3.524    gt0_data_count_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.524    
                         arrival time                           3.725    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_data_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.118ns (5.310%)  route 2.104ns (94.690%))
  Logic Levels:           0  
  Clock Path Skew:        1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.457ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.729     1.516    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X194Y22        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y22        FDRE (Prop_fdre_C_Q)         0.118     1.634 r  gtx3g_exdes_i/gt0_frame_check/data_count_r_reg[8]/Q
                         net (fo=3, routed)           2.104     3.738    gt0_data_count_i[8]
    SLICE_X195Y23        FDRE                                         r  gt0_data_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.968     3.457    xlnx_opt_
    SLICE_X195Y23        FDRE                                         r  gt0_data_count_reg_reg[8]/C
                         clock pessimism              0.000     3.457    
                         clock uncertainty            0.035     3.492    
    SLICE_X195Y23        FDRE (Hold_fdre_C_D)         0.044     3.536    gt0_data_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.536    
                         arrival time                           3.738    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gt0_frame_check/error_count_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gt0_error_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             drpclk_in_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.100ns (4.493%)  route 2.126ns (95.507%))
  Logic Levels:           0  
  Clock Path Skew:        1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.731     1.518    gtx3g_exdes_i/gt0_frame_check/GT1_RXUSRCLK2_OUT
    SLICE_X192Y20        FDRE                                         r  gtx3g_exdes_i/gt0_frame_check/error_count_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X192Y20        FDRE (Prop_fdre_C_Q)         0.100     1.618 r  gtx3g_exdes_i/gt0_frame_check/error_count_r_reg[7]/Q
                         net (fo=2, routed)           2.126     3.744    gt0_error_count_i[7]
    SLICE_X191Y21        FDRE                                         r  gt0_error_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.970     3.459    xlnx_opt_
    SLICE_X191Y21        FDRE                                         r  gt0_error_count_reg_reg[7]/C
                         clock pessimism              0.000     3.459    
                         clock uncertainty            0.035     3.494    
    SLICE_X191Y21        FDRE (Hold_fdre_C_D)         0.047     3.541    gt0_error_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.541    
                         arrival time                           3.744    
  -------------------------------------------------------------------
                         slack                                  0.202    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  drpclk_in_i
  To Clock:  drpclk_in_i

Setup :            0  Failing Endpoints,  Worst Slack        8.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.338ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.194ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_uart_inst_1/cnt_clk_100m_reg[0]/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.223ns (14.591%)  route 1.305ns (85.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 14.967 - 10.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.704     5.696    rst_generator_inst_0/CLK
    SLICE_X191Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y27        FDRE (Prop_fdre_C_Q)         0.223     5.919 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         1.305     7.224    simple_uart_inst_1/sysrst
    SLICE_X182Y19        FDCE                                         f  simple_uart_inst_1/cnt_clk_100m_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.526    14.967    simple_uart_inst_1/CLK
    SLICE_X182Y19        FDCE                                         r  simple_uart_inst_1/cnt_clk_100m_reg[0]/C
                         clock pessimism              0.641    15.608    
                         clock uncertainty           -0.035    15.573    
    SLICE_X182Y19        FDCE (Recov_fdce_C_CLR)     -0.154    15.419    simple_uart_inst_1/cnt_clk_100m_reg[0]
  -------------------------------------------------------------------
                         required time                         15.419    
                         arrival time                          -7.224    
  -------------------------------------------------------------------
                         slack                                  8.194    

Slack (MET) :             8.194ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_uart_inst_1/cnt_clk_100m_reg[12]/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.223ns (14.591%)  route 1.305ns (85.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 14.967 - 10.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.704     5.696    rst_generator_inst_0/CLK
    SLICE_X191Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y27        FDRE (Prop_fdre_C_Q)         0.223     5.919 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         1.305     7.224    simple_uart_inst_1/sysrst
    SLICE_X182Y19        FDCE                                         f  simple_uart_inst_1/cnt_clk_100m_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.526    14.967    simple_uart_inst_1/CLK
    SLICE_X182Y19        FDCE                                         r  simple_uart_inst_1/cnt_clk_100m_reg[12]/C
                         clock pessimism              0.641    15.608    
                         clock uncertainty           -0.035    15.573    
    SLICE_X182Y19        FDCE (Recov_fdce_C_CLR)     -0.154    15.419    simple_uart_inst_1/cnt_clk_100m_reg[12]
  -------------------------------------------------------------------
                         required time                         15.419    
                         arrival time                          -7.224    
  -------------------------------------------------------------------
                         slack                                  8.194    

Slack (MET) :             8.194ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_uart_inst_1/cnt_clk_100m_reg[1]/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.223ns (14.591%)  route 1.305ns (85.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 14.967 - 10.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.704     5.696    rst_generator_inst_0/CLK
    SLICE_X191Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y27        FDRE (Prop_fdre_C_Q)         0.223     5.919 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         1.305     7.224    simple_uart_inst_1/sysrst
    SLICE_X182Y19        FDCE                                         f  simple_uart_inst_1/cnt_clk_100m_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.526    14.967    simple_uart_inst_1/CLK
    SLICE_X182Y19        FDCE                                         r  simple_uart_inst_1/cnt_clk_100m_reg[1]/C
                         clock pessimism              0.641    15.608    
                         clock uncertainty           -0.035    15.573    
    SLICE_X182Y19        FDCE (Recov_fdce_C_CLR)     -0.154    15.419    simple_uart_inst_1/cnt_clk_100m_reg[1]
  -------------------------------------------------------------------
                         required time                         15.419    
                         arrival time                          -7.224    
  -------------------------------------------------------------------
                         slack                                  8.194    

Slack (MET) :             8.194ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_uart_inst_1/cnt_clk_100m_reg[2]/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.528ns  (logic 0.223ns (14.591%)  route 1.305ns (85.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.967ns = ( 14.967 - 10.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.704     5.696    rst_generator_inst_0/CLK
    SLICE_X191Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y27        FDRE (Prop_fdre_C_Q)         0.223     5.919 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         1.305     7.224    simple_uart_inst_1/sysrst
    SLICE_X182Y19        FDCE                                         f  simple_uart_inst_1/cnt_clk_100m_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.526    14.967    simple_uart_inst_1/CLK
    SLICE_X182Y19        FDCE                                         r  simple_uart_inst_1/cnt_clk_100m_reg[2]/C
                         clock pessimism              0.641    15.608    
                         clock uncertainty           -0.035    15.573    
    SLICE_X182Y19        FDCE (Recov_fdce_C_CLR)     -0.154    15.419    simple_uart_inst_1/cnt_clk_100m_reg[2]
  -------------------------------------------------------------------
                         required time                         15.419    
                         arrival time                          -7.224    
  -------------------------------------------------------------------
                         slack                                  8.194    

Slack (MET) :             8.274ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_uart_inst_1/cnt_clk_100m_reg[3]/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.223ns (15.409%)  route 1.224ns (84.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 14.966 - 10.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.704     5.696    rst_generator_inst_0/CLK
    SLICE_X191Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y27        FDRE (Prop_fdre_C_Q)         0.223     5.919 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         1.224     7.143    simple_uart_inst_1/sysrst
    SLICE_X182Y20        FDCE                                         f  simple_uart_inst_1/cnt_clk_100m_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.525    14.966    simple_uart_inst_1/CLK
    SLICE_X182Y20        FDCE                                         r  simple_uart_inst_1/cnt_clk_100m_reg[3]/C
                         clock pessimism              0.641    15.607    
                         clock uncertainty           -0.035    15.572    
    SLICE_X182Y20        FDCE (Recov_fdce_C_CLR)     -0.154    15.418    simple_uart_inst_1/cnt_clk_100m_reg[3]
  -------------------------------------------------------------------
                         required time                         15.418    
                         arrival time                          -7.143    
  -------------------------------------------------------------------
                         slack                                  8.274    

Slack (MET) :             8.274ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_uart_inst_1/cnt_clk_100m_reg[4]/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.223ns (15.409%)  route 1.224ns (84.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 14.966 - 10.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.704     5.696    rst_generator_inst_0/CLK
    SLICE_X191Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y27        FDRE (Prop_fdre_C_Q)         0.223     5.919 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         1.224     7.143    simple_uart_inst_1/sysrst
    SLICE_X182Y20        FDCE                                         f  simple_uart_inst_1/cnt_clk_100m_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.525    14.966    simple_uart_inst_1/CLK
    SLICE_X182Y20        FDCE                                         r  simple_uart_inst_1/cnt_clk_100m_reg[4]/C
                         clock pessimism              0.641    15.607    
                         clock uncertainty           -0.035    15.572    
    SLICE_X182Y20        FDCE (Recov_fdce_C_CLR)     -0.154    15.418    simple_uart_inst_1/cnt_clk_100m_reg[4]
  -------------------------------------------------------------------
                         required time                         15.418    
                         arrival time                          -7.143    
  -------------------------------------------------------------------
                         slack                                  8.274    

Slack (MET) :             8.274ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_uart_inst_1/cnt_clk_100m_reg[6]/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.447ns  (logic 0.223ns (15.409%)  route 1.224ns (84.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.966ns = ( 14.966 - 10.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.704     5.696    rst_generator_inst_0/CLK
    SLICE_X191Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y27        FDRE (Prop_fdre_C_Q)         0.223     5.919 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         1.224     7.143    simple_uart_inst_1/sysrst
    SLICE_X182Y20        FDCE                                         f  simple_uart_inst_1/cnt_clk_100m_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.525    14.966    simple_uart_inst_1/CLK
    SLICE_X182Y20        FDCE                                         r  simple_uart_inst_1/cnt_clk_100m_reg[6]/C
                         clock pessimism              0.641    15.607    
                         clock uncertainty           -0.035    15.572    
    SLICE_X182Y20        FDCE (Recov_fdce_C_CLR)     -0.154    15.418    simple_uart_inst_1/cnt_clk_100m_reg[6]
  -------------------------------------------------------------------
                         required time                         15.418    
                         arrival time                          -7.143    
  -------------------------------------------------------------------
                         slack                                  8.274    

Slack (MET) :             8.358ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_uart_inst_1/cnt_clk_100m_reg[5]/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.223ns (16.371%)  route 1.139ns (83.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.704     5.696    rst_generator_inst_0/CLK
    SLICE_X191Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y27        FDRE (Prop_fdre_C_Q)         0.223     5.919 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         1.139     7.058    simple_uart_inst_1/sysrst
    SLICE_X182Y21        FDCE                                         f  simple_uart_inst_1/cnt_clk_100m_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.523    14.964    simple_uart_inst_1/CLK
    SLICE_X182Y21        FDCE                                         r  simple_uart_inst_1/cnt_clk_100m_reg[5]/C
                         clock pessimism              0.641    15.605    
                         clock uncertainty           -0.035    15.570    
    SLICE_X182Y21        FDCE (Recov_fdce_C_CLR)     -0.154    15.416    simple_uart_inst_1/cnt_clk_100m_reg[5]
  -------------------------------------------------------------------
                         required time                         15.416    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                  8.358    

Slack (MET) :             8.358ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_uart_inst_1/cnt_clk_100m_reg[7]/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.223ns (16.371%)  route 1.139ns (83.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.704     5.696    rst_generator_inst_0/CLK
    SLICE_X191Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y27        FDRE (Prop_fdre_C_Q)         0.223     5.919 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         1.139     7.058    simple_uart_inst_1/sysrst
    SLICE_X182Y21        FDCE                                         f  simple_uart_inst_1/cnt_clk_100m_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.523    14.964    simple_uart_inst_1/CLK
    SLICE_X182Y21        FDCE                                         r  simple_uart_inst_1/cnt_clk_100m_reg[7]/C
                         clock pessimism              0.641    15.605    
                         clock uncertainty           -0.035    15.570    
    SLICE_X182Y21        FDCE (Recov_fdce_C_CLR)     -0.154    15.416    simple_uart_inst_1/cnt_clk_100m_reg[7]
  -------------------------------------------------------------------
                         required time                         15.416    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                  8.358    

Slack (MET) :             8.358ns  (required time - arrival time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_uart_inst_1/cnt_clk_100m_reg[8]/CLR
                            (recovery check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (drpclk_in_i rise@10.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.223ns (16.371%)  route 1.139ns (83.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.964ns = ( 14.964 - 10.000 ) 
    Source Clock Delay      (SCD):    5.696ns
    Clock Pessimism Removal (CPR):    0.641ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.340     1.340 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.559     3.899    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.992 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.704     5.696    rst_generator_inst_0/CLK
    SLICE_X191Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y27        FDRE (Prop_fdre_C_Q)         0.223     5.919 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         1.139     7.058    simple_uart_inst_1/sysrst
    SLICE_X182Y21        FDCE                                         f  simple_uart_inst_1/cnt_clk_100m_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                     10.000    10.000 r  
    AK30                                              0.000    10.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000    10.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         1.226    11.226 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           2.132    13.358    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    13.441 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         1.523    14.964    simple_uart_inst_1/CLK
    SLICE_X182Y21        FDCE                                         r  simple_uart_inst_1/cnt_clk_100m_reg[8]/C
                         clock pessimism              0.641    15.605    
                         clock uncertainty           -0.035    15.570    
    SLICE_X182Y21        FDCE (Recov_fdce_C_CLR)     -0.154    15.416    simple_uart_inst_1/cnt_clk_100m_reg[8]
  -------------------------------------------------------------------
                         required time                         15.416    
                         arrival time                          -7.058    
  -------------------------------------------------------------------
                         slack                                  8.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_uart_inst_1/num_char_reg[0]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.100ns (31.098%)  route 0.222ns (68.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.728     2.776    rst_generator_inst_0/CLK
    SLICE_X191Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y27        FDRE (Prop_fdre_C_Q)         0.100     2.876 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.222     3.098    simple_uart_inst_1/sysrst
    SLICE_X186Y29        FDCE                                         f  simple_uart_inst_1/num_char_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.970     3.459    simple_uart_inst_1/CLK
    SLICE_X186Y29        FDCE                                         r  simple_uart_inst_1/num_char_reg[0]/C
                         clock pessimism             -0.649     2.810    
    SLICE_X186Y29        FDCE (Remov_fdce_C_CLR)     -0.050     2.760    simple_uart_inst_1/num_char_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.760    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_uart_inst_1/num_char_reg[3]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.100ns (31.098%)  route 0.222ns (68.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.728     2.776    rst_generator_inst_0/CLK
    SLICE_X191Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y27        FDRE (Prop_fdre_C_Q)         0.100     2.876 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.222     3.098    simple_uart_inst_1/sysrst
    SLICE_X186Y29        FDCE                                         f  simple_uart_inst_1/num_char_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.970     3.459    simple_uart_inst_1/CLK
    SLICE_X186Y29        FDCE                                         r  simple_uart_inst_1/num_char_reg[3]/C
                         clock pessimism             -0.649     2.810    
    SLICE_X186Y29        FDCE (Remov_fdce_C_CLR)     -0.050     2.760    simple_uart_inst_1/num_char_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.760    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_uart_inst_1/num_char_reg[4]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.100ns (31.098%)  route 0.222ns (68.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.728     2.776    rst_generator_inst_0/CLK
    SLICE_X191Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y27        FDRE (Prop_fdre_C_Q)         0.100     2.876 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.222     3.098    simple_uart_inst_1/sysrst
    SLICE_X186Y29        FDCE                                         f  simple_uart_inst_1/num_char_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.970     3.459    simple_uart_inst_1/CLK
    SLICE_X186Y29        FDCE                                         r  simple_uart_inst_1/num_char_reg[4]/C
                         clock pessimism             -0.649     2.810    
    SLICE_X186Y29        FDCE (Remov_fdce_C_CLR)     -0.050     2.760    simple_uart_inst_1/num_char_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.760    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_reg[1]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.986%)  route 0.213ns (68.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.456ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.728     2.776    rst_generator_inst_0/CLK
    SLICE_X191Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y27        FDRE (Prop_fdre_C_Q)         0.100     2.876 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.213     3.089    sysrst
    SLICE_X190Y26        FDCE                                         f  char_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.967     3.456    xlnx_opt_
    SLICE_X190Y26        FDCE                                         r  char_reg[1]/C
                         clock pessimism             -0.670     2.786    
    SLICE_X190Y26        FDCE (Remov_fdce_C_CLR)     -0.050     2.736    char_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.736    
                         arrival time                           3.089    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_reg[3]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.986%)  route 0.213ns (68.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.456ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.728     2.776    rst_generator_inst_0/CLK
    SLICE_X191Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y27        FDRE (Prop_fdre_C_Q)         0.100     2.876 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.213     3.089    sysrst
    SLICE_X190Y26        FDCE                                         f  char_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.967     3.456    xlnx_opt_
    SLICE_X190Y26        FDCE                                         r  char_reg[3]/C
                         clock pessimism             -0.670     2.786    
    SLICE_X190Y26        FDCE (Remov_fdce_C_CLR)     -0.050     2.736    char_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.736    
                         arrival time                           3.089    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_reg[5]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.986%)  route 0.213ns (68.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.456ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.728     2.776    rst_generator_inst_0/CLK
    SLICE_X191Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y27        FDRE (Prop_fdre_C_Q)         0.100     2.876 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.213     3.089    sysrst
    SLICE_X190Y26        FDCE                                         f  char_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.967     3.456    xlnx_opt_
    SLICE_X190Y26        FDCE                                         r  char_reg[5]/C
                         clock pessimism             -0.670     2.786    
    SLICE_X190Y26        FDCE (Remov_fdce_C_CLR)     -0.050     2.736    char_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.736    
                         arrival time                           3.089    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            simple_uart_inst_1/num_char_reg[2]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.100ns (31.098%)  route 0.222ns (68.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.728     2.776    rst_generator_inst_0/CLK
    SLICE_X191Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y27        FDRE (Prop_fdre_C_Q)         0.100     2.876 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.222     3.098    simple_uart_inst_1/sysrst
    SLICE_X187Y29        FDCE                                         f  simple_uart_inst_1/num_char_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.970     3.459    simple_uart_inst_1/CLK
    SLICE_X187Y29        FDCE                                         r  simple_uart_inst_1/num_char_reg[2]/C
                         clock pessimism             -0.649     2.810    
    SLICE_X187Y29        FDCE (Remov_fdce_C_CLR)     -0.069     2.741    simple_uart_inst_1/num_char_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_char_reg[1]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.986%)  route 0.213ns (68.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.456ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.728     2.776    rst_generator_inst_0/CLK
    SLICE_X191Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y27        FDRE (Prop_fdre_C_Q)         0.100     2.876 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.213     3.089    sysrst
    SLICE_X191Y26        FDCE                                         f  cnt_char_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.967     3.456    xlnx_opt_
    SLICE_X191Y26        FDCE                                         r  cnt_char_reg[1]/C
                         clock pessimism             -0.670     2.786    
    SLICE_X191Y26        FDCE (Remov_fdce_C_CLR)     -0.069     2.717    cnt_char_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.717    
                         arrival time                           3.089    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_char_reg[2]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.986%)  route 0.213ns (68.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.456ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.728     2.776    rst_generator_inst_0/CLK
    SLICE_X191Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y27        FDRE (Prop_fdre_C_Q)         0.100     2.876 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.213     3.089    sysrst
    SLICE_X191Y26        FDCE                                         f  cnt_char_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.967     3.456    xlnx_opt_
    SLICE_X191Y26        FDCE                                         r  cnt_char_reg[2]/C
                         clock pessimism             -0.670     2.786    
    SLICE_X191Y26        FDCE (Remov_fdce_C_CLR)     -0.069     2.717    cnt_char_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.717    
                         arrival time                           3.089    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 rst_generator_inst_0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_char_reg[0]/CLR
                            (removal check against rising-edge clock drpclk_in_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (drpclk_in_i rise@0.000ns - drpclk_in_i rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.100ns (31.901%)  route 0.213ns (68.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    0.670ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.729     0.729 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.293     2.022    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.048 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.728     2.776    rst_generator_inst_0/CLK
    SLICE_X191Y27        FDRE                                         r  rst_generator_inst_0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y27        FDRE (Prop_fdre_C_Q)         0.100     2.876 f  rst_generator_inst_0/rst_reg_reg/Q
                         net (fo=102, routed)         0.213     3.090    sysrst
    SLICE_X189Y25        FDCE                                         f  cnt_char_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock drpclk_in_i rise edge)
                                                      0.000     0.000 r  
    AK30                                              0.000     0.000 r  sysclk_in (IN)
                         net (fo=0)                   0.000     0.000    sysclk_in
    AK30                 IBUF (Prop_ibuf_I_O)         0.896     0.896 r  sysclk_in_IBUF_inst/O
                         net (fo=1, routed)           1.563     2.459    sysclk_in_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.489 r  sysclk_in_IBUF_BUFG_collapsed_inst/O
                         net (fo=931, routed)         0.966     3.455    xlnx_opt_
    SLICE_X189Y25        FDCE                                         r  cnt_char_reg[0]/C
                         clock pessimism             -0.670     2.785    
    SLICE_X189Y25        FDCE (Remov_fdce_C_CLR)     -0.069     2.716    cnt_char_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           3.090    
  -------------------------------------------------------------------
                         slack                                  0.373    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
  To Clock:  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.154ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.213ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.154ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 1.052ns (50.777%)  route 1.020ns (49.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.223ns = ( 9.890 - 6.667 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.883     3.613    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.622 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.636     5.259    gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X204Y17        LUT1 (Prop_lut1_I0_O)        0.043     5.302 f  gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.384     5.685    gtx3g_exdes_i/gtx3g_support_i_n_39
    SLICE_X204Y17        FDCE                                         f  gtx3g_exdes_i/gt0_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.575     9.890    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X204Y17        FDCE                                         r  gtx3g_exdes_i/gt0_rxresetdone_r2_reg/C
                         clock pessimism              0.197    10.087    
                         clock uncertainty           -0.035    10.052    
    SLICE_X204Y17        FDCE (Recov_fdce_C_CLR)     -0.212     9.840    gtx3g_exdes_i/gt0_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                          9.840    
                         arrival time                          -5.685    
  -------------------------------------------------------------------
                         slack                                  4.154    

Slack (MET) :             4.154ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_rxresetdone_r3_reg/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 1.052ns (50.777%)  route 1.020ns (49.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.223ns = ( 9.890 - 6.667 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.883     3.613    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.622 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.636     5.259    gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X204Y17        LUT1 (Prop_lut1_I0_O)        0.043     5.302 f  gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.384     5.685    gtx3g_exdes_i/gtx3g_support_i_n_39
    SLICE_X204Y17        FDCE                                         f  gtx3g_exdes_i/gt0_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.575     9.890    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X204Y17        FDCE                                         r  gtx3g_exdes_i/gt0_rxresetdone_r3_reg/C
                         clock pessimism              0.197    10.087    
                         clock uncertainty           -0.035    10.052    
    SLICE_X204Y17        FDCE (Recov_fdce_C_CLR)     -0.212     9.840    gtx3g_exdes_i/gt0_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                          9.840    
                         arrival time                          -5.685    
  -------------------------------------------------------------------
                         slack                                  4.154    

Slack (MET) :             4.154ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 1.052ns (50.777%)  route 1.020ns (49.223%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.223ns = ( 9.890 - 6.667 ) 
    Source Clock Delay      (SCD):    3.613ns
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.883     3.613    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.622 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.636     5.259    gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X204Y17        LUT1 (Prop_lut1_I0_O)        0.043     5.302 f  gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.384     5.685    gtx3g_exdes_i/gtx3g_support_i_n_39
    SLICE_X204Y17        FDCE                                         f  gtx3g_exdes_i/gt0_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.575     9.890    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X204Y17        FDCE                                         r  gtx3g_exdes_i/gt0_rxresetdone_r_reg/C
                         clock pessimism              0.197    10.087    
                         clock uncertainty           -0.035    10.052    
    SLICE_X204Y17        FDCE (Recov_fdce_C_CLR)     -0.212     9.840    gtx3g_exdes_i/gt0_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                          9.840    
                         arrival time                          -5.685    
  -------------------------------------------------------------------
                         slack                                  4.154    

Slack (MET) :             4.369ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 1.052ns (57.364%)  route 0.782ns (42.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.229ns = ( 9.896 - 6.667 ) 
    Source Clock Delay      (SCD):    3.617ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.887     3.617    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.626 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.435     5.061    gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X203Y36        LUT1 (Prop_lut1_I0_O)        0.043     5.104 f  gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.347     5.451    gtx3g_exdes_i/gtx3g_support_i_n_38
    SLICE_X203Y41        FDCE                                         f  gtx3g_exdes_i/gt1_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.581     9.896    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X203Y41        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r2_reg/C
                         clock pessimism              0.172    10.068    
                         clock uncertainty           -0.035    10.033    
    SLICE_X203Y41        FDCE (Recov_fdce_C_CLR)     -0.212     9.821    gtx3g_exdes_i/gt1_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                          9.821    
                         arrival time                          -5.451    
  -------------------------------------------------------------------
                         slack                                  4.369    

Slack (MET) :             4.369ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_rxresetdone_r3_reg/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 1.052ns (57.364%)  route 0.782ns (42.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.229ns = ( 9.896 - 6.667 ) 
    Source Clock Delay      (SCD):    3.617ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.887     3.617    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.626 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.435     5.061    gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X203Y36        LUT1 (Prop_lut1_I0_O)        0.043     5.104 f  gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.347     5.451    gtx3g_exdes_i/gtx3g_support_i_n_38
    SLICE_X203Y41        FDCE                                         f  gtx3g_exdes_i/gt1_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.581     9.896    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X203Y41        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r3_reg/C
                         clock pessimism              0.172    10.068    
                         clock uncertainty           -0.035    10.033    
    SLICE_X203Y41        FDCE (Recov_fdce_C_CLR)     -0.212     9.821    gtx3g_exdes_i/gt1_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                          9.821    
                         arrival time                          -5.451    
  -------------------------------------------------------------------
                         slack                                  4.369    

Slack (MET) :             4.369ns  (required time - arrival time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@6.667ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 1.052ns (57.364%)  route 0.782ns (42.636%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.229ns = ( 9.896 - 6.667 ) 
    Source Clock Delay      (SCD):    3.617ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.637     1.637    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.730 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.887     3.617    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      1.009     4.626 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.435     5.061    gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X203Y36        LUT1 (Prop_lut1_I0_O)        0.043     5.104 f  gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.347     5.451    gtx3g_exdes_i/gtx3g_support_i_n_38
    SLICE_X203Y41        FDCE                                         f  gtx3g_exdes_i/gt1_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      6.667     6.667 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     6.667 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.565     8.232    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     8.315 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         1.581     9.896    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X203Y41        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r_reg/C
                         clock pessimism              0.172    10.068    
                         clock uncertainty           -0.035    10.033    
    SLICE_X203Y41        FDCE (Recov_fdce_C_CLR)     -0.212     9.821    gtx3g_exdes_i/gt1_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                          9.821    
                         arrival time                          -5.451    
  -------------------------------------------------------------------
                         slack                                  4.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.213ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_rxresetdone_r2_reg/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.631ns (62.482%)  route 0.379ns (37.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.910     1.697    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.300 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.215     2.515    gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X203Y36        LUT1 (Prop_lut1_I0_O)        0.028     2.543 f  gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.164     2.707    gtx3g_exdes_i/gtx3g_support_i_n_38
    SLICE_X203Y41        FDCE                                         f  gtx3g_exdes_i/gt1_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.984     1.818    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X203Y41        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r2_reg/C
                         clock pessimism             -0.255     1.563    
    SLICE_X203Y41        FDCE (Remov_fdce_C_CLR)     -0.069     1.494    gtx3g_exdes_i/gt1_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           2.707    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.213ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_rxresetdone_r3_reg/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.631ns (62.482%)  route 0.379ns (37.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.910     1.697    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.300 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.215     2.515    gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X203Y36        LUT1 (Prop_lut1_I0_O)        0.028     2.543 f  gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.164     2.707    gtx3g_exdes_i/gtx3g_support_i_n_38
    SLICE_X203Y41        FDCE                                         f  gtx3g_exdes_i/gt1_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.984     1.818    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X203Y41        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r3_reg/C
                         clock pessimism             -0.255     1.563    
    SLICE_X203Y41        FDCE (Remov_fdce_C_CLR)     -0.069     1.494    gtx3g_exdes_i/gt1_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           2.707    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.213ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt1_rxresetdone_r_reg/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.631ns (62.482%)  route 0.379ns (37.518%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.818ns
    Source Clock Delay      (SCD):    1.697ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.910     1.697    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gt1_rxusrclk2_in
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y2   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.300 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt1_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.215     2.515    gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_i
    SLICE_X203Y36        LUT1 (Prop_lut1_I0_O)        0.028     2.543 f  gtx3g_exdes_i/gtx3g_support_i/gt1_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.164     2.707    gtx3g_exdes_i/gtx3g_support_i_n_38
    SLICE_X203Y41        FDCE                                         f  gtx3g_exdes_i/gt1_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.984     1.818    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X203Y41        FDCE                                         r  gtx3g_exdes_i/gt1_rxresetdone_r_reg/C
                         clock pessimism             -0.255     1.563    
    SLICE_X203Y41        FDCE (Remov_fdce_C_CLR)     -0.069     1.494    gtx3g_exdes_i/gt1_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           2.707    
  -------------------------------------------------------------------
                         slack                                  1.213    

Slack (MET) :             1.355ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_rxresetdone_r2_reg/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.631ns (55.950%)  route 0.497ns (44.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.907     1.694    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.297 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.317     2.615    gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X204Y17        LUT1 (Prop_lut1_I0_O)        0.028     2.643 f  gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.180     2.822    gtx3g_exdes_i/gtx3g_support_i_n_39
    SLICE_X204Y17        FDCE                                         f  gtx3g_exdes_i/gt0_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.977     1.811    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X204Y17        FDCE                                         r  gtx3g_exdes_i/gt0_rxresetdone_r2_reg/C
                         clock pessimism             -0.275     1.536    
    SLICE_X204Y17        FDCE (Remov_fdce_C_CLR)     -0.069     1.467    gtx3g_exdes_i/gt0_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_rxresetdone_r3_reg/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.631ns (55.950%)  route 0.497ns (44.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.907     1.694    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.297 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.317     2.615    gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X204Y17        LUT1 (Prop_lut1_I0_O)        0.028     2.643 f  gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.180     2.822    gtx3g_exdes_i/gtx3g_support_i_n_39
    SLICE_X204Y17        FDCE                                         f  gtx3g_exdes_i/gt0_rxresetdone_r3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.977     1.811    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X204Y17        FDCE                                         r  gtx3g_exdes_i/gt0_rxresetdone_r3_reg/C
                         clock pessimism             -0.275     1.536    
    SLICE_X204Y17        FDCE (Remov_fdce_C_CLR)     -0.069     1.467    gtx3g_exdes_i/gt0_rxresetdone_r3_reg
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (arrival time - required time)
  Source:                 gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            gtx3g_exdes_i/gt0_rxresetdone_r_reg/CLR
                            (removal check against rising-edge clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns - gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.631ns (55.950%)  route 0.497ns (44.050%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.761     0.761    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.787 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.907     1.694    gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gt0_rxusrclk2_in
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                                r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL (Prop_gtxe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.603     2.297 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/RXRESETDONE
                         net (fo=2, routed)           0.317     2.615    gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_i
    SLICE_X204Y17        LUT1 (Prop_lut1_I0_O)        0.028     2.643 f  gtx3g_exdes_i/gtx3g_support_i/gt0_rxresetdone_r_i_1/O
                         net (fo=3, routed)           0.180     2.822    gtx3g_exdes_i/gtx3g_support_i_n_39
    SLICE_X204Y17        FDCE                                         f  gtx3g_exdes_i/gt0_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y1   GTXE2_CHANNEL                0.000     0.000 r  gtx3g_exdes_i/gtx3g_support_i/gtx3g_init_i/inst/gtx3g_i/gt0_gtx3g_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.804     0.804    gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.834 r  gtx3g_exdes_i/gtx3g_support_i/gt_usrclk_source/txoutclk_bufg0_i/O
                         net (fo=734, routed)         0.977     1.811    gtx3g_exdes_i/GT1_RXUSRCLK2_OUT
    SLICE_X204Y17        FDCE                                         r  gtx3g_exdes_i/gt0_rxresetdone_r_reg/C
                         clock pessimism             -0.275     1.536    
    SLICE_X204Y17        FDCE (Remov_fdce_C_CLR)     -0.069     1.467    gtx3g_exdes_i/gt0_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         -1.467    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  1.355    





