//
// All the memory mappings of the H3 registers
// 4.1 in docs
//

#pragma once

typedef volatile unsigned int *vu32ptr_t;

#define BASE_SRAM_A1 0x00000000
#define BASE_SRAM_A1_END 0x000FFFF
#define BASE_SRAM_A1_SIZE (SRAM_A1_END - SRAM_A1 + 1)
#define BASE_SRAM_A2 0x00044000
#define BASE_SRAM_A2_END 0x004BFFF
#define BASE_SRAM_A2_SIZE (SRAM_A2_END - SRAM_A2 + 1)
#define BASE_SRAM_C 0x00010000
#define BASE_SRAM_C_END 0x001AFFF4
#define BASE_SRAM_C_SIZE (SRAM_C_END - SRAM_C + 1)
#define BASE_DE 0x01000000
#define BASE_DE_END 0x13FFFFF
#define BASE_DE_SIZE (DE_END - DE + 1)
#define BASE_DE_INTERLACED 0x01400000
#define BASE_DE_INTERLACED_END 0x141FFFF
#define BASE_DE_INTERLACED_SIZE (DE_INTERLACED_END - DE_INTERLACED + 1)
#define BASE_SYSTEM_CONTROL 0x01C00000
#define BASE_SYSTEM_CONTROL_END 0x1C00FFF
#define BASE_SYSTEM_CONTROL_SIZE (SYSTEM_CONTROL_END - SYSTEM_CONTROL + 1)
#define BASE_DMA 0x01C02000
#define BASE_DMA_END 0x1C02FFF
#define BASE_DMA_SIZE (DMA_END_END - DMA + 1)
#define BASE_NFDC 0x01C03000
#define BASE_NFDC_END 0x1C03FFF
#define BASE_NFDC_SIZE (NFDC_END - NFDC + 1)
#define BASE_TS 0x01C06000
#define BASE_TS_END 0x1C06FFF
#define BASE_TS_SIZE (TS_END - TS + 1)
#define BASE_KEY_MEMORY_SPACE 0x01C0B000
#define BASE_KEY_MEMORY_SPACE_END 0x1C0BFFF
#define BASE_KEY_MEMORY_SPACE_SIZE (KEY_MEMORY_SPACE_END - KEY_MEMORY_SPACE + 1)
#define BASE_LCD0 0x01C0C000
#define BASE_LCD0_END 0x1C0CFFF
#define BASE_LCD0_SIZE (LCD0_END - LCD0 + 1)
#define BASE_LCD1 0x01C0D000
#define BASE_LCD1_END 0x1C0DFFF
#define BASE_LCD1_SIZE (LCD1_END - LCD1 + 1)
#define BASE_VE 0x01C0E000
#define BASE_VE_END 0x1C0EFFF
#define BASE_VE_SIZE (VE_END - VE + 1)
#define BASE_SD_MMC0 0x01C0F000
#define BASE_SD_MMC0_END 0x1C0FFFF
#define BASE_SD_MMC0_SIZE (SD_MMC0_END - SD_MMC0 + 1)
#define BASE_SD_MMC1 0x01C10000
#define BASE_SD_MMC1_END 0x1C10FFF
#define BASE_SD_MMC1_SIZE (SD_MMC1_END - SD_MMC1 + 1)
#define BASE_SD_MMC2 0x01C11000
#define BASE_SD_MMC2_END 0x1C11FFF
#define BASE_SD_MMC2_SIZE (SD_MMC2_END - SD_MMC2 + 1)
#define BASE_SID 0x01C14000
#define BASE_SID_END 0x1C143FF
#define BASE_SID_SIZE (SID_END - SID + 1)
#define BASE_CRYPTO_ENGINE 0x01C15000
#define BASE_CRYPTO_ENGINE_END 0x1C15FFF
#define BASE_CRYPTO_ENGINE_SIZE (CRYPTO_ENGINE_END - CRYPTO_ENGINE + 1)
#define BASE_MSG_BOX 0x01C17000
#define BASE_MSG_BOX_END 0x1C17FFF
#define BASE_MSG_BOX_SIZE (MSG_BOX_END - MSG_BOX + 1)
#define BASE_SPINLOCK 0x01C18000
#define BASE_SPINLOCK_END 0x1C18FFF
#define BASE_SPINLOCK_SIZE (SPINLOCK_END - SPINLOCK + 1)
#define BASE_USB_OTG_DEVICE 0x01C19000
#define BASE_USB_OTG_DEVICE_END 0x1C19FFF
#define BASE_USB_OTG_DEVICE_SIZE (USB_OTG_DEVICE_END - USB_OTG_DEVICE + 1)
#define BASE_USB_OTG_EHCI0 0x01C1A000
#define BASE_USB_OTG_EHCI0_END 0x01C1AFFF
#define BASE_USB_OTG_EHCI0_SIZE (USB_OTG_EHCI0_END - USB_OTG_EHCI0 + 1)
#define BASE_USB_HCI1 0x01C1B000
#define BASE_USB_HCI1_END 0x1C1BFFF
#define BASE_USB_HCI1_SIZE (USB_HCI1_END - USB_HCI1 + 1)
#define BASE_USB_HCI2 0x01C1C000
#define BASE_USB_HCI2_END 0x1C1CFFF
#define BASE_USB_HCI2_SIZE (USB_HCI2_END - USB_HCI2 + 1)
#define BASE_USB_HCI3 0x01C1D000
#define BASE_USB_HCI3_END 0x1C1DFFF
#define BASE_USB_HCI3_SIZE (USB_HCI3_END - USB_HCI3 + 1)
#define BASE_SMC 0x01C1E000
#define BASE_SMC_END 0x1C1EFFF
#define BASE_SMC_SIZE (SMC_END - SMC + 1)
#define BASE_CCU 0x01C20000
#define BASE_CCU_END 0x1C203FF
#define BASE_CCU_SIZE (CCU_END - CCU + 1)
#define BASE_PIO 0x01C20800
#define BASE_PIO_END 0x1C20BFF
#define BASE_PIO_SIZE (PIO_END - PIO + 1)
#define BASE_TIMER 0x01C20C00
#define BASE_TIMER_END 0x1C20FFF
#define BASE_TIMER_SIZE (TIMER_END - TIMER + 1)
#define BASE_OWA 0x01C21000
#define BASE_OWA_END 0x1C213FF
#define BASE_OWA_SIZE (OWA_END - OWA + 1)
#define BASE_PWM 0x01C21400
#define BASE_PWM_END 0x1C217FF
#define BASE_PWM_SIZE (PWM_END - PWM + 1)
#define BASE_KEYADC 0x01C21800
#define BASE_KEYADC_END 0x1C21BFF
#define BASE_KEYADC_SIZE (KEYADC_END - KEYADC + 1)
#define BASE_I2S_PCM0 0x01C22000
#define BASE_I2S_PCM0_END 0x1C223FF
#define BASE_I2S_PCM0_SIZE (I2S_PCM0_END - I2S_PCM0 + 1)
#define BASE_I2S_PCM1 0x01C22400
#define BASE_I2S_PCM1_END 0x1C227FF
#define BASE_I2S_PCM1_SIZE (I2S_PCM1_END - I2S_PCM1 + 1)
#define BASE_I2S_PCM2 0x01C22800
#define BASE_I2S_PCM2_END 0x1C22BFF
#define BASE_I2S_PCM2_SIZE (I2S_PCM2_END - I2S_PCM2 + 1)
#define BASE_AC 0x01C22C00
#define BASE_AC_END 0x1C233FF
#define BASE_AC_SIZE (AC_END - AC + 1)
#define BASE_SMTA 0x01C23400
#define BASE_SMTA_END 0x1C237FF
#define BASE_SMTA_SIZE (SMTA_END - SMTA + 1)
#define BASE_THS 0x01C25000
#define BASE_THS_END 0x1C253FF
#define BASE_THS_SIZE (THS_END - THS + 1)
#define BASE_UART0 0x01C28000
#define BASE_UART0_END 0x1C283FF
#define BASE_UART0_SIZE (UART0_END - UART0 + 1)
#define BASE_UART1 0x01C28400
#define BASE_UART1_END 0x1C287FF
#define BASE_UART1_SIZE (UART1_END - UART1 + 1)
#define BASE_UART2 0x01C28800
#define BASE_UART2_END 0x1C28BFF
#define BASE_UART2_SIZE (UART2_END - UART2 + 1)
#define BASE_UART3 0x01C28C00
#define BASE_UART3_END 0x1C28FFF
#define BASE_UART3_SIZE (UART3_END - UART3 + 1)
#define BASE_TWI0 0x01C2AC00
#define BASE_TWI0_END 0x1C2AFFF
#define BASE_TWI0_SIZE (TWI0_END - TWI0 + 1)
#define BASE_TWI1 0x01C2B000
#define BASE_TWI1_END 0x1C2B3FF
#define BASE_TWI1_SIZE (TWI1_END - TWI1 + 1)
#define BASE_TWI2 0x01C2B400
#define BASE_TWI2_END 0x1C2B7FF
#define BASE_TWI2_SIZE (TWI2_END - TWI2 + 1)
#define BASE_SCR 0x01C2C400
#define BASE_SCR_END 0x1C2C7FF
#define BASE_SCR_SIZE (SCR_END - SCR + 1)
#define BASE_EMAC 0x01C30000
#define BASE_EMAC_END 0x1C3FFFF
#define BASE_EMAC_SIZE (EMAC_END - EMAC + 1)
#define BASE_GPU 0x01C40000
#define BASE_GPU_END 0x1C4FFFF
#define BASE_GPU_SIZE (GPU_END - GPU + 1)
#define BASE_HSTMR 0x01C60000
#define BASE_HSTMR_END 0x1C60FFF
#define BASE_HSTMR_SIZE (HSTMR_END - HSTMR + 1)
#define BASE_DRAMCOM 0x01C62000
#define BASE_DRAMCOM_END 0x1C62FFF
#define BASE_DRAMCOM_SIZE (DRAMCOM_END - DRAMCOM + 1)
#define BASE_DRAMCTL0 0x01C63000
#define BASE_DRAMCTL0_END 0x1C63FFF
#define BASE_DRAMCTL0_SIZE (DRAMCTL0_END - DRAMCTL0 + 1)
#define BASE_DRAMPHY0 0x01C65000
#define BASE_DRAMPHY0_END 0x1C65FFF
#define BASE_DRAMPHY0_SIZE (DRAMPHY0_END - DRAMPHY0 + 1)
#define BASE_SPI0 0x01C68000
#define BASE_SPI0_END 0x1C68FFF
#define BASE_SPI0_SIZE (SPI0_END - SPI0 + 1)
#define BASE_SPI1 0x01C69000
#define BASE_SPI1_END 0x1C69FFF
#define BASE_SPI1_SIZE (SPI1_END - SPI1 + 1)
#define BASE_SCU 0x01C80000
#define BASE_SCU_GIC_CPUIF (SCU + 0x1000)
#define BASE_SCU_GIC_CPUIF_END (SCU + 0x2000)
#define BASE_CSI 0x01CB0000
#define BASE_CSI_END 0x1CFFFFF
#define BASE_CSI_SIZE (CSI_END - CSI + 1)
#define BASE_TVE 0x01E00000
#define BASE_TVE_END 0x1E0FFFF
#define BASE_TVE_SIZE (TVE_END - TVE + 1)
#define BASE_HDMI 0x01EE0000
#define BASE_HDMI_END 0x1EFFFFF
#define BASE_HDMI_SIZE (HDMI_END - HDMI + 1)
#define BASE_RTC 0x01F00000
#define BASE_RTC_END 0x1F003FF
#define BASE_RTC_SIZE (RTC_END - RTC + 1)
#define BASE_R_TIMER 0x01F00800
#define BASE_R_TIMER_END 0x1F00BFF
#define BASE_R_TIMER_SIZE (R_TIMER_END - R_TIMER + 1)
#define BASE_R_INTC 0x01F00C00
#define BASE_R_INTC_END 0x1F00FFF
#define BASE_R_INTC_SIZE (R_INTC_END - R_INTC + 1)
#define BASE_R_WDOG 0x01F01000
#define BASE_R_WDOG_END 0x1F013FF
#define BASE_R_WDOG_SIZE (R_WDOG_END - R_WDOG + 1)
#define BASE_R_PRCM 0x01F01400
#define BASE_R_PRCM_END 0x1F017FF
#define BASE_R_PRCM_SIZE (R_PRCM_END - R_PRCM + 1)
#define BASE_R_TWD 0x01F01800
#define BASE_R_TWD_END 0x1F01BFF
#define BASE_R_TWD_SIZE (R_TWD_END - R_TWD + 1)
#define BASE_R_CPUCFG 0x01F01C00
#define BASE_R_CPUCFG_END 0x1F01FFF
#define BASE_R_CPUCFG_SIZE (R_CPUCFG_END - R_CPUCFG + 1)
#define BASE_R_CIR_RX 0x01F02000
#define BASE_R_CIR_RX_END 0x01F023FF
#define BASE_R_CIR_RX_SIZE (R_CIR_RX_END - R_CIR_RX + 1)
#define BASE_R_TWI 0x01F02400
#define BASE_R_TWI_END 0x1F027FF
#define BASE_R_TWI_SIZE (R_TWI_END - R_TWI + 1)
#define BASE_R_UART 0x01F02800
#define BASE_R_UART_END 0x1F02BFF
#define BASE_R_UART_SIZE (R_UART_END - R_UART + 1)
#define BASE_R_PIO 0x01F02C00
#define BASE_R_PIO_END 0x1F02FFF
#define BASE_R_PIO_SIZE (R_PIO_END - R_PIO + 1)
#define BASE_R_PWM 0x01F03800
#define BASE_R_PWM_END 0x1F03BFF
#define BASE_R_PWM_SIZE (R_PWM_END - R_PWM + 1)
#define BASE_CORESIGHT_DEBUG 0x3F500000
#define BASE_CORESIGHT_DEBUG_END 0x3F51FFFF
#define BASE_CORESIGHT_DEBUG_SIZE (CORESIGHT_DEBUG_END - CORESIGHT_DEBUG + 1)
#define BASE_TSGENRO 0x3F506000
#define BASE_TSGENRO_END 0x3F506FFF
#define BASE_TSGENRO_SIZE (TSGENRO_END - TSGENRO + 1)
#define BASE_TSGENCTRL 0x3F507000
#define BASE_TSGENCTRL_END 0x3F507FFF
#define BASE_TSGENCTRL_SIZE (TSGENCTRL_END - TSGENCTRL + 1)
#define BASE_DDR 0x40000000
#define BASE_DDR_END 0xBFFFFFFF
#define BASE_DDR_SIZE (DDR_END - DDR + 1)
#define BASE_N_BROM 0xFFFF0000
#define BASE_N_BROM_END 0xFFFF7FFF
#define BASE_N_BROM_SIZE (N_BROM_END - N_BROM + 1)
#define BASE_S_BROM 0xFFFF0000
#define BASE_S_BROM_END 0xFFFFFFFF
#define BASE_S_BROM_SIZE (S_BROM_END - S_BROM + 1)
