// Seed: 2893917678
macromodule module_0 (
    input supply0 id_0,
    input wor id_1,
    input wire id_2,
    input supply1 id_3,
    input wand id_4,
    input supply1 id_5,
    output supply0 id_6
    , id_17,
    input supply1 id_7,
    input wand id_8,
    output tri id_9,
    output uwire id_10,
    output uwire id_11,
    output wor id_12,
    output wor id_13,
    output uwire id_14,
    output uwire id_15
);
  assign id_11 = -1'b0;
  wire id_18;
  wire [-1 : 1 'b0] id_19;
endmodule
module module_1 #(
    parameter id_0 = 32'd84,
    parameter id_1 = 32'd59,
    parameter id_4 = 32'd88
) (
    output wor _id_0,
    input uwire _id_1,
    input supply1 id_2,
    output wire id_3
    , id_7,
    input tri1 _id_4,
    input wand id_5
);
  wire [1  ==  id_4 : id_4  &&  id_1  &&  id_4] id_8[id_0 : {  id_0  ,  1  , "" }];
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_2,
      id_2,
      id_5,
      id_3,
      id_2,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_5 = 0;
  wire id_9;
  wire [1 'b0 : id_4] id_10;
endmodule
