#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000245c6f51d80 .scope module, "alu_tb" "alu_tb" 2 3;
 .timescale -9 -10;
v00000245c6fa10f0_0 .var "DATA1", 31 0;
v00000245c6fa28b0_0 .var "DATA2", 31 0;
v00000245c6fa2c70_0 .net "RESULT", 31 0, v00000245c6f2ba00_0;  1 drivers
v00000245c6fa12d0_0 .var "SELECT", 4 0;
v00000245c6fa2db0_0 .net "ZERO", 0 0, v00000245c6f2bfa0_0;  1 drivers
v00000245c6fa2e50_0 .var "clk", 0 0;
S_00000245c6f437e0 .scope module, "uut" "alu" 2 10, 3 5 0, S_00000245c6f51d80;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 5 "SELECT";
    .port_info 3 /OUTPUT 32 "RESULT";
    .port_info 4 /OUTPUT 1 "ZERO";
L_00000245c6f448b0/d .functor XOR 32, v00000245c6fa10f0_0, v00000245c6fa28b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000245c6f448b0 .delay 32 (20,20,20) L_00000245c6f448b0/d;
L_00000245c6f453a0/d .functor OR 32, v00000245c6fa10f0_0, v00000245c6fa28b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000245c6f453a0 .delay 32 (20,20,20) L_00000245c6f453a0/d;
L_00000245c6f44a00/d .functor AND 32, v00000245c6fa10f0_0, v00000245c6fa28b0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000245c6f44a00 .delay 32 (20,20,20) L_00000245c6f44a00/d;
v00000245c6f2bdc0_0 .net "DATA1", 31 0, v00000245c6fa10f0_0;  1 drivers
v00000245c6f2bf00_0 .net "DATA2", 31 0, v00000245c6fa28b0_0;  1 drivers
v00000245c6f2ba00_0 .var "RESULT", 31 0;
v00000245c6f2be60_0 .net "SELECT", 4 0, v00000245c6fa12d0_0;  1 drivers
v00000245c6f2bfa0_0 .var "ZERO", 0 0;
v00000245c6f2baa0_0 .net *"_ivl_1", 4 0, L_00000245c6fa1730;  1 drivers
v00000245c6fa1b90_0 .net *"_ivl_20", 0 0, L_00000245c6fa3920;  1 drivers
L_00000245c7070088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000245c6fa1230_0 .net/2u *"_ivl_22", 31 0, L_00000245c7070088;  1 drivers
L_00000245c70700d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000245c6fa29f0_0 .net/2u *"_ivl_24", 31 0, L_00000245c70700d0;  1 drivers
v00000245c6fa1410_0 .net *"_ivl_28", 0 0, L_00000245c6fa31a0;  1 drivers
L_00000245c7070118 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000245c6fa1cd0_0 .net/2u *"_ivl_30", 31 0, L_00000245c7070118;  1 drivers
L_00000245c7070160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000245c6fa1eb0_0 .net/2u *"_ivl_32", 31 0, L_00000245c7070160;  1 drivers
L_00000245c7070280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000245c6fa1870_0 .net/2u *"_ivl_46", 31 0, L_00000245c7070280;  1 drivers
v00000245c6fa1f50_0 .net *"_ivl_48", 0 0, L_00000245c6fa4f00;  1 drivers
v00000245c6fa1a50_0 .net *"_ivl_5", 4 0, L_00000245c6fa3f60;  1 drivers
L_00000245c70702c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000245c6fa1370_0 .net/2u *"_ivl_50", 31 0, L_00000245c70702c8;  1 drivers
v00000245c6fa2a90_0 .net *"_ivl_52", 31 0, L_00000245c6fa4dc0;  1 drivers
L_00000245c7070310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000245c6fa2130_0 .net/2u *"_ivl_56", 31 0, L_00000245c7070310;  1 drivers
v00000245c6fa2450_0 .net *"_ivl_58", 0 0, L_00000245c6fa3a60;  1 drivers
L_00000245c7070358 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000245c6fa1ff0_0 .net/2u *"_ivl_60", 31 0, L_00000245c7070358;  1 drivers
v00000245c6fa1af0_0 .net *"_ivl_62", 31 0, L_00000245c6fa3d80;  1 drivers
L_00000245c70703a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000245c6fa24f0_0 .net/2u *"_ivl_66", 31 0, L_00000245c70703a0;  1 drivers
v00000245c6fa2ef0_0 .net *"_ivl_68", 0 0, L_00000245c6fa3420;  1 drivers
L_00000245c70703e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000245c6fa2090_0 .net/2u *"_ivl_70", 31 0, L_00000245c70703e8;  1 drivers
v00000245c6fa2d10_0 .net *"_ivl_72", 31 0, L_00000245c6fa3240;  1 drivers
L_00000245c7070430 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000245c6fa1050_0 .net/2u *"_ivl_76", 31 0, L_00000245c7070430;  1 drivers
v00000245c6fa1c30_0 .net *"_ivl_78", 0 0, L_00000245c6fa3ec0;  1 drivers
L_00000245c7070478 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000245c6fa14b0_0 .net/2u *"_ivl_80", 31 0, L_00000245c7070478;  1 drivers
v00000245c6fa1e10_0 .net *"_ivl_82", 31 0, L_00000245c6fa34c0;  1 drivers
v00000245c6fa2bd0_0 .net *"_ivl_9", 4 0, L_00000245c6fa3c40;  1 drivers
v00000245c6fa19b0_0 .net "addData", 31 0, L_00000245c6fa45a0;  1 drivers
v00000245c6fa2310_0 .net "andData", 31 0, L_00000245c6f44a00;  1 drivers
v00000245c6fa2590_0 .net "divData", 31 0, L_00000245c6fa4000;  1 drivers
v00000245c6fa2950_0 .net "divuData", 31 0, L_00000245c6fa4780;  1 drivers
v00000245c6fa1d70_0 .net "mulData", 31 0, L_00000245c6fa4d20;  1 drivers
L_00000245c70701a8 .delay 32 (40,40,40) L_00000245c70701a8/d;
L_00000245c70701a8/d .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000245c6fa1550_0 .net "mulhData", 31 0, L_00000245c70701a8;  1 drivers
L_00000245c70701f0 .delay 32 (40,40,40) L_00000245c70701f0/d;
L_00000245c70701f0/d .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000245c6fa2270_0 .net "mulhsuData", 31 0, L_00000245c70701f0;  1 drivers
L_00000245c7070238 .delay 32 (40,40,40) L_00000245c7070238/d;
L_00000245c7070238/d .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000245c6fa21d0_0 .net "mulhuData", 31 0, L_00000245c7070238;  1 drivers
v00000245c6fa1190_0 .net "orData", 31 0, L_00000245c6f453a0;  1 drivers
v00000245c6fa2630_0 .net "remData", 31 0, L_00000245c6fa4280;  1 drivers
v00000245c6fa1690_0 .net "remuData", 31 0, L_00000245c6fa40a0;  1 drivers
v00000245c6fa23b0_0 .net "sllData", 31 0, L_00000245c6fa17d0;  1 drivers
v00000245c6fa15f0_0 .net "sltData", 31 0, L_00000245c6fa4e60;  1 drivers
v00000245c6fa1910_0 .net "sltuData", 31 0, L_00000245c6fa46e0;  1 drivers
v00000245c6fa26d0_0 .net "sraData", 31 0, L_00000245c6fa3ce0;  1 drivers
v00000245c6fa2770_0 .net "srlData", 31 0, L_00000245c6fa4c80;  1 drivers
v00000245c6fa2810_0 .net "subData", 31 0, L_00000245c6fa4aa0;  1 drivers
v00000245c6fa2b30_0 .net "xorData", 31 0, L_00000245c6f448b0;  1 drivers
E_00000245c6f2f250/0 .event anyedge, v00000245c6f2be60_0, v00000245c6fa19b0_0, v00000245c6fa2810_0, v00000245c6fa23b0_0;
E_00000245c6f2f250/1 .event anyedge, v00000245c6fa15f0_0, v00000245c6fa1910_0, v00000245c6fa2b30_0, v00000245c6fa2770_0;
E_00000245c6f2f250/2 .event anyedge, v00000245c6fa26d0_0, v00000245c6fa1190_0, v00000245c6fa2310_0, v00000245c6fa1d70_0;
E_00000245c6f2f250/3 .event anyedge, v00000245c6fa1550_0, v00000245c6fa2270_0, v00000245c6fa21d0_0, v00000245c6fa2590_0;
E_00000245c6f2f250/4 .event anyedge, v00000245c6fa2950_0, v00000245c6fa2630_0, v00000245c6fa1690_0, v00000245c6f2ba00_0;
E_00000245c6f2f250 .event/or E_00000245c6f2f250/0, E_00000245c6f2f250/1, E_00000245c6f2f250/2, E_00000245c6f2f250/3, E_00000245c6f2f250/4;
L_00000245c6fa1730 .part v00000245c6fa28b0_0, 0, 5;
L_00000245c6fa17d0 .delay 32 (10,10,10) L_00000245c6fa17d0/d;
L_00000245c6fa17d0/d .shift/l 32, v00000245c6fa10f0_0, L_00000245c6fa1730;
L_00000245c6fa3f60 .part v00000245c6fa28b0_0, 0, 5;
L_00000245c6fa4c80 .delay 32 (10,10,10) L_00000245c6fa4c80/d;
L_00000245c6fa4c80/d .shift/r 32, v00000245c6fa10f0_0, L_00000245c6fa3f60;
L_00000245c6fa3c40 .part v00000245c6fa28b0_0, 0, 5;
L_00000245c6fa3ce0 .delay 32 (10,10,10) L_00000245c6fa3ce0/d;
L_00000245c6fa3ce0/d .shift/rs 32, v00000245c6fa10f0_0, L_00000245c6fa3c40;
L_00000245c6fa45a0 .delay 32 (20,20,20) L_00000245c6fa45a0/d;
L_00000245c6fa45a0/d .arith/sum 32, v00000245c6fa10f0_0, v00000245c6fa28b0_0;
L_00000245c6fa3920 .cmp/gt.s 32, v00000245c6fa28b0_0, v00000245c6fa10f0_0;
L_00000245c6fa4e60 .delay 32 (20,20,20) L_00000245c6fa4e60/d;
L_00000245c6fa4e60/d .functor MUXZ 32, L_00000245c70700d0, L_00000245c7070088, L_00000245c6fa3920, C4<>;
L_00000245c6fa31a0 .cmp/gt 32, v00000245c6fa28b0_0, v00000245c6fa10f0_0;
L_00000245c6fa46e0 .delay 32 (20,20,20) L_00000245c6fa46e0/d;
L_00000245c6fa46e0/d .functor MUXZ 32, L_00000245c7070160, L_00000245c7070118, L_00000245c6fa31a0, C4<>;
L_00000245c6fa4aa0 .delay 32 (30,30,30) L_00000245c6fa4aa0/d;
L_00000245c6fa4aa0/d .arith/sub 32, v00000245c6fa10f0_0, v00000245c6fa28b0_0;
L_00000245c6fa4d20 .delay 32 (40,40,40) L_00000245c6fa4d20/d;
L_00000245c6fa4d20/d .arith/mult 32, v00000245c6fa10f0_0, v00000245c6fa28b0_0;
L_00000245c6fa4f00 .cmp/eq 32, v00000245c6fa28b0_0, L_00000245c7070280;
L_00000245c6fa4dc0 .arith/div 32, v00000245c6fa10f0_0, v00000245c6fa28b0_0;
L_00000245c6fa4000 .delay 32 (40,40,40) L_00000245c6fa4000/d;
L_00000245c6fa4000/d .functor MUXZ 32, L_00000245c6fa4dc0, L_00000245c70702c8, L_00000245c6fa4f00, C4<>;
L_00000245c6fa3a60 .cmp/eq 32, v00000245c6fa28b0_0, L_00000245c7070310;
L_00000245c6fa3d80 .arith/div 32, v00000245c6fa10f0_0, v00000245c6fa28b0_0;
L_00000245c6fa4780 .delay 32 (40,40,40) L_00000245c6fa4780/d;
L_00000245c6fa4780/d .functor MUXZ 32, L_00000245c6fa3d80, L_00000245c7070358, L_00000245c6fa3a60, C4<>;
L_00000245c6fa3420 .cmp/eq 32, v00000245c6fa28b0_0, L_00000245c70703a0;
L_00000245c6fa3240 .arith/mod 32, v00000245c6fa10f0_0, v00000245c6fa28b0_0;
L_00000245c6fa4280 .delay 32 (40,40,40) L_00000245c6fa4280/d;
L_00000245c6fa4280/d .functor MUXZ 32, L_00000245c6fa3240, L_00000245c70703e8, L_00000245c6fa3420, C4<>;
L_00000245c6fa3ec0 .cmp/eq 32, v00000245c6fa28b0_0, L_00000245c7070430;
L_00000245c6fa34c0 .arith/mod 32, v00000245c6fa10f0_0, v00000245c6fa28b0_0;
L_00000245c6fa40a0 .delay 32 (40,40,40) L_00000245c6fa40a0/d;
L_00000245c6fa40a0/d .functor MUXZ 32, L_00000245c6fa34c0, L_00000245c7070478, L_00000245c6fa3ec0, C4<>;
    .scope S_00000245c6f437e0;
T_0 ;
    %wait E_00000245c6f2f250;
    %load/vec4 v00000245c6f2be60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000245c6f2ba00_0, 0, 32;
    %jmp T_0.19;
T_0.0 ;
    %load/vec4 v00000245c6fa19b0_0;
    %store/vec4 v00000245c6f2ba00_0, 0, 32;
    %jmp T_0.19;
T_0.1 ;
    %load/vec4 v00000245c6fa2810_0;
    %store/vec4 v00000245c6f2ba00_0, 0, 32;
    %jmp T_0.19;
T_0.2 ;
    %load/vec4 v00000245c6fa23b0_0;
    %store/vec4 v00000245c6f2ba00_0, 0, 32;
    %jmp T_0.19;
T_0.3 ;
    %load/vec4 v00000245c6fa15f0_0;
    %store/vec4 v00000245c6f2ba00_0, 0, 32;
    %jmp T_0.19;
T_0.4 ;
    %load/vec4 v00000245c6fa1910_0;
    %store/vec4 v00000245c6f2ba00_0, 0, 32;
    %jmp T_0.19;
T_0.5 ;
    %load/vec4 v00000245c6fa2b30_0;
    %store/vec4 v00000245c6f2ba00_0, 0, 32;
    %jmp T_0.19;
T_0.6 ;
    %load/vec4 v00000245c6fa2770_0;
    %store/vec4 v00000245c6f2ba00_0, 0, 32;
    %jmp T_0.19;
T_0.7 ;
    %load/vec4 v00000245c6fa26d0_0;
    %store/vec4 v00000245c6f2ba00_0, 0, 32;
    %jmp T_0.19;
T_0.8 ;
    %load/vec4 v00000245c6fa1190_0;
    %store/vec4 v00000245c6f2ba00_0, 0, 32;
    %jmp T_0.19;
T_0.9 ;
    %load/vec4 v00000245c6fa2310_0;
    %store/vec4 v00000245c6f2ba00_0, 0, 32;
    %jmp T_0.19;
T_0.10 ;
    %load/vec4 v00000245c6fa1d70_0;
    %store/vec4 v00000245c6f2ba00_0, 0, 32;
    %jmp T_0.19;
T_0.11 ;
    %load/vec4 v00000245c6fa1550_0;
    %store/vec4 v00000245c6f2ba00_0, 0, 32;
    %jmp T_0.19;
T_0.12 ;
    %load/vec4 v00000245c6fa2270_0;
    %store/vec4 v00000245c6f2ba00_0, 0, 32;
    %jmp T_0.19;
T_0.13 ;
    %load/vec4 v00000245c6fa21d0_0;
    %store/vec4 v00000245c6f2ba00_0, 0, 32;
    %jmp T_0.19;
T_0.14 ;
    %load/vec4 v00000245c6fa2590_0;
    %store/vec4 v00000245c6f2ba00_0, 0, 32;
    %jmp T_0.19;
T_0.15 ;
    %load/vec4 v00000245c6fa2950_0;
    %store/vec4 v00000245c6f2ba00_0, 0, 32;
    %jmp T_0.19;
T_0.16 ;
    %load/vec4 v00000245c6fa2630_0;
    %store/vec4 v00000245c6f2ba00_0, 0, 32;
    %jmp T_0.19;
T_0.17 ;
    %load/vec4 v00000245c6fa1690_0;
    %store/vec4 v00000245c6f2ba00_0, 0, 32;
    %jmp T_0.19;
T_0.19 ;
    %pop/vec4 1;
    %load/vec4 v00000245c6f2ba00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.20, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245c6f2bfa0_0, 0, 1;
    %jmp T_0.21;
T_0.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245c6f2bfa0_0, 0, 1;
T_0.21 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000245c6f51d80;
T_1 ;
    %delay 40, 0;
    %load/vec4 v00000245c6fa2e50_0;
    %inv;
    %store/vec4 v00000245c6fa2e50_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00000245c6f51d80;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245c6fa2e50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000245c6fa10f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000245c6fa28b0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000245c6fa12d0_0, 0, 5;
    %delay 80, 0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v00000245c6fa10f0_0, 0, 32;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v00000245c6fa28b0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000245c6fa12d0_0, 0, 5;
    %delay 40, 0;
    %vpi_call 2 37 "$display", "ADD: %d + %d = %d, ZERO %d", v00000245c6fa10f0_0, v00000245c6fa28b0_0, v00000245c6fa2c70_0, v00000245c6fa2db0_0 {0 0 0};
    %pushi/vec4 30, 0, 32;
    %store/vec4 v00000245c6fa10f0_0, 0, 32;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v00000245c6fa28b0_0, 0, 32;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000245c6fa12d0_0, 0, 5;
    %delay 40, 0;
    %vpi_call 2 44 "$display", "SUB: %d - %d = %d , ZERO: %d", v00000245c6fa10f0_0, v00000245c6fa28b0_0, v00000245c6fa2c70_0, v00000245c6fa2db0_0 {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v00000245c6fa10f0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v00000245c6fa28b0_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000245c6fa12d0_0, 0, 5;
    %delay 40, 0;
    %vpi_call 2 51 "$display", "SLL: %d << %d = %d, ZERO: %d", v00000245c6fa10f0_0, v00000245c6fa28b0_0, v00000245c6fa2c70_0, v00000245c6fa2db0_0 {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v00000245c6fa10f0_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v00000245c6fa28b0_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v00000245c6fa12d0_0, 0, 5;
    %delay 40, 0;
    %vpi_call 2 58 "$display", "SLT: %d < %d = %d, ZERO: %d", v00000245c6fa10f0_0, v00000245c6fa28b0_0, v00000245c6fa2c70_0, v00000245c6fa2db0_0 {0 0 0};
    %vpi_call 2 60 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\alu_tb.v";
    "./alu.v";
