.. _CHANGE:v1.2.0:


..  This is a comment block. Copy this block for a new release version.

    New in 1.x (upcomming)
    =======================

    Already documented changes are available on the ``release`` branch at GitHub.

    * Python Infrastructure
      * Common changes
      * All Simulators
      * Aldec Active-HDL
			* GHDL
			* Mentor QuestaSim
			* Xilinx ISE Simulator
			* Xilinx Vivado Simulator
      * All Compilers
      * Altera Quartus Synthesis
      * Lattice Diamond (LSE)
      * Xilinx ISE (XST)
      * Xilinx ISE Core Generator
      * Xilinx Vivado Synthesis
    * Documentation
    * VHDL common packages
    * VHDL Simulation helpers
    * New Entities
    * New Testbenches
    * New Constraints
    * Shipped Tool and Helper Scripts


New in 1.x (upcomming)
=======================

Already documented changes are available on the ``release`` branch at GitHub.

* Python Infrastructure

  * Common changes

    * The classes ``Simulator`` and ``Compiler`` now share common methods in base class called ``Shared``.

  * ``*.files`` Parser

    * Implemented path expressions: sub-directory expression, concatenate expression
    * Implemented InterpolateLiteral: access database keys in ``*.files`` files
    * New Path statement, which defines a path constant calculated from a path expression
    * Replaced string arguments in statements with path expressions if the desired string was a path
    * Replaced simple StringToken matches with Identifier expressions

  * All Simulators

    *

  * All Compilers

    *

  * GHDL

    * Reduced ``-P<path>`` parameters: Removed doublings

* Documentation

  *

* VHDL common packages

  *

* VHDL Simulation helpers

  * Mark a testbench as failed if (registered) processes are active while finilize is called

* New Entities

  *

* New Testbenches

  *

* New Constraints

  *

* Shipped Tool and Helper Scripts

  * Updated and new Notepad++ syntax files

