<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MEMORY_DESIGN.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="MEMORY_DESIGN.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MEMORY_DESIGN.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MEMORY_DESIGN.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MEMORY_DESIGN.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MEMORY_DESIGN.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="MEMORY_DESIGN.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MEMORY_DESIGN.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="MEMORY_DESIGN.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="MEMORY_DESIGN.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="MEMORY_DESIGN.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MEMORY_DESIGN.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="MEMORY_DESIGN.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MEMORY_DESIGN.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MEMORY_DESIGN.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="MEMORY_DESIGN.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="MEMORY_DESIGN.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="MEMORY_DESIGN.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="MEMORY_DESIGN.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="MEMORY_DESIGN.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MEMORY_DESIGN.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MEMORY_DESIGN_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="MEMORY_DESIGN_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MEMORY_DESIGN_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MEMORY_DESIGN_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="MEMORY_DESIGN_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="MEMORY_DESIGN_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MEMORY_DESIGN_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MEMORY_DESIGN_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="MEMORY_DESIGN_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="MEMORY_DESIGN_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MEMORY_DESIGN_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MEMORY_DESIGN_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="MEMORY_DESIGN_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="MEMORY_DESIGN_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MEMORY_DESIGN_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Memory_Design_T_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Memory_Design_T_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Memory_Design_T_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="memory_design.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="memory_design.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="memory_design.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1528647379" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1528647379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528647379" xil_pn:in_ck="-2144879506353272392" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1528647379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Clk_100Hz.v"/>
      <outfile xil_pn:name="DEBOUNCE.v"/>
      <outfile xil_pn:name="MEMORY_DESIGN.v"/>
      <outfile xil_pn:name="Memory_Design_T.v"/>
    </transform>
    <transform xil_pn:end_ts="1528647379" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7183034501439776580" xil_pn:start_ts="1528647379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528647379" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2498650360596047994" xil_pn:start_ts="1528647379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528647380" xil_pn:in_ck="-5112010202250014648" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4713789560895060426" xil_pn:start_ts="1528647379">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.v"/>
    </transform>
    <transform xil_pn:end_ts="1528647380" xil_pn:in_ck="3418006934836301132" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1528647380">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Clk_100Hz.v"/>
      <outfile xil_pn:name="DEBOUNCE.v"/>
      <outfile xil_pn:name="MEMORY_DESIGN.v"/>
      <outfile xil_pn:name="Memory_Design_T.v"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.v"/>
    </transform>
    <transform xil_pn:end_ts="1528647383" xil_pn:in_ck="3418006934836301132" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7865649054427946999" xil_pn:start_ts="1528647380">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Memory_Design_T_beh.prj"/>
      <outfile xil_pn:name="Memory_Design_T_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1528647383" xil_pn:in_ck="-2932394765489823660" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3908611662661201466" xil_pn:start_ts="1528647383">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Memory_Design_T_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1528511150" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1528511150">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528511150" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7795233659246795815" xil_pn:start_ts="1528511150">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528511151" xil_pn:in_ck="-5112010202250014648" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4713789560895060426" xil_pn:start_ts="1528511150">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528511151" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2064122789878779753" xil_pn:start_ts="1528511151">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528511151" xil_pn:in_ck="-2675640010864512073" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1528511151">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528511151" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2554046034169325184" xil_pn:start_ts="1528511151">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528511735" xil_pn:in_ck="9176687365395674467" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="5572957558260547141" xil_pn:start_ts="1528511726">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MEMORY_DESIGN.lso"/>
      <outfile xil_pn:name="MEMORY_DESIGN.ngc"/>
      <outfile xil_pn:name="MEMORY_DESIGN.ngr"/>
      <outfile xil_pn:name="MEMORY_DESIGN.prj"/>
      <outfile xil_pn:name="MEMORY_DESIGN.stx"/>
      <outfile xil_pn:name="MEMORY_DESIGN.syr"/>
      <outfile xil_pn:name="MEMORY_DESIGN.xst"/>
      <outfile xil_pn:name="MEMORY_DESIGN_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1528511851" xil_pn:in_ck="8019401046695671401" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5454283377462454124" xil_pn:start_ts="1528511851">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1528511857" xil_pn:in_ck="-3015162100916271881" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3588110516356143881" xil_pn:start_ts="1528511851">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MEMORY_DESIGN.bld"/>
      <outfile xil_pn:name="MEMORY_DESIGN.ngd"/>
      <outfile xil_pn:name="MEMORY_DESIGN_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1528511864" xil_pn:in_ck="-8945587337376907582" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1528511857">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MEMORY_DESIGN.pcf"/>
      <outfile xil_pn:name="MEMORY_DESIGN_map.map"/>
      <outfile xil_pn:name="MEMORY_DESIGN_map.mrp"/>
      <outfile xil_pn:name="MEMORY_DESIGN_map.ncd"/>
      <outfile xil_pn:name="MEMORY_DESIGN_map.ngm"/>
      <outfile xil_pn:name="MEMORY_DESIGN_map.xrpt"/>
      <outfile xil_pn:name="MEMORY_DESIGN_summary.xml"/>
      <outfile xil_pn:name="MEMORY_DESIGN_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1528511876" xil_pn:in_ck="5817749777630103771" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1528511864">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MEMORY_DESIGN.ncd"/>
      <outfile xil_pn:name="MEMORY_DESIGN.pad"/>
      <outfile xil_pn:name="MEMORY_DESIGN.par"/>
      <outfile xil_pn:name="MEMORY_DESIGN.ptwx"/>
      <outfile xil_pn:name="MEMORY_DESIGN.unroutes"/>
      <outfile xil_pn:name="MEMORY_DESIGN.xpi"/>
      <outfile xil_pn:name="MEMORY_DESIGN_pad.csv"/>
      <outfile xil_pn:name="MEMORY_DESIGN_pad.txt"/>
      <outfile xil_pn:name="MEMORY_DESIGN_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1528511888" xil_pn:in_ck="-7708796842017361579" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1528511876">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MEMORY_DESIGN.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="memory_design.bgn"/>
      <outfile xil_pn:name="memory_design.bit"/>
      <outfile xil_pn:name="memory_design.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1528511876" xil_pn:in_ck="315461141335217214" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1528511872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MEMORY_DESIGN.twr"/>
      <outfile xil_pn:name="MEMORY_DESIGN.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
