# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"dig_clock_tb_func_synth.v" \

sv xil_defaultlib  \
"../../../../../dig_clock.srcs/sim_1/new/dig_clock_tb.sv" \

# Do not sort compile order
nosort
