{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 19 20:28:39 2017 " "Info: Processing started: Mon Jun 19 20:28:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SELECT-FOUR -c SELECT-FOUR --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SELECT-FOUR -c SELECT-FOUR --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "D18 OUT8 16.930 ns Longest " "Info: Longest tpd from source pin \"D18\" to destination pin \"OUT8\" is 16.930 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns D18 1 PIN PIN_143 1 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_143; Fanout = 1; PIN Node = 'D18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { D18 } "NODE_NAME" } } { "SELECT-FOUR.bdf" "" { Schematic "C:/Documents and Settings/Administrator/×ÀÃæ/ComputerFinal/SELECT-FOUR/SELECT-FOUR.bdf" { { 1120 616 784 1136 "D18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.818 ns) + CELL(0.370 ns) 9.142 ns 74153:inst4\|10~1 2 COMB LCCOMB_X33_Y10_N0 1 " "Info: 2: + IC(7.818 ns) + CELL(0.370 ns) = 9.142 ns; Loc. = LCCOMB_X33_Y10_N0; Fanout = 1; COMB Node = '74153:inst4\|10~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "8.188 ns" { D18 74153:inst4|10~1 } "NODE_NAME" } } { "74153.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74153.bdf" { { 752 600 664 824 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.353 ns) + CELL(0.206 ns) 9.701 ns 74153:inst4\|10~2 3 COMB LCCOMB_X33_Y10_N10 1 " "Info: 3: + IC(0.353 ns) + CELL(0.206 ns) = 9.701 ns; Loc. = LCCOMB_X33_Y10_N10; Fanout = 1; COMB Node = '74153:inst4\|10~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.559 ns" { 74153:inst4|10~1 74153:inst4|10~2 } "NODE_NAME" } } { "74153.bdf" "" { Schematic "c:/altera/90/quartus/libraries/others/maxplus2/74153.bdf" { { 752 600 664 824 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.173 ns) + CELL(3.056 ns) 16.930 ns OUT8 4 PIN PIN_8 0 " "Info: 4: + IC(4.173 ns) + CELL(3.056 ns) = 16.930 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'OUT8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.229 ns" { 74153:inst4|10~2 OUT8 } "NODE_NAME" } } { "SELECT-FOUR.bdf" "" { Schematic "C:/Documents and Settings/Administrator/×ÀÃæ/ComputerFinal/SELECT-FOUR/SELECT-FOUR.bdf" { { 1088 1008 1184 1104 "OUT8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.586 ns ( 27.09 % ) " "Info: Total cell delay = 4.586 ns ( 27.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.344 ns ( 72.91 % ) " "Info: Total interconnect delay = 12.344 ns ( 72.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "16.930 ns" { D18 74153:inst4|10~1 74153:inst4|10~2 OUT8 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "16.930 ns" { D18 {} D18~combout {} 74153:inst4|10~1 {} 74153:inst4|10~2 {} OUT8 {} } { 0.000ns 0.000ns 7.818ns 0.353ns 4.173ns } { 0.000ns 0.954ns 0.370ns 0.206ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "135 " "Info: Peak virtual memory: 135 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 19 20:28:40 2017 " "Info: Processing ended: Mon Jun 19 20:28:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
