{
  "user": "arceos-org",
  "repo": "riscv_plic",
  "timestamp": {
    "start": 1764295024766,
    "end": 1766628392504
  },
  "pkgs": {
    "riscv_plic": {
      "version": "0.2.0",
      "dependencies": 1,
      "lib": true,
      "bin": false,
      "testcases": null,
      "tests": 0,
      "examples": 0,
      "benches": 0,
      "authors": [
        "Keyang Hu <keyang.hu@qq.com>"
      ],
      "description": "RISC-V platform-level interrupt controller (PLIC) register definitions and basic operations",
      "documentation": "https://docs.rs/riscv_plic",
      "readme": "README.md",
      "homepage": "https://github.com/arceos-org/arceos",
      "keywords": [
        "arceos",
        "riscv",
        "riscv64",
        "plic",
        "interrupt-controller"
      ],
      "categories": [
        "embedded",
        "no-std",
        "hardware-support",
        "os"
      ],
      "rust_version": null,
      "diag_total_count": 6,
      "last_commit_time": "2025-11-27T07:09:32Z",
      "release_count": 2,
      "last_release_size": 4151,
      "last_release_time": "2025-11-27T07:10:55Z"
    }
  }
}