Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /home/shantanu/vivado/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 9163619872cf482cb8407f1f4e1e10f8 --incr --debug typical --relax --mt 8 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot sim_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "sim_time_impl.sdf", for root module "sim/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "sim_time_impl.sdf", for root module "sim/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.delay
Compiling module xil_defaultlib.delay_0
Compiling module xil_defaultlib.delay_1
Compiling module xil_defaultlib.delay_2
Compiling module xil_defaultlib.delay_3
Compiling module xil_defaultlib.delay_4
Compiling module xil_defaultlib.delay_5
Compiling module xil_defaultlib.delay_6
Compiling module xil_defaultlib.delay_7
Compiling module xil_defaultlib.delay_8
Compiling module xil_defaultlib.delay_9
Compiling module xil_defaultlib.delay_10
Compiling module xil_defaultlib.delay_11
Compiling module xil_defaultlib.delay_12
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_time_impl
