fifo_generator_bram_64x1024.v,verilog,xil_defaultlib,../../../../v3_03.srcs/sources_1/ip/fifo_generator_bram_64x1024/sim/fifo_generator_bram_64x1024.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
