# SETTINGS ./simusched ej7/lote7.tsk 4 1 2 SchedRR 3 5 7 10
LOAD 0  0
LOAD 0  1
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
CPU 0 -1 2
CPU 0 -1 3
CPU 1  0 0
CPU 1  1 1
CPU 1 -1 2
CPU 1 -1 3
CPU 2  0 0
CPU 2  1 1
CPU 2 -1 2
CPU 2 -1 3
LOAD 3  2
BLOCK 3  1
CPU 3  0 0
# CONTEXT CPU 1 3
CPU 3 -1 2
CPU 3 -1 3
UNBLOCK 4  1
# CONTEXT CPU 0 4
CPU 4  2 1
# CONTEXT CPU 2 4
CPU 4 -1 3
LOAD 5  3
# CONTEXT CPU 0 5
CPU 5  2 1
# CONTEXT CPU 2 5
# CONTEXT CPU 3 5
# CONTEXT CPU 0 6
CPU 6  2 1
# CONTEXT CPU 2 6
CPU 6  3 3
LOAD 7  4
CPU 7  1 0
CPU 7  2 1
CPU 7  0 2
CPU 7  3 3
BLOCK 8  3
CPU 8  1 0
CPU 8  2 1
CPU 8  0 2
# CONTEXT CPU 3 8
BLOCK 9  0
UNBLOCK 9  3
CPU 9  1 0
# CONTEXT CPU 1 9
# CONTEXT CPU 2 9
CPU 9  4 3
LOAD 10  5
BLOCK 10  1
UNBLOCK 10  0
# CONTEXT CPU 0 10
# CONTEXT CPU 1 10
# CONTEXT CPU 2 10
CPU 10  4 3
UNBLOCK 11  1
CPU 11  5 0
# CONTEXT CPU 1 11
# CONTEXT CPU 2 11
CPU 11  4 3
CPU 12  5 0
CPU 12  3 1
CPU 12  2 2
CPU 12  4 3
BLOCK 13  5
# CONTEXT CPU 0 13
CPU 13  3 1
CPU 13  2 2
CPU 13  4 3
BLOCK 14  3
BLOCK 14  4
UNBLOCK 14  5
# CONTEXT CPU 0 14
# CONTEXT CPU 1 14
CPU 14  2 2
# CONTEXT CPU 3 14
UNBLOCK 15  3
UNBLOCK 15  4
# CONTEXT CPU 0 15
# CONTEXT CPU 1 15
CPU 15  2 2
# CONTEXT CPU 3 15
CPU 16  0 0
# CONTEXT CPU 1 16
CPU 16  2 2
# CONTEXT CPU 3 16
CPU 17  0 0
CPU 17  1 1
CPU 17  2 2
CPU 17  5 3
CPU 18  0 0
CPU 18  1 1
CPU 18  2 2
CPU 18  5 3
BLOCK 19  5
# CONTEXT CPU 0 19
CPU 19  1 1
# CONTEXT CPU 2 19
# CONTEXT CPU 3 19
UNBLOCK 20  5
# CONTEXT CPU 0 20
CPU 20  1 1
# CONTEXT CPU 2 20
# CONTEXT CPU 3 20
# CONTEXT CPU 0 21
CPU 21  1 1
# CONTEXT CPU 2 21
# CONTEXT CPU 3 21
BLOCK 22  1
CPU 22  3 0
# CONTEXT CPU 1 22
CPU 22  4 2
CPU 22  0 3
BLOCK 23  3
UNBLOCK 23  1
# CONTEXT CPU 0 23
# CONTEXT CPU 1 23
CPU 23  4 2
CPU 23  0 3
UNBLOCK 24  3
# CONTEXT CPU 0 24
# CONTEXT CPU 1 24
CPU 24  4 2
CPU 24  0 3
# CONTEXT CPU 0 25
CPU 25  2 1
CPU 25  4 2
CPU 25  0 3
CPU 26  5 0
CPU 26  2 1
CPU 26  4 2
CPU 26  0 3
BLOCK 27  5
BLOCK 27  0
# CONTEXT CPU 0 27
CPU 27  2 1
CPU 27  4 2
# CONTEXT CPU 3 27
UNBLOCK 28  0
UNBLOCK 28  5
# CONTEXT CPU 0 28
CPU 28  2 1
CPU 28  4 2
# CONTEXT CPU 3 28
# CONTEXT CPU 0 29
CPU 29  2 1
# CONTEXT CPU 2 29
# CONTEXT CPU 3 29
CPU 30  1 0
# CONTEXT CPU 1 30
# CONTEXT CPU 2 30
CPU 30  3 3
CPU 31  1 0
# CONTEXT CPU 1 31
# CONTEXT CPU 2 31
CPU 31  3 3
CPU 32  1 0
# CONTEXT CPU 1 32
CPU 32  0 2
CPU 32  3 3
BLOCK 33  1
BLOCK 33  0
# CONTEXT CPU 0 33
CPU 33  5 1
# CONTEXT CPU 2 33
CPU 33  3 3
BLOCK 34  3
UNBLOCK 34  0
UNBLOCK 34  1
# CONTEXT CPU 0 34
CPU 34  5 1
# CONTEXT CPU 2 34
# CONTEXT CPU 3 34
UNBLOCK 35  3
# CONTEXT CPU 0 35
CPU 35  5 1
# CONTEXT CPU 2 35
# CONTEXT CPU 3 35
CPU 36  4 0
CPU 36  5 1
CPU 36  2 2
# CONTEXT CPU 3 36
BLOCK 37  4
BLOCK 37  5
# CONTEXT CPU 0 37
# CONTEXT CPU 1 37
CPU 37  2 2
CPU 37  0 3
UNBLOCK 38  4
UNBLOCK 38  5
CPU 38  1 0
# CONTEXT CPU 1 38
CPU 38  2 2
CPU 38  0 3
BLOCK 39  1
# CONTEXT CPU 0 39
# CONTEXT CPU 1 39
CPU 39  2 2
CPU 39  0 3
UNBLOCK 40  1
CPU 40  4 0
CPU 40  3 1
CPU 40  2 2
CPU 40  0 3
BLOCK 41  4
BLOCK 41  3
# CONTEXT CPU 0 41
# CONTEXT CPU 1 41
CPU 41  2 2
CPU 41  0 3
UNBLOCK 42  3
UNBLOCK 42  4
# CONTEXT CPU 0 42
# CONTEXT CPU 1 42
CPU 42  2 2
CPU 42  0 3
# CONTEXT CPU 0 43
# CONTEXT CPU 1 43
# CONTEXT CPU 2 43
CPU 43  0 3
CPU 44  5 0
CPU 44  1 1
# CONTEXT CPU 2 44
CPU 44  0 3
BLOCK 45  5
# CONTEXT CPU 0 45
CPU 45  1 1
# CONTEXT CPU 2 45
CPU 45  0 3
UNBLOCK 46  5
CPU 46  4 0
CPU 46  1 1
CPU 46  3 2
CPU 46  0 3
CPU 47  4 0
CPU 47  1 1
CPU 47  3 2
# CONTEXT CPU 3 47
CPU 48  4 0
CPU 48  1 1
CPU 48  3 2
# CONTEXT CPU 3 48
BLOCK 49  3
# CONTEXT CPU 0 49
# CONTEXT CPU 1 49
# CONTEXT CPU 2 49
# CONTEXT CPU 3 49
UNBLOCK 50  3
CPU 50  5 0
# CONTEXT CPU 1 50
# CONTEXT CPU 2 50
CPU 50  2 3
CPU 51  5 0
# CONTEXT CPU 1 51
# CONTEXT CPU 2 51
CPU 51  2 3
EXIT 52  2 3
CPU 52  5 0
CPU 52  0 1
CPU 52  4 2
# CONTEXT CPU 3 52
BLOCK 53  5
# CONTEXT CPU 0 53
CPU 53  0 1
CPU 53  4 2
# CONTEXT CPU 3 53
EXIT 54  0 1
UNBLOCK 54  5
# CONTEXT CPU 0 54
# CONTEXT CPU 1 54
CPU 54  4 2
# CONTEXT CPU 3 54
# CONTEXT CPU 0 55
# CONTEXT CPU 1 55
CPU 55  4 2
CPU 55  1 3
CPU 56  3 0
# CONTEXT CPU 1 56
CPU 56  4 2
CPU 56  1 3
BLOCK 57  3
CPU 57 -1 0
CPU 57  5 1
CPU 57  4 2
CPU 57  1 3
BLOCK 58  5
BLOCK 58  4
UNBLOCK 58  3
# CONTEXT CPU 0 58
CPU 58 -1 1
CPU 58 -1 2
CPU 58  1 3
BLOCK 59  1
UNBLOCK 59  4
UNBLOCK 59  5
CPU 59  3 0
# CONTEXT CPU 1 59
# CONTEXT CPU 2 59
CPU 59 -1 3
UNBLOCK 60  1
CPU 60  3 0
# CONTEXT CPU 1 60
# CONTEXT CPU 2 60
# CONTEXT CPU 3 60
CPU 61  3 0
# CONTEXT CPU 1 61
# CONTEXT CPU 2 61
CPU 61  1 3
BLOCK 62  1
CPU 62  3 0
CPU 62  4 1
CPU 62  5 2
CPU 62 -1 3
BLOCK 63  4
UNBLOCK 63  1
CPU 63  3 0
# CONTEXT CPU 1 63
CPU 63  5 2
CPU 63 -1 3
BLOCK 64  3
UNBLOCK 64  4
# CONTEXT CPU 0 64
# CONTEXT CPU 1 64
CPU 64  5 2
CPU 64 -1 3
UNBLOCK 65  3
# CONTEXT CPU 0 65
# CONTEXT CPU 1 65
CPU 65  5 2
# CONTEXT CPU 3 65
# CONTEXT CPU 0 66
CPU 66  1 1
CPU 66  5 2
# CONTEXT CPU 3 66
CPU 67  4 0
CPU 67  1 1
CPU 67  5 2
# CONTEXT CPU 3 67
EXIT 68  1 1
CPU 68  4 0
CPU 68 -1 1
CPU 68  5 2
CPU 68  3 3
EXIT 69  4 0
CPU 69 -1 0
CPU 69 -1 1
CPU 69  5 2
CPU 69  3 3
CPU 70 -1 0
CPU 70 -1 1
CPU 70  5 2
CPU 70  3 3
BLOCK 71  5
CPU 71 -1 0
CPU 71 -1 1
CPU 71 -1 2
CPU 71  3 3
BLOCK 72  3
UNBLOCK 72  5
# CONTEXT CPU 0 72
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
UNBLOCK 73  3
# CONTEXT CPU 0 73
# CONTEXT CPU 1 73
CPU 73 -1 2
CPU 73 -1 3
# CONTEXT CPU 0 74
# CONTEXT CPU 1 74
CPU 74 -1 2
CPU 74 -1 3
CPU 75  5 0
# CONTEXT CPU 1 75
CPU 75 -1 2
CPU 75 -1 3
BLOCK 76  5
CPU 76 -1 0
CPU 76  3 1
CPU 76 -1 2
CPU 76 -1 3
BLOCK 77  3
UNBLOCK 77  5
# CONTEXT CPU 0 77
CPU 77 -1 1
CPU 77 -1 2
CPU 77 -1 3
UNBLOCK 78  3
CPU 78  5 0
# CONTEXT CPU 1 78
CPU 78 -1 2
CPU 78 -1 3
CPU 79  5 0
CPU 79  3 1
CPU 79 -1 2
CPU 79 -1 3
EXIT 80  5 0
CPU 80 -1 0
CPU 80  3 1
CPU 80 -1 2
CPU 80 -1 3
EXIT 81  3 1
CPU 81 -1 0
CPU 81 -1 1
CPU 81 -1 2
CPU 81 -1 3
