
*** Running vivado
    with args -log SQD.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SQD.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source SQD.tcl -notrace
Command: synth_design -top SQD -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 520
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1166.312 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SQD' [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/sources_1/new/SQD.v:23]
INFO: [Synth 8-6157] synthesizing module 'SQD_Mealy' [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/sources_1/new/SQD_Mealy.v:23]
INFO: [Synth 8-6157] synthesizing module 'SR_Mealy' [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/sources_1/new/SR_Mealy.v:23]
INFO: [Synth 8-6157] synthesizing module 'D_Flipflop' [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/sources_1/new/D_Flipflop.v:23]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_Flipflop' (1#1) [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/sources_1/new/D_Flipflop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SR_Mealy' (2#1) [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/sources_1/new/SR_Mealy.v:23]
INFO: [Synth 8-6157] synthesizing module 'CL_Mealy' [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/sources_1/new/CL_Mealy.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CL_Mealy' (3#1) [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/sources_1/new/CL_Mealy.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SQD_Mealy' (4#1) [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/sources_1/new/SQD_Mealy.v:23]
INFO: [Synth 8-6157] synthesizing module 'SQD_Moore' [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/sources_1/new/SQD_Moore.v:23]
INFO: [Synth 8-6157] synthesizing module 'CLn_Moore' [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/sources_1/new/CLn_Moore.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/sources_1/new/CLn_Moore.v:30]
INFO: [Synth 8-6155] done synthesizing module 'CLn_Moore' (5#1) [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/sources_1/new/CLn_Moore.v:23]
INFO: [Synth 8-6157] synthesizing module 'SR_Moore' [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/sources_1/new/SR_Moore.v:23]
INFO: [Synth 8-6157] synthesizing module 'D_Flipflop__parameterized0' [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/sources_1/new/D_Flipflop.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_Flipflop__parameterized0' (5#1) [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/sources_1/new/D_Flipflop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SR_Moore' (6#1) [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/sources_1/new/SR_Moore.v:23]
INFO: [Synth 8-6157] synthesizing module 'CLo_Moore' [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/sources_1/new/CLo_Moore.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CLo_Moore' (7#1) [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/sources_1/new/CLo_Moore.v:23]
INFO: [Synth 8-6157] synthesizing module 'OR_Moore' [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/sources_1/new/OR_Moore.v:23]
INFO: [Synth 8-6157] synthesizing module 'D_Flipflop__parameterized1' [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/sources_1/new/D_Flipflop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'D_Flipflop__parameterized1' (7#1) [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/sources_1/new/D_Flipflop.v:23]
INFO: [Synth 8-6155] done synthesizing module 'OR_Moore' (8#1) [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/sources_1/new/OR_Moore.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SQD_Moore' (9#1) [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/sources_1/new/SQD_Moore.v:23]
INFO: [Synth 8-6157] synthesizing module 'ShiftReg' [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/sources_1/new/ShiftReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ShiftReg' (10#1) [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/sources_1/new/ShiftReg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'SQD' (11#1) [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/sources_1/new/SQD.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1166.312 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1166.312 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1166.312 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1166.312 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/constrs_1/new/SQD_xdc.xdc]
Finished Parsing XDC File [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/constrs_1/new/SQD_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/VivadoProjects/Experiment_3/Experiment_3.srcs/constrs_1/new/SQD_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SQD_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SQD_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1166.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1166.312 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1166.312 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1166.312 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1166.312 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1166.312 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   6 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 19    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1166.312 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1166.312 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1166.312 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1166.312 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1166.312 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1166.312 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1166.312 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1166.312 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1166.312 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1166.312 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT3 |     3|
|4     |LUT6 |     6|
|5     |FDCE |    15|
|6     |FDPE |     1|
|7     |IBUF |     3|
|8     |OBUF |    17|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1166.312 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1166.312 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1166.312 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1166.312 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1166.312 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 171d74f4
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1166.312 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/VivadoProjects/Experiment_3/Experiment_3.runs/synth_1/SQD.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SQD_utilization_synth.rpt -pb SQD_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 27 15:54:11 2022...
