// Auto-generated by OpenLane
module mul_32(
`ifdef USE_POWER_PINS
  inout VPWR,
  inout VGND,
`endif
  input clk,
  input[31:0] A,
  input[31:0] B,
  output[63:0] C
);
endmodule
