description = "PCIe Bridge - Main Control and Status"
[[bank]]
  name = "AXIPCIE_MAIN"
  address = "0xfd0e0000"
[[register]]
  name = "BRIDGE_CORE_CFG_PCIE_RX0"
  type = "mixed"
  width = 32
  description = "PCI Express Receive Access and BAR Configuration"
  default = "0x00010000"
  offset = "0x00000000"
  [[register.field]]
    name = "RESERVED"
    bits = "31:18"
    type = "ro"
  [[register.field]]
    name = "CFG_DISABLE_PCIE_DMA_REG_ACCESS"
    bits = "17"
    type = "rw"
  [[register.field]]
    name = "CFG_DISABLE_PCIE_BRIDGE_REG_ACCESS"
    bits = "16"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "15:3"
    type = "ro"
  [[register.field]]
    name = "CFG_DMA_REG_BAR"
    bits = "2:0"
    type = "rw"
    shortdesc = '''Determines which PCI Express Base Address Region (BAR) is used to access DMA and Bridge Registers from PCI Express.'''
    longdesc = '''If a received PCI Express read/write requests' BAR hit information is equal to cfg_dma_reg_bar, then the transaction is terminated by the internal DMA/Bridge Register implementation, otherwise the transaction is forwarded to the AXI Master Interface. cfg_dma_reg_bar is only for received PCI Express read and write requests and has no impact on received AXI Slave Interface requests.'''
[[register]]
  name = "BRIDGE_CORE_CFG_PCIE_RX1"
  type = "mixed"
  width = 32
  description = "PCI Express Receive Transaction Attribute Handling"
  default = "0x00000000"
  offset = "0x00000004"
  [[register.field]]
    name = "RESERVED"
    bits = "31:9"
    type = "ro"
  [[register.field]]
    name = "CFG_RD_UR_IS_UR_OK1S_N"
    bits = "8"
    type = "rw"
    shortdesc = '''Determines the AXI response for AXI Slave Interface-initiated PCI Express Configuration read/write transactions that are completed with Unsupported Request status.'''
    longdesc = '''During Root Port PCI Express hierarchy enumeration, PCI Express software is generally required to issue read and write PCI Express Configuration transactions to PCI Express function numbers that may not exist in order to determine which function numbers have devices present. PCI Express Configuration read/write requests to non-existent functions will return completions with Unsupported Requests status which is considered a serious error for other types of AXI Slave Interface transactions. Since Unsupported Request responses are expected during PCI Express hierarchy enumeration, this register enables such responses to optionally be downgraded in severity. In many cases Root Complex PCI Express Configuration Software will require (cfg_rd_ur_is_ur_ok1s_n == 0) behavior.'''
  [[register.field]]
    name = "CFG_PCIE_RX_ARCACHE"
    bits = "7:4"
    type = "rw"
    shortdesc = '''Value to use for the AXI Master Interface m_arcache port for received PCI Express Memory Read requests, with the No Snoop attribute = 0, that are forwarded to the AXI Master Interface for completion.'''
    longdesc = '''If a received PCI Express read request that is forwarded to the AXI Master Interface hits an Ingress Translation that has cache attribute replacement enabled, then the Ingress Translation cache value takes priority.'''
  [[register.field]]
    name = "CFG_PCIE_RX_AWCACHE"
    bits = "3:0"
    type = "rw"
    shortdesc = '''Value to use for the AXI Master Interface m_awcache port for received PCI Express Memory Write requests, with the No Snoop attribute = 0, that are forwarded to the AXI Master Interface for completion.'''
    longdesc = '''If a received PCI Express write request that is forwarded to the AXI Master Interface hits an Ingress Translation that has cache attribute replacement enabled, then the Ingress Translation cache value takes priority.'''
[[register]]
  name = "BRIDGE_CORE_CFG_AXI_MASTER"
  type = "mixed"
  width = 32
  description = "AXI Master Max Payload Size Configuration"
  default = "0x00000000"
  offset = "0x00000008"
  [[register.field]]
    name = "RESERVED"
    bits = "31:7"
    type = "ro"
  [[register.field]]
    name = "CFG_M_MAX_RD_REQ_SIZE"
    bits = "6:4"
    type = "rw"
    shortdesc = '''Maximum read request size allowed for AXI Master Interface read transactions.'''
    longdesc = '''AXI Master Interface read requests exceeding the configured maximum read request size are fragmented into multiple AXI transactions to comply with the requested max read request size.'''
  [[register.field]]
    name = "RESERVED"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "CFG_M_MAX_WR_REQ_SIZE"
    bits = "2:0"
    type = "rw"
    shortdesc = '''Maximum write request size allowed for AXI Master Interface write transactions.'''
    longdesc = '''AXI Master Interface write requests exceeding the configured maximum write request size are fragmented into multiple AXI transactions to comply with the requested max write request size.'''
[[register]]
  name = "BRIDGE_CORE_CFG_PCIE_TX"
  type = "mixed"
  width = 32
  description = "PCI Express Transmit Cut Through Configuration"
  default = "0x00000000"
  offset = "0x0000000C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:1"
    type = "ro"
  [[register.field]]
    name = "CFG_PCIE_TX_CUT_THROUGH"
    bits = "0"
    type = "rw"
    shortdesc = '''Enables/Disables cut-through routing for PCIe TLP transmissions.'''
    longdesc = '''Enabling cut-through routing reduces latency, but may only be enabled when AXI bandwidth is guaranteed to be >= PCI Express bandwidth under all possible conditions.'''
[[register]]
  name = "BRIDGE_CORE_CFG_INTERRUPT"
  type = "mixed"
  width = 32
  description = "PCI Express Core Interrupt Routing Configuration"
  default = "0x00000000"
  offset = "0x00000010"
  [[register.field]]
    name = "RESERVED"
    bits = "31:1"
    type = "ro"
  [[register.field]]
    name = "CFG_PCIE_INT_AXI_PCIE_N"
    bits = "0"
    type = "rw"
    shortdesc = '''Determines whether the interrupt events whose status is recorded in Received Interrupt and Message Controller - Miscellaneous Interrupt Status are routed to PCI Express or AXI.'''
    longdesc = '''These interrupt sources should generally be routed to the Root Complex unless the local CPU software is designed to handle them. 0: Generate Interrupts to the PCIe Host; 1: Generate Interrupts to the local processor on the AXI side'''
[[register]]
  name = "BRIDGE_CORE_CFG_RAM_DISABLE0"
  type = "mixed"
  width = 32
  description = "ECC RAM 1-bit Error Correction Enable/Disable (designs with ECC support only)"
  default = "0x00000000"
  offset = "0x00000014"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "ro"
  [[register.field]]
    name = "CFG_RAM_DMA_SGL_DST_DIS_COR"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "CFG_RAM_DMA_SGL_SRC_DIS_COR"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "CFG_RAM_DMA_CH_REG_DIS_COR"
    bits = "12"
    type = "rw"
  [[register.field]]
    name = "CFG_RAM_DMA_MSIX_TAB_DIS_COR"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "10:9"
    type = "ro"
  [[register.field]]
    name = "CFG_RAM_DMA_AXI_S_W_DIS_COR"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "CFG_RAM_DMA_AXI_M_R_DIS_COR"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "CFG_RAM_DMA_PCIE_S_CD_DIS_COR"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "CFG_RAM_DMA_PCIE_S_RA_DIS_COR"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "CFG_RAM_DMA_PCIE_S_W_DIS_COR"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "CFG_RAM_DMA_PCIE_S_WA_DIS_COR"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "CFG_RAM_DMA_PCIE_TX_W_DIS_COR"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "CFG_RAM_DMA_PCIE_M_R_DIS_COR"
    bits = "0"
    type = "rw"
[[register]]
  name = "BRIDGE_CORE_CFG_RAM_DISABLE1"
  type = "mixed"
  width = 32
  description = "ECC RAM 2-bit Error Handling Enable/Disable (designs with ECC support only)"
  default = "0x00000000"
  offset = "0x00000018"
  [[register.field]]
    name = "RESERVED"
    bits = "31:15"
    type = "ro"
  [[register.field]]
    name = "CFG_RAM_DMA_SGL_DST_DIS_ERR"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "CFG_RAM_DMA_SGL_SRC_DIS_ERR"
    bits = "13"
    type = "rw"
  [[register.field]]
    name = "CFG_RAM_DMA_CH_REG_DIS_ERR"
    bits = "12"
    type = "rw"
  [[register.field]]
    name = "CFG_RAM_DMA_MSIX_TAB_DIS_ERR"
    bits = "11"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "10:9"
    type = "ro"
  [[register.field]]
    name = "CFG_RAM_DMA_AXI_S_W_DIS_ERR"
    bits = "8"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "CFG_RAM_DMA_AXI_M_R_DIS_ERR"
    bits = "6"
    type = "rw"
  [[register.field]]
    name = "CFG_RAM_DMA_PCIE_S_CD_DIS_ERR"
    bits = "5"
    type = "rw"
  [[register.field]]
    name = "CFG_RAM_DMA_PCIE_S_RA_DIS_ERR"
    bits = "4"
    type = "rw"
  [[register.field]]
    name = "CFG_RAM_DMA_PCIE_S_W_DIS_ERR"
    bits = "3"
    type = "rw"
  [[register.field]]
    name = "CFG_RAM_DMA_PCIE_S_WA_DIS_ERR"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "CFG_RAM_DMA_PCIE_TX_W_DIS_ERR"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "CFG_RAM_DMA_PCIE_M_R_DIS_ERR"
    bits = "0"
    type = "rw"
[[register]]
  name = "BRIDGE_CORE_CFG_PCIE_RELAXED_ORDER"
  type = "mixed"
  width = 32
  description = "PCI Express Receive Completion Ordering Configuration"
  default = "0x00000003"
  offset = "0x0000001C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:2"
    type = "ro"
  [[register.field]]
    name = "CFG_ENABLE_CFGIO_WR_RO"
    bits = "1"
    type = "rw"
    shortdesc = '''Configuration Write and I/O Write Received Completion Ordering Configuration.'''
    longdesc = '''cfg_enable_cfgio_wr_ro == 1 and == 0 are both compliant with PCIe ordering rules as received write transaction passing is permitted but not required for Configuration Writes and I/O Writes.'''
  [[register.field]]
    name = "CFG_ENABLE_DMA_RO"
    bits = "0"
    type = "rw"
    shortdesc = '''PCI Express Received DMA Read Completion Ordering Configuration.'''
    longdesc = '''cfg_enable_dma_ro == 1 is not PCIe compliant, however, this optimization is typically fine for most applications and has higher DMA performance due to removing unnecessary transaction blocking.'''
[[register]]
  name = "BRIDGE_CORE_CFG_PCIE_RX_MSG_FILTER"
  type = "mixed"
  width = 32
  description = "PCI Express Receive Message Filtering Configuration"
  default = "0x00000000"
  offset = "0x00000020"
  [[register.field]]
    name = "CFG_DESIRED_VEN_MSG_VEN_ID"
    bits = "31:16"
    type = "rw"
  [[register.field]]
    name = "CFG_DESIRED_VEN_MSG_VEN_INV"
    bits = "15"
    type = "rw"
  [[register.field]]
    name = "CFG_DESIRED_VEN_MSG_EN"
    bits = "14"
    type = "rw"
  [[register.field]]
    name = "CFG_ENABLE_OTH_MSG_FWD"
    bits = "13"
    type = "rw"
    shortdesc = '''When 1, received PCIe messages with msg_code[7:4] not matching 0x1, 0x2, 0x3, 0x5, or 0x7 (other message types) will be forwarded to the AXI Master Interface.'''
    longdesc = '''When 0 such messages will be silently dropped and not forwarded.'''
  [[register.field]]
    name = "RESERVED"
    bits = "12:8"
    type = "ro"
  [[register.field]]
    name = "CFG_ENABLE_VEN_MSG_FWD"
    bits = "7"
    type = "rw"
    shortdesc = '''When 1, received PCIe messages with msg_code[7:4] not matching 0x1, 0x2, 0x3, 0x5, or 0x7 (other message types) will be forwarded to the AXI Master Interface.'''
    longdesc = '''When 0 such messages will be silently dropped and not forwarded.'''
  [[register.field]]
    name = "RESERVED"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "CFG_ENABLE_SLT_MSG_FWD"
    bits = "5"
    type = "rw"
    shortdesc = '''When 1, received PCIe messages with msg_code[7:4] == 0x5 (such as Set Slot Power Limit) will be forwarded to the AXI Master Interface.'''
    longdesc = '''When 0 such messages will silently be dropped and not forwarded.'''
  [[register.field]]
    name = "RESERVED"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "CFG_ENABLE_ERR_MSG_FWD"
    bits = "3"
    type = "rw"
    shortdesc = '''When 1, received PCIe messages with msg_code[7:4] == 0x3 (such as ERR_COR, ERR_NONFATAL, ERR_FATAL) will be forwarded to the AXI Master Interface.'''
    longdesc = '''When 0 such messages will be silently dropped and not forwarded.'''
  [[register.field]]
    name = "CFG_ENABLE_INT_MSG_FWD"
    bits = "2"
    type = "rw"
    shortdesc = '''When 1, received PCIe messages with msg_code[7:4] == 0x2 (Assert_INT[A,B,C,D], Deassert_INT[A,B,C,D]) will be forwarded to the AXI Master Interface.'''
    longdesc = '''When 0 such messages will be silently dropped and not forwarded.'''
  [[register.field]]
    name = "CFG_ENABLE_PM_MSG_FWD"
    bits = "1"
    type = "rw"
    shortdesc = '''When 1, received PCIe messages with msg_code[7:4] == 0x1 (Power Management messages such as PME_Turn_Off, PME_TO_ACK) will be forwarded to the AXI Master Interface.'''
    longdesc = '''When 0 such messages will be silently dropped and not forwarded.'''
  [[register.field]]
    name = "RESERVED"
    bits = "0"
    type = "ro"
[[register]]
  name = "BRIDGE_CORE_CFG_RQ_REQ_ORDER"
  type = "mixed"
  width = 32
  description = "PCI Express and AXI Read Reorder Queue Completion Ordering Configuration"
  default = "0x00000000"
  offset = "0x00000024"
  [[register.field]]
    name = "CFG_PCIE_REQ_ORDER_STRICT"
    bits = "31"
    type = "rw"
    shortdesc = '''For AXI Master Read Requests.'''
    longdesc = '''Both 0 & 1 values are compliant with PCIe and AXI ordering requirements. A 1 value will increase read completion latency when read completions are received out of order. The recommended default is 0 and will produce the highest performance.'''
  [[register.field]]
    name = "CFG_AXI_REQ_ORDER_STRICT"
    bits = "30"
    type = "rw"
    shortdesc = '''For PCIe Master (Transmitted) Read Requests.'''
    longdesc = '''Both 0 & 1 values are compliant with PCIe and AXI ordering requirements. A 1 value will increase read completion latency when read completions are received out of order. The recommended default is 0 and will produce the highest performance.'''
  [[register.field]]
    name = "RESERVED"
    bits = "29:16"
    type = "ro"
  [[register.field]]
    name = "CFG_AXI_REQ_ORDER_ID_MASK"
    bits = "15:0"
    type = "rw"
    shortdesc = '''Determines which AXI Slave Interface s_arid[SID-1:0] bits are considered when cfg_axi_rq_req_order_strict = 0.'''
    longdesc = '''* cfg_axi_req_order_id_mask[i] == 1. Consider s_arid[i] when determining the allowed order of read completions to AXI Slave read requests. * cfg_axi_req_order_id_mask[i] == 0. Do not consider s_arid[i] when determining the allowed order of read completions to AXI.'''
[[register]]
  name = "BRIDGE_CORE_CFG_PCIE_CREDIT"
  type = "mixed"
  width = 32
  description = "PCI Express Transmit Completion Header and Data Credit Metering Configuration"
  default = "0x00200200"
  offset = "0x00000028"
  [[register.field]]
    name = "CFG_PCIE_CREDIT_EN"
    bits = "31"
    type = "rw"
  [[register.field]]
    name = "CFG_PCIE_CREDIT_CH_INF"
    bits = "30"
    type = "rw"
  [[register.field]]
    name = "CFG_PCIE_CREDIT_CD_INF"
    bits = "29"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "28:24"
    type = "ro"
  [[register.field]]
    name = "CFG_PCIE_CREDIT_CH_VAL"
    bits = "23:16"
    type = "rw"
    shortdesc = '''Number of available CH credits.'''
    longdesc = '''One CH credit == space for 1 Completion TLP Header.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:12"
    type = "ro"
  [[register.field]]
    name = "CFG_PCIE_CREDIT_CD_VAL"
    bits = "11:0"
    type = "rw"
    shortdesc = '''Number of available CD credits.'''
    longdesc = '''One CD credit == space for 16 bytes of Completion TLP Payload.'''
[[register]]
  name = "BRIDGE_CORE_CFG_AXI_M_W_TICK_COUNT"
  type = "mixed"
  width = 32
  description = "AXI Master Write Completion Timeout Configuration"
  default = "0x00000BEA"
  offset = "0x0000002C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
  [[register.field]]
    name = "AXI_M_W_TICK_COUNT"
    bits = "15:0"
    type = "rw"
    shortdesc = '''Determines the AXI Master write request timeout period.'''
    longdesc = '''A timeout will occur after 14 to 15 w_ticks with w_ticks occuring at an interval of (256*axi_m_w_tick_count) AXI clocks. A value of 0 disables the timeout mechanism. For example axi_m_w_tick_count==7 results in a timeout range of 50.176uS to 53.760uS when the AXI Clock is 500 MHz.'''
[[register]]
  name = "BRIDGE_CORE_CFG_AXI_M_R_TICK_COUNT"
  type = "mixed"
  width = 32
  description = "AXI Master Read Completion Timeout Configuration"
  default = "0x00000BEA"
  offset = "0x00000030"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
  [[register.field]]
    name = "AXI_M_R_TICK_COUNT"
    bits = "15:0"
    type = "rw"
    shortdesc = '''Determines the AXI Master read request timeout period.'''
    longdesc = '''A timeout will occur after 14 to 15 r_ticks with r_ticks occuring at an interval of (256*axi_m_r_tick_count) AXI clocks. A value of 0 disables the timeout mechanism. For example axi_m_r_tick_count==7000 results in a timeout range of 50.176mS to 53.760mS when the AXI Clock is 500 MHz.'''
[[register]]
  name = "BRIDGE_CORE_CFG_CRS_RPL_TICK_COUNT"
  type = "mixed"
  width = 32
  description = "PCIe Configuration Write/Read Request CRS Replay Timeout Configuration"
  default = "0x00002210"
  offset = "0x00000034"
  [[register.field]]
    name = "RESERVED"
    bits = "31:16"
    type = "ro"
  [[register.field]]
    name = "CRS_RPL_TICK_COUNT"
    bits = "15:0"
    type = "rw"
    shortdesc = '''Determines the CRS Replay timeout period.'''
    longdesc = '''AXI Slave Interface initiated PCI Express Configuration Write and Read (ECAM) requests which return Configuration Request Retry Status (CRS), and which are not handled with CRS Software Visbility, will be retried until the timeout period expires. After the timeout expires, the next CRS response received for the transaction is converted to response Slave Error and no longer retried. A timeout will occur after 14 to 15 l_ticks with l_ticks occuring at an interval of (4096*crs_rpl_tick_count) AXI clocks. A value of 0 disables the timeout mechanism. For example crs_rpl_tick_count==8720 results in a timeout range of 1.000S to 1.017S when the AXI Clock is 500 MHz.'''
[[register]]
  name = "E_BREG_CAPABILITIES"
  type = "ro"
  width = 32
  description = "Egress Bridge Register Translation - Capabilities"
  default = "0x030C0001"
  offset = "0x00000200"
  [[register.field]]
    name = "BREG_SIZE_MAX"
    bits = "31:24"
    type = "ro"
    shortdesc = '''breg_size supports values between 0 and breg_size_max.'''
    longdesc = '''Maximum translation size is 2^(breg_size_offset+breg_size_max).'''
  [[register.field]]
    name = "BREG_SIZE_OFFSET"
    bits = "23:16"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "15:1"
    type = "ro"
  [[register.field]]
    name = "BREG_PRESENT"
    bits = "0"
    type = "ro"
[[register]]
  name = "E_BREG_STATUS"
  type = "ro"
  width = 32
  description = "Egress Bridge Register Translation - Status"
  default = "0x00000000"
  offset = "0x00000204"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "WR_PENDING_CTR"
    bits = "24:16"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "RD_PENDING_CTR"
    bits = "8:0"
    type = "ro"
[[register]]
  name = "E_BREG_CONTROL"
  type = "mixed"
  width = 32
  description = "Egress Bridge Register Translation - Control"
  default = "0x00000002"
  offset = "0x00000208"
  [[register.field]]
    name = "RESERVED"
    bits = "31:18"
    type = "ro"
  [[register.field]]
    name = "BREG_SIZE"
    bits = "17:16"
    type = "rw"
    shortdesc = '''Size of this translation window, expressed as 2^(breg_size_offset+breg_size).'''
    longdesc = '''Constrained by the breg_size_max and breg_size_offset fields.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:3"
    type = "ro"
  [[register.field]]
    name = "BREG_SECURITY_ENABLE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "BREG_ENABLE_FORCE"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "BREG_ENABLE"
    bits = "0"
    type = "rw"
    shortdesc = '''Translation Enable.'''
    longdesc = '''The translation is hit when both of the following are true: * breg_enable == 1 * breg_src_base[63:(12+breg_size)] == AXI Address[63:(12+breg_size)]'''
[[register]]
  name = "E_BREG_BASE_LO"
  type = "mixed"
  width = 32
  description = "Egress Bridge Register Translation - Source Address Low"
  default = "0x00000000"
  offset = "0x00000210"
  [[register.field]]
    name = "BREG_BASE_LO"
    bits = "31:12"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "11:0"
    type = "ro"
[[register]]
  name = "E_BREG_BASE_HI"
  type = "rw"
  width = 32
  description = "Egress Bridge Register Translation - Source Address High"
  default = "0x00000000"
  offset = "0x00000214"
  [[register.field]]
    name = "BREG_BASE_HI"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "E_ECAM_CAPABILITIES"
  type = "ro"
  width = 32
  description = "Egress ECAM Translation - Capabilities"
  default = "0x100C0001"
  offset = "0x00000220"
  [[register.field]]
    name = "ECAM_SIZE_MAX"
    bits = "31:24"
    type = "ro"
    shortdesc = '''ecam_size supports values between 0 and ecam_size_max.'''
    longdesc = '''Maximum translation size is 2^(ecam_size_offset+ecam_size_max).'''
  [[register.field]]
    name = "ECAM_SIZE_OFFSET"
    bits = "23:16"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "15:1"
    type = "ro"
  [[register.field]]
    name = "ECAM_PRESENT"
    bits = "0"
    type = "ro"
[[register]]
  name = "E_ECAM_STATUS"
  type = "ro"
  width = 32
  description = "Egress ECAM Translation - Status"
  default = "0x00000000"
  offset = "0x00000224"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "WR_PENDING_CTR"
    bits = "24:16"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "RD_PENDING_CTR"
    bits = "8:0"
    type = "ro"
[[register]]
  name = "E_ECAM_CONTROL"
  type = "mixed"
  width = 32
  description = "Egress ECAM Translation - Control"
  default = "0x00000000"
  offset = "0x00000228"
  [[register.field]]
    name = "RESERVED"
    bits = "31:21"
    type = "ro"
  [[register.field]]
    name = "ECAM_SIZE"
    bits = "20:16"
    type = "rw"
    shortdesc = '''Size of this translation window, expressed as 2^(ecam_size_offset+ecam_size).'''
    longdesc = '''Constrained by the ecam_size_max and ecam_size_offset fields.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:3"
    type = "ro"
  [[register.field]]
    name = "ECAM_SECURITY_ENABLE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "ECAM_ENABLE"
    bits = "0"
    type = "rw"
    shortdesc = '''Translation Enable.'''
    longdesc = '''The translation is hit when both of the following are true: * ecam_enable == 1 * ecam_src_base[63:(12+ecam_size)] == AXI Address[63:(12+ecam_size)]'''
[[register]]
  name = "E_ECAM_BASE_LO"
  type = "mixed"
  width = 32
  description = "Egress ECAM Translation - Source Address Low"
  default = "0x00000000"
  offset = "0x00000230"
  [[register.field]]
    name = "ECAM_BASE_LO"
    bits = "31:12"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "11:0"
    type = "ro"
[[register]]
  name = "E_ECAM_BASE_HI"
  type = "rw"
  width = 32
  description = "Egress ECAM Translation - Source Address High"
  default = "0x00000000"
  offset = "0x00000234"
  [[register.field]]
    name = "ECAM_BASE_HI"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "E_MSXT_CAPABILITIES"
  type = "ro"
  width = 32
  description = "Egress MSI-X Table Translation - Capabilities"
  default = "0x030C0001"
  offset = "0x00000240"
  [[register.field]]
    name = "MSXT_SIZE_MAX"
    bits = "31:24"
    type = "ro"
    shortdesc = '''msxt_size supports values between 0 and msxt_size_max.'''
    longdesc = '''Maximum translation size is 2^(msxt_size_offset+msxt_size_max).'''
  [[register.field]]
    name = "MSXT_SIZE_OFFSET"
    bits = "23:16"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "15:1"
    type = "ro"
  [[register.field]]
    name = "MSXT_PRESENT"
    bits = "0"
    type = "ro"
[[register]]
  name = "E_MSXT_STATUS"
  type = "ro"
  width = 32
  description = "Egress MSI-X Table Translation - Status"
  default = "0x00000000"
  offset = "0x00000244"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "WR_PENDING_CTR"
    bits = "24:16"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "RD_PENDING_CTR"
    bits = "8:0"
    type = "ro"
[[register]]
  name = "E_MSXT_CONTROL"
  type = "mixed"
  width = 32
  description = "Egress MSI-X Table Translation - Control"
  default = "0x00000000"
  offset = "0x00000248"
  [[register.field]]
    name = "RESERVED"
    bits = "31:18"
    type = "ro"
  [[register.field]]
    name = "MSXT_SIZE"
    bits = "17:16"
    type = "rw"
    shortdesc = '''Size of this translation window, expressed as 2^(msxt_size_offset+msxt_size).'''
    longdesc = '''Constrained by the msxt_size_max and msxt_size_offset fields.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:3"
    type = "ro"
  [[register.field]]
    name = "MSXT_SECURITY_ENABLE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "MSXT_ENABLE"
    bits = "0"
    type = "rw"
    shortdesc = '''Translation Enable.'''
    longdesc = '''The translation is hit when both of the following are true: * msxt_enable == 1 * msxt_src_base[63:(12+msxt_size)] == AXI Address[63:(12+msxt_size)]'''
[[register]]
  name = "E_MSXT_BASE_LO"
  type = "mixed"
  width = 32
  description = "Egress MSI-X Table Translation - Source Address Low"
  default = "0x00000000"
  offset = "0x00000250"
  [[register.field]]
    name = "MSXT_BASE_LO"
    bits = "31:12"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "11:0"
    type = "ro"
[[register]]
  name = "E_MSXT_BASE_HI"
  type = "rw"
  width = 32
  description = "Egress MSI-X Table Translation - Source Address High"
  default = "0x00000000"
  offset = "0x00000254"
  [[register.field]]
    name = "MSXT_BASE_HI"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "E_MSXP_CAPABILITIES"
  type = "ro"
  width = 32
  description = "Egress MSI-X PBA Translation - Capabilities"
  default = "0x030C0001"
  offset = "0x00000260"
  [[register.field]]
    name = "MSXP_SIZE_MAX"
    bits = "31:24"
    type = "ro"
    shortdesc = '''msxp_size supports values between 0 and msxp_size_max.'''
    longdesc = '''Maximum translation size is 2^(msxp_size_offset+msxp_size_max).'''
  [[register.field]]
    name = "MSXP_SIZE_OFFSET"
    bits = "23:16"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "15:1"
    type = "ro"
  [[register.field]]
    name = "MSXP_PRESENT"
    bits = "0"
    type = "ro"
[[register]]
  name = "E_MSXP_STATUS"
  type = "ro"
  width = 32
  description = "Egress MSI-X PBA Translation - Status"
  default = "0x00000000"
  offset = "0x00000264"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "WR_PENDING_CTR"
    bits = "24:16"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "RD_PENDING_CTR"
    bits = "8:0"
    type = "ro"
[[register]]
  name = "E_MSXP_CONTROL"
  type = "mixed"
  width = 32
  description = "Egress MSI-X PBA Translation - Control"
  default = "0x00000000"
  offset = "0x00000268"
  [[register.field]]
    name = "RESERVED"
    bits = "31:18"
    type = "ro"
  [[register.field]]
    name = "MSXP_SIZE"
    bits = "17:16"
    type = "rw"
    shortdesc = '''Size of this translation window, expressed as 2^(msxp_size_offset+msxp_size).'''
    longdesc = '''Constrained by the msxp_size_max and msxp_size_offset fields.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:3"
    type = "ro"
  [[register.field]]
    name = "MSXP_SECURITY_ENABLE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "MSXP_ENABLE"
    bits = "0"
    type = "rw"
    shortdesc = '''Translation Enable.'''
    longdesc = '''The translation is hit when both of the following are true: * msxp_enable == 1 * msxp_src_base[63:(12+msxp_size)] == AXI Address[63:(12+msxp_size)]'''
[[register]]
  name = "E_MSXP_BASE_LO"
  type = "mixed"
  width = 32
  description = "Egress MSI-X PBA Translation - Source Address Low"
  default = "0x00000000"
  offset = "0x00000270"
  [[register.field]]
    name = "MSXP_BASE_LO"
    bits = "31:12"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "11:0"
    type = "ro"
[[register]]
  name = "E_MSXP_BASE_HI"
  type = "rw"
  width = 32
  description = "Egress MSI-X PBA Translation - Source Address High"
  default = "0x00000000"
  offset = "0x00000274"
  [[register.field]]
    name = "MSXP_BASE_HI"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "E_DREG_CAPABILITIES"
  type = "ro"
  width = 32
  description = "Egress DMA Register Translation - Capabilities"
  default = "0x030C0001"
  offset = "0x00000280"
  [[register.field]]
    name = "DMA_SIZE_MAX"
    bits = "31:24"
    type = "ro"
    shortdesc = '''dma_size supports values between 0 and dma_size_max.'''
    longdesc = '''Maximum translation size is 2^(dma_size_offset+dma_size_max).'''
  [[register.field]]
    name = "DMA_SIZE_OFFSET"
    bits = "23:16"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "15:1"
    type = "ro"
  [[register.field]]
    name = "DMA_PRESENT"
    bits = "0"
    type = "ro"
[[register]]
  name = "E_DREG_STATUS"
  type = "ro"
  width = 32
  description = "Egress DMA Register Translation - Status"
  default = "0x00000000"
  offset = "0x00000284"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "WR_PENDING_CTR"
    bits = "24:16"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "RD_PENDING_CTR"
    bits = "8:0"
    type = "ro"
[[register]]
  name = "E_DREG_CONTROL"
  type = "mixed"
  width = 32
  description = "Egress DMA Register Translation - Control"
  default = "0x00000000"
  offset = "0x00000288"
  [[register.field]]
    name = "RESERVED"
    bits = "31:18"
    type = "ro"
  [[register.field]]
    name = "DMA_SIZE"
    bits = "17:16"
    type = "rw"
    shortdesc = '''Size of this translation window, expressed as 2^(dma_size_offset+dma_size).'''
    longdesc = '''Constrained by the dma_size_max and dma_size_offset fields.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:3"
    type = "ro"
  [[register.field]]
    name = "DMA_SECURITY_ENABLE"
    bits = "2"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "DMA_ENABLE"
    bits = "0"
    type = "rw"
    shortdesc = '''Translation Enable.'''
    longdesc = '''The translation is hit when both of the following are true: * dma_enable == 1 * dma_src_base[63:(12+dma_size)] == AXI Address[63:(12+dma_size)]'''
[[register]]
  name = "E_DREG_BASE_LO"
  type = "mixed"
  width = 32
  description = "Egress DMA Register Translation - Source Address Low"
  default = "0x00000000"
  offset = "0x00000290"
  [[register.field]]
    name = "DMA_BASE_LO"
    bits = "31:12"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "11:0"
    type = "ro"
[[register]]
  name = "E_DREG_BASE_HI"
  type = "rw"
  width = 32
  description = "Egress DMA Register Translation - Source Address High"
  default = "0x00000000"
  offset = "0x00000294"
  [[register.field]]
    name = "DMA_BASE_HI"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "E_ESUB_CAPABILITIES"
  type = "ro"
  width = 32
  description = "Egress Subtractive Decode Translation - Capabilities"
  default = "0x00000001"
  offset = "0x000002E0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:1"
    type = "ro"
  [[register.field]]
    name = "SUBTRACTIVE_DECODE_PRESENT"
    bits = "0"
    type = "ro"
[[register]]
  name = "E_ESUB_STATUS"
  type = "ro"
  width = 32
  description = "Egress Subtractive Decode Translation - Status"
  default = "0x00000000"
  offset = "0x000002E4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "WR_PENDING_CTR"
    bits = "24:16"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "RD_PENDING_CTR"
    bits = "8:0"
    type = "ro"
[[register]]
  name = "E_ESUB_CONTROL"
  type = "mixed"
  width = 32
  description = "Egress Subtractive Decode Translation - Control"
  default = "0x00000001"
  offset = "0x000002E8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:1"
    type = "ro"
  [[register.field]]
    name = "EGRESS_SUB_ENABLE"
    bits = "0"
    type = "rw"
[[register]]
  name = "I_MSII_CAPABILITIES"
  type = "ro"
  width = 32
  description = "Ingress PCI Express Received MSI Interrupt Translation - Capabilities"
  default = "0x1F0C0001"
  offset = "0x00000300"
  [[register.field]]
    name = "I_MSII_SIZE_MAX"
    bits = "31:24"
    type = "ro"
    shortdesc = '''i_msii_size supports values between 0 and i_msii_size_max.'''
    longdesc = '''Maximum translation size is 2^(i_msii_size_offset+i_msii_size_max).'''
  [[register.field]]
    name = "I_MSII_SIZE_OFFSET"
    bits = "23:16"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "15:1"
    type = "ro"
  [[register.field]]
    name = "I_MSII_PRESENT"
    bits = "0"
    type = "ro"
[[register]]
  name = "I_MSII_CONTROL"
  type = "mixed"
  width = 32
  description = "Ingress PCI Express Received MSI Interrupt Translation - Control"
  default = "0x00000000"
  offset = "0x00000308"
  [[register.field]]
    name = "RESERVED"
    bits = "31:21"
    type = "ro"
  [[register.field]]
    name = "I_MSII_SIZE"
    bits = "20:16"
    type = "rw"
    shortdesc = '''Size of this translation window, expressed as 2^(msii_size_offset+msii_size).'''
    longdesc = '''Constrained by the i_msii_size_max and i_msii_size_offset fields.'''
  [[register.field]]
    name = "I_MSII_STATUS_ENABLE"
    bits = "15"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "14:1"
    type = "ro"
  [[register.field]]
    name = "I_MSII_ENABLE"
    bits = "0"
    type = "rw"
    shortdesc = '''Translation Enable.'''
    longdesc = '''The translation is hit when both of the following are true: * i_msii_enable == 1 * i_msii_src_base[63:(12+i_msii_size)] == AXI Address[63:(12+i_msii_size)]'''
[[register]]
  name = "I_MSII_BASE_LO"
  type = "mixed"
  width = 32
  description = "Ingress PCI Express Received MSI Interrupt Translation - Source Address Low"
  default = "0x00000000"
  offset = "0x00000310"
  [[register.field]]
    name = "I_MSII_BASE_LO"
    bits = "31:12"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "11:0"
    type = "ro"
[[register]]
  name = "I_MSII_BASE_HI"
  type = "rw"
  width = 32
  description = "Ingress PCI Express Received MSI Interrupt Translation - Source Address High"
  default = "0x00000000"
  offset = "0x00000314"
  [[register.field]]
    name = "I_MSII_BASE_HI"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "I_MSIX_CAPABILITIES"
  type = "ro"
  width = 32
  description = "Ingress PCI Express Received MSI-X Interrupt Translation - Capabilities"
  default = "0x1F0C0001"
  offset = "0x00000320"
  [[register.field]]
    name = "I_MSIX_SIZE_MAX"
    bits = "31:24"
    type = "ro"
    shortdesc = '''i_msix_size supports values between 0 and i_msix_size_max.'''
    longdesc = '''Maximum translation size is 2^(i_msix_size_offset+i_msix_size_max).'''
  [[register.field]]
    name = "I_MSIX_SIZE_OFFSET"
    bits = "23:16"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "15:1"
    type = "ro"
  [[register.field]]
    name = "I_MSIX_PRESENT"
    bits = "0"
    type = "ro"
[[register]]
  name = "I_MSIX_CONTROL"
  type = "mixed"
  width = 32
  description = "Ingress PCI Express Received MSI-X Interrupt Translation - Control"
  default = "0x00000000"
  offset = "0x00000328"
  [[register.field]]
    name = "RESERVED"
    bits = "31:21"
    type = "ro"
  [[register.field]]
    name = "I_MSIX_SIZE"
    bits = "20:16"
    type = "rw"
    shortdesc = '''Size of this translation window, expressed as 2^(msix_size_offset+msix_size).'''
    longdesc = '''Constrained by the i_msix_size_max and i_msix_size_offset fields.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:1"
    type = "ro"
  [[register.field]]
    name = "I_MSIX_ENABLE"
    bits = "0"
    type = "rw"
    shortdesc = '''Translation Enable.'''
    longdesc = '''The translation is hit when both of the following are true: * i_msix_enable == 1 * i_msix_src_base[63:(12+i_msix_size)] == AXI Address[63:(12+i_msix_size)]'''
[[register]]
  name = "I_MSIX_BASE_LO"
  type = "mixed"
  width = 32
  description = "Ingress PCI Express Received MSI-X Interrupt Translation - Source Address Low"
  default = "0x00000000"
  offset = "0x00000330"
  [[register.field]]
    name = "I_MSIX_BASE_LO"
    bits = "31:12"
    type = "rw"
  [[register.field]]
    name = "RESERVED"
    bits = "11:0"
    type = "ro"
[[register]]
  name = "I_MSIX_BASE_HI"
  type = "rw"
  width = 32
  description = "Ingress PCI Express Received MSI-X Interrupt Translation - Source Address High"
  default = "0x00000000"
  offset = "0x00000334"
  [[register.field]]
    name = "I_MSIX_BASE_HI"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "I_ISUB_CAPABILITIES"
  type = "ro"
  width = 32
  description = "Ingress Subtractive Decode Translation - Capabilities"
  default = "0x00000001"
  offset = "0x000003E0"
  [[register.field]]
    name = "RESERVED"
    bits = "31:1"
    type = "ro"
  [[register.field]]
    name = "SUBTRACTIVE_DECODE_PRESENT"
    bits = "0"
    type = "ro"
[[register]]
  name = "I_ISUB_STATUS"
  type = "ro"
  width = 32
  description = "Ingress Subtractive Decode Translation - Status"
  default = "0x00000000"
  offset = "0x000003E4"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "WR_PENDING_CTR"
    bits = "24:16"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "RD_PENDING_CTR"
    bits = "8:0"
    type = "ro"
[[register]]
  name = "I_ISUB_CONTROL"
  type = "mixed"
  width = 32
  description = "Ingress Subtractive Decode Translation - Control"
  default = "0x00000000"
  offset = "0x000003E8"
  [[register.field]]
    name = "RESERVED"
    bits = "31:1"
    type = "ro"
  [[register.field]]
    name = "INGRESS_SUB_ENABLE"
    bits = "0"
    type = "rw"
[[register]]
  name = "MSGF_MISC_STATUS"
  type = "mixed"
  width = 32
  description = "Received Interrupt and Message Controller - Miscellaneous Interrupt Status."
  default = "0x00000000"
  offset = "0x00000400"
  [[register.field]]
    name = "PCIE_CORE_EVENT"
    bits = "31:16"
    type = "wtc"
    shortdesc = '''Misc Interrupts from the PCIe Controller [31:27]:Reserved [26]:Link Bandwidth Management Status bit set in Link Status Register.'''
    longdesc = '''This interrupt is only relevant to Root mode [25]:Link Autonomous Bandwidth Management Status bit set in Link Status Register. This interrupt is only relevant to Root mode [24]:PCIe Link down [23]:Fatal Error Detected bit set in Device Status Register [22]:Non-Fatal Error Detected bit set in Device Status Register [21]:Correctable Error Detected bit set in Device Status Register [20]:UR Detected bit set in Device Status Register [19]:TS1/2 with Hot Reset bit set received from link partner. This interrupt is only relevant to EP mode and should be diabled (masked) when operating as Root [18]:Correctable Error logged in AER Root Error Status register and reporting is enabled [17]:Non-Fatal Error logged in AER Root Error Status register and reporting is enabled [16]:Fatal Error logged in AER Root Error Status register and reporting is enabled'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:8"
    type = "ro"
  [[register.field]]
    name = "EGRESS_ADDRESS_TRANSLATION_ERROR"
    bits = "7"
    type = "wtc"
    shortdesc = '''Egress Address Translation Security Violation.'''
    longdesc = '''Set to 1 when a Security violation occurs on any Egress Translation.'''
  [[register.field]]
    name = "INGRESS_ADDRESS_TRANSLATION_ERROR"
    bits = "6"
    type = "wtc"
    shortdesc = '''Ingress Address Translation Security Violation.'''
    longdesc = '''Set to 1 when a Security violation occurs on any Ingress Translation.'''
  [[register.field]]
    name = "MASTER_ERROR"
    bits = "5"
    type = "wtc"
    shortdesc = '''AXI Master Error.'''
    longdesc = '''Set to 1 when a request on the AXI Master Interface is completed with SLVERR or DECERR status.'''
  [[register.field]]
    name = "SLAVE_ERROR"
    bits = "4"
    type = "wtc"
    shortdesc = '''AXI Slave Error.'''
    longdesc = '''Set to 1 when a request on the AXI Slave Interface is completed with SLVERR or DECERR status.'''
  [[register.field]]
    name = "UNCORRECTABLE_WRITE_ERROR"
    bits = "3"
    type = "wtc"
    shortdesc = '''Uncorrectable write hardware/software Error.'''
    longdesc = '''Set to 1 when there is an error detected for a write request to a non-DMA register (from either AXI or PCIe).'''
  [[register.field]]
    name = "RESERVED"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "RX_MSG_OVERFLOW"
    bits = "1"
    type = "wtc"
    shortdesc = '''Received Message FIFO Overflow.'''
    longdesc = '''Set to 1 whenever a message is attempted to be written into the Received Message FIFO, but the message is discarded because the Received Message FIFO is full. Since there is a finite amount of Received Message FIFO storage space, software should process Received Messages with high priority to keep the Received Message FIFO from becoming full and dropping messages.'''
  [[register.field]]
    name = "RX_MSG_AVAIL"
    bits = "0"
    type = "wtc"
    shortdesc = '''Received Message FIFO Available.'''
    longdesc = '''Set to 1 whenever the Received Message FIFO becomes not empty. Message contents are available on the msgf_rx_fifo_type/msg/address_lo/address_hi/data ports.'''
[[register]]
  name = "MSGF_MISC_MASK"
  type = "mixed"
  width = 32
  description = "Received Interrupt and Message Controller - Miscellaneous Interrupt Status."
  default = "0x00000000"
  offset = "0x00000404"
  [[register.field]]
    name = "PCIE_CORE_EVENT_MASK"
    bits = "31:16"
    type = "rw"
    shortdesc = '''PCI Express Core Event Interrupt[15:0] Mask.'''
    longdesc = '''Set bit[i] to 1 to allow interrupts to be generated for PCI Express Core Event[i].'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:8"
    type = "ro"
  [[register.field]]
    name = "EGRESS_ADDRESS_TRANSLATION_ERROR_MASK"
    bits = "7"
    type = "rw"
    shortdesc = '''egress_address_translation_error Interrupt Mask.'''
    longdesc = '''Set to 1 to allow interrupts to be generated when egress_address_translation_error == 1.'''
  [[register.field]]
    name = "INGRESS_ADDRESS_TRANSLATION_ERROR_MASK"
    bits = "6"
    type = "rw"
    shortdesc = '''ingress_address_translation_error Interrupt Mask.'''
    longdesc = '''Set to 1 to allow interrupts to be generated when ingress_address_translation_error == 1.'''
  [[register.field]]
    name = "MASTER_ERROR_MASK"
    bits = "5"
    type = "rw"
    shortdesc = '''master_error Interrupt Mask.'''
    longdesc = '''Set to 1 to allow interrupts to be generated when master_error == 1.'''
  [[register.field]]
    name = "SLAVE_ERROR_MASK"
    bits = "4"
    type = "rw"
    shortdesc = '''slave_error Interrupt Mask.'''
    longdesc = '''Set to 1 to allow interrupts to be generated when slave_error == 1.'''
  [[register.field]]
    name = "UNCORRECTABLE_WRITE_ERROR_MASK"
    bits = "3"
    type = "rw"
    shortdesc = '''uncorrectable_write_error Interrupt Mask.'''
    longdesc = '''Set to 1 to allow interrupts to be generated when uncorrectable_write_error == 1.'''
  [[register.field]]
    name = "RESERVED"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "RX_MSG_OVERFLOW_MASK"
    bits = "1"
    type = "rw"
    shortdesc = '''rx_msg_overflow Interrupt Mask.'''
    longdesc = '''Set to 1 to allow interrupts to be generated when rx_msg_overflow == 1.'''
  [[register.field]]
    name = "RX_MSG_AVAIL_MASK"
    bits = "0"
    type = "rw"
    shortdesc = '''rx_msg_avail Interrupt Mask.'''
    longdesc = '''Set to 1 to allow interrupts to be generated when rx_msg_avail == 1.'''
[[register]]
  name = "MSGF_MISC_SLAVE_ID"
  type = "ro"
  width = 32
  description = "Slave Error AXI ID."
  default = "0x00000000"
  offset = "0x00000408"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "SLAVE_ERROR_ID"
    bits = "7:0"
    type = "ro"
    shortdesc = '''AXI ID of the first detected AXI Slave Interface SLVERR or DECERR error.'''
    longdesc = '''Cleared when msgf_misc_status[4] is written to 1 to allow a subsequent violation to record the new violation's AXI ID.'''
[[register]]
  name = "MSGF_MISC_MASTER_ID"
  type = "ro"
  width = 32
  description = "Master Error AXI ID."
  default = "0x00000000"
  offset = "0x0000040C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "MASTER_ERROR_ID"
    bits = "7:0"
    type = "ro"
    shortdesc = '''AXI ID of the first detected AXI Master Interface error.'''
    longdesc = '''Cleared when msgf_misc_status[5] is written to 1 to allow a subsequent violation to record the new violation's AXI ID.'''
[[register]]
  name = "MSGF_MISC_INGRESS_ID"
  type = "ro"
  width = 32
  description = "Ingress Error AXI ID."
  default = "0x00000000"
  offset = "0x00000410"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "INGRESS_ERROR_ID"
    bits = "7:0"
    type = "ro"
    shortdesc = '''AXI ID of the first detected Ingress Address Translation Security violation.'''
    longdesc = '''Cleared when msgf_misc_status[6] is written to 1 to allow a subsequent violation to record the new violation's AXI ID.'''
[[register]]
  name = "MSGF_MISC_EGRESS_ID"
  type = "ro"
  width = 32
  description = "Egress Error AXI ID."
  default = "0x00000000"
  offset = "0x00000414"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "EGRESS_ERROR_ID"
    bits = "7:0"
    type = "ro"
    shortdesc = '''AXI ID of the first detected Egress Address Translation Security violation.'''
    longdesc = '''Cleared when msgf_misc_status[7] is written to 1 to allow a subsequent violation to record the new violation's AXI ID.'''
[[register]]
  name = "MSGF_LEG_STATUS"
  type = "ro"
  width = 32
  description = "Legacy Interrupt Status."
  default = "0x00000000"
  offset = "0x00000420"
  [[register.field]]
    name = "RESERVED"
    bits = "31:4"
    type = "ro"
  [[register.field]]
    name = "MSGF_LEG_STATUS_INTD"
    bits = "3"
    type = "ro"
    shortdesc = '''msgf_leg_status_intd is generated from received PCIe Assert_INTD and Deassert_INTD messages.'''
    longdesc = '''msgf_leg_status_intd will clear only when all INTD interrupt sources have been serviced and their interrupt status registers cleared.'''
  [[register.field]]
    name = "MSGF_LEG_STATUS_INTC"
    bits = "2"
    type = "ro"
    shortdesc = '''msgf_leg_status_intc is generated from received PCIe Assert_INTC and Deassert_INTC messages.'''
    longdesc = '''msgf_leg_status_intc will clear only when all INTC interrupt sources have been serviced and their interrupt status registers cleared.'''
  [[register.field]]
    name = "MSGF_LEG_STATUS_INTB"
    bits = "1"
    type = "ro"
    shortdesc = '''msgf_leg_status_intb is generated from received PCIe Assert_INTB and Deassert_INTB messages.'''
    longdesc = '''msgf_leg_status_intb will clear only when all INTB interrupt sources have been serviced and their interrupt status registers cleared.'''
  [[register.field]]
    name = "MSGF_LEG_STATUS_INTA"
    bits = "0"
    type = "ro"
    shortdesc = '''msgf_leg_status_inta is generated from received PCIe Assert_INTA and Deassert_INTA messages.'''
    longdesc = '''msgf_leg_status_inta will clear only when all INTA interrupt sources have been serviced and their interrupt status registers cleared.'''
[[register]]
  name = "MSGF_LEG_MASK"
  type = "mixed"
  width = 32
  description = "Legacy Interrupt Mask."
  default = "0x00000000"
  offset = "0x00000424"
  [[register.field]]
    name = "RESERVED"
    bits = "31:4"
    type = "ro"
  [[register.field]]
    name = "MSGF_LEG_MASK_INTD"
    bits = "3"
    type = "rw"
    shortdesc = '''Legacy INTD Interrupt Mask.'''
    longdesc = '''A Legacy INTD interrupt is generated when msgf_leg_status_intd==1 and msgf_leg_mask_intd==1.'''
  [[register.field]]
    name = "MSGF_LEG_MASK_INTC"
    bits = "2"
    type = "rw"
    shortdesc = '''Legacy INTC Interrupt Mask.'''
    longdesc = '''A Legacy INTC interrupt is generated when msgf_leg_status_intc==1 and msgf_leg_mask_intc==1.'''
  [[register.field]]
    name = "MSGF_LEG_MASK_INTB"
    bits = "1"
    type = "rw"
    shortdesc = '''Legacy INTB Interrupt Mask.'''
    longdesc = '''A Legacy INTB interrupt is generated when msgf_leg_status_intb==1 and msgf_leg_mask_intb==1.'''
  [[register.field]]
    name = "MSGF_LEG_MASK_INTA"
    bits = "0"
    type = "rw"
    shortdesc = '''Legacy INTA Interrupt Mask.'''
    longdesc = '''A Legacy INTA interrupt is generated when msgf_leg_status_inta==1 and msgf_leg_mask_inta==1.'''
[[register]]
  name = "MSGF_MSI_STATUS_LO"
  type = "wtc"
  width = 32
  description = "MSI Interrupt Status[31:0]."
  default = "0x00000000"
  offset = "0x00000440"
  [[register.field]]
    name = "MSGF_MSI_STATUS"
    bits = "31:0"
    type = "wtc"
    shortdesc = '''MSI Interrupt Per Vector Status.'''
    longdesc = '''msgf_msi_status[i] is set to 1 when a MSI interrupt with vector i is received.'''
[[register]]
  name = "MSGF_MSI_STATUS_HI"
  type = "wtc"
  width = 32
  description = "MSI Interrupt Status[63:32]."
  default = "0x00000000"
  offset = "0x00000444"
  [[register.field]]
    name = "MSGF_MSI_STATUS"
    bits = "31:0"
    type = "wtc"
    shortdesc = '''MSI Interrupt Per Vector Status.'''
    longdesc = '''msgf_msi_status[i] is set to 1 when a MSI interrupt with vector i is received.'''
[[register]]
  name = "MSGF_MSI_MASK_LO"
  type = "rw"
  width = 32
  description = "MSI Interrupt Mask[31:0]."
  default = "0x00000000"
  offset = "0x00000448"
  [[register.field]]
    name = "MSGF_MSI_MASK"
    bits = "31:0"
    type = "rw"
[[register]]
  name = "MSGF_MSI_MASK_HI"
  type = "rw"
  width = 32
  description = "MSI Interrupt Mask[63:32]."
  default = "0x00000000"
  offset = "0x0000044C"
  [[register.field]]
    name = "MSGF_MSI_MASK"
    bits = "31:0"
    type = "rw"
    shortdesc = '''MSI Interrupt Per Vector Mask.'''
    longdesc = '''An interrupt is generated on the int_msi[1] output port when (msgf_msi_status[63:32] & msgf_msi_mask[63:32]) != 0.'''
[[register]]
  name = "MSGF_DMA_STATUS"
  type = "ro"
  width = 32
  description = "DMA Interrupt Status."
  default = "0x00000000"
  offset = "0x00000460"
  [[register.field]]
    name = "RESERVED"
    bits = "31:1"
    type = "ro"
  [[register.field]]
    name = "MSGF_DMA_STATUS"
    bits = "0"
    type = "ro"
    shortdesc = '''DMA Interrupt Status.'''
    longdesc = '''msgf_dma_status == 1 when one or more DMA interrupts are active. msgf_dma_status is cleared by clearing the associated DMA Channel AXI Interrupt Status registers.'''
[[register]]
  name = "MSGF_DMA_MASK"
  type = "mixed"
  width = 32
  description = "DMA Interrupt Mask."
  default = "0x00000000"
  offset = "0x00000464"
  [[register.field]]
    name = "RESERVED"
    bits = "31:1"
    type = "ro"
  [[register.field]]
    name = "MSGF_DMA_MASK"
    bits = "0"
    type = "rw"
[[register]]
  name = "MSGF_RX_FIFO_LEVEL"
  type = "ro"
  width = 32
  description = "Received Interrupt and Message FIFO - Level"
  default = "0x00000000"
  offset = "0x00000480"
  [[register.field]]
    name = "RESERVED"
    bits = "31:8"
    type = "ro"
  [[register.field]]
    name = "LEVEL"
    bits = "7:0"
    type = "ro"
    shortdesc = '''Received Interrupt and Message FIFO - Level.'''
    longdesc = '''When non-0 there are received interrupts or messages pending. The oldest received Interrupt/Message contents are available by reading the msgf_rx_fifo_type/msg/address_lo/address_hi/data regsisters. When finished reading the current Interrupt/Message, the current element is removed from the FIFO by writing to the msgf_rx_fifo_pop register.'''
[[register]]
  name = "MSGF_RX_FIFO_POP"
  type = "ro"
  width = 32
  description = "Received Interrupt and Message FIFO - Pop Element"
  default = "0x00000000"
  offset = "0x00000484"
  [[register.field]]
    name = "RESERVED"
    bits = "31:1"
    type = "ro"
  [[register.field]]
    name = "POP"
    bits = "0"
    type = "ro"
[[register]]
  name = "MSGF_RX_FIFO_TYPE"
  type = "ro"
  width = 32
  description = "Received Interrupt and Message FIFO - Message/Interrupt Type"
  default = "0x00000000"
  offset = "0x00000488"
  [[register.field]]
    name = "REQUESTER_ID"
    bits = "31:16"
    type = "ro"
    shortdesc = '''PCI Express Requester ID captured from the ingress PCIe TLP.'''
    longdesc = '''Format is {Bus[7:0], Function[7:0]} for sources supporting PCI Express Alternative Routing ID (ARI) and {Bus[7:0], Device[4:0], Function[2:0]} for non-ARI PCIe sources.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:2"
    type = "ro"
  [[register.field]]
    name = "INTR_TYPE"
    bits = "1:0"
    type = "ro"
[[register]]
  name = "MSGF_RX_FIFO_MSG"
  type = "ro"
  width = 32
  description = "Received Message Header"
  default = "0x00000000"
  offset = "0x0000048C"
  [[register.field]]
    name = "RESERVED"
    bits = "31:24"
    type = "ro"
  [[register.field]]
    name = "MESSAGE_TAG"
    bits = "23:16"
    type = "ro"
    shortdesc = '''Byte 6 (Tag) of received Message TLP.'''
    longdesc = '''Valid only for intr_type == Received Message.'''
  [[register.field]]
    name = "MESSAGE_CODE"
    bits = "15:8"
    type = "ro"
    shortdesc = '''Byte 7 (Message Code) of received Message TLP.'''
    longdesc = '''Valid only for intr_type == Received Message.'''
  [[register.field]]
    name = "RESERVED"
    bits = "7:4"
    type = "ro"
  [[register.field]]
    name = "MESSAGE_PAYLOAD_PRESENT"
    bits = "3"
    type = "ro"
    shortdesc = '''Message Data Payload Presence.'''
    longdesc = '''Valid only for intr_type == Received Message.'''
  [[register.field]]
    name = "MESSAGE_ROUTING"
    bits = "2:0"
    type = "ro"
    shortdesc = '''Byte0[2:0] (Message Routing) of received Message TLP.'''
    longdesc = '''Valid only for intr_type == Received Message.'''
[[register]]
  name = "MSGF_RX_FIFO_ADDRESS_LO"
  type = "ro"
  width = 32
  description = "Received Message/Interrupt Address[31:0]."
  default = "0x00000000"
  offset = "0x00000490"
  [[register.field]]
    name = "ADDRESS_LO"
    bits = "31:0"
    type = "ro"
    shortdesc = '''When intr_type == Received MSI-X/MSI Interrupt [31:0] is Address[31:0] of the received MSI-X/MSI write TLP.'''
    longdesc = '''When intr_type == Received Message [31:24] is Byte 12 of Message TLP. [23:16] is Byte 13 of Message TLP. [15:8] is Byte 14 of Message TLP. [7:0] is Byte 15 of Message TLP.'''
[[register]]
  name = "MSGF_RX_FIFO_ADDRESS_HI"
  type = "ro"
  width = 32
  description = "Received Message/Interrupt Address[63:32]."
  default = "0x00000000"
  offset = "0x00000494"
  [[register.field]]
    name = "ADDRESS_HI"
    bits = "31:0"
    type = "ro"
    shortdesc = '''When intr_type == Received MSI-X/MSI Interrupt [31:0] is Address[63:32] of received MSI-X/MSI write TLP.'''
    longdesc = '''When intr_type == Received Message [31:24] is Byte 8 of Message TLP. [23:16] is Byte 9 of Message TLP. [15:8] is Byte 10 of Message TLP. [7:0] is Byte 11 of Message TLP.'''
[[register]]
  name = "MSGF_RX_FIFO_DATA"
  type = "ro"
  width = 32
  description = "Received Message/Interrupt Data Payload[31:0]."
  default = "0x00000000"
  offset = "0x00000498"
  [[register.field]]
    name = "DATA"
    bits = "31:0"
    type = "ro"
    shortdesc = '''When intr_type == Received MSI-X/MSI Interrupt [31:0] is Data Payload[31:0] of the received MSI-X/MSI write TLP.'''
    longdesc = '''When intr_type == Received Message [31:0] is Data Payload[31:0] of the received Message TLP. Valid only for intr_type == Received Message with message_payload_present == 1.'''
[[register]]
  name = "TX_PCIE_MSG_EXECUTE"
  type = "ro"
  width = 32
  description = "PCIe Message Request Execution."
  default = "0x00000000"
  offset = "0x00000620"
  [[register.field]]
    name = "RESERVED"
    bits = "31:26"
    type = "ro"
  [[register.field]]
    name = "MSG_DONE_STATUS"
    bits = "25:24"
    type = "ro"
    shortdesc = '''Message Transaction Done Status.'''
    longdesc = '''Cleared when msg_execute is written to 1. Set to the Message transaction status when msg_done is set to 1.'''
  [[register.field]]
    name = "RESERVED"
    bits = "23:17"
    type = "ro"
  [[register.field]]
    name = "MSG_DONE"
    bits = "16"
    type = "ro"
    shortdesc = '''Message Transaction Done.'''
    longdesc = '''Cleared when msg_execute is written to 1 to start a new Message transaction. Set to 1 when the transaction is completed.'''
  [[register.field]]
    name = "RESERVED"
    bits = "15:9"
    type = "ro"
  [[register.field]]
    name = "MSG_BUSY"
    bits = "8"
    type = "ro"
    shortdesc = '''Message Transaction Busy.'''
    longdesc = '''Set to 1 when msg_execute is written to 1. Cleared when msg_done is set to 1 indicating that the transaction is completed.'''
  [[register.field]]
    name = "RESERVED"
    bits = "7:1"
    type = "ro"
  [[register.field]]
    name = "MSG_EXECUTE"
    bits = "0"
    type = "ro"
    shortdesc = '''Message Transaction Execute.'''
    longdesc = '''Write a 1 to transmit an Message transaction. The transaction is created using the values in the CONTROL, ADDRESS, and DATA regsiters.'''
[[register]]
  name = "TX_PCIE_MSG_CONTROL"
  type = "mixed"
  width = 32
  description = "PCIe Message Request Execution - Control"
  default = "0x00000000"
  offset = "0x00000624"
  [[register.field]]
    name = "RESERVED"
    bits = "31:25"
    type = "ro"
  [[register.field]]
    name = "MSG_HAS_DATA"
    bits = "24"
    type = "rw"
    shortdesc = '''Message Payload Presence.'''
    longdesc = '''When msg_has_data == 1, msg_data is the data payload transmitted with the message. msg_has_data must be consistent with msg_code.'''
  [[register.field]]
    name = "MSG_TAG"
    bits = "23:16"
    type = "rw"
    shortdesc = '''Message Tag[7:0].'''
    longdesc = '''Byte 6 of the Message TLP Header. Set to 0x0 if the Tag field is unused by the message.'''
  [[register.field]]
    name = "MSG_CODE"
    bits = "15:8"
    type = "rw"
    shortdesc = '''Message Code[7:0].'''
    longdesc = '''Byte 7 of Message TLP Header. Defines the type of Message. Message Codes are defined by the PCI Express Specification and associated ECNs.'''
  [[register.field]]
    name = "MSG_FMT_TYPE"
    bits = "7:0"
    type = "rw"
    shortdesc = '''Message Format and Type.'''
    longdesc = '''Byte 0 of Message TLP Header. Must be consistent with Message Code.'''
[[register]]
  name = "TX_PCIE_MSG_SPECIFIC_LO"
  type = "rw"
  width = 32
  description = "PCIe Message Request Execution - Message Specific[31:0]."
  default = "0x00000000"
  offset = "0x00000628"
  [[register.field]]
    name = "MSG_TLP_HDR11"
    bits = "31:24"
    type = "rw"
  [[register.field]]
    name = "MSG_TLP_HDR10"
    bits = "23:16"
    type = "rw"
  [[register.field]]
    name = "MSG_TLP_HDR9"
    bits = "15:8"
    type = "rw"
  [[register.field]]
    name = "MSG_TLP_HDR8"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "TX_PCIE_MSG_SPECIFIC_HI"
  type = "rw"
  width = 32
  description = "PCIe Message Request Execution - Message Specific[63:32]."
  default = "0x00000000"
  offset = "0x0000062C"
  [[register.field]]
    name = "MSG_TLP_HDR15"
    bits = "31:24"
    type = "rw"
  [[register.field]]
    name = "MSG_TLP_HDR14"
    bits = "23:16"
    type = "rw"
  [[register.field]]
    name = "MSG_TLP_HDR13"
    bits = "15:8"
    type = "rw"
  [[register.field]]
    name = "MSG_TLP_HDR12"
    bits = "7:0"
    type = "rw"
[[register]]
  name = "TX_PCIE_MSG_DATA"
  type = "rw"
  width = 32
  description = "PCIe Message Request Execution - Message Data Payload[31:0]."
  default = "0x00000000"
  offset = "0x00000630"
  [[register.field]]
    name = "MSG_DATA"
    bits = "31:0"
    type = "rw"
    shortdesc = '''Message payload data.'''
    longdesc = '''Only used when msg_has_data is set to 1.'''
