Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Feb 11 16:39:09 2025
| Host         : nightt_insider running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/matrixmul_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.750ns  (logic 0.606ns (22.037%)  route 2.144ns (77.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y66         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDSE (Prop_fdse_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=33, routed)          1.175     2.604    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/Q[0]
    SLICE_X31Y66         LUT4 (Prop_lut4_I3_O)        0.150     2.754 r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/a_ce0_INST_0/O
                         net (fo=2, routed)           0.969     3.723    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/a_ce0
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y28          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y28          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.705    10.184    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                         10.184    
                         arrival time                          -3.723    
  -------------------------------------------------------------------
                         slack                                  6.461    

Slack (MET) :             6.741ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/m_reg_reg/CEA1
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.470ns  (logic 0.606ns (24.536%)  route 1.864ns (75.464%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y66         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDSE (Prop_fdse_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=33, routed)          1.175     2.604    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/Q[0]
    SLICE_X31Y66         LUT4 (Prop_lut4_I3_O)        0.150     2.754 r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16ns_16_4_1_U3/matrixmul_mac_muladd_8s_8s_16ns_16_4_1_DSP48_0_U/a_ce0_INST_0/O
                         net (fo=2, routed)           0.689     3.443    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/a_ce0
    DSP48_X2Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/m_reg_reg/CEA1
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.924    10.924    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/ap_clk
    DSP48_X2Y26          DSP48E1                                      r  bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/m_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X2Y26          DSP48E1 (Setup_dsp48e1_CLK_CEA1)
                                                     -0.705    10.184    bd_0_i/hls_inst/inst/mac_muladd_8s_8s_16s_16_4_1_U2/matrixmul_mac_muladd_8s_8s_16s_16_4_1_DSP48_0_U/m_reg_reg
  -------------------------------------------------------------------
                         required time                         10.184    
                         arrival time                          -3.443    
  -------------------------------------------------------------------
                         slack                                  6.741    

Slack (MET) :             6.781ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage1_pp0_iter1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.164ns  (logic 0.938ns (29.645%)  route 2.226ns (70.355%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_clk
    SLICE_X28Y68         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/Q
                         net (fo=13, routed)          1.346     2.775    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg
    SLICE_X27Y66         LUT4 (Prop_lut4_I1_O)        0.150     2.925 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_enable_reg_pp0_iter0_reg_i_1/O
                         net (fo=6, routed)           0.880     3.805    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_enable_reg_pp0_iter0
    SLICE_X28Y67         LUT5 (Prop_lut5_I4_O)        0.332     4.137 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_condition_exit_pp0_iter0_stage1_pp0_iter1_reg_i_1/O
                         net (fo=1, routed)           0.000     4.137    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U_n_18
    SLICE_X28Y67         FDRE                                         r  bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage1_pp0_iter1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X28Y67         FDRE                                         r  bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage1_pp0_iter1_reg_reg/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X28Y67         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/ap_condition_exit_pp0_iter0_stage1_pp0_iter1_reg_reg
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -4.137    
  -------------------------------------------------------------------
                         slack                                  6.781    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.608ns (26.394%)  route 1.696ns (73.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y66         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDSE (Prop_fdse_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=33, routed)          0.925     2.354    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/Q[0]
    SLICE_X29Y65         LUT4 (Prop_lut4_I1_O)        0.152     2.506 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1/O
                         net (fo=11, routed)          0.770     3.277    bd_0_i/hls_inst/inst/ap_sig_allocacmp_i2_load1
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y65         FDRE (Setup_fdre_C_R)       -0.732    10.157    bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[0]
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.608ns (26.394%)  route 1.696ns (73.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y66         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDSE (Prop_fdse_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=33, routed)          0.925     2.354    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/Q[0]
    SLICE_X29Y65         LUT4 (Prop_lut4_I1_O)        0.152     2.506 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1/O
                         net (fo=11, routed)          0.770     3.277    bd_0_i/hls_inst/inst/ap_sig_allocacmp_i2_load1
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y65         FDRE (Setup_fdre_C_R)       -0.732    10.157    bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[1]
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.608ns (26.394%)  route 1.696ns (73.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y66         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDSE (Prop_fdse_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=33, routed)          0.925     2.354    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/Q[0]
    SLICE_X29Y65         LUT4 (Prop_lut4_I1_O)        0.152     2.506 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1/O
                         net (fo=11, routed)          0.770     3.277    bd_0_i/hls_inst/inst/ap_sig_allocacmp_i2_load1
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y65         FDRE (Setup_fdre_C_R)       -0.732    10.157    bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[2]
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.608ns (26.394%)  route 1.696ns (73.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y66         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDSE (Prop_fdse_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=33, routed)          0.925     2.354    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/Q[0]
    SLICE_X29Y65         LUT4 (Prop_lut4_I1_O)        0.152     2.506 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1/O
                         net (fo=11, routed)          0.770     3.277    bd_0_i/hls_inst/inst/ap_sig_allocacmp_i2_load1
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y65         FDRE (Setup_fdre_C_R)       -0.732    10.157    bd_0_i/hls_inst/inst/indvar_flatten1_fu_58_reg[3]
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/j3_fu_66_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.608ns (26.394%)  route 1.696ns (73.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y66         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDSE (Prop_fdse_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=33, routed)          0.925     2.354    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/Q[0]
    SLICE_X29Y65         LUT4 (Prop_lut4_I1_O)        0.152     2.506 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1/O
                         net (fo=11, routed)          0.770     3.277    bd_0_i/hls_inst/inst/ap_sig_allocacmp_i2_load1
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/j3_fu_66_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/j3_fu_66_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y65         FDRE (Setup_fdre_C_R)       -0.732    10.157    bd_0_i/hls_inst/inst/j3_fu_66_reg[0]
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             6.880ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/j3_fu_66_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.608ns (26.394%)  route 1.696ns (73.606%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X29Y66         FDSE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDSE (Prop_fdse_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[0]/Q
                         net (fo=33, routed)          0.925     2.354    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/Q[0]
    SLICE_X29Y65         LUT4 (Prop_lut4_I1_O)        0.152     2.506 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/b_address0[3]_INST_0_i_1/O
                         net (fo=11, routed)          0.770     3.277    bd_0_i/hls_inst/inst/ap_sig_allocacmp_i2_load1
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/j3_fu_66_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X30Y65         FDRE                                         r  bd_0_i/hls_inst/inst/j3_fu_66_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X30Y65         FDRE (Setup_fdre_C_R)       -0.732    10.157    bd_0_i/hls_inst/inst/j3_fu_66_reg[1]
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                  6.880    

Slack (MET) :             7.021ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.938ns (32.080%)  route 1.986ns (67.920%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.973     0.973    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_clk
    SLICE_X28Y68         FDRE                                         r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y68         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg/Q
                         net (fo=13, routed)          1.346     2.775    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg
    SLICE_X27Y66         LUT4 (Prop_lut4_I1_O)        0.150     2.925 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_enable_reg_pp0_iter0_reg_i_1/O
                         net (fo=6, routed)           0.640     3.565    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_enable_reg_pp0_iter0
    SLICE_X27Y67         LUT5 (Prop_lut5_I4_O)        0.332     3.897 r  bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/ap_loop_exit_ready_pp0_iter2_reg_i_1/O
                         net (fo=1, routed)           0.000     3.897    bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U_n_19
    SLICE_X27Y67         FDRE                                         r  bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=41, unset)           0.924    10.924    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X27Y67         FDRE                                         r  bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter2_reg_reg/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X27Y67         FDRE (Setup_fdre_C_D)        0.029    10.918    bd_0_i/hls_inst/inst/ap_loop_exit_ready_pp0_iter2_reg_reg
  -------------------------------------------------------------------
                         required time                         10.918    
                         arrival time                          -3.897    
  -------------------------------------------------------------------
                         slack                                  7.021    




