0.6
2018.3
Dec  7 2018
00:33:28
D:/source/Vivado/USTB-Vivado/8bit_ALU/8bit_ALU.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
,,,,,,ALU_tb,,,,,,,,
D:/source/Vivado/USTB-Vivado/8bit_ALU/8bit_ALU.srcs/sources_1/new/ALU.v,1761299339,verilog,,D:/source/Vivado/USTB-Vivado/8bit_ALU/8bit_ALU.srcs/sim_1/new/sim.v,,ALU,,,,,,,,
