   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "arm_correlate_q7.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.arm_correlate_q7,"ax",%progbits
  20              	 .align 2
  21              	 .global arm_correlate_q7
  22              	 .thumb
  23              	 .thumb_func
  25              	arm_correlate_q7:
  26              	.LFB135:
  27              	 .file 1 "../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c"
   1:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** /* ----------------------------------------------------------------------
   2:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * Project:      CMSIS DSP Library
   3:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * Title:        arm_correlate_q7.c
   4:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * Description:  Correlation of Q7 sequences
   5:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  *
   6:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * $Date:        27. January 2017
   7:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * $Revision:    V.1.5.1
   8:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  *
   9:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * Target Processor: Cortex-M cores
  10:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * -------------------------------------------------------------------- */
  11:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** /*
  12:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
  13:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  *
  14:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * SPDX-License-Identifier: Apache-2.0
  15:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  *
  16:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * not use this file except in compliance with the License.
  18:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * You may obtain a copy of the License at
  19:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  *
  20:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  *
  22:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * Unless required by applicable law or agreed to in writing, software
  23:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * See the License for the specific language governing permissions and
  26:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * limitations under the License.
  27:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  */
  28:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
  29:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** #include "CMSIS_DSP/cmsis_dsp.h"
  30:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
  31:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** /**
  32:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * @ingroup groupFilters
  33:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  */
  34:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
  35:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** /**
  36:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * @addtogroup Corr
  37:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * @{
  38:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  */
  39:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
  40:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** /**
  41:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * @brief Correlation of Q7 sequences.
  42:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * @param[in] *pSrcA points to the first input sequence.
  43:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * @param[in] srcALen length of the first input sequence.
  44:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * @param[in] *pSrcB points to the second input sequence.
  45:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * @param[in] srcBLen length of the second input sequence.
  46:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * @param[out] *pDst points to the location where the output result is written.  Length 2 * max(src
  47:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * @return none.
  48:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  *
  49:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * @details
  50:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * <b>Scaling and Overflow Behavior:</b>
  51:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  *
  52:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * \par
  53:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * The function is implemented using a 32-bit internal accumulator.
  54:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * Both the inputs are represented in 1.7 format and multiplications yield a 2.14 result.
  55:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * The 2.14 intermediate results are accumulated in a 32-bit accumulator in 18.14 format.
  56:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * This approach provides 17 guard bits and there is no risk of overflow as long as <code>max(srcAL
  57:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * The 18.14 result is then truncated to 18.7 format by discarding the low 7 bits and saturated to 
  58:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  *
  59:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * \par
  60:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  * Refer the function <code>arm_correlate_opt_q7()</code> for a faster implementation of this funct
  61:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  *
  62:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****  */
  63:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
  64:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** void arm_correlate_q7(
  65:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   q7_t * pSrcA,
  66:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   uint32_t srcALen,
  67:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   q7_t * pSrcB,
  68:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   uint32_t srcBLen,
  69:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   q7_t * pDst)
  70:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** {
  28              	 .loc 1 70 0
  29              	 .cfi_startproc
  30              	 
  31              	 
  32              	 
  33 0000 90B4     	 push {r4,r7}
  34              	.LCFI0:
  35              	 .cfi_def_cfa_offset 8
  36              	 .cfi_offset 4,-8
  37              	 .cfi_offset 7,-4
  38 0002 E6B0     	 sub sp,sp,#408
  39              	.LCFI1:
  40              	 .cfi_def_cfa_offset 416
  41 0004 00AF     	 add r7,sp,#0
  42              	.LCFI2:
  43              	 .cfi_def_cfa_register 7
  44 0006 07F10C04 	 add r4,r7,#12
  45 000a 2060     	 str r0,[r4]
  46 000c 07F10800 	 add r0,r7,#8
  47 0010 0160     	 str r1,[r0]
  48 0012 391D     	 adds r1,r7,#4
  49 0014 0A60     	 str r2,[r1]
  50 0016 3A46     	 mov r2,r7
  51 0018 1360     	 str r3,[r2]
  71:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
  72:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
  73:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** #if defined (ARM_MATH_DSP)
  74:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
  75:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* Run the below code for Cortex-M4 and Cortex-M3 */
  76:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
  77:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   q7_t *pIn1;                                    /* inputA pointer               */
  78:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   q7_t *pIn2;                                    /* inputB pointer               */
  79:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   q7_t *pOut = pDst;                             /* output pointer               */
  52              	 .loc 1 79 0
  53 001a D7F8A031 	 ldr r3,[r7,#416]
  54 001e C7F88C31 	 str r3,[r7,#396]
  80:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   q7_t *px;                                      /* Intermediate inputA pointer  */
  81:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   q7_t *py;                                      /* Intermediate inputB pointer  */
  82:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   q7_t *pSrc1;                                   /* Intermediate pointers        */
  83:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   q31_t sum, acc0, acc1, acc2, acc3;             /* Accumulators                  */
  84:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   q31_t input1, input2;                          /* temporary variables */
  85:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   q15_t in1, in2;                                /* temporary variables */
  86:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   q7_t x0, x1, x2, x3, c0, c1;                   /* temporary variables for holding input and coeff
  87:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   uint32_t j, k = 0u, count, blkCnt, outBlockSize, blockSize1, blockSize2, blockSize3;  /* loop cou
  55              	 .loc 1 87 0
  56 0022 0023     	 movs r3,#0
  57 0024 C7F86431 	 str r3,[r7,#356]
  88:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   int32_t inc = 1;
  58              	 .loc 1 88 0
  59 0028 0123     	 movs r3,#1
  60 002a C7F85031 	 str r3,[r7,#336]
  89:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
  90:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
  91:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* The algorithm implementation is based on the lengths of the inputs. */
  92:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* srcB is always made to slide across srcA. */
  93:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* So srcBLen is always considered as shorter or equal to srcALen */
  94:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* But CORR(x, y) is reverse of CORR(y, x) */
  95:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* So, when srcBLen > srcALen, output pointer is made to point to the end of the output buffer */
  96:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* and the destination pointer modifier, inc is set to -1 */
  97:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* If srcALen > srcBLen, zero pad has to be done to srcB to make the two inputs of same length */
  98:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* But to improve the performance,
  99:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * we include zeroes in the output instead of zero padding either of the the inputs*/
 100:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* If srcALen > srcBLen,
 101:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * (srcALen - srcBLen) zeroes has to included in the starting of the output buffer */
 102:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* If srcALen < srcBLen,
 103:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * (srcALen - srcBLen) zeroes has to included in the ending of the output buffer */
 104:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   if (srcALen >= srcBLen)
  61              	 .loc 1 104 0
  62 002e 07F10802 	 add r2,r7,#8
  63 0032 3B46     	 mov r3,r7
  64 0034 1268     	 ldr r2,[r2]
  65 0036 1B68     	 ldr r3,[r3]
  66 0038 9A42     	 cmp r2,r3
  67 003a 23D3     	 bcc .L2
 105:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   {
 106:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* Initialization of inputA pointer */
 107:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     pIn1 = (pSrcA);
  68              	 .loc 1 107 0
  69 003c 07F10C03 	 add r3,r7,#12
  70 0040 1B68     	 ldr r3,[r3]
  71 0042 C7F89431 	 str r3,[r7,#404]
 108:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 109:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* Initialization of inputB pointer */
 110:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     pIn2 = (pSrcB);
  72              	 .loc 1 110 0
  73 0046 3B1D     	 adds r3,r7,#4
  74 0048 1B68     	 ldr r3,[r3]
  75 004a C7F89031 	 str r3,[r7,#400]
 111:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 112:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* Number of output samples is calculated */
 113:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     outBlockSize = (2u * srcALen) - 1u;
  76              	 .loc 1 113 0
  77 004e 07F10803 	 add r3,r7,#8
  78 0052 1B68     	 ldr r3,[r3]
  79 0054 5B00     	 lsls r3,r3,#1
  80 0056 013B     	 subs r3,r3,#1
  81 0058 C7F84C31 	 str r3,[r7,#332]
 114:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 115:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* When srcALen > srcBLen, zero padding is done to srcB
 116:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****      * to make their lengths equal.
 117:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****      * Instead, (outBlockSize - (srcALen + srcBLen - 1))
 118:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****      * number of output samples are made zero */
 119:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     j = outBlockSize - (srcALen + (srcBLen - 1u));
  82              	 .loc 1 119 0
  83 005c 3A46     	 mov r2,r7
  84 005e 07F10803 	 add r3,r7,#8
  85 0062 1268     	 ldr r2,[r2]
  86 0064 1B68     	 ldr r3,[r3]
  87 0066 1344     	 add r3,r3,r2
  88 0068 D7F84C21 	 ldr r2,[r7,#332]
  89 006c D31A     	 subs r3,r2,r3
  90 006e 0133     	 adds r3,r3,#1
  91 0070 C7F84831 	 str r3,[r7,#328]
 120:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 121:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* Updating the pointer position to non zero value */
 122:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     pOut += j;
  92              	 .loc 1 122 0
  93 0074 D7F88C21 	 ldr r2,[r7,#396]
  94 0078 D7F84831 	 ldr r3,[r7,#328]
  95 007c 1344     	 add r3,r3,r2
  96 007e C7F88C31 	 str r3,[r7,#396]
  97 0082 26E0     	 b .L3
  98              	.L2:
 123:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 124:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   }
 125:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   else
 126:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   {
 127:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* Initialization of inputA pointer */
 128:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     pIn1 = (pSrcB);
  99              	 .loc 1 128 0
 100 0084 3B1D     	 adds r3,r7,#4
 101 0086 1B68     	 ldr r3,[r3]
 102 0088 C7F89431 	 str r3,[r7,#404]
 129:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 130:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* Initialization of inputB pointer */
 131:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     pIn2 = (pSrcA);
 103              	 .loc 1 131 0
 104 008c 07F10C03 	 add r3,r7,#12
 105 0090 1B68     	 ldr r3,[r3]
 106 0092 C7F89031 	 str r3,[r7,#400]
 132:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 133:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* srcBLen is always considered as shorter or equal to srcALen */
 134:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     j = srcBLen;
 107              	 .loc 1 134 0
 108 0096 3B46     	 mov r3,r7
 109 0098 1B68     	 ldr r3,[r3]
 110 009a C7F84831 	 str r3,[r7,#328]
 135:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     srcBLen = srcALen;
 111              	 .loc 1 135 0
 112 009e 3B46     	 mov r3,r7
 113 00a0 07F10802 	 add r2,r7,#8
 114 00a4 1268     	 ldr r2,[r2]
 115 00a6 1A60     	 str r2,[r3]
 136:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     srcALen = j;
 116              	 .loc 1 136 0
 117 00a8 07F10803 	 add r3,r7,#8
 118 00ac D7F84821 	 ldr r2,[r7,#328]
 119 00b0 1A60     	 str r2,[r3]
 137:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 138:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* CORR(x, y) = Reverse order(CORR(y, x)) */
 139:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* Hence set the destination pointer to point to the last output sample */
 140:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     pOut = pDst + ((srcALen + srcBLen) - 2u);
 120              	 .loc 1 140 0
 121 00b2 07F10802 	 add r2,r7,#8
 122 00b6 3B46     	 mov r3,r7
 123 00b8 1268     	 ldr r2,[r2]
 124 00ba 1B68     	 ldr r3,[r3]
 125 00bc 1344     	 add r3,r3,r2
 126 00be 023B     	 subs r3,r3,#2
 127 00c0 D7F8A021 	 ldr r2,[r7,#416]
 128 00c4 1344     	 add r3,r3,r2
 129 00c6 C7F88C31 	 str r3,[r7,#396]
 141:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 142:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* Destination address modifier is set to -1 */
 143:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     inc = -1;
 130              	 .loc 1 143 0
 131 00ca 4FF0FF33 	 mov r3,#-1
 132 00ce C7F85031 	 str r3,[r7,#336]
 133              	.L3:
 144:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 145:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   }
 146:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 147:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* The function is internally
 148:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * divided into three parts according to the number of multiplications that has to be
 149:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * taken place between inputA samples and inputB samples. In the first part of the
 150:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * algorithm, the multiplications increase by one for every iteration.
 151:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * In the second part of the algorithm, srcBLen number of multiplications are done.
 152:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * In the third part of the algorithm, the multiplications decrease by one
 153:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * for every iteration.*/
 154:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* The algorithm is implemented in three stages.
 155:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * The loop counters of each stage is initiated here. */
 156:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   blockSize1 = srcBLen - 1u;
 134              	 .loc 1 156 0
 135 00d2 3B46     	 mov r3,r7
 136 00d4 1B68     	 ldr r3,[r3]
 137 00d6 013B     	 subs r3,r3,#1
 138 00d8 C7F85831 	 str r3,[r7,#344]
 157:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   blockSize2 = srcALen - (srcBLen - 1u);
 139              	 .loc 1 157 0
 140 00dc 07F10802 	 add r2,r7,#8
 141 00e0 3B46     	 mov r3,r7
 142 00e2 1268     	 ldr r2,[r2]
 143 00e4 1B68     	 ldr r3,[r3]
 144 00e6 D31A     	 subs r3,r2,r3
 145 00e8 0133     	 adds r3,r3,#1
 146 00ea C7F84431 	 str r3,[r7,#324]
 158:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   blockSize3 = blockSize1;
 147              	 .loc 1 158 0
 148 00ee D7F85831 	 ldr r3,[r7,#344]
 149 00f2 C7F85431 	 str r3,[r7,#340]
 159:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 160:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* --------------------------
 161:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * Initializations of stage1
 162:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * -------------------------*/
 163:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 164:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* sum = x[0] * y[srcBlen - 1]
 165:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * sum = x[0] * y[srcBlen - 2] + x[1] * y[srcBlen - 1]
 166:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * ....
 167:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * sum = x[0] * y[0] + x[1] * y[1] +...+ x[srcBLen - 1] * y[srcBLen - 1]
 168:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    */
 169:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 170:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* In this stage the MAC operations are increased by 1 for every iteration.
 171:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****      The count variable holds the number of MAC operations performed */
 172:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   count = 1u;
 150              	 .loc 1 172 0
 151 00f6 0123     	 movs r3,#1
 152 00f8 C7F86031 	 str r3,[r7,#352]
 173:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 174:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* Working pointer of inputA */
 175:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   px = pIn1;
 153              	 .loc 1 175 0
 154 00fc D7F89431 	 ldr r3,[r7,#404]
 155 0100 C7F88831 	 str r3,[r7,#392]
 176:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 177:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* Working pointer of inputB */
 178:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   pSrc1 = pIn2 + (srcBLen - 1u);
 156              	 .loc 1 178 0
 157 0104 3B46     	 mov r3,r7
 158 0106 1B68     	 ldr r3,[r3]
 159 0108 013B     	 subs r3,r3,#1
 160 010a D7F89021 	 ldr r2,[r7,#400]
 161 010e 1344     	 add r3,r3,r2
 162 0110 C7F88031 	 str r3,[r7,#384]
 179:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   py = pSrc1;
 163              	 .loc 1 179 0
 164 0114 D7F88031 	 ldr r3,[r7,#384]
 165 0118 C7F88431 	 str r3,[r7,#388]
 180:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 181:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* ------------------------
 182:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * Stage1 process
 183:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * ----------------------*/
 184:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 185:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* The first stage starts here */
 186:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   while (blockSize1 > 0u)
 166              	 .loc 1 186 0
 167 011c 05E1     	 b .L4
 168              	.L11:
 187:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   {
 188:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* Accumulator is made zero for every iteration */
 189:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     sum = 0;
 169              	 .loc 1 189 0
 170 011e 0023     	 movs r3,#0
 171 0120 C7F87C31 	 str r3,[r7,#380]
 190:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 191:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* Apply loop unrolling and compute 4 MACs simultaneously. */
 192:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     k = count >> 2;
 172              	 .loc 1 192 0
 173 0124 D7F86031 	 ldr r3,[r7,#352]
 174 0128 9B08     	 lsrs r3,r3,#2
 175 012a C7F86431 	 str r3,[r7,#356]
 193:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 194:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 195:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****      ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 196:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     while (k > 0u)
 176              	 .loc 1 196 0
 177 012e A4E0     	 b .L5
 178              	.L8:
 197:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     {
 198:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* x[0] , x[1] */
 199:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       in1 = (q15_t) * px++;
 179              	 .loc 1 199 0
 180 0130 D7F88831 	 ldr r3,[r7,#392]
 181 0134 5A1C     	 adds r2,r3,#1
 182 0136 C7F88821 	 str r2,[r7,#392]
 183 013a 1B78     	 ldrb r3,[r3]
 184 013c 5BB2     	 sxtb r3,r3
 185 013e A7F84231 	 strh r3,[r7,#322]
 200:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       in2 = (q15_t) * px++;
 186              	 .loc 1 200 0
 187 0142 D7F88831 	 ldr r3,[r7,#392]
 188 0146 5A1C     	 adds r2,r3,#1
 189 0148 C7F88821 	 str r2,[r7,#392]
 190 014c 1B78     	 ldrb r3,[r3]
 191 014e 5BB2     	 sxtb r3,r3
 192 0150 A7F84031 	 strh r3,[r7,#320]
 201:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 193              	 .loc 1 201 0
 194 0154 B7F94231 	 ldrsh r3,[r7,#322]
 195 0158 9AB2     	 uxth r2,r3
 196 015a B7F94031 	 ldrsh r3,[r7,#320]
 197 015e 1B04     	 lsls r3,r3,#16
 198 0160 1343     	 orrs r3,r3,r2
 199 0162 C7F83C31 	 str r3,[r7,#316]
 202:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 203:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* y[srcBLen - 4] , y[srcBLen - 3] */
 204:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       in1 = (q15_t) * py++;
 200              	 .loc 1 204 0
 201 0166 D7F88431 	 ldr r3,[r7,#388]
 202 016a 5A1C     	 adds r2,r3,#1
 203 016c C7F88421 	 str r2,[r7,#388]
 204 0170 1B78     	 ldrb r3,[r3]
 205 0172 5BB2     	 sxtb r3,r3
 206 0174 A7F84231 	 strh r3,[r7,#322]
 205:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       in2 = (q15_t) * py++;
 207              	 .loc 1 205 0
 208 0178 D7F88431 	 ldr r3,[r7,#388]
 209 017c 5A1C     	 adds r2,r3,#1
 210 017e C7F88421 	 str r2,[r7,#388]
 211 0182 1B78     	 ldrb r3,[r3]
 212 0184 5BB2     	 sxtb r3,r3
 213 0186 A7F84031 	 strh r3,[r7,#320]
 206:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 214              	 .loc 1 206 0
 215 018a B7F94231 	 ldrsh r3,[r7,#322]
 216 018e 9AB2     	 uxth r2,r3
 217 0190 B7F94031 	 ldrsh r3,[r7,#320]
 218 0194 1B04     	 lsls r3,r3,#16
 219 0196 1343     	 orrs r3,r3,r2
 220 0198 C7F83831 	 str r3,[r7,#312]
 207:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 208:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* x[0] * y[srcBLen - 4] */
 209:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* x[1] * y[srcBLen - 3] */
 210:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       sum = __SMLAD(input1, input2, sum);
 221              	 .loc 1 210 0
 222 019c D7F83C11 	 ldr r1,[r7,#316]
 223 01a0 D7F83821 	 ldr r2,[r7,#312]
 224 01a4 D7F87C31 	 ldr r3,[r7,#380]
 225 01a8 C7F8F010 	 str r1,[r7,#240]
 226 01ac C7F8EC20 	 str r2,[r7,#236]
 227 01b0 C7F8E830 	 str r3,[r7,#232]
 228              	.LBB38:
 229              	.LBB39:
 230              	 .file 2 "C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include/cmsis_gcc.h"
   1:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**************************************************************************//**
   2:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @version  V5.0.1
   5:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @date     02. February 2017
   6:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  ******************************************************************************/
   7:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /*
   8:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  10:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  12:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  16:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  18:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * limitations under the License.
  23:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  24:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  25:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  28:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ignore some GCC warnings */
  29:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  30:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  34:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* CMSIS compiler specific defines */
  35:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ASM
  36:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ASM                     __asm
  37:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  38:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __INLINE
  39:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __INLINE                  inline
  40:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  41:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  42:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __STATIC_INLINE           static inline
  43:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  44:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __NO_RETURN
  45:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __NO_RETURN               __attribute__((noreturn))
  46:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  47:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __USED
  48:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __USED                    __attribute__((used))
  49:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  50:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __WEAK
  51:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __WEAK                    __attribute__((weak))
  52:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  53:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32
  54:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  55:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wpacked"
  56:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wattributes"
  57:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  58:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic pop
  59:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)     (((struct T_UINT32 *)(x))->v)
  60:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  61:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ALIGNED
  62:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ALIGNED(x)              __attribute__((aligned(x)))
  63:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  64:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED
  65:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED                  __attribute__((packed, aligned(1)))
  66:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  67:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  68:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED_STRUCT           struct __attribute__((packed, aligned(1)))
  69:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  70:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  71:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  72:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  73:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  74:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  75:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
  76:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  77:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  78:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
  79:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  80:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  81:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
  82:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  83:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_irq(void)
  84:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  85:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  86:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  87:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  88:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  89:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
  90:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  91:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  92:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
  93:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  94:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_irq(void)
  95:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
  96:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  97:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
  98:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  99:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 100:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 101:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register
 102:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the Control Register.
 103:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Control Register value
 104:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 105:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_CONTROL(void)
 106:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 107:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 108:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 109:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 110:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 111:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 112:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 113:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 114:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 115:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 116:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 117:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 118:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               non-secure Control Register value
 119:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 120:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_CONTROL_NS(void)
 121:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 122:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 123:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 124:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 125:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 126:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 127:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 128:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 129:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 130:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 131:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register
 132:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 133:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 134:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 135:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_CONTROL(uint32_t control)
 136:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 137:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 138:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 139:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 140:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 141:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 142:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 143:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 144:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 145:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 146:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 147:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_CONTROL_NS(uint32_t control)
 148:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 149:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 150:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 151:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 152:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 153:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 154:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 155:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get IPSR Register
 156:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 157:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               IPSR Register value
 158:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 159:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_IPSR(void)
 160:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 161:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 162:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 163:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 164:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 165:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 166:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 167:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 168:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 169:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get APSR Register
 170:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 171:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               APSR Register value
 172:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 173:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_APSR(void)
 174:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 175:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 176:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 177:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 178:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 179:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 180:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 181:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 182:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 183:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get xPSR Register
 184:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 185:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               xPSR Register value
 186:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 187:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_xPSR(void)
 188:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 189:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 190:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 191:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 192:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 193:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 194:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 195:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 196:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 197:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 198:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 199:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 200:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 201:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSP(void)
 202:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 203:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 204:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 205:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 206:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 207:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 208:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 209:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 210:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 211:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 212:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 213:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 214:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 215:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 216:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSP_NS(void)
 217:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 218:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 219:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 220:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 221:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 222:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 223:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 224:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 225:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 226:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 227:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 228:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 229:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 230:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 231:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 232:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 233:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 234:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 235:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 236:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 237:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 238:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 239:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 240:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 241:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 242:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 243:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 244:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 245:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 246:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 247:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 248:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 249:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 250:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 251:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 252:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 253:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 254:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 255:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSP(void)
 256:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 257:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 258:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 259:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 260:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 261:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 262:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 263:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 264:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 265:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 266:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 267:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 268:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 269:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 270:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSP_NS(void)
 271:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 272:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 273:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 274:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 275:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 276:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 277:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 278:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 279:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 280:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 281:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 282:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 283:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 284:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 285:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 286:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 287:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 288:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 289:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 290:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 291:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 292:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 293:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 294:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 295:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 296:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 297:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 298:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 299:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 300:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 301:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 302:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 303:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 304:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 305:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask
 306:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 307:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 308:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 309:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 310:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 311:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 312:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 313:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 314:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 315:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 316:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 317:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 318:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 319:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 320:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 321:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 322:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 323:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 324:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PRIMASK_NS(void)
 325:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 326:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 327:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 328:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
 329:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 330:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 331:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 332:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 333:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 334:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 335:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask
 336:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 337:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 338:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 339:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 340:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 341:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 342:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 343:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 344:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 345:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 346:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 347:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 348:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 349:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 350:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 351:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 352:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 353:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 354:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 355:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 356:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 357:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 358:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 359:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 360:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 361:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 362:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable FIQ
 363:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 364:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 365:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 366:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __enable_fault_irq(void)
 367:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 368:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 369:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 370:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 371:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 372:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 373:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable FIQ
 374:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 375:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 376:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 377:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __disable_fault_irq(void)
 378:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 379:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 380:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 381:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 382:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 383:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 384:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority
 385:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 386:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 387:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 388:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 389:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 390:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 391:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 392:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 393:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 394:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 395:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 396:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 397:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 398:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 399:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 400:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 401:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 402:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 403:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_BASEPRI_NS(void)
 404:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 405:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 406:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 407:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 408:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 409:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 410:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 411:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 412:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 413:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 414:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority
 415:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 416:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 417:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 418:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
 419:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 420:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 421:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 422:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 423:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 424:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 425:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 426:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 427:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 428:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 429:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 430:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 431:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 432:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 433:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 434:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 435:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 436:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 437:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 438:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority with condition
 439:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 440:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 441:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 442:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 443:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri)
 444:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 445:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 446:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 447:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 448:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 449:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 450:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask
 451:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 452:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 453:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 454:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 455:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 456:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 457:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 458:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 459:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 460:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 461:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 462:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 463:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 464:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 465:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 466:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 467:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 468:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 469:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 470:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 471:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 472:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 473:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 474:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 475:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 476:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 477:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 478:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 479:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 480:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask
 481:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 482:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 483:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 484:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 485:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 486:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 487:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 488:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 489:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 490:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 491:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 492:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 493:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 494:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 495:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 496:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 497:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 498:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 499:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 500:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 501:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 502:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 503:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 504:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 505:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 506:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 507:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 508:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 509:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 510:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 511:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 512:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 513:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 514:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 515:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_PSPLIM(void)
 516:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 517:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 518:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 519:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 520:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 521:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 522:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 523:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 524:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 525:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 526:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 527:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 528:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 529:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 530:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 531:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_PSPLIM_NS(void)
 532:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 533:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 534:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 535:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 536:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 537:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 538:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 539:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 540:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 541:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 542:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 543:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 544:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 545:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 546:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 547:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 548:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 549:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 550:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 551:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 552:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 553:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 555:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 556:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 557:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 558:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 559:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 560:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 561:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 562:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 563:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 564:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 565:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 566:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 567:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 568:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 569:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 570:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 571:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_MSPLIM(void)
 572:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 573:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 574:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 575:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 576:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 577:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 578:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 579:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 580:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 581:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 582:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 583:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 584:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 585:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 586:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 587:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 588:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __TZ_get_MSPLIM_NS(void)
 589:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 590:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   register uint32_t result;
 591:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 592:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 593:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 594:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 595:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 596:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 597:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 598:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 599:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 600:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 601:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 602:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 603:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 604:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 605:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 606:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 607:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 608:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 609:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3)) && \
 610:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 611:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 612:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 613:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 614:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 615:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 616:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 617:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 618:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 619:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 620:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 621:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 622:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 623:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 624:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 625:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 626:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 627:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 628:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 629:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 630:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get FPSCR
 631:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 632:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 633:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 634:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __get_FPSCR(void)
 635:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 636:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 637:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 638:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 639:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 640:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 641:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 642:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 643:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(0U);
 644:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 645:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 646:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 647:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 648:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 649:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set FPSCR
 650:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 651:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 652:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 653:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 654:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 655:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 656:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 657:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 658:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 659:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)fpscr;
 660:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 661:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 662:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 663:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 664:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 665:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 666:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 667:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 668:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 669:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 670:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 671:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 672:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 673:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   Access to dedicated instructions
 674:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
 675:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** */
 676:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 677:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 678:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 679:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 680:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 681:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 682:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 683:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 684:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 685:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 686:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 687:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 688:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 689:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 690:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 691:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   No Operation
 692:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 693:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 694:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 695:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 696:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("nop");
 697:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 698:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")       /* This implementation gen
 699:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 700:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 701:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Interrupt
 702:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 703:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 704:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 705:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 706:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("wfi");
 707:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 708:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")       /* This implementation gen
 709:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 710:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 711:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 712:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Event
 713:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 714:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 715:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 716:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __WFE(void)
 717:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 718:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("wfe");
 719:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 720:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")       /* This implementation gen
 721:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 722:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 723:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Send Event
 725:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 726:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 727:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //__attribute__((always_inline)) __STATIC_INLINE void __SEV(void)
 728:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //{
 729:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //  __ASM volatile ("sev");
 730:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** //}
 731:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")       /* This implementation gen
 732:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 733:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 734:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 735:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 736:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 737:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 738:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            after the instruction has been completed.
 739:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 740:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __ISB(void)
 741:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 742:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 743:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 744:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 745:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 746:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 747:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 748:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 749:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 750:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 751:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
 752:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 753:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 754:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 755:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 756:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 757:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 758:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Data Memory Barrier
 759:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 760:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 761:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 762:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __DMB(void)
 763:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 764:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 765:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 766:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 767:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 768:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 769:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 770:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Reverses the byte order in integer value.
 771:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to reverse
 772:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Reversed value
 773:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 774:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)
 775:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 776:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 777:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return __builtin_bswap32(value);
 778:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 779:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 780:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 781:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 782:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 783:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 784:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 785:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 786:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 787:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 788:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 789:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Reverses the byte order in two unsigned short values.
 790:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to reverse
 791:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Reversed value
 792:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 793:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(uint32_t value)
 794:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 795:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 796:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 797:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 798:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 799:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 800:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 801:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 802:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 803:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Reverse byte order in signed short value
 804:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Reverses the byte order in a signed short value with sign extension to integer.
 805:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to reverse
 806:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Reversed value
 807:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 808:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value)
 809:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 810:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 811:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return (short)__builtin_bswap16(value);
 812:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 813:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   int32_t result;
 814:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 815:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 816:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 817:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 818:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 819:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 820:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 821:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 822:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 823:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 824:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 825:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 826:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Rotated value
 827:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 828:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 829:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 830:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 831:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 832:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 833:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 834:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 835:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Breakpoint
 836:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 837:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 838:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 839:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 840:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 841:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 842:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 843:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 844:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 845:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Reverse bit order of value
 846:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 847:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to reverse
 848:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Reversed value
 849:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 850:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
 851:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 852:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 853:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 854:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 855:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 856:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 857:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 858:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 859:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   int32_t s = (4 /*sizeof(v)*/ * 8) - 1; /* extra shift needed at end */
 860:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 861:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 862:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   for (value >>= 1U; value; value >>= 1U)
 863:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   {
 864:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     result <<= 1U;
 865:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     result |= value & 1U;
 866:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     s--;
 867:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   }
 868:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 869:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 870:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 871:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 872:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 873:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 874:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 875:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Count leading zeros
 876:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 877:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 878:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             number of leading zeros in value
 879:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 880:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CLZ             __builtin_clz
 881:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 882:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 883:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 884:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 885:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 886:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 887:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 888:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 889:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 890:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 891:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 892:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 893:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint8_t __LDREXB(volatile uint8_t *addr)
 894:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 895:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
 896:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 897:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 898:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 899:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 900:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 901:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 902:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     */
 903:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 904:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 905:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 906:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 907:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 908:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 909:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 910:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 911:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 912:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 913:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 914:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 915:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint16_t __LDREXH(volatile uint16_t *addr)
 916:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 917:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
 918:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 919:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 920:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 921:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 922:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 923:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 924:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     */
 925:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 926:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 927:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 928:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 929:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 930:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 931:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 932:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 933:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 934:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 935:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 936:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 937:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __LDREXW(volatile uint32_t *addr)
 938:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 939:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
 940:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 941:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 942:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
 943:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 944:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 945:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 946:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 947:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 948:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 949:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
 950:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 951:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
 952:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
 953:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 954:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *a
 955:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 956:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
 957:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 958:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 959:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
 960:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 961:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 962:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 963:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 964:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 965:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 966:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
 967:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 968:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
 969:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
 970:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 971:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXH(uint16_t value, volatile uint16_t 
 972:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 973:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
 974:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 975:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 976:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
 977:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 978:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 979:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 980:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 981:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 982:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 983:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
 984:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 985:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
 986:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
 987:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 988:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t 
 989:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 990:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
 991:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 992:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 993:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
 994:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 995:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 996:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 997:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 998:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Remove the exclusive lock
 999:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
1000:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1001:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __CLREX(void)
1002:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1003:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
1004:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1005:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1006:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1007:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1008:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1009:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1010:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1011:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1012:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1013:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1014:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1015:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1016:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Signed Saturate
1017:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Saturates a signed value.
1018:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1019:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
1020:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             Saturated value
1021:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1022:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __SSAT(ARG1,ARG2) \
1023:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** ({                          \
1024:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1025:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1026:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __RES; \
1027:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  })
1028:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1029:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1030:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1031:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Unsigned Saturate
1032:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Saturates an unsigned value.
1033:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1034:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
1035:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             Saturated value
1036:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1037:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __USAT(ARG1,ARG2) \
1038:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** ({                          \
1039:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1040:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1041:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __RES; \
1042:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  })
1043:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1044:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1045:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1046:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
1047:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
1048:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
1049:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    value  Value to rotate
1050:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Rotated value
1051:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1052:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __RRX(uint32_t value)
1053:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1054:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1055:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1056:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1057:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1058:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1059:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1060:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1061:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1062:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
1063:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
1064:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1065:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1066:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1067:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint8_t __LDRBT(volatile uint8_t *ptr)
1068:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1069:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1070:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1071:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1072:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
1073:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
1074:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1075:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1076:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     */
1077:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1078:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
1079:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1080:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1081:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1082:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1083:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1084:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
1085:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
1086:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1087:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1088:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1089:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint16_t __LDRHT(volatile uint16_t *ptr)
1090:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1091:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1092:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1093:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1094:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
1095:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
1096:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1097:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1098:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     */
1099:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1100:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
1101:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1102:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1103:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1104:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1105:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1106:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
1107:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
1108:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1109:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1110:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1111:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __LDRT(volatile uint32_t *ptr)
1112:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1113:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1114:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1115:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
1116:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1117:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1118:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1119:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1120:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1121:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
1122:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
1123:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1124:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1125:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1126:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
1127:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1128:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1129:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1130:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1131:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1132:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1133:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
1134:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
1135:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1136:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1137:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1138:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
1139:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1140:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1141:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1142:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1143:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1144:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1145:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
1146:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
1147:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1148:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1149:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1150:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
1151:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1152:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
1153:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1154:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1155:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1156:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1157:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1158:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1159:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1160:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1161:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1162:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1163:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
1164:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
1165:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1166:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1167:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1168:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint8_t __LDAB(volatile uint8_t *ptr)
1169:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1170:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1171:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1172:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
1173:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint8_t) result);
1174:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1175:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1176:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1177:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1178:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
1179:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
1180:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1181:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1182:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1183:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint16_t __LDAH(volatile uint16_t *ptr)
1184:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1185:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1186:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1187:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
1188:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint16_t) result);
1189:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1190:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1191:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1192:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1193:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
1194:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
1195:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1196:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1197:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1198:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __LDA(volatile uint32_t *ptr)
1199:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1200:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1201:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1202:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
1203:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1204:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1205:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1206:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1207:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1208:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release (8 bit)
1209:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
1210:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1211:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1212:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1213:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
1214:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1215:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1216:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1217:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1218:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1219:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1220:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release (16 bit)
1221:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
1222:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1223:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1224:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1225:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
1226:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1227:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1228:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1229:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1230:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1231:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1232:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release (32 bit)
1233:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
1234:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1235:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1236:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1237:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __STL(uint32_t value, volatile uint32_t *ptr)
1238:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1239:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1240:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1241:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1242:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1243:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1244:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
1245:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
1246:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1247:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1248:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1249:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
1250:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1251:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1252:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1253:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) );
1254:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint8_t) result);
1255:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1256:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1257:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1258:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1259:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
1260:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
1261:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1262:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1263:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1264:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
1265:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1266:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1267:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1268:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) );
1269:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return ((uint16_t) result);
1270:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1271:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1272:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1273:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1274:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
1275:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
1276:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1277:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1278:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1279:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __LDAEX(volatile uint32_t *ptr)
1280:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1281:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****     uint32_t result;
1282:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1283:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) );
1284:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1285:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1286:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1287:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1288:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1289:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
1290:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
1291:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1292:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1293:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
1294:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
1295:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1296:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *p
1297:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1298:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
1299:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1300:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1301:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1302:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1303:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1304:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1305:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1306:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
1307:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
1308:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1309:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1310:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
1311:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
1312:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1313:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t 
1314:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1315:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
1316:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1317:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1318:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1319:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1320:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1321:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1322:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
1323:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
1324:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
1325:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]  value  Value to store
1326:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1327:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          0  Function succeeded
1328:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return          1  Function failed
1329:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
1330:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *
1331:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1332:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    uint32_t result;
1333:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1334:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1335:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****    return(result);
1336:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1337:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1338:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1339:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1340:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1341:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
1342:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1343:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1344:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1345:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1346:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   Access to dedicated SIMD instructions
1347:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
1348:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** */
1349:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1350:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (__ARM_FEATURE_DSP == 1)                             /* ToDo ARMCLANG: This should be ARCH >= A
1351:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1352:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1353:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1354:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1355:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1356:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1357:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1358:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1359:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1360:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1361:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1362:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1363:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1364:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1365:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1366:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1367:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1368:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1369:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1370:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1371:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1372:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1373:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1374:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1375:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1376:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1377:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1378:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1379:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1380:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1381:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1382:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1383:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1384:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1385:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1386:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1387:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1388:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1389:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1390:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1391:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1392:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1393:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1394:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1395:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1396:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1397:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1398:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1399:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1400:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1401:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1402:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1403:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1404:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1405:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1406:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1407:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1408:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1409:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1410:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1411:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1412:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1413:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1414:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1415:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1416:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1417:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1418:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1419:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1420:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1421:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1422:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1423:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1424:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1425:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1426:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1427:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1428:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1429:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1430:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1431:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1432:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1433:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1434:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1435:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1436:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1437:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1438:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1439:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1440:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1441:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1442:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1443:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1444:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1445:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1446:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1447:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1448:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1449:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1450:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
1451:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1452:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1453:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1454:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1455:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1456:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1457:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1458:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
1459:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1460:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1461:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1462:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1463:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1464:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1465:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1466:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1467:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1468:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1469:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1470:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1471:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1472:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1473:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1474:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1475:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1476:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1477:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1478:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1479:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1480:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1481:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1482:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1483:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1484:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1485:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1486:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1487:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1488:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1489:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1490:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1491:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1492:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1493:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1494:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1495:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1496:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1497:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1498:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1499:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1500:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1501:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1502:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1503:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1504:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1505:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1506:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
1507:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1508:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1509:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1510:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1511:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1512:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1513:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1514:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1515:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1516:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1517:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1518:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1519:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1520:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1521:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1522:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
1523:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1524:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1525:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1526:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1527:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1528:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1529:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1530:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1531:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1532:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1533:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1534:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1535:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1536:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1537:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1538:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1539:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1540:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1541:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1542:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1543:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1544:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1545:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1546:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1547:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1548:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1549:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1550:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1551:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1552:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1553:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1554:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1555:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1556:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1557:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1558:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1559:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1560:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1561:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1562:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1563:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1564:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1565:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1566:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1567:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1568:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1569:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1570:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1571:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1572:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1573:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1574:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1575:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1576:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1577:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1578:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1579:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1580:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1581:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1582:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1583:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1584:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1585:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1586:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1587:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1588:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1589:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1590:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1591:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1592:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1593:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1594:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1595:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1596:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1597:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1598:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1599:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1600:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1601:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1602:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1603:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1604:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1605:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1606:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1607:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1608:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1609:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1610:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1611:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1612:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1613:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1614:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1615:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1616:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1617:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1618:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1619:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1620:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1621:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1622:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1623:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1624:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1625:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1626:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
1627:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1628:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1629:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1630:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1631:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1632:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1633:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1634:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1635:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1636:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1637:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1638:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1639:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1640:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1641:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1642:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1643:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1644:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1645:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1646:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1647:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1648:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1649:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1650:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32
1651:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1652:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1653:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1654:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1655:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1656:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1657:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1658:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __SSAT16(ARG1,ARG2) \
1659:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** ({                          \
1660:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1661:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1662:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __RES; \
1663:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  })
1664:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1665:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __USAT16(ARG1,ARG2) \
1666:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** ({                          \
1667:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1668:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1669:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __RES; \
1670:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****  })
1671:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1672:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UXTB16(uint32_t op1)
1673:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1674:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1675:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1676:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1677:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1678:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1679:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1680:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1681:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1682:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1683:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1684:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1685:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1686:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1687:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1688:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SXTB16(uint32_t op1)
1689:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1690:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1691:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1692:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
1693:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1694:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1695:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1696:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
1697:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1698:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1699:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1700:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1701:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1702:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1703:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1704:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
1705:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1706:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1707:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1708:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1709:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1710:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1711:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1712:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
1713:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1714:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1715:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1716:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1717:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
1718:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** }
1719:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1720:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32
1721:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** {
1722:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
1723:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h **** 
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
 231              	 .loc 2 1724 0
 232 01b4 D7F8F030 	 ldr r3,[r7,#240]
 233 01b8 D7F8EC20 	 ldr r2,[r7,#236]
 234 01bc D7F8E810 	 ldr r1,[r7,#232]
 235              	
 236 01c0 23FB0213 	 smlad r3,r3,r2,r1
 237              	
 238              	 .thumb
 239 01c4 C7F8E430 	 str r3,[r7,#228]
1725:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 240              	 .loc 2 1725 0
 241 01c8 D7F8E430 	 ldr r3,[r7,#228]
 242              	.LBE39:
 243              	.LBE38:
 244              	 .loc 1 210 0
 245 01cc C7F87C31 	 str r3,[r7,#380]
 211:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 212:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* x[2] , x[3] */
 213:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       in1 = (q15_t) * px++;
 246              	 .loc 1 213 0
 247 01d0 D7F88831 	 ldr r3,[r7,#392]
 248 01d4 5A1C     	 adds r2,r3,#1
 249 01d6 C7F88821 	 str r2,[r7,#392]
 250 01da 1B78     	 ldrb r3,[r3]
 251 01dc 5BB2     	 sxtb r3,r3
 252 01de A7F84231 	 strh r3,[r7,#322]
 214:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       in2 = (q15_t) * px++;
 253              	 .loc 1 214 0
 254 01e2 D7F88831 	 ldr r3,[r7,#392]
 255 01e6 5A1C     	 adds r2,r3,#1
 256 01e8 C7F88821 	 str r2,[r7,#392]
 257 01ec 1B78     	 ldrb r3,[r3]
 258 01ee 5BB2     	 sxtb r3,r3
 259 01f0 A7F84031 	 strh r3,[r7,#320]
 215:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 260              	 .loc 1 215 0
 261 01f4 B7F94231 	 ldrsh r3,[r7,#322]
 262 01f8 9AB2     	 uxth r2,r3
 263 01fa B7F94031 	 ldrsh r3,[r7,#320]
 264 01fe 1B04     	 lsls r3,r3,#16
 265 0200 1343     	 orrs r3,r3,r2
 266 0202 C7F83C31 	 str r3,[r7,#316]
 216:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 217:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* y[srcBLen - 2] , y[srcBLen - 1] */
 218:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       in1 = (q15_t) * py++;
 267              	 .loc 1 218 0
 268 0206 D7F88431 	 ldr r3,[r7,#388]
 269 020a 5A1C     	 adds r2,r3,#1
 270 020c C7F88421 	 str r2,[r7,#388]
 271 0210 1B78     	 ldrb r3,[r3]
 272 0212 5BB2     	 sxtb r3,r3
 273 0214 A7F84231 	 strh r3,[r7,#322]
 219:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       in2 = (q15_t) * py++;
 274              	 .loc 1 219 0
 275 0218 D7F88431 	 ldr r3,[r7,#388]
 276 021c 5A1C     	 adds r2,r3,#1
 277 021e C7F88421 	 str r2,[r7,#388]
 278 0222 1B78     	 ldrb r3,[r3]
 279 0224 5BB2     	 sxtb r3,r3
 280 0226 A7F84031 	 strh r3,[r7,#320]
 220:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 281              	 .loc 1 220 0
 282 022a B7F94231 	 ldrsh r3,[r7,#322]
 283 022e 9AB2     	 uxth r2,r3
 284 0230 B7F94031 	 ldrsh r3,[r7,#320]
 285 0234 1B04     	 lsls r3,r3,#16
 286 0236 1343     	 orrs r3,r3,r2
 287 0238 C7F83831 	 str r3,[r7,#312]
 221:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 222:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* x[2] * y[srcBLen - 2] */
 223:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* x[3] * y[srcBLen - 1] */
 224:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       sum = __SMLAD(input1, input2, sum);
 288              	 .loc 1 224 0
 289 023c D7F83C11 	 ldr r1,[r7,#316]
 290 0240 D7F83821 	 ldr r2,[r7,#312]
 291 0244 D7F87C31 	 ldr r3,[r7,#380]
 292 0248 C7F8E010 	 str r1,[r7,#224]
 293 024c C7F8DC20 	 str r2,[r7,#220]
 294 0250 C7F8D830 	 str r3,[r7,#216]
 295              	.LBB40:
 296              	.LBB41:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 297              	 .loc 2 1724 0
 298 0254 D7F8E030 	 ldr r3,[r7,#224]
 299 0258 D7F8DC20 	 ldr r2,[r7,#220]
 300 025c D7F8D810 	 ldr r1,[r7,#216]
 301              	
 302 0260 23FB0213 	 smlad r3,r3,r2,r1
 303              	
 304              	 .thumb
 305 0264 C7F8D430 	 str r3,[r7,#212]
 306              	 .loc 2 1725 0
 307 0268 D7F8D430 	 ldr r3,[r7,#212]
 308              	.LBE41:
 309              	.LBE40:
 310              	 .loc 1 224 0
 311 026c C7F87C31 	 str r3,[r7,#380]
 225:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 226:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 227:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* Decrement the loop counter */
 228:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       k--;
 312              	 .loc 1 228 0
 313 0270 D7F86431 	 ldr r3,[r7,#356]
 314 0274 013B     	 subs r3,r3,#1
 315 0276 C7F86431 	 str r3,[r7,#356]
 316              	.L5:
 196:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     {
 317              	 .loc 1 196 0
 318 027a D7F86431 	 ldr r3,[r7,#356]
 319 027e 002B     	 cmp r3,#0
 320 0280 7FF456AF 	 bne .L8
 229:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     }
 230:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 231:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* If the count is not a multiple of 4, compute any remaining MACs here.
 232:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****      ** No loop unrolling is used. */
 233:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     k = count % 0x4u;
 321              	 .loc 1 233 0
 322 0284 D7F86031 	 ldr r3,[r7,#352]
 323 0288 03F00303 	 and r3,r3,#3
 324 028c C7F86431 	 str r3,[r7,#356]
 234:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 235:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     while (k > 0u)
 325              	 .loc 1 235 0
 326 0290 19E0     	 b .L9
 327              	.L10:
 236:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     {
 237:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* Perform the multiply-accumulates */
 238:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* x[0] * y[srcBLen - 1] */
 239:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       sum += (q31_t) ((q15_t) * px++ * *py++);
 328              	 .loc 1 239 0
 329 0292 D7F88831 	 ldr r3,[r7,#392]
 330 0296 5A1C     	 adds r2,r3,#1
 331 0298 C7F88821 	 str r2,[r7,#392]
 332 029c 1B78     	 ldrb r3,[r3]
 333 029e 5AB2     	 sxtb r2,r3
 334 02a0 D7F88431 	 ldr r3,[r7,#388]
 335 02a4 591C     	 adds r1,r3,#1
 336 02a6 C7F88411 	 str r1,[r7,#388]
 337 02aa 1B78     	 ldrb r3,[r3]
 338 02ac 5BB2     	 sxtb r3,r3
 339 02ae 03FB02F3 	 mul r3,r3,r2
 340 02b2 D7F87C21 	 ldr r2,[r7,#380]
 341 02b6 1344     	 add r3,r3,r2
 342 02b8 C7F87C31 	 str r3,[r7,#380]
 240:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 241:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* Decrement the loop counter */
 242:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       k--;
 343              	 .loc 1 242 0
 344 02bc D7F86431 	 ldr r3,[r7,#356]
 345 02c0 013B     	 subs r3,r3,#1
 346 02c2 C7F86431 	 str r3,[r7,#356]
 347              	.L9:
 235:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     {
 348              	 .loc 1 235 0
 349 02c6 D7F86431 	 ldr r3,[r7,#356]
 350 02ca 002B     	 cmp r3,#0
 351 02cc E1D1     	 bne .L10
 352              	.LBB42:
 243:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     }
 244:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 245:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* Store the result in the accumulator in the destination buffer. */
 246:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     *pOut = (q7_t) (__SSAT(sum >> 7, 8));
 353              	 .loc 1 246 0
 354 02ce D7F87C31 	 ldr r3,[r7,#380]
 355 02d2 DB11     	 asrs r3,r3,#7
 356 02d4 C7F83431 	 str r3,[r7,#308]
 357 02d8 D7F83431 	 ldr r3,[r7,#308]
 358              	
 359 02dc 03F30703 	 ssat r3,#8,r3
 360              	
 361              	 .thumb
 362 02e0 C7F83031 	 str r3,[r7,#304]
 363 02e4 D7F83031 	 ldr r3,[r7,#304]
 364              	.LBE42:
 365 02e8 DAB2     	 uxtb r2,r3
 366 02ea D7F88C31 	 ldr r3,[r7,#396]
 367 02ee 1A70     	 strb r2,[r3]
 247:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* Destination pointer is updated according to the address modifier, inc */
 248:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     pOut += inc;
 368              	 .loc 1 248 0
 369 02f0 D7F85031 	 ldr r3,[r7,#336]
 370 02f4 D7F88C21 	 ldr r2,[r7,#396]
 371 02f8 1344     	 add r3,r3,r2
 372 02fa C7F88C31 	 str r3,[r7,#396]
 249:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 250:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* Update the inputA and inputB pointers for next MAC calculation */
 251:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     py = pSrc1 - count;
 373              	 .loc 1 251 0
 374 02fe D7F86031 	 ldr r3,[r7,#352]
 375 0302 5B42     	 negs r3,r3
 376 0304 D7F88021 	 ldr r2,[r7,#384]
 377 0308 1344     	 add r3,r3,r2
 378 030a C7F88431 	 str r3,[r7,#388]
 252:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     px = pIn1;
 379              	 .loc 1 252 0
 380 030e D7F89431 	 ldr r3,[r7,#404]
 381 0312 C7F88831 	 str r3,[r7,#392]
 253:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 254:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* Increment the MAC count */
 255:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     count++;
 382              	 .loc 1 255 0
 383 0316 D7F86031 	 ldr r3,[r7,#352]
 384 031a 0133     	 adds r3,r3,#1
 385 031c C7F86031 	 str r3,[r7,#352]
 256:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 257:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* Decrement the loop counter */
 258:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     blockSize1--;
 386              	 .loc 1 258 0
 387 0320 D7F85831 	 ldr r3,[r7,#344]
 388 0324 013B     	 subs r3,r3,#1
 389 0326 C7F85831 	 str r3,[r7,#344]
 390              	.L4:
 186:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   {
 391              	 .loc 1 186 0
 392 032a D7F85831 	 ldr r3,[r7,#344]
 393 032e 002B     	 cmp r3,#0
 394 0330 7FF4F5AE 	 bne .L11
 259:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   }
 260:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 261:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* --------------------------
 262:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * Initializations of stage2
 263:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * ------------------------*/
 264:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 265:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* sum = x[0] * y[0] + x[1] * y[1] +...+ x[srcBLen-1] * y[srcBLen-1]
 266:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * sum = x[1] * y[0] + x[2] * y[1] +...+ x[srcBLen] * y[srcBLen-1]
 267:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * ....
 268:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * sum = x[srcALen-srcBLen-2] * y[0] + x[srcALen-srcBLen-1] * y[1] +...+ x[srcALen-1] * y[srcBLen
 269:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    */
 270:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 271:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* Working pointer of inputA */
 272:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   px = pIn1;
 395              	 .loc 1 272 0
 396 0334 D7F89431 	 ldr r3,[r7,#404]
 397 0338 C7F88831 	 str r3,[r7,#392]
 273:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 274:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* Working pointer of inputB */
 275:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   py = pIn2;
 398              	 .loc 1 275 0
 399 033c D7F89031 	 ldr r3,[r7,#400]
 400 0340 C7F88431 	 str r3,[r7,#388]
 276:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 277:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* count is index by which the pointer pIn1 to be incremented */
 278:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   count = 0u;
 401              	 .loc 1 278 0
 402 0344 0023     	 movs r3,#0
 403 0346 C7F86031 	 str r3,[r7,#352]
 279:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 280:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* -------------------
 281:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * Stage2 process
 282:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * ------------------*/
 283:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 284:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* Stage2 depends on srcBLen as in this stage srcBLen number of MACS are performed.
 285:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * So, to loop unroll over blockSize2,
 286:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * srcBLen should be greater than or equal to 4 */
 287:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   if (srcBLen >= 4u)
 404              	 .loc 1 287 0
 405 034a 3B46     	 mov r3,r7
 406 034c 1B68     	 ldr r3,[r3]
 407 034e 032B     	 cmp r3,#3
 408 0350 40F20B84 	 bls .L12
 288:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   {
 289:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* Loop unroll over blockSize2, by 4 */
 290:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     blkCnt = blockSize2 >> 2u;
 409              	 .loc 1 290 0
 410 0354 D7F84431 	 ldr r3,[r7,#324]
 411 0358 9B08     	 lsrs r3,r3,#2
 412 035a C7F85C31 	 str r3,[r7,#348]
 291:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 292:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     while (blkCnt > 0u)
 413              	 .loc 1 292 0
 414 035e DDE2     	 b .L13
 415              	.L25:
 293:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     {
 294:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* Set all accumulators to zero */
 295:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       acc0 = 0;
 416              	 .loc 1 295 0
 417 0360 0023     	 movs r3,#0
 418 0362 C7F87831 	 str r3,[r7,#376]
 296:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       acc1 = 0;
 419              	 .loc 1 296 0
 420 0366 0023     	 movs r3,#0
 421 0368 C7F87431 	 str r3,[r7,#372]
 297:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       acc2 = 0;
 422              	 .loc 1 297 0
 423 036c 0023     	 movs r3,#0
 424 036e C7F87031 	 str r3,[r7,#368]
 298:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       acc3 = 0;
 425              	 .loc 1 298 0
 426 0372 0023     	 movs r3,#0
 427 0374 C7F86C31 	 str r3,[r7,#364]
 299:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 300:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* read x[0], x[1], x[2] samples */
 301:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       x0 = *px++;
 428              	 .loc 1 301 0
 429 0378 D7F88831 	 ldr r3,[r7,#392]
 430 037c 5A1C     	 adds r2,r3,#1
 431 037e C7F88821 	 str r2,[r7,#392]
 432 0382 1B78     	 ldrb r3,[r3]
 433 0384 87F86B31 	 strb r3,[r7,#363]
 302:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       x1 = *px++;
 434              	 .loc 1 302 0
 435 0388 D7F88831 	 ldr r3,[r7,#392]
 436 038c 5A1C     	 adds r2,r3,#1
 437 038e C7F88821 	 str r2,[r7,#392]
 438 0392 1B78     	 ldrb r3,[r3]
 439 0394 87F86A31 	 strb r3,[r7,#362]
 303:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       x2 = *px++;
 440              	 .loc 1 303 0
 441 0398 D7F88831 	 ldr r3,[r7,#392]
 442 039c 5A1C     	 adds r2,r3,#1
 443 039e C7F88821 	 str r2,[r7,#392]
 444 03a2 1B78     	 ldrb r3,[r3]
 445 03a4 87F86931 	 strb r3,[r7,#361]
 304:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 305:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 306:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       k = srcBLen >> 2u;
 446              	 .loc 1 306 0
 447 03a8 3B46     	 mov r3,r7
 448 03aa 1B68     	 ldr r3,[r3]
 449 03ac 9B08     	 lsrs r3,r3,#2
 450 03ae C7F86431 	 str r3,[r7,#356]
 451              	.L22:
 307:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 308:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 309:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****        ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 310:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       do
 311:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       {
 312:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* Read y[0] sample */
 313:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         c0 = *py++;
 452              	 .loc 1 313 0 discriminator 1
 453 03b2 D7F88431 	 ldr r3,[r7,#388]
 454 03b6 5A1C     	 adds r2,r3,#1
 455 03b8 C7F88421 	 str r2,[r7,#388]
 456 03bc 1B78     	 ldrb r3,[r3]
 457 03be 87F82F31 	 strb r3,[r7,#303]
 314:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* Read y[1] sample */
 315:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         c1 = *py++;
 458              	 .loc 1 315 0 discriminator 1
 459 03c2 D7F88431 	 ldr r3,[r7,#388]
 460 03c6 5A1C     	 adds r2,r3,#1
 461 03c8 C7F88421 	 str r2,[r7,#388]
 462 03cc 1B78     	 ldrb r3,[r3]
 463 03ce 87F82E31 	 strb r3,[r7,#302]
 316:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 317:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* Read x[3] sample */
 318:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         x3 = *px++;
 464              	 .loc 1 318 0 discriminator 1
 465 03d2 D7F88831 	 ldr r3,[r7,#392]
 466 03d6 5A1C     	 adds r2,r3,#1
 467 03d8 C7F88821 	 str r2,[r7,#392]
 468 03dc 1B78     	 ldrb r3,[r3]
 469 03de 87F82D31 	 strb r3,[r7,#301]
 319:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 320:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* x[0] and x[1] are packed */
 321:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         in1 = (q15_t) x0;
 470              	 .loc 1 321 0 discriminator 1
 471 03e2 97F96B31 	 ldrsb r3,[r7,#363]
 472 03e6 A7F84231 	 strh r3,[r7,#322]
 322:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         in2 = (q15_t) x1;
 473              	 .loc 1 322 0 discriminator 1
 474 03ea 97F96A31 	 ldrsb r3,[r7,#362]
 475 03ee A7F84031 	 strh r3,[r7,#320]
 323:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 324:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 476              	 .loc 1 324 0 discriminator 1
 477 03f2 B7F94231 	 ldrsh r3,[r7,#322]
 478 03f6 9AB2     	 uxth r2,r3
 479 03f8 B7F94031 	 ldrsh r3,[r7,#320]
 480 03fc 1B04     	 lsls r3,r3,#16
 481 03fe 1343     	 orrs r3,r3,r2
 482 0400 C7F83C31 	 str r3,[r7,#316]
 325:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 326:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* y[0] and y[1] are packed */
 327:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         in1 = (q15_t) c0;
 483              	 .loc 1 327 0 discriminator 1
 484 0404 97F92F31 	 ldrsb r3,[r7,#303]
 485 0408 A7F84231 	 strh r3,[r7,#322]
 328:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         in2 = (q15_t) c1;
 486              	 .loc 1 328 0 discriminator 1
 487 040c 97F92E31 	 ldrsb r3,[r7,#302]
 488 0410 A7F84031 	 strh r3,[r7,#320]
 329:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 330:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 489              	 .loc 1 330 0 discriminator 1
 490 0414 B7F94231 	 ldrsh r3,[r7,#322]
 491 0418 9AB2     	 uxth r2,r3
 492 041a B7F94031 	 ldrsh r3,[r7,#320]
 493 041e 1B04     	 lsls r3,r3,#16
 494 0420 1343     	 orrs r3,r3,r2
 495 0422 C7F83831 	 str r3,[r7,#312]
 331:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 332:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* acc0 += x[0] * y[0] + x[1] * y[1]  */
 333:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         acc0 = __SMLAD(input1, input2, acc0);
 496              	 .loc 1 333 0 discriminator 1
 497 0426 D7F83C11 	 ldr r1,[r7,#316]
 498 042a D7F83821 	 ldr r2,[r7,#312]
 499 042e D7F87831 	 ldr r3,[r7,#376]
 500 0432 C7F8D010 	 str r1,[r7,#208]
 501 0436 C7F8CC20 	 str r2,[r7,#204]
 502 043a C7F8C830 	 str r3,[r7,#200]
 503              	.LBB43:
 504              	.LBB44:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 505              	 .loc 2 1724 0 discriminator 1
 506 043e D7F8D030 	 ldr r3,[r7,#208]
 507 0442 D7F8CC20 	 ldr r2,[r7,#204]
 508 0446 D7F8C810 	 ldr r1,[r7,#200]
 509              	
 510 044a 23FB0213 	 smlad r3,r3,r2,r1
 511              	
 512              	 .thumb
 513 044e C7F8C430 	 str r3,[r7,#196]
 514              	 .loc 2 1725 0 discriminator 1
 515 0452 D7F8C430 	 ldr r3,[r7,#196]
 516              	.LBE44:
 517              	.LBE43:
 518              	 .loc 1 333 0 discriminator 1
 519 0456 C7F87831 	 str r3,[r7,#376]
 334:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 335:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* x[1] and x[2] are packed */
 336:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         in1 = (q15_t) x1;
 520              	 .loc 1 336 0 discriminator 1
 521 045a 97F96A31 	 ldrsb r3,[r7,#362]
 522 045e A7F84231 	 strh r3,[r7,#322]
 337:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         in2 = (q15_t) x2;
 523              	 .loc 1 337 0 discriminator 1
 524 0462 97F96931 	 ldrsb r3,[r7,#361]
 525 0466 A7F84031 	 strh r3,[r7,#320]
 338:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 339:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 526              	 .loc 1 339 0 discriminator 1
 527 046a B7F94231 	 ldrsh r3,[r7,#322]
 528 046e 9AB2     	 uxth r2,r3
 529 0470 B7F94031 	 ldrsh r3,[r7,#320]
 530 0474 1B04     	 lsls r3,r3,#16
 531 0476 1343     	 orrs r3,r3,r2
 532 0478 C7F83C31 	 str r3,[r7,#316]
 340:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 341:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* acc1 += x[1] * y[0] + x[2] * y[1] */
 342:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         acc1 = __SMLAD(input1, input2, acc1);
 533              	 .loc 1 342 0 discriminator 1
 534 047c D7F83C11 	 ldr r1,[r7,#316]
 535 0480 D7F83821 	 ldr r2,[r7,#312]
 536 0484 D7F87431 	 ldr r3,[r7,#372]
 537 0488 C7F8C010 	 str r1,[r7,#192]
 538 048c C7F8BC20 	 str r2,[r7,#188]
 539 0490 C7F8B830 	 str r3,[r7,#184]
 540              	.LBB45:
 541              	.LBB46:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 542              	 .loc 2 1724 0 discriminator 1
 543 0494 D7F8C030 	 ldr r3,[r7,#192]
 544 0498 D7F8BC20 	 ldr r2,[r7,#188]
 545 049c D7F8B810 	 ldr r1,[r7,#184]
 546              	
 547 04a0 23FB0213 	 smlad r3,r3,r2,r1
 548              	
 549              	 .thumb
 550 04a4 C7F8B430 	 str r3,[r7,#180]
 551              	 .loc 2 1725 0 discriminator 1
 552 04a8 D7F8B430 	 ldr r3,[r7,#180]
 553              	.LBE46:
 554              	.LBE45:
 555              	 .loc 1 342 0 discriminator 1
 556 04ac C7F87431 	 str r3,[r7,#372]
 343:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 344:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* x[2] and x[3] are packed */
 345:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         in1 = (q15_t) x2;
 557              	 .loc 1 345 0 discriminator 1
 558 04b0 97F96931 	 ldrsb r3,[r7,#361]
 559 04b4 A7F84231 	 strh r3,[r7,#322]
 346:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         in2 = (q15_t) x3;
 560              	 .loc 1 346 0 discriminator 1
 561 04b8 97F92D31 	 ldrsb r3,[r7,#301]
 562 04bc A7F84031 	 strh r3,[r7,#320]
 347:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 348:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 563              	 .loc 1 348 0 discriminator 1
 564 04c0 B7F94231 	 ldrsh r3,[r7,#322]
 565 04c4 9AB2     	 uxth r2,r3
 566 04c6 B7F94031 	 ldrsh r3,[r7,#320]
 567 04ca 1B04     	 lsls r3,r3,#16
 568 04cc 1343     	 orrs r3,r3,r2
 569 04ce C7F83C31 	 str r3,[r7,#316]
 349:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 350:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* acc2 += x[2] * y[0] + x[3] * y[1]  */
 351:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         acc2 = __SMLAD(input1, input2, acc2);
 570              	 .loc 1 351 0 discriminator 1
 571 04d2 D7F83C11 	 ldr r1,[r7,#316]
 572 04d6 D7F83821 	 ldr r2,[r7,#312]
 573 04da D7F87031 	 ldr r3,[r7,#368]
 574 04de C7F8B010 	 str r1,[r7,#176]
 575 04e2 C7F8AC20 	 str r2,[r7,#172]
 576 04e6 C7F8A830 	 str r3,[r7,#168]
 577              	.LBB47:
 578              	.LBB48:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 579              	 .loc 2 1724 0 discriminator 1
 580 04ea D7F8B030 	 ldr r3,[r7,#176]
 581 04ee D7F8AC20 	 ldr r2,[r7,#172]
 582 04f2 D7F8A810 	 ldr r1,[r7,#168]
 583              	
 584 04f6 23FB0213 	 smlad r3,r3,r2,r1
 585              	
 586              	 .thumb
 587 04fa C7F8A430 	 str r3,[r7,#164]
 588              	 .loc 2 1725 0 discriminator 1
 589 04fe D7F8A430 	 ldr r3,[r7,#164]
 590              	.LBE48:
 591              	.LBE47:
 592              	 .loc 1 351 0 discriminator 1
 593 0502 C7F87031 	 str r3,[r7,#368]
 352:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 353:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* Read x[4] sample */
 354:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         x0 = *(px++);
 594              	 .loc 1 354 0 discriminator 1
 595 0506 D7F88831 	 ldr r3,[r7,#392]
 596 050a 5A1C     	 adds r2,r3,#1
 597 050c C7F88821 	 str r2,[r7,#392]
 598 0510 1B78     	 ldrb r3,[r3]
 599 0512 87F86B31 	 strb r3,[r7,#363]
 355:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 356:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* x[3] and x[4] are packed */
 357:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         in1 = (q15_t) x3;
 600              	 .loc 1 357 0 discriminator 1
 601 0516 97F92D31 	 ldrsb r3,[r7,#301]
 602 051a A7F84231 	 strh r3,[r7,#322]
 358:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         in2 = (q15_t) x0;
 603              	 .loc 1 358 0 discriminator 1
 604 051e 97F96B31 	 ldrsb r3,[r7,#363]
 605 0522 A7F84031 	 strh r3,[r7,#320]
 359:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 360:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 606              	 .loc 1 360 0 discriminator 1
 607 0526 B7F94231 	 ldrsh r3,[r7,#322]
 608 052a 9AB2     	 uxth r2,r3
 609 052c B7F94031 	 ldrsh r3,[r7,#320]
 610 0530 1B04     	 lsls r3,r3,#16
 611 0532 1343     	 orrs r3,r3,r2
 612 0534 C7F83C31 	 str r3,[r7,#316]
 361:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 362:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* acc3 += x[3] * y[0] + x[4] * y[1]  */
 363:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         acc3 = __SMLAD(input1, input2, acc3);
 613              	 .loc 1 363 0 discriminator 1
 614 0538 D7F83C11 	 ldr r1,[r7,#316]
 615 053c D7F83831 	 ldr r3,[r7,#312]
 616 0540 D7F86C21 	 ldr r2,[r7,#364]
 617 0544 C7F8A010 	 str r1,[r7,#160]
 618 0548 C7F89C30 	 str r3,[r7,#156]
 619 054c 07F19803 	 add r3,r7,#152
 620 0550 1A60     	 str r2,[r3]
 621              	.LBB49:
 622              	.LBB50:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 623              	 .loc 2 1724 0 discriminator 1
 624 0552 D7F8A030 	 ldr r3,[r7,#160]
 625 0556 D7F89C20 	 ldr r2,[r7,#156]
 626 055a 07F19801 	 add r1,r7,#152
 627 055e 0968     	 ldr r1,[r1]
 628              	
 629 0560 23FB0212 	 smlad r2,r3,r2,r1
 630              	
 631              	 .thumb
 632 0564 07F19403 	 add r3,r7,#148
 633 0568 1A60     	 str r2,[r3]
 634              	 .loc 2 1725 0 discriminator 1
 635 056a 07F19403 	 add r3,r7,#148
 636 056e 1B68     	 ldr r3,[r3]
 637              	.LBE50:
 638              	.LBE49:
 639              	 .loc 1 363 0 discriminator 1
 640 0570 C7F86C31 	 str r3,[r7,#364]
 364:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 365:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* Read y[2] sample */
 366:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         c0 = *py++;
 641              	 .loc 1 366 0 discriminator 1
 642 0574 D7F88431 	 ldr r3,[r7,#388]
 643 0578 5A1C     	 adds r2,r3,#1
 644 057a C7F88421 	 str r2,[r7,#388]
 645 057e 1B78     	 ldrb r3,[r3]
 646 0580 87F82F31 	 strb r3,[r7,#303]
 367:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* Read y[3] sample */
 368:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         c1 = *py++;
 647              	 .loc 1 368 0 discriminator 1
 648 0584 D7F88431 	 ldr r3,[r7,#388]
 649 0588 5A1C     	 adds r2,r3,#1
 650 058a C7F88421 	 str r2,[r7,#388]
 651 058e 1B78     	 ldrb r3,[r3]
 652 0590 87F82E31 	 strb r3,[r7,#302]
 369:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 370:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* Read x[5] sample */
 371:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         x1 = *px++;
 653              	 .loc 1 371 0 discriminator 1
 654 0594 D7F88831 	 ldr r3,[r7,#392]
 655 0598 5A1C     	 adds r2,r3,#1
 656 059a C7F88821 	 str r2,[r7,#392]
 657 059e 1B78     	 ldrb r3,[r3]
 658 05a0 87F86A31 	 strb r3,[r7,#362]
 372:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 373:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* x[2] and x[3] are packed */
 374:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         in1 = (q15_t) x2;
 659              	 .loc 1 374 0 discriminator 1
 660 05a4 97F96931 	 ldrsb r3,[r7,#361]
 661 05a8 A7F84231 	 strh r3,[r7,#322]
 375:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         in2 = (q15_t) x3;
 662              	 .loc 1 375 0 discriminator 1
 663 05ac 97F92D31 	 ldrsb r3,[r7,#301]
 664 05b0 A7F84031 	 strh r3,[r7,#320]
 376:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 377:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 665              	 .loc 1 377 0 discriminator 1
 666 05b4 B7F94231 	 ldrsh r3,[r7,#322]
 667 05b8 9AB2     	 uxth r2,r3
 668 05ba B7F94031 	 ldrsh r3,[r7,#320]
 669 05be 1B04     	 lsls r3,r3,#16
 670 05c0 1343     	 orrs r3,r3,r2
 671 05c2 C7F83C31 	 str r3,[r7,#316]
 378:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 379:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* y[2] and y[3] are packed */
 380:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         in1 = (q15_t) c0;
 672              	 .loc 1 380 0 discriminator 1
 673 05c6 97F92F31 	 ldrsb r3,[r7,#303]
 674 05ca A7F84231 	 strh r3,[r7,#322]
 381:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         in2 = (q15_t) c1;
 675              	 .loc 1 381 0 discriminator 1
 676 05ce 97F92E31 	 ldrsb r3,[r7,#302]
 677 05d2 A7F84031 	 strh r3,[r7,#320]
 382:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 383:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 678              	 .loc 1 383 0 discriminator 1
 679 05d6 B7F94231 	 ldrsh r3,[r7,#322]
 680 05da 9AB2     	 uxth r2,r3
 681 05dc B7F94031 	 ldrsh r3,[r7,#320]
 682 05e0 1B04     	 lsls r3,r3,#16
 683 05e2 1343     	 orrs r3,r3,r2
 684 05e4 C7F83831 	 str r3,[r7,#312]
 384:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 385:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* acc0 += x[2] * y[2] + x[3] * y[3]  */
 386:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         acc0 = __SMLAD(input1, input2, acc0);
 685              	 .loc 1 386 0 discriminator 1
 686 05e8 D7F83C01 	 ldr r0,[r7,#316]
 687 05ec D7F83811 	 ldr r1,[r7,#312]
 688 05f0 D7F87821 	 ldr r2,[r7,#376]
 689 05f4 07F19003 	 add r3,r7,#144
 690 05f8 1860     	 str r0,[r3]
 691 05fa 07F18C03 	 add r3,r7,#140
 692 05fe 1960     	 str r1,[r3]
 693 0600 07F18803 	 add r3,r7,#136
 694 0604 1A60     	 str r2,[r3]
 695              	.LBB51:
 696              	.LBB52:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 697              	 .loc 2 1724 0 discriminator 1
 698 0606 07F19003 	 add r3,r7,#144
 699 060a 1B68     	 ldr r3,[r3]
 700 060c 07F18C02 	 add r2,r7,#140
 701 0610 1268     	 ldr r2,[r2]
 702 0612 07F18801 	 add r1,r7,#136
 703 0616 0968     	 ldr r1,[r1]
 704              	
 705 0618 23FB0212 	 smlad r2,r3,r2,r1
 706              	
 707              	 .thumb
 708 061c 07F18403 	 add r3,r7,#132
 709 0620 1A60     	 str r2,[r3]
 710              	 .loc 2 1725 0 discriminator 1
 711 0622 07F18403 	 add r3,r7,#132
 712 0626 1B68     	 ldr r3,[r3]
 713              	.LBE52:
 714              	.LBE51:
 715              	 .loc 1 386 0 discriminator 1
 716 0628 C7F87831 	 str r3,[r7,#376]
 387:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 388:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* x[3] and x[4] are packed */
 389:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         in1 = (q15_t) x3;
 717              	 .loc 1 389 0 discriminator 1
 718 062c 97F92D31 	 ldrsb r3,[r7,#301]
 719 0630 A7F84231 	 strh r3,[r7,#322]
 390:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         in2 = (q15_t) x0;
 720              	 .loc 1 390 0 discriminator 1
 721 0634 97F96B31 	 ldrsb r3,[r7,#363]
 722 0638 A7F84031 	 strh r3,[r7,#320]
 391:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 392:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 723              	 .loc 1 392 0 discriminator 1
 724 063c B7F94231 	 ldrsh r3,[r7,#322]
 725 0640 9AB2     	 uxth r2,r3
 726 0642 B7F94031 	 ldrsh r3,[r7,#320]
 727 0646 1B04     	 lsls r3,r3,#16
 728 0648 1343     	 orrs r3,r3,r2
 729 064a C7F83C31 	 str r3,[r7,#316]
 393:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 394:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* acc1 += x[3] * y[2] + x[4] * y[3]  */
 395:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         acc1 = __SMLAD(input1, input2, acc1);
 730              	 .loc 1 395 0 discriminator 1
 731 064e D7F83C01 	 ldr r0,[r7,#316]
 732 0652 D7F83811 	 ldr r1,[r7,#312]
 733 0656 D7F87421 	 ldr r2,[r7,#372]
 734 065a 07F18003 	 add r3,r7,#128
 735 065e 1860     	 str r0,[r3]
 736 0660 07F17C03 	 add r3,r7,#124
 737 0664 1960     	 str r1,[r3]
 738 0666 07F17803 	 add r3,r7,#120
 739 066a 1A60     	 str r2,[r3]
 740              	.LBB53:
 741              	.LBB54:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 742              	 .loc 2 1724 0 discriminator 1
 743 066c 07F18003 	 add r3,r7,#128
 744 0670 1B68     	 ldr r3,[r3]
 745 0672 07F17C02 	 add r2,r7,#124
 746 0676 1268     	 ldr r2,[r2]
 747 0678 07F17801 	 add r1,r7,#120
 748 067c 0968     	 ldr r1,[r1]
 749              	
 750 067e 23FB0212 	 smlad r2,r3,r2,r1
 751              	
 752              	 .thumb
 753 0682 07F17403 	 add r3,r7,#116
 754 0686 1A60     	 str r2,[r3]
 755              	 .loc 2 1725 0 discriminator 1
 756 0688 07F17403 	 add r3,r7,#116
 757 068c 1B68     	 ldr r3,[r3]
 758              	.LBE54:
 759              	.LBE53:
 760              	 .loc 1 395 0 discriminator 1
 761 068e C7F87431 	 str r3,[r7,#372]
 396:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 397:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* x[4] and x[5] are packed */
 398:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         in1 = (q15_t) x0;
 762              	 .loc 1 398 0 discriminator 1
 763 0692 97F96B31 	 ldrsb r3,[r7,#363]
 764 0696 A7F84231 	 strh r3,[r7,#322]
 399:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         in2 = (q15_t) x1;
 765              	 .loc 1 399 0 discriminator 1
 766 069a 97F96A31 	 ldrsb r3,[r7,#362]
 767 069e A7F84031 	 strh r3,[r7,#320]
 400:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 401:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 768              	 .loc 1 401 0 discriminator 1
 769 06a2 B7F94231 	 ldrsh r3,[r7,#322]
 770 06a6 9AB2     	 uxth r2,r3
 771 06a8 B7F94031 	 ldrsh r3,[r7,#320]
 772 06ac 1B04     	 lsls r3,r3,#16
 773 06ae 1343     	 orrs r3,r3,r2
 774 06b0 C7F83C31 	 str r3,[r7,#316]
 402:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 403:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* acc2 += x[4] * y[2] + x[5] * y[3]  */
 404:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         acc2 = __SMLAD(input1, input2, acc2);
 775              	 .loc 1 404 0 discriminator 1
 776 06b4 D7F83C01 	 ldr r0,[r7,#316]
 777 06b8 D7F83811 	 ldr r1,[r7,#312]
 778 06bc D7F87021 	 ldr r2,[r7,#368]
 779 06c0 07F17003 	 add r3,r7,#112
 780 06c4 1860     	 str r0,[r3]
 781 06c6 07F16C03 	 add r3,r7,#108
 782 06ca 1960     	 str r1,[r3]
 783 06cc 07F16803 	 add r3,r7,#104
 784 06d0 1A60     	 str r2,[r3]
 785              	.LBB55:
 786              	.LBB56:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 787              	 .loc 2 1724 0 discriminator 1
 788 06d2 07F17003 	 add r3,r7,#112
 789 06d6 1B68     	 ldr r3,[r3]
 790 06d8 07F16C02 	 add r2,r7,#108
 791 06dc 1268     	 ldr r2,[r2]
 792 06de 07F16801 	 add r1,r7,#104
 793 06e2 0968     	 ldr r1,[r1]
 794              	
 795 06e4 23FB0212 	 smlad r2,r3,r2,r1
 796              	
 797              	 .thumb
 798 06e8 07F16403 	 add r3,r7,#100
 799 06ec 1A60     	 str r2,[r3]
 800              	 .loc 2 1725 0 discriminator 1
 801 06ee 07F16403 	 add r3,r7,#100
 802 06f2 1B68     	 ldr r3,[r3]
 803              	.LBE56:
 804              	.LBE55:
 805              	 .loc 1 404 0 discriminator 1
 806 06f4 C7F87031 	 str r3,[r7,#368]
 405:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 406:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* Read x[6] sample */
 407:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         x2 = *px++;
 807              	 .loc 1 407 0 discriminator 1
 808 06f8 D7F88831 	 ldr r3,[r7,#392]
 809 06fc 5A1C     	 adds r2,r3,#1
 810 06fe C7F88821 	 str r2,[r7,#392]
 811 0702 1B78     	 ldrb r3,[r3]
 812 0704 87F86931 	 strb r3,[r7,#361]
 408:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 409:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* x[5] and x[6] are packed */
 410:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         in1 = (q15_t) x1;
 813              	 .loc 1 410 0 discriminator 1
 814 0708 97F96A31 	 ldrsb r3,[r7,#362]
 815 070c A7F84231 	 strh r3,[r7,#322]
 411:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         in2 = (q15_t) x2;
 816              	 .loc 1 411 0 discriminator 1
 817 0710 97F96931 	 ldrsb r3,[r7,#361]
 818 0714 A7F84031 	 strh r3,[r7,#320]
 412:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 413:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 819              	 .loc 1 413 0 discriminator 1
 820 0718 B7F94231 	 ldrsh r3,[r7,#322]
 821 071c 9AB2     	 uxth r2,r3
 822 071e B7F94031 	 ldrsh r3,[r7,#320]
 823 0722 1B04     	 lsls r3,r3,#16
 824 0724 1343     	 orrs r3,r3,r2
 825 0726 C7F83C31 	 str r3,[r7,#316]
 414:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 415:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* acc3 += x[5] * y[2] + x[6] * y[3]  */
 416:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         acc3 = __SMLAD(input1, input2, acc3);
 826              	 .loc 1 416 0 discriminator 1
 827 072a D7F83C01 	 ldr r0,[r7,#316]
 828 072e D7F83811 	 ldr r1,[r7,#312]
 829 0732 D7F86C21 	 ldr r2,[r7,#364]
 830 0736 07F16003 	 add r3,r7,#96
 831 073a 1860     	 str r0,[r3]
 832 073c 07F15C03 	 add r3,r7,#92
 833 0740 1960     	 str r1,[r3]
 834 0742 07F15803 	 add r3,r7,#88
 835 0746 1A60     	 str r2,[r3]
 836              	.LBB57:
 837              	.LBB58:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 838              	 .loc 2 1724 0 discriminator 1
 839 0748 07F16003 	 add r3,r7,#96
 840 074c 1B68     	 ldr r3,[r3]
 841 074e 07F15C02 	 add r2,r7,#92
 842 0752 1268     	 ldr r2,[r2]
 843 0754 07F15801 	 add r1,r7,#88
 844 0758 0968     	 ldr r1,[r1]
 845              	
 846 075a 23FB0212 	 smlad r2,r3,r2,r1
 847              	
 848              	 .thumb
 849 075e 07F15403 	 add r3,r7,#84
 850 0762 1A60     	 str r2,[r3]
 851              	 .loc 2 1725 0 discriminator 1
 852 0764 07F15403 	 add r3,r7,#84
 853 0768 1B68     	 ldr r3,[r3]
 854              	.LBE58:
 855              	.LBE57:
 856              	 .loc 1 416 0 discriminator 1
 857 076a C7F86C31 	 str r3,[r7,#364]
 417:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 418:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       } while (--k);
 858              	 .loc 1 418 0 discriminator 1
 859 076e D7F86431 	 ldr r3,[r7,#356]
 860 0772 013B     	 subs r3,r3,#1
 861 0774 C7F86431 	 str r3,[r7,#356]
 862 0778 D7F86431 	 ldr r3,[r7,#356]
 863 077c 002B     	 cmp r3,#0
 864 077e 7FF418AE 	 bne .L22
 419:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 420:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
 421:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****        ** No loop unrolling is used. */
 422:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       k = srcBLen % 0x4u;
 865              	 .loc 1 422 0
 866 0782 3B46     	 mov r3,r7
 867 0784 1B68     	 ldr r3,[r3]
 868 0786 03F00303 	 and r3,r3,#3
 869 078a C7F86431 	 str r3,[r7,#356]
 423:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 424:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       while (k > 0u)
 870              	 .loc 1 424 0
 871 078e 4CE0     	 b .L23
 872              	.L24:
 425:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       {
 426:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* Read y[4] sample */
 427:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         c0 = *py++;
 873              	 .loc 1 427 0
 874 0790 D7F88431 	 ldr r3,[r7,#388]
 875 0794 5A1C     	 adds r2,r3,#1
 876 0796 C7F88421 	 str r2,[r7,#388]
 877 079a 1B78     	 ldrb r3,[r3]
 878 079c 87F82F31 	 strb r3,[r7,#303]
 428:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 429:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* Read x[7] sample */
 430:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         x3 = *px++;
 879              	 .loc 1 430 0
 880 07a0 D7F88831 	 ldr r3,[r7,#392]
 881 07a4 5A1C     	 adds r2,r3,#1
 882 07a6 C7F88821 	 str r2,[r7,#392]
 883 07aa 1B78     	 ldrb r3,[r3]
 884 07ac 87F82D31 	 strb r3,[r7,#301]
 431:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 432:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* Perform the multiply-accumulates */
 433:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* acc0 +=  x[4] * y[4] */
 434:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         acc0 += ((q15_t) x0 * c0);
 885              	 .loc 1 434 0
 886 07b0 97F96B31 	 ldrsb r3,[r7,#363]
 887 07b4 97F92F21 	 ldrsb r2,[r7,#303]
 888 07b8 02FB03F3 	 mul r3,r2,r3
 889 07bc D7F87821 	 ldr r2,[r7,#376]
 890 07c0 1344     	 add r3,r3,r2
 891 07c2 C7F87831 	 str r3,[r7,#376]
 435:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* acc1 +=  x[5] * y[4] */
 436:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         acc1 += ((q15_t) x1 * c0);
 892              	 .loc 1 436 0
 893 07c6 97F96A31 	 ldrsb r3,[r7,#362]
 894 07ca 97F92F21 	 ldrsb r2,[r7,#303]
 895 07ce 02FB03F3 	 mul r3,r2,r3
 896 07d2 D7F87421 	 ldr r2,[r7,#372]
 897 07d6 1344     	 add r3,r3,r2
 898 07d8 C7F87431 	 str r3,[r7,#372]
 437:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* acc2 +=  x[6] * y[4] */
 438:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         acc2 += ((q15_t) x2 * c0);
 899              	 .loc 1 438 0
 900 07dc 97F96931 	 ldrsb r3,[r7,#361]
 901 07e0 97F92F21 	 ldrsb r2,[r7,#303]
 902 07e4 02FB03F3 	 mul r3,r2,r3
 903 07e8 D7F87021 	 ldr r2,[r7,#368]
 904 07ec 1344     	 add r3,r3,r2
 905 07ee C7F87031 	 str r3,[r7,#368]
 439:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* acc3 +=  x[7] * y[4] */
 440:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         acc3 += ((q15_t) x3 * c0);
 906              	 .loc 1 440 0
 907 07f2 97F92D31 	 ldrsb r3,[r7,#301]
 908 07f6 97F92F21 	 ldrsb r2,[r7,#303]
 909 07fa 02FB03F3 	 mul r3,r2,r3
 910 07fe D7F86C21 	 ldr r2,[r7,#364]
 911 0802 1344     	 add r3,r3,r2
 912 0804 C7F86C31 	 str r3,[r7,#364]
 441:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 442:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* Reuse the present samples for the next MAC */
 443:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         x0 = x1;
 913              	 .loc 1 443 0
 914 0808 97F86A31 	 ldrb r3,[r7,#362]
 915 080c 87F86B31 	 strb r3,[r7,#363]
 444:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         x1 = x2;
 916              	 .loc 1 444 0
 917 0810 97F86931 	 ldrb r3,[r7,#361]
 918 0814 87F86A31 	 strb r3,[r7,#362]
 445:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         x2 = x3;
 919              	 .loc 1 445 0
 920 0818 97F82D31 	 ldrb r3,[r7,#301]
 921 081c 87F86931 	 strb r3,[r7,#361]
 446:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 447:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* Decrement the loop counter */
 448:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         k--;
 922              	 .loc 1 448 0
 923 0820 D7F86431 	 ldr r3,[r7,#356]
 924 0824 013B     	 subs r3,r3,#1
 925 0826 C7F86431 	 str r3,[r7,#356]
 926              	.L23:
 424:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       {
 927              	 .loc 1 424 0
 928 082a D7F86431 	 ldr r3,[r7,#356]
 929 082e 002B     	 cmp r3,#0
 930 0830 AED1     	 bne .L24
 931              	.LBB59:
 449:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       }
 450:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 451:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* Store the result in the accumulator in the destination buffer. */
 452:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       *pOut = (q7_t) (__SSAT(acc0 >> 7, 8));
 932              	 .loc 1 452 0
 933 0832 D7F87831 	 ldr r3,[r7,#376]
 934 0836 DB11     	 asrs r3,r3,#7
 935 0838 C7F82831 	 str r3,[r7,#296]
 936 083c D7F82831 	 ldr r3,[r7,#296]
 937              	
 938 0840 03F30703 	 ssat r3,#8,r3
 939              	
 940              	 .thumb
 941 0844 C7F82431 	 str r3,[r7,#292]
 942 0848 D7F82431 	 ldr r3,[r7,#292]
 943              	.LBE59:
 944 084c DAB2     	 uxtb r2,r3
 945 084e D7F88C31 	 ldr r3,[r7,#396]
 946 0852 1A70     	 strb r2,[r3]
 453:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* Destination pointer is updated according to the address modifier, inc */
 454:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       pOut += inc;
 947              	 .loc 1 454 0
 948 0854 D7F85031 	 ldr r3,[r7,#336]
 949 0858 D7F88C21 	 ldr r2,[r7,#396]
 950 085c 1344     	 add r3,r3,r2
 951 085e C7F88C31 	 str r3,[r7,#396]
 952              	.LBB60:
 455:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 456:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       *pOut = (q7_t) (__SSAT(acc1 >> 7, 8));
 953              	 .loc 1 456 0
 954 0862 D7F87431 	 ldr r3,[r7,#372]
 955 0866 DB11     	 asrs r3,r3,#7
 956 0868 C7F82031 	 str r3,[r7,#288]
 957 086c D7F82031 	 ldr r3,[r7,#288]
 958              	
 959 0870 03F30703 	 ssat r3,#8,r3
 960              	
 961              	 .thumb
 962 0874 C7F81C31 	 str r3,[r7,#284]
 963 0878 D7F81C31 	 ldr r3,[r7,#284]
 964              	.LBE60:
 965 087c DAB2     	 uxtb r2,r3
 966 087e D7F88C31 	 ldr r3,[r7,#396]
 967 0882 1A70     	 strb r2,[r3]
 457:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       pOut += inc;
 968              	 .loc 1 457 0
 969 0884 D7F85031 	 ldr r3,[r7,#336]
 970 0888 D7F88C21 	 ldr r2,[r7,#396]
 971 088c 1344     	 add r3,r3,r2
 972 088e C7F88C31 	 str r3,[r7,#396]
 973              	.LBB61:
 458:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 459:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       *pOut = (q7_t) (__SSAT(acc2 >> 7, 8));
 974              	 .loc 1 459 0
 975 0892 D7F87031 	 ldr r3,[r7,#368]
 976 0896 DB11     	 asrs r3,r3,#7
 977 0898 C7F81831 	 str r3,[r7,#280]
 978 089c D7F81831 	 ldr r3,[r7,#280]
 979              	
 980 08a0 03F30703 	 ssat r3,#8,r3
 981              	
 982              	 .thumb
 983 08a4 C7F81431 	 str r3,[r7,#276]
 984 08a8 D7F81431 	 ldr r3,[r7,#276]
 985              	.LBE61:
 986 08ac DAB2     	 uxtb r2,r3
 987 08ae D7F88C31 	 ldr r3,[r7,#396]
 988 08b2 1A70     	 strb r2,[r3]
 460:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       pOut += inc;
 989              	 .loc 1 460 0
 990 08b4 D7F85031 	 ldr r3,[r7,#336]
 991 08b8 D7F88C21 	 ldr r2,[r7,#396]
 992 08bc 1344     	 add r3,r3,r2
 993 08be C7F88C31 	 str r3,[r7,#396]
 994              	.LBB62:
 461:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 462:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       *pOut = (q7_t) (__SSAT(acc3 >> 7, 8));
 995              	 .loc 1 462 0
 996 08c2 D7F86C31 	 ldr r3,[r7,#364]
 997 08c6 DB11     	 asrs r3,r3,#7
 998 08c8 C7F81031 	 str r3,[r7,#272]
 999 08cc D7F81031 	 ldr r3,[r7,#272]
 1000              	
 1001 08d0 03F30703 	 ssat r3,#8,r3
 1002              	
 1003              	 .thumb
 1004 08d4 C7F80C31 	 str r3,[r7,#268]
 1005 08d8 D7F80C31 	 ldr r3,[r7,#268]
 1006              	.LBE62:
 1007 08dc DAB2     	 uxtb r2,r3
 1008 08de D7F88C31 	 ldr r3,[r7,#396]
 1009 08e2 1A70     	 strb r2,[r3]
 463:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       pOut += inc;
 1010              	 .loc 1 463 0
 1011 08e4 D7F85031 	 ldr r3,[r7,#336]
 1012 08e8 D7F88C21 	 ldr r2,[r7,#396]
 1013 08ec 1344     	 add r3,r3,r2
 1014 08ee C7F88C31 	 str r3,[r7,#396]
 464:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 465:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 	  count += 4u;
 1015              	 .loc 1 465 0
 1016 08f2 D7F86031 	 ldr r3,[r7,#352]
 1017 08f6 0433     	 adds r3,r3,#4
 1018 08f8 C7F86031 	 str r3,[r7,#352]
 466:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 467:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       px = pIn1 + count;
 1019              	 .loc 1 467 0
 1020 08fc D7F89421 	 ldr r2,[r7,#404]
 1021 0900 D7F86031 	 ldr r3,[r7,#352]
 1022 0904 1344     	 add r3,r3,r2
 1023 0906 C7F88831 	 str r3,[r7,#392]
 468:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       py = pIn2;
 1024              	 .loc 1 468 0
 1025 090a D7F89031 	 ldr r3,[r7,#400]
 1026 090e C7F88431 	 str r3,[r7,#388]
 469:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 470:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* Decrement the loop counter */
 471:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       blkCnt--;
 1027              	 .loc 1 471 0
 1028 0912 D7F85C31 	 ldr r3,[r7,#348]
 1029 0916 013B     	 subs r3,r3,#1
 1030 0918 C7F85C31 	 str r3,[r7,#348]
 1031              	.L13:
 292:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     {
 1032              	 .loc 1 292 0
 1033 091c D7F85C31 	 ldr r3,[r7,#348]
 1034 0920 002B     	 cmp r3,#0
 1035 0922 7FF41DAD 	 bne .L25
 472:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     }
 473:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 474:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* If the blockSize2 is not a multiple of 4, compute any remaining output samples here.
 475:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****      ** No loop unrolling is used. */
 476:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     blkCnt = blockSize2 % 0x4u;
 1036              	 .loc 1 476 0
 1037 0926 D7F84431 	 ldr r3,[r7,#324]
 1038 092a 03F00303 	 and r3,r3,#3
 1039 092e C7F85C31 	 str r3,[r7,#348]
 477:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 478:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     while (blkCnt > 0u)
 1040              	 .loc 1 478 0
 1041 0932 14E1     	 b .L26
 1042              	.L33:
 479:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     {
 480:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* Accumulator is made zero for every iteration */
 481:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       sum = 0;
 1043              	 .loc 1 481 0
 1044 0934 0023     	 movs r3,#0
 1045 0936 C7F87C31 	 str r3,[r7,#380]
 482:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 483:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* Apply loop unrolling and compute 4 MACs simultaneously. */
 484:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       k = srcBLen >> 2u;
 1046              	 .loc 1 484 0
 1047 093a 3B46     	 mov r3,r7
 1048 093c 1B68     	 ldr r3,[r3]
 1049 093e 9B08     	 lsrs r3,r3,#2
 1050 0940 C7F86431 	 str r3,[r7,#356]
 485:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 486:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 487:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****        ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 488:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       while (k > 0u)
 1051              	 .loc 1 488 0
 1052 0944 B4E0     	 b .L27
 1053              	.L30:
 489:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       {
 490:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* Reading two inputs of SrcA buffer and packing */
 491:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         in1 = (q15_t) * px++;
 1054              	 .loc 1 491 0
 1055 0946 D7F88831 	 ldr r3,[r7,#392]
 1056 094a 5A1C     	 adds r2,r3,#1
 1057 094c C7F88821 	 str r2,[r7,#392]
 1058 0950 1B78     	 ldrb r3,[r3]
 1059 0952 5BB2     	 sxtb r3,r3
 1060 0954 A7F84231 	 strh r3,[r7,#322]
 492:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         in2 = (q15_t) * px++;
 1061              	 .loc 1 492 0
 1062 0958 D7F88831 	 ldr r3,[r7,#392]
 1063 095c 5A1C     	 adds r2,r3,#1
 1064 095e C7F88821 	 str r2,[r7,#392]
 1065 0962 1B78     	 ldrb r3,[r3]
 1066 0964 5BB2     	 sxtb r3,r3
 1067 0966 A7F84031 	 strh r3,[r7,#320]
 493:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 1068              	 .loc 1 493 0
 1069 096a B7F94231 	 ldrsh r3,[r7,#322]
 1070 096e 9AB2     	 uxth r2,r3
 1071 0970 B7F94031 	 ldrsh r3,[r7,#320]
 1072 0974 1B04     	 lsls r3,r3,#16
 1073 0976 1343     	 orrs r3,r3,r2
 1074 0978 C7F83C31 	 str r3,[r7,#316]
 494:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 495:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* Reading two inputs of SrcB buffer and packing */
 496:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         in1 = (q15_t) * py++;
 1075              	 .loc 1 496 0
 1076 097c D7F88431 	 ldr r3,[r7,#388]
 1077 0980 5A1C     	 adds r2,r3,#1
 1078 0982 C7F88421 	 str r2,[r7,#388]
 1079 0986 1B78     	 ldrb r3,[r3]
 1080 0988 5BB2     	 sxtb r3,r3
 1081 098a A7F84231 	 strh r3,[r7,#322]
 497:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         in2 = (q15_t) * py++;
 1082              	 .loc 1 497 0
 1083 098e D7F88431 	 ldr r3,[r7,#388]
 1084 0992 5A1C     	 adds r2,r3,#1
 1085 0994 C7F88421 	 str r2,[r7,#388]
 1086 0998 1B78     	 ldrb r3,[r3]
 1087 099a 5BB2     	 sxtb r3,r3
 1088 099c A7F84031 	 strh r3,[r7,#320]
 498:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 1089              	 .loc 1 498 0
 1090 09a0 B7F94231 	 ldrsh r3,[r7,#322]
 1091 09a4 9AB2     	 uxth r2,r3
 1092 09a6 B7F94031 	 ldrsh r3,[r7,#320]
 1093 09aa 1B04     	 lsls r3,r3,#16
 1094 09ac 1343     	 orrs r3,r3,r2
 1095 09ae C7F83831 	 str r3,[r7,#312]
 499:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 500:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* Perform the multiply-accumulates */
 501:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         sum = __SMLAD(input1, input2, sum);
 1096              	 .loc 1 501 0
 1097 09b2 D7F83C01 	 ldr r0,[r7,#316]
 1098 09b6 D7F83811 	 ldr r1,[r7,#312]
 1099 09ba D7F87C21 	 ldr r2,[r7,#380]
 1100 09be 07F15003 	 add r3,r7,#80
 1101 09c2 1860     	 str r0,[r3]
 1102 09c4 07F14C03 	 add r3,r7,#76
 1103 09c8 1960     	 str r1,[r3]
 1104 09ca 07F14803 	 add r3,r7,#72
 1105 09ce 1A60     	 str r2,[r3]
 1106              	.LBB63:
 1107              	.LBB64:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1108              	 .loc 2 1724 0
 1109 09d0 07F15003 	 add r3,r7,#80
 1110 09d4 1B68     	 ldr r3,[r3]
 1111 09d6 07F14C02 	 add r2,r7,#76
 1112 09da 1268     	 ldr r2,[r2]
 1113 09dc 07F14801 	 add r1,r7,#72
 1114 09e0 0968     	 ldr r1,[r1]
 1115              	
 1116 09e2 23FB0212 	 smlad r2,r3,r2,r1
 1117              	
 1118              	 .thumb
 1119 09e6 07F14403 	 add r3,r7,#68
 1120 09ea 1A60     	 str r2,[r3]
 1121              	 .loc 2 1725 0
 1122 09ec 07F14403 	 add r3,r7,#68
 1123 09f0 1B68     	 ldr r3,[r3]
 1124              	.LBE64:
 1125              	.LBE63:
 1126              	 .loc 1 501 0
 1127 09f2 C7F87C31 	 str r3,[r7,#380]
 502:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 503:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* Reading two inputs of SrcA buffer and packing */
 504:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         in1 = (q15_t) * px++;
 1128              	 .loc 1 504 0
 1129 09f6 D7F88831 	 ldr r3,[r7,#392]
 1130 09fa 5A1C     	 adds r2,r3,#1
 1131 09fc C7F88821 	 str r2,[r7,#392]
 1132 0a00 1B78     	 ldrb r3,[r3]
 1133 0a02 5BB2     	 sxtb r3,r3
 1134 0a04 A7F84231 	 strh r3,[r7,#322]
 505:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         in2 = (q15_t) * px++;
 1135              	 .loc 1 505 0
 1136 0a08 D7F88831 	 ldr r3,[r7,#392]
 1137 0a0c 5A1C     	 adds r2,r3,#1
 1138 0a0e C7F88821 	 str r2,[r7,#392]
 1139 0a12 1B78     	 ldrb r3,[r3]
 1140 0a14 5BB2     	 sxtb r3,r3
 1141 0a16 A7F84031 	 strh r3,[r7,#320]
 506:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 1142              	 .loc 1 506 0
 1143 0a1a B7F94231 	 ldrsh r3,[r7,#322]
 1144 0a1e 9AB2     	 uxth r2,r3
 1145 0a20 B7F94031 	 ldrsh r3,[r7,#320]
 1146 0a24 1B04     	 lsls r3,r3,#16
 1147 0a26 1343     	 orrs r3,r3,r2
 1148 0a28 C7F83C31 	 str r3,[r7,#316]
 507:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 508:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* Reading two inputs of SrcB buffer and packing */
 509:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         in1 = (q15_t) * py++;
 1149              	 .loc 1 509 0
 1150 0a2c D7F88431 	 ldr r3,[r7,#388]
 1151 0a30 5A1C     	 adds r2,r3,#1
 1152 0a32 C7F88421 	 str r2,[r7,#388]
 1153 0a36 1B78     	 ldrb r3,[r3]
 1154 0a38 5BB2     	 sxtb r3,r3
 1155 0a3a A7F84231 	 strh r3,[r7,#322]
 510:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         in2 = (q15_t) * py++;
 1156              	 .loc 1 510 0
 1157 0a3e D7F88431 	 ldr r3,[r7,#388]
 1158 0a42 5A1C     	 adds r2,r3,#1
 1159 0a44 C7F88421 	 str r2,[r7,#388]
 1160 0a48 1B78     	 ldrb r3,[r3]
 1161 0a4a 5BB2     	 sxtb r3,r3
 1162 0a4c A7F84031 	 strh r3,[r7,#320]
 511:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 1163              	 .loc 1 511 0
 1164 0a50 B7F94231 	 ldrsh r3,[r7,#322]
 1165 0a54 9AB2     	 uxth r2,r3
 1166 0a56 B7F94031 	 ldrsh r3,[r7,#320]
 1167 0a5a 1B04     	 lsls r3,r3,#16
 1168 0a5c 1343     	 orrs r3,r3,r2
 1169 0a5e C7F83831 	 str r3,[r7,#312]
 512:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 513:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* Perform the multiply-accumulates */
 514:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         sum = __SMLAD(input1, input2, sum);
 1170              	 .loc 1 514 0
 1171 0a62 D7F83C01 	 ldr r0,[r7,#316]
 1172 0a66 D7F83811 	 ldr r1,[r7,#312]
 1173 0a6a D7F87C21 	 ldr r2,[r7,#380]
 1174 0a6e 07F14003 	 add r3,r7,#64
 1175 0a72 1860     	 str r0,[r3]
 1176 0a74 07F13C03 	 add r3,r7,#60
 1177 0a78 1960     	 str r1,[r3]
 1178 0a7a 07F13803 	 add r3,r7,#56
 1179 0a7e 1A60     	 str r2,[r3]
 1180              	.LBB65:
 1181              	.LBB66:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1182              	 .loc 2 1724 0
 1183 0a80 07F14003 	 add r3,r7,#64
 1184 0a84 1B68     	 ldr r3,[r3]
 1185 0a86 07F13C02 	 add r2,r7,#60
 1186 0a8a 1268     	 ldr r2,[r2]
 1187 0a8c 07F13801 	 add r1,r7,#56
 1188 0a90 0968     	 ldr r1,[r1]
 1189              	
 1190 0a92 23FB0212 	 smlad r2,r3,r2,r1
 1191              	
 1192              	 .thumb
 1193 0a96 07F13403 	 add r3,r7,#52
 1194 0a9a 1A60     	 str r2,[r3]
 1195              	 .loc 2 1725 0
 1196 0a9c 07F13403 	 add r3,r7,#52
 1197 0aa0 1B68     	 ldr r3,[r3]
 1198              	.LBE66:
 1199              	.LBE65:
 1200              	 .loc 1 514 0
 1201 0aa2 C7F87C31 	 str r3,[r7,#380]
 515:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 516:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* Decrement the loop counter */
 517:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         k--;
 1202              	 .loc 1 517 0
 1203 0aa6 D7F86431 	 ldr r3,[r7,#356]
 1204 0aaa 013B     	 subs r3,r3,#1
 1205 0aac C7F86431 	 str r3,[r7,#356]
 1206              	.L27:
 488:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       {
 1207              	 .loc 1 488 0
 1208 0ab0 D7F86431 	 ldr r3,[r7,#356]
 1209 0ab4 002B     	 cmp r3,#0
 1210 0ab6 7FF446AF 	 bne .L30
 518:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       }
 519:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 520:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* If the srcBLen is not a multiple of 4, compute any remaining MACs here.
 521:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****        ** No loop unrolling is used. */
 522:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       k = srcBLen % 0x4u;
 1211              	 .loc 1 522 0
 1212 0aba 3B46     	 mov r3,r7
 1213 0abc 1B68     	 ldr r3,[r3]
 1214 0abe 03F00303 	 and r3,r3,#3
 1215 0ac2 C7F86431 	 str r3,[r7,#356]
 523:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 524:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       while (k > 0u)
 1216              	 .loc 1 524 0
 1217 0ac6 19E0     	 b .L31
 1218              	.L32:
 525:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       {
 526:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* Perform the multiply-accumulates */
 527:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         sum += ((q15_t) * px++ * *py++);
 1219              	 .loc 1 527 0
 1220 0ac8 D7F88831 	 ldr r3,[r7,#392]
 1221 0acc 5A1C     	 adds r2,r3,#1
 1222 0ace C7F88821 	 str r2,[r7,#392]
 1223 0ad2 1B78     	 ldrb r3,[r3]
 1224 0ad4 5AB2     	 sxtb r2,r3
 1225 0ad6 D7F88431 	 ldr r3,[r7,#388]
 1226 0ada 591C     	 adds r1,r3,#1
 1227 0adc C7F88411 	 str r1,[r7,#388]
 1228 0ae0 1B78     	 ldrb r3,[r3]
 1229 0ae2 5BB2     	 sxtb r3,r3
 1230 0ae4 03FB02F3 	 mul r3,r3,r2
 1231 0ae8 D7F87C21 	 ldr r2,[r7,#380]
 1232 0aec 1344     	 add r3,r3,r2
 1233 0aee C7F87C31 	 str r3,[r7,#380]
 528:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 529:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* Decrement the loop counter */
 530:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         k--;
 1234              	 .loc 1 530 0
 1235 0af2 D7F86431 	 ldr r3,[r7,#356]
 1236 0af6 013B     	 subs r3,r3,#1
 1237 0af8 C7F86431 	 str r3,[r7,#356]
 1238              	.L31:
 524:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       {
 1239              	 .loc 1 524 0
 1240 0afc D7F86431 	 ldr r3,[r7,#356]
 1241 0b00 002B     	 cmp r3,#0
 1242 0b02 E1D1     	 bne .L32
 1243              	.LBB67:
 531:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       }
 532:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 533:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* Store the result in the accumulator in the destination buffer. */
 534:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       *pOut = (q7_t) (__SSAT(sum >> 7, 8));
 1244              	 .loc 1 534 0
 1245 0b04 D7F87C31 	 ldr r3,[r7,#380]
 1246 0b08 DB11     	 asrs r3,r3,#7
 1247 0b0a C7F80831 	 str r3,[r7,#264]
 1248 0b0e D7F80831 	 ldr r3,[r7,#264]
 1249              	
 1250 0b12 03F30703 	 ssat r3,#8,r3
 1251              	
 1252              	 .thumb
 1253 0b16 C7F80431 	 str r3,[r7,#260]
 1254 0b1a D7F80431 	 ldr r3,[r7,#260]
 1255              	.LBE67:
 1256 0b1e DAB2     	 uxtb r2,r3
 1257 0b20 D7F88C31 	 ldr r3,[r7,#396]
 1258 0b24 1A70     	 strb r2,[r3]
 535:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* Destination pointer is updated according to the address modifier, inc */
 536:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       pOut += inc;
 1259              	 .loc 1 536 0
 1260 0b26 D7F85031 	 ldr r3,[r7,#336]
 1261 0b2a D7F88C21 	 ldr r2,[r7,#396]
 1262 0b2e 1344     	 add r3,r3,r2
 1263 0b30 C7F88C31 	 str r3,[r7,#396]
 537:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 538:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* Increment the pointer pIn1 index, count by 1 */
 539:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 	  count++;
 1264              	 .loc 1 539 0
 1265 0b34 D7F86031 	 ldr r3,[r7,#352]
 1266 0b38 0133     	 adds r3,r3,#1
 1267 0b3a C7F86031 	 str r3,[r7,#352]
 540:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 541:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 542:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       px = pIn1 + count;
 1268              	 .loc 1 542 0
 1269 0b3e D7F89421 	 ldr r2,[r7,#404]
 1270 0b42 D7F86031 	 ldr r3,[r7,#352]
 1271 0b46 1344     	 add r3,r3,r2
 1272 0b48 C7F88831 	 str r3,[r7,#392]
 543:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       py = pIn2;
 1273              	 .loc 1 543 0
 1274 0b4c D7F89031 	 ldr r3,[r7,#400]
 1275 0b50 C7F88431 	 str r3,[r7,#388]
 544:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 545:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* Decrement the loop counter */
 546:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       blkCnt--;
 1276              	 .loc 1 546 0
 1277 0b54 D7F85C31 	 ldr r3,[r7,#348]
 1278 0b58 013B     	 subs r3,r3,#1
 1279 0b5a C7F85C31 	 str r3,[r7,#348]
 1280              	.L26:
 478:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     {
 1281              	 .loc 1 478 0
 1282 0b5e D7F85C31 	 ldr r3,[r7,#348]
 1283 0b62 002B     	 cmp r3,#0
 1284 0b64 7FF4E6AE 	 bne .L33
 1285 0b68 5BE0     	 b .L34
 1286              	.L12:
 547:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     }
 548:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   }
 549:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   else
 550:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   {
 551:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* If the srcBLen is not a multiple of 4,
 552:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****      * the blockSize2 loop cannot be unrolled by 4 */
 553:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     blkCnt = blockSize2;
 1287              	 .loc 1 553 0
 1288 0b6a D7F84431 	 ldr r3,[r7,#324]
 1289 0b6e C7F85C31 	 str r3,[r7,#348]
 554:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 555:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     while (blkCnt > 0u)
 1290              	 .loc 1 555 0
 1291 0b72 52E0     	 b .L35
 1292              	.L38:
 556:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     {
 557:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* Accumulator is made zero for every iteration */
 558:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       sum = 0;
 1293              	 .loc 1 558 0
 1294 0b74 0023     	 movs r3,#0
 1295 0b76 C7F87C31 	 str r3,[r7,#380]
 559:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 560:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* Loop over srcBLen */
 561:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       k = srcBLen;
 1296              	 .loc 1 561 0
 1297 0b7a 3B46     	 mov r3,r7
 1298 0b7c 1B68     	 ldr r3,[r3]
 1299 0b7e C7F86431 	 str r3,[r7,#356]
 562:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 563:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       while (k > 0u)
 1300              	 .loc 1 563 0
 1301 0b82 19E0     	 b .L36
 1302              	.L37:
 564:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       {
 565:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* Perform the multiply-accumulate */
 566:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         sum += ((q15_t) * px++ * *py++);
 1303              	 .loc 1 566 0
 1304 0b84 D7F88831 	 ldr r3,[r7,#392]
 1305 0b88 5A1C     	 adds r2,r3,#1
 1306 0b8a C7F88821 	 str r2,[r7,#392]
 1307 0b8e 1B78     	 ldrb r3,[r3]
 1308 0b90 5AB2     	 sxtb r2,r3
 1309 0b92 D7F88431 	 ldr r3,[r7,#388]
 1310 0b96 591C     	 adds r1,r3,#1
 1311 0b98 C7F88411 	 str r1,[r7,#388]
 1312 0b9c 1B78     	 ldrb r3,[r3]
 1313 0b9e 5BB2     	 sxtb r3,r3
 1314 0ba0 03FB02F3 	 mul r3,r3,r2
 1315 0ba4 D7F87C21 	 ldr r2,[r7,#380]
 1316 0ba8 1344     	 add r3,r3,r2
 1317 0baa C7F87C31 	 str r3,[r7,#380]
 567:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 568:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* Decrement the loop counter */
 569:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         k--;
 1318              	 .loc 1 569 0
 1319 0bae D7F86431 	 ldr r3,[r7,#356]
 1320 0bb2 013B     	 subs r3,r3,#1
 1321 0bb4 C7F86431 	 str r3,[r7,#356]
 1322              	.L36:
 563:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       {
 1323              	 .loc 1 563 0
 1324 0bb8 D7F86431 	 ldr r3,[r7,#356]
 1325 0bbc 002B     	 cmp r3,#0
 1326 0bbe E1D1     	 bne .L37
 1327              	.LBB68:
 570:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       }
 571:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 572:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* Store the result in the accumulator in the destination buffer. */
 573:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       *pOut = (q7_t) (__SSAT(sum >> 7, 8));
 1328              	 .loc 1 573 0
 1329 0bc0 D7F87C31 	 ldr r3,[r7,#380]
 1330 0bc4 DB11     	 asrs r3,r3,#7
 1331 0bc6 C7F80031 	 str r3,[r7,#256]
 1332 0bca D7F80031 	 ldr r3,[r7,#256]
 1333              	
 1334 0bce 03F30703 	 ssat r3,#8,r3
 1335              	
 1336              	 .thumb
 1337 0bd2 C7F8FC30 	 str r3,[r7,#252]
 1338 0bd6 D7F8FC30 	 ldr r3,[r7,#252]
 1339              	.LBE68:
 1340 0bda DAB2     	 uxtb r2,r3
 1341 0bdc D7F88C31 	 ldr r3,[r7,#396]
 1342 0be0 1A70     	 strb r2,[r3]
 574:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* Destination pointer is updated according to the address modifier, inc */
 575:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       pOut += inc;
 1343              	 .loc 1 575 0
 1344 0be2 D7F85031 	 ldr r3,[r7,#336]
 1345 0be6 D7F88C21 	 ldr r2,[r7,#396]
 1346 0bea 1344     	 add r3,r3,r2
 1347 0bec C7F88C31 	 str r3,[r7,#396]
 576:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 577:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* Increment the MAC count */
 578:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       count++;
 1348              	 .loc 1 578 0
 1349 0bf0 D7F86031 	 ldr r3,[r7,#352]
 1350 0bf4 0133     	 adds r3,r3,#1
 1351 0bf6 C7F86031 	 str r3,[r7,#352]
 579:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 580:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* Update the inputA and inputB pointers for next MAC calculation */
 581:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       px = pIn1 + count;
 1352              	 .loc 1 581 0
 1353 0bfa D7F89421 	 ldr r2,[r7,#404]
 1354 0bfe D7F86031 	 ldr r3,[r7,#352]
 1355 0c02 1344     	 add r3,r3,r2
 1356 0c04 C7F88831 	 str r3,[r7,#392]
 582:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       py = pIn2;
 1357              	 .loc 1 582 0
 1358 0c08 D7F89031 	 ldr r3,[r7,#400]
 1359 0c0c C7F88431 	 str r3,[r7,#388]
 583:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 584:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 585:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* Decrement the loop counter */
 586:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       blkCnt--;
 1360              	 .loc 1 586 0
 1361 0c10 D7F85C31 	 ldr r3,[r7,#348]
 1362 0c14 013B     	 subs r3,r3,#1
 1363 0c16 C7F85C31 	 str r3,[r7,#348]
 1364              	.L35:
 555:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     {
 1365              	 .loc 1 555 0
 1366 0c1a D7F85C31 	 ldr r3,[r7,#348]
 1367 0c1e 002B     	 cmp r3,#0
 1368 0c20 A8D1     	 bne .L38
 1369              	.L34:
 587:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     }
 588:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   }
 589:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 590:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* --------------------------
 591:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * Initializations of stage3
 592:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * -------------------------*/
 593:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 594:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* sum += x[srcALen-srcBLen+1] * y[0] + x[srcALen-srcBLen+2] * y[1] +...+ x[srcALen-1] * y[srcBLe
 595:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * sum += x[srcALen-srcBLen+2] * y[0] + x[srcALen-srcBLen+3] * y[1] +...+ x[srcALen-1] * y[srcBLe
 596:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * ....
 597:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * sum +=  x[srcALen-2] * y[0] + x[srcALen-1] * y[1]
 598:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * sum +=  x[srcALen-1] * y[0]
 599:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    */
 600:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 601:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* In this stage the MAC operations are decreased by 1 for every iteration.
 602:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****      The count variable holds the number of MAC operations performed */
 603:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   count = srcBLen - 1u;
 1370              	 .loc 1 603 0
 1371 0c22 3B46     	 mov r3,r7
 1372 0c24 1B68     	 ldr r3,[r3]
 1373 0c26 013B     	 subs r3,r3,#1
 1374 0c28 C7F86031 	 str r3,[r7,#352]
 604:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 605:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* Working pointer of inputA */
 606:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   pSrc1 = pIn1 + (srcALen - (srcBLen - 1u));
 1375              	 .loc 1 606 0
 1376 0c2c 07F10802 	 add r2,r7,#8
 1377 0c30 3B46     	 mov r3,r7
 1378 0c32 1268     	 ldr r2,[r2]
 1379 0c34 1B68     	 ldr r3,[r3]
 1380 0c36 D31A     	 subs r3,r2,r3
 1381 0c38 0133     	 adds r3,r3,#1
 1382 0c3a D7F89421 	 ldr r2,[r7,#404]
 1383 0c3e 1344     	 add r3,r3,r2
 1384 0c40 C7F88031 	 str r3,[r7,#384]
 607:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   px = pSrc1;
 1385              	 .loc 1 607 0
 1386 0c44 D7F88031 	 ldr r3,[r7,#384]
 1387 0c48 C7F88831 	 str r3,[r7,#392]
 608:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 609:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* Working pointer of inputB */
 610:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   py = pIn2;
 1388              	 .loc 1 610 0
 1389 0c4c D7F89031 	 ldr r3,[r7,#400]
 1390 0c50 C7F88431 	 str r3,[r7,#388]
 611:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 612:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* -------------------
 613:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * Stage3 process
 614:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * ------------------*/
 615:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 616:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   while (blockSize3 > 0u)
 1391              	 .loc 1 616 0
 1392 0c54 16E1     	 b .L39
 1393              	.L46:
 617:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   {
 618:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* Accumulator is made zero for every iteration */
 619:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     sum = 0;
 1394              	 .loc 1 619 0
 1395 0c56 0023     	 movs r3,#0
 1396 0c58 C7F87C31 	 str r3,[r7,#380]
 620:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 621:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* Apply loop unrolling and compute 4 MACs simultaneously. */
 622:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     k = count >> 2u;
 1397              	 .loc 1 622 0
 1398 0c5c D7F86031 	 ldr r3,[r7,#352]
 1399 0c60 9B08     	 lsrs r3,r3,#2
 1400 0c62 C7F86431 	 str r3,[r7,#356]
 623:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 624:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* First part of the processing with loop unrolling.  Compute 4 MACs at a time.
 625:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****      ** a second loop below computes MACs for the remaining 1 to 3 samples. */
 626:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     while (k > 0u)
 1401              	 .loc 1 626 0
 1402 0c66 B4E0     	 b .L40
 1403              	.L43:
 627:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     {
 628:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* x[srcALen - srcBLen + 1] , x[srcALen - srcBLen + 2]  */
 629:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       in1 = (q15_t) * px++;
 1404              	 .loc 1 629 0
 1405 0c68 D7F88831 	 ldr r3,[r7,#392]
 1406 0c6c 5A1C     	 adds r2,r3,#1
 1407 0c6e C7F88821 	 str r2,[r7,#392]
 1408 0c72 1B78     	 ldrb r3,[r3]
 1409 0c74 5BB2     	 sxtb r3,r3
 1410 0c76 A7F84231 	 strh r3,[r7,#322]
 630:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       in2 = (q15_t) * px++;
 1411              	 .loc 1 630 0
 1412 0c7a D7F88831 	 ldr r3,[r7,#392]
 1413 0c7e 5A1C     	 adds r2,r3,#1
 1414 0c80 C7F88821 	 str r2,[r7,#392]
 1415 0c84 1B78     	 ldrb r3,[r3]
 1416 0c86 5BB2     	 sxtb r3,r3
 1417 0c88 A7F84031 	 strh r3,[r7,#320]
 631:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 1418              	 .loc 1 631 0
 1419 0c8c B7F94231 	 ldrsh r3,[r7,#322]
 1420 0c90 9AB2     	 uxth r2,r3
 1421 0c92 B7F94031 	 ldrsh r3,[r7,#320]
 1422 0c96 1B04     	 lsls r3,r3,#16
 1423 0c98 1343     	 orrs r3,r3,r2
 1424 0c9a C7F83C31 	 str r3,[r7,#316]
 632:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 633:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* y[0] , y[1] */
 634:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       in1 = (q15_t) * py++;
 1425              	 .loc 1 634 0
 1426 0c9e D7F88431 	 ldr r3,[r7,#388]
 1427 0ca2 5A1C     	 adds r2,r3,#1
 1428 0ca4 C7F88421 	 str r2,[r7,#388]
 1429 0ca8 1B78     	 ldrb r3,[r3]
 1430 0caa 5BB2     	 sxtb r3,r3
 1431 0cac A7F84231 	 strh r3,[r7,#322]
 635:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       in2 = (q15_t) * py++;
 1432              	 .loc 1 635 0
 1433 0cb0 D7F88431 	 ldr r3,[r7,#388]
 1434 0cb4 5A1C     	 adds r2,r3,#1
 1435 0cb6 C7F88421 	 str r2,[r7,#388]
 1436 0cba 1B78     	 ldrb r3,[r3]
 1437 0cbc 5BB2     	 sxtb r3,r3
 1438 0cbe A7F84031 	 strh r3,[r7,#320]
 636:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 1439              	 .loc 1 636 0
 1440 0cc2 B7F94231 	 ldrsh r3,[r7,#322]
 1441 0cc6 9AB2     	 uxth r2,r3
 1442 0cc8 B7F94031 	 ldrsh r3,[r7,#320]
 1443 0ccc 1B04     	 lsls r3,r3,#16
 1444 0cce 1343     	 orrs r3,r3,r2
 1445 0cd0 C7F83831 	 str r3,[r7,#312]
 637:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 638:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* sum += x[srcALen - srcBLen + 1] * y[0] */
 639:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* sum += x[srcALen - srcBLen + 2] * y[1] */
 640:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       sum = __SMLAD(input1, input2, sum);
 1446              	 .loc 1 640 0
 1447 0cd4 D7F83C01 	 ldr r0,[r7,#316]
 1448 0cd8 D7F83811 	 ldr r1,[r7,#312]
 1449 0cdc D7F87C21 	 ldr r2,[r7,#380]
 1450 0ce0 07F13003 	 add r3,r7,#48
 1451 0ce4 1860     	 str r0,[r3]
 1452 0ce6 07F12C03 	 add r3,r7,#44
 1453 0cea 1960     	 str r1,[r3]
 1454 0cec 07F12803 	 add r3,r7,#40
 1455 0cf0 1A60     	 str r2,[r3]
 1456              	.LBB69:
 1457              	.LBB70:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1458              	 .loc 2 1724 0
 1459 0cf2 07F13003 	 add r3,r7,#48
 1460 0cf6 1B68     	 ldr r3,[r3]
 1461 0cf8 07F12C02 	 add r2,r7,#44
 1462 0cfc 1268     	 ldr r2,[r2]
 1463 0cfe 07F12801 	 add r1,r7,#40
 1464 0d02 0968     	 ldr r1,[r1]
 1465              	
 1466 0d04 23FB0212 	 smlad r2,r3,r2,r1
 1467              	
 1468              	 .thumb
 1469 0d08 07F12403 	 add r3,r7,#36
 1470 0d0c 1A60     	 str r2,[r3]
 1471              	 .loc 2 1725 0
 1472 0d0e 07F12403 	 add r3,r7,#36
 1473 0d12 1B68     	 ldr r3,[r3]
 1474              	.LBE70:
 1475              	.LBE69:
 1476              	 .loc 1 640 0
 1477 0d14 C7F87C31 	 str r3,[r7,#380]
 641:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 642:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* x[srcALen - srcBLen + 3] , x[srcALen - srcBLen + 4] */
 643:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       in1 = (q15_t) * px++;
 1478              	 .loc 1 643 0
 1479 0d18 D7F88831 	 ldr r3,[r7,#392]
 1480 0d1c 5A1C     	 adds r2,r3,#1
 1481 0d1e C7F88821 	 str r2,[r7,#392]
 1482 0d22 1B78     	 ldrb r3,[r3]
 1483 0d24 5BB2     	 sxtb r3,r3
 1484 0d26 A7F84231 	 strh r3,[r7,#322]
 644:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       in2 = (q15_t) * px++;
 1485              	 .loc 1 644 0
 1486 0d2a D7F88831 	 ldr r3,[r7,#392]
 1487 0d2e 5A1C     	 adds r2,r3,#1
 1488 0d30 C7F88821 	 str r2,[r7,#392]
 1489 0d34 1B78     	 ldrb r3,[r3]
 1490 0d36 5BB2     	 sxtb r3,r3
 1491 0d38 A7F84031 	 strh r3,[r7,#320]
 645:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       input1 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 1492              	 .loc 1 645 0
 1493 0d3c B7F94231 	 ldrsh r3,[r7,#322]
 1494 0d40 9AB2     	 uxth r2,r3
 1495 0d42 B7F94031 	 ldrsh r3,[r7,#320]
 1496 0d46 1B04     	 lsls r3,r3,#16
 1497 0d48 1343     	 orrs r3,r3,r2
 1498 0d4a C7F83C31 	 str r3,[r7,#316]
 646:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 647:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* y[2] , y[3] */
 648:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       in1 = (q15_t) * py++;
 1499              	 .loc 1 648 0
 1500 0d4e D7F88431 	 ldr r3,[r7,#388]
 1501 0d52 5A1C     	 adds r2,r3,#1
 1502 0d54 C7F88421 	 str r2,[r7,#388]
 1503 0d58 1B78     	 ldrb r3,[r3]
 1504 0d5a 5BB2     	 sxtb r3,r3
 1505 0d5c A7F84231 	 strh r3,[r7,#322]
 649:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       in2 = (q15_t) * py++;
 1506              	 .loc 1 649 0
 1507 0d60 D7F88431 	 ldr r3,[r7,#388]
 1508 0d64 5A1C     	 adds r2,r3,#1
 1509 0d66 C7F88421 	 str r2,[r7,#388]
 1510 0d6a 1B78     	 ldrb r3,[r3]
 1511 0d6c 5BB2     	 sxtb r3,r3
 1512 0d6e A7F84031 	 strh r3,[r7,#320]
 650:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       input2 = ((q31_t) in1 & 0x0000FFFF) | ((q31_t) in2 << 16);
 1513              	 .loc 1 650 0
 1514 0d72 B7F94231 	 ldrsh r3,[r7,#322]
 1515 0d76 9AB2     	 uxth r2,r3
 1516 0d78 B7F94031 	 ldrsh r3,[r7,#320]
 1517 0d7c 1B04     	 lsls r3,r3,#16
 1518 0d7e 1343     	 orrs r3,r3,r2
 1519 0d80 C7F83831 	 str r3,[r7,#312]
 651:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 652:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* sum += x[srcALen - srcBLen + 3] * y[2] */
 653:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* sum += x[srcALen - srcBLen + 4] * y[3] */
 654:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       sum = __SMLAD(input1, input2, sum);
 1520              	 .loc 1 654 0
 1521 0d84 D7F83C01 	 ldr r0,[r7,#316]
 1522 0d88 D7F83811 	 ldr r1,[r7,#312]
 1523 0d8c D7F87C21 	 ldr r2,[r7,#380]
 1524 0d90 07F12003 	 add r3,r7,#32
 1525 0d94 1860     	 str r0,[r3]
 1526 0d96 07F11C03 	 add r3,r7,#28
 1527 0d9a 1960     	 str r1,[r3]
 1528 0d9c 07F11803 	 add r3,r7,#24
 1529 0da0 1A60     	 str r2,[r3]
 1530              	.LBB71:
 1531              	.LBB72:
1724:C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 1532              	 .loc 2 1724 0
 1533 0da2 07F12003 	 add r3,r7,#32
 1534 0da6 1B68     	 ldr r3,[r3]
 1535 0da8 07F11C02 	 add r2,r7,#28
 1536 0dac 1268     	 ldr r2,[r2]
 1537 0dae 07F11801 	 add r1,r7,#24
 1538 0db2 0968     	 ldr r1,[r1]
 1539              	
 1540 0db4 23FB0212 	 smlad r2,r3,r2,r1
 1541              	
 1542              	 .thumb
 1543 0db8 07F11403 	 add r3,r7,#20
 1544 0dbc 1A60     	 str r2,[r3]
 1545              	 .loc 2 1725 0
 1546 0dbe 07F11403 	 add r3,r7,#20
 1547 0dc2 1B68     	 ldr r3,[r3]
 1548              	.LBE72:
 1549              	.LBE71:
 1550              	 .loc 1 654 0
 1551 0dc4 C7F87C31 	 str r3,[r7,#380]
 655:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 656:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* Decrement the loop counter */
 657:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       k--;
 1552              	 .loc 1 657 0
 1553 0dc8 D7F86431 	 ldr r3,[r7,#356]
 1554 0dcc 013B     	 subs r3,r3,#1
 1555 0dce C7F86431 	 str r3,[r7,#356]
 1556              	.L40:
 626:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     {
 1557              	 .loc 1 626 0
 1558 0dd2 D7F86431 	 ldr r3,[r7,#356]
 1559 0dd6 002B     	 cmp r3,#0
 1560 0dd8 7FF446AF 	 bne .L43
 658:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     }
 659:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 660:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* If the count is not a multiple of 4, compute any remaining MACs here.
 661:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****      ** No loop unrolling is used. */
 662:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     k = count % 0x4u;
 1561              	 .loc 1 662 0
 1562 0ddc D7F86031 	 ldr r3,[r7,#352]
 1563 0de0 03F00303 	 and r3,r3,#3
 1564 0de4 C7F86431 	 str r3,[r7,#356]
 663:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 664:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     while (k > 0u)
 1565              	 .loc 1 664 0
 1566 0de8 19E0     	 b .L44
 1567              	.L45:
 665:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     {
 666:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* Perform the multiply-accumulates */
 667:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       sum += ((q15_t) * px++ * *py++);
 1568              	 .loc 1 667 0
 1569 0dea D7F88831 	 ldr r3,[r7,#392]
 1570 0dee 5A1C     	 adds r2,r3,#1
 1571 0df0 C7F88821 	 str r2,[r7,#392]
 1572 0df4 1B78     	 ldrb r3,[r3]
 1573 0df6 5AB2     	 sxtb r2,r3
 1574 0df8 D7F88431 	 ldr r3,[r7,#388]
 1575 0dfc 591C     	 adds r1,r3,#1
 1576 0dfe C7F88411 	 str r1,[r7,#388]
 1577 0e02 1B78     	 ldrb r3,[r3]
 1578 0e04 5BB2     	 sxtb r3,r3
 1579 0e06 03FB02F3 	 mul r3,r3,r2
 1580 0e0a D7F87C21 	 ldr r2,[r7,#380]
 1581 0e0e 1344     	 add r3,r3,r2
 1582 0e10 C7F87C31 	 str r3,[r7,#380]
 668:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 669:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* Decrement the loop counter */
 670:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       k--;
 1583              	 .loc 1 670 0
 1584 0e14 D7F86431 	 ldr r3,[r7,#356]
 1585 0e18 013B     	 subs r3,r3,#1
 1586 0e1a C7F86431 	 str r3,[r7,#356]
 1587              	.L44:
 664:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     {
 1588              	 .loc 1 664 0
 1589 0e1e D7F86431 	 ldr r3,[r7,#356]
 1590 0e22 002B     	 cmp r3,#0
 1591 0e24 E1D1     	 bne .L45
 1592              	.LBB73:
 671:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     }
 672:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 673:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* Store the result in the accumulator in the destination buffer. */
 674:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     *pOut = (q7_t) (__SSAT(sum >> 7, 8));
 1593              	 .loc 1 674 0
 1594 0e26 D7F87C31 	 ldr r3,[r7,#380]
 1595 0e2a DB11     	 asrs r3,r3,#7
 1596 0e2c C7F8F830 	 str r3,[r7,#248]
 1597 0e30 D7F8F830 	 ldr r3,[r7,#248]
 1598              	
 1599 0e34 03F30703 	 ssat r3,#8,r3
 1600              	
 1601              	 .thumb
 1602 0e38 C7F8F430 	 str r3,[r7,#244]
 1603 0e3c D7F8F430 	 ldr r3,[r7,#244]
 1604              	.LBE73:
 1605 0e40 DAB2     	 uxtb r2,r3
 1606 0e42 D7F88C31 	 ldr r3,[r7,#396]
 1607 0e46 1A70     	 strb r2,[r3]
 675:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* Destination pointer is updated according to the address modifier, inc */
 676:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     pOut += inc;
 1608              	 .loc 1 676 0
 1609 0e48 D7F85031 	 ldr r3,[r7,#336]
 1610 0e4c D7F88C21 	 ldr r2,[r7,#396]
 1611 0e50 1344     	 add r3,r3,r2
 1612 0e52 C7F88C31 	 str r3,[r7,#396]
 677:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 678:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* Update the inputA and inputB pointers for next MAC calculation */
 679:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     px = ++pSrc1;
 1613              	 .loc 1 679 0
 1614 0e56 D7F88031 	 ldr r3,[r7,#384]
 1615 0e5a 0133     	 adds r3,r3,#1
 1616 0e5c C7F88031 	 str r3,[r7,#384]
 1617 0e60 D7F88031 	 ldr r3,[r7,#384]
 1618 0e64 C7F88831 	 str r3,[r7,#392]
 680:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     py = pIn2;
 1619              	 .loc 1 680 0
 1620 0e68 D7F89031 	 ldr r3,[r7,#400]
 1621 0e6c C7F88431 	 str r3,[r7,#388]
 681:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 682:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* Decrement the MAC count */
 683:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     count--;
 1622              	 .loc 1 683 0
 1623 0e70 D7F86031 	 ldr r3,[r7,#352]
 1624 0e74 013B     	 subs r3,r3,#1
 1625 0e76 C7F86031 	 str r3,[r7,#352]
 684:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 685:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* Decrement the loop counter */
 686:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     blockSize3--;
 1626              	 .loc 1 686 0
 1627 0e7a D7F85431 	 ldr r3,[r7,#340]
 1628 0e7e 013B     	 subs r3,r3,#1
 1629 0e80 C7F85431 	 str r3,[r7,#340]
 1630              	.L39:
 616:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   {
 1631              	 .loc 1 616 0
 1632 0e84 D7F85431 	 ldr r3,[r7,#340]
 1633 0e88 002B     	 cmp r3,#0
 1634 0e8a 7FF4E4AE 	 bne .L46
 687:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   }
 688:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 689:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** #else
 690:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 691:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** /* Run the below code for Cortex-M0 */
 692:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 693:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   q7_t *pIn1 = pSrcA;                            /* inputA pointer */
 694:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   q7_t *pIn2 = pSrcB + (srcBLen - 1u);           /* inputB pointer */
 695:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   q31_t sum;                                     /* Accumulator */
 696:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   uint32_t i = 0u, j;                            /* loop counters */
 697:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   uint32_t inv = 0u;                             /* Reverse order flag */
 698:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   uint32_t tot = 0u;                             /* Length */
 699:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 700:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* The algorithm implementation is based on the lengths of the inputs. */
 701:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* srcB is always made to slide across srcA. */
 702:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* So srcBLen is always considered as shorter or equal to srcALen */
 703:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* But CORR(x, y) is reverse of CORR(y, x) */
 704:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* So, when srcBLen > srcALen, output pointer is made to point to the end of the output buffer */
 705:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* and a varaible, inv is set to 1 */
 706:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* If lengths are not equal then zero pad has to be done to  make the two
 707:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * inputs of same length. But to improve the performance, we include zeroes
 708:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * in the output instead of zero padding either of the the inputs*/
 709:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* If srcALen > srcBLen, (srcALen - srcBLen) zeroes has to included in the
 710:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * starting of the output buffer */
 711:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* If srcALen < srcBLen, (srcALen - srcBLen) zeroes has to included in the
 712:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * ending of the output buffer */
 713:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* Once the zero padding is done the remaining of the output is calcualted
 714:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****    * using convolution but with the shorter signal time shifted. */
 715:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 716:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* Calculate the length of the remaining sequence */
 717:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   tot = ((srcALen + srcBLen) - 2u);
 718:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 719:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   if (srcALen > srcBLen)
 720:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   {
 721:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* Calculating the number of zeros to be padded to the output */
 722:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     j = srcALen - srcBLen;
 723:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 724:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* Initialise the pointer after zero padding */
 725:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     pDst += j;
 726:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   }
 727:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 728:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   else if (srcALen < srcBLen)
 729:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   {
 730:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* Initialization to inputB pointer */
 731:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     pIn1 = pSrcB;
 732:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 733:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* Initialization to the end of inputA pointer */
 734:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     pIn2 = pSrcA + (srcALen - 1u);
 735:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 736:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* Initialisation of the pointer after zero padding */
 737:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     pDst = pDst + tot;
 738:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 739:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* Swapping the lengths */
 740:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     j = srcALen;
 741:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     srcALen = srcBLen;
 742:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     srcBLen = j;
 743:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 744:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* Setting the reverse flag */
 745:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     inv = 1;
 746:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 747:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   }
 748:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 749:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   /* Loop to calculate convolution for output length number of times */
 750:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   for (i = 0u; i <= tot; i++)
 751:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   {
 752:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* Initialize sum with zero to carry on MAC operations */
 753:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     sum = 0;
 754:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 755:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* Loop to perform MAC operations according to convolution equation */
 756:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     for (j = 0u; j <= i; j++)
 757:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     {
 758:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       /* Check the array limitations */
 759:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       if ((((i - j) < srcBLen) && (j < srcALen)))
 760:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       {
 761:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         /* z[i] += x[i-j] * y[j] */
 762:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****         sum += ((q15_t) pIn1[j] * pIn2[-((int32_t) i - j)]);
 763:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       }
 764:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     }
 765:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     /* Store the output in the destination buffer */
 766:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     if (inv == 1)
 767:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       *pDst-- = (q7_t) __SSAT((sum >> 7u), 8u);
 768:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****     else
 769:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****       *pDst++ = (q7_t) __SSAT((sum >> 7u), 8u);
 770:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c ****   }
 771:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 772:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** #endif /*   #if defined (ARM_MATH_DSP) */
 773:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** 
 774:../Dave/Generated/CMSIS_DSP/FilteringFunctions/arm_correlate_q7.c **** }
 1635              	 .loc 1 774 0
 1636 0e8e 07F5CC77 	 add r7,r7,#408
 1637              	.LCFI3:
 1638              	 .cfi_def_cfa_offset 8
 1639 0e92 BD46     	 mov sp,r7
 1640              	.LCFI4:
 1641              	 .cfi_def_cfa_register 13
 1642              	 
 1643 0e94 90BC     	 pop {r4,r7}
 1644              	.LCFI5:
 1645              	 .cfi_restore 7
 1646              	 .cfi_restore 4
 1647              	 .cfi_def_cfa_offset 0
 1648 0e96 7047     	 bx lr
 1649              	 .cfi_endproc
 1650              	.LFE135:
 1652              	 .text
 1653              	.Letext0:
 1654              	 .file 3 "c:\\program files (x86)\\dave\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 1655              	 .file 4 "c:\\program files (x86)\\dave\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 1656              	 .file 5 "C:/Users/VMORAIS/Documents/DAVE_WS/1p_inverter_200V/Dave/Generated/CMSIS_DSP/arm_math.h"
DEFINED SYMBOLS
                            *ABS*:00000000 arm_correlate_q7.c
    {standard input}:20     .text.arm_correlate_q7:00000000 $t
    {standard input}:25     .text.arm_correlate_q7:00000000 arm_correlate_q7
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
