////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.20131013
//  \   \         Application: netgen
//  /   /         Filename: CoreAndRAM_timesim.v
// /___/   /\     Timestamp: Sun Oct 30 18:54:51 2016
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -intstyle ise -s 3 -pcf CoreAndRAM.pcf -sdf_anno true -sdf_path netgen/par -insert_glbl true -insert_pp_buffers true -w -dir netgen/par -ofmt verilog -sim CoreAndRAM.ncd CoreAndRAM_timesim.v 
// Device	: 6slx16csg324-3 (PRODUCTION 1.23 2013-10-13)
// Input file	: CoreAndRAM.ncd
// Output file	: C:\Users\imana\OneDrive\Documents\GitHub\Core\netgen\par\CoreAndRAM_timesim.v
// # of Modules	: 1
// Design Name	: CoreAndRAM
// Xilinx        : C:\Xilinx\14.7\ISE_DS\ISE\
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module CoreAndRAM (
  ExternalClk, DoutB, R1Out, R2Out
);
  input ExternalClk;
  output [15 : 0] DoutB;
  output [15 : 0] R1Out;
  output [15 : 0] R2Out;
  wire \Core/Mmux_RFWriteData14 ;
  wire \Core/RFBout<7>_0 ;
  wire \WriteData<7>_0 ;
  wire \Core/Mmux_RFWriteData141_0 ;
  wire \Core/alu/Sh32 ;
  wire \Core/RFBout<0>_0 ;
  wire \WriteData<0>_0 ;
  wire N67_0;
  wire \Core/PS<1>_inv ;
  wire clk;
  wire \ReadData<10>_0 ;
  wire \Core/PS_FSM_FFd2_11092 ;
  wire \ReadData<11>_0 ;
  wire \Core/RFBout<3>_0 ;
  wire \WriteData<3>_0 ;
  wire \ReadData<3>_0 ;
  wire \ReadData<7>_0 ;
  wire \Core/RF/_n0219_inv ;
  wire \Core/RFWriteEnable ;
  wire \Core/RF/_n0199_inv_0 ;
  wire \Core/RF/_n0179_inv ;
  wire \Core/RF/_n0175_inv_0 ;
  wire \ReadData<5>_0 ;
  wire \Core/Instruction[31]_GND_4_o_equal_21_o ;
  wire \Core/Instruction[31]_GND_4_o_equal_19_o ;
  wire \ReadData<6>_0 ;
  wire \ReadData<9>_0 ;
  wire N2_0;
  wire \Core/Instruction[31]_PWR_4_o_equal_11_o ;
  wire WriteEnable_0;
  wire \ReadData<12>_0 ;
  wire \ReadData<14>_0 ;
  wire \Core/_n0112<3>_0 ;
  wire N38;
  wire \Core/RFBout<4>_0 ;
  wire \WriteData<4>_0 ;
  wire N39;
  wire \ReadData<8>_0 ;
  wire \Core/RF/_n0207_inv ;
  wire \Core/RF/_n0203_inv_0 ;
  wire N18;
  wire \ReadData<1>_0 ;
  wire N28_0;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_ena ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena_0 ;
  wire \ReadData<13>_0 ;
  wire \ReadData<15>_0 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_ena ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_ena_0 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_ena ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_ena_0 ;
  wire N26;
  wire \ReadData<0>_0 ;
  wire \Core/RF/_n0195_inv ;
  wire \Core/RF/_n0191_inv ;
  wire \Core/RFBout<13>_0 ;
  wire \WriteData<13>_0 ;
  wire \Core/Mmux_RFWriteData104_0 ;
  wire \Core/RFBout<11>_0 ;
  wire \WriteData<11>_0 ;
  wire \Core/Mmux_RFWriteData11 ;
  wire \Core/Mmux_RFWriteData81_11159 ;
  wire \Core/RFBout<2>_0 ;
  wire \WriteData<2>_0 ;
  wire \Core/RFBout<1>_0 ;
  wire \WriteData<1>_0 ;
  wire \Core/Mmux_RFWriteData9_0 ;
  wire \ReadData<2>_0 ;
  wire N24_0;
  wire \Core/RF/_n0227_inv ;
  wire \Core/RF/_n0223_inv_0 ;
  wire \Core/RF/_n0187_inv ;
  wire \Core/RF/_n0183_inv_0 ;
  wire \Core/Mmux_RFWriteData15 ;
  wire \Core/alu/Mmux_Output881 ;
  wire \Core/RFBout<14>_0 ;
  wire \WriteData<14>_0 ;
  wire \Core/Mmux_RFWriteData63_0 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_ena ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_ena_0 ;
  wire N14;
  wire N22_0;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_ena ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_ena_0 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_ena ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_ena_0 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_ena ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_ena_0 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_ena ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_ena_0 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_ena ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_ena_0 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_enb ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_enb_0 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_ena ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_ena_0 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_ena ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_ena_0 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_ena ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_ena_0 ;
  wire \Core/RF/_n0215_inv ;
  wire \Core/RF/_n0211_inv_0 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_enb ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_enb_0 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_enb ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_enb_0 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_enb ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_enb_0 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_ena ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_ena_0 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_ena ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_ena_0 ;
  wire \ReadData<4>_0 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_enb ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_enb_0 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_enb ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_enb_0 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_enb ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_enb_0 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_ena ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_ena_0 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_enb ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_enb_0 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_enb ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_enb_0 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_enb ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_enb_0 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_enb ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_enb_0 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_enb ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_enb_0 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_enb ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_enb_0 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_enb ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_enb_0 ;
  wire N20_0;
  wire \Core/RFBout<8>_0 ;
  wire \WriteData<8>_0 ;
  wire N63_0;
  wire \Core/Mmux_RFWriteData142_11238 ;
  wire \Core/RFBout<9>_0 ;
  wire \WriteData<9>_0 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<0> ;
  wire \WriteData<15>_0 ;
  wire \WriteData<12>_0 ;
  wire \WriteData<10>_0 ;
  wire \WriteData<6>_0 ;
  wire \WriteData<5>_0 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_ena_0 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_ena ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_enb_0 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_enb ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_enb_0 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_enb ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<0> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<15> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<14> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<13> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<12> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<11> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<10> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<9> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<8> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<7> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<6> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<5> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<4> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<3> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<2> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<1> ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<0> ;
  wire \Core/alu/n0040<0>_0 ;
  wire \Core/alu/n0040<1>_0 ;
  wire \Core/alu/n0040<2>_0 ;
  wire \Core/alu/Madd_n0040_cy[3] ;
  wire \Core/alu/n0040<3>_0 ;
  wire \Core/alu/n0040<4>_0 ;
  wire \Core/RFBout<5>_0 ;
  wire \Core/alu/n0040<5>_0 ;
  wire \Core/RFBout<6>_0 ;
  wire \Core/alu/n0040<6>_0 ;
  wire \Core/alu/Madd_n0040_cy[7] ;
  wire \Core/alu/n0040<7>_0 ;
  wire \Core/alu/n0040<8>_0 ;
  wire \Core/alu/n0040<9>_0 ;
  wire \Core/RFBout<10>_0 ;
  wire \Core/alu/n0040<10>_0 ;
  wire \Core/alu/Madd_n0040_cy[11] ;
  wire \Core/alu/n0040<11>_0 ;
  wire \Core/RFBout<12>_0 ;
  wire \Core/alu/n0040<12>_0 ;
  wire \Core/alu/n0040<13>_0 ;
  wire \Core/alu/n0040<14>_0 ;
  wire \Core/RFBout<15>_0 ;
  wire \Core/alu/n0040<15>_0 ;
  wire \Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<3>_12311 ;
  wire \Core/alu/Ain[15]_Bin[15]_equal_6_o_0 ;
  wire \Core/alu/Mmux_Output2_split<0>_0 ;
  wire \Core/alu/Mmux_Output2_split<1>_0 ;
  wire \Core/alu/Mmux_Output2_split<2>_0 ;
  wire \Core/alu/Mmux_Output2_rs_cy[3] ;
  wire \Core/alu/Mmux_Output2_split<3>_0 ;
  wire \Core/alu/Mmux_Output2_split<4>_0 ;
  wire \Core/alu/Mmux_Output2_split<5>_0 ;
  wire \Core/alu/Mmux_Output2_split<6>_0 ;
  wire \Core/alu/Mmux_Output2_rs_cy[7] ;
  wire \Core/alu/Mmux_Output2_split<7>_0 ;
  wire \Core/alu/Mmux_Output2_split<8>_0 ;
  wire \Core/alu/Mmux_Output2_split<9>_0 ;
  wire \Core/alu/Mmux_Output2_split<10>_0 ;
  wire \Core/alu/Mmux_Output2_rs_cy[11] ;
  wire \Core/alu/Mmux_Output2_split<11>_0 ;
  wire \Core/alu/Mmux_Output2_split<12>_0 ;
  wire \Core/alu/Mmux_Output2_split<13>_0 ;
  wire \Core/alu/Mmux_Output2_split<14>_0 ;
  wire \Core/alu/Mmux_Output2_split<15>_0 ;
  wire \Core/Eqn_0_mand1_12337 ;
  wire \Core/Eqn_1_mand1_12339 ;
  wire \Core/Maccum_PC_cy[3] ;
  wire \Core/Eqn_2_mand1_12342 ;
  wire \Core/Eqn_3_mand1_12344 ;
  wire \Core/Eqn_4_mand1_12346 ;
  wire \Core/Eqn_5_mand1_12348 ;
  wire \Core/Maccum_PC_cy[7] ;
  wire \Core/Eqn_6_mand1_12351 ;
  wire \Core/Eqn_7_mand1_12353 ;
  wire \Core/Eqn_8_mand1_12355 ;
  wire \Core/Eqn_9_mand1_12357 ;
  wire \Core/Maccum_PC_cy[11] ;
  wire \Core/Eqn_10_mand1_12360 ;
  wire \Core/Eqn_11_mand1_12362 ;
  wire \Core/PC[15]_GND_4_o_add_16_OUT<0>_0 ;
  wire \Core/PC[15]_GND_4_o_add_16_OUT<1>_0 ;
  wire \Core/PC[15]_GND_4_o_add_16_OUT<2>_0 ;
  wire \Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<3>_12369 ;
  wire \Core/PC[15]_GND_4_o_add_16_OUT<3>_0 ;
  wire \Core/PC[15]_GND_4_o_add_16_OUT<4>_0 ;
  wire \Core/PC[15]_GND_4_o_add_16_OUT<5>_0 ;
  wire \Core/PC[15]_GND_4_o_add_16_OUT<6>_0 ;
  wire \Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<7>_12374 ;
  wire \Core/PC[15]_GND_4_o_add_16_OUT<7>_0 ;
  wire \Core/PC[15]_GND_4_o_add_16_OUT<8>_0 ;
  wire \Core/PC[15]_GND_4_o_add_16_OUT<9>_0 ;
  wire \Core/PC[15]_GND_4_o_add_16_OUT<10>_0 ;
  wire \Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<11>_12379 ;
  wire \Core/PC[15]_GND_4_o_add_16_OUT<11>_0 ;
  wire \Core/PC[15]_GND_4_o_add_16_OUT<12>_0 ;
  wire \Core/PC[15]_GND_4_o_add_16_OUT<13>_0 ;
  wire \Core/PC[15]_GND_4_o_add_16_OUT<14>_0 ;
  wire \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<3>_12384 ;
  wire \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<7>_0 ;
  wire DoutB_0_OBUF_0;
  wire DoutB_1_OBUF_0;
  wire DoutB_2_OBUF_0;
  wire DoutB_3_OBUF_0;
  wire DoutB_4_OBUF_0;
  wire DoutB_5_OBUF_0;
  wire DoutB_6_OBUF_0;
  wire DoutB_7_OBUF_0;
  wire DoutB_8_OBUF_0;
  wire DoutB_9_OBUF_0;
  wire DoutB_10_OBUF_0;
  wire DoutB_11_OBUF_0;
  wire DoutB_12_OBUF_0;
  wire DoutB_13_OBUF_0;
  wire DoutB_14_OBUF_0;
  wire DoutB_15_OBUF_0;
  wire InternalClk_0;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_834_12439 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_933_12440 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_833_12441 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_935_12443 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1011_12444 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_934_12445 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_837_12446 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_936_12447 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_836_12448 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_938_12449 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1012_12450 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_937_12451 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_840_12452 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_939_12453 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_839_12454 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_941_12455 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1013_12456 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_940_12457 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_843_12458 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_942_12459 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_842_12460 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_944_12461 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1014_12462 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_943_12463 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_846_12464 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_945_12465 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_845_12466 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_947_12467 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1015_12468 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_946_12469 ;
  wire \Core/Mmux_RFWriteData82_0 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_81_12475 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_9_12476 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_8_12477 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_92_12479 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_10_12480 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_91_12481 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_81_12482 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_9_12483 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_8_12484 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_92_12485 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_10_12486 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_91_12487 ;
  wire \Core/alu/Sh191_12488 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_84_12489 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_93_12490 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_83_12491 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_95_12492 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_101_12493 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_94_12494 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_87_12495 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_96_12496 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_86_12497 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_98_12498 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_102_12499 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_97_12500 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_810_12501 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_99_12502 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_89_12503 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_911_12504 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_103_12505 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_910_12506 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_813_12507 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_912_12508 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_812_12509 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_914_12510 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_104_12511 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_913_12512 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_816_12513 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_915_12514 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_815_12515 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_917_12516 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_105_12517 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_916_12518 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_819_12519 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_918_12520 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_818_12521 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_920_12522 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_106_12523 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_919_12524 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_822_12525 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_921_12526 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_821_12527 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_923_12528 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107_12529 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_922_12530 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_825_12531 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_924_12532 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_824_12533 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_926_12534 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_108_12535 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_925_12536 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_828_12537 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_927_12538 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_827_12539 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_929_12540 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_109_12541 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_928_12542 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_831_12543 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_930_12544 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_830_12545 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_932_12546 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1010_12547 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_931_12548 ;
  wire \Core/Mmux_RFWriteData10_0 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_84_12550 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_93_12551 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_83_12552 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_95_12553 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_101_12554 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_94_12555 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_87_12556 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_96_12557 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_86_12558 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_98_12559 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_102_12560 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_97_12561 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_810_12562 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_99_12563 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_89_12564 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_911_12565 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_103_12566 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_910_12567 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_813_12568 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_912_12569 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_812_12570 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_914_12571 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_104_12572 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_913_12573 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_816_12574 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_915_12575 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_815_12576 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_917_12577 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_105_12578 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_916_12579 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_819_12580 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_918_12581 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_818_12582 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_920_12583 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_106_12584 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_919_12585 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_822_12586 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_921_12587 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_821_12588 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_923_12589 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_107_12590 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_922_12591 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_825_12592 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_924_12593 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_824_12594 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_926_12595 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_108_12596 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_925_12597 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_828_12598 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_927_12599 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_827_12600 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_929_12601 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_109_12602 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_928_12603 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_831_12604 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_930_12605 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_830_12606 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_932_12607 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1010_12608 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_931_12609 ;
  wire \Core/alu/Sh161_0 ;
  wire \Core/alu/Sh171_0 ;
  wire \Core/alu/Sh181_0 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_834_12613 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_933_12614 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_833_12615 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_935_12616 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1011_12617 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_934_12618 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_837_12619 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_936_12620 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_836_12621 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_938_12622 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1012_12623 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_937_12624 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_840_12625 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_939_12626 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_839_12627 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_941_12628 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1013_12629 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_940_12630 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_843_12631 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_942_12632 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_842_12633 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_944_12634 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1014_12635 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_943_12636 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_846_12637 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_945_12638 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_845_12639 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_947_12640 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1015_12641 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_946_12642 ;
  wire \Core/alu/Sh43 ;
  wire \Core/alu/Sh39 ;
  wire \Core/alu/Sh35 ;
  wire \Core/RF/_n0231_inv ;
  wire \Core/Mmux_RFWriteData8 ;
  wire N62;
  wire \Core/alu/Sh10 ;
  wire N64;
  wire \Core/Instruction_29_2_12889 ;
  wire \Core/Instruction_31_2_12890 ;
  wire \Core/Instruction_30_2_12891 ;
  wire \Core/Instruction_28_2_12892 ;
  wire \Core/RF/_n0235_inv_0 ;
  wire N66;
  wire \Core/alu/Mmux_Output8_4_12901 ;
  wire N36;
  wire \Core/PS_FSM_FFd3_12903 ;
  wire \Core/PS_FSM_FFd1_12904 ;
  wire \Core/Mmux_RFWriteData21_12905 ;
  wire \Core/Mmux_RFWriteData22_12906 ;
  wire \Core/Mmux_RFWriteData41_12907 ;
  wire \Core/Mmux_RFWriteData34_12908 ;
  wire \Core/Mmux_RFWriteData33_12909 ;
  wire \Core/alu/Sh441 ;
  wire \Core/Mmux_RFWriteData43_12911 ;
  wire \Core/Mmux_RFWriteData4 ;
  wire \Core/Mmux_RFWriteData7 ;
  wire \Core/Mmux_RFWriteData53_12914 ;
  wire \Core/Mmux_RFWriteData5 ;
  wire \Core/Mmux_RFWriteData71_12916 ;
  wire \Core/Mmux_RFWriteData61_12917 ;
  wire \Core/Mmux_RFWriteData62_12918 ;
  wire \Core/alu/Sh110 ;
  wire \Core/alu/Sh9 ;
  wire \Core/Mmux_RFWriteData94_12921 ;
  wire \Core/alu/Sh34 ;
  wire \Core/ReadData[15]_ReadData[15]_OR_5_o ;
  wire \Core/PS_Address<0>1 ;
  wire \Core/alu/Sh42 ;
  wire \Core/alu/Sh38 ;
  wire \Core/alu/Sh11 ;
  wire \Core/alu/Sh40 ;
  wire \Core/alu/Sh33 ;
  wire \Core/alu/Sh41 ;
  wire \Core/Mmux_RFWriteData144 ;
  wire \Core/alu/Sh36 ;
  wire \Core/alu/Sh37 ;
  wire \Core/Mmux_RFWriteData111 ;
  wire \Core/alu/Sh8 ;
  wire \Core/Mmux_RFWriteData131 ;
  wire \Core/Mmux_RFWriteData152_12937 ;
  wire \Core/Mmux_RFWriteData162_12938 ;
  wire \Core/Instruction_30_1_12939 ;
  wire \Core/Instruction_31_1_12940 ;
  wire \Core/Instruction_28_1_12941 ;
  wire \Core/Instruction_29_1_12942 ;
  wire \Core/Mmux_RFWriteData83_12943 ;
  wire \Core/alu/Sh111 ;
  wire N58;
  wire \Core/alu/Sh410 ;
  wire N47;
  wire N48;
  wire \Core/Mmux_RFWriteData103_12949 ;
  wire \Core/Mmux_RFWriteData102 ;
  wire \Core/alu/Mmux_Output8_3_12951 ;
  wire \Core/Mmux_RFWriteData93 ;
  wire \Core/Mmux_RFWriteData113 ;
  wire \Core/Mmux_RFWriteData91_12954 ;
  wire N44;
  wire \Core/Mmux_RFWriteData133 ;
  wire \Core/Mmux_RFWriteData123 ;
  wire N41;
  wire \Core/Mmux_RFWriteData121 ;
  wire \Core/Mmux_RFWriteData145_12960 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_817_12961 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_75_12962 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_811_12963 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_73_12964 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_88_12965 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_72_12966 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_82_12967 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_12968 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_847_12969 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_715_12970 ;
  wire \Core/alu/Sh14 ;
  wire N34;
  wire \Core/alu/Sh12 ;
  wire \Core/Mmux_RFWriteData153_12974 ;
  wire \Core/Mmux_RFWriteData151_12975 ;
  wire \Core/Mmux_RFWriteData52_12976 ;
  wire \Core/Mmux_RFWriteData54_12977 ;
  wire \Core/Mmux_RFWriteData51_12978 ;
  wire N60;
  wire \Core/Mmux_RFWriteData72_12980 ;
  wire \Core/Mmux_RFWriteData74 ;
  wire N30;
  wire \Core/Mmux_RFWriteData2 ;
  wire \Core/Mmux_RFWriteData23_12984 ;
  wire \Core/Mmux_RFWriteData16 ;
  wire \Core/Mmux_RFWriteData163_12986 ;
  wire \Core/Mmux_RFWriteData161_12987 ;
  wire \Core/alu/Sh13 ;
  wire \Core/Mmux_RFWriteData35_12989 ;
  wire \Core/Mmux_RFWriteData31_12990 ;
  wire \Core/Mmux_RFWriteData3 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_85_12992 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_71_12993 ;
  wire N16;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_814_12995 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_74_12996 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_835_12997 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_711_12998 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_826_12999 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_78_13000 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_826_13001 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_78_13002 ;
  wire \Core/Mmux_RFWriteData64_13003 ;
  wire \Core/Mmux_RFWriteData6 ;
  wire \Core/alu/Sh461 ;
  wire \Core/Mmux_RFWriteData44_13006 ;
  wire \Core/Mmux_RFWriteData42_13007 ;
  wire N4;
  wire N6;
  wire N8;
  wire N10;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_820_13012 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_76_13013 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_823_13014 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_77_13015 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_844_13016 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_714_13017 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_829_13018 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_79_13019 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_838_13020 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_712_13021 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_82_13022 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_13023 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_844_13024 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_714_13025 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_841_13026 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_713_13027 ;
  wire N12;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_832_13029 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_710_13030 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_841_13031 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_713_13032 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_847_13033 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_715_13034 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_835_13035 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_711_13036 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_838_13037 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_712_13038 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_88_13039 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_72_13040 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_823_13041 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77_13042 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_811_13043 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_73_13044 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_85_13045 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_71_13046 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_820_13047 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_76_13048 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_829_13049 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_79_13050 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_832_13051 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_710_13052 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_814_13053 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_74_13054 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_817_13055 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_75_13056 ;
  wire \Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_lut<1>_4855 ;
  wire \Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_lut<2>_4847 ;
  wire \Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_lut<3>_4842 ;
  wire \ProtoComp38.CYINITVCC.1 ;
  wire \Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_lut<0>_4831 ;
  wire \Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_lut<5>_4867 ;
  wire \Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_lut<4>_4859 ;
  wire \Core/alu/Ain[15]_Bin[15]_equal_6_o ;
  wire \ProtoComp35.CYINITGND.0 ;
  wire \ProtoComp40.CYINITGND.0 ;
  wire \ProtoComp43.CYINITGND.0 ;
  wire \Core/PC<10>_rt_5240 ;
  wire \Core/PC[15]_GND_4_o_add_16_OUT<8> ;
  wire \Core/PC<9>_rt_5233 ;
  wire \Core/PC<8>_rt_5232 ;
  wire \Core/PC[15]_GND_4_o_add_16_OUT<9> ;
  wire \Core/PC[15]_GND_4_o_add_16_OUT<10> ;
  wire \Core/PC[15]_GND_4_o_add_16_OUT<11> ;
  wire \Core/PC<11>_rt_5225 ;
  wire \Core/PC[15]_GND_4_o_add_16_OUT<13> ;
  wire \Core/PC<14>_rt_5257 ;
  wire \Core/PC<13>_rt_5254 ;
  wire \Core/PC<12>_rt_5252 ;
  wire \Core/PC[15]_GND_4_o_add_16_OUT<12> ;
  wire \Core/PC[15]_GND_4_o_add_16_OUT<14> ;
  wire \Core/Madd_PC[15]_GND_4_o_add_16_OUT_lut<0> ;
  wire \Core/PC<1>_rt_5194 ;
  wire \Core/PC[15]_GND_4_o_add_16_OUT<2> ;
  wire \ProtoComp46.CYINITGND.0 ;
  wire \Core/PC<2>_rt_5190 ;
  wire \Core/PC[15]_GND_4_o_add_16_OUT<3> ;
  wire \Core/PC[15]_GND_4_o_add_16_OUT<0> ;
  wire \Core/PC<3>_rt_5186 ;
  wire \Core/PC[15]_GND_4_o_add_16_OUT<1> ;
  wire \Core/Eqn_12_mand1_5161 ;
  wire \Core/Eqn_13_mand1_5155 ;
  wire \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lut<1>_5286 ;
  wire \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lutdi1_5284 ;
  wire \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lutdi2_5281 ;
  wire \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lutdi_5278 ;
  wire \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lut<2>_5277 ;
  wire \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lut<0>_5271 ;
  wire \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lut<3>_5267 ;
  wire \ProtoComp49.CYINITVCC.1 ;
  wire \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lutdi3_5265 ;
  wire \Core/PC<6>_rt_5218 ;
  wire \Core/PC[15]_GND_4_o_add_16_OUT<4> ;
  wire \Core/PC<5>_rt_5211 ;
  wire \Core/PC<4>_rt_5210 ;
  wire \Core/PC[15]_GND_4_o_add_16_OUT<5> ;
  wire \Core/PC[15]_GND_4_o_add_16_OUT<6> ;
  wire \Core/PC[15]_GND_4_o_add_16_OUT<7> ;
  wire \Core/PC<7>_rt_5203 ;
  wire \Core/RF/mux_51_5487 ;
  wire \Core/RF/mux_4_f7_5471 ;
  wire \Core/RF/mux_3_f7_5463 ;
  wire \Core/RF/mux_6_5462 ;
  wire \Core/RF/mux_4_5461 ;
  wire \Core/RF/mux_5_5458 ;
  wire \Core/RF/mux23_4_5445 ;
  wire \Core/RF/mux23_5_5444 ;
  wire \Core/RF/mux23_4_f7_5438 ;
  wire \Core/RF/mux23_3_f7_5436 ;
  wire \Core/RF/mux23_51_5428 ;
  wire \Core/RF/mux23_6_5422 ;
  wire \Core/RF/mux7_51_5575 ;
  wire \Core/RF/mux7_4_f7_5559 ;
  wire \Core/RF/mux7_3_f7_5551 ;
  wire \Core/RF/mux7_6_5550 ;
  wire \Core/RF/mux7_4_5549 ;
  wire \Core/RF/mux7_5_5546 ;
  wire \Core/RF/mux16_4_5513 ;
  wire \Core/RF/mux16_5_5512 ;
  wire \Core/RF/mux16_4_f7_5506 ;
  wire \Core/RF/mux16_3_f7_5504 ;
  wire \Core/RF/mux16_51_5496 ;
  wire \Core/RF/mux16_6_5490 ;
  wire \Core/RF/mux9_51_5847 ;
  wire \Core/RF/mux9_4_f7_5831 ;
  wire \Core/RF/mux9_3_f7_5823 ;
  wire \Core/RF/mux9_6_5822 ;
  wire \Core/RF/mux9_4_5821 ;
  wire \Core/RF/mux9_5_5818 ;
  wire \Core/RF/mux24_4_5795 ;
  wire \Core/RF/mux24_5_5794 ;
  wire \Core/RF/mux24_4_f7_5788 ;
  wire \Core/RF/mux24_3_f7_5786 ;
  wire \Core/RF/mux24_51_5778 ;
  wire \Core/RF/mux24_6_5772 ;
  wire \Core/RF/mux25_4_5873 ;
  wire \Core/RF/mux25_5_5872 ;
  wire \Core/RF/mux25_4_f7_5866 ;
  wire \Core/RF/mux25_3_f7_5864 ;
  wire \Core/RF/mux25_51_5856 ;
  wire \Core/RF/mux25_6_5850 ;
  wire InternalClk;
  wire \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lut<5>_5316 ;
  wire \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lutdi5_5313 ;
  wire \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lut<4>_5309 ;
  wire \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lutdi4_5305 ;
  wire \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<7>_5303 ;
  wire \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lutdi7_5298 ;
  wire \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lut<6>_5295 ;
  wire \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lut<7>_5294 ;
  wire \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lutdi6_5292 ;
  wire \Core/RF/mux12_51_6661 ;
  wire \Core/RF/mux12_4_f7_6645 ;
  wire \Core/RF/mux12_3_f7_6637 ;
  wire \Core/RF/mux12_6_6636 ;
  wire \Core/RF/mux12_4_6635 ;
  wire \Core/RF/mux12_5_6632 ;
  wire \Core/RF/mux11_51_6695 ;
  wire \Core/RF/mux11_4_f7_6679 ;
  wire \Core/RF/mux11_3_f7_6671 ;
  wire \Core/RF/mux11_6_6670 ;
  wire \Core/RF/mux11_4_6669 ;
  wire \Core/RF/mux11_5_6666 ;
  wire \Core/RF/mux13_51_6627 ;
  wire \Core/RF/mux13_4_f7_6611 ;
  wire \Core/RF/mux13_3_f7_6603 ;
  wire \Core/RF/mux13_6_6602 ;
  wire \Core/RF/mux13_4_6601 ;
  wire \Core/RF/mux13_5_6598 ;
  wire \Core/RF/mux27_4_6929 ;
  wire \Core/RF/mux27_5_6928 ;
  wire \Core/RF/mux27_4_f7_6922 ;
  wire \Core/RF/mux27_3_f7_6920 ;
  wire \Core/RF/mux27_51_6912 ;
  wire \Core/RF/mux27_6_6906 ;
  wire \Core/RF/mux28_4_6895 ;
  wire \Core/RF/mux28_5_6894 ;
  wire \Core/RF/mux28_4_f7_6888 ;
  wire \Core/RF/mux28_3_f7_6886 ;
  wire \Core/RF/mux28_51_6878 ;
  wire \Core/RF/mux28_6_6872 ;
  wire \Core/RF/_n0191_inv_pack_1 ;
  wire N48_pack_6;
  wire \Core/RF/mux29_4_6861 ;
  wire \Core/RF/mux29_5_6860 ;
  wire \Core/RF/mux29_4_f7_6854 ;
  wire \Core/RF/mux29_3_f7_6852 ;
  wire \Core/RF/mux29_51_6844 ;
  wire \Core/RF/mux29_6_6838 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_ena ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_ena ;
  wire \Core/RF/mux26_4_6382 ;
  wire \Core/RF/mux26_5_6381 ;
  wire \Core/RF/mux26_4_f7_6375 ;
  wire \Core/RF/mux26_3_f7_6373 ;
  wire \Core/RF/mux26_51_6365 ;
  wire \Core/RF/mux26_6_6359 ;
  wire \Core/RF/mux10_51_6424 ;
  wire \Core/RF/mux10_4_f7_6408 ;
  wire \Core/RF/mux10_3_f7_6400 ;
  wire \Core/RF/mux10_6_6399 ;
  wire \Core/RF/mux10_4_6398 ;
  wire \Core/RF/mux10_5_6395 ;
  wire \Core/Mmux_RFWriteData9 ;
  wire \Core/RF/mux8_51_6346 ;
  wire \Core/RF/mux8_4_f7_6330 ;
  wire \Core/RF/mux8_3_f7_6322 ;
  wire \Core/RF/mux8_6_6321 ;
  wire \Core/RF/mux8_4_6320 ;
  wire \Core/RF/mux8_5_6317 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_ena ;
  wire N80;
  wire \Core/Mmux_RFWriteData82_6435 ;
  wire N79;
  wire \Core/Mmux_RFWriteData10 ;
  wire N75;
  wire N76;
  wire N63;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_32_7694 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_42_7675 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_7724 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_7705 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_315_7754 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_415_7735 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_33_7664 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_43_7645 ;
  wire \Core/RF/_n0235_inv ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_35_7634 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_45_7615 ;
  wire \Core/Mmux_RFWriteData104_7968 ;
  wire \Core/RF/mux6_51_8046 ;
  wire \Core/RF/mux6_4_f7_8030 ;
  wire \Core/RF/mux6_3_f7_8022 ;
  wire \Core/RF/mux6_6_8021 ;
  wire \Core/RF/mux6_4_8020 ;
  wire \Core/RF/mux6_5_8017 ;
  wire \Core/RF/_n0211_inv ;
  wire \Core/RF/mux19_4_8108 ;
  wire \Core/RF/mux19_5_8107 ;
  wire \Core/RF/mux19_4_f7_8101 ;
  wire \Core/RF/mux19_3_f7_8099 ;
  wire \Core/RF/mux19_51_8091 ;
  wire \Core/RF/mux19_6_8085 ;
  wire N30_pack_4;
  wire \Core/Instruction<26>_pack_4 ;
  wire \Core/Instruction<22>_pack_2 ;
  wire \Core/RF/_n0175_inv ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_ena ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_ena ;
  wire \Core/RF/mux20_4_8142 ;
  wire \Core/RF/mux20_5_8141 ;
  wire \Core/RF/mux20_4_f7_8135 ;
  wire \Core/RF/mux20_3_f7_8133 ;
  wire \Core/RF/mux20_51_8125 ;
  wire \Core/RF/mux20_6_8119 ;
  wire N28;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_enb ;
  wire N2;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_enb ;
  wire \Core/Mmux_RFWriteData161_pack_10 ;
  wire N67;
  wire \Core/Mmux_RFWriteData11_pack_9 ;
  wire \Core/Mmux_RFWriteData63_8374 ;
  wire \Core/_n0112<2>_pack_9 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_311_8750 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_411_8731 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_ena ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_ena ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_enb ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_31_8675 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_41_8656 ;
  wire N24;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_38_8780 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_48_8761 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_38_8810 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_48_8791 ;
  wire DoutB_2_OBUF_8789;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_34_8720 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_44_8701 ;
  wire \Core/RF/mux3_51_9118 ;
  wire \Core/RF/mux3_4_f7_9102 ;
  wire \Core/RF/mux3_3_f7_9094 ;
  wire \Core/RF/mux3_6_9093 ;
  wire \Core/RF/mux3_4_9092 ;
  wire \Core/RF/mux3_5_9089 ;
  wire \Core/RF/mux30_4_8872 ;
  wire \Core/RF/mux30_5_8871 ;
  wire \Core/RF/mux30_4_f7_8865 ;
  wire \Core/RF/mux30_3_f7_8863 ;
  wire \Core/RF/mux30_51_8855 ;
  wire \Core/RF/mux30_6_8849 ;
  wire \Core/RF/mux5_51_9084 ;
  wire \Core/RF/mux5_4_f7_9068 ;
  wire \Core/RF/mux5_3_f7_9060 ;
  wire \Core/RF/mux5_6_9059 ;
  wire \Core/RF/mux5_4_9058 ;
  wire \Core/RF/mux5_5_9055 ;
  wire \Core/RF/mux2_51_8914 ;
  wire \Core/RF/mux2_4_f7_8898 ;
  wire \Core/RF/mux2_3_f7_8890 ;
  wire \Core/RF/mux2_6_8889 ;
  wire \Core/RF/mux2_4_8888 ;
  wire \Core/RF/mux2_5_8885 ;
  wire \Core/RF/mux18_4_8940 ;
  wire \Core/RF/mux18_5_8939 ;
  wire \Core/RF/mux18_4_f7_8933 ;
  wire \Core/RF/mux18_3_f7_8931 ;
  wire \Core/RF/mux18_51_8923 ;
  wire \Core/RF/mux18_6_8917 ;
  wire \Core/RF/mux22_4_9042 ;
  wire \Core/RF/mux22_5_9041 ;
  wire \Core/RF/mux22_4_f7_9035 ;
  wire \Core/RF/mux22_3_f7_9033 ;
  wire \Core/RF/mux22_51_9025 ;
  wire \Core/RF/mux22_6_9019 ;
  wire \Core/RF/mux21_4_9008 ;
  wire \Core/RF/mux21_5_9007 ;
  wire \Core/RF/mux21_4_f7_9001 ;
  wire \Core/RF/mux21_3_f7_8999 ;
  wire \Core/RF/mux21_51_8991 ;
  wire \Core/RF/mux21_6_8985 ;
  wire \Core/alu/Sh161 ;
  wire N71;
  wire N72;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_ena ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_enb ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_enb ;
  wire N39_pack_6;
  wire N74;
  wire N73;
  wire \Core/alu/Sh171 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_ena ;
  wire \Core/Mmux_RFWriteData141_7326 ;
  wire N69;
  wire \Core/alu/Sh191_pack_4 ;
  wire \Core/RFWriteData<9>_rt_7379 ;
  wire N70;
  wire WriteEnable;
  wire N77;
  wire N78;
  wire \Core/alu/Sh181 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_enb ;
  wire \Core/Instruction<19>_pack_9 ;
  wire \Core/Instruction<16>_pack_4 ;
  wire \Core/Instruction<20>_pack_7 ;
  wire \Core/RF/_n0183_inv ;
  wire \Core/RF/_n0203_inv ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_enb ;
  wire \Core/RF/_n0223_inv ;
  wire \Core/RF/_n0199_inv ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_enb ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_enb ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_ena ;
  wire \Core/RF/mux31_4_9669 ;
  wire \Core/RF/mux31_5_9668 ;
  wire \Core/RF/mux31_4_f7_9662 ;
  wire \Core/RF/mux31_3_f7_9660 ;
  wire \Core/RF/mux31_51_9652 ;
  wire \Core/RF/mux31_6_9646 ;
  wire N22;
  wire N20;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_310_9966 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_410_9947 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_313_9996 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_413_9977 ;
  wire DoutB_7_OBUF_9975;
  wire \Core/RF/mux1_51_10066 ;
  wire \Core/RF/mux1_4_f7_10050 ;
  wire \Core/RF/mux1_3_f7_10042 ;
  wire \Core/RF/mux1_6_10041 ;
  wire \Core/RF/mux1_4_10040 ;
  wire \Core/RF/mux1_5_10037 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_313_9921 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_413_9902 ;
  wire \Core/RF/mux15_51_10100 ;
  wire \Core/RF/mux15_4_f7_10084 ;
  wire \Core/RF/mux15_3_f7_10076 ;
  wire \Core/RF/mux15_6_10075 ;
  wire \Core/RF/mux15_4_10074 ;
  wire \Core/RF/mux15_5_10071 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_315_10026 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_415_10007 ;
  wire DoutB_9_OBUF_10005;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_32_10294 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_42_10275 ;
  wire DoutB_11_OBUF_10273;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_ena ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_312_10264 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_412_10245 ;
  wire DoutB_6_OBUF_10243;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_311_10234 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_411_10215 ;
  wire DoutB_5_OBUF_10213;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_enb ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_36_10466 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_46_10447 ;
  wire DoutB_15_OBUF_10445;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_31_10436 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_41_10417 ;
  wire DoutB_10_OBUF_10415;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_37_10376 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47_10357 ;
  wire DoutB_1_OBUF_10355;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_33_10406 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43_10387 ;
  wire DoutB_12_OBUF_10385;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_35_10748 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_45_10729 ;
  wire DoutB_14_OBUF_10727;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_34_10718 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_44_10699 ;
  wire DoutB_13_OBUF_10697;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_enb ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_enb ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_39_10658 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_49_10639 ;
  wire DoutB_3_OBUF_10637;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_310_10688 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_410_10669 ;
  wire DoutB_4_OBUF_10667;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_ena ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_ena ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_enb ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_enb ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_ena ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_enb ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_enb ;
  wire N10_pack_4;
  wire N6_pack_4;
  wire \Core/RF/mux4_51_9152 ;
  wire \Core/RF/mux4_4_f7_9136 ;
  wire \Core/RF/mux4_3_f7_9128 ;
  wire \Core/RF/mux4_6_9127 ;
  wire \Core/RF/mux4_4_9126 ;
  wire \Core/RF/mux4_5_9123 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_ena ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_9529 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_9510 ;
  wire DoutB_0_OBUF_9508;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_37_9409 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_47_9390 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_39_9469 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_49_9450 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_312_9499 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_412_9480 ;
  wire \Core/RF/mux14_51_9599 ;
  wire \Core/RF/mux14_4_f7_9583 ;
  wire \Core/RF/mux14_3_f7_9575 ;
  wire \Core/RF/mux14_6_9574 ;
  wire \Core/RF/mux14_4_9573 ;
  wire \Core/RF/mux14_5_9570 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_314_9439 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_414_9420 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_314_9559 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_414_9540 ;
  wire DoutB_8_OBUF_9538;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_36_9379 ;
  wire \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_46_9360 ;
  wire \Core/RF/mux17_4_9635 ;
  wire \Core/RF/mux17_5_9634 ;
  wire \Core/RF/mux17_4_f7_9628 ;
  wire \Core/RF/mux17_3_f7_9626 ;
  wire \Core/RF/mux17_51_9618 ;
  wire \Core/RF/mux17_6_9612 ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> ;
  wire \NlwBufferSignal_Core/alu/Madd_n0040_cy<7>/DI<0> ;
  wire \NlwBufferSignal_Core/alu/Madd_n0040_cy<7>/DI<1> ;
  wire \NlwBufferSignal_Core/alu/Madd_n0040_cy<7>/DI<2> ;
  wire \NlwBufferSignal_Core/alu/Madd_n0040_cy<7>/DI<3> ;
  wire \NlwBufferSignal_Core/alu/Madd_n0040_xor<15>/DI<0> ;
  wire \NlwBufferSignal_Core/alu/Madd_n0040_xor<15>/DI<1> ;
  wire \NlwBufferSignal_Core/alu/Madd_n0040_xor<15>/DI<2> ;
  wire \NlwBufferSignal_Core/alu/Madd_n0040_cy<11>/DI<0> ;
  wire \NlwBufferSignal_Core/alu/Madd_n0040_cy<11>/DI<1> ;
  wire \NlwBufferSignal_Core/alu/Madd_n0040_cy<11>/DI<2> ;
  wire \NlwBufferSignal_Core/alu/Madd_n0040_cy<11>/DI<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> ;
  wire \NlwBufferSignal_Core/alu/Madd_n0040_cy<3>/DI<0> ;
  wire \NlwBufferSignal_Core/alu/Madd_n0040_cy<3>/DI<1> ;
  wire \NlwBufferSignal_Core/alu/Madd_n0040_cy<3>/DI<2> ;
  wire \NlwBufferSignal_Core/alu/Madd_n0040_cy<3>/DI<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> ;
  wire \NlwBufferSignal_Core/PC_11/CLK ;
  wire \NlwBufferSignal_Core/PC_10/CLK ;
  wire \NlwBufferSignal_Core/Maccum_PC_cy<11>/DI<0> ;
  wire \NlwBufferSignal_Core/Maccum_PC_cy<11>/DI<1> ;
  wire \NlwBufferSignal_Core/Maccum_PC_cy<11>/DI<2> ;
  wire \NlwBufferSignal_Core/Maccum_PC_cy<11>/DI<3> ;
  wire \NlwBufferSignal_Core/PC_9/CLK ;
  wire \NlwBufferSignal_Core/PC_8/CLK ;
  wire \NlwBufferSignal_Core/PC_7/CLK ;
  wire \NlwBufferSignal_Core/PC_6/CLK ;
  wire \NlwBufferSignal_Core/Maccum_PC_cy<7>/DI<0> ;
  wire \NlwBufferSignal_Core/Maccum_PC_cy<7>/DI<1> ;
  wire \NlwBufferSignal_Core/Maccum_PC_cy<7>/DI<2> ;
  wire \NlwBufferSignal_Core/Maccum_PC_cy<7>/DI<3> ;
  wire \NlwBufferSignal_Core/PC_5/CLK ;
  wire \NlwBufferSignal_Core/PC_4/CLK ;
  wire \NlwBufferSignal_Core/alu/Mmux_Output2_rs_cy<3>/DI<0> ;
  wire \NlwBufferSignal_Core/alu/Mmux_Output2_rs_cy<3>/DI<1> ;
  wire \NlwBufferSignal_Core/alu/Mmux_Output2_rs_cy<3>/DI<2> ;
  wire \NlwBufferSignal_Core/alu/Mmux_Output2_rs_cy<3>/DI<3> ;
  wire \NlwBufferSignal_Core/PC_3/CLK ;
  wire \NlwBufferSignal_Core/PC_2/CLK ;
  wire \NlwBufferSignal_Core/Maccum_PC_cy<3>/DI<0> ;
  wire \NlwBufferSignal_Core/Maccum_PC_cy<3>/DI<1> ;
  wire \NlwBufferSignal_Core/Maccum_PC_cy<3>/DI<2> ;
  wire \NlwBufferSignal_Core/Maccum_PC_cy<3>/DI<3> ;
  wire \NlwBufferSignal_Core/PC_1/CLK ;
  wire \NlwBufferSignal_Core/PC_0/CLK ;
  wire \NlwBufferSignal_Core/PC_14/CLK ;
  wire \NlwBufferSignal_Core/PC_13/CLK ;
  wire \NlwBufferSignal_Core/PC_12/CLK ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> ;
  wire \NlwBufferSignal_Core/RF/R7_3/CLK ;
  wire \NlwBufferSignal_Core/RF/R7_3/IN ;
  wire \NlwBufferSignal_Core/RF/R7_2/CLK ;
  wire \NlwBufferSignal_Core/RF/R7_2/IN ;
  wire \NlwBufferSignal_Core/RF/R7_1/CLK ;
  wire \NlwBufferSignal_Core/RF/R7_1/IN ;
  wire \NlwBufferSignal_Core/RF/R7_0/CLK ;
  wire \NlwBufferSignal_Core/RF/R7_0/IN ;
  wire \NlwBufferSignal_Core/RF/R6_3/CLK ;
  wire \NlwBufferSignal_Core/RF/R6_3/IN ;
  wire \NlwBufferSignal_Core/RF/R6_2/CLK ;
  wire \NlwBufferSignal_Core/RF/R6_2/IN ;
  wire \NlwBufferSignal_Core/RF/R6_1/CLK ;
  wire \NlwBufferSignal_Core/RF/R6_1/IN ;
  wire \NlwBufferSignal_Core/RF/R6_0/CLK ;
  wire \NlwBufferSignal_Core/RF/R6_0/IN ;
  wire \NlwBufferSignal_Core/RF/R13_3/CLK ;
  wire \NlwBufferSignal_Core/RF/R13_3/IN ;
  wire \NlwBufferSignal_Core/RF/R13_2/CLK ;
  wire \NlwBufferSignal_Core/RF/R13_2/IN ;
  wire \NlwBufferSignal_Core/RF/R13_1/CLK ;
  wire \NlwBufferSignal_Core/RF/R13_1/IN ;
  wire \NlwBufferSignal_Core/RF/R13_0/CLK ;
  wire \NlwBufferSignal_Core/RF/R13_0/IN ;
  wire \NlwBufferSignal_Core/RF/R11_3/CLK ;
  wire \NlwBufferSignal_Core/RF/R11_3/IN ;
  wire \NlwBufferSignal_Core/RF/R11_2/CLK ;
  wire \NlwBufferSignal_Core/RF/R11_2/IN ;
  wire \NlwBufferSignal_Core/RF/R11_1/CLK ;
  wire \NlwBufferSignal_Core/RF/R11_1/IN ;
  wire \NlwBufferSignal_Core/RF/R11_0/CLK ;
  wire \NlwBufferSignal_Core/RF/R11_0/IN ;
  wire \NlwBufferSignal_Core/RF/R12_3/CLK ;
  wire \NlwBufferSignal_Core/RF/R12_3/IN ;
  wire \NlwBufferSignal_Core/RF/R12_2/CLK ;
  wire \NlwBufferSignal_Core/RF/R12_2/IN ;
  wire \NlwBufferSignal_Core/RF/R12_1/CLK ;
  wire \NlwBufferSignal_Core/RF/R12_1/IN ;
  wire \NlwBufferSignal_Core/RF/R12_0/CLK ;
  wire \NlwBufferSignal_Core/RF/R12_0/IN ;
  wire \NlwBufferSignal_Core/RF/R9_3/CLK ;
  wire \NlwBufferSignal_Core/RF/R9_3/IN ;
  wire \NlwBufferSignal_Core/RF/R9_2/CLK ;
  wire \NlwBufferSignal_Core/RF/R9_2/IN ;
  wire \NlwBufferSignal_Core/RF/R9_1/CLK ;
  wire \NlwBufferSignal_Core/RF/R9_1/IN ;
  wire \NlwBufferSignal_Core/RF/R9_0/CLK ;
  wire \NlwBufferSignal_Core/RF/R9_0/IN ;
  wire \NlwBufferSignal_Core/RF/R8_7/CLK ;
  wire \NlwBufferSignal_Core/RF/R8_7/IN ;
  wire \NlwBufferSignal_Core/RF/R8_6/CLK ;
  wire \NlwBufferSignal_Core/RF/R8_6/IN ;
  wire \NlwBufferSignal_Core/RF/R8_5/CLK ;
  wire \NlwBufferSignal_Core/RF/R8_5/IN ;
  wire \NlwBufferSignal_Core/RF/R8_4/CLK ;
  wire \NlwBufferSignal_Core/RF/R8_4/IN ;
  wire \NlwBufferSignal_Core/RF/R5_3/CLK ;
  wire \NlwBufferSignal_Core/RF/R5_3/IN ;
  wire \NlwBufferSignal_Core/RF/R5_2/CLK ;
  wire \NlwBufferSignal_Core/RF/R5_2/IN ;
  wire \NlwBufferSignal_Core/RF/R5_1/CLK ;
  wire \NlwBufferSignal_Core/RF/R5_1/IN ;
  wire \NlwBufferSignal_Core/RF/R5_0/CLK ;
  wire \NlwBufferSignal_Core/RF/R5_0/IN ;
  wire \NlwBufferSignal_DoutB_5_OBUF/I ;
  wire \NlwBufferSignal_DoutB_8_OBUF/I ;
  wire \NlwBufferSignal_DoutB_7_OBUF/I ;
  wire \NlwBufferSignal_DoutB_9_OBUF/I ;
  wire \NlwBufferSignal_DoutB_11_OBUF/I ;
  wire \NlwBufferSignal_DoutB_12_OBUF/I ;
  wire \NlwBufferSignal_DoutB_13_OBUF/I ;
  wire \NlwBufferSignal_DoutB_14_OBUF/I ;
  wire \NlwBufferSignal_DoutB_10_OBUF/I ;
  wire \NlwBufferSignal_DoutB_6_OBUF/I ;
  wire \NlwBufferSignal_DoutB_15_OBUF/I ;
  wire \NlwBufferSignal_DoutB_4_OBUF/I ;
  wire \NlwBufferSignal_DoutB_0_OBUF/I ;
  wire \NlwBufferSignal_DoutB_2_OBUF/I ;
  wire \NlwBufferSignal_DoutB_3_OBUF/I ;
  wire \NlwBufferSignal_DoutB_1_OBUF/I ;
  wire \NlwBufferSignal_R2Out_11_OBUF/I ;
  wire \NlwBufferSignal_R1Out_0_OBUF/I ;
  wire \NlwBufferSignal_R1Out_7_OBUF/I ;
  wire \NlwBufferSignal_R1Out_10_OBUF/I ;
  wire \NlwBufferSignal_R2Out_10_OBUF/I ;
  wire \NlwBufferSignal_R1Out_6_OBUF/I ;
  wire \NlwBufferSignal_R1Out_5_OBUF/I ;
  wire \NlwBufferSignal_R2Out_12_OBUF/I ;
  wire \NlwBufferSignal_R1Out_4_OBUF/I ;
  wire \NlwBufferSignal_R1Out_8_OBUF/I ;
  wire \NlwBufferSignal_R1Out_12_OBUF/I ;
  wire \NlwBufferSignal_R1Out_15_OBUF/I ;
  wire \NlwBufferSignal_R1Out_14_OBUF/I ;
  wire \NlwBufferSignal_R1Out_1_OBUF/I ;
  wire \NlwBufferSignal_R1Out_2_OBUF/I ;
  wire \NlwBufferSignal_R2Out_15_OBUF/I ;
  wire \NlwBufferSignal_R2Out_14_OBUF/I ;
  wire \NlwBufferSignal_R1Out_3_OBUF/I ;
  wire \NlwBufferSignal_R1Out_11_OBUF/I ;
  wire \NlwBufferSignal_R1Out_13_OBUF/I ;
  wire \NlwBufferSignal_R2Out_13_OBUF/I ;
  wire \NlwBufferSignal_R1Out_9_OBUF/I ;
  wire \NlwBufferSignal_R2Out_2_OBUF/I ;
  wire \NlwBufferSignal_R2Out_3_OBUF/I ;
  wire \NlwBufferSignal_R2Out_5_OBUF/I ;
  wire \NlwBufferSignal_R2Out_7_OBUF/I ;
  wire \NlwBufferSignal_R2Out_1_OBUF/I ;
  wire \NlwBufferSignal_R2Out_9_OBUF/I ;
  wire \NlwBufferSignal_R2Out_0_OBUF/I ;
  wire \NlwBufferSignal_R2Out_6_OBUF/I ;
  wire \NlwBufferSignal_R2Out_8_OBUF/I ;
  wire \NlwBufferSignal_R2Out_4_OBUF/I ;
  wire \NlwBufferSignal_a/IN ;
  wire \NlwBufferSignal_Core/RF/R3_7/CLK ;
  wire \NlwBufferSignal_Core/RF/R3_7/IN ;
  wire \NlwBufferSignal_Core/RF/R3_6/CLK ;
  wire \NlwBufferSignal_Core/RF/R3_6/IN ;
  wire \NlwBufferSignal_Core/RF/R3_5/CLK ;
  wire \NlwBufferSignal_Core/RF/R3_5/IN ;
  wire \NlwBufferSignal_Core/RF/R3_4/CLK ;
  wire \NlwBufferSignal_Core/RF/R3_4/IN ;
  wire \NlwBufferSignal_Core/RF/R5_7/CLK ;
  wire \NlwBufferSignal_Core/RF/R5_7/IN ;
  wire \NlwBufferSignal_Core/RF/R5_6/CLK ;
  wire \NlwBufferSignal_Core/RF/R5_6/IN ;
  wire \NlwBufferSignal_Core/RF/R5_5/CLK ;
  wire \NlwBufferSignal_Core/RF/R5_5/IN ;
  wire \NlwBufferSignal_Core/RF/R5_4/CLK ;
  wire \NlwBufferSignal_Core/RF/R5_4/IN ;
  wire \NlwBufferSignal_Core/RF/R12_7/CLK ;
  wire \NlwBufferSignal_Core/RF/R12_7/IN ;
  wire \NlwBufferSignal_Core/RF/R12_6/CLK ;
  wire \NlwBufferSignal_Core/RF/R12_6/IN ;
  wire \NlwBufferSignal_Core/RF/R12_5/CLK ;
  wire \NlwBufferSignal_Core/RF/R12_5/IN ;
  wire \NlwBufferSignal_Core/RF/R12_4/CLK ;
  wire \NlwBufferSignal_Core/RF/R12_4/IN ;
  wire \NlwBufferSignal_Core/RF/R4_3/CLK ;
  wire \NlwBufferSignal_Core/RF/R4_3/IN ;
  wire \NlwBufferSignal_Core/RF/R4_2/CLK ;
  wire \NlwBufferSignal_Core/RF/R4_2/IN ;
  wire \NlwBufferSignal_Core/RF/R4_1/CLK ;
  wire \NlwBufferSignal_Core/RF/R4_1/IN ;
  wire \NlwBufferSignal_Core/RF/R4_0/CLK ;
  wire \NlwBufferSignal_Core/RF/R4_0/IN ;
  wire \NlwBufferSignal_Core/RF/R4_7/CLK ;
  wire \NlwBufferSignal_Core/RF/R4_7/IN ;
  wire \NlwBufferSignal_Core/RF/R4_6/CLK ;
  wire \NlwBufferSignal_Core/RF/R4_6/IN ;
  wire \NlwBufferSignal_Core/RF/R4_5/CLK ;
  wire \NlwBufferSignal_Core/RF/R4_5/IN ;
  wire \NlwBufferSignal_Core/RF/R4_4/CLK ;
  wire \NlwBufferSignal_Core/RF/R4_4/IN ;
  wire \NlwBufferSignal_Core/RF/R10_3/CLK ;
  wire \NlwBufferSignal_Core/RF/R10_3/IN ;
  wire \NlwBufferSignal_Core/RF/R10_2/CLK ;
  wire \NlwBufferSignal_Core/RF/R10_2/IN ;
  wire \NlwBufferSignal_Core/RF/R10_1/CLK ;
  wire \NlwBufferSignal_Core/RF/R10_1/IN ;
  wire \NlwBufferSignal_Core/RF/R10_0/CLK ;
  wire \NlwBufferSignal_Core/RF/R10_0/IN ;
  wire \NlwBufferSignal_Core/RF/R6_7/CLK ;
  wire \NlwBufferSignal_Core/RF/R6_7/IN ;
  wire \NlwBufferSignal_Core/RF/R6_6/CLK ;
  wire \NlwBufferSignal_Core/RF/R6_6/IN ;
  wire \NlwBufferSignal_Core/RF/R6_5/CLK ;
  wire \NlwBufferSignal_Core/RF/R6_5/IN ;
  wire \NlwBufferSignal_Core/RF/R6_4/CLK ;
  wire \NlwBufferSignal_Core/RF/R6_4/IN ;
  wire \NlwBufferSignal_Core/RF/R14_7/CLK ;
  wire \NlwBufferSignal_Core/RF/R14_7/IN ;
  wire \NlwBufferSignal_Core/RF/R14_6/CLK ;
  wire \NlwBufferSignal_Core/RF/R14_6/IN ;
  wire \NlwBufferSignal_Core/RF/R14_5/CLK ;
  wire \NlwBufferSignal_Core/RF/R14_5/IN ;
  wire \NlwBufferSignal_Core/RF/R14_4/CLK ;
  wire \NlwBufferSignal_Core/RF/R14_4/IN ;
  wire \NlwBufferSignal_Core/RF/R7_7/CLK ;
  wire \NlwBufferSignal_Core/RF/R7_7/IN ;
  wire \NlwBufferSignal_Core/RF/R7_6/CLK ;
  wire \NlwBufferSignal_Core/RF/R7_6/IN ;
  wire \NlwBufferSignal_Core/RF/R7_5/CLK ;
  wire \NlwBufferSignal_Core/RF/R7_5/IN ;
  wire \NlwBufferSignal_Core/RF/R7_4/CLK ;
  wire \NlwBufferSignal_Core/RF/R7_4/IN ;
  wire \NlwBufferSignal_Core/RF/R10_7/CLK ;
  wire \NlwBufferSignal_Core/RF/R10_7/IN ;
  wire \NlwBufferSignal_Core/RF/R10_6/CLK ;
  wire \NlwBufferSignal_Core/RF/R10_6/IN ;
  wire \NlwBufferSignal_Core/RF/R10_5/CLK ;
  wire \NlwBufferSignal_Core/RF/R10_5/IN ;
  wire \NlwBufferSignal_Core/RF/R10_4/CLK ;
  wire \NlwBufferSignal_Core/RF/R10_4/IN ;
  wire \NlwBufferSignal_Core/RF/R2_3/CLK ;
  wire \NlwBufferSignal_Core/RF/R2_2/CLK ;
  wire \NlwBufferSignal_Core/RF/R2_2/IN ;
  wire \NlwBufferSignal_Core/RF/R2_1/CLK ;
  wire \NlwBufferSignal_Core/RF/R2_1/IN ;
  wire \NlwBufferSignal_Core/RF/R2_0/CLK ;
  wire \NlwBufferSignal_Core/RF/R2_0/IN ;
  wire \NlwBufferSignal_Core/RF/R11_7/CLK ;
  wire \NlwBufferSignal_Core/RF/R11_7/IN ;
  wire \NlwBufferSignal_Core/RF/R11_6/CLK ;
  wire \NlwBufferSignal_Core/RF/R11_6/IN ;
  wire \NlwBufferSignal_Core/RF/R11_5/CLK ;
  wire \NlwBufferSignal_Core/RF/R11_5/IN ;
  wire \NlwBufferSignal_Core/RF/R11_4/CLK ;
  wire \NlwBufferSignal_Core/RF/R11_4/IN ;
  wire \NlwBufferSignal_Core/RF/R1_3/CLK ;
  wire \NlwBufferSignal_Core/RF/R1_3/IN ;
  wire \NlwBufferSignal_Core/RF/R1_2/CLK ;
  wire \NlwBufferSignal_Core/RF/R1_2/IN ;
  wire \NlwBufferSignal_Core/RF/R1_1/CLK ;
  wire \NlwBufferSignal_Core/RF/R1_0/CLK ;
  wire \NlwBufferSignal_Core/RF/R1_0/IN ;
  wire \NlwBufferSignal_Core/RF/R15_3/CLK ;
  wire \NlwBufferSignal_Core/RF/R15_3/IN ;
  wire \NlwBufferSignal_Core/RF/R15_2/CLK ;
  wire \NlwBufferSignal_Core/RF/R15_2/IN ;
  wire \NlwBufferSignal_Core/RF/R15_1/CLK ;
  wire \NlwBufferSignal_Core/RF/R15_1/IN ;
  wire \NlwBufferSignal_Core/RF/R15_0/CLK ;
  wire \NlwBufferSignal_Core/RF/R15_0/IN ;
  wire \NlwBufferSignal_Core/RF/R0_3/CLK ;
  wire \NlwBufferSignal_Core/RF/R0_3/IN ;
  wire \NlwBufferSignal_Core/RF/R0_2/CLK ;
  wire \NlwBufferSignal_Core/RF/R0_2/IN ;
  wire \NlwBufferSignal_Core/RF/R0_1/CLK ;
  wire \NlwBufferSignal_Core/RF/R0_1/IN ;
  wire \NlwBufferSignal_Core/RF/R0_0/CLK ;
  wire \NlwBufferSignal_Core/RF/R0_0/IN ;
  wire \NlwBufferSignal_Core/RF/R3_3/CLK ;
  wire \NlwBufferSignal_Core/RF/R3_3/IN ;
  wire \NlwBufferSignal_Core/RF/R3_2/CLK ;
  wire \NlwBufferSignal_Core/RF/R3_2/IN ;
  wire \NlwBufferSignal_Core/RF/R3_1/CLK ;
  wire \NlwBufferSignal_Core/RF/R3_1/IN ;
  wire \NlwBufferSignal_Core/RF/R3_0/CLK ;
  wire \NlwBufferSignal_Core/RF/R3_0/IN ;
  wire \NlwBufferSignal_Core/RF/R8_3/CLK ;
  wire \NlwBufferSignal_Core/RF/R8_3/IN ;
  wire \NlwBufferSignal_Core/RF/R8_2/CLK ;
  wire \NlwBufferSignal_Core/RF/R8_2/IN ;
  wire \NlwBufferSignal_Core/RF/R8_1/CLK ;
  wire \NlwBufferSignal_Core/RF/R8_1/IN ;
  wire \NlwBufferSignal_Core/RF/R8_0/CLK ;
  wire \NlwBufferSignal_Core/RF/R8_0/IN ;
  wire \NlwBufferSignal_Core/RF/R1_6/CLK ;
  wire \NlwBufferSignal_Core/RF/R1_6/IN ;
  wire \NlwBufferSignal_Core/RF/R1_5/CLK ;
  wire \NlwBufferSignal_Core/RF/R1_5/IN ;
  wire \NlwBufferSignal_Core/RF/R1_4/CLK ;
  wire \NlwBufferSignal_Core/RF/R1_4/IN ;
  wire \NlwBufferSignal_Core/RF/R14_11/CLK ;
  wire \NlwBufferSignal_Core/RF/R14_11/IN ;
  wire \NlwBufferSignal_Core/RF/R14_10/CLK ;
  wire \NlwBufferSignal_Core/RF/R14_10/IN ;
  wire \NlwBufferSignal_Core/RF/R14_9/CLK ;
  wire \NlwBufferSignal_Core/RF/R14_9/IN ;
  wire \NlwBufferSignal_Core/RF/R14_8/CLK ;
  wire \NlwBufferSignal_Core/Instruction_30_2/CLK ;
  wire \NlwBufferSignal_Core/Instruction_30_2/IN ;
  wire \NlwBufferSignal_Core/Instruction_30_1/CLK ;
  wire \NlwBufferSignal_Core/Instruction_29_2/CLK ;
  wire \NlwBufferSignal_Core/Instruction_29_2/IN ;
  wire \NlwBufferSignal_Core/Instruction_29_1/CLK ;
  wire \NlwBufferSignal_Core/Instruction_29_1/IN ;
  wire \NlwBufferSignal_Core/RF/R14_15/CLK ;
  wire \NlwBufferSignal_Core/RF/R14_15/IN ;
  wire \NlwBufferSignal_Core/RF/R14_14/CLK ;
  wire \NlwBufferSignal_Core/RF/R14_14/IN ;
  wire \NlwBufferSignal_Core/RF/R14_13/CLK ;
  wire \NlwBufferSignal_Core/RF/R14_12/CLK ;
  wire \NlwBufferSignal_Core/RF/R14_12/IN ;
  wire \NlwBufferSignal_Core/RF/R2_11/CLK ;
  wire \NlwBufferSignal_Core/RF/R2_11/IN ;
  wire \NlwBufferSignal_Core/RF/R2_10/CLK ;
  wire \NlwBufferSignal_Core/RF/R2_10/IN ;
  wire \NlwBufferSignal_Core/RF/R2_9/CLK ;
  wire \NlwBufferSignal_Core/RF/R2_9/IN ;
  wire \NlwBufferSignal_Core/RF/R2_8/CLK ;
  wire \NlwBufferSignal_Core/RF/R2_8/IN ;
  wire \NlwBufferSignal_Core/RF/R10_15/CLK ;
  wire \NlwBufferSignal_Core/RF/R10_15/IN ;
  wire \NlwBufferSignal_Core/RF/R10_14/CLK ;
  wire \NlwBufferSignal_Core/RF/R10_14/IN ;
  wire \NlwBufferSignal_Core/RF/R10_13/CLK ;
  wire \NlwBufferSignal_Core/RF/R10_13/IN ;
  wire \NlwBufferSignal_Core/RF/R10_12/CLK ;
  wire \NlwBufferSignal_Core/RF/R10_12/IN ;
  wire \NlwBufferSignal_Core/RF/R13_15/CLK ;
  wire \NlwBufferSignal_Core/RF/R13_14/CLK ;
  wire \NlwBufferSignal_Core/RF/R13_14/IN ;
  wire \NlwBufferSignal_Core/RF/R13_13/CLK ;
  wire \NlwBufferSignal_Core/RF/R13_13/IN ;
  wire \NlwBufferSignal_Core/RF/R13_12/CLK ;
  wire \NlwBufferSignal_Core/RF/R13_12/IN ;
  wire \NlwBufferSignal_Core/Instruction_27/CLK ;
  wire \NlwBufferSignal_Core/Instruction_26/CLK ;
  wire \NlwBufferSignal_Core/Instruction_24/CLK ;
  wire \NlwBufferSignal_Core/Instruction_22/CLK ;
  wire \NlwBufferSignal_Core/RF/R2_15/CLK ;
  wire \NlwBufferSignal_Core/RF/R2_15/IN ;
  wire \NlwBufferSignal_Core/RF/R2_14/CLK ;
  wire \NlwBufferSignal_Core/RF/R2_14/IN ;
  wire \NlwBufferSignal_Core/RF/R2_13/CLK ;
  wire \NlwBufferSignal_Core/RF/R2_13/IN ;
  wire \NlwBufferSignal_Core/RF/R2_12/CLK ;
  wire \NlwBufferSignal_Core/RF/R2_12/IN ;
  wire \NlwBufferSignal_Core/PS_FSM_FFd3/CLK ;
  wire \NlwBufferSignal_Core/PS_FSM_FFd3/IN ;
  wire \NlwBufferSignal_Core/PS_FSM_FFd2/CLK ;
  wire \NlwBufferSignal_Core/PS_FSM_FFd2/IN ;
  wire \NlwBufferSignal_Core/PS_FSM_FFd1/CLK ;
  wire \NlwBufferSignal_Core/PS_FSM_FFd1/IN ;
  wire \NlwBufferSignal_Core/Instruction_25/CLK ;
  wire \NlwBufferSignal_Core/Instruction_28/CLK ;
  wire \NlwBufferSignal_Core/Instruction_28/IN ;
  wire \NlwBufferSignal_Core/Instruction_28_2/CLK ;
  wire \NlwBufferSignal_Core/Instruction_28_2/IN ;
  wire \NlwBufferSignal_Core/Instruction_28_1/CLK ;
  wire \NlwBufferSignal_Core/Instruction_28_1/IN ;
  wire \NlwBufferSignal_Core/RF/R15_15/CLK ;
  wire \NlwBufferSignal_Core/RF/R15_15/IN ;
  wire \NlwBufferSignal_Core/RF/R15_14/CLK ;
  wire \NlwBufferSignal_Core/RF/R15_14/IN ;
  wire \NlwBufferSignal_Core/RF/R15_13/CLK ;
  wire \NlwBufferSignal_Core/RF/R15_13/IN ;
  wire \NlwBufferSignal_Core/RF/R15_12/CLK ;
  wire \NlwBufferSignal_Core/RF/R15_12/IN ;
  wire \NlwBufferSignal_Core/RF/R15_11/CLK ;
  wire \NlwBufferSignal_Core/RF/R15_11/IN ;
  wire \NlwBufferSignal_Core/RF/R15_10/CLK ;
  wire \NlwBufferSignal_Core/RF/R15_10/IN ;
  wire \NlwBufferSignal_Core/RF/R15_9/CLK ;
  wire \NlwBufferSignal_Core/RF/R15_8/CLK ;
  wire \NlwBufferSignal_Core/RF/R15_8/IN ;
  wire \NlwBufferSignal_Core/RF/R0_13/CLK ;
  wire \NlwBufferSignal_Core/RF/R0_13/IN ;
  wire \NlwBufferSignal_Core/RF/R0_12/CLK ;
  wire \NlwBufferSignal_Core/RF/R0_12/IN ;
  wire \NlwBufferSignal_Core/RF/R0_11/CLK ;
  wire \NlwBufferSignal_Core/RF/R11_11/CLK ;
  wire \NlwBufferSignal_Core/RF/R11_11/IN ;
  wire \NlwBufferSignal_Core/RF/R11_10/CLK ;
  wire \NlwBufferSignal_Core/RF/R11_9/CLK ;
  wire \NlwBufferSignal_Core/RF/R11_9/IN ;
  wire \NlwBufferSignal_Core/RF/R11_8/CLK ;
  wire \NlwBufferSignal_Core/RF/R11_8/IN ;
  wire \NlwBufferSignal_Core/Instruction_31/CLK ;
  wire \NlwBufferSignal_Core/Instruction_30/CLK ;
  wire \NlwBufferSignal_Core/Instruction_30/IN ;
  wire \NlwBufferSignal_Core/Instruction_29/CLK ;
  wire \NlwBufferSignal_Core/Instruction_29/IN ;
  wire \NlwBufferSignal_Core/RF/R1_14/CLK ;
  wire \NlwBufferSignal_Core/RF/R1_14/IN ;
  wire \NlwBufferSignal_Core/RF/R1_13/CLK ;
  wire \NlwBufferSignal_Core/RF/R1_13/IN ;
  wire \NlwBufferSignal_Core/RF/R1_12/CLK ;
  wire \NlwBufferSignal_Core/RF/R1_12/IN ;
  wire \NlwBufferSignal_Core/RF/R1_11/CLK ;
  wire \NlwBufferSignal_Core/RF/R1_11/IN ;
  wire \NlwBufferSignal_Core/RF/R0_15/CLK ;
  wire \NlwBufferSignal_Core/RF/R0_15/IN ;
  wire \NlwBufferSignal_Core/RF/R0_14/CLK ;
  wire \NlwBufferSignal_Core/RF/R11_15/CLK ;
  wire \NlwBufferSignal_Core/RF/R11_15/IN ;
  wire \NlwBufferSignal_Core/RF/R11_14/CLK ;
  wire \NlwBufferSignal_Core/RF/R11_14/IN ;
  wire \NlwBufferSignal_Core/RF/R11_13/CLK ;
  wire \NlwBufferSignal_Core/RF/R11_13/IN ;
  wire \NlwBufferSignal_Core/RF/R11_12/CLK ;
  wire \NlwBufferSignal_Core/RF/R11_12/IN ;
  wire \NlwBufferSignal_Core/RF/R4_15/CLK ;
  wire \NlwBufferSignal_Core/RF/R4_15/IN ;
  wire \NlwBufferSignal_Core/RF/R4_14/CLK ;
  wire \NlwBufferSignal_Core/RF/R4_14/IN ;
  wire \NlwBufferSignal_Core/RF/R4_13/CLK ;
  wire \NlwBufferSignal_Core/RF/R4_13/IN ;
  wire \NlwBufferSignal_Core/RF/R4_12/CLK ;
  wire \NlwBufferSignal_Core/RF/R2_7/CLK ;
  wire \NlwBufferSignal_Core/RF/R2_7/IN ;
  wire \NlwBufferSignal_Core/RF/R2_6/CLK ;
  wire \NlwBufferSignal_Core/RF/R2_6/IN ;
  wire \NlwBufferSignal_Core/RF/R2_5/CLK ;
  wire \NlwBufferSignal_Core/RF/R2_5/IN ;
  wire \NlwBufferSignal_Core/RF/R2_4/CLK ;
  wire \NlwBufferSignal_Core/RF/R2_4/IN ;
  wire \NlwBufferSignal_Core/RF/R14_2/CLK ;
  wire \NlwBufferSignal_Core/RF/R14_3/CLK ;
  wire \NlwBufferSignal_Core/RF/R14_3/IN ;
  wire \NlwBufferSignal_Core/RF/R14_0/CLK ;
  wire \NlwBufferSignal_Core/RF/R14_1/CLK ;
  wire \NlwBufferSignal_Core/RF/R14_1/IN ;
  wire \NlwBufferSignal_Core/RF/R9_7/CLK ;
  wire \NlwBufferSignal_Core/RF/R9_7/IN ;
  wire \NlwBufferSignal_Core/RF/R9_6/CLK ;
  wire \NlwBufferSignal_Core/RF/R9_6/IN ;
  wire \NlwBufferSignal_Core/RF/R9_5/CLK ;
  wire \NlwBufferSignal_Core/RF/R9_5/IN ;
  wire \NlwBufferSignal_Core/RF/R9_4/CLK ;
  wire \NlwBufferSignal_Core/RF/R9_4/IN ;
  wire \NlwBufferSignal_Core/RF/R13_7/CLK ;
  wire \NlwBufferSignal_Core/RF/R13_7/IN ;
  wire \NlwBufferSignal_Core/RF/R13_6/CLK ;
  wire \NlwBufferSignal_Core/RF/R13_6/IN ;
  wire \NlwBufferSignal_Core/RF/R13_4/CLK ;
  wire \NlwBufferSignal_Core/RF/R13_5/CLK ;
  wire \NlwBufferSignal_Core/RF/R13_5/IN ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2/CLK ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2/IN ;
  wire \NlwBufferSignal_Core/RF/R15_7/CLK ;
  wire \NlwBufferSignal_Core/RF/R15_7/IN ;
  wire \NlwBufferSignal_Core/RF/R15_6/CLK ;
  wire \NlwBufferSignal_Core/RF/R15_5/CLK ;
  wire \NlwBufferSignal_Core/RF/R15_5/IN ;
  wire \NlwBufferSignal_Core/RF/R15_4/CLK ;
  wire \NlwBufferSignal_Core/RF/R15_4/IN ;
  wire \NlwBufferSignal_Core/RF/R0_7/CLK ;
  wire \NlwBufferSignal_Core/RF/R0_7/IN ;
  wire \NlwBufferSignal_Core/RF/R0_6/CLK ;
  wire \NlwBufferSignal_Core/RF/R0_6/IN ;
  wire \NlwBufferSignal_Core/RF/R0_5/CLK ;
  wire \NlwBufferSignal_Core/RF/R0_4/CLK ;
  wire \NlwBufferSignal_Core/RF/R0_4/IN ;
  wire \NlwBufferSignal_Core/RF/R1_10/CLK ;
  wire \NlwBufferSignal_Core/RF/R1_10/IN ;
  wire \NlwBufferSignal_Core/RF/R1_9/CLK ;
  wire \NlwBufferSignal_Core/RF/R1_8/CLK ;
  wire \NlwBufferSignal_Core/RF/R1_8/IN ;
  wire \NlwBufferSignal_Core/RF/R1_7/CLK ;
  wire \NlwBufferSignal_Core/RF/R1_15/CLK ;
  wire \NlwBufferSignal_Core/RF/R1_15/IN ;
  wire \NlwBufferSignal_Core/Instruction_23/CLK ;
  wire \NlwBufferSignal_Core/Instruction_19/CLK ;
  wire \NlwBufferSignal_Core/Instruction_21/CLK ;
  wire \NlwBufferSignal_Core/Instruction_20/CLK ;
  wire \NlwBufferSignal_Core/Instruction_18/CLK ;
  wire \NlwBufferSignal_Core/Instruction_17/CLK ;
  wire \NlwBufferSignal_Core/Instruction_16/CLK ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_5/CLK ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_5/IN ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_4/CLK ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_4/IN ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_3/CLK ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_3/IN ;
  wire \NlwBufferSignal_Core/RF/R6_15/CLK ;
  wire \NlwBufferSignal_Core/RF/R6_15/IN ;
  wire \NlwBufferSignal_Core/RF/R6_14/CLK ;
  wire \NlwBufferSignal_Core/RF/R6_14/IN ;
  wire \NlwBufferSignal_Core/RF/R6_13/CLK ;
  wire \NlwBufferSignal_Core/RF/R6_13/IN ;
  wire \NlwBufferSignal_Core/RF/R6_12/CLK ;
  wire \NlwBufferSignal_Core/RF/R6_12/IN ;
  wire \NlwBufferSignal_Core/RF/R3_15/CLK ;
  wire \NlwBufferSignal_Core/RF/R3_15/IN ;
  wire \NlwBufferSignal_Core/RF/R3_14/CLK ;
  wire \NlwBufferSignal_Core/RF/R3_14/IN ;
  wire \NlwBufferSignal_Core/RF/R3_13/CLK ;
  wire \NlwBufferSignal_Core/RF/R3_13/IN ;
  wire \NlwBufferSignal_Core/RF/R3_12/CLK ;
  wire \NlwBufferSignal_Core/RF/R3_12/IN ;
  wire \NlwBufferSignal_Core/RF/R10_11/CLK ;
  wire \NlwBufferSignal_Core/RF/R10_11/IN ;
  wire \NlwBufferSignal_Core/RF/R10_10/CLK ;
  wire \NlwBufferSignal_Core/RF/R10_10/IN ;
  wire \NlwBufferSignal_Core/RF/R10_9/CLK ;
  wire \NlwBufferSignal_Core/RF/R10_9/IN ;
  wire \NlwBufferSignal_Core/RF/R10_8/CLK ;
  wire \NlwBufferSignal_Core/RF/R10_8/IN ;
  wire \NlwBufferSignal_Core/RF/R6_11/CLK ;
  wire \NlwBufferSignal_Core/RF/R6_11/IN ;
  wire \NlwBufferSignal_Core/RF/R6_10/CLK ;
  wire \NlwBufferSignal_Core/RF/R6_10/IN ;
  wire \NlwBufferSignal_Core/RF/R6_9/CLK ;
  wire \NlwBufferSignal_Core/RF/R6_9/IN ;
  wire \NlwBufferSignal_Core/RF/R6_8/CLK ;
  wire \NlwBufferSignal_Core/RF/R6_8/IN ;
  wire \NlwBufferSignal_Core/RF/R3_11/CLK ;
  wire \NlwBufferSignal_Core/RF/R3_11/IN ;
  wire \NlwBufferSignal_Core/RF/R3_10/CLK ;
  wire \NlwBufferSignal_Core/RF/R3_10/IN ;
  wire \NlwBufferSignal_Core/RF/R3_9/CLK ;
  wire \NlwBufferSignal_Core/RF/R3_9/IN ;
  wire \NlwBufferSignal_Core/RF/R3_8/CLK ;
  wire \NlwBufferSignal_Core/RF/R3_8/IN ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_4/CLK ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_4/IN ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_5/CLK ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_5/IN ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3/CLK ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3/IN ;
  wire \NlwBufferSignal_Core/RF/R7_11/CLK ;
  wire \NlwBufferSignal_Core/RF/R7_11/IN ;
  wire \NlwBufferSignal_Core/RF/R7_10/CLK ;
  wire \NlwBufferSignal_Core/RF/R7_10/IN ;
  wire \NlwBufferSignal_Core/RF/R7_9/CLK ;
  wire \NlwBufferSignal_Core/RF/R7_9/IN ;
  wire \NlwBufferSignal_Core/RF/R7_8/CLK ;
  wire \NlwBufferSignal_Core/RF/R7_8/IN ;
  wire \NlwBufferSignal_Core/RF/R9_15/CLK ;
  wire \NlwBufferSignal_Core/RF/R9_15/IN ;
  wire \NlwBufferSignal_Core/RF/R9_14/CLK ;
  wire \NlwBufferSignal_Core/RF/R9_14/IN ;
  wire \NlwBufferSignal_Core/RF/R9_13/CLK ;
  wire \NlwBufferSignal_Core/RF/R9_13/IN ;
  wire \NlwBufferSignal_Core/RF/R9_12/CLK ;
  wire \NlwBufferSignal_Core/RF/R9_12/IN ;
  wire \NlwBufferSignal_Core/RF/R12_11/CLK ;
  wire \NlwBufferSignal_Core/RF/R12_11/IN ;
  wire \NlwBufferSignal_Core/RF/R12_10/CLK ;
  wire \NlwBufferSignal_Core/RF/R12_10/IN ;
  wire \NlwBufferSignal_Core/RF/R12_9/CLK ;
  wire \NlwBufferSignal_Core/RF/R12_9/IN ;
  wire \NlwBufferSignal_Core/RF/R12_8/CLK ;
  wire \NlwBufferSignal_Core/RF/R12_8/IN ;
  wire \NlwBufferSignal_Core/RF/R8_11/CLK ;
  wire \NlwBufferSignal_Core/RF/R8_11/IN ;
  wire \NlwBufferSignal_Core/RF/R8_10/CLK ;
  wire \NlwBufferSignal_Core/RF/R8_10/IN ;
  wire \NlwBufferSignal_Core/RF/R8_9/CLK ;
  wire \NlwBufferSignal_Core/RF/R8_9/IN ;
  wire \NlwBufferSignal_Core/RF/R8_8/CLK ;
  wire \NlwBufferSignal_Core/RF/R8_8/IN ;
  wire \NlwBufferSignal_Core/RF/R13_11/CLK ;
  wire \NlwBufferSignal_Core/RF/R13_11/IN ;
  wire \NlwBufferSignal_Core/RF/R13_10/CLK ;
  wire \NlwBufferSignal_Core/RF/R13_10/IN ;
  wire \NlwBufferSignal_Core/RF/R13_9/CLK ;
  wire \NlwBufferSignal_Core/RF/R13_9/IN ;
  wire \NlwBufferSignal_Core/RF/R13_8/CLK ;
  wire \NlwBufferSignal_Core/RF/R13_8/IN ;
  wire \NlwBufferSignal_Core/RF/R8_15/CLK ;
  wire \NlwBufferSignal_Core/RF/R8_15/IN ;
  wire \NlwBufferSignal_Core/RF/R8_14/CLK ;
  wire \NlwBufferSignal_Core/RF/R8_14/IN ;
  wire \NlwBufferSignal_Core/RF/R8_13/CLK ;
  wire \NlwBufferSignal_Core/RF/R8_13/IN ;
  wire \NlwBufferSignal_Core/RF/R8_12/CLK ;
  wire \NlwBufferSignal_Core/RF/R8_12/IN ;
  wire \NlwBufferSignal_Core/RF/R0_10/CLK ;
  wire \NlwBufferSignal_Core/RF/R0_10/IN ;
  wire \NlwBufferSignal_Core/RF/R0_9/CLK ;
  wire \NlwBufferSignal_Core/RF/R0_9/IN ;
  wire \NlwBufferSignal_Core/RF/R0_8/CLK ;
  wire \NlwBufferSignal_Core/RF/R0_8/IN ;
  wire \NlwBufferSignal_Core/RF/R5_11/CLK ;
  wire \NlwBufferSignal_Core/RF/R5_11/IN ;
  wire \NlwBufferSignal_Core/RF/R5_10/CLK ;
  wire \NlwBufferSignal_Core/RF/R5_10/IN ;
  wire \NlwBufferSignal_Core/RF/R5_9/CLK ;
  wire \NlwBufferSignal_Core/RF/R5_9/IN ;
  wire \NlwBufferSignal_Core/RF/R5_8/CLK ;
  wire \NlwBufferSignal_Core/RF/R5_8/IN ;
  wire \NlwBufferSignal_Core/RF/R4_11/CLK ;
  wire \NlwBufferSignal_Core/RF/R4_11/IN ;
  wire \NlwBufferSignal_Core/RF/R4_10/CLK ;
  wire \NlwBufferSignal_Core/RF/R4_10/IN ;
  wire \NlwBufferSignal_Core/RF/R4_9/CLK ;
  wire \NlwBufferSignal_Core/RF/R4_9/IN ;
  wire \NlwBufferSignal_Core/RF/R4_8/CLK ;
  wire \NlwBufferSignal_Core/RF/R4_8/IN ;
  wire \NlwBufferSignal_Core/RF/R5_15/CLK ;
  wire \NlwBufferSignal_Core/RF/R5_15/IN ;
  wire \NlwBufferSignal_Core/RF/R5_14/CLK ;
  wire \NlwBufferSignal_Core/RF/R5_14/IN ;
  wire \NlwBufferSignal_Core/RF/R5_13/CLK ;
  wire \NlwBufferSignal_Core/RF/R5_13/IN ;
  wire \NlwBufferSignal_Core/RF/R5_12/CLK ;
  wire \NlwBufferSignal_Core/RF/R5_12/IN ;
  wire \NlwBufferSignal_Core/RF/R7_15/CLK ;
  wire \NlwBufferSignal_Core/RF/R7_15/IN ;
  wire \NlwBufferSignal_Core/RF/R7_14/CLK ;
  wire \NlwBufferSignal_Core/RF/R7_14/IN ;
  wire \NlwBufferSignal_Core/RF/R7_13/CLK ;
  wire \NlwBufferSignal_Core/RF/R7_13/IN ;
  wire \NlwBufferSignal_Core/RF/R7_12/CLK ;
  wire \NlwBufferSignal_Core/RF/R7_12/IN ;
  wire \NlwBufferSignal_Core/RF/R12_15/CLK ;
  wire \NlwBufferSignal_Core/RF/R12_15/IN ;
  wire \NlwBufferSignal_Core/RF/R12_14/CLK ;
  wire \NlwBufferSignal_Core/RF/R12_14/IN ;
  wire \NlwBufferSignal_Core/RF/R12_13/CLK ;
  wire \NlwBufferSignal_Core/RF/R12_13/IN ;
  wire \NlwBufferSignal_Core/RF/R12_12/CLK ;
  wire \NlwBufferSignal_Core/RF/R12_12/IN ;
  wire \NlwBufferSignal_Core/Instruction_31_2/CLK ;
  wire \NlwBufferSignal_Core/Instruction_31_2/IN ;
  wire \NlwBufferSignal_Core/Instruction_31_1/CLK ;
  wire \NlwBufferSignal_Core/Instruction_31_1/IN ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1/CLK ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1/IN ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2/CLK ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2/IN ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1/CLK ;
  wire \NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1/IN ;
  wire \NlwBufferSignal_Core/RF/R9_11/CLK ;
  wire \NlwBufferSignal_Core/RF/R9_11/IN ;
  wire \NlwBufferSignal_Core/RF/R9_10/CLK ;
  wire \NlwBufferSignal_Core/RF/R9_10/IN ;
  wire \NlwBufferSignal_Core/RF/R9_9/CLK ;
  wire \NlwBufferSignal_Core/RF/R9_9/IN ;
  wire \NlwBufferSignal_Core/RF/R9_8/CLK ;
  wire \NlwBufferSignal_Core/RF/R9_8/IN ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED ;
  wire \NLW_Core/alu/Madd_n0040_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_Core/alu/Madd_n0040_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_Core/alu/Madd_n0040_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<3>_O[0]_UNCONNECTED ;
  wire \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<3>_O[1]_UNCONNECTED ;
  wire \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<3>_O[2]_UNCONNECTED ;
  wire \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<3>_O[3]_UNCONNECTED ;
  wire \NLW_Core/alu/Madd_n0040_xor<15>_CO[0]_UNCONNECTED ;
  wire \NLW_Core/alu/Madd_n0040_xor<15>_CO[1]_UNCONNECTED ;
  wire \NLW_Core/alu/Madd_n0040_xor<15>_CO[2]_UNCONNECTED ;
  wire \NLW_Core/alu/Madd_n0040_xor<15>_CO[3]_UNCONNECTED ;
  wire \NLW_Core/alu/Madd_n0040_xor<15>_DI[3]_UNCONNECTED ;
  wire \NLW_Core/alu/Madd_n0040_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_Core/alu/Madd_n0040_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_Core/alu/Madd_n0040_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED ;
  wire \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<5>_CO[0]_UNCONNECTED ;
  wire \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<5>_CO[2]_UNCONNECTED ;
  wire \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<5>_CO[3]_UNCONNECTED ;
  wire \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<5>_DI[2]_UNCONNECTED ;
  wire \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<5>_DI[3]_UNCONNECTED ;
  wire \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<5>_O[0]_UNCONNECTED ;
  wire \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<5>_O[1]_UNCONNECTED ;
  wire \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<5>_O[2]_UNCONNECTED ;
  wire \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<5>_O[3]_UNCONNECTED ;
  wire \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<5>_S[2]_UNCONNECTED ;
  wire \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<5>_S[3]_UNCONNECTED ;
  wire \NLW_N1_20.B5LUT_O_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED ;
  wire \NLW_Core/alu/Madd_n0040_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_Core/alu/Madd_n0040_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_Core/alu/Madd_n0040_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED ;
  wire \NLW_Core/alu/Mmux_Output2_rs_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_Core/alu/Mmux_Output2_rs_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_Core/alu/Mmux_Output2_rs_cy<7>_CO[2]_UNCONNECTED ;
  wire GND;
  wire \NLW_Core/Maccum_PC_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_Core/Maccum_PC_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_Core/Maccum_PC_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_Core/alu/Mmux_Output2_rs_xor<15>_CO[0]_UNCONNECTED ;
  wire \NLW_Core/alu/Mmux_Output2_rs_xor<15>_CO[1]_UNCONNECTED ;
  wire \NLW_Core/alu/Mmux_Output2_rs_xor<15>_CO[2]_UNCONNECTED ;
  wire \NLW_Core/alu/Mmux_Output2_rs_xor<15>_CO[3]_UNCONNECTED ;
  wire \NLW_Core/alu/Mmux_Output2_rs_xor<15>_DI[3]_UNCONNECTED ;
  wire \NLW_Core/Maccum_PC_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_Core/Maccum_PC_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_Core/Maccum_PC_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_Core/alu/Mmux_Output2_rs_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_Core/alu/Mmux_Output2_rs_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_Core/alu/Mmux_Output2_rs_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_Core/alu/Mmux_Output2_rs_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_Core/alu/Mmux_Output2_rs_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_Core/alu/Mmux_Output2_rs_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_Core/Maccum_PC_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_Core/Maccum_PC_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_Core/Maccum_PC_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_N1_5.D5LUT_O_UNCONNECTED ;
  wire \NLW_Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<11>_CO[0]_UNCONNECTED ;
  wire \NLW_Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<11>_CO[1]_UNCONNECTED ;
  wire \NLW_Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<11>_CO[2]_UNCONNECTED ;
  wire \NLW_N1_6.C5LUT_O_UNCONNECTED ;
  wire \NLW_N1_7.B5LUT_O_UNCONNECTED ;
  wire \NLW_N1_8.A5LUT_O_UNCONNECTED ;
  wire \NLW_Core/Madd_PC[15]_GND_4_o_add_16_OUT_xor<14>_CO[0]_UNCONNECTED ;
  wire \NLW_Core/Madd_PC[15]_GND_4_o_add_16_OUT_xor<14>_CO[1]_UNCONNECTED ;
  wire \NLW_Core/Madd_PC[15]_GND_4_o_add_16_OUT_xor<14>_CO[2]_UNCONNECTED ;
  wire \NLW_Core/Madd_PC[15]_GND_4_o_add_16_OUT_xor<14>_CO[3]_UNCONNECTED ;
  wire \NLW_Core/Madd_PC[15]_GND_4_o_add_16_OUT_xor<14>_DI[2]_UNCONNECTED ;
  wire \NLW_Core/Madd_PC[15]_GND_4_o_add_16_OUT_xor<14>_DI[3]_UNCONNECTED ;
  wire \NLW_Core/Madd_PC[15]_GND_4_o_add_16_OUT_xor<14>_O[3]_UNCONNECTED ;
  wire \NLW_Core/Madd_PC[15]_GND_4_o_add_16_OUT_xor<14>_S[3]_UNCONNECTED ;
  wire \NLW_N1_3.B5LUT_O_UNCONNECTED ;
  wire \NLW_N1_4.A5LUT_O_UNCONNECTED ;
  wire \NLW_N1_13.D5LUT_O_UNCONNECTED ;
  wire \NLW_Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_N1_14.C5LUT_O_UNCONNECTED ;
  wire \NLW_N1_15.B5LUT_O_UNCONNECTED ;
  wire \NLW_N0.A5LUT_O_UNCONNECTED ;
  wire \NLW_Core/Maccum_PC_xor<14>_CO[0]_UNCONNECTED ;
  wire \NLW_Core/Maccum_PC_xor<14>_CO[1]_UNCONNECTED ;
  wire \NLW_Core/Maccum_PC_xor<14>_CO[2]_UNCONNECTED ;
  wire \NLW_Core/Maccum_PC_xor<14>_CO[3]_UNCONNECTED ;
  wire \NLW_Core/Maccum_PC_xor<14>_DI[2]_UNCONNECTED ;
  wire \NLW_Core/Maccum_PC_xor<14>_DI[3]_UNCONNECTED ;
  wire \NLW_Core/Maccum_PC_xor<14>_O[3]_UNCONNECTED ;
  wire \NLW_Core/Maccum_PC_xor<14>_S[3]_UNCONNECTED ;
  wire \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<3>_CO[0]_UNCONNECTED ;
  wire \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<3>_CO[1]_UNCONNECTED ;
  wire \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<3>_CO[2]_UNCONNECTED ;
  wire \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<3>_O[0]_UNCONNECTED ;
  wire \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<3>_O[1]_UNCONNECTED ;
  wire \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<3>_O[2]_UNCONNECTED ;
  wire \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<3>_O[3]_UNCONNECTED ;
  wire \NLW_N1_9.D5LUT_O_UNCONNECTED ;
  wire \NLW_Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_N1_10.C5LUT_O_UNCONNECTED ;
  wire \NLW_N1_11.B5LUT_O_UNCONNECTED ;
  wire \NLW_N1_12.A5LUT_O_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED ;
  wire \NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED ;
  wire \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<7>_CO[0]_UNCONNECTED ;
  wire \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<7>_CO[1]_UNCONNECTED ;
  wire \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<7>_CO[2]_UNCONNECTED ;
  wire \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<7>_O[0]_UNCONNECTED ;
  wire \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<7>_O[1]_UNCONNECTED ;
  wire \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<7>_O[2]_UNCONNECTED ;
  wire \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<7>_O[3]_UNCONNECTED ;
  wire VCC;
  wire [31 : 16] \Core/Instruction ;
  wire [15 : 0] \Core/_n0112 ;
  wire [14 : 0] Address;
  wire [14 : 0] \Core/alu/Mmux_Output2_rs_A ;
  wire [14 : 0] \Core/PC ;
  wire [15 : 0] \Core/RF/R1 ;
  wire [15 : 0] \Core/RF/R2 ;
  wire [5 : 1] \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe ;
  wire [5 : 1] \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe ;
  wire [15 : 0] \Core/RF/R12 ;
  wire [15 : 0] \Core/RF/R13 ;
  wire [15 : 0] \Core/RF/R15 ;
  wire [15 : 0] \Core/RF/R14 ;
  wire [3 : 0] \Core/ARegSelect ;
  wire [15 : 0] \Core/RF/R8 ;
  wire [15 : 0] \Core/RF/R9 ;
  wire [15 : 0] \Core/RF/R11 ;
  wire [15 : 0] \Core/RF/R10 ;
  wire [15 : 0] \Core/RF/R4 ;
  wire [15 : 0] \Core/RF/R5 ;
  wire [15 : 0] \Core/RF/R7 ;
  wire [15 : 0] \Core/RF/R6 ;
  wire [15 : 0] \Core/RF/R0 ;
  wire [15 : 0] \Core/RF/R3 ;
  wire [15 : 0] \Core/RFWriteData ;
  wire [15 : 0] \Core/alu/n0040 ;
  wire [15 : 0] \Core/alu/Madd_n0040_lut ;
  wire [15 : 0] \Core/alu/Mmux_Output2_rs_lut ;
  wire [15 : 0] \Core/alu/Mmux_Output2_split ;
  wire [14 : 0] \Core/Maccum_PC_lut ;
  wire [14 : 0] \Core/Result ;
  wire [15 : 0] WriteData;
  wire [15 : 0] \Core/RFBout ;
  wire [15 : 0] ReadData;
  initial $sdf_annotate("netgen/par/coreandram_timesim.sdf");
  X_RAMB16BWER #(
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "FALSE" ),
    .EN_RSTRAM_B ( "FALSE" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB16_X0Y22" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram  (
    .CLKA
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ),
    .CLKB
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ),
    .ENA(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
,
    .ENB(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
,
    .REGCEA(1'b0),
    .REGCEB(1'b0),
    .RSTA(1'b0),
    .RSTB(1'b0),
    .ADDRA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .ADDRB({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .DIA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> }),
    .DIB({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPA({1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPB({1'b0, 1'b0, 1'b0, 1'b0}),
    .DOA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<0> }),
    .DOB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<0> }),
    .DOPA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED }),
    .DOPB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED }),
    .WEA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> }),
    .WEB({1'b0, 1'b0, 1'b0, 1'b0})
  );
  X_RAMB16BWER #(
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "FALSE" ),
    .EN_RSTRAM_B ( "FALSE" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB16_X0Y14" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram  (
    .CLKA
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ),
    .CLKB
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ),
    .ENA(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
,
    .ENB(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
,
    .REGCEA(1'b0),
    .REGCEB(1'b0),
    .RSTA(1'b0),
    .RSTB(1'b0),
    .ADDRA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .ADDRB({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .DIA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> }),
    .DIB({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPA({1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPB({1'b0, 1'b0, 1'b0, 1'b0}),
    .DOA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<0> }),
    .DOB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<0> }),
    .DOPA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED }),
    .DOPB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED }),
    .WEA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> }),
    .WEB({1'b0, 1'b0, 1'b0, 1'b0})
  );
  X_BUF   \Core/alu/Madd_n0040_cy<7>/Core/alu/Madd_n0040_cy<7>_DMUX_Delay  (
    .I(\Core/alu/n0040 [7]),
    .O(\Core/alu/n0040<7>_0 )
  );
  X_BUF   \Core/alu/Madd_n0040_cy<7>/Core/alu/Madd_n0040_cy<7>_CMUX_Delay  (
    .I(\Core/alu/n0040 [6]),
    .O(\Core/alu/n0040<6>_0 )
  );
  X_BUF   \Core/alu/Madd_n0040_cy<7>/Core/alu/Madd_n0040_cy<7>_BMUX_Delay  (
    .I(\Core/alu/n0040 [5]),
    .O(\Core/alu/n0040<5>_0 )
  );
  X_BUF   \Core/alu/Madd_n0040_cy<7>/Core/alu/Madd_n0040_cy<7>_AMUX_Delay  (
    .I(\Core/alu/n0040 [4]),
    .O(\Core/alu/n0040<4>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y51" ),
    .INIT ( 64'hFF00FF0000FF00FF ))
  \Core/alu/Madd_n0040_lut<7>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\Core/RFBout<7>_0 ),
    .ADR5(\WriteData<7>_0 ),
    .O(\Core/alu/Madd_n0040_lut [7])
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X12Y51" ))
  \Core/alu/Madd_n0040_cy<7>  (
    .CI(\Core/alu/Madd_n0040_cy[3] ),
    .CYINIT(1'b0),
    .CO({\Core/alu/Madd_n0040_cy[7] , \NLW_Core/alu/Madd_n0040_cy<7>_CO[2]_UNCONNECTED , \NLW_Core/alu/Madd_n0040_cy<7>_CO[1]_UNCONNECTED , 
\NLW_Core/alu/Madd_n0040_cy<7>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_Core/alu/Madd_n0040_cy<7>/DI<3> , \NlwBufferSignal_Core/alu/Madd_n0040_cy<7>/DI<2> , 
\NlwBufferSignal_Core/alu/Madd_n0040_cy<7>/DI<1> , \NlwBufferSignal_Core/alu/Madd_n0040_cy<7>/DI<0> }),
    .O({\Core/alu/n0040 [7], \Core/alu/n0040 [6], \Core/alu/n0040 [5], \Core/alu/n0040 [4]}),
    .S({\Core/alu/Madd_n0040_lut [7], \Core/alu/Madd_n0040_lut [6], \Core/alu/Madd_n0040_lut [5], \Core/alu/Madd_n0040_lut [4]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y51" ),
    .INIT ( 64'hF0F0F0F00F0F0F0F ))
  \Core/alu/Madd_n0040_lut<6>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\Core/RFBout<6>_0 ),
    .ADR5(\WriteData<6>_0 ),
    .O(\Core/alu/Madd_n0040_lut [6])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y51" ),
    .INIT ( 64'hF0F00F0FF0F00F0F ))
  \Core/alu/Madd_n0040_lut<5>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR2(\Core/RFBout<5>_0 ),
    .ADR4(\WriteData<5>_0 ),
    .O(\Core/alu/Madd_n0040_lut [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y51" ),
    .INIT ( 64'hA5A5A5A5A5A5A5A5 ))
  \Core/alu/Madd_n0040_lut<4>  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR0(\Core/RFBout<4>_0 ),
    .ADR2(\WriteData<4>_0 ),
    .O(\Core/alu/Madd_n0040_lut [4])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y52" ),
    .INIT ( 64'h8040201008040201 ))
  \Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_lut<3>  (
    .ADR5(\Core/RFBout<11>_0 ),
    .ADR3(\Core/RFBout<10>_0 ),
    .ADR1(\Core/RFBout<9>_0 ),
    .ADR0(\WriteData<10>_0 ),
    .ADR4(\WriteData<9>_0 ),
    .ADR2(\WriteData<11>_0 ),
    .O(\Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_lut<3>_4842 )
  );
  X_ONE #(
    .LOC ( "SLICE_X10Y52" ))
  \ProtoComp38.CYINITVCC  (
    .O(\ProtoComp38.CYINITVCC.1 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X10Y52" ))
  \Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp38.CYINITVCC.1 ),
    .CO({\Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<3>_12311 , \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<3>_CO[2]_UNCONNECTED , 
\NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<3>_CO[1]_UNCONNECTED , \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<3>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<3>_O[3]_UNCONNECTED , 
\NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<3>_O[2]_UNCONNECTED , \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<3>_O[1]_UNCONNECTED , 
\NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<3>_O[0]_UNCONNECTED }),
    .S({\Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_lut<3>_4842 , \Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_lut<2>_4847 , 
\Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_lut<1>_4855 , \Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_lut<0>_4831 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y52" ),
    .INIT ( 64'h9009000000009009 ))
  \Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_lut<2>  (
    .ADR4(\Core/RFBout<8>_0 ),
    .ADR2(\Core/RFBout<7>_0 ),
    .ADR0(\Core/RFBout<6>_0 ),
    .ADR3(\WriteData<7>_0 ),
    .ADR1(\WriteData<6>_0 ),
    .ADR5(\WriteData<8>_0 ),
    .O(\Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_lut<2>_4847 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y52" ),
    .INIT ( 64'h9000090000900009 ))
  \Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_lut<1>  (
    .ADR0(\Core/RFBout<5>_0 ),
    .ADR5(\Core/RFBout<4>_0 ),
    .ADR4(\Core/RFBout<3>_0 ),
    .ADR1(\WriteData<5>_0 ),
    .ADR3(\WriteData<4>_0 ),
    .ADR2(\WriteData<3>_0 ),
    .O(\Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_lut<1>_4855 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y52" ),
    .INIT ( 64'h8008200240041001 ))
  \Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_lut<0>  (
    .ADR2(\Core/RFBout<2>_0 ),
    .ADR5(\Core/RFBout<1>_0 ),
    .ADR1(\Core/RFBout<0>_0 ),
    .ADR0(\WriteData<1>_0 ),
    .ADR4(\WriteData<0>_0 ),
    .ADR3(\WriteData<2>_0 ),
    .O(\Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_lut<0>_4831 )
  );
  X_BUF   \Core/alu/n0040<15>/Core/alu/n0040<15>_DMUX_Delay  (
    .I(\Core/alu/n0040 [15]),
    .O(\Core/alu/n0040<15>_0 )
  );
  X_BUF   \Core/alu/n0040<15>/Core/alu/n0040<15>_CMUX_Delay  (
    .I(\Core/alu/n0040 [14]),
    .O(\Core/alu/n0040<14>_0 )
  );
  X_BUF   \Core/alu/n0040<15>/Core/alu/n0040<15>_BMUX_Delay  (
    .I(\Core/alu/n0040 [13]),
    .O(\Core/alu/n0040<13>_0 )
  );
  X_BUF   \Core/alu/n0040<15>/Core/alu/n0040<15>_AMUX_Delay  (
    .I(\Core/alu/n0040 [12]),
    .O(\Core/alu/n0040<12>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y53" ),
    .INIT ( 64'hF0F0F0F00F0F0F0F ))
  \Core/alu/Madd_n0040_lut<15>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\Core/RFBout<15>_0 ),
    .ADR5(\WriteData<15>_0 ),
    .O(\Core/alu/Madd_n0040_lut [15])
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X12Y53" ))
  \Core/alu/Madd_n0040_xor<15>  (
    .CI(\Core/alu/Madd_n0040_cy[11] ),
    .CYINIT(1'b0),
    .CO({\NLW_Core/alu/Madd_n0040_xor<15>_CO[3]_UNCONNECTED , \NLW_Core/alu/Madd_n0040_xor<15>_CO[2]_UNCONNECTED , 
\NLW_Core/alu/Madd_n0040_xor<15>_CO[1]_UNCONNECTED , \NLW_Core/alu/Madd_n0040_xor<15>_CO[0]_UNCONNECTED }),
    .DI({\NLW_Core/alu/Madd_n0040_xor<15>_DI[3]_UNCONNECTED , \NlwBufferSignal_Core/alu/Madd_n0040_xor<15>/DI<2> , 
\NlwBufferSignal_Core/alu/Madd_n0040_xor<15>/DI<1> , \NlwBufferSignal_Core/alu/Madd_n0040_xor<15>/DI<0> }),
    .O({\Core/alu/n0040 [15], \Core/alu/n0040 [14], \Core/alu/n0040 [13], \Core/alu/n0040 [12]}),
    .S({\Core/alu/Madd_n0040_lut [15], \Core/alu/Madd_n0040_lut [14], \Core/alu/Madd_n0040_lut [13], \Core/alu/Madd_n0040_lut [12]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y53" ),
    .INIT ( 64'hAAAA5555AAAA5555 ))
  \Core/alu/Madd_n0040_lut<14>  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(\Core/RFBout<14>_0 ),
    .ADR4(\WriteData<14>_0 ),
    .O(\Core/alu/Madd_n0040_lut [14])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y53" ),
    .INIT ( 64'hF0F00F0FF0F00F0F ))
  \Core/alu/Madd_n0040_lut<13>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR2(\Core/RFBout<13>_0 ),
    .ADR4(\WriteData<13>_0 ),
    .O(\Core/alu/Madd_n0040_lut [13])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y53" ),
    .INIT ( 64'hF0F0F0F00F0F0F0F ))
  \Core/alu/Madd_n0040_lut<12>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\Core/RFBout<12>_0 ),
    .ADR5(\WriteData<12>_0 ),
    .O(\Core/alu/Madd_n0040_lut [12])
  );
  X_BUF   \Core/alu/Madd_n0040_cy<11>/Core/alu/Madd_n0040_cy<11>_DMUX_Delay  (
    .I(\Core/alu/n0040 [11]),
    .O(\Core/alu/n0040<11>_0 )
  );
  X_BUF   \Core/alu/Madd_n0040_cy<11>/Core/alu/Madd_n0040_cy<11>_CMUX_Delay  (
    .I(\Core/alu/n0040 [10]),
    .O(\Core/alu/n0040<10>_0 )
  );
  X_BUF   \Core/alu/Madd_n0040_cy<11>/Core/alu/Madd_n0040_cy<11>_BMUX_Delay  (
    .I(\Core/alu/n0040 [9]),
    .O(\Core/alu/n0040<9>_0 )
  );
  X_BUF   \Core/alu/Madd_n0040_cy<11>/Core/alu/Madd_n0040_cy<11>_AMUX_Delay  (
    .I(\Core/alu/n0040 [8]),
    .O(\Core/alu/n0040<8>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y52" ),
    .INIT ( 64'hF0F0F0F00F0F0F0F ))
  \Core/alu/Madd_n0040_lut<11>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\Core/RFBout<11>_0 ),
    .ADR5(\WriteData<11>_0 ),
    .O(\Core/alu/Madd_n0040_lut [11])
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X12Y52" ))
  \Core/alu/Madd_n0040_cy<11>  (
    .CI(\Core/alu/Madd_n0040_cy[7] ),
    .CYINIT(1'b0),
    .CO({\Core/alu/Madd_n0040_cy[11] , \NLW_Core/alu/Madd_n0040_cy<11>_CO[2]_UNCONNECTED , \NLW_Core/alu/Madd_n0040_cy<11>_CO[1]_UNCONNECTED , 
\NLW_Core/alu/Madd_n0040_cy<11>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_Core/alu/Madd_n0040_cy<11>/DI<3> , \NlwBufferSignal_Core/alu/Madd_n0040_cy<11>/DI<2> , 
\NlwBufferSignal_Core/alu/Madd_n0040_cy<11>/DI<1> , \NlwBufferSignal_Core/alu/Madd_n0040_cy<11>/DI<0> }),
    .O({\Core/alu/n0040 [11], \Core/alu/n0040 [10], \Core/alu/n0040 [9], \Core/alu/n0040 [8]}),
    .S({\Core/alu/Madd_n0040_lut [11], \Core/alu/Madd_n0040_lut [10], \Core/alu/Madd_n0040_lut [9], \Core/alu/Madd_n0040_lut [8]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y52" ),
    .INIT ( 64'hF0F00F0FF0F00F0F ))
  \Core/alu/Madd_n0040_lut<10>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(1'b1),
    .ADR3(1'b1),
    .ADR2(\Core/RFBout<10>_0 ),
    .ADR4(\WriteData<10>_0 ),
    .O(\Core/alu/Madd_n0040_lut [10])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y52" ),
    .INIT ( 64'hFF0000FFFF0000FF ))
  \Core/alu/Madd_n0040_lut<9>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR3(\Core/RFBout<9>_0 ),
    .ADR4(\WriteData<9>_0 ),
    .O(\Core/alu/Madd_n0040_lut [9])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y52" ),
    .INIT ( 64'hF0F0F0F00F0F0F0F ))
  \Core/alu/Madd_n0040_lut<8>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\Core/RFBout<8>_0 ),
    .ADR5(\WriteData<8>_0 ),
    .O(\Core/alu/Madd_n0040_lut [8])
  );
  X_RAMB16BWER #(
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "FALSE" ),
    .EN_RSTRAM_B ( "FALSE" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB16_X0Y16" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram  (
    .CLKA
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ),
    .CLKB
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ),
    .ENA(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
,
    .ENB(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
,
    .REGCEA(1'b0),
    .REGCEB(1'b0),
    .RSTA(1'b0),
    .RSTB(1'b0),
    .ADDRA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .ADDRB({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .DIA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> }),
    .DIB({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPA({1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPB({1'b0, 1'b0, 1'b0, 1'b0}),
    .DOA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<0> }),
    .DOB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<0> }),
    .DOPA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED }),
    .DOPB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED }),
    .WEA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> }),
    .WEB({1'b0, 1'b0, 1'b0, 1'b0})
  );
  X_BUF   \Core/alu/Ain[15]_Bin[15]_equal_6_o/Core/alu/Ain[15]_Bin[15]_equal_6_o_BMUX_Delay  (
    .I(\Core/alu/Ain[15]_Bin[15]_equal_6_o ),
    .O(\Core/alu/Ain[15]_Bin[15]_equal_6_o_0 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X10Y53" ))
  \Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<5>  (
    .CI(\Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<3>_12311 ),
    .CYINIT(1'b0),
    .CO({\NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<5>_CO[3]_UNCONNECTED , 
\NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<5>_CO[2]_UNCONNECTED , \Core/alu/Ain[15]_Bin[15]_equal_6_o , 
\NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<5>_CO[0]_UNCONNECTED }),
    .DI({\NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<5>_DI[3]_UNCONNECTED , 
\NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<5>_DI[2]_UNCONNECTED , 1'b0, 1'b0}),
    .O({\NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<5>_O[3]_UNCONNECTED , 
\NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<5>_O[2]_UNCONNECTED , \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<5>_O[1]_UNCONNECTED , 
\NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<5>_O[0]_UNCONNECTED }),
    .S({\NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<5>_S[3]_UNCONNECTED , 
\NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_cy<5>_S[2]_UNCONNECTED , \Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_lut<5>_4867 , 
\Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_lut<4>_4859 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y53" ),
    .INIT ( 64'hAAAA5555AAAA5555 ))
  \Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_lut<5>  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\Core/RFBout<15>_0 ),
    .ADR0(\WriteData<15>_0 ),
    .ADR5(1'b1),
    .O(\Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_lut<5>_4867 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X10Y53" ),
    .INIT ( 32'h00000000 ))
  \N1_20.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N1_20.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y53" ),
    .INIT ( 64'h8421000000008421 ))
  \Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_lut<4>  (
    .ADR1(\Core/RFBout<14>_0 ),
    .ADR0(\Core/RFBout<13>_0 ),
    .ADR4(\Core/RFBout<12>_0 ),
    .ADR5(\WriteData<12>_0 ),
    .ADR3(\WriteData<14>_0 ),
    .ADR2(\WriteData<13>_0 ),
    .O(\Core/alu/Mcompar_Ain[15]_Bin[15]_equal_6_o_lut<4>_4859 )
  );
  X_RAMB16BWER #(
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "FALSE" ),
    .EN_RSTRAM_B ( "FALSE" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB16_X0Y18" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram  (
    .CLKA
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ),
    .CLKB
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ),
    .ENA(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
,
    .ENB(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
,
    .REGCEA(1'b0),
    .REGCEB(1'b0),
    .RSTA(1'b0),
    .RSTB(1'b0),
    .ADDRA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .ADDRB({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .DIA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> }),
    .DIB({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPA({1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPB({1'b0, 1'b0, 1'b0, 1'b0}),
    .DOA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<0> }),
    .DOB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<0> }),
    .DOPA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED }),
    .DOPB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED }),
    .WEA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> }),
    .WEB({1'b0, 1'b0, 1'b0, 1'b0})
  );
  X_RAMB16BWER #(
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "FALSE" ),
    .EN_RSTRAM_B ( "FALSE" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB16_X0Y26" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram  (
    .CLKA
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ),
    .CLKB
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ),
    .ENA(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
,
    .ENB(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
,
    .REGCEA(1'b0),
    .REGCEB(1'b0),
    .RSTA(1'b0),
    .RSTB(1'b0),
    .ADDRA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .ADDRB({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .DIA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> }),
    .DIB({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPA({1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPB({1'b0, 1'b0, 1'b0, 1'b0}),
    .DOA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<0> }),
    .DOB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<0> }),
    .DOPA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED }),
    .DOPB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED }),
    .WEA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> }),
    .WEB({1'b0, 1'b0, 1'b0, 1'b0})
  );
  X_RAMB16BWER #(
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "FALSE" ),
    .EN_RSTRAM_B ( "FALSE" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB16_X0Y4" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram  (
    .CLKA
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ),
    .CLKB
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ),
    .ENA(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
,
    .ENB(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
,
    .REGCEA(1'b0),
    .REGCEB(1'b0),
    .RSTA(1'b0),
    .RSTB(1'b0),
    .ADDRA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .ADDRB({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .DIA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> }),
    .DIB({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPA({1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPB({1'b0, 1'b0, 1'b0, 1'b0}),
    .DOA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<0> }),
    .DOB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<0> }),
    .DOPA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED }),
    .DOPB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED }),
    .WEA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> }),
    .WEB({1'b0, 1'b0, 1'b0, 1'b0})
  );
  X_RAMB16BWER #(
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "FALSE" ),
    .EN_RSTRAM_B ( "FALSE" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB16_X0Y0" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram  (
    .CLKA
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ),
    .CLKB
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ),
    .ENA(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
,
    .ENB(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
,
    .REGCEA(1'b0),
    .REGCEB(1'b0),
    .RSTA(1'b0),
    .RSTB(1'b0),
    .ADDRA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .ADDRB({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .DIA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> }),
    .DIB({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPA({1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPB({1'b0, 1'b0, 1'b0, 1'b0}),
    .DOA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<0> }),
    .DOB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<0> }),
    .DOPA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED }),
    .DOPB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED }),
    .WEA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> }),
    .WEB({1'b0, 1'b0, 1'b0, 1'b0})
  );
  X_RAMB16BWER #(
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "FALSE" ),
    .EN_RSTRAM_B ( "FALSE" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB16_X0Y28" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram  (
    .CLKA
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ),
    .CLKB
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ),
    .ENA(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
,
    .ENB(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
,
    .REGCEA(1'b0),
    .REGCEB(1'b0),
    .RSTA(1'b0),
    .RSTB(1'b0),
    .ADDRA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .ADDRB({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .DIA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> }),
    .DIB({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPA({1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPB({1'b0, 1'b0, 1'b0, 1'b0}),
    .DOA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<0> }),
    .DOB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<0> }),
    .DOPA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED }),
    .DOPB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED }),
    .WEA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> }),
    .WEB({1'b0, 1'b0, 1'b0, 1'b0})
  );
  X_BUF   \Core/alu/Madd_n0040_cy<3>/Core/alu/Madd_n0040_cy<3>_DMUX_Delay  (
    .I(\Core/alu/n0040 [3]),
    .O(\Core/alu/n0040<3>_0 )
  );
  X_BUF   \Core/alu/Madd_n0040_cy<3>/Core/alu/Madd_n0040_cy<3>_CMUX_Delay  (
    .I(\Core/alu/n0040 [2]),
    .O(\Core/alu/n0040<2>_0 )
  );
  X_BUF   \Core/alu/Madd_n0040_cy<3>/Core/alu/Madd_n0040_cy<3>_BMUX_Delay  (
    .I(\Core/alu/n0040 [1]),
    .O(\Core/alu/n0040<1>_0 )
  );
  X_BUF   \Core/alu/Madd_n0040_cy<3>/Core/alu/Madd_n0040_cy<3>_AMUX_Delay  (
    .I(\Core/alu/n0040 [0]),
    .O(\Core/alu/n0040<0>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y50" ),
    .INIT ( 64'hFFFF00000000FFFF ))
  \Core/alu/Madd_n0040_lut<3>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\Core/RFBout<3>_0 ),
    .ADR5(\WriteData<3>_0 ),
    .O(\Core/alu/Madd_n0040_lut [3])
  );
  X_ZERO #(
    .LOC ( "SLICE_X12Y50" ))
  \ProtoComp35.CYINITGND  (
    .O(\ProtoComp35.CYINITGND.0 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X12Y50" ))
  \Core/alu/Madd_n0040_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp35.CYINITGND.0 ),
    .CO({\Core/alu/Madd_n0040_cy[3] , \NLW_Core/alu/Madd_n0040_cy<3>_CO[2]_UNCONNECTED , \NLW_Core/alu/Madd_n0040_cy<3>_CO[1]_UNCONNECTED , 
\NLW_Core/alu/Madd_n0040_cy<3>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_Core/alu/Madd_n0040_cy<3>/DI<3> , \NlwBufferSignal_Core/alu/Madd_n0040_cy<3>/DI<2> , 
\NlwBufferSignal_Core/alu/Madd_n0040_cy<3>/DI<1> , \NlwBufferSignal_Core/alu/Madd_n0040_cy<3>/DI<0> }),
    .O({\Core/alu/n0040 [3], \Core/alu/n0040 [2], \Core/alu/n0040 [1], \Core/alu/n0040 [0]}),
    .S({\Core/alu/Madd_n0040_lut [3], \Core/alu/Madd_n0040_lut [2], \Core/alu/Madd_n0040_lut [1], \Core/alu/Madd_n0040_lut [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y50" ),
    .INIT ( 64'hCCCCCCCC33333333 ))
  \Core/alu/Madd_n0040_lut<2>  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\Core/RFBout<2>_0 ),
    .ADR5(\WriteData<2>_0 ),
    .O(\Core/alu/Madd_n0040_lut [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y50" ),
    .INIT ( 64'hF0F0F0F00F0F0F0F ))
  \Core/alu/Madd_n0040_lut<1>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR5(\Core/RFBout<1>_0 ),
    .ADR2(\WriteData<1>_0 ),
    .O(\Core/alu/Madd_n0040_lut [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y50" ),
    .INIT ( 64'hFFFF00000000FFFF ))
  \Core/alu/Madd_n0040_lut<0>  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\Core/RFBout<0>_0 ),
    .ADR5(\WriteData<0>_0 ),
    .O(\Core/alu/Madd_n0040_lut [0])
  );
  X_RAMB16BWER #(
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "FALSE" ),
    .EN_RSTRAM_B ( "FALSE" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB16_X0Y6" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram  (
    .CLKA
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ),
    .CLKB
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ),
    .ENA(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
,
    .ENB(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
,
    .REGCEA(1'b0),
    .REGCEB(1'b0),
    .RSTA(1'b0),
    .RSTB(1'b0),
    .ADDRA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .ADDRB({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .DIA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> }),
    .DIB({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPA({1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPB({1'b0, 1'b0, 1'b0, 1'b0}),
    .DOA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<0> }),
    .DOB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<0> }),
    .DOPA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED }),
    .DOPB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED }),
    .WEA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> }),
    .WEB({1'b0, 1'b0, 1'b0, 1'b0})
  );
  X_RAMB16BWER #(
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "FALSE" ),
    .EN_RSTRAM_B ( "FALSE" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB16_X0Y2" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram  (
    .CLKA
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ),
    .CLKB
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ),
    .ENA(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
,
    .ENB(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
,
    .REGCEA(1'b0),
    .REGCEB(1'b0),
    .RSTA(1'b0),
    .RSTB(1'b0),
    .ADDRA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .ADDRB({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .DIA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> }),
    .DIB({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPA({1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPB({1'b0, 1'b0, 1'b0, 1'b0}),
    .DOA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<0> }),
    .DOB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<0> }),
    .DOPA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED }),
    .DOPB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED }),
    .WEA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> }),
    .WEB({1'b0, 1'b0, 1'b0, 1'b0})
  );
  X_RAMB16BWER #(
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "FALSE" ),
    .EN_RSTRAM_B ( "FALSE" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB16_X1Y24" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram  (
    .CLKA
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ),
    .CLKB
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ),
    .ENA(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
,
    .ENB(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
,
    .REGCEA(1'b0),
    .REGCEB(1'b0),
    .RSTA(1'b0),
    .RSTB(1'b0),
    .ADDRA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .ADDRB({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .DIA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> }),
    .DIB({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPA({1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPB({1'b0, 1'b0, 1'b0, 1'b0}),
    .DOA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<0> }),
    .DOB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<0> }),
    .DOPA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED }),
    .DOPB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED }),
    .WEA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> }),
    .WEB({1'b0, 1'b0, 1'b0, 1'b0})
  );
  X_RAMB16BWER #(
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "FALSE" ),
    .EN_RSTRAM_B ( "FALSE" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB16_X0Y20" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram  (
    .CLKA
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ),
    .CLKB
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ),
    .ENA(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
,
    .ENB(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
,
    .REGCEA(1'b0),
    .REGCEB(1'b0),
    .RSTA(1'b0),
    .RSTB(1'b0),
    .ADDRA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .ADDRB({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .DIA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> }),
    .DIB({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPA({1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPB({1'b0, 1'b0, 1'b0, 1'b0}),
    .DOA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<0> }),
    .DOB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<0> }),
    .DOPA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED }),
    .DOPB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED }),
    .WEA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> }),
    .WEB({1'b0, 1'b0, 1'b0, 1'b0})
  );
  X_RAMB16BWER #(
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "FALSE" ),
    .EN_RSTRAM_B ( "FALSE" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB16_X0Y30" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram  (
    .CLKA
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ),
    .CLKB
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ),
    .ENA(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
,
    .ENB(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
,
    .REGCEA(1'b0),
    .REGCEB(1'b0),
    .RSTA(1'b0),
    .RSTB(1'b0),
    .ADDRA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .ADDRB({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .DIA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> }),
    .DIB({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPA({1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPB({1'b0, 1'b0, 1'b0, 1'b0}),
    .DOA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<0> }),
    .DOB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<0> }),
    .DOPA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED }),
    .DOPB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED }),
    .WEA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> }),
    .WEB({1'b0, 1'b0, 1'b0, 1'b0})
  );
  X_RAMB16BWER #(
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "FALSE" ),
    .EN_RSTRAM_B ( "FALSE" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB16_X0Y24" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram  (
    .CLKA
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ),
    .CLKB
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ),
    .ENA(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
,
    .ENB(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
,
    .REGCEA(1'b0),
    .REGCEB(1'b0),
    .RSTA(1'b0),
    .RSTB(1'b0),
    .ADDRA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .ADDRB({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .DIA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> }),
    .DIB({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPA({1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPB({1'b0, 1'b0, 1'b0, 1'b0}),
    .DOA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<0> }),
    .DOB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<0> }),
    .DOPA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED }),
    .DOPB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED }),
    .WEA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> }),
    .WEB({1'b0, 1'b0, 1'b0, 1'b0})
  );
  X_BUF   \Core/alu/Mmux_Output2_rs_cy<7>/Core/alu/Mmux_Output2_rs_cy<7>_DMUX_Delay  (
    .I(\Core/alu/Mmux_Output2_split [7]),
    .O(\Core/alu/Mmux_Output2_split<7>_0 )
  );
  X_BUF   \Core/alu/Mmux_Output2_rs_cy<7>/Core/alu/Mmux_Output2_rs_cy<7>_CMUX_Delay  (
    .I(\Core/alu/Mmux_Output2_split [6]),
    .O(\Core/alu/Mmux_Output2_split<6>_0 )
  );
  X_BUF   \Core/alu/Mmux_Output2_rs_cy<7>/Core/alu/Mmux_Output2_rs_cy<7>_BMUX_Delay  (
    .I(\Core/alu/Mmux_Output2_split [5]),
    .O(\Core/alu/Mmux_Output2_split<5>_0 )
  );
  X_BUF   \Core/alu/Mmux_Output2_rs_cy<7>/Core/alu/Mmux_Output2_rs_cy<7>_AMUX_Delay  (
    .I(\Core/alu/Mmux_Output2_split [4]),
    .O(\Core/alu/Mmux_Output2_split<4>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y53" ),
    .INIT ( 64'hF3C0D1E2F3C0D1E2 ))
  \Core/alu/Mmux_Output2_rs_lut<7>  (
    .ADR1(\Core/Instruction [29]),
    .ADR4(\Core/Instruction [28]),
    .ADR0(\Core/RFBout<7>_0 ),
    .ADR3(\WriteData<7>_0 ),
    .ADR2(\Core/alu/n0040<7>_0 ),
    .ADR5(1'b1),
    .O(\Core/alu/Mmux_Output2_rs_lut [7])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y53" ),
    .INIT ( 32'hF3C0F3C0 ))
  \Core/alu/Mmux_Output2_A141  (
    .ADR1(\Core/Instruction [29]),
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR3(\WriteData<7>_0 ),
    .ADR2(\Core/alu/n0040<7>_0 ),
    .O(\Core/alu/Mmux_Output2_rs_A [7])
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X14Y53" ))
  \Core/alu/Mmux_Output2_rs_cy<7>  (
    .CI(\Core/alu/Mmux_Output2_rs_cy[3] ),
    .CYINIT(1'b0),
    .CO({\Core/alu/Mmux_Output2_rs_cy[7] , \NLW_Core/alu/Mmux_Output2_rs_cy<7>_CO[2]_UNCONNECTED , 
\NLW_Core/alu/Mmux_Output2_rs_cy<7>_CO[1]_UNCONNECTED , \NLW_Core/alu/Mmux_Output2_rs_cy<7>_CO[0]_UNCONNECTED }),
    .DI({\Core/alu/Mmux_Output2_rs_A [7], \Core/alu/Mmux_Output2_rs_A [6], \Core/alu/Mmux_Output2_rs_A [5], \Core/alu/Mmux_Output2_rs_A [4]}),
    .O({\Core/alu/Mmux_Output2_split [7], \Core/alu/Mmux_Output2_split [6], \Core/alu/Mmux_Output2_split [5], \Core/alu/Mmux_Output2_split [4]}),
    .S({\Core/alu/Mmux_Output2_rs_lut [7], \Core/alu/Mmux_Output2_rs_lut [6], \Core/alu/Mmux_Output2_rs_lut [5], \Core/alu/Mmux_Output2_rs_lut [4]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y53" ),
    .INIT ( 64'hCFC5C0CACFC5C0CA ))
  \Core/alu/Mmux_Output2_rs_lut<6>  (
    .ADR2(\Core/Instruction [29]),
    .ADR3(\Core/Instruction [28]),
    .ADR0(\Core/RFBout<6>_0 ),
    .ADR4(\WriteData<6>_0 ),
    .ADR1(\Core/alu/n0040<6>_0 ),
    .ADR5(1'b1),
    .O(\Core/alu/Mmux_Output2_rs_lut [6])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y53" ),
    .INIT ( 32'hCFCFC0C0 ))
  \Core/alu/Mmux_Output2_A131  (
    .ADR2(\Core/Instruction [29]),
    .ADR3(1'b1),
    .ADR0(1'b1),
    .ADR4(\WriteData<6>_0 ),
    .ADR1(\Core/alu/n0040<6>_0 ),
    .O(\Core/alu/Mmux_Output2_rs_A [6])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y53" ),
    .INIT ( 64'hF0AAF066F0AAF066 ))
  \Core/alu/Mmux_Output2_rs_lut<5>  (
    .ADR3(\Core/Instruction [29]),
    .ADR4(\Core/Instruction [28]),
    .ADR1(\Core/RFBout<5>_0 ),
    .ADR0(\WriteData<5>_0 ),
    .ADR2(\Core/alu/n0040<5>_0 ),
    .ADR5(1'b1),
    .O(\Core/alu/Mmux_Output2_rs_lut [5])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y53" ),
    .INIT ( 32'hF0AAF0AA ))
  \Core/alu/Mmux_Output2_A121  (
    .ADR3(\Core/Instruction [29]),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR0(\WriteData<5>_0 ),
    .ADR2(\Core/alu/n0040<5>_0 ),
    .O(\Core/alu/Mmux_Output2_rs_A [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y53" ),
    .INIT ( 64'hCCF0CC5ACCF0CC5A ))
  \Core/alu/Mmux_Output2_rs_lut<4>  (
    .ADR3(\Core/Instruction [29]),
    .ADR4(\Core/Instruction [28]),
    .ADR0(\Core/RFBout<4>_0 ),
    .ADR2(\WriteData<4>_0 ),
    .ADR1(\Core/alu/n0040<4>_0 ),
    .ADR5(1'b1),
    .O(\Core/alu/Mmux_Output2_rs_lut [4])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y53" ),
    .INIT ( 32'hCCF0CCF0 ))
  \Core/alu/Mmux_Output2_A111  (
    .ADR3(\Core/Instruction [29]),
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(\WriteData<4>_0 ),
    .ADR1(\Core/alu/n0040<4>_0 ),
    .O(\Core/alu/Mmux_Output2_rs_A [4])
  );
  X_FF #(
    .LOC ( "SLICE_X16Y30" ),
    .INIT ( 1'b0 ))
  \Core/PC_11  (
    .CE(\Core/PS_FSM_FFd2_11092 ),
    .CLK(\NlwBufferSignal_Core/PC_11/CLK ),
    .I(\Core/Result [11]),
    .O(\Core/PC [11]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y30" ),
    .INIT ( 64'hFF00FF00FE04FF00 ))
  \Core/Maccum_PC_lut<11>  (
    .ADR4(\Core/Instruction [31]),
    .ADR5(\Core/Instruction [30]),
    .ADR0(\Core/Instruction [29]),
    .ADR3(\Core/PC [11]),
    .ADR2(\Core/Instruction [28]),
    .ADR1(\Core/Instruction [27]),
    .O(\Core/Maccum_PC_lut [11])
  );
  X_FF #(
    .LOC ( "SLICE_X16Y30" ),
    .INIT ( 1'b0 ))
  \Core/PC_10  (
    .CE(\Core/PS_FSM_FFd2_11092 ),
    .CLK(\NlwBufferSignal_Core/PC_10/CLK ),
    .I(\Core/Result [10]),
    .O(\Core/PC [10]),
    .RST(GND),
    .SET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X16Y30" ))
  \Core/Maccum_PC_cy<11>  (
    .CI(\Core/Maccum_PC_cy[7] ),
    .CYINIT(1'b0),
    .CO({\Core/Maccum_PC_cy[11] , \NLW_Core/Maccum_PC_cy<11>_CO[2]_UNCONNECTED , \NLW_Core/Maccum_PC_cy<11>_CO[1]_UNCONNECTED , 
\NLW_Core/Maccum_PC_cy<11>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_Core/Maccum_PC_cy<11>/DI<3> , \NlwBufferSignal_Core/Maccum_PC_cy<11>/DI<2> , \NlwBufferSignal_Core/Maccum_PC_cy<11>/DI<1> , 
\NlwBufferSignal_Core/Maccum_PC_cy<11>/DI<0> }),
    .O({\Core/Result [11], \Core/Result [10], \Core/Result [9], \Core/Result [8]}),
    .S({\Core/Maccum_PC_lut [11], \Core/Maccum_PC_lut [10], \Core/Maccum_PC_lut [9], \Core/Maccum_PC_lut [8]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y30" ),
    .INIT ( 64'hFFFF0100FEFF0000 ))
  \Core/Maccum_PC_lut<10>  (
    .ADR3(\Core/Instruction [31]),
    .ADR1(\Core/Instruction [30]),
    .ADR0(\Core/Instruction [29]),
    .ADR4(\Core/PC [10]),
    .ADR2(\Core/Instruction [28]),
    .ADR5(\Core/Instruction [26]),
    .O(\Core/Maccum_PC_lut [10])
  );
  X_FF #(
    .LOC ( "SLICE_X16Y30" ),
    .INIT ( 1'b0 ))
  \Core/PC_9  (
    .CE(\Core/PS_FSM_FFd2_11092 ),
    .CLK(\NlwBufferSignal_Core/PC_9/CLK ),
    .I(\Core/Result [9]),
    .O(\Core/PC [9]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y30" ),
    .INIT ( 64'hFFFF0000FFFD0008 ))
  \Core/Maccum_PC_lut<9>  (
    .ADR0(\Core/Instruction [31]),
    .ADR2(\Core/Instruction [30]),
    .ADR3(\Core/Instruction [29]),
    .ADR4(\Core/PC [9]),
    .ADR5(\Core/Instruction [28]),
    .ADR1(\Core/Instruction [25]),
    .O(\Core/Maccum_PC_lut [9])
  );
  X_FF #(
    .LOC ( "SLICE_X16Y30" ),
    .INIT ( 1'b0 ))
  \Core/PC_8  (
    .CE(\Core/PS_FSM_FFd2_11092 ),
    .CLK(\NlwBufferSignal_Core/PC_8/CLK ),
    .I(\Core/Result [8]),
    .O(\Core/PC [8]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y30" ),
    .INIT ( 64'hFFFFFFEF00000020 ))
  \Core/Maccum_PC_lut<8>  (
    .ADR2(\Core/Instruction [31]),
    .ADR3(\Core/Instruction [30]),
    .ADR4(\Core/Instruction [29]),
    .ADR5(\Core/PC [8]),
    .ADR1(\Core/Instruction [28]),
    .ADR0(\Core/Instruction [24]),
    .O(\Core/Maccum_PC_lut [8])
  );
  X_BUF   \Core/alu/Mmux_Output2_split<15>/Core/alu/Mmux_Output2_split<15>_DMUX_Delay  (
    .I(\Core/alu/Mmux_Output2_split [15]),
    .O(\Core/alu/Mmux_Output2_split<15>_0 )
  );
  X_BUF   \Core/alu/Mmux_Output2_split<15>/Core/alu/Mmux_Output2_split<15>_CMUX_Delay  (
    .I(\Core/alu/Mmux_Output2_split [14]),
    .O(\Core/alu/Mmux_Output2_split<14>_0 )
  );
  X_BUF   \Core/alu/Mmux_Output2_split<15>/Core/alu/Mmux_Output2_split<15>_BMUX_Delay  (
    .I(\Core/alu/Mmux_Output2_split [13]),
    .O(\Core/alu/Mmux_Output2_split<13>_0 )
  );
  X_BUF   \Core/alu/Mmux_Output2_split<15>/Core/alu/Mmux_Output2_split<15>_AMUX_Delay  (
    .I(\Core/alu/Mmux_Output2_split [12]),
    .O(\Core/alu/Mmux_Output2_split<12>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y55" ),
    .INIT ( 64'hF0F0F0F09999CCCC ))
  \Core/alu/Mmux_Output2_rs_lut<15>  (
    .ADR3(1'b1),
    .ADR5(\Core/Instruction [29]),
    .ADR0(\Core/Instruction [28]),
    .ADR4(\Core/RFBout<15>_0 ),
    .ADR1(\WriteData<15>_0 ),
    .ADR2(\Core/alu/n0040<15>_0 ),
    .O(\Core/alu/Mmux_Output2_rs_lut [15])
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X14Y55" ))
  \Core/alu/Mmux_Output2_rs_xor<15>  (
    .CI(\Core/alu/Mmux_Output2_rs_cy[11] ),
    .CYINIT(1'b0),
    .CO({\NLW_Core/alu/Mmux_Output2_rs_xor<15>_CO[3]_UNCONNECTED , \NLW_Core/alu/Mmux_Output2_rs_xor<15>_CO[2]_UNCONNECTED , 
\NLW_Core/alu/Mmux_Output2_rs_xor<15>_CO[1]_UNCONNECTED , \NLW_Core/alu/Mmux_Output2_rs_xor<15>_CO[0]_UNCONNECTED }),
    .DI({\NLW_Core/alu/Mmux_Output2_rs_xor<15>_DI[3]_UNCONNECTED , \Core/alu/Mmux_Output2_rs_A [14], \Core/alu/Mmux_Output2_rs_A [13], 
\Core/alu/Mmux_Output2_rs_A [12]}),
    .O({\Core/alu/Mmux_Output2_split [15], \Core/alu/Mmux_Output2_split [14], \Core/alu/Mmux_Output2_split [13], \Core/alu/Mmux_Output2_split [12]}),
    .S({\Core/alu/Mmux_Output2_rs_lut [15], \Core/alu/Mmux_Output2_rs_lut [14], \Core/alu/Mmux_Output2_rs_lut [13], \Core/alu/Mmux_Output2_rs_lut [12]
})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y55" ),
    .INIT ( 64'hCCCCAA5ACCCCAA5A ))
  \Core/alu/Mmux_Output2_rs_lut<14>  (
    .ADR4(\Core/Instruction [29]),
    .ADR3(\Core/Instruction [28]),
    .ADR2(\Core/RFBout<14>_0 ),
    .ADR0(\WriteData<14>_0 ),
    .ADR1(\Core/alu/n0040<14>_0 ),
    .ADR5(1'b1),
    .O(\Core/alu/Mmux_Output2_rs_lut [14])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y55" ),
    .INIT ( 32'hCCCCAAAA ))
  \Core/alu/Mmux_Output2_A61  (
    .ADR4(\Core/Instruction [29]),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR0(\WriteData<14>_0 ),
    .ADR1(\Core/alu/n0040<14>_0 ),
    .O(\Core/alu/Mmux_Output2_rs_A [14])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y55" ),
    .INIT ( 64'hFF00B4B4FF00B4B4 ))
  \Core/alu/Mmux_Output2_rs_lut<13>  (
    .ADR4(\Core/Instruction [29]),
    .ADR0(\Core/Instruction [28]),
    .ADR1(\Core/RFBout<13>_0 ),
    .ADR2(\WriteData<13>_0 ),
    .ADR3(\Core/alu/n0040<13>_0 ),
    .ADR5(1'b1),
    .O(\Core/alu/Mmux_Output2_rs_lut [13])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y55" ),
    .INIT ( 32'hFF00F0F0 ))
  \Core/alu/Mmux_Output2_A51  (
    .ADR4(\Core/Instruction [29]),
    .ADR1(1'b1),
    .ADR0(1'b1),
    .ADR2(\WriteData<13>_0 ),
    .ADR3(\Core/alu/n0040<13>_0 ),
    .O(\Core/alu/Mmux_Output2_rs_A [13])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y55" ),
    .INIT ( 64'hDD888DD8DD888DD8 ))
  \Core/alu/Mmux_Output2_rs_lut<12>  (
    .ADR0(\Core/Instruction [29]),
    .ADR4(\Core/Instruction [28]),
    .ADR2(\Core/RFBout<12>_0 ),
    .ADR3(\WriteData<12>_0 ),
    .ADR1(\Core/alu/n0040<12>_0 ),
    .ADR5(1'b1),
    .O(\Core/alu/Mmux_Output2_rs_lut [12])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y55" ),
    .INIT ( 32'hDD88DD88 ))
  \Core/alu/Mmux_Output2_A41  (
    .ADR0(\Core/Instruction [29]),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(\WriteData<12>_0 ),
    .ADR1(\Core/alu/n0040<12>_0 ),
    .O(\Core/alu/Mmux_Output2_rs_A [12])
  );
  X_FF #(
    .LOC ( "SLICE_X16Y29" ),
    .INIT ( 1'b0 ))
  \Core/PC_7  (
    .CE(\Core/PS_FSM_FFd2_11092 ),
    .CLK(\NlwBufferSignal_Core/PC_7/CLK ),
    .I(\Core/Result [7]),
    .O(\Core/PC [7]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y29" ),
    .INIT ( 64'hFFFFFFEF00100000 ))
  \Core/Maccum_PC_lut<7>  (
    .ADR2(\Core/Instruction [31]),
    .ADR0(\Core/Instruction [30]),
    .ADR3(\Core/Instruction [29]),
    .ADR5(\Core/PC [7]),
    .ADR1(\Core/Instruction [28]),
    .ADR4(\Core/Instruction [23]),
    .O(\Core/Maccum_PC_lut [7])
  );
  X_FF #(
    .LOC ( "SLICE_X16Y29" ),
    .INIT ( 1'b0 ))
  \Core/PC_6  (
    .CE(\Core/PS_FSM_FFd2_11092 ),
    .CLK(\NlwBufferSignal_Core/PC_6/CLK ),
    .I(\Core/Result [6]),
    .O(\Core/PC [6]),
    .RST(GND),
    .SET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X16Y29" ))
  \Core/Maccum_PC_cy<7>  (
    .CI(\Core/Maccum_PC_cy[3] ),
    .CYINIT(1'b0),
    .CO({\Core/Maccum_PC_cy[7] , \NLW_Core/Maccum_PC_cy<7>_CO[2]_UNCONNECTED , \NLW_Core/Maccum_PC_cy<7>_CO[1]_UNCONNECTED , 
\NLW_Core/Maccum_PC_cy<7>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_Core/Maccum_PC_cy<7>/DI<3> , \NlwBufferSignal_Core/Maccum_PC_cy<7>/DI<2> , \NlwBufferSignal_Core/Maccum_PC_cy<7>/DI<1> , 
\NlwBufferSignal_Core/Maccum_PC_cy<7>/DI<0> }),
    .O({\Core/Result [7], \Core/Result [6], \Core/Result [5], \Core/Result [4]}),
    .S({\Core/Maccum_PC_lut [7], \Core/Maccum_PC_lut [6], \Core/Maccum_PC_lut [5], \Core/Maccum_PC_lut [4]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y29" ),
    .INIT ( 64'hF0F0F0F0F0F4F0B0 ))
  \Core/Maccum_PC_lut<6>  (
    .ADR1(\Core/Instruction [31]),
    .ADR3(\Core/Instruction [30]),
    .ADR0(\Core/Instruction [29]),
    .ADR2(\Core/PC [6]),
    .ADR5(\Core/Instruction [28]),
    .ADR4(\Core/Instruction [22]),
    .O(\Core/Maccum_PC_lut [6])
  );
  X_FF #(
    .LOC ( "SLICE_X16Y29" ),
    .INIT ( 1'b0 ))
  \Core/PC_5  (
    .CE(\Core/PS_FSM_FFd2_11092 ),
    .CLK(\NlwBufferSignal_Core/PC_5/CLK ),
    .I(\Core/Result [5]),
    .O(\Core/PC [5]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y29" ),
    .INIT ( 64'hFFFF0000FEFF0200 ))
  \Core/Maccum_PC_lut<5>  (
    .ADR3(\Core/Instruction [31]),
    .ADR1(\Core/Instruction [30]),
    .ADR5(\Core/Instruction [29]),
    .ADR4(\Core/PC [5]),
    .ADR2(\Core/Instruction [28]),
    .ADR0(\Core/Instruction [21]),
    .O(\Core/Maccum_PC_lut [5])
  );
  X_FF #(
    .LOC ( "SLICE_X16Y29" ),
    .INIT ( 1'b0 ))
  \Core/PC_4  (
    .CE(\Core/PS_FSM_FFd2_11092 ),
    .CLK(\NlwBufferSignal_Core/PC_4/CLK ),
    .I(\Core/Result [4]),
    .O(\Core/PC [4]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y29" ),
    .INIT ( 64'hCCCCCDCCCCCCC8CC ))
  \Core/Maccum_PC_lut<4>  (
    .ADR3(\Core/Instruction [31]),
    .ADR4(\Core/Instruction [30]),
    .ADR0(\Core/Instruction [29]),
    .ADR1(\Core/PC [4]),
    .ADR2(\Core/Instruction [28]),
    .ADR5(\Core/Instruction [20]),
    .O(\Core/Maccum_PC_lut [4])
  );
  X_BUF   \Core/alu/Mmux_Output2_rs_cy<11>/Core/alu/Mmux_Output2_rs_cy<11>_DMUX_Delay  (
    .I(\Core/alu/Mmux_Output2_split [11]),
    .O(\Core/alu/Mmux_Output2_split<11>_0 )
  );
  X_BUF   \Core/alu/Mmux_Output2_rs_cy<11>/Core/alu/Mmux_Output2_rs_cy<11>_CMUX_Delay  (
    .I(\Core/alu/Mmux_Output2_split [10]),
    .O(\Core/alu/Mmux_Output2_split<10>_0 )
  );
  X_BUF   \Core/alu/Mmux_Output2_rs_cy<11>/Core/alu/Mmux_Output2_rs_cy<11>_BMUX_Delay  (
    .I(\Core/alu/Mmux_Output2_split [9]),
    .O(\Core/alu/Mmux_Output2_split<9>_0 )
  );
  X_BUF   \Core/alu/Mmux_Output2_rs_cy<11>/Core/alu/Mmux_Output2_rs_cy<11>_AMUX_Delay  (
    .I(\Core/alu/Mmux_Output2_split [8]),
    .O(\Core/alu/Mmux_Output2_split<8>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y54" ),
    .INIT ( 64'hF0F0AA66F0F0AA66 ))
  \Core/alu/Mmux_Output2_rs_lut<11>  (
    .ADR4(\Core/Instruction [29]),
    .ADR3(\Core/Instruction [28]),
    .ADR1(\Core/RFBout<11>_0 ),
    .ADR0(\WriteData<11>_0 ),
    .ADR2(\Core/alu/n0040<11>_0 ),
    .ADR5(1'b1),
    .O(\Core/alu/Mmux_Output2_rs_lut [11])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y54" ),
    .INIT ( 32'hF0F0AAAA ))
  \Core/alu/Mmux_Output2_A31  (
    .ADR4(\Core/Instruction [29]),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR0(\WriteData<11>_0 ),
    .ADR2(\Core/alu/n0040<11>_0 ),
    .O(\Core/alu/Mmux_Output2_rs_A [11])
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X14Y54" ))
  \Core/alu/Mmux_Output2_rs_cy<11>  (
    .CI(\Core/alu/Mmux_Output2_rs_cy[7] ),
    .CYINIT(1'b0),
    .CO({\Core/alu/Mmux_Output2_rs_cy[11] , \NLW_Core/alu/Mmux_Output2_rs_cy<11>_CO[2]_UNCONNECTED , 
\NLW_Core/alu/Mmux_Output2_rs_cy<11>_CO[1]_UNCONNECTED , \NLW_Core/alu/Mmux_Output2_rs_cy<11>_CO[0]_UNCONNECTED }),
    .DI({\Core/alu/Mmux_Output2_rs_A [11], \Core/alu/Mmux_Output2_rs_A [10], \Core/alu/Mmux_Output2_rs_A [9], \Core/alu/Mmux_Output2_rs_A [8]}),
    .O({\Core/alu/Mmux_Output2_split [11], \Core/alu/Mmux_Output2_split [10], \Core/alu/Mmux_Output2_split [9], \Core/alu/Mmux_Output2_split [8]}),
    .S({\Core/alu/Mmux_Output2_rs_lut [11], \Core/alu/Mmux_Output2_rs_lut [10], \Core/alu/Mmux_Output2_rs_lut [9], \Core/alu/Mmux_Output2_rs_lut [8]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y54" ),
    .INIT ( 64'hCCCCF50ACCCCF50A ))
  \Core/alu/Mmux_Output2_rs_lut<10>  (
    .ADR4(\Core/Instruction [29]),
    .ADR2(\Core/Instruction [28]),
    .ADR0(\Core/RFBout<10>_0 ),
    .ADR3(\WriteData<10>_0 ),
    .ADR1(\Core/alu/n0040<10>_0 ),
    .ADR5(1'b1),
    .O(\Core/alu/Mmux_Output2_rs_lut [10])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y54" ),
    .INIT ( 32'hCCCCFF00 ))
  \Core/alu/Mmux_Output2_A21  (
    .ADR4(\Core/Instruction [29]),
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR3(\WriteData<10>_0 ),
    .ADR1(\Core/alu/n0040<10>_0 ),
    .O(\Core/alu/Mmux_Output2_rs_A [10])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y54" ),
    .INIT ( 64'hF099F0AAF099F0AA ))
  \Core/alu/Mmux_Output2_rs_lut<9>  (
    .ADR3(\Core/Instruction [29]),
    .ADR1(\Core/Instruction [28]),
    .ADR4(\Core/RFBout<9>_0 ),
    .ADR0(\WriteData<9>_0 ),
    .ADR2(\Core/alu/n0040<9>_0 ),
    .ADR5(1'b1),
    .O(\Core/alu/Mmux_Output2_rs_lut [9])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y54" ),
    .INIT ( 32'hF0AAF0AA ))
  \Core/alu/Mmux_Output2_A161  (
    .ADR3(\Core/Instruction [29]),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .ADR0(\WriteData<9>_0 ),
    .ADR2(\Core/alu/n0040<9>_0 ),
    .O(\Core/alu/Mmux_Output2_rs_A [9])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y54" ),
    .INIT ( 64'hCCCCA5AACCCCA5AA ))
  \Core/alu/Mmux_Output2_rs_lut<8>  (
    .ADR4(\Core/Instruction [29]),
    .ADR2(\Core/Instruction [28]),
    .ADR3(\Core/RFBout<8>_0 ),
    .ADR0(\WriteData<8>_0 ),
    .ADR1(\Core/alu/n0040<8>_0 ),
    .ADR5(1'b1),
    .O(\Core/alu/Mmux_Output2_rs_lut [8])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y54" ),
    .INIT ( 32'hCCCCAAAA ))
  \Core/alu/Mmux_Output2_A151  (
    .ADR4(\Core/Instruction [29]),
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR0(\WriteData<8>_0 ),
    .ADR1(\Core/alu/n0040<8>_0 ),
    .O(\Core/alu/Mmux_Output2_rs_A [8])
  );
  X_BUF   \Core/alu/Mmux_Output2_rs_cy<3>/Core/alu/Mmux_Output2_rs_cy<3>_DMUX_Delay  (
    .I(\Core/alu/Mmux_Output2_split [3]),
    .O(\Core/alu/Mmux_Output2_split<3>_0 )
  );
  X_BUF   \Core/alu/Mmux_Output2_rs_cy<3>/Core/alu/Mmux_Output2_rs_cy<3>_CMUX_Delay  (
    .I(\Core/alu/Mmux_Output2_split [2]),
    .O(\Core/alu/Mmux_Output2_split<2>_0 )
  );
  X_BUF   \Core/alu/Mmux_Output2_rs_cy<3>/Core/alu/Mmux_Output2_rs_cy<3>_BMUX_Delay  (
    .I(\Core/alu/Mmux_Output2_split [1]),
    .O(\Core/alu/Mmux_Output2_split<1>_0 )
  );
  X_BUF   \Core/alu/Mmux_Output2_rs_cy<3>/Core/alu/Mmux_Output2_rs_cy<3>_AMUX_Delay  (
    .I(\Core/alu/Mmux_Output2_split [0]),
    .O(\Core/alu/Mmux_Output2_split<0>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y52" ),
    .INIT ( 64'hF0F033CCF0F055AA ))
  \Core/alu/Mmux_Output2_rs_lut<3>  (
    .ADR1(\Core/Instruction [19]),
    .ADR4(\Core/Instruction [29]),
    .ADR5(\Core/Instruction [28]),
    .ADR0(\Core/RFBout<3>_0 ),
    .ADR3(\WriteData<3>_0 ),
    .ADR2(\Core/alu/n0040<3>_0 ),
    .O(\Core/alu/Mmux_Output2_rs_lut [3])
  );
  X_ZERO #(
    .LOC ( "SLICE_X14Y52" ))
  \ProtoComp40.CYINITGND  (
    .O(\ProtoComp40.CYINITGND.0 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X14Y52" ))
  \Core/alu/Mmux_Output2_rs_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp40.CYINITGND.0 ),
    .CO({\Core/alu/Mmux_Output2_rs_cy[3] , \NLW_Core/alu/Mmux_Output2_rs_cy<3>_CO[2]_UNCONNECTED , 
\NLW_Core/alu/Mmux_Output2_rs_cy<3>_CO[1]_UNCONNECTED , \NLW_Core/alu/Mmux_Output2_rs_cy<3>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_Core/alu/Mmux_Output2_rs_cy<3>/DI<3> , \NlwBufferSignal_Core/alu/Mmux_Output2_rs_cy<3>/DI<2> , 
\NlwBufferSignal_Core/alu/Mmux_Output2_rs_cy<3>/DI<1> , \NlwBufferSignal_Core/alu/Mmux_Output2_rs_cy<3>/DI<0> }),
    .O({\Core/alu/Mmux_Output2_split [3], \Core/alu/Mmux_Output2_split [2], \Core/alu/Mmux_Output2_split [1], \Core/alu/Mmux_Output2_split [0]}),
    .S({\Core/alu/Mmux_Output2_rs_lut [3], \Core/alu/Mmux_Output2_rs_lut [2], \Core/alu/Mmux_Output2_rs_lut [1], \Core/alu/Mmux_Output2_rs_lut [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y52" ),
    .INIT ( 64'hFF47FFB8004700B8 ))
  \Core/alu/Mmux_Output2_rs_lut<2>  (
    .ADR0(\Core/Instruction [18]),
    .ADR3(\Core/Instruction [29]),
    .ADR1(\Core/Instruction [28]),
    .ADR2(\Core/RFBout<2>_0 ),
    .ADR4(\WriteData<2>_0 ),
    .ADR5(\Core/alu/n0040<2>_0 ),
    .O(\Core/alu/Mmux_Output2_rs_lut [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y52" ),
    .INIT ( 64'hCDFEFDCE01323102 ))
  \Core/alu/Mmux_Output2_rs_lut<1>  (
    .ADR1(\Core/Instruction [29]),
    .ADR2(\Core/Instruction [28]),
    .ADR4(\Core/Instruction [17]),
    .ADR0(\Core/RFBout<1>_0 ),
    .ADR3(\WriteData<1>_0 ),
    .ADR5(\Core/alu/n0040<1>_0 ),
    .O(\Core/alu/Mmux_Output2_rs_lut [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y52" ),
    .INIT ( 64'h00FF4B4B00FF7878 ))
  \Core/alu/Mmux_Output2_rs_lut<0>  (
    .ADR4(\Core/Instruction [29]),
    .ADR1(\Core/Instruction [28]),
    .ADR0(\Core/Instruction [16]),
    .ADR5(\Core/RFBout<0>_0 ),
    .ADR2(\WriteData<0>_0 ),
    .ADR3(\Core/alu/n0040<0>_0 ),
    .O(\Core/alu/Mmux_Output2_rs_lut [0])
  );
  X_FF #(
    .LOC ( "SLICE_X16Y28" ),
    .INIT ( 1'b0 ))
  \Core/PC_3  (
    .CE(\Core/PS_FSM_FFd2_11092 ),
    .CLK(\NlwBufferSignal_Core/PC_3/CLK ),
    .I(\Core/Result [3]),
    .O(\Core/PC [3]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y28" ),
    .INIT ( 64'hFFFEFFFF00040000 ))
  \Core/Maccum_PC_lut<3>  (
    .ADR4(\Core/Instruction [31]),
    .ADR0(\Core/Instruction [30]),
    .ADR2(\Core/Instruction [29]),
    .ADR5(\Core/PC [3]),
    .ADR3(\Core/Instruction [28]),
    .ADR1(\Core/Instruction [19]),
    .O(\Core/Maccum_PC_lut [3])
  );
  X_ZERO #(
    .LOC ( "SLICE_X16Y28" ))
  \ProtoComp43.CYINITGND  (
    .O(\ProtoComp43.CYINITGND.0 )
  );
  X_FF #(
    .LOC ( "SLICE_X16Y28" ),
    .INIT ( 1'b0 ))
  \Core/PC_2  (
    .CE(\Core/PS_FSM_FFd2_11092 ),
    .CLK(\NlwBufferSignal_Core/PC_2/CLK ),
    .I(\Core/Result [2]),
    .O(\Core/PC [2]),
    .RST(GND),
    .SET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X16Y28" ))
  \Core/Maccum_PC_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp43.CYINITGND.0 ),
    .CO({\Core/Maccum_PC_cy[3] , \NLW_Core/Maccum_PC_cy<3>_CO[2]_UNCONNECTED , \NLW_Core/Maccum_PC_cy<3>_CO[1]_UNCONNECTED , 
\NLW_Core/Maccum_PC_cy<3>_CO[0]_UNCONNECTED }),
    .DI({\NlwBufferSignal_Core/Maccum_PC_cy<3>/DI<3> , \NlwBufferSignal_Core/Maccum_PC_cy<3>/DI<2> , \NlwBufferSignal_Core/Maccum_PC_cy<3>/DI<1> , 
\NlwBufferSignal_Core/Maccum_PC_cy<3>/DI<0> }),
    .O({\Core/Result [3], \Core/Result [2], \Core/Result [1], \Core/Result [0]}),
    .S({\Core/Maccum_PC_lut [3], \Core/Maccum_PC_lut [2], \Core/Maccum_PC_lut [1], \Core/Maccum_PC_lut [0]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y28" ),
    .INIT ( 64'hFFFE0002FFFF0000 ))
  \Core/Maccum_PC_lut<2>  (
    .ADR5(\Core/Instruction [31]),
    .ADR1(\Core/Instruction [30]),
    .ADR3(\Core/Instruction [29]),
    .ADR4(\Core/PC [2]),
    .ADR2(\Core/Instruction [28]),
    .ADR0(\Core/Instruction [18]),
    .O(\Core/Maccum_PC_lut [2])
  );
  X_FF #(
    .LOC ( "SLICE_X16Y28" ),
    .INIT ( 1'b0 ))
  \Core/PC_1  (
    .CE(\Core/PS_FSM_FFd2_11092 ),
    .CLK(\NlwBufferSignal_Core/PC_1/CLK ),
    .I(\Core/Result [1]),
    .O(\Core/PC [1]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y28" ),
    .INIT ( 64'hDDDDDDEE11111122 ))
  \Core/Maccum_PC_lut<1>  (
    .ADR2(1'b1),
    .ADR1(\Core/Instruction[31]_PWR_4_o_equal_11_o ),
    .ADR5(\Core/Instruction [17]),
    .ADR0(\Core/PC [1]),
    .ADR4(\Core/Instruction[31]_GND_4_o_equal_19_o ),
    .ADR3(\Core/Instruction[31]_GND_4_o_equal_21_o ),
    .O(\Core/Maccum_PC_lut [1])
  );
  X_FF #(
    .LOC ( "SLICE_X16Y28" ),
    .INIT ( 1'b0 ))
  \Core/PC_0  (
    .CE(\Core/PS_FSM_FFd2_11092 ),
    .CLK(\NlwBufferSignal_Core/PC_0/CLK ),
    .I(\Core/Result [0]),
    .O(\Core/PC [0]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y28" ),
    .INIT ( 64'hF5F5F5A0A0A0A0F5 ))
  \Core/Maccum_PC_lut<0>  (
    .ADR1(1'b1),
    .ADR0(\Core/Instruction[31]_PWR_4_o_equal_11_o ),
    .ADR2(\Core/Instruction [16]),
    .ADR5(\Core/PC [0]),
    .ADR4(\Core/Instruction[31]_GND_4_o_equal_19_o ),
    .ADR3(\Core/Instruction[31]_GND_4_o_equal_21_o ),
    .O(\Core/Maccum_PC_lut [0])
  );
  X_BUF   \Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<11>/Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<11>_DMUX_Delay  (
    .I(\Core/PC[15]_GND_4_o_add_16_OUT<11> ),
    .O(\Core/PC[15]_GND_4_o_add_16_OUT<11>_0 )
  );
  X_BUF   \Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<11>/Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<11>_CMUX_Delay  (
    .I(\Core/PC[15]_GND_4_o_add_16_OUT<10> ),
    .O(\Core/PC[15]_GND_4_o_add_16_OUT<10>_0 )
  );
  X_BUF   \Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<11>/Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<11>_BMUX_Delay  (
    .I(\Core/PC[15]_GND_4_o_add_16_OUT<9> ),
    .O(\Core/PC[15]_GND_4_o_add_16_OUT<9>_0 )
  );
  X_BUF   \Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<11>/Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<11>_AMUX_Delay  (
    .I(\Core/PC[15]_GND_4_o_add_16_OUT<8> ),
    .O(\Core/PC[15]_GND_4_o_add_16_OUT<8>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y26" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \Core/PC<11>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\Core/PC [11]),
    .ADR5(1'b1),
    .O(\Core/PC<11>_rt_5225 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y26" ),
    .INIT ( 32'h00000000 ))
  \N1_5.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N1_5.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X20Y26" ))
  \Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<11>  (
    .CI(\Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<7>_12374 ),
    .CYINIT(1'b0),
    .CO({\Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<11>_12379 , \NLW_Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<11>_CO[2]_UNCONNECTED , 
\NLW_Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<11>_CO[1]_UNCONNECTED , \NLW_Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<11>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\Core/PC[15]_GND_4_o_add_16_OUT<11> , \Core/PC[15]_GND_4_o_add_16_OUT<10> , \Core/PC[15]_GND_4_o_add_16_OUT<9> , 
\Core/PC[15]_GND_4_o_add_16_OUT<8> }),
    .S({\Core/PC<11>_rt_5225 , \Core/PC<10>_rt_5240 , \Core/PC<9>_rt_5233 , \Core/PC<8>_rt_5232 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y26" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \Core/PC<10>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\Core/PC [10]),
    .ADR5(1'b1),
    .O(\Core/PC<10>_rt_5240 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y26" ),
    .INIT ( 32'h00000000 ))
  \N1_6.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N1_6.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y26" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \Core/PC<9>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\Core/PC [9]),
    .ADR5(1'b1),
    .O(\Core/PC<9>_rt_5233 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y26" ),
    .INIT ( 32'h00000000 ))
  \N1_7.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N1_7.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y26" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \Core/PC<8>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\Core/PC [8]),
    .ADR5(1'b1),
    .O(\Core/PC<8>_rt_5232 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y26" ),
    .INIT ( 32'h00000000 ))
  \N1_8.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N1_8.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \Core/PC[15]_GND_4_o_add_16_OUT<14>/Core/PC[15]_GND_4_o_add_16_OUT<14>_CMUX_Delay  (
    .I(\Core/PC[15]_GND_4_o_add_16_OUT<14> ),
    .O(\Core/PC[15]_GND_4_o_add_16_OUT<14>_0 )
  );
  X_BUF   \Core/PC[15]_GND_4_o_add_16_OUT<14>/Core/PC[15]_GND_4_o_add_16_OUT<14>_BMUX_Delay  (
    .I(\Core/PC[15]_GND_4_o_add_16_OUT<13> ),
    .O(\Core/PC[15]_GND_4_o_add_16_OUT<13>_0 )
  );
  X_BUF   \Core/PC[15]_GND_4_o_add_16_OUT<14>/Core/PC[15]_GND_4_o_add_16_OUT<14>_AMUX_Delay  (
    .I(\Core/PC[15]_GND_4_o_add_16_OUT<12> ),
    .O(\Core/PC[15]_GND_4_o_add_16_OUT<12>_0 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X20Y27" ))
  \Core/Madd_PC[15]_GND_4_o_add_16_OUT_xor<14>  (
    .CI(\Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<11>_12379 ),
    .CYINIT(1'b0),
    .CO({\NLW_Core/Madd_PC[15]_GND_4_o_add_16_OUT_xor<14>_CO[3]_UNCONNECTED , \NLW_Core/Madd_PC[15]_GND_4_o_add_16_OUT_xor<14>_CO[2]_UNCONNECTED , 
\NLW_Core/Madd_PC[15]_GND_4_o_add_16_OUT_xor<14>_CO[1]_UNCONNECTED , \NLW_Core/Madd_PC[15]_GND_4_o_add_16_OUT_xor<14>_CO[0]_UNCONNECTED }),
    .DI({\NLW_Core/Madd_PC[15]_GND_4_o_add_16_OUT_xor<14>_DI[3]_UNCONNECTED , \NLW_Core/Madd_PC[15]_GND_4_o_add_16_OUT_xor<14>_DI[2]_UNCONNECTED , 
1'b0, 1'b0}),
    .O({\NLW_Core/Madd_PC[15]_GND_4_o_add_16_OUT_xor<14>_O[3]_UNCONNECTED , \Core/PC[15]_GND_4_o_add_16_OUT<14> , \Core/PC[15]_GND_4_o_add_16_OUT<13> 
, \Core/PC[15]_GND_4_o_add_16_OUT<12> }),
    .S({\NLW_Core/Madd_PC[15]_GND_4_o_add_16_OUT_xor<14>_S[3]_UNCONNECTED , \Core/PC<14>_rt_5257 , \Core/PC<13>_rt_5254 , \Core/PC<12>_rt_5252 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y27" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \Core/PC<14>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR5(1'b1),
    .ADR4(\Core/PC [14]),
    .O(\Core/PC<14>_rt_5257 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y27" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \Core/PC<13>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\Core/PC [13]),
    .ADR5(1'b1),
    .O(\Core/PC<13>_rt_5254 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y27" ),
    .INIT ( 32'h00000000 ))
  \N1_3.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N1_3.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y27" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \Core/PC<12>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\Core/PC [12]),
    .ADR5(1'b1),
    .O(\Core/PC<12>_rt_5252 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y27" ),
    .INIT ( 32'h00000000 ))
  \N1_4.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N1_4.A5LUT_O_UNCONNECTED )
  );
  X_BUF   \Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<3>/Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<3>_DMUX_Delay  (
    .I(\Core/PC[15]_GND_4_o_add_16_OUT<3> ),
    .O(\Core/PC[15]_GND_4_o_add_16_OUT<3>_0 )
  );
  X_BUF   \Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<3>/Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<3>_CMUX_Delay  (
    .I(\Core/PC[15]_GND_4_o_add_16_OUT<2> ),
    .O(\Core/PC[15]_GND_4_o_add_16_OUT<2>_0 )
  );
  X_BUF   \Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<3>/Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<3>_BMUX_Delay  (
    .I(\Core/PC[15]_GND_4_o_add_16_OUT<1> ),
    .O(\Core/PC[15]_GND_4_o_add_16_OUT<1>_0 )
  );
  X_BUF   \Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<3>/Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<3>_AMUX_Delay  (
    .I(\Core/PC[15]_GND_4_o_add_16_OUT<0> ),
    .O(\Core/PC[15]_GND_4_o_add_16_OUT<0>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y24" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \Core/PC<3>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\Core/PC [3]),
    .ADR5(1'b1),
    .O(\Core/PC<3>_rt_5186 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y24" ),
    .INIT ( 32'h00000000 ))
  \N1_13.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N1_13.D5LUT_O_UNCONNECTED )
  );
  X_ZERO #(
    .LOC ( "SLICE_X20Y24" ))
  \ProtoComp46.CYINITGND  (
    .O(\ProtoComp46.CYINITGND.0 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X20Y24" ))
  \Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp46.CYINITGND.0 ),
    .CO({\Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<3>_12369 , \NLW_Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<3>_CO[2]_UNCONNECTED , 
\NLW_Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<3>_CO[1]_UNCONNECTED , \NLW_Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<3>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b1}),
    .O({\Core/PC[15]_GND_4_o_add_16_OUT<3> , \Core/PC[15]_GND_4_o_add_16_OUT<2> , \Core/PC[15]_GND_4_o_add_16_OUT<1> , 
\Core/PC[15]_GND_4_o_add_16_OUT<0> }),
    .S({\Core/PC<3>_rt_5186 , \Core/PC<2>_rt_5190 , \Core/PC<1>_rt_5194 , \Core/Madd_PC[15]_GND_4_o_add_16_OUT_lut<0> })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y24" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \Core/PC<2>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\Core/PC [2]),
    .ADR5(1'b1),
    .O(\Core/PC<2>_rt_5190 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y24" ),
    .INIT ( 32'h00000000 ))
  \N1_14.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N1_14.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y24" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \Core/PC<1>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\Core/PC [1]),
    .ADR5(1'b1),
    .O(\Core/PC<1>_rt_5194 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y24" ),
    .INIT ( 32'h00000000 ))
  \N1_15.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N1_15.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y24" ),
    .INIT ( 64'h3333333333333333 ))
  \Core/Madd_PC[15]_GND_4_o_add_16_OUT_lut<0>_INV_0  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\Core/PC [0]),
    .ADR5(1'b1),
    .O(\Core/Madd_PC[15]_GND_4_o_add_16_OUT_lut<0> )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y24" ),
    .INIT ( 32'hFFFFFFFF ))
  \N0.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N0.A5LUT_O_UNCONNECTED )
  );
  X_FF #(
    .LOC ( "SLICE_X16Y31" ),
    .INIT ( 1'b0 ))
  \Core/PC_14  (
    .CE(\Core/PS_FSM_FFd2_11092 ),
    .CLK(\NlwBufferSignal_Core/PC_14/CLK ),
    .I(\Core/Result [14]),
    .O(\Core/PC [14]),
    .RST(GND),
    .SET(GND)
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X16Y31" ))
  \Core/Maccum_PC_xor<14>  (
    .CI(\Core/Maccum_PC_cy[11] ),
    .CYINIT(1'b0),
    .CO({\NLW_Core/Maccum_PC_xor<14>_CO[3]_UNCONNECTED , \NLW_Core/Maccum_PC_xor<14>_CO[2]_UNCONNECTED , 
\NLW_Core/Maccum_PC_xor<14>_CO[1]_UNCONNECTED , \NLW_Core/Maccum_PC_xor<14>_CO[0]_UNCONNECTED }),
    .DI({\NLW_Core/Maccum_PC_xor<14>_DI[3]_UNCONNECTED , \NLW_Core/Maccum_PC_xor<14>_DI[2]_UNCONNECTED , \Core/Eqn_13_mand1_5155 , 
\Core/Eqn_12_mand1_5161 }),
    .O({\NLW_Core/Maccum_PC_xor<14>_O[3]_UNCONNECTED , \Core/Result [14], \Core/Result [13], \Core/Result [12]}),
    .S({\NLW_Core/Maccum_PC_xor<14>_S[3]_UNCONNECTED , \Core/Maccum_PC_lut [14], \Core/Maccum_PC_lut [13], \Core/Maccum_PC_lut [12]})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y31" ),
    .INIT ( 64'hFFFF0000FFF50000 ))
  \Core/Maccum_PC_lut<14>  (
    .ADR1(1'b1),
    .ADR0(\Core/Instruction [31]),
    .ADR3(\Core/Instruction [30]),
    .ADR4(\Core/PC [14]),
    .ADR2(\Core/Instruction [29]),
    .ADR5(\Core/Instruction [28]),
    .O(\Core/Maccum_PC_lut [14])
  );
  X_FF #(
    .LOC ( "SLICE_X16Y31" ),
    .INIT ( 1'b0 ))
  \Core/PC_13  (
    .CE(\Core/PS_FSM_FFd2_11092 ),
    .CLK(\NlwBufferSignal_Core/PC_13/CLK ),
    .I(\Core/Result [13]),
    .O(\Core/PC [13]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y31" ),
    .INIT ( 64'hAAAAA8AAAAAAA8AA ))
  \Core/Maccum_PC_lut<13>  (
    .ADR3(\Core/Instruction [31]),
    .ADR4(\Core/Instruction [30]),
    .ADR1(\Core/Instruction [29]),
    .ADR0(\Core/PC [13]),
    .ADR2(\Core/Instruction [28]),
    .ADR5(1'b1),
    .O(\Core/Maccum_PC_lut [13])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y31" ),
    .INIT ( 32'hAAAAA8AA ))
  \Core/Eqn_13_mand1  (
    .ADR3(\Core/Instruction [31]),
    .ADR4(\Core/Instruction [30]),
    .ADR1(\Core/Instruction [29]),
    .ADR0(\Core/PC [13]),
    .ADR2(\Core/Instruction [28]),
    .O(\Core/Eqn_13_mand1_5155 )
  );
  X_FF #(
    .LOC ( "SLICE_X16Y31" ),
    .INIT ( 1'b0 ))
  \Core/PC_12  (
    .CE(\Core/PS_FSM_FFd2_11092 ),
    .CLK(\NlwBufferSignal_Core/PC_12/CLK ),
    .I(\Core/Result [12]),
    .O(\Core/PC [12]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y31" ),
    .INIT ( 64'hAAAAA8AAAAAAA8AA ))
  \Core/Maccum_PC_lut<12>  (
    .ADR3(\Core/Instruction [31]),
    .ADR4(\Core/Instruction [30]),
    .ADR1(\Core/Instruction [29]),
    .ADR0(\Core/PC [12]),
    .ADR2(\Core/Instruction [28]),
    .ADR5(1'b1),
    .O(\Core/Maccum_PC_lut [12])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y31" ),
    .INIT ( 32'hAAAAA8AA ))
  \Core/Eqn_12_mand1  (
    .ADR3(\Core/Instruction [31]),
    .ADR4(\Core/Instruction [30]),
    .ADR1(\Core/Instruction [29]),
    .ADR0(\Core/PC [12]),
    .ADR2(\Core/Instruction [28]),
    .O(\Core/Eqn_12_mand1_5161 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y55" ),
    .INIT ( 64'hC30000C3C30000C3 ))
  \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lut<3>  (
    .ADR0(1'b1),
    .ADR2(\Core/RFBout<6>_0 ),
    .ADR1(\WriteData<6>_0 ),
    .ADR3(\Core/RFBout<7>_0 ),
    .ADR4(\WriteData<7>_0 ),
    .ADR5(1'b1),
    .O(\Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lut<3>_5267 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X12Y55" ),
    .INIT ( 32'h0CFF000C ))
  \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lutdi3  (
    .ADR0(1'b1),
    .ADR2(\Core/RFBout<6>_0 ),
    .ADR1(\WriteData<6>_0 ),
    .ADR3(\Core/RFBout<7>_0 ),
    .ADR4(\WriteData<7>_0 ),
    .O(\Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lutdi3_5265 )
  );
  X_ONE #(
    .LOC ( "SLICE_X12Y55" ))
  \ProtoComp49.CYINITVCC  (
    .O(\ProtoComp49.CYINITVCC.1 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X12Y55" ))
  \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<3>  (
    .CI(1'b0),
    .CYINIT(\ProtoComp49.CYINITVCC.1 ),
    .CO({\Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<3>_12384 , \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<3>_CO[2]_UNCONNECTED , 
\NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<3>_CO[1]_UNCONNECTED , 
\NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<3>_CO[0]_UNCONNECTED }),
    .DI({\Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lutdi3_5265 , \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lutdi2_5281 , 
\Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lutdi1_5284 , \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lutdi_5278 }),
    .O({\NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<3>_O[3]_UNCONNECTED , 
\NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<3>_O[2]_UNCONNECTED , \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<3>_O[1]_UNCONNECTED 
, \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<3>_O[0]_UNCONNECTED }),
    .S({\Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lut<3>_5267 , \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lut<2>_5277 , 
\Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lut<1>_5286 , \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lut<0>_5271 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y55" ),
    .INIT ( 64'hA00A5005A00A5005 ))
  \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lut<2>  (
    .ADR1(1'b1),
    .ADR3(\Core/RFBout<4>_0 ),
    .ADR2(\WriteData<4>_0 ),
    .ADR0(\Core/RFBout<5>_0 ),
    .ADR4(\WriteData<5>_0 ),
    .ADR5(1'b1),
    .O(\Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lut<2>_5277 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X12Y55" ),
    .INIT ( 32'h55F50050 ))
  \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lutdi2  (
    .ADR1(1'b1),
    .ADR3(\Core/RFBout<4>_0 ),
    .ADR2(\WriteData<4>_0 ),
    .ADR0(\Core/RFBout<5>_0 ),
    .ADR4(\WriteData<5>_0 ),
    .O(\Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lutdi2_5281 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y55" ),
    .INIT ( 64'hC30000C3C30000C3 ))
  \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lut<1>  (
    .ADR0(1'b1),
    .ADR2(\Core/RFBout<2>_0 ),
    .ADR1(\WriteData<2>_0 ),
    .ADR4(\Core/RFBout<3>_0 ),
    .ADR3(\WriteData<3>_0 ),
    .ADR5(1'b1),
    .O(\Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lut<1>_5286 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X12Y55" ),
    .INIT ( 32'h0C00FF0C ))
  \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lutdi1  (
    .ADR0(1'b1),
    .ADR2(\Core/RFBout<2>_0 ),
    .ADR1(\WriteData<2>_0 ),
    .ADR4(\Core/RFBout<3>_0 ),
    .ADR3(\WriteData<3>_0 ),
    .O(\Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lutdi1_5284 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y55" ),
    .INIT ( 64'hC30000C3C30000C3 ))
  \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lut<0>  (
    .ADR0(1'b1),
    .ADR1(\Core/RFBout<0>_0 ),
    .ADR2(\WriteData<0>_0 ),
    .ADR3(\Core/RFBout<1>_0 ),
    .ADR4(\WriteData<1>_0 ),
    .ADR5(1'b1),
    .O(\Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lut<0>_5271 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X12Y55" ),
    .INIT ( 32'h30FF0030 ))
  \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lutdi  (
    .ADR0(1'b1),
    .ADR1(\Core/RFBout<0>_0 ),
    .ADR2(\WriteData<0>_0 ),
    .ADR3(\Core/RFBout<1>_0 ),
    .ADR4(\WriteData<1>_0 ),
    .O(\Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lutdi_5278 )
  );
  X_BUF   \Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<7>/Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<7>_DMUX_Delay  (
    .I(\Core/PC[15]_GND_4_o_add_16_OUT<7> ),
    .O(\Core/PC[15]_GND_4_o_add_16_OUT<7>_0 )
  );
  X_BUF   \Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<7>/Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<7>_CMUX_Delay  (
    .I(\Core/PC[15]_GND_4_o_add_16_OUT<6> ),
    .O(\Core/PC[15]_GND_4_o_add_16_OUT<6>_0 )
  );
  X_BUF   \Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<7>/Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<7>_BMUX_Delay  (
    .I(\Core/PC[15]_GND_4_o_add_16_OUT<5> ),
    .O(\Core/PC[15]_GND_4_o_add_16_OUT<5>_0 )
  );
  X_BUF   \Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<7>/Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<7>_AMUX_Delay  (
    .I(\Core/PC[15]_GND_4_o_add_16_OUT<4> ),
    .O(\Core/PC[15]_GND_4_o_add_16_OUT<4>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y25" ),
    .INIT ( 64'hFF00FF00FF00FF00 ))
  \Core/PC<7>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .ADR3(\Core/PC [7]),
    .ADR5(1'b1),
    .O(\Core/PC<7>_rt_5203 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y25" ),
    .INIT ( 32'h00000000 ))
  \N1_9.D5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N1_9.D5LUT_O_UNCONNECTED )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X20Y25" ))
  \Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<7>  (
    .CI(\Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<3>_12369 ),
    .CYINIT(1'b0),
    .CO({\Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<7>_12374 , \NLW_Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<7>_CO[2]_UNCONNECTED , 
\NLW_Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<7>_CO[1]_UNCONNECTED , \NLW_Core/Madd_PC[15]_GND_4_o_add_16_OUT_cy<7>_CO[0]_UNCONNECTED }),
    .DI({1'b0, 1'b0, 1'b0, 1'b0}),
    .O({\Core/PC[15]_GND_4_o_add_16_OUT<7> , \Core/PC[15]_GND_4_o_add_16_OUT<6> , \Core/PC[15]_GND_4_o_add_16_OUT<5> , 
\Core/PC[15]_GND_4_o_add_16_OUT<4> }),
    .S({\Core/PC<7>_rt_5203 , \Core/PC<6>_rt_5218 , \Core/PC<5>_rt_5211 , \Core/PC<4>_rt_5210 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y25" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \Core/PC<6>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\Core/PC [6]),
    .ADR5(1'b1),
    .O(\Core/PC<6>_rt_5218 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y25" ),
    .INIT ( 32'h00000000 ))
  \N1_10.C5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N1_10.C5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y25" ),
    .INIT ( 64'hFFFF0000FFFF0000 ))
  \Core/PC<5>_rt  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(\Core/PC [5]),
    .ADR5(1'b1),
    .O(\Core/PC<5>_rt_5211 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y25" ),
    .INIT ( 32'h00000000 ))
  \N1_11.B5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N1_11.B5LUT_O_UNCONNECTED )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y25" ),
    .INIT ( 64'hCCCCCCCCCCCCCCCC ))
  \Core/PC<4>_rt  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR1(\Core/PC [4]),
    .ADR5(1'b1),
    .O(\Core/PC<4>_rt_5210 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y25" ),
    .INIT ( 32'h00000000 ))
  \N1_12.A5LUT  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\NLW_N1_12.A5LUT_O_UNCONNECTED )
  );
  X_RAMB16BWER #(
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "FALSE" ),
    .EN_RSTRAM_B ( "FALSE" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB16_X1Y6" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram  (
    .CLKA
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ),
    .CLKB
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ),
    .ENA(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ),
    .ENB(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ),
    .REGCEA(1'b0),
    .REGCEB(1'b0),
    .RSTA(1'b0),
    .RSTB(1'b0),
    .ADDRA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> , 1'b0
, 1'b0, 1'b0, 1'b0}),
    .ADDRB({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> , 1'b0
, 1'b0, 1'b0, 1'b0}),
    .DIA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> }),
    .DIB({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPA({1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPB({1'b0, 1'b0, 1'b0, 1'b0}),
    .DOA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<0> }),
    .DOB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<0> }),
    .DOPA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED }),
    .DOPB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED }),
    .WEA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> }),
    .WEB({1'b0, 1'b0, 1'b0, 1'b0})
  );
  X_RAMB16BWER #(
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "FALSE" ),
    .EN_RSTRAM_B ( "FALSE" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB16_X1Y26" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram  (
    .CLKA
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ),
    .CLKB
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ),
    .ENA(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ),
    .ENB(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ),
    .REGCEA(1'b0),
    .REGCEB(1'b0),
    .RSTA(1'b0),
    .RSTB(1'b0),
    .ADDRA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> , 1'b0
, 1'b0, 1'b0, 1'b0}),
    .ADDRB({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> , 1'b0
, 1'b0, 1'b0, 1'b0}),
    .DIA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> }),
    .DIB({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPA({1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPB({1'b0, 1'b0, 1'b0, 1'b0}),
    .DOA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<0> }),
    .DOB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<0> }),
    .DOPA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED }),
    .DOPB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED }),
    .WEA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> }),
    .WEB({1'b0, 1'b0, 1'b0, 1'b0})
  );
  X_RAMB16BWER #(
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "FALSE" ),
    .EN_RSTRAM_B ( "FALSE" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB16_X0Y12" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram  (
    .CLKA
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ),
    .CLKB
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ),
    .ENA(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
,
    .ENB(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
,
    .REGCEA(1'b0),
    .REGCEB(1'b0),
    .RSTA(1'b0),
    .RSTB(1'b0),
    .ADDRA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .ADDRB({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .DIA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> }),
    .DIB({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPA({1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPB({1'b0, 1'b0, 1'b0, 1'b0}),
    .DOA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<0> }),
    .DOB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<0> }),
    .DOPA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED }),
    .DOPB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED }),
    .WEA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> }),
    .WEB({1'b0, 1'b0, 1'b0, 1'b0})
  );
  X_RAMB16BWER #(
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "FALSE" ),
    .EN_RSTRAM_B ( "FALSE" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB16_X1Y4" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram  (
    .CLKA
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ),
    .CLKB
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ),
    .ENA(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ),
    .ENB(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ),
    .REGCEA(1'b0),
    .REGCEB(1'b0),
    .RSTA(1'b0),
    .RSTB(1'b0),
    .ADDRA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> , 1'b0
, 1'b0, 1'b0, 1'b0}),
    .ADDRB({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> , 1'b0
, 1'b0, 1'b0, 1'b0}),
    .DIA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> }),
    .DIB({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPA({1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPB({1'b0, 1'b0, 1'b0, 1'b0}),
    .DOA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<0> }),
    .DOB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<0> }),
    .DOPA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED }),
    .DOPB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED }),
    .WEA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> }),
    .WEB({1'b0, 1'b0, 1'b0, 1'b0})
  );
  X_RAMB16BWER #(
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "FALSE" ),
    .EN_RSTRAM_B ( "FALSE" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB16_X1Y16" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram  (
    .CLKA
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ),
    .CLKB
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ),
    .ENA(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
,
    .ENB(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
,
    .REGCEA(1'b0),
    .REGCEB(1'b0),
    .RSTA(1'b0),
    .RSTB(1'b0),
    .ADDRA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .ADDRB({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .DIA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> }),
    .DIB({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPA({1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPB({1'b0, 1'b0, 1'b0, 1'b0}),
    .DOA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<0> }),
    .DOB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<0> }),
    .DOPA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED }),
    .DOPB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED }),
    .WEA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> }),
    .WEB({1'b0, 1'b0, 1'b0, 1'b0})
  );
  X_RAMB16BWER #(
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "FALSE" ),
    .EN_RSTRAM_B ( "FALSE" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB16_X1Y20" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram  (
    .CLKA
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ),
    .CLKB
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ),
    .ENA(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
,
    .ENB(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
,
    .REGCEA(1'b0),
    .REGCEB(1'b0),
    .RSTA(1'b0),
    .RSTB(1'b0),
    .ADDRA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .ADDRB({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .DIA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> }),
    .DIB({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPA({1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPB({1'b0, 1'b0, 1'b0, 1'b0}),
    .DOA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<0> }),
    .DOB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<0> }),
    .DOPA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED }),
    .DOPB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED }),
    .WEA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> }),
    .WEB({1'b0, 1'b0, 1'b0, 1'b0})
  );
  X_RAMB16BWER #(
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "FALSE" ),
    .EN_RSTRAM_B ( "FALSE" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h00000000000000000000000000000000000F800000074200B221121600073100 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB16_X1Y28" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram  (
    .CLKA
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ),
    .CLKB
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ),
    .ENA(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ),
    .ENB(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ),
    .REGCEA(1'b0),
    .REGCEB(1'b0),
    .RSTA(1'b0),
    .RSTB(1'b0),
    .ADDRA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> , 1'b0
, 1'b0, 1'b0, 1'b0}),
    .ADDRB({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> , 1'b0
, 1'b0, 1'b0, 1'b0}),
    .DIA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> }),
    .DIB({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPA({1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPB({1'b0, 1'b0, 1'b0, 1'b0}),
    .DOA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<0> }),
    .DOB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<0> }),
    .DOPA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED }),
    .DOPB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED }),
    .WEA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> }),
    .WEB({1'b0, 1'b0, 1'b0, 1'b0})
  );
  X_RAMB16BWER #(
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "FALSE" ),
    .EN_RSTRAM_B ( "FALSE" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB16_X1Y18" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram  (
    .CLKA
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ),
    .CLKB
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ),
    .ENA(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
,
    .ENB(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
,
    .REGCEA(1'b0),
    .REGCEB(1'b0),
    .RSTA(1'b0),
    .RSTB(1'b0),
    .ADDRA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .ADDRB({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .DIA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> }),
    .DIB({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPA({1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPB({1'b0, 1'b0, 1'b0, 1'b0}),
    .DOA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<0> }),
    .DOB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<0> }),
    .DOPA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED }),
    .DOPB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED }),
    .WEA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> }),
    .WEB({1'b0, 1'b0, 1'b0, 1'b0})
  );
  X_RAMB16BWER #(
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "FALSE" ),
    .EN_RSTRAM_B ( "FALSE" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB16_X0Y8" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram  (
    .CLKA
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ),
    .CLKB
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ),
    .ENA(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ),
    .ENB(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ),
    .REGCEA(1'b0),
    .REGCEB(1'b0),
    .RSTA(1'b0),
    .RSTB(1'b0),
    .ADDRA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> , 1'b0
, 1'b0, 1'b0, 1'b0}),
    .ADDRB({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> , 1'b0
, 1'b0, 1'b0, 1'b0}),
    .DIA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> }),
    .DIB({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPA({1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPB({1'b0, 1'b0, 1'b0, 1'b0}),
    .DOA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<0> }),
    .DOB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<0> }),
    .DOPA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED }),
    .DOPB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED }),
    .WEA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> }),
    .WEB({1'b0, 1'b0, 1'b0, 1'b0})
  );
  X_RAMB16BWER #(
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "FALSE" ),
    .EN_RSTRAM_B ( "FALSE" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB16_X1Y8" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram  (
    .CLKA
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ),
    .CLKB
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ),
    .ENA(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
,
    .ENB(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
,
    .REGCEA(1'b0),
    .REGCEB(1'b0),
    .RSTA(1'b0),
    .RSTB(1'b0),
    .ADDRA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .ADDRB({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .DIA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> }),
    .DIB({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPA({1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPB({1'b0, 1'b0, 1'b0, 1'b0}),
    .DOA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<0> }),
    .DOB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<0> }),
    .DOPA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED }),
    .DOPB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED }),
    .WEA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> }),
    .WEB({1'b0, 1'b0, 1'b0, 1'b0})
  );
  X_RAMB16BWER #(
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "FALSE" ),
    .EN_RSTRAM_B ( "FALSE" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB16_X1Y0" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram  (
    .CLKA
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ),
    .CLKB
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ),
    .ENA(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ),
    .ENB(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ),
    .REGCEA(1'b0),
    .REGCEB(1'b0),
    .RSTA(1'b0),
    .RSTB(1'b0),
    .ADDRA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> , 1'b0
, 1'b0, 1'b0, 1'b0}),
    .ADDRB({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> , 1'b0
, 1'b0, 1'b0, 1'b0}),
    .DIA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> }),
    .DIB({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPA({1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPB({1'b0, 1'b0, 1'b0, 1'b0}),
    .DOA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<0> }),
    .DOB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<0> }),
    .DOPA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED }),
    .DOPB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED }),
    .WEA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> }),
    .WEB({1'b0, 1'b0, 1'b0, 1'b0})
  );
  X_RAMB16BWER #(
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "FALSE" ),
    .EN_RSTRAM_B ( "FALSE" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB16_X1Y12" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram  (
    .CLKA
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ),
    .CLKB
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ),
    .ENA(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ),
    .ENB(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ),
    .REGCEA(1'b0),
    .REGCEB(1'b0),
    .RSTA(1'b0),
    .RSTB(1'b0),
    .ADDRA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> , 1'b0
, 1'b0, 1'b0, 1'b0}),
    .ADDRB({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> , 1'b0
, 1'b0, 1'b0, 1'b0}),
    .DIA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> }),
    .DIB({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPA({1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPB({1'b0, 1'b0, 1'b0, 1'b0}),
    .DOA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<0> }),
    .DOB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<0> }),
    .DOPA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED }),
    .DOPB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED }),
    .WEA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> }),
    .WEB({1'b0, 1'b0, 1'b0, 1'b0})
  );
  X_RAMB16BWER #(
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "FALSE" ),
    .EN_RSTRAM_B ( "FALSE" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB16_X1Y30" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram  (
    .CLKA
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ),
    .CLKB
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ),
    .ENA(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ),
    .ENB(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ),
    .REGCEA(1'b0),
    .REGCEB(1'b0),
    .RSTA(1'b0),
    .RSTB(1'b0),
    .ADDRA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> , 1'b0
, 1'b0, 1'b0, 1'b0}),
    .ADDRB({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> , 1'b0
, 1'b0, 1'b0, 1'b0}),
    .DIA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> }),
    .DIB({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPA({1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPB({1'b0, 1'b0, 1'b0, 1'b0}),
    .DOA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<0> }),
    .DOB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<0> }),
    .DOPA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED }),
    .DOPB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED }),
    .WEA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> }),
    .WEB({1'b0, 1'b0, 1'b0, 1'b0})
  );
  X_RAMB16BWER #(
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "FALSE" ),
    .EN_RSTRAM_B ( "FALSE" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB16_X1Y22" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram  (
    .CLKA
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ),
    .CLKB
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ),
    .ENA(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ),
    .ENB(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ),
    .REGCEA(1'b0),
    .REGCEB(1'b0),
    .RSTA(1'b0),
    .RSTB(1'b0),
    .ADDRA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> , 1'b0
, 1'b0, 1'b0, 1'b0}),
    .ADDRB({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> , 1'b0
, 1'b0, 1'b0, 1'b0}),
    .DIA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> }),
    .DIB({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPA({1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPB({1'b0, 1'b0, 1'b0, 1'b0}),
    .DOA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<0> }),
    .DOB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<0> }),
    .DOPA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED }),
    .DOPB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED }),
    .WEA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> }),
    .WEB({1'b0, 1'b0, 1'b0, 1'b0})
  );
  X_RAMB16BWER #(
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "FALSE" ),
    .EN_RSTRAM_B ( "FALSE" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB16_X1Y2" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram  (
    .CLKA
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ),
    .CLKB
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ),
    .ENA(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA ),
    .ENB(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB ),
    .REGCEA(1'b0),
    .REGCEB(1'b0),
    .RSTA(1'b0),
    .RSTB(1'b0),
    .ADDRA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> , 1'b0
, 1'b0, 1'b0, 1'b0}),
    .ADDRB({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> , 1'b0
, 1'b0, 1'b0, 1'b0}),
    .DIA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> }),
    .DIB({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPA({1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPB({1'b0, 1'b0, 1'b0, 1'b0}),
    .DOA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<0> }),
    .DOB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<0> }),
    .DOPA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED }),
    .DOPB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED }),
    .WEA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> }),
    .WEB({1'b0, 1'b0, 1'b0, 1'b0})
  );
  X_RAMB16BWER #(
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "FALSE" ),
    .EN_RSTRAM_B ( "FALSE" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB16_X1Y10" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram  (
    .CLKA
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ),
    .CLKB
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ),
    .ENA(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
,
    .ENB(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
,
    .REGCEA(1'b0),
    .REGCEB(1'b0),
    .RSTA(1'b0),
    .RSTB(1'b0),
    .ADDRA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .ADDRB({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .DIA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> }),
    .DIB({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPA({1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPB({1'b0, 1'b0, 1'b0, 1'b0}),
    .DOA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<0> }),
    .DOB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<0> }),
    .DOPA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED }),
    .DOPB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED }),
    .WEA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> }),
    .WEB({1'b0, 1'b0, 1'b0, 1'b0})
  );
  X_RAMB16BWER #(
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "FALSE" ),
    .EN_RSTRAM_B ( "FALSE" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB16_X0Y10" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram  (
    .CLKA
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ),
    .CLKB
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ),
    .ENA(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
,
    .ENB(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
,
    .REGCEA(1'b0),
    .REGCEB(1'b0),
    .RSTA(1'b0),
    .RSTB(1'b0),
    .ADDRA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .ADDRB({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .DIA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> }),
    .DIB({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPA({1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPB({1'b0, 1'b0, 1'b0, 1'b0}),
    .DOA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<0> }),
    .DOB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<0> }),
    .DOPA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED }),
    .DOPB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED }),
    .WEA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> }),
    .WEB({1'b0, 1'b0, 1'b0, 1'b0})
  );
  X_RAMB16BWER #(
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "FALSE" ),
    .EN_RSTRAM_B ( "FALSE" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ),
    .LOC ( "RAMB16_X1Y14" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram  (
    .CLKA
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA ),
    .CLKB
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB ),
    .ENA(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
,
    .ENB(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
,
    .REGCEA(1'b0),
    .REGCEB(1'b0),
    .RSTA(1'b0),
    .RSTB(1'b0),
    .ADDRA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .ADDRB({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> , 
1'b0, 1'b0, 1'b0, 1'b0}),
    .DIA({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> }),
    .DIB({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 
1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPA({1'b0, 1'b0, 1'b0, 1'b0}),
    .DIPB({1'b0, 1'b0, 1'b0, 1'b0}),
    .DOA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOA[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<0> }),
    .DOB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[31]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[30]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[29]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[28]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[27]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[26]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[25]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[24]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[23]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[22]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[21]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[20]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[19]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[18]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[17]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOB[16]_UNCONNECTED , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<15> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<14> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<13> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<12> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<11> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<10> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<9> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<8> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<7> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<6> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<5> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<4> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<3> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<2> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<1> , 
\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<0> }),
    .DOPA({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPA[0]_UNCONNECTED }),
    .DOPB({
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[3]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[2]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[1]_UNCONNECTED , 
\NLW_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_DOPB[0]_UNCONNECTED }),
    .WEA({
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> , 
\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> }),
    .WEB({1'b0, 1'b0, 1'b0, 1'b0})
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y7" ),
    .INIT ( 64'hF3EEF322C0EEC022 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_939  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<7> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<7> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<7> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<7> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_939_12626 )
  );
  X_BUF   \WriteData<0>/WriteData<0>_BMUX_Delay  (
    .I(WriteData[0]),
    .O(\WriteData<0>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X0Y46" ))
  \Core/RF/mux_2_f8  (
    .IA(\Core/RF/mux_4_f7_5471 ),
    .IB(\Core/RF/mux_3_f7_5463 ),
    .O(WriteData[0]),
    .SEL(\Core/ARegSelect [3])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X0Y46" ))
  \Core/RF/mux_4_f7  (
    .IA(\Core/RF/mux_6_5462 ),
    .IB(\Core/RF/mux_51_5487 ),
    .O(\Core/RF/mux_4_f7_5471 ),
    .SEL(\Core/ARegSelect [2])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X0Y46" ))
  \Core/RF/mux_3_f7  (
    .IA(\Core/RF/mux_5_5458 ),
    .IB(\Core/RF/mux_4_5461 ),
    .O(\Core/RF/mux_3_f7_5463 ),
    .SEL(\Core/ARegSelect [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X0Y46" ),
    .INIT ( 64'hFFF000F0AACCAACC ))
  \Core/RF/mux_6  (
    .ADR1(\Core/RF/R0 [0]),
    .ADR4(\Core/RF/R3 [0]),
    .ADR2(\Core/RF/R1 [0]),
    .ADR0(\Core/RF/R2 [0]),
    .ADR5(\Core/ARegSelect [0]),
    .ADR3(\Core/ARegSelect [1]),
    .O(\Core/RF/mux_6_5462 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X0Y46" ),
    .INIT ( 64'hCCFFAAF0CC00AAF0 ))
  \Core/RF/mux_51  (
    .ADR2(\Core/RF/R4 [0]),
    .ADR5(\Core/RF/R5 [0]),
    .ADR1(\Core/RF/R7 [0]),
    .ADR0(\Core/RF/R6 [0]),
    .ADR4(\Core/ARegSelect [0]),
    .ADR3(\Core/ARegSelect [1]),
    .O(\Core/RF/mux_51_5487 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X0Y46" ),
    .INIT ( 64'hCFC0FAFACFC00A0A ))
  \Core/RF/mux_5  (
    .ADR0(\Core/RF/R8 [0]),
    .ADR5(\Core/RF/R9 [0]),
    .ADR1(\Core/RF/R11 [0]),
    .ADR3(\Core/RF/R10 [0]),
    .ADR2(\Core/ARegSelect [0]),
    .ADR4(\Core/ARegSelect [1]),
    .O(\Core/RF/mux_5_5458 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X0Y46" ),
    .INIT ( 64'hAAFFAA00F0CCF0CC ))
  \Core/RF/mux_4  (
    .ADR1(\Core/RF/R12 [0]),
    .ADR2(\Core/RF/R13 [0]),
    .ADR0(\Core/RF/R15 [0]),
    .ADR4(\Core/RF/R14 [0]),
    .ADR3(\Core/ARegSelect [0]),
    .ADR5(\Core/ARegSelect [1]),
    .O(\Core/RF/mux_4_5461 )
  );
  X_FF #(
    .LOC ( "SLICE_X2Y46" ),
    .INIT ( 1'b0 ))
  \Core/RF/R7_3  (
    .CE(\Core/RF/_n0203_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R7_3/CLK ),
    .I(\NlwBufferSignal_Core/RF/R7_3/IN ),
    .O(\Core/RF/R7 [3]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X2Y46" ),
    .INIT ( 1'b1 ))
  \Core/RF/R7_2  (
    .CE(\Core/RF/_n0203_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R7_2/CLK ),
    .I(\NlwBufferSignal_Core/RF/R7_2/IN ),
    .O(\Core/RF/R7 [2]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X2Y46" ),
    .INIT ( 1'b1 ))
  \Core/RF/R7_1  (
    .CE(\Core/RF/_n0203_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R7_1/CLK ),
    .I(\NlwBufferSignal_Core/RF/R7_1/IN ),
    .O(\Core/RF/R7 [1]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X2Y46" ),
    .INIT ( 1'b1 ))
  \Core/RF/R7_0  (
    .CE(\Core/RF/_n0203_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R7_0/CLK ),
    .I(\NlwBufferSignal_Core/RF/R7_0/IN ),
    .O(\Core/RF/R7 [0]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X1Y45" ),
    .INIT ( 1'b0 ))
  \Core/RF/R6_3  (
    .CE(\Core/RF/_n0207_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R6_3/CLK ),
    .I(\NlwBufferSignal_Core/RF/R6_3/IN ),
    .O(\Core/RF/R6 [3]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X1Y45" ),
    .INIT ( 1'b1 ))
  \Core/RF/R6_2  (
    .CE(\Core/RF/_n0207_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R6_2/CLK ),
    .I(\NlwBufferSignal_Core/RF/R6_2/IN ),
    .O(\Core/RF/R6 [2]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X1Y45" ),
    .INIT ( 1'b1 ))
  \Core/RF/R6_1  (
    .CE(\Core/RF/_n0207_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R6_1/CLK ),
    .I(\NlwBufferSignal_Core/RF/R6_1/IN ),
    .O(\Core/RF/R6 [1]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X1Y45" ),
    .INIT ( 1'b0 ))
  \Core/RF/R6_0  (
    .CE(\Core/RF/_n0207_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R6_0/CLK ),
    .I(\NlwBufferSignal_Core/RF/R6_0/IN ),
    .O(\Core/RF/R6 [0]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X3Y46" ),
    .INIT ( 1'b1 ))
  \Core/RF/R13_3  (
    .CE(\Core/RF/_n0179_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R13_3/CLK ),
    .I(\NlwBufferSignal_Core/RF/R13_3/IN ),
    .O(\Core/RF/R13 [3]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X3Y46" ),
    .INIT ( 1'b1 ))
  \Core/RF/R13_2  (
    .CE(\Core/RF/_n0179_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R13_2/CLK ),
    .I(\NlwBufferSignal_Core/RF/R13_2/IN ),
    .O(\Core/RF/R13 [2]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X3Y46" ),
    .INIT ( 1'b0 ))
  \Core/RF/R13_1  (
    .CE(\Core/RF/_n0179_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R13_1/CLK ),
    .I(\NlwBufferSignal_Core/RF/R13_1/IN ),
    .O(\Core/RF/R13 [1]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X3Y46" ),
    .INIT ( 1'b1 ))
  \Core/RF/R13_0  (
    .CE(\Core/RF/_n0179_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R13_0/CLK ),
    .I(\NlwBufferSignal_Core/RF/R13_0/IN ),
    .O(\Core/RF/R13 [0]),
    .SET(GND),
    .RST(GND)
  );
  X_BUF   \Core/RFBout<1>/Core/RFBout<1>_BMUX_Delay  (
    .I(\Core/RFBout [1]),
    .O(\Core/RFBout<1>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X0Y45" ))
  \Core/RF/mux23_2_f8  (
    .IA(\Core/RF/mux23_4_f7_5438 ),
    .IB(\Core/RF/mux23_3_f7_5436 ),
    .O(\Core/RFBout [1]),
    .SEL(\Core/Instruction [19])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X0Y45" ))
  \Core/RF/mux23_4_f7  (
    .IA(\Core/RF/mux23_6_5422 ),
    .IB(\Core/RF/mux23_51_5428 ),
    .O(\Core/RF/mux23_4_f7_5438 ),
    .SEL(\Core/Instruction [18])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X0Y45" ))
  \Core/RF/mux23_3_f7  (
    .IA(\Core/RF/mux23_5_5444 ),
    .IB(\Core/RF/mux23_4_5445 ),
    .O(\Core/RF/mux23_3_f7_5436 ),
    .SEL(\Core/Instruction [18])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X0Y45" ),
    .INIT ( 64'hF0FFF000AACCAACC ))
  \Core/RF/mux23_6  (
    .ADR3(\Core/Instruction [17]),
    .ADR5(\Core/Instruction [16]),
    .ADR0(\Core/RF/R2 [1]),
    .ADR2(\Core/RF/R3 [1]),
    .ADR4(\Core/RF/R1 [1]),
    .ADR1(\Core/RF/R0 [1]),
    .O(\Core/RF/mux23_6_5422 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X0Y45" ),
    .INIT ( 64'hFBCBF8C83B0B3808 ))
  \Core/RF/mux23_51  (
    .ADR2(\Core/Instruction [17]),
    .ADR1(\Core/Instruction [16]),
    .ADR3(\Core/RF/R6 [1]),
    .ADR5(\Core/RF/R7 [1]),
    .ADR0(\Core/RF/R5 [1]),
    .ADR4(\Core/RF/R4 [1]),
    .O(\Core/RF/mux23_51_5428 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X0Y45" ),
    .INIT ( 64'hFF0FCACAF000CACA ))
  \Core/RF/mux23_5  (
    .ADR4(\Core/Instruction [17]),
    .ADR2(\Core/Instruction [16]),
    .ADR5(\Core/RF/R10 [1]),
    .ADR3(\Core/RF/R11 [1]),
    .ADR1(\Core/RF/R9 [1]),
    .ADR0(\Core/RF/R8 [1]),
    .O(\Core/RF/mux23_5_5444 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X0Y45" ),
    .INIT ( 64'hCACACACAFFF00F00 ))
  \Core/RF/mux23_4  (
    .ADR5(\Core/Instruction [17]),
    .ADR2(\Core/Instruction [16]),
    .ADR0(\Core/RF/R14 [1]),
    .ADR1(\Core/RF/R15 [1]),
    .ADR4(\Core/RF/R13 [1]),
    .ADR3(\Core/RF/R12 [1]),
    .O(\Core/RF/mux23_4_5445 )
  );
  X_BUF   \WriteData<1>/WriteData<1>_BMUX_Delay  (
    .I(WriteData[1]),
    .O(\WriteData<1>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X2Y45" ))
  \Core/RF/mux7_2_f8  (
    .IA(\Core/RF/mux7_4_f7_5559 ),
    .IB(\Core/RF/mux7_3_f7_5551 ),
    .O(WriteData[1]),
    .SEL(\Core/ARegSelect [3])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X2Y45" ))
  \Core/RF/mux7_4_f7  (
    .IA(\Core/RF/mux7_6_5550 ),
    .IB(\Core/RF/mux7_51_5575 ),
    .O(\Core/RF/mux7_4_f7_5559 ),
    .SEL(\Core/ARegSelect [2])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X2Y45" ))
  \Core/RF/mux7_3_f7  (
    .IA(\Core/RF/mux7_5_5546 ),
    .IB(\Core/RF/mux7_4_5549 ),
    .O(\Core/RF/mux7_3_f7_5551 ),
    .SEL(\Core/ARegSelect [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X2Y45" ),
    .INIT ( 64'hF0CCF0CCFFAA00AA ))
  \Core/RF/mux7_6  (
    .ADR0(\Core/RF/R0 [1]),
    .ADR2(\Core/RF/R3 [1]),
    .ADR1(\Core/RF/R1 [1]),
    .ADR4(\Core/RF/R2 [1]),
    .ADR5(\Core/ARegSelect [0]),
    .ADR3(\Core/ARegSelect [1]),
    .O(\Core/RF/mux7_6_5550 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X2Y45" ),
    .INIT ( 64'hCCCCAAAAF0F0FF00 ))
  \Core/RF/mux7_51  (
    .ADR3(\Core/RF/R4 [1]),
    .ADR2(\Core/RF/R5 [1]),
    .ADR1(\Core/RF/R7 [1]),
    .ADR0(\Core/RF/R6 [1]),
    .ADR4(\Core/ARegSelect [0]),
    .ADR5(\Core/ARegSelect [1]),
    .O(\Core/RF/mux7_51_5575 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X2Y45" ),
    .INIT ( 64'hFFF0ACAC0F00ACAC ))
  \Core/RF/mux7_5  (
    .ADR1(\Core/RF/R8 [1]),
    .ADR0(\Core/RF/R9 [1]),
    .ADR5(\Core/RF/R11 [1]),
    .ADR3(\Core/RF/R10 [1]),
    .ADR2(\Core/ARegSelect [0]),
    .ADR4(\Core/ARegSelect [1]),
    .O(\Core/RF/mux7_5_5546 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X2Y45" ),
    .INIT ( 64'hF0CCF0CCAAFFAA00 ))
  \Core/RF/mux7_4  (
    .ADR4(\Core/RF/R12 [1]),
    .ADR0(\Core/RF/R13 [1]),
    .ADR2(\Core/RF/R15 [1]),
    .ADR1(\Core/RF/R14 [1]),
    .ADR3(\Core/ARegSelect [0]),
    .ADR5(\Core/ARegSelect [1]),
    .O(\Core/RF/mux7_4_5549 )
  );
  X_FF #(
    .LOC ( "SLICE_X2Y44" ),
    .INIT ( 1'b1 ))
  \Core/RF/R11_3  (
    .CE(\Core/RF/_n0187_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R11_3/CLK ),
    .I(\NlwBufferSignal_Core/RF/R11_3/IN ),
    .O(\Core/RF/R11 [3]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X2Y44" ),
    .INIT ( 1'b0 ))
  \Core/RF/R11_2  (
    .CE(\Core/RF/_n0187_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R11_2/CLK ),
    .I(\NlwBufferSignal_Core/RF/R11_2/IN ),
    .O(\Core/RF/R11 [2]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X2Y44" ),
    .INIT ( 1'b1 ))
  \Core/RF/R11_1  (
    .CE(\Core/RF/_n0187_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R11_1/CLK ),
    .I(\NlwBufferSignal_Core/RF/R11_1/IN ),
    .O(\Core/RF/R11 [1]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X2Y44" ),
    .INIT ( 1'b1 ))
  \Core/RF/R11_0  (
    .CE(\Core/RF/_n0187_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R11_0/CLK ),
    .I(\NlwBufferSignal_Core/RF/R11_0/IN ),
    .O(\Core/RF/R11 [0]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X3Y44" ),
    .INIT ( 1'b1 ))
  \Core/RF/R12_3  (
    .CE(\Core/RF/_n0183_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R12_3/CLK ),
    .I(\NlwBufferSignal_Core/RF/R12_3/IN ),
    .O(\Core/RF/R12 [3]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X3Y44" ),
    .INIT ( 1'b1 ))
  \Core/RF/R12_2  (
    .CE(\Core/RF/_n0183_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R12_2/CLK ),
    .I(\NlwBufferSignal_Core/RF/R12_2/IN ),
    .O(\Core/RF/R12 [2]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X3Y44" ),
    .INIT ( 1'b0 ))
  \Core/RF/R12_1  (
    .CE(\Core/RF/_n0183_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R12_1/CLK ),
    .I(\NlwBufferSignal_Core/RF/R12_1/IN ),
    .O(\Core/RF/R12 [1]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X3Y44" ),
    .INIT ( 1'b0 ))
  \Core/RF/R12_0  (
    .CE(\Core/RF/_n0183_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R12_0/CLK ),
    .I(\NlwBufferSignal_Core/RF/R12_0/IN ),
    .O(\Core/RF/R12 [0]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \Core/RFBout<0>/Core/RFBout<0>_BMUX_Delay  (
    .I(\Core/RFBout [0]),
    .O(\Core/RFBout<0>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X0Y47" ))
  \Core/RF/mux16_2_f8  (
    .IA(\Core/RF/mux16_4_f7_5506 ),
    .IB(\Core/RF/mux16_3_f7_5504 ),
    .O(\Core/RFBout [0]),
    .SEL(\Core/Instruction [19])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X0Y47" ))
  \Core/RF/mux16_4_f7  (
    .IA(\Core/RF/mux16_6_5490 ),
    .IB(\Core/RF/mux16_51_5496 ),
    .O(\Core/RF/mux16_4_f7_5506 ),
    .SEL(\Core/Instruction [18])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X0Y47" ))
  \Core/RF/mux16_3_f7  (
    .IA(\Core/RF/mux16_5_5512 ),
    .IB(\Core/RF/mux16_4_5513 ),
    .O(\Core/RF/mux16_3_f7_5504 ),
    .SEL(\Core/Instruction [18])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X0Y47" ),
    .INIT ( 64'hF0CCF0CCFFAA00AA ))
  \Core/RF/mux16_6  (
    .ADR3(\Core/Instruction [17]),
    .ADR5(\Core/Instruction [16]),
    .ADR4(\Core/RF/R2 [0]),
    .ADR2(\Core/RF/R3 [0]),
    .ADR1(\Core/RF/R1 [0]),
    .ADR0(\Core/RF/R0 [0]),
    .O(\Core/RF/mux16_6_5490 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X0Y47" ),
    .INIT ( 64'hFCFCFA0A0C0CFA0A ))
  \Core/RF/mux16_51  (
    .ADR2(\Core/Instruction [17]),
    .ADR4(\Core/Instruction [16]),
    .ADR3(\Core/RF/R6 [0]),
    .ADR5(\Core/RF/R7 [0]),
    .ADR1(\Core/RF/R5 [0]),
    .ADR0(\Core/RF/R4 [0]),
    .O(\Core/RF/mux16_51_5496 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X0Y47" ),
    .INIT ( 64'hFAFACFC00A0ACFC0 ))
  \Core/RF/mux16_5  (
    .ADR4(\Core/Instruction [17]),
    .ADR2(\Core/Instruction [16]),
    .ADR0(\Core/RF/R10 [0]),
    .ADR5(\Core/RF/R11 [0]),
    .ADR1(\Core/RF/R9 [0]),
    .ADR3(\Core/RF/R8 [0]),
    .O(\Core/RF/mux16_5_5512 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X0Y47" ),
    .INIT ( 64'hF0CCF0CCAAFFAA00 ))
  \Core/RF/mux16_4  (
    .ADR5(\Core/Instruction [17]),
    .ADR3(\Core/Instruction [16]),
    .ADR1(\Core/RF/R14 [0]),
    .ADR2(\Core/RF/R15 [0]),
    .ADR0(\Core/RF/R13 [0]),
    .ADR4(\Core/RF/R12 [0]),
    .O(\Core/RF/mux16_4_5513 )
  );
  X_FF #(
    .LOC ( "SLICE_X3Y45" ),
    .INIT ( 1'b1 ))
  \Core/RF/R9_3  (
    .CE(\Core/RF/_n0195_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R9_3/CLK ),
    .I(\NlwBufferSignal_Core/RF/R9_3/IN ),
    .O(\Core/RF/R9 [3]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X3Y45" ),
    .INIT ( 1'b0 ))
  \Core/RF/R9_2  (
    .CE(\Core/RF/_n0195_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R9_2/CLK ),
    .I(\NlwBufferSignal_Core/RF/R9_2/IN ),
    .O(\Core/RF/R9 [2]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X3Y45" ),
    .INIT ( 1'b0 ))
  \Core/RF/R9_1  (
    .CE(\Core/RF/_n0195_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R9_1/CLK ),
    .I(\NlwBufferSignal_Core/RF/R9_1/IN ),
    .O(\Core/RF/R9 [1]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X3Y45" ),
    .INIT ( 1'b1 ))
  \Core/RF/R9_0  (
    .CE(\Core/RF/_n0195_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R9_0/CLK ),
    .I(\NlwBufferSignal_Core/RF/R9_0/IN ),
    .O(\Core/RF/R9 [0]),
    .SET(GND),
    .RST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y36" ),
    .INIT ( 64'hFFF000F0AACCAACC ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_81  (
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<0> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<0> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<0> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<0> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_81_12475 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y36" ),
    .INIT ( 64'hEEF322F3EEC022C0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_840  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<7> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<7> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<7> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<7> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_840_12625 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y36" ),
    .INIT ( 64'hAFA0FCFCAFA00C0C ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_834  (
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<5> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<5> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<5> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<5> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_834_12613 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y36" ),
    .INIT ( 64'hCCF0CCF0FFAA00AA ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_837  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<6> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<6> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<6> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<6> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_837_12619 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y37" ),
    .INIT ( 64'hCCFFCC00AAF0AAF0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_846  (
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<9> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<9> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<9> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<9> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_846_12637 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y37" ),
    .INIT ( 64'hF3F3C0C0BB88BB88 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_846  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<9> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<9> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<9> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<9> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_846_12464 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y37" ),
    .INIT ( 64'hAFAFA0A0FC0CFC0C ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_843  (
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<8> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<8> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<8> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<8> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_843_12631 )
  );
  X_BUF   \WriteData<3>/WriteData<3>_BMUX_Delay  (
    .I(WriteData[3]),
    .O(\WriteData<3>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X4Y45" ))
  \Core/RF/mux9_2_f8  (
    .IA(\Core/RF/mux9_4_f7_5831 ),
    .IB(\Core/RF/mux9_3_f7_5823 ),
    .O(WriteData[3]),
    .SEL(\Core/ARegSelect [3])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X4Y45" ))
  \Core/RF/mux9_4_f7  (
    .IA(\Core/RF/mux9_6_5822 ),
    .IB(\Core/RF/mux9_51_5847 ),
    .O(\Core/RF/mux9_4_f7_5831 ),
    .SEL(\Core/ARegSelect [2])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X4Y45" ))
  \Core/RF/mux9_3_f7  (
    .IA(\Core/RF/mux9_5_5818 ),
    .IB(\Core/RF/mux9_4_5821 ),
    .O(\Core/RF/mux9_3_f7_5823 ),
    .SEL(\Core/ARegSelect [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y45" ),
    .INIT ( 64'hF0CCF0CCAAFFAA00 ))
  \Core/RF/mux9_6  (
    .ADR4(\Core/RF/R0 [3]),
    .ADR2(\Core/RF/R3 [3]),
    .ADR1(\Core/RF/R1 [3]),
    .ADR0(\Core/RF/R2 [3]),
    .ADR5(\Core/ARegSelect [0]),
    .ADR3(\Core/ARegSelect [1]),
    .O(\Core/RF/mux9_6_5822 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y45" ),
    .INIT ( 64'hFCEE30EEFC223022 ))
  \Core/RF/mux9_51  (
    .ADR0(\Core/RF/R4 [3]),
    .ADR5(\Core/RF/R5 [3]),
    .ADR4(\Core/RF/R7 [3]),
    .ADR2(\Core/RF/R6 [3]),
    .ADR1(\Core/ARegSelect [0]),
    .ADR3(\Core/ARegSelect [1]),
    .O(\Core/RF/mux9_51_5847 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y45" ),
    .INIT ( 64'hFF0FACACF000ACAC ))
  \Core/RF/mux9_5  (
    .ADR1(\Core/RF/R8 [3]),
    .ADR0(\Core/RF/R9 [3]),
    .ADR3(\Core/RF/R11 [3]),
    .ADR5(\Core/RF/R10 [3]),
    .ADR2(\Core/ARegSelect [0]),
    .ADR4(\Core/ARegSelect [1]),
    .O(\Core/RF/mux9_5_5818 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y45" ),
    .INIT ( 64'hF3EEF322C0EEC022 ))
  \Core/RF/mux9_4  (
    .ADR0(\Core/RF/R12 [3]),
    .ADR5(\Core/RF/R13 [3]),
    .ADR2(\Core/RF/R15 [3]),
    .ADR4(\Core/RF/R14 [3]),
    .ADR3(\Core/ARegSelect [0]),
    .ADR1(\Core/ARegSelect [1]),
    .O(\Core/RF/mux9_4_5821 )
  );
  X_FF #(
    .LOC ( "SLICE_X4Y47" ),
    .INIT ( 1'b0 ))
  \Core/RF/R8_7  (
    .CE(\Core/RF/_n0199_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R8_7/CLK ),
    .I(\NlwBufferSignal_Core/RF/R8_7/IN ),
    .O(\Core/RF/R8 [7]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X4Y47" ),
    .INIT ( 1'b0 ))
  \Core/RF/R8_6  (
    .CE(\Core/RF/_n0199_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R8_6/CLK ),
    .I(\NlwBufferSignal_Core/RF/R8_6/IN ),
    .O(\Core/RF/R8 [6]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X4Y47" ),
    .INIT ( 1'b0 ))
  \Core/RF/R8_5  (
    .CE(\Core/RF/_n0199_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R8_5/CLK ),
    .I(\NlwBufferSignal_Core/RF/R8_5/IN ),
    .O(\Core/RF/R8 [5]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X4Y47" ),
    .INIT ( 1'b0 ))
  \Core/RF/R8_4  (
    .CE(\Core/RF/_n0199_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R8_4/CLK ),
    .I(\NlwBufferSignal_Core/RF/R8_4/IN ),
    .O(\Core/RF/R8 [4]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y8" ),
    .INIT ( 64'hFCFCFA0A0C0CFA0A ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_930  (
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<4> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<4> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<4> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<4> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_930_12544 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y8" ),
    .INIT ( 64'hDFDAD5D08F8A8580 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_921  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<1> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<1> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<1> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<1> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_921_12526 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y9" ),
    .INIT ( 64'hFFCC3300E2E2E2E2 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_924  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<2> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<2> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<2> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<2> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_924_12532 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y9" ),
    .INIT ( 64'hFFF0ACAC0F00ACAC ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_945  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<9> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<9> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<9> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<9> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_945_12638 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y9" ),
    .INIT ( 64'hACFFACF0AC0FAC00 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_99  (
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<12> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<12> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<12> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<12> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_99_12502 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y35" ),
    .INIT ( 64'hFE3ECE0EF232C202 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_825  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<2> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<2> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<2> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<2> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_825_12592 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y35" ),
    .INIT ( 64'hFA0AFA0ACFCFC0C0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_813  (
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<13> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<13> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<13> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<13> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_813_12568 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y35" ),
    .INIT ( 64'hF7D5E6C4B391A280 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_822  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<1> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<1> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<1> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<1> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_822_12525 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y12" ),
    .INIT ( 64'hFFAA5500E4E4E4E4 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_921  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<1> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<1> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<1> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<1> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_921_12587 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y10" ),
    .INIT ( 64'hFF55AA00D8D8D8D8 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_912  (
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<13> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<13> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<13> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<13> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_912_12569 )
  );
  X_BUF   \Core/RFBout<2>/Core/RFBout<2>_BMUX_Delay  (
    .I(\Core/RFBout [2]),
    .O(\Core/RFBout<2>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X4Y41" ))
  \Core/RF/mux24_2_f8  (
    .IA(\Core/RF/mux24_4_f7_5788 ),
    .IB(\Core/RF/mux24_3_f7_5786 ),
    .O(\Core/RFBout [2]),
    .SEL(\Core/Instruction [19])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X4Y41" ))
  \Core/RF/mux24_4_f7  (
    .IA(\Core/RF/mux24_6_5772 ),
    .IB(\Core/RF/mux24_51_5778 ),
    .O(\Core/RF/mux24_4_f7_5788 ),
    .SEL(\Core/Instruction [18])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X4Y41" ))
  \Core/RF/mux24_3_f7  (
    .IA(\Core/RF/mux24_5_5794 ),
    .IB(\Core/RF/mux24_4_5795 ),
    .O(\Core/RF/mux24_3_f7_5786 ),
    .SEL(\Core/Instruction [18])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y41" ),
    .INIT ( 64'hFFCCE2E23300E2E2 ))
  \Core/RF/mux24_6  (
    .ADR1(\Core/Instruction [17]),
    .ADR4(\Core/Instruction [16]),
    .ADR2(\Core/RF/R2 [2]),
    .ADR5(\Core/RF/R3 [2]),
    .ADR3(\Core/RF/R1 [2]),
    .ADR0(\Core/RF/R0 [2]),
    .O(\Core/RF/mux24_6_5772 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y41" ),
    .INIT ( 64'hFFCAF0CA0FCA00CA ))
  \Core/RF/mux24_51  (
    .ADR2(\Core/Instruction [17]),
    .ADR3(\Core/Instruction [16]),
    .ADR1(\Core/RF/R6 [2]),
    .ADR5(\Core/RF/R7 [2]),
    .ADR4(\Core/RF/R5 [2]),
    .ADR0(\Core/RF/R4 [2]),
    .O(\Core/RF/mux24_51_5778 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y41" ),
    .INIT ( 64'hBB88FCFCBB883030 ))
  \Core/RF/mux24_5  (
    .ADR1(\Core/Instruction [17]),
    .ADR4(\Core/Instruction [16]),
    .ADR5(\Core/RF/R10 [2]),
    .ADR0(\Core/RF/R11 [2]),
    .ADR3(\Core/RF/R9 [2]),
    .ADR2(\Core/RF/R8 [2]),
    .O(\Core/RF/mux24_5_5794 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y41" ),
    .INIT ( 64'hCFCFFA0AC0C0FA0A ))
  \Core/RF/mux24_4  (
    .ADR2(\Core/Instruction [17]),
    .ADR4(\Core/Instruction [16]),
    .ADR3(\Core/RF/R14 [2]),
    .ADR1(\Core/RF/R15 [2]),
    .ADR5(\Core/RF/R13 [2]),
    .ADR0(\Core/RF/R12 [2]),
    .O(\Core/RF/mux24_4_5795 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y14" ),
    .INIT ( 64'hBBBB8888F3C0F3C0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_930  (
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<4> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<4> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<4> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<4> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_930_12605 )
  );
  X_FF #(
    .LOC ( "SLICE_X4Y44" ),
    .INIT ( 1'b0 ))
  \Core/RF/R5_3  (
    .CE(\Core/RF/_n0211_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R5_3/CLK ),
    .I(\NlwBufferSignal_Core/RF/R5_3/IN ),
    .O(\Core/RF/R5 [3]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X4Y44" ),
    .INIT ( 1'b1 ))
  \Core/RF/R5_2  (
    .CE(\Core/RF/_n0211_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R5_2/CLK ),
    .I(\NlwBufferSignal_Core/RF/R5_2/IN ),
    .O(\Core/RF/R5 [2]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X4Y44" ),
    .INIT ( 1'b0 ))
  \Core/RF/R5_1  (
    .CE(\Core/RF/_n0211_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R5_1/CLK ),
    .I(\NlwBufferSignal_Core/RF/R5_1/IN ),
    .O(\Core/RF/R5 [1]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X4Y44" ),
    .INIT ( 1'b1 ))
  \Core/RF/R5_0  (
    .CE(\Core/RF/_n0211_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R5_0/CLK ),
    .I(\NlwBufferSignal_Core/RF/R5_0/IN ),
    .O(\Core/RF/R5 [0]),
    .SET(GND),
    .RST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y11" ),
    .INIT ( 64'hFEF2CEC23E320E02 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_936  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<6> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<6> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<6> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<6> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_936_12447 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y11" ),
    .INIT ( 64'hFFAA5500D8D8D8D8 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_933  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<5> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<5> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<5> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<5> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_933_12440 )
  );
  X_BUF   \Core/RFBout<3>/Core/RFBout<3>_BMUX_Delay  (
    .I(\Core/RFBout [3]),
    .O(\Core/RFBout<3>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X4Y46" ))
  \Core/RF/mux25_2_f8  (
    .IA(\Core/RF/mux25_4_f7_5866 ),
    .IB(\Core/RF/mux25_3_f7_5864 ),
    .O(\Core/RFBout [3]),
    .SEL(\Core/Instruction [19])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X4Y46" ))
  \Core/RF/mux25_4_f7  (
    .IA(\Core/RF/mux25_6_5850 ),
    .IB(\Core/RF/mux25_51_5856 ),
    .O(\Core/RF/mux25_4_f7_5866 ),
    .SEL(\Core/Instruction [18])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X4Y46" ))
  \Core/RF/mux25_3_f7  (
    .IA(\Core/RF/mux25_5_5872 ),
    .IB(\Core/RF/mux25_4_5873 ),
    .O(\Core/RF/mux25_3_f7_5864 ),
    .SEL(\Core/Instruction [18])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y46" ),
    .INIT ( 64'hCCFFCC00F0AAF0AA ))
  \Core/RF/mux25_6  (
    .ADR3(\Core/Instruction [17]),
    .ADR5(\Core/Instruction [16]),
    .ADR2(\Core/RF/R2 [3]),
    .ADR1(\Core/RF/R3 [3]),
    .ADR4(\Core/RF/R1 [3]),
    .ADR0(\Core/RF/R0 [3]),
    .O(\Core/RF/mux25_6_5850 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y46" ),
    .INIT ( 64'hFA0AFCFCFA0A0C0C ))
  \Core/RF/mux25_51  (
    .ADR2(\Core/Instruction [17]),
    .ADR4(\Core/Instruction [16]),
    .ADR5(\Core/RF/R6 [3]),
    .ADR3(\Core/RF/R7 [3]),
    .ADR0(\Core/RF/R5 [3]),
    .ADR1(\Core/RF/R4 [3]),
    .O(\Core/RF/mux25_51_5856 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y46" ),
    .INIT ( 64'hFCFC0C0CFA0AFA0A ))
  \Core/RF/mux25_5  (
    .ADR5(\Core/Instruction [17]),
    .ADR2(\Core/Instruction [16]),
    .ADR1(\Core/RF/R10 [3]),
    .ADR4(\Core/RF/R11 [3]),
    .ADR3(\Core/RF/R9 [3]),
    .ADR0(\Core/RF/R8 [3]),
    .O(\Core/RF/mux25_5_5872 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y46" ),
    .INIT ( 64'hF3EEC0EEF322C022 ))
  \Core/RF/mux25_4  (
    .ADR1(\Core/Instruction [17]),
    .ADR3(\Core/Instruction [16]),
    .ADR5(\Core/RF/R14 [3]),
    .ADR2(\Core/RF/R15 [3]),
    .ADR4(\Core/RF/R13 [3]),
    .ADR0(\Core/RF/R12 [3]),
    .O(\Core/RF/mux25_4_5873 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y33" ),
    .INIT ( 64'hFCFC3030BB88BB88 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_816  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<14> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<14> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<14> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<14> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_816_12574 )
  );
  X_OPAD #(
    .LOC ( "PAD44" ))
  \DoutB<5>  (
    .PAD(DoutB[5])
  );
  X_OBUF #(
    .LOC ( "PAD44" ))
  DoutB_5_OBUF (
    .I(\NlwBufferSignal_DoutB_5_OBUF/I ),
    .O(DoutB[5])
  );
  X_OPAD #(
    .LOC ( "PAD39" ))
  \DoutB<8>  (
    .PAD(DoutB[8])
  );
  X_OBUF #(
    .LOC ( "PAD39" ))
  DoutB_8_OBUF (
    .I(\NlwBufferSignal_DoutB_8_OBUF/I ),
    .O(DoutB[8])
  );
  X_OPAD #(
    .LOC ( "PAD42" ))
  \DoutB<7>  (
    .PAD(DoutB[7])
  );
  X_OBUF #(
    .LOC ( "PAD42" ))
  DoutB_7_OBUF (
    .I(\NlwBufferSignal_DoutB_7_OBUF/I ),
    .O(DoutB[7])
  );
  X_OPAD #(
    .LOC ( "PAD40" ))
  \DoutB<9>  (
    .PAD(DoutB[9])
  );
  X_OBUF #(
    .LOC ( "PAD40" ))
  DoutB_9_OBUF (
    .I(\NlwBufferSignal_DoutB_9_OBUF/I ),
    .O(DoutB[9])
  );
  X_OPAD #(
    .LOC ( "PAD46" ))
  \DoutB<11>  (
    .PAD(DoutB[11])
  );
  X_OBUF #(
    .LOC ( "PAD46" ))
  DoutB_11_OBUF (
    .I(\NlwBufferSignal_DoutB_11_OBUF/I ),
    .O(DoutB[11])
  );
  X_OPAD #(
    .LOC ( "PAD47" ))
  \DoutB<12>  (
    .PAD(DoutB[12])
  );
  X_OBUF #(
    .LOC ( "PAD47" ))
  DoutB_12_OBUF (
    .I(\NlwBufferSignal_DoutB_12_OBUF/I ),
    .O(DoutB[12])
  );
  X_OPAD #(
    .LOC ( "PAD48" ))
  \DoutB<13>  (
    .PAD(DoutB[13])
  );
  X_OBUF #(
    .LOC ( "PAD48" ))
  DoutB_13_OBUF (
    .I(\NlwBufferSignal_DoutB_13_OBUF/I ),
    .O(DoutB[13])
  );
  X_OPAD #(
    .LOC ( "PAD53" ))
  \DoutB<14>  (
    .PAD(DoutB[14])
  );
  X_OBUF #(
    .LOC ( "PAD53" ))
  DoutB_14_OBUF (
    .I(\NlwBufferSignal_DoutB_14_OBUF/I ),
    .O(DoutB[14])
  );
  X_OPAD #(
    .LOC ( "PAD45" ))
  \DoutB<10>  (
    .PAD(DoutB[10])
  );
  X_OBUF #(
    .LOC ( "PAD45" ))
  DoutB_10_OBUF (
    .I(\NlwBufferSignal_DoutB_10_OBUF/I ),
    .O(DoutB[10])
  );
  X_OPAD #(
    .LOC ( "PAD41" ))
  \DoutB<6>  (
    .PAD(DoutB[6])
  );
  X_OBUF #(
    .LOC ( "PAD41" ))
  DoutB_6_OBUF (
    .I(\NlwBufferSignal_DoutB_6_OBUF/I ),
    .O(DoutB[6])
  );
  X_OPAD #(
    .LOC ( "PAD54" ))
  \DoutB<15>  (
    .PAD(DoutB[15])
  );
  X_OBUF #(
    .LOC ( "PAD54" ))
  DoutB_15_OBUF (
    .I(\NlwBufferSignal_DoutB_15_OBUF/I ),
    .O(DoutB[15])
  );
  X_OPAD #(
    .LOC ( "PAD43" ))
  \DoutB<4>  (
    .PAD(DoutB[4])
  );
  X_OBUF #(
    .LOC ( "PAD43" ))
  DoutB_4_OBUF (
    .I(\NlwBufferSignal_DoutB_4_OBUF/I ),
    .O(DoutB[4])
  );
  X_IPAD #(
    .LOC ( "PAD156" ))
  ExternalClk_289 (
    .PAD(ExternalClk)
  );
  X_BUF #(
    .LOC ( "PAD156" ))
  g (
    .O(InternalClk),
    .I(ExternalClk)
  );
  X_BUF #(
    .LOC ( "PAD156" ))
  \ProtoComp52.IMUX  (
    .I(InternalClk),
    .O(InternalClk_0)
  );
  X_BUF   \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<7>/Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<7>_DMUX_Delay  (
    .I(\Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<7>_5303 ),
    .O(\Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<7>_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y56" ),
    .INIT ( 64'h9009900990099009 ))
  \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lut<7>  (
    .ADR4(1'b1),
    .ADR2(\Core/RFBout<14>_0 ),
    .ADR3(\WriteData<14>_0 ),
    .ADR1(\Core/RFBout<15>_0 ),
    .ADR0(\WriteData<15>_0 ),
    .ADR5(1'b1),
    .O(\Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lut<7>_5294 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X12Y56" ),
    .INIT ( 32'h2B222B22 ))
  \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lutdi7  (
    .ADR4(1'b1),
    .ADR2(\Core/RFBout<14>_0 ),
    .ADR3(\WriteData<14>_0 ),
    .ADR1(\Core/RFBout<15>_0 ),
    .ADR0(\WriteData<15>_0 ),
    .O(\Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lutdi7_5298 )
  );
  X_CARRY4 #(
    .LOC ( "SLICE_X12Y56" ))
  \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<7>  (
    .CI(\Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<3>_12384 ),
    .CYINIT(1'b0),
    .CO({\Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<7>_5303 , \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<7>_CO[2]_UNCONNECTED , 
\NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<7>_CO[1]_UNCONNECTED , 
\NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<7>_CO[0]_UNCONNECTED }),
    .DI({\Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lutdi7_5298 , \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lutdi6_5292 , 
\Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lutdi5_5313 , \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lutdi4_5305 }),
    .O({\NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<7>_O[3]_UNCONNECTED , 
\NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<7>_O[2]_UNCONNECTED , \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<7>_O[1]_UNCONNECTED 
, \NLW_Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<7>_O[0]_UNCONNECTED }),
    .S({\Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lut<7>_5294 , \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lut<6>_5295 , 
\Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lut<5>_5316 , \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lut<4>_5309 })
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y56" ),
    .INIT ( 64'h8844221188442211 ))
  \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lut<6>  (
    .ADR2(1'b1),
    .ADR3(\Core/RFBout<12>_0 ),
    .ADR0(\WriteData<12>_0 ),
    .ADR4(\Core/RFBout<13>_0 ),
    .ADR1(\WriteData<13>_0 ),
    .ADR5(1'b1),
    .O(\Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lut<6>_5295 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X12Y56" ),
    .INIT ( 32'h0088CCEE ))
  \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lutdi6  (
    .ADR2(1'b1),
    .ADR3(\Core/RFBout<12>_0 ),
    .ADR0(\WriteData<12>_0 ),
    .ADR4(\Core/RFBout<13>_0 ),
    .ADR1(\WriteData<13>_0 ),
    .O(\Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lutdi6_5292 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y56" ),
    .INIT ( 64'hC30000C3C30000C3 ))
  \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lut<5>  (
    .ADR0(1'b1),
    .ADR1(\Core/RFBout<10>_0 ),
    .ADR2(\WriteData<10>_0 ),
    .ADR3(\Core/RFBout<11>_0 ),
    .ADR4(\WriteData<11>_0 ),
    .ADR5(1'b1),
    .O(\Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lut<5>_5316 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X12Y56" ),
    .INIT ( 32'h30FF0030 ))
  \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lutdi5  (
    .ADR0(1'b1),
    .ADR1(\Core/RFBout<10>_0 ),
    .ADR2(\WriteData<10>_0 ),
    .ADR3(\Core/RFBout<11>_0 ),
    .ADR4(\WriteData<11>_0 ),
    .O(\Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lutdi5_5313 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y56" ),
    .INIT ( 64'hA0500A05A0500A05 ))
  \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lut<4>  (
    .ADR1(1'b1),
    .ADR4(\Core/RFBout<8>_0 ),
    .ADR2(\WriteData<8>_0 ),
    .ADR0(\Core/RFBout<9>_0 ),
    .ADR3(\WriteData<9>_0 ),
    .ADR5(1'b1),
    .O(\Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lut<4>_5309 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X12Y56" ),
    .INIT ( 32'h5500F550 ))
  \Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lutdi4  (
    .ADR1(1'b1),
    .ADR4(\Core/RFBout<8>_0 ),
    .ADR2(\WriteData<8>_0 ),
    .ADR0(\Core/RFBout<9>_0 ),
    .ADR3(\WriteData<9>_0 ),
    .O(\Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_lutdi4_5305 )
  );
  X_OPAD #(
    .LOC ( "PAD35" ))
  \DoutB<0>  (
    .PAD(DoutB[0])
  );
  X_OBUF #(
    .LOC ( "PAD35" ))
  DoutB_0_OBUF (
    .I(\NlwBufferSignal_DoutB_0_OBUF/I ),
    .O(DoutB[0])
  );
  X_OPAD #(
    .LOC ( "PAD37" ))
  \DoutB<2>  (
    .PAD(DoutB[2])
  );
  X_OBUF #(
    .LOC ( "PAD37" ))
  DoutB_2_OBUF (
    .I(\NlwBufferSignal_DoutB_2_OBUF/I ),
    .O(DoutB[2])
  );
  X_OPAD #(
    .LOC ( "PAD38" ))
  \DoutB<3>  (
    .PAD(DoutB[3])
  );
  X_OBUF #(
    .LOC ( "PAD38" ))
  DoutB_3_OBUF (
    .I(\NlwBufferSignal_DoutB_3_OBUF/I ),
    .O(DoutB[3])
  );
  X_OPAD #(
    .LOC ( "PAD36" ))
  \DoutB<1>  (
    .PAD(DoutB[1])
  );
  X_OBUF #(
    .LOC ( "PAD36" ))
  DoutB_1_OBUF (
    .I(\NlwBufferSignal_DoutB_1_OBUF/I ),
    .O(DoutB[1])
  );
  X_OPAD #(
    .LOC ( "PAD30" ))
  \R2Out<11>  (
    .PAD(R2Out[11])
  );
  X_OBUF #(
    .LOC ( "PAD30" ))
  R2Out_11_OBUF (
    .I(\NlwBufferSignal_R2Out_11_OBUF/I ),
    .O(R2Out[11])
  );
  X_OPAD #(
    .LOC ( "PAD1" ))
  \R1Out<0>  (
    .PAD(R1Out[0])
  );
  X_OBUF #(
    .LOC ( "PAD1" ))
  R1Out_0_OBUF (
    .I(\NlwBufferSignal_R1Out_0_OBUF/I ),
    .O(R1Out[0])
  );
  X_OPAD #(
    .LOC ( "PAD8" ))
  \R1Out<7>  (
    .PAD(R1Out[7])
  );
  X_OBUF #(
    .LOC ( "PAD8" ))
  R1Out_7_OBUF (
    .I(\NlwBufferSignal_R1Out_7_OBUF/I ),
    .O(R1Out[7])
  );
  X_OPAD #(
    .LOC ( "PAD11" ))
  \R1Out<10>  (
    .PAD(R1Out[10])
  );
  X_OBUF #(
    .LOC ( "PAD11" ))
  R1Out_10_OBUF (
    .I(\NlwBufferSignal_R1Out_10_OBUF/I ),
    .O(R1Out[10])
  );
  X_OPAD #(
    .LOC ( "PAD29" ))
  \R2Out<10>  (
    .PAD(R2Out[10])
  );
  X_OBUF #(
    .LOC ( "PAD29" ))
  R2Out_10_OBUF (
    .I(\NlwBufferSignal_R2Out_10_OBUF/I ),
    .O(R2Out[10])
  );
  X_OPAD #(
    .LOC ( "PAD7" ))
  \R1Out<6>  (
    .PAD(R1Out[6])
  );
  X_OBUF #(
    .LOC ( "PAD7" ))
  R1Out_6_OBUF (
    .I(\NlwBufferSignal_R1Out_6_OBUF/I ),
    .O(R1Out[6])
  );
  X_OPAD #(
    .LOC ( "PAD6" ))
  \R1Out<5>  (
    .PAD(R1Out[5])
  );
  X_OBUF #(
    .LOC ( "PAD6" ))
  R1Out_5_OBUF (
    .I(\NlwBufferSignal_R1Out_5_OBUF/I ),
    .O(R1Out[5])
  );
  X_OPAD #(
    .LOC ( "PAD31" ))
  \R2Out<12>  (
    .PAD(R2Out[12])
  );
  X_OBUF #(
    .LOC ( "PAD31" ))
  R2Out_12_OBUF (
    .I(\NlwBufferSignal_R2Out_12_OBUF/I ),
    .O(R2Out[12])
  );
  X_OPAD #(
    .LOC ( "PAD5" ))
  \R1Out<4>  (
    .PAD(R1Out[4])
  );
  X_OBUF #(
    .LOC ( "PAD5" ))
  R1Out_4_OBUF (
    .I(\NlwBufferSignal_R1Out_4_OBUF/I ),
    .O(R1Out[4])
  );
  X_OPAD #(
    .LOC ( "PAD9" ))
  \R1Out<8>  (
    .PAD(R1Out[8])
  );
  X_OBUF #(
    .LOC ( "PAD9" ))
  R1Out_8_OBUF (
    .I(\NlwBufferSignal_R1Out_8_OBUF/I ),
    .O(R1Out[8])
  );
  X_OPAD #(
    .LOC ( "PAD13" ))
  \R1Out<12>  (
    .PAD(R1Out[12])
  );
  X_OBUF #(
    .LOC ( "PAD13" ))
  R1Out_12_OBUF (
    .I(\NlwBufferSignal_R1Out_12_OBUF/I ),
    .O(R1Out[12])
  );
  X_OPAD #(
    .LOC ( "PAD16" ))
  \R1Out<15>  (
    .PAD(R1Out[15])
  );
  X_OBUF #(
    .LOC ( "PAD16" ))
  R1Out_15_OBUF (
    .I(\NlwBufferSignal_R1Out_15_OBUF/I ),
    .O(R1Out[15])
  );
  X_OPAD #(
    .LOC ( "PAD15" ))
  \R1Out<14>  (
    .PAD(R1Out[14])
  );
  X_OBUF #(
    .LOC ( "PAD15" ))
  R1Out_14_OBUF (
    .I(\NlwBufferSignal_R1Out_14_OBUF/I ),
    .O(R1Out[14])
  );
  X_OPAD #(
    .LOC ( "PAD2" ))
  \R1Out<1>  (
    .PAD(R1Out[1])
  );
  X_OBUF #(
    .LOC ( "PAD2" ))
  R1Out_1_OBUF (
    .I(\NlwBufferSignal_R1Out_1_OBUF/I ),
    .O(R1Out[1])
  );
  X_OPAD #(
    .LOC ( "PAD3" ))
  \R1Out<2>  (
    .PAD(R1Out[2])
  );
  X_OBUF #(
    .LOC ( "PAD3" ))
  R1Out_2_OBUF (
    .I(\NlwBufferSignal_R1Out_2_OBUF/I ),
    .O(R1Out[2])
  );
  X_OPAD #(
    .LOC ( "PAD34" ))
  \R2Out<15>  (
    .PAD(R2Out[15])
  );
  X_OBUF #(
    .LOC ( "PAD34" ))
  R2Out_15_OBUF (
    .I(\NlwBufferSignal_R2Out_15_OBUF/I ),
    .O(R2Out[15])
  );
  X_OPAD #(
    .LOC ( "PAD33" ))
  \R2Out<14>  (
    .PAD(R2Out[14])
  );
  X_OBUF #(
    .LOC ( "PAD33" ))
  R2Out_14_OBUF (
    .I(\NlwBufferSignal_R2Out_14_OBUF/I ),
    .O(R2Out[14])
  );
  X_OPAD #(
    .LOC ( "PAD4" ))
  \R1Out<3>  (
    .PAD(R1Out[3])
  );
  X_OBUF #(
    .LOC ( "PAD4" ))
  R1Out_3_OBUF (
    .I(\NlwBufferSignal_R1Out_3_OBUF/I ),
    .O(R1Out[3])
  );
  X_OPAD #(
    .LOC ( "PAD12" ))
  \R1Out<11>  (
    .PAD(R1Out[11])
  );
  X_OBUF #(
    .LOC ( "PAD12" ))
  R1Out_11_OBUF (
    .I(\NlwBufferSignal_R1Out_11_OBUF/I ),
    .O(R1Out[11])
  );
  X_OPAD #(
    .LOC ( "PAD14" ))
  \R1Out<13>  (
    .PAD(R1Out[13])
  );
  X_OBUF #(
    .LOC ( "PAD14" ))
  R1Out_13_OBUF (
    .I(\NlwBufferSignal_R1Out_13_OBUF/I ),
    .O(R1Out[13])
  );
  X_OPAD #(
    .LOC ( "PAD32" ))
  \R2Out<13>  (
    .PAD(R2Out[13])
  );
  X_OBUF #(
    .LOC ( "PAD32" ))
  R2Out_13_OBUF (
    .I(\NlwBufferSignal_R2Out_13_OBUF/I ),
    .O(R2Out[13])
  );
  X_OPAD #(
    .LOC ( "PAD10" ))
  \R1Out<9>  (
    .PAD(R1Out[9])
  );
  X_OBUF #(
    .LOC ( "PAD10" ))
  R1Out_9_OBUF (
    .I(\NlwBufferSignal_R1Out_9_OBUF/I ),
    .O(R1Out[9])
  );
  X_OPAD #(
    .LOC ( "PAD19" ))
  \R2Out<2>  (
    .PAD(R2Out[2])
  );
  X_OBUF #(
    .LOC ( "PAD19" ))
  R2Out_2_OBUF (
    .I(\NlwBufferSignal_R2Out_2_OBUF/I ),
    .O(R2Out[2])
  );
  X_OPAD #(
    .LOC ( "PAD20" ))
  \R2Out<3>  (
    .PAD(R2Out[3])
  );
  X_OBUF #(
    .LOC ( "PAD20" ))
  R2Out_3_OBUF (
    .I(\NlwBufferSignal_R2Out_3_OBUF/I ),
    .O(R2Out[3])
  );
  X_OPAD #(
    .LOC ( "PAD22" ))
  \R2Out<5>  (
    .PAD(R2Out[5])
  );
  X_OBUF #(
    .LOC ( "PAD22" ))
  R2Out_5_OBUF (
    .I(\NlwBufferSignal_R2Out_5_OBUF/I ),
    .O(R2Out[5])
  );
  X_OPAD #(
    .LOC ( "PAD26" ))
  \R2Out<7>  (
    .PAD(R2Out[7])
  );
  X_OBUF #(
    .LOC ( "PAD26" ))
  R2Out_7_OBUF (
    .I(\NlwBufferSignal_R2Out_7_OBUF/I ),
    .O(R2Out[7])
  );
  X_OPAD #(
    .LOC ( "PAD18" ))
  \R2Out<1>  (
    .PAD(R2Out[1])
  );
  X_OBUF #(
    .LOC ( "PAD18" ))
  R2Out_1_OBUF (
    .I(\NlwBufferSignal_R2Out_1_OBUF/I ),
    .O(R2Out[1])
  );
  X_OPAD #(
    .LOC ( "PAD28" ))
  \R2Out<9>  (
    .PAD(R2Out[9])
  );
  X_OBUF #(
    .LOC ( "PAD28" ))
  R2Out_9_OBUF (
    .I(\NlwBufferSignal_R2Out_9_OBUF/I ),
    .O(R2Out[9])
  );
  X_OPAD #(
    .LOC ( "PAD17" ))
  \R2Out<0>  (
    .PAD(R2Out[0])
  );
  X_OBUF #(
    .LOC ( "PAD17" ))
  R2Out_0_OBUF (
    .I(\NlwBufferSignal_R2Out_0_OBUF/I ),
    .O(R2Out[0])
  );
  X_OPAD #(
    .LOC ( "PAD25" ))
  \R2Out<6>  (
    .PAD(R2Out[6])
  );
  X_OBUF #(
    .LOC ( "PAD25" ))
  R2Out_6_OBUF (
    .I(\NlwBufferSignal_R2Out_6_OBUF/I ),
    .O(R2Out[6])
  );
  X_OPAD #(
    .LOC ( "PAD27" ))
  \R2Out<8>  (
    .PAD(R2Out[8])
  );
  X_OBUF #(
    .LOC ( "PAD27" ))
  R2Out_8_OBUF (
    .I(\NlwBufferSignal_R2Out_8_OBUF/I ),
    .O(R2Out[8])
  );
  X_OPAD #(
    .LOC ( "PAD21" ))
  \R2Out<4>  (
    .PAD(R2Out[4])
  );
  X_OBUF #(
    .LOC ( "PAD21" ))
  R2Out_4_OBUF (
    .I(\NlwBufferSignal_R2Out_4_OBUF/I ),
    .O(R2Out[4])
  );
  X_CKBUF #(
    .LOC ( "BUFGMUX_X3Y13" ))
  a (
    .I(\NlwBufferSignal_a/IN ),
    .O(clk)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y14" ),
    .INIT ( 64'hFFB833B8CCB800B8 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_942  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<8> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<8> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<8> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<8> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_942_12459 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y46" ),
    .INIT ( 1'b0 ))
  \Core/RF/R3_7  (
    .CE(\Core/RF/_n0219_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R3_7/CLK ),
    .I(\NlwBufferSignal_Core/RF/R3_7/IN ),
    .O(\Core/RF/R3 [7]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y46" ),
    .INIT ( 1'b0 ))
  \Core/RF/R3_6  (
    .CE(\Core/RF/_n0219_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R3_6/CLK ),
    .I(\NlwBufferSignal_Core/RF/R3_6/IN ),
    .O(\Core/RF/R3 [6]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y46" ),
    .INIT ( 1'b0 ))
  \Core/RF/R3_5  (
    .CE(\Core/RF/_n0219_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R3_5/CLK ),
    .I(\NlwBufferSignal_Core/RF/R3_5/IN ),
    .O(\Core/RF/R3 [5]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y46" ),
    .INIT ( 1'b0 ))
  \Core/RF/R3_4  (
    .CE(\Core/RF/_n0219_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R3_4/CLK ),
    .I(\NlwBufferSignal_Core/RF/R3_4/IN ),
    .O(\Core/RF/R3 [4]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X7Y47" ),
    .INIT ( 1'b0 ))
  \Core/RF/R5_7  (
    .CE(\Core/RF/_n0211_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R5_7/CLK ),
    .I(\NlwBufferSignal_Core/RF/R5_7/IN ),
    .O(\Core/RF/R5 [7]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X7Y47" ),
    .INIT ( 1'b0 ))
  \Core/RF/R5_6  (
    .CE(\Core/RF/_n0211_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R5_6/CLK ),
    .I(\NlwBufferSignal_Core/RF/R5_6/IN ),
    .O(\Core/RF/R5 [6]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X7Y47" ),
    .INIT ( 1'b0 ))
  \Core/RF/R5_5  (
    .CE(\Core/RF/_n0211_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R5_5/CLK ),
    .I(\NlwBufferSignal_Core/RF/R5_5/IN ),
    .O(\Core/RF/R5 [5]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X7Y47" ),
    .INIT ( 1'b0 ))
  \Core/RF/R5_4  (
    .CE(\Core/RF/_n0211_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R5_4/CLK ),
    .I(\NlwBufferSignal_Core/RF/R5_4/IN ),
    .O(\Core/RF/R5 [4]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y50" ),
    .INIT ( 64'hFAFA5050EE44EE44 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_845  (
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<9> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<9> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<9> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<9> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_845_12466 )
  );
  X_BUF   \WriteData<6>/WriteData<6>_BMUX_Delay  (
    .I(WriteData[6]),
    .O(\WriteData<6>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X8Y47" ))
  \Core/RF/mux12_2_f8  (
    .IA(\Core/RF/mux12_4_f7_6645 ),
    .IB(\Core/RF/mux12_3_f7_6637 ),
    .O(WriteData[6]),
    .SEL(\Core/ARegSelect [3])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X8Y47" ))
  \Core/RF/mux12_4_f7  (
    .IA(\Core/RF/mux12_6_6636 ),
    .IB(\Core/RF/mux12_51_6661 ),
    .O(\Core/RF/mux12_4_f7_6645 ),
    .SEL(\Core/ARegSelect [2])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X8Y47" ))
  \Core/RF/mux12_3_f7  (
    .IA(\Core/RF/mux12_5_6632 ),
    .IB(\Core/RF/mux12_4_6635 ),
    .O(\Core/RF/mux12_3_f7_6637 ),
    .SEL(\Core/ARegSelect [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y47" ),
    .INIT ( 64'hFF0FF000CACACACA ))
  \Core/RF/mux12_6  (
    .ADR0(\Core/RF/R0 [6]),
    .ADR3(\Core/RF/R3 [6]),
    .ADR4(\Core/RF/R1 [6]),
    .ADR1(\Core/RF/R2 [6]),
    .ADR5(\Core/ARegSelect [0]),
    .ADR2(\Core/ARegSelect [1]),
    .O(\Core/RF/mux12_6_6636 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y47" ),
    .INIT ( 64'hFB3BCB0BF838C808 ))
  \Core/RF/mux12_51  (
    .ADR5(\Core/RF/R4 [6]),
    .ADR0(\Core/RF/R5 [6]),
    .ADR3(\Core/RF/R7 [6]),
    .ADR4(\Core/RF/R6 [6]),
    .ADR1(\Core/ARegSelect [0]),
    .ADR2(\Core/ARegSelect [1]),
    .O(\Core/RF/mux12_51_6661 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y47" ),
    .INIT ( 64'hBF8FBC8CB383B080 ))
  \Core/RF/mux12_5  (
    .ADR4(\Core/RF/R8 [6]),
    .ADR3(\Core/RF/R9 [6]),
    .ADR0(\Core/RF/R11 [6]),
    .ADR5(\Core/RF/R10 [6]),
    .ADR2(\Core/ARegSelect [0]),
    .ADR1(\Core/ARegSelect [1]),
    .O(\Core/RF/mux12_5_6632 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y47" ),
    .INIT ( 64'hFAFACFC00A0ACFC0 ))
  \Core/RF/mux12_4  (
    .ADR3(\Core/RF/R12 [6]),
    .ADR1(\Core/RF/R13 [6]),
    .ADR5(\Core/RF/R15 [6]),
    .ADR0(\Core/RF/R14 [6]),
    .ADR2(\Core/ARegSelect [0]),
    .ADR4(\Core/ARegSelect [1]),
    .O(\Core/RF/mux12_4_6635 )
  );
  X_BUF   \WriteData<5>/WriteData<5>_BMUX_Delay  (
    .I(WriteData[5]),
    .O(\WriteData<5>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X8Y48" ))
  \Core/RF/mux11_2_f8  (
    .IA(\Core/RF/mux11_4_f7_6679 ),
    .IB(\Core/RF/mux11_3_f7_6671 ),
    .O(WriteData[5]),
    .SEL(\Core/ARegSelect [3])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X8Y48" ))
  \Core/RF/mux11_4_f7  (
    .IA(\Core/RF/mux11_6_6670 ),
    .IB(\Core/RF/mux11_51_6695 ),
    .O(\Core/RF/mux11_4_f7_6679 ),
    .SEL(\Core/ARegSelect [2])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X8Y48" ))
  \Core/RF/mux11_3_f7  (
    .IA(\Core/RF/mux11_5_6666 ),
    .IB(\Core/RF/mux11_4_6669 ),
    .O(\Core/RF/mux11_3_f7_6671 ),
    .SEL(\Core/ARegSelect [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y48" ),
    .INIT ( 64'hCFC0CFC0AFAFA0A0 ))
  \Core/RF/mux11_6  (
    .ADR4(\Core/RF/R0 [5]),
    .ADR1(\Core/RF/R3 [5]),
    .ADR3(\Core/RF/R1 [5]),
    .ADR0(\Core/RF/R2 [5]),
    .ADR5(\Core/ARegSelect [0]),
    .ADR2(\Core/ARegSelect [1]),
    .O(\Core/RF/mux11_6_6670 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y48" ),
    .INIT ( 64'hCCCCAAAAF0F0FF00 ))
  \Core/RF/mux11_51  (
    .ADR3(\Core/RF/R4 [5]),
    .ADR0(\Core/RF/R5 [5]),
    .ADR1(\Core/RF/R7 [5]),
    .ADR2(\Core/RF/R6 [5]),
    .ADR5(\Core/ARegSelect [0]),
    .ADR4(\Core/ARegSelect [1]),
    .O(\Core/RF/mux11_51_6695 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y48" ),
    .INIT ( 64'hACFFACF0AC0FAC00 ))
  \Core/RF/mux11_5  (
    .ADR4(\Core/RF/R8 [5]),
    .ADR5(\Core/RF/R9 [5]),
    .ADR0(\Core/RF/R11 [5]),
    .ADR1(\Core/RF/R10 [5]),
    .ADR2(\Core/ARegSelect [0]),
    .ADR3(\Core/ARegSelect [1]),
    .O(\Core/RF/mux11_5_6666 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y48" ),
    .INIT ( 64'hAAFFAA00F0CCF0CC ))
  \Core/RF/mux11_4  (
    .ADR1(\Core/RF/R12 [5]),
    .ADR2(\Core/RF/R13 [5]),
    .ADR0(\Core/RF/R15 [5]),
    .ADR4(\Core/RF/R14 [5]),
    .ADR3(\Core/ARegSelect [0]),
    .ADR5(\Core/ARegSelect [1]),
    .O(\Core/RF/mux11_4_6669 )
  );
  X_FF #(
    .LOC ( "SLICE_X8Y49" ),
    .INIT ( 1'b0 ))
  \Core/RF/R12_7  (
    .CE(\Core/RF/_n0183_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R12_7/CLK ),
    .I(\NlwBufferSignal_Core/RF/R12_7/IN ),
    .O(\Core/RF/R12 [7]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X8Y49" ),
    .INIT ( 1'b0 ))
  \Core/RF/R12_6  (
    .CE(\Core/RF/_n0183_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R12_6/CLK ),
    .I(\NlwBufferSignal_Core/RF/R12_6/IN ),
    .O(\Core/RF/R12 [6]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X8Y49" ),
    .INIT ( 1'b0 ))
  \Core/RF/R12_5  (
    .CE(\Core/RF/_n0183_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R12_5/CLK ),
    .I(\NlwBufferSignal_Core/RF/R12_5/IN ),
    .O(\Core/RF/R12 [5]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X8Y49" ),
    .INIT ( 1'b0 ))
  \Core/RF/R12_4  (
    .CE(\Core/RF/_n0183_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R12_4/CLK ),
    .I(\NlwBufferSignal_Core/RF/R12_4/IN ),
    .O(\Core/RF/R12 [4]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X7Y45" ),
    .INIT ( 1'b0 ))
  \Core/RF/R4_3  (
    .CE(\Core/RF/_n0215_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R4_3/CLK ),
    .I(\NlwBufferSignal_Core/RF/R4_3/IN ),
    .O(\Core/RF/R4 [3]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X7Y45" ),
    .INIT ( 1'b1 ))
  \Core/RF/R4_2  (
    .CE(\Core/RF/_n0215_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R4_2/CLK ),
    .I(\NlwBufferSignal_Core/RF/R4_2/IN ),
    .O(\Core/RF/R4 [2]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X7Y45" ),
    .INIT ( 1'b0 ))
  \Core/RF/R4_1  (
    .CE(\Core/RF/_n0215_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R4_1/CLK ),
    .I(\NlwBufferSignal_Core/RF/R4_1/IN ),
    .O(\Core/RF/R4 [1]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X7Y45" ),
    .INIT ( 1'b0 ))
  \Core/RF/R4_0  (
    .CE(\Core/RF/_n0215_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R4_0/CLK ),
    .I(\NlwBufferSignal_Core/RF/R4_0/IN ),
    .O(\Core/RF/R4 [0]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X7Y48" ),
    .INIT ( 1'b0 ))
  \Core/RF/R4_7  (
    .CE(\Core/RF/_n0215_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R4_7/CLK ),
    .I(\NlwBufferSignal_Core/RF/R4_7/IN ),
    .O(\Core/RF/R4 [7]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X7Y48" ),
    .INIT ( 1'b0 ))
  \Core/RF/R4_6  (
    .CE(\Core/RF/_n0215_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R4_6/CLK ),
    .I(\NlwBufferSignal_Core/RF/R4_6/IN ),
    .O(\Core/RF/R4 [6]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X7Y48" ),
    .INIT ( 1'b0 ))
  \Core/RF/R4_5  (
    .CE(\Core/RF/_n0215_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R4_5/CLK ),
    .I(\NlwBufferSignal_Core/RF/R4_5/IN ),
    .O(\Core/RF/R4 [5]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X7Y48" ),
    .INIT ( 1'b0 ))
  \Core/RF/R4_4  (
    .CE(\Core/RF/_n0215_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R4_4/CLK ),
    .I(\NlwBufferSignal_Core/RF/R4_4/IN ),
    .O(\Core/RF/R4 [4]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X7Y46" ),
    .INIT ( 1'b1 ))
  \Core/RF/R10_3  (
    .CE(\Core/RF/_n0191_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R10_3/CLK ),
    .I(\NlwBufferSignal_Core/RF/R10_3/IN ),
    .O(\Core/RF/R10 [3]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X7Y46" ),
    .INIT ( 1'b0 ))
  \Core/RF/R10_2  (
    .CE(\Core/RF/_n0191_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R10_2/CLK ),
    .I(\NlwBufferSignal_Core/RF/R10_2/IN ),
    .O(\Core/RF/R10 [2]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X7Y46" ),
    .INIT ( 1'b1 ))
  \Core/RF/R10_1  (
    .CE(\Core/RF/_n0191_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R10_1/CLK ),
    .I(\NlwBufferSignal_Core/RF/R10_1/IN ),
    .O(\Core/RF/R10 [1]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X7Y46" ),
    .INIT ( 1'b0 ))
  \Core/RF/R10_0  (
    .CE(\Core/RF/_n0191_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R10_0/CLK ),
    .I(\NlwBufferSignal_Core/RF/R10_0/IN ),
    .O(\Core/RF/R10 [0]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y37" ),
    .INIT ( 64'hCACAFF0FCACAF000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_813  (
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<13> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<13> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<13> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<13> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_813_12507 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y49" ),
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_842  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<8> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<8> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<8> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<8> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_842_12460 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y45" ),
    .INIT ( 1'b0 ))
  \Core/RF/R6_7  (
    .CE(\Core/RF/_n0207_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R6_7/CLK ),
    .I(\NlwBufferSignal_Core/RF/R6_7/IN ),
    .O(\Core/RF/R6 [7]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y45" ),
    .INIT ( 1'b0 ))
  \Core/RF/R6_6  (
    .CE(\Core/RF/_n0207_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R6_6/CLK ),
    .I(\NlwBufferSignal_Core/RF/R6_6/IN ),
    .O(\Core/RF/R6 [6]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y45" ),
    .INIT ( 1'b0 ))
  \Core/RF/R6_5  (
    .CE(\Core/RF/_n0207_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R6_5/CLK ),
    .I(\NlwBufferSignal_Core/RF/R6_5/IN ),
    .O(\Core/RF/R6 [5]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y45" ),
    .INIT ( 1'b0 ))
  \Core/RF/R6_4  (
    .CE(\Core/RF/_n0207_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R6_4/CLK ),
    .I(\NlwBufferSignal_Core/RF/R6_4/IN ),
    .O(\Core/RF/R6 [4]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \WriteData<7>/WriteData<7>_BMUX_Delay  (
    .I(WriteData[7]),
    .O(\WriteData<7>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X8Y46" ))
  \Core/RF/mux13_2_f8  (
    .IA(\Core/RF/mux13_4_f7_6611 ),
    .IB(\Core/RF/mux13_3_f7_6603 ),
    .O(WriteData[7]),
    .SEL(\Core/ARegSelect [3])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X8Y46" ))
  \Core/RF/mux13_4_f7  (
    .IA(\Core/RF/mux13_6_6602 ),
    .IB(\Core/RF/mux13_51_6627 ),
    .O(\Core/RF/mux13_4_f7_6611 ),
    .SEL(\Core/ARegSelect [2])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X8Y46" ))
  \Core/RF/mux13_3_f7  (
    .IA(\Core/RF/mux13_5_6598 ),
    .IB(\Core/RF/mux13_4_6601 ),
    .O(\Core/RF/mux13_3_f7_6603 ),
    .SEL(\Core/ARegSelect [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y46" ),
    .INIT ( 64'hE2E2E2E2FFCC3300 ))
  \Core/RF/mux13_6  (
    .ADR3(\Core/RF/R0 [7]),
    .ADR2(\Core/RF/R3 [7]),
    .ADR0(\Core/RF/R1 [7]),
    .ADR4(\Core/RF/R2 [7]),
    .ADR5(\Core/ARegSelect [0]),
    .ADR1(\Core/ARegSelect [1]),
    .O(\Core/RF/mux13_6_6602 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y46" ),
    .INIT ( 64'hFF00F0F0AAAACCCC ))
  \Core/RF/mux13_51  (
    .ADR1(\Core/RF/R4 [7]),
    .ADR2(\Core/RF/R5 [7]),
    .ADR3(\Core/RF/R7 [7]),
    .ADR0(\Core/RF/R6 [7]),
    .ADR5(\Core/ARegSelect [0]),
    .ADR4(\Core/ARegSelect [1]),
    .O(\Core/RF/mux13_51_6627 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y46" ),
    .INIT ( 64'hFB73D951EA62C840 ))
  \Core/RF/mux13_5  (
    .ADR5(\Core/RF/R8 [7]),
    .ADR4(\Core/RF/R9 [7]),
    .ADR3(\Core/RF/R11 [7]),
    .ADR2(\Core/RF/R10 [7]),
    .ADR0(\Core/ARegSelect [0]),
    .ADR1(\Core/ARegSelect [1]),
    .O(\Core/RF/mux13_5_6598 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X8Y46" ),
    .INIT ( 64'hFFCA0FCAF0CA00CA ))
  \Core/RF/mux13_4  (
    .ADR0(\Core/RF/R12 [7]),
    .ADR5(\Core/RF/R13 [7]),
    .ADR4(\Core/RF/R15 [7]),
    .ADR1(\Core/RF/R14 [7]),
    .ADR3(\Core/ARegSelect [0]),
    .ADR2(\Core/ARegSelect [1]),
    .O(\Core/RF/mux13_4_6601 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y29" ),
    .INIT ( 64'hDFD5DAD08F858A80 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_106  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<15> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<15> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<15> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<15> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_106_12584 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y47" ),
    .INIT ( 1'b0 ))
  \Core/RF/R14_7  (
    .CE(\Core/RF/_n0175_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R14_7/CLK ),
    .I(\NlwBufferSignal_Core/RF/R14_7/IN ),
    .O(\Core/RF/R14 [7]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y47" ),
    .INIT ( 1'b0 ))
  \Core/RF/R14_6  (
    .CE(\Core/RF/_n0175_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R14_6/CLK ),
    .I(\NlwBufferSignal_Core/RF/R14_6/IN ),
    .O(\Core/RF/R14 [6]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y47" ),
    .INIT ( 1'b0 ))
  \Core/RF/R14_5  (
    .CE(\Core/RF/_n0175_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R14_5/CLK ),
    .I(\NlwBufferSignal_Core/RF/R14_5/IN ),
    .O(\Core/RF/R14 [5]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y47" ),
    .INIT ( 1'b0 ))
  \Core/RF/R14_4  (
    .CE(\Core/RF/_n0175_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R14_4/CLK ),
    .I(\NlwBufferSignal_Core/RF/R14_4/IN ),
    .O(\Core/RF/R14 [4]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \Core/RFBout<5>/Core/RFBout<5>_BMUX_Delay  (
    .I(\Core/RFBout [5]),
    .O(\Core/RFBout<5>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X10Y48" ))
  \Core/RF/mux27_2_f8  (
    .IA(\Core/RF/mux27_4_f7_6922 ),
    .IB(\Core/RF/mux27_3_f7_6920 ),
    .O(\Core/RFBout [5]),
    .SEL(\Core/Instruction [19])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X10Y48" ))
  \Core/RF/mux27_4_f7  (
    .IA(\Core/RF/mux27_6_6906 ),
    .IB(\Core/RF/mux27_51_6912 ),
    .O(\Core/RF/mux27_4_f7_6922 ),
    .SEL(\Core/Instruction [18])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X10Y48" ))
  \Core/RF/mux27_3_f7  (
    .IA(\Core/RF/mux27_5_6928 ),
    .IB(\Core/RF/mux27_4_6929 ),
    .O(\Core/RF/mux27_3_f7_6920 ),
    .SEL(\Core/Instruction [18])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y48" ),
    .INIT ( 64'hF0AAF0AACCFFCC00 ))
  \Core/RF/mux27_6  (
    .ADR3(\Core/Instruction [17]),
    .ADR5(\Core/Instruction [16]),
    .ADR1(\Core/RF/R2 [5]),
    .ADR2(\Core/RF/R3 [5]),
    .ADR0(\Core/RF/R1 [5]),
    .ADR4(\Core/RF/R0 [5]),
    .O(\Core/RF/mux27_6_6906 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y48" ),
    .INIT ( 64'hCFC0CFC0AFAFA0A0 ))
  \Core/RF/mux27_51  (
    .ADR2(\Core/Instruction [17]),
    .ADR5(\Core/Instruction [16]),
    .ADR0(\Core/RF/R6 [5]),
    .ADR1(\Core/RF/R7 [5]),
    .ADR3(\Core/RF/R5 [5]),
    .ADR4(\Core/RF/R4 [5]),
    .O(\Core/RF/mux27_51_6912 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y48" ),
    .INIT ( 64'hEFECE3E02F2C2320 ))
  \Core/RF/mux27_5  (
    .ADR1(\Core/Instruction [17]),
    .ADR2(\Core/Instruction [16]),
    .ADR4(\Core/RF/R10 [5]),
    .ADR5(\Core/RF/R11 [5]),
    .ADR0(\Core/RF/R9 [5]),
    .ADR3(\Core/RF/R8 [5]),
    .O(\Core/RF/mux27_5_6928 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y48" ),
    .INIT ( 64'hF0AAF0AAFFCC00CC ))
  \Core/RF/mux27_4  (
    .ADR5(\Core/Instruction [17]),
    .ADR3(\Core/Instruction [16]),
    .ADR0(\Core/RF/R14 [5]),
    .ADR2(\Core/RF/R15 [5]),
    .ADR4(\Core/RF/R13 [5]),
    .ADR1(\Core/RF/R12 [5]),
    .O(\Core/RF/mux27_4_6929 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y49" ),
    .INIT ( 1'b0 ))
  \Core/RF/R7_7  (
    .CE(\Core/RF/_n0203_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R7_7/CLK ),
    .I(\NlwBufferSignal_Core/RF/R7_7/IN ),
    .O(\Core/RF/R7 [7]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y49" ),
    .INIT ( 1'b0 ))
  \Core/RF/R7_6  (
    .CE(\Core/RF/_n0203_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R7_6/CLK ),
    .I(\NlwBufferSignal_Core/RF/R7_6/IN ),
    .O(\Core/RF/R7 [6]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y49" ),
    .INIT ( 1'b0 ))
  \Core/RF/R7_5  (
    .CE(\Core/RF/_n0203_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R7_5/CLK ),
    .I(\NlwBufferSignal_Core/RF/R7_5/IN ),
    .O(\Core/RF/R7 [5]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y49" ),
    .INIT ( 64'hF5F5EE44A0A0EE44 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_818  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<15> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<15> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<15> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<15> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_818_12582 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y49" ),
    .INIT ( 1'b0 ))
  \Core/RF/R7_4  (
    .CE(\Core/RF/_n0203_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R7_4/CLK ),
    .I(\NlwBufferSignal_Core/RF/R7_4/IN ),
    .O(\Core/RF/R7 [4]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y49" ),
    .INIT ( 64'hFE5EAE0EF454A404 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_812  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<13> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<13> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<13> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<13> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_812_12570 )
  );
  X_BUF   \Core/RFBout<6>/Core/RFBout<6>_BMUX_Delay  (
    .I(\Core/RFBout [6]),
    .O(\Core/RFBout<6>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X10Y47" ))
  \Core/RF/mux28_2_f8  (
    .IA(\Core/RF/mux28_4_f7_6888 ),
    .IB(\Core/RF/mux28_3_f7_6886 ),
    .O(\Core/RFBout [6]),
    .SEL(\Core/Instruction [19])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X10Y47" ))
  \Core/RF/mux28_4_f7  (
    .IA(\Core/RF/mux28_6_6872 ),
    .IB(\Core/RF/mux28_51_6878 ),
    .O(\Core/RF/mux28_4_f7_6888 ),
    .SEL(\Core/Instruction [18])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X10Y47" ))
  \Core/RF/mux28_3_f7  (
    .IA(\Core/RF/mux28_5_6894 ),
    .IB(\Core/RF/mux28_4_6895 ),
    .O(\Core/RF/mux28_3_f7_6886 ),
    .SEL(\Core/Instruction [18])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y47" ),
    .INIT ( 64'hAACCFFF0AACC00F0 ))
  \Core/RF/mux28_6  (
    .ADR3(\Core/Instruction [17]),
    .ADR4(\Core/Instruction [16]),
    .ADR5(\Core/RF/R2 [6]),
    .ADR0(\Core/RF/R3 [6]),
    .ADR1(\Core/RF/R1 [6]),
    .ADR2(\Core/RF/R0 [6]),
    .O(\Core/RF/mux28_6_6872 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y47" ),
    .INIT ( 64'hBF8FBC8CB383B080 ))
  \Core/RF/mux28_51  (
    .ADR2(\Core/Instruction [17]),
    .ADR1(\Core/Instruction [16]),
    .ADR3(\Core/RF/R6 [6]),
    .ADR0(\Core/RF/R7 [6]),
    .ADR5(\Core/RF/R5 [6]),
    .ADR4(\Core/RF/R4 [6]),
    .O(\Core/RF/mux28_51_6878 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y47" ),
    .INIT ( 64'hFAFC0AFCFA0C0A0C ))
  \Core/RF/mux28_5  (
    .ADR2(\Core/Instruction [17]),
    .ADR3(\Core/Instruction [16]),
    .ADR5(\Core/RF/R10 [6]),
    .ADR4(\Core/RF/R11 [6]),
    .ADR0(\Core/RF/R9 [6]),
    .ADR1(\Core/RF/R8 [6]),
    .O(\Core/RF/mux28_5_6894 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y47" ),
    .INIT ( 64'hAAAAF0F0CCCCFF00 ))
  \Core/RF/mux28_4  (
    .ADR5(\Core/Instruction [17]),
    .ADR4(\Core/Instruction [16]),
    .ADR2(\Core/RF/R14 [6]),
    .ADR0(\Core/RF/R15 [6]),
    .ADR1(\Core/RF/R13 [6]),
    .ADR3(\Core/RF/R12 [6]),
    .O(\Core/RF/mux28_4_6895 )
  );
  X_BUF   \Core/RF/R10<7>/Core/RF/R10<7>_AMUX_Delay  (
    .I(\Core/RF/_n0191_inv_pack_1 ),
    .O(\Core/RF/_n0191_inv )
  );
  X_FF #(
    .LOC ( "SLICE_X11Y47" ),
    .INIT ( 1'b0 ))
  \Core/RF/R10_7  (
    .CE(\Core/RF/_n0191_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R10_7/CLK ),
    .I(\NlwBufferSignal_Core/RF/R10_7/IN ),
    .O(\Core/RF/R10 [7]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y47" ),
    .INIT ( 1'b0 ))
  \Core/RF/R10_6  (
    .CE(\Core/RF/_n0191_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R10_6/CLK ),
    .I(\NlwBufferSignal_Core/RF/R10_6/IN ),
    .O(\Core/RF/R10 [6]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y47" ),
    .INIT ( 1'b0 ))
  \Core/RF/R10_5  (
    .CE(\Core/RF/_n0191_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R10_5/CLK ),
    .I(\NlwBufferSignal_Core/RF/R10_5/IN ),
    .O(\Core/RF/R10 [5]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y47" ),
    .INIT ( 1'b0 ))
  \Core/RF/R10_4  (
    .CE(\Core/RF/_n0191_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R10_4/CLK ),
    .I(\NlwBufferSignal_Core/RF/R10_4/IN ),
    .O(\Core/RF/R10 [4]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y47" ),
    .INIT ( 64'h0000400000004000 ))
  \Core/RF/_n0195_inv1  (
    .ADR3(\Core/Instruction [24]),
    .ADR1(\Core/Instruction [27]),
    .ADR0(\Core/Instruction [25]),
    .ADR4(\Core/Instruction [26]),
    .ADR2(\Core/RFWriteEnable ),
    .ADR5(1'b1),
    .O(\Core/RF/_n0195_inv )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X11Y47" ),
    .INIT ( 32'h00000080 ))
  \Core/RF/_n0191_inv1  (
    .ADR3(\Core/Instruction [24]),
    .ADR1(\Core/Instruction [27]),
    .ADR0(\Core/Instruction [25]),
    .ADR4(\Core/Instruction [26]),
    .ADR2(\Core/RFWriteEnable ),
    .O(\Core/RF/_n0191_inv_pack_1 )
  );
  X_BUF   \Core/RF/R2<3>/Core/RF/R2<3>_AMUX_Delay  (
    .I(N48_pack_6),
    .O(N48)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y52" ),
    .INIT ( 1'b0 ))
  \Core/RF/R2_3  (
    .CE(\Core/RF/_n0223_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R2_3/CLK ),
    .I(\Core/RFWriteData [3]),
    .O(\Core/RF/R2 [3]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y52" ),
    .INIT ( 64'hFFFF00FFFFEC00EC ))
  \Core/Mmux_RFWriteData106  (
    .ADR2(\Core/Mmux_RFWriteData104_0 ),
    .ADR3(\Core/Instruction[31]_GND_4_o_equal_19_o ),
    .ADR4(\ReadData<3>_0 ),
    .ADR1(\Core/Mmux_RFWriteData103_12949 ),
    .ADR5(\Core/Mmux_RFWriteData102 ),
    .ADR0(\Core/alu/Mmux_Output2_split<3>_0 ),
    .O(\Core/RFWriteData [3])
  );
  X_FF #(
    .LOC ( "SLICE_X9Y52" ),
    .INIT ( 1'b0 ))
  \Core/RF/R2_2  (
    .CE(\Core/RF/_n0223_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R2_2/CLK ),
    .I(\NlwBufferSignal_Core/RF/R2_2/IN ),
    .O(\Core/RF/R2 [2]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y52" ),
    .INIT ( 64'hAACA0000ACCC0000 ))
  \Core/Mmux_RFWriteData103  (
    .ADR2(\Core/Instruction [18]),
    .ADR4(\Core/Instruction [31]),
    .ADR1(N47),
    .ADR0(N48),
    .ADR5(\Core/Mmux_RFWriteData10_0 ),
    .ADR3(\Core/alu/Sh191_12488 ),
    .O(\Core/Mmux_RFWriteData102 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y52" ),
    .INIT ( 1'b1 ))
  \Core/RF/R2_1  (
    .CE(\Core/RF/_n0223_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R2_1/CLK ),
    .I(\NlwBufferSignal_Core/RF/R2_1/IN ),
    .O(\Core/RF/R2 [1]),
    .SET(GND),
    .RST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y52" ),
    .INIT ( 64'h0004000000000000 ))
  \Core/Mmux_RFWriteData104  (
    .ADR2(\Core/Instruction [19]),
    .ADR0(\Core/Instruction [18]),
    .ADR4(\Core/Instruction [31]),
    .ADR3(\Core/Instruction [30]),
    .ADR1(\Core/Instruction [28]),
    .ADR5(\Core/alu/Sh35 ),
    .O(\Core/Mmux_RFWriteData103_12949 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y52" ),
    .INIT ( 1'b0 ))
  \Core/RF/R2_0  (
    .CE(\Core/RF/_n0223_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R2_0/CLK ),
    .I(\NlwBufferSignal_Core/RF/R2_0/IN ),
    .O(\Core/RF/R2 [0]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y52" ),
    .INIT ( 64'hAA003F00AA003F00 ))
  \Core/Mmux_RFWriteData102_SW0  (
    .ADR0(\Core/Instruction [19]),
    .ADR3(\Core/Instruction [30]),
    .ADR4(\Core/Instruction [28]),
    .ADR1(\Core/RFBout<3>_0 ),
    .ADR2(\WriteData<3>_0 ),
    .ADR5(1'b1),
    .O(N47)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X9Y52" ),
    .INIT ( 32'hAA003FFF ))
  \Core/Mmux_RFWriteData102_SW1  (
    .ADR0(\Core/Instruction [19]),
    .ADR3(\Core/Instruction [30]),
    .ADR4(\Core/Instruction [28]),
    .ADR1(\Core/RFBout<3>_0 ),
    .ADR2(\WriteData<3>_0 ),
    .O(N48_pack_6)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y48" ),
    .INIT ( 1'b0 ))
  \Core/RF/R11_7  (
    .CE(\Core/RF/_n0187_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R11_7/CLK ),
    .I(\NlwBufferSignal_Core/RF/R11_7/IN ),
    .O(\Core/RF/R11 [7]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y48" ),
    .INIT ( 1'b0 ))
  \Core/RF/R11_6  (
    .CE(\Core/RF/_n0187_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R11_6/CLK ),
    .I(\NlwBufferSignal_Core/RF/R11_6/IN ),
    .O(\Core/RF/R11 [6]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X9Y48" ),
    .INIT ( 1'b0 ))
  \Core/RF/R11_5  (
    .CE(\Core/RF/_n0187_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R11_5/CLK ),
    .I(\NlwBufferSignal_Core/RF/R11_5/IN ),
    .O(\Core/RF/R11 [5]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y48" ),
    .INIT ( 64'hAAF0FFCCAAF000CC ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_833  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<5> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<5> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<5> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<5> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_833_12441 )
  );
  X_FF #(
    .LOC ( "SLICE_X9Y48" ),
    .INIT ( 1'b0 ))
  \Core/RF/R11_4  (
    .CE(\Core/RF/_n0187_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R11_4/CLK ),
    .I(\NlwBufferSignal_Core/RF/R11_4/IN ),
    .O(\Core/RF/R11 [4]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X9Y48" ),
    .INIT ( 64'hCAFFCA0FCAF0CA00 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_836  (
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<6> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<6> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<6> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<6> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_836_12448 )
  );
  X_BUF   \Core/RFBout<7>/Core/RFBout<7>_BMUX_Delay  (
    .I(\Core/RFBout [7]),
    .O(\Core/RFBout<7>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X10Y46" ))
  \Core/RF/mux29_2_f8  (
    .IA(\Core/RF/mux29_4_f7_6854 ),
    .IB(\Core/RF/mux29_3_f7_6852 ),
    .O(\Core/RFBout [7]),
    .SEL(\Core/Instruction [19])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X10Y46" ))
  \Core/RF/mux29_4_f7  (
    .IA(\Core/RF/mux29_6_6838 ),
    .IB(\Core/RF/mux29_51_6844 ),
    .O(\Core/RF/mux29_4_f7_6854 ),
    .SEL(\Core/Instruction [18])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X10Y46" ))
  \Core/RF/mux29_3_f7  (
    .IA(\Core/RF/mux29_5_6860 ),
    .IB(\Core/RF/mux29_4_6861 ),
    .O(\Core/RF/mux29_3_f7_6852 ),
    .SEL(\Core/Instruction [18])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y46" ),
    .INIT ( 64'hFEDCBA9876543210 ))
  \Core/RF/mux29_6  (
    .ADR0(\Core/Instruction [17]),
    .ADR1(\Core/Instruction [16]),
    .ADR3(\Core/RF/R2 [7]),
    .ADR5(\Core/RF/R3 [7]),
    .ADR4(\Core/RF/R1 [7]),
    .ADR2(\Core/RF/R0 [7]),
    .O(\Core/RF/mux29_6_6838 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y46" ),
    .INIT ( 64'hEE44FAFAEE445050 ))
  \Core/RF/mux29_51  (
    .ADR0(\Core/Instruction [17]),
    .ADR4(\Core/Instruction [16]),
    .ADR5(\Core/RF/R6 [7]),
    .ADR3(\Core/RF/R7 [7]),
    .ADR1(\Core/RF/R5 [7]),
    .ADR2(\Core/RF/R4 [7]),
    .O(\Core/RF/mux29_51_6844 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y46" ),
    .INIT ( 64'hCAFFCAF0CA0FCA00 ))
  \Core/RF/mux29_5  (
    .ADR3(\Core/Instruction [17]),
    .ADR2(\Core/Instruction [16]),
    .ADR0(\Core/RF/R10 [7]),
    .ADR1(\Core/RF/R11 [7]),
    .ADR5(\Core/RF/R9 [7]),
    .ADR4(\Core/RF/R8 [7]),
    .O(\Core/RF/mux29_5_6860 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X10Y46" ),
    .INIT ( 64'hFB73EA62D951C840 ))
  \Core/RF/mux29_4  (
    .ADR0(\Core/Instruction [17]),
    .ADR1(\Core/Instruction [16]),
    .ADR5(\Core/RF/R14 [7]),
    .ADR3(\Core/RF/R15 [7]),
    .ADR2(\Core/RF/R13 [7]),
    .ADR4(\Core/RF/R12 [7]),
    .O(\Core/RF/mux29_4_6861 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y7" ),
    .INIT ( 64'hEEEEF5A04444F5A0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_936  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<6> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<6> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<6> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<6> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_936_12620 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y10" ),
    .INIT ( 64'hF0CCFFAAF0CC00AA ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_96  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<11> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<11> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<11> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<11> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_96_12496 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y10" ),
    .INIT ( 64'hAAF0CCFFAAF0CC00 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_9  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<0> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<0> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<0> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<0> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_9_12476 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y14" ),
    .INIT ( 64'hAAAAFF00F0F0CCCC ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_918  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<15> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<15> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<15> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<15> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_918_12581 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y14" ),
    .INIT ( 64'hEE22EE22F3F3C0C0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_93  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<10> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<10> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<10> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<10> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_93_12551 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y36" ),
    .INIT ( 64'hFE5EF454AE0EA404 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_834  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<5> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<5> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<5> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<5> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_834_12439 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y36" ),
    .INIT ( 64'hEE22EE22FCFC3030 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_825  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<2> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<2> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<2> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<2> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_825_12531 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y36" ),
    .INIT ( 64'hFCFAFC0A0CFA0C0A ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_828  (
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<3> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<3> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<3> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<3> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_828_12537 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y37" ),
    .INIT ( 64'hFFCC3300E2E2E2E2 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_819  (
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<15> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<15> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<15> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<15> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_819_12519 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y37" ),
    .INIT ( 64'hEFEAE5E04F4A4540 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_87  (
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<11> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<11> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<11> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<11> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_87_12495 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y37" ),
    .INIT ( 64'hAFA0FCFCAFA00C0C ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_816  (
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<14> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<14> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<14> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<14> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_816_12513 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y11" ),
    .INIT ( 64'hFAFA0A0AFC0CFC0C ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_93  (
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<10> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<10> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<10> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<10> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_93_12490 )
  );
  X_FF #(
    .LOC ( "SLICE_X4Y50" ),
    .INIT ( 1'b0 ))
  \Core/RF/R1_3  (
    .CE(\Core/RF/_n0227_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R1_3/CLK ),
    .I(\NlwBufferSignal_Core/RF/R1_3/IN ),
    .O(\Core/RF/R1 [3]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y50" ),
    .INIT ( 64'hF0F0FFFFF0F00000 ))
  \Core/alu/Sh1111  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR4(\Core/Instruction [17]),
    .ADR5(\WriteData<2>_0 ),
    .ADR2(\WriteData<4>_0 ),
    .O(\Core/alu/Sh111 )
  );
  X_FF #(
    .LOC ( "SLICE_X4Y50" ),
    .INIT ( 1'b0 ))
  \Core/RF/R1_2  (
    .CE(\Core/RF/_n0227_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R1_2/CLK ),
    .I(\NlwBufferSignal_Core/RF/R1_2/IN ),
    .O(\Core/RF/R1 [2]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y50" ),
    .INIT ( 64'hF0F0FCFFF0F0FCFE ))
  \Core/Mmux_RFWriteData85_SW0  (
    .ADR3(\Core/Instruction [30]),
    .ADR4(\Core/Instruction [28]),
    .ADR1(\Core/Mmux_RFWriteData81_11159 ),
    .ADR2(\Core/Mmux_RFWriteData8 ),
    .ADR5(\Core/Mmux_RFWriteData82_0 ),
    .ADR0(\Core/Mmux_RFWriteData83_12943 ),
    .O(N58)
  );
  X_FF #(
    .LOC ( "SLICE_X4Y50" ),
    .INIT ( 1'b0 ))
  \Core/RF/R1_1  (
    .CE(\Core/RF/_n0227_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R1_1/CLK ),
    .I(\Core/RFWriteData [1]),
    .O(\Core/RF/R1 [1]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y50" ),
    .INIT ( 64'hFFCCDCDC33001010 ))
  \Core/Mmux_RFWriteData86  (
    .ADR4(\Core/Instruction [31]),
    .ADR0(\Core/Instruction [30]),
    .ADR1(\Core/Instruction[31]_GND_4_o_equal_19_o ),
    .ADR5(\ReadData<1>_0 ),
    .ADR2(\Core/alu/Mmux_Output2_split<1>_0 ),
    .ADR3(N58),
    .O(\Core/RFWriteData [1])
  );
  X_FF #(
    .LOC ( "SLICE_X4Y50" ),
    .INIT ( 1'b1 ))
  \Core/RF/R1_0  (
    .CE(\Core/RF/_n0227_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R1_0/CLK ),
    .I(\NlwBufferSignal_Core/RF/R1_0/IN ),
    .O(\Core/RF/R1 [0]),
    .SET(GND),
    .RST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y50" ),
    .INIT ( 64'h5550005055440044 ))
  \Core/Mmux_RFWriteData84  (
    .ADR0(\Core/Instruction [18]),
    .ADR3(\Core/Instruction [19]),
    .ADR5(\Core/Instruction [16]),
    .ADR2(\Core/alu/Sh111 ),
    .ADR1(\Core/alu/Sh110 ),
    .ADR4(\Core/alu/Sh9 ),
    .O(\Core/Mmux_RFWriteData83_12943 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y34" ),
    .INIT ( 64'hFAFAFC0C0A0AFC0C ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_87  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<11> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<11> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<11> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<11> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_87_12556 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y34" ),
    .INIT ( 64'hF5A0EEEEF5A04444 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_843  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<8> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<8> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<8> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<8> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_843_12458 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y35" ),
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_831  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<4> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<4> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<4> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<4> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_831_12543 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y35" ),
    .INIT ( 64'hFFF00F00ACACACAC ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_831  (
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<4> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<4> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<4> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<4> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_831_12604 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y8" ),
    .INIT ( 64'hEEFA44FAEE504450 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_933  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<5> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<5> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<5> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<5> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_933_12614 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y8" ),
    .INIT ( 64'hF0AACCFFF0AACC00 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_927  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<3> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<3> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<3> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<3> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_927_12538 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y9" ),
    .INIT ( 64'hFFD855D8AAD800D8 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_918  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<15> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<15> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<15> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<15> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_918_12520 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y9" ),
    .INIT ( 64'hAACCAACCFFF000F0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_942  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<8> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<8> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<8> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<8> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_942_12632 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y9" ),
    .INIT ( 64'hCACAFFF0CACA0F00 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_915  (
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<14> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<14> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<14> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<14> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_915_12514 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y9" ),
    .INIT ( 64'hDDDDF5A08888F5A0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_912  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_doutb<13> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_doutb<13> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_doutb<13> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_doutb<13> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_912_12508 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y48" ),
    .INIT ( 64'hFA0AFCFCFA0A0C0C ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_824  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<2> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<2> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<2> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<2> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_824_12533 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y48" ),
    .INIT ( 64'hAAF0FFCCAAF000CC ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_836  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<6> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<6> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<6> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<6> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_836_12621 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y48" ),
    .INIT ( 64'hFBD9EAC873516240 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_821  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<1> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<1> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<1> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<1> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_821_12527 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_ena/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_ena_CMUX_Delay  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_ena ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_ena_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y25" ),
    .INIT ( 64'h0000400000004000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out151  (
    .ADR1(Address[13]),
    .ADR2(Address[10]),
    .ADR0(Address[11]),
    .ADR4(Address[14]),
    .ADR3(Address[12]),
    .ADR5(1'b1),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_ena )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X5Y25" ),
    .INIT ( 32'h00000400 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out141  (
    .ADR1(Address[13]),
    .ADR2(Address[10]),
    .ADR0(Address[11]),
    .ADR4(Address[14]),
    .ADR3(Address[12]),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_ena )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_ena/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_ena_DMUX_Delay  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_ena ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_ena_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y31" ),
    .INIT ( 64'h0000008000000080 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out271  (
    .ADR1(Address[13]),
    .ADR2(Address[14]),
    .ADR4(Address[11]),
    .ADR3(Address[12]),
    .ADR0(Address[10]),
    .ADR5(1'b1),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_ena )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X5Y31" ),
    .INIT ( 32'h00000040 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out261  (
    .ADR1(Address[13]),
    .ADR2(Address[14]),
    .ADR4(Address[11]),
    .ADR3(Address[12]),
    .ADR0(Address[10]),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_ena )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y13" ),
    .INIT ( 64'hFAFADD885050DD88 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_924  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<2> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<2> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<2> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<2> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_924_12593 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y49" ),
    .INIT ( 64'hFFD855D8AAD800D8 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_818  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<15> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<15> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<15> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<15> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_818_12521 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y49" ),
    .INIT ( 64'hFF0FACACF000ACAC ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_845  (
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<9> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<9> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<9> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<9> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_845_12639 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y49" ),
    .INIT ( 64'hFEDC7654BA983210 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_815  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<14> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<14> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<14> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<14> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_815_12515 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X4Y49" ),
    .INIT ( 64'hFF55AA00E4E4E4E4 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_812  (
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<13> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<13> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<13> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<13> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_812_12509 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y32" ),
    .INIT ( 64'hFBEAD9C873625140 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_840  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<7> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<7> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<7> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<7> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_840_12452 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y33" ),
    .INIT ( 64'hFEF2CEC23E320E02 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_819  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<15> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<15> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<15> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<15> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_819_12580 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y33" ),
    .INIT ( 64'hF5EEF544A0EEA044 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_822  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<1> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<1> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<1> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<1> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_822_12586 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y33" ),
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_810  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<12> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<12> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<12> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<12> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_810_12562 )
  );
  X_FF #(
    .LOC ( "SLICE_X5Y45" ),
    .INIT ( 1'b1 ))
  \Core/RF/R15_3  (
    .CE(\Core/RF/_n0235_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R15_3/CLK ),
    .I(\NlwBufferSignal_Core/RF/R15_3/IN ),
    .O(\Core/RF/R15 [3]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X5Y45" ),
    .INIT ( 1'b1 ))
  \Core/RF/R15_2  (
    .CE(\Core/RF/_n0235_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R15_2/CLK ),
    .I(\NlwBufferSignal_Core/RF/R15_2/IN ),
    .O(\Core/RF/R15 [2]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X5Y45" ),
    .INIT ( 1'b1 ))
  \Core/RF/R15_1  (
    .CE(\Core/RF/_n0235_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R15_1/CLK ),
    .I(\NlwBufferSignal_Core/RF/R15_1/IN ),
    .O(\Core/RF/R15 [1]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X5Y45" ),
    .INIT ( 1'b1 ))
  \Core/RF/R15_0  (
    .CE(\Core/RF/_n0235_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R15_0/CLK ),
    .I(\NlwBufferSignal_Core/RF/R15_0/IN ),
    .O(\Core/RF/R15 [0]),
    .SET(GND),
    .RST(GND)
  );
  X_BUF   \Core/RFBout<4>/Core/RFBout<4>_BMUX_Delay  (
    .I(\Core/RFBout [4]),
    .O(\Core/RFBout<4>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X6Y47" ))
  \Core/RF/mux26_2_f8  (
    .IA(\Core/RF/mux26_4_f7_6375 ),
    .IB(\Core/RF/mux26_3_f7_6373 ),
    .O(\Core/RFBout [4]),
    .SEL(\Core/Instruction [19])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X6Y47" ))
  \Core/RF/mux26_4_f7  (
    .IA(\Core/RF/mux26_6_6359 ),
    .IB(\Core/RF/mux26_51_6365 ),
    .O(\Core/RF/mux26_4_f7_6375 ),
    .SEL(\Core/Instruction [18])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X6Y47" ))
  \Core/RF/mux26_3_f7  (
    .IA(\Core/RF/mux26_5_6381 ),
    .IB(\Core/RF/mux26_4_6382 ),
    .O(\Core/RF/mux26_3_f7_6373 ),
    .SEL(\Core/Instruction [18])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y47" ),
    .INIT ( 64'hFA0AFA0AFCFC0C0C ))
  \Core/RF/mux26_6  (
    .ADR2(\Core/Instruction [17]),
    .ADR5(\Core/Instruction [16]),
    .ADR4(\Core/RF/R2 [4]),
    .ADR3(\Core/RF/R3 [4]),
    .ADR0(\Core/RF/R1 [4]),
    .ADR1(\Core/RF/R0 [4]),
    .O(\Core/RF/mux26_6_6359 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y47" ),
    .INIT ( 64'hCCAAFFF0CCAA00F0 ))
  \Core/RF/mux26_51  (
    .ADR3(\Core/Instruction [17]),
    .ADR4(\Core/Instruction [16]),
    .ADR5(\Core/RF/R6 [4]),
    .ADR1(\Core/RF/R7 [4]),
    .ADR0(\Core/RF/R5 [4]),
    .ADR2(\Core/RF/R4 [4]),
    .O(\Core/RF/mux26_51_6365 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y47" ),
    .INIT ( 64'hF0FFF000CCAACCAA ))
  \Core/RF/mux26_5  (
    .ADR5(\Core/Instruction [17]),
    .ADR3(\Core/Instruction [16]),
    .ADR4(\Core/RF/R10 [4]),
    .ADR2(\Core/RF/R11 [4]),
    .ADR1(\Core/RF/R9 [4]),
    .ADR0(\Core/RF/R8 [4]),
    .O(\Core/RF/mux26_5_6381 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y47" ),
    .INIT ( 64'hFFACF0AC0FAC00AC ))
  \Core/RF/mux26_4  (
    .ADR2(\Core/Instruction [17]),
    .ADR3(\Core/Instruction [16]),
    .ADR0(\Core/RF/R14 [4]),
    .ADR5(\Core/RF/R15 [4]),
    .ADR4(\Core/RF/R13 [4]),
    .ADR1(\Core/RF/R12 [4]),
    .O(\Core/RF/mux26_4_6382 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y49" ),
    .INIT ( 64'hF3C0EEEEF3C02222 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_8  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<0> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<0> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<0> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<0> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_8_12477 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y49" ),
    .INIT ( 64'hFFE455E4AAE400E4 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_830  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<4> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<4> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<4> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<4> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_830_12606 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y49" ),
    .INIT ( 64'hCFC0CFC0AFAFA0A0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_824  (
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<2> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<2> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<2> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<2> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_824_12594 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y37" ),
    .INIT ( 64'hFA50FA50EEEE4444 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_84  (
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<10> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<10> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<10> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<10> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_84_12489 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y37" ),
    .INIT ( 64'hFCBBFC8830BB3088 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_810  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_doutb<12> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_doutb<12> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_doutb<12> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_doutb<12> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_810_12501 )
  );
  X_BUF   \WriteData<4>/WriteData<4>_BMUX_Delay  (
    .I(WriteData[4]),
    .O(\WriteData<4>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X6Y48" ))
  \Core/RF/mux10_2_f8  (
    .IA(\Core/RF/mux10_4_f7_6408 ),
    .IB(\Core/RF/mux10_3_f7_6400 ),
    .O(WriteData[4]),
    .SEL(\Core/ARegSelect [3])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X6Y48" ))
  \Core/RF/mux10_4_f7  (
    .IA(\Core/RF/mux10_6_6399 ),
    .IB(\Core/RF/mux10_51_6424 ),
    .O(\Core/RF/mux10_4_f7_6408 ),
    .SEL(\Core/ARegSelect [2])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X6Y48" ))
  \Core/RF/mux10_3_f7  (
    .IA(\Core/RF/mux10_5_6395 ),
    .IB(\Core/RF/mux10_4_6398 ),
    .O(\Core/RF/mux10_3_f7_6400 ),
    .SEL(\Core/ARegSelect [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y48" ),
    .INIT ( 64'hAFAFA0A0FC0CFC0C ))
  \Core/RF/mux10_6  (
    .ADR1(\Core/RF/R0 [4]),
    .ADR0(\Core/RF/R3 [4]),
    .ADR4(\Core/RF/R1 [4]),
    .ADR3(\Core/RF/R2 [4]),
    .ADR5(\Core/ARegSelect [0]),
    .ADR2(\Core/ARegSelect [1]),
    .O(\Core/RF/mux10_6_6399 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y48" ),
    .INIT ( 64'hFC0CFC0CFAFA0A0A ))
  \Core/RF/mux10_51  (
    .ADR0(\Core/RF/R4 [4]),
    .ADR1(\Core/RF/R5 [4]),
    .ADR3(\Core/RF/R7 [4]),
    .ADR4(\Core/RF/R6 [4]),
    .ADR5(\Core/ARegSelect [0]),
    .ADR2(\Core/ARegSelect [1]),
    .O(\Core/RF/mux10_51_6424 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y48" ),
    .INIT ( 64'hCACACACAFF0FF000 ))
  \Core/RF/mux10_5  (
    .ADR4(\Core/RF/R8 [4]),
    .ADR3(\Core/RF/R9 [4]),
    .ADR1(\Core/RF/R11 [4]),
    .ADR0(\Core/RF/R10 [4]),
    .ADR2(\Core/ARegSelect [0]),
    .ADR5(\Core/ARegSelect [1]),
    .O(\Core/RF/mux10_5_6395 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y48" ),
    .INIT ( 64'hFFAA00AACCF0CCF0 ))
  \Core/RF/mux10_4  (
    .ADR2(\Core/RF/R12 [4]),
    .ADR1(\Core/RF/R13 [4]),
    .ADR4(\Core/RF/R15 [4]),
    .ADR0(\Core/RF/R14 [4]),
    .ADR3(\Core/ARegSelect [0]),
    .ADR5(\Core/ARegSelect [1]),
    .O(\Core/RF/mux10_4_6398 )
  );
  X_FF #(
    .LOC ( "SLICE_X5Y44" ),
    .INIT ( 1'b0 ))
  \Core/RF/R0_3  (
    .CE(\Core/RF/_n0231_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R0_3/CLK ),
    .I(\NlwBufferSignal_Core/RF/R0_3/IN ),
    .O(\Core/RF/R0 [3]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X5Y44" ),
    .INIT ( 1'b0 ))
  \Core/RF/R0_2  (
    .CE(\Core/RF/_n0231_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R0_2/CLK ),
    .I(\NlwBufferSignal_Core/RF/R0_2/IN ),
    .O(\Core/RF/R0 [2]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X5Y44" ),
    .INIT ( 1'b0 ))
  \Core/RF/R0_1  (
    .CE(\Core/RF/_n0231_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R0_1/CLK ),
    .I(\NlwBufferSignal_Core/RF/R0_1/IN ),
    .O(\Core/RF/R0 [1]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X5Y44" ),
    .INIT ( 1'b0 ))
  \Core/RF/R0_0  (
    .CE(\Core/RF/_n0231_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R0_0/CLK ),
    .I(\NlwBufferSignal_Core/RF/R0_0/IN ),
    .O(\Core/RF/R0 [0]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y14" ),
    .INIT ( 64'hEEEEF5A04444F5A0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_939  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<7> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<7> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<7> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<7> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_939_12453 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y48" ),
    .INIT ( 64'hFE5EF454AE0EA404 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_839  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<7> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<7> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<7> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<7> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_839_12627 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y48" ),
    .INIT ( 64'hFFCCF0AA00CCF0AA ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_833  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<5> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<5> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<5> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<5> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_833_12615 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y48" ),
    .INIT ( 64'hACACFF0FACACF000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_827  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<3> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<3> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<3> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<3> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_827_12539 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y48" ),
    .INIT ( 64'hF0FFAACCF000AACC ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_830  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<4> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<4> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<4> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<4> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_830_12545 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y11" ),
    .INIT ( 64'hACACFF0FACACF000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_9  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<0> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<0> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<0> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<0> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_9_12483 )
  );
  X_FF #(
    .LOC ( "SLICE_X6Y45" ),
    .INIT ( 1'b0 ))
  \Core/RF/R3_3  (
    .CE(\Core/RF/_n0219_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R3_3/CLK ),
    .I(\NlwBufferSignal_Core/RF/R3_3/IN ),
    .O(\Core/RF/R3 [3]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X6Y45" ),
    .INIT ( 1'b0 ))
  \Core/RF/R3_2  (
    .CE(\Core/RF/_n0219_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R3_2/CLK ),
    .I(\NlwBufferSignal_Core/RF/R3_2/IN ),
    .O(\Core/RF/R3 [2]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X6Y45" ),
    .INIT ( 1'b1 ))
  \Core/RF/R3_1  (
    .CE(\Core/RF/_n0219_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R3_1/CLK ),
    .I(\NlwBufferSignal_Core/RF/R3_1/IN ),
    .O(\Core/RF/R3 [1]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X6Y45" ),
    .INIT ( 1'b1 ))
  \Core/RF/R3_0  (
    .CE(\Core/RF/_n0219_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R3_0/CLK ),
    .I(\NlwBufferSignal_Core/RF/R3_0/IN ),
    .O(\Core/RF/R3 [0]),
    .SET(GND),
    .RST(GND)
  );
  X_BUF   \Core/RF/R8<3>/Core/RF/R8<3>_AMUX_Delay  (
    .I(\Core/Mmux_RFWriteData9 ),
    .O(\Core/Mmux_RFWriteData9_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X5Y46" ),
    .INIT ( 1'b1 ))
  \Core/RF/R8_3  (
    .CE(\Core/RF/_n0199_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R8_3/CLK ),
    .I(\NlwBufferSignal_Core/RF/R8_3/IN ),
    .O(\Core/RF/R8 [3]),
    .SET(GND),
    .RST(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X5Y46" ),
    .INIT ( 1'b0 ))
  \Core/RF/R8_2  (
    .CE(\Core/RF/_n0199_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R8_2/CLK ),
    .I(\NlwBufferSignal_Core/RF/R8_2/IN ),
    .O(\Core/RF/R8 [2]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X5Y46" ),
    .INIT ( 1'b0 ))
  \Core/RF/R8_1  (
    .CE(\Core/RF/_n0199_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R8_1/CLK ),
    .I(\NlwBufferSignal_Core/RF/R8_1/IN ),
    .O(\Core/RF/R8 [1]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X5Y46" ),
    .INIT ( 1'b0 ))
  \Core/RF/R8_0  (
    .CE(\Core/RF/_n0199_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R8_0/CLK ),
    .I(\NlwBufferSignal_Core/RF/R8_0/IN ),
    .O(\Core/RF/R8 [0]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y46" ),
    .INIT ( 64'h33FF000033FF0000 ))
  \Core/Mmux_RFWriteData82  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR4(\Core/Instruction [30]),
    .ADR1(\Core/RFBout<1>_0 ),
    .ADR3(\WriteData<1>_0 ),
    .ADR5(1'b1),
    .O(\Core/Mmux_RFWriteData81_11159 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X5Y46" ),
    .INIT ( 32'h5F5F0000 ))
  \Core/Mmux_RFWriteData91  (
    .ADR0(\Core/RFBout<2>_0 ),
    .ADR2(\WriteData<2>_0 ),
    .ADR4(\Core/Instruction [30]),
    .ADR3(1'b1),
    .ADR1(1'b1),
    .O(\Core/Mmux_RFWriteData9 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y36" ),
    .INIT ( 64'hEEF5EEA044F544A0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_837  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<6> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<6> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<6> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<6> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_837_12446 )
  );
  X_BUF   \WriteData<2>/WriteData<2>_BMUX_Delay  (
    .I(WriteData[2]),
    .O(\WriteData<2>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X6Y41" ))
  \Core/RF/mux8_2_f8  (
    .IA(\Core/RF/mux8_4_f7_6330 ),
    .IB(\Core/RF/mux8_3_f7_6322 ),
    .O(WriteData[2]),
    .SEL(\Core/ARegSelect [3])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X6Y41" ))
  \Core/RF/mux8_4_f7  (
    .IA(\Core/RF/mux8_6_6321 ),
    .IB(\Core/RF/mux8_51_6346 ),
    .O(\Core/RF/mux8_4_f7_6330 ),
    .SEL(\Core/ARegSelect [2])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X6Y41" ))
  \Core/RF/mux8_3_f7  (
    .IA(\Core/RF/mux8_5_6317 ),
    .IB(\Core/RF/mux8_4_6320 ),
    .O(\Core/RF/mux8_3_f7_6322 ),
    .SEL(\Core/ARegSelect [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y41" ),
    .INIT ( 64'hE4FFE455E4AAE400 ))
  \Core/RF/mux8_6  (
    .ADR5(\Core/RF/R0 [2]),
    .ADR2(\Core/RF/R3 [2]),
    .ADR4(\Core/RF/R1 [2]),
    .ADR1(\Core/RF/R2 [2]),
    .ADR0(\Core/ARegSelect [0]),
    .ADR3(\Core/ARegSelect [1]),
    .O(\Core/RF/mux8_6_6321 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y41" ),
    .INIT ( 64'hFCFC0C0CAFA0AFA0 ))
  \Core/RF/mux8_51  (
    .ADR3(\Core/RF/R4 [2]),
    .ADR1(\Core/RF/R5 [2]),
    .ADR4(\Core/RF/R7 [2]),
    .ADR0(\Core/RF/R6 [2]),
    .ADR5(\Core/ARegSelect [0]),
    .ADR2(\Core/ARegSelect [1]),
    .O(\Core/RF/mux8_51_6346 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y41" ),
    .INIT ( 64'hFD75B931EC64A820 ))
  \Core/RF/mux8_5  (
    .ADR5(\Core/RF/R8 [2]),
    .ADR2(\Core/RF/R9 [2]),
    .ADR3(\Core/RF/R11 [2]),
    .ADR4(\Core/RF/R10 [2]),
    .ADR0(\Core/ARegSelect [0]),
    .ADR1(\Core/ARegSelect [1]),
    .O(\Core/RF/mux8_5_6317 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y41" ),
    .INIT ( 64'hACACACACFF0FF000 ))
  \Core/RF/mux8_4  (
    .ADR4(\Core/RF/R12 [2]),
    .ADR3(\Core/RF/R13 [2]),
    .ADR0(\Core/RF/R15 [2]),
    .ADR1(\Core/RF/R14 [2]),
    .ADR2(\Core/ARegSelect [0]),
    .ADR5(\Core/ARegSelect [1]),
    .O(\Core/RF/mux8_4_6320 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y33" ),
    .INIT ( 64'hFD5DAD0DF858A808 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_84  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<10> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<10> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<10> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<10> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_84_12550 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X5Y50" ),
    .INIT ( 64'hFAFA5050FAFA5050 ))
  \Core/alu/Sh1101  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR0(\Core/Instruction [17]),
    .ADR2(\WriteData<1>_0 ),
    .ADR4(\WriteData<3>_0 ),
    .O(\Core/alu/Sh110 )
  );
  X_FF #(
    .LOC ( "SLICE_X6Y51" ),
    .INIT ( 1'b0 ))
  \Core/RF/R1_6  (
    .CE(\Core/RF/_n0227_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R1_6/CLK ),
    .I(\NlwBufferSignal_Core/RF/R1_6/IN ),
    .O(\Core/RF/R1 [6]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X6Y51" ),
    .INIT ( 1'b0 ))
  \Core/RF/R1_5  (
    .CE(\Core/RF/_n0227_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R1_5/CLK ),
    .I(\NlwBufferSignal_Core/RF/R1_5/IN ),
    .O(\Core/RF/R1 [5]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X6Y51" ),
    .INIT ( 1'b0 ))
  \Core/RF/R1_4  (
    .CE(\Core/RF/_n0227_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R1_4/CLK ),
    .I(\NlwBufferSignal_Core/RF/R1_4/IN ),
    .O(\Core/RF/R1 [4]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_ena/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_ena_AMUX_Delay  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_ena ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_ena_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y33" ),
    .INIT ( 64'h0800000008000000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out291  (
    .ADR2(Address[12]),
    .ADR0(Address[11]),
    .ADR1(Address[13]),
    .ADR3(Address[14]),
    .ADR4(Address[10]),
    .ADR5(1'b1),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_ena )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X7Y33" ),
    .INIT ( 32'h00000800 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out281  (
    .ADR2(Address[12]),
    .ADR0(Address[11]),
    .ADR1(Address[13]),
    .ADR3(Address[14]),
    .ADR4(Address[10]),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_ena )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y14" ),
    .INIT ( 64'hFF33B8B8CC00B8B8 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_915  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<14> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<14> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<14> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<14> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_915_12575 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y14" ),
    .INIT ( 64'hBBF388F3BBC088C0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_96  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<11> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<11> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<11> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<11> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_96_12557 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y36" ),
    .INIT ( 64'hF0FFCCAAF000CCAA ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_828  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<3> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<3> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<3> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<3> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_828_12598 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y36" ),
    .INIT ( 64'hCFAFC0AFCFA0C0A0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_81  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_douta<0> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_douta<0> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_douta<0> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_douta<0> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_81_12482 )
  );
  X_BUF   \Core/alu/Sh410/Core/alu/Sh410_CMUX_Delay  (
    .I(\Core/Mmux_RFWriteData82_6435 ),
    .O(\Core/Mmux_RFWriteData82_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X6Y50" ))
  \Core/Mmux_RFWriteData83  (
    .IA(N79),
    .IB(N80),
    .O(\Core/Mmux_RFWriteData82_6435 ),
    .SEL(\Core/Instruction [19])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y50" ),
    .INIT ( 64'hF0C0A0A03000A0A0 ))
  \Core/Mmux_RFWriteData83_F  (
    .ADR2(\Core/Instruction [18]),
    .ADR4(\Core/Instruction [16]),
    .ADR1(\Core/Instruction [17]),
    .ADR3(\WriteData<6>_0 ),
    .ADR5(\WriteData<8>_0 ),
    .ADR0(\Core/alu/Sh410 ),
    .O(N79)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y50" ),
    .INIT ( 64'h0ACF00000AC00000 ))
  \Core/Mmux_RFWriteData83_G  (
    .ADR4(\Core/Instruction [18]),
    .ADR2(\Core/Instruction [17]),
    .ADR3(\Core/Instruction [16]),
    .ADR5(\WriteData<13>_0 ),
    .ADR0(\WriteData<14>_0 ),
    .ADR1(\WriteData<15>_0 ),
    .O(N80)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y50" ),
    .INIT ( 64'hFFFF0000F0F0F0F0 ))
  \Core/alu/Sh4101  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR5(\Core/Instruction [17]),
    .ADR2(\WriteData<5>_0 ),
    .ADR4(\WriteData<7>_0 ),
    .O(\Core/alu/Sh410 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y13" ),
    .INIT ( 64'hDD88F5F5DD88A0A0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_945  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<9> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<9> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<9> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<9> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_945_12465 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y49" ),
    .INIT ( 64'hFFF0CCAA00F0CCAA ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_821  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<1> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<1> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<1> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<1> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_821_12588 )
  );
  X_BUF   \Core/Mmux_RFWriteData10/Core/Mmux_RFWriteData10_CMUX_Delay  (
    .I(\Core/Mmux_RFWriteData10 ),
    .O(\Core/Mmux_RFWriteData10_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X6Y52" ))
  \Core/Mmux_RFWriteData101  (
    .IA(N75),
    .IB(N76),
    .O(\Core/Mmux_RFWriteData10 ),
    .SEL(\Core/Instruction [17])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y52" ),
    .INIT ( 64'hFCFCFA0A0C0CFA0A ))
  \Core/Mmux_RFWriteData101_F  (
    .ADR4(\Core/Instruction [16]),
    .ADR2(\Core/Instruction [19]),
    .ADR1(\WriteData<4>_0 ),
    .ADR5(\WriteData<12>_0 ),
    .ADR3(\WriteData<11>_0 ),
    .ADR0(\WriteData<3>_0 ),
    .O(N75)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X6Y52" ),
    .INIT ( 64'hFCEE30EEFC223022 ))
  \Core/Mmux_RFWriteData101_G  (
    .ADR3(\Core/Instruction [16]),
    .ADR1(\Core/Instruction [19]),
    .ADR2(\WriteData<6>_0 ),
    .ADR4(\WriteData<14>_0 ),
    .ADR5(\WriteData<13>_0 ),
    .ADR0(\WriteData<5>_0 ),
    .O(N76)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y15" ),
    .INIT ( 64'hFFCC00CCAAF0AAF0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_927  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<3> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<3> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<3> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<3> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_927_12599 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X7Y15" ),
    .INIT ( 64'hAFA0CFCFAFA0C0C0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_99  (
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_douta<12> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_douta<12> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_douta<12> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_douta<12> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_99_12563 )
  );
  X_BUF   \Core/RF/R14<11>/Core/RF/R14<11>_CMUX_Delay  (
    .I(N63),
    .O(N63_0)
  );
  X_FF #(
    .LOC ( "SLICE_X18Y50" ),
    .INIT ( 1'b0 ))
  \Core/RF/R14_11  (
    .CE(\Core/RF/_n0175_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R14_11/CLK ),
    .I(\NlwBufferSignal_Core/RF/R14_11/IN ),
    .O(\Core/RF/R14 [11]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X18Y50" ),
    .INIT ( 1'b0 ))
  \Core/RF/R14_10  (
    .CE(\Core/RF/_n0175_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R14_10/CLK ),
    .I(\NlwBufferSignal_Core/RF/R14_10/IN ),
    .O(\Core/RF/R14 [10]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y50" ),
    .INIT ( 64'h0404444404044444 ))
  \Core/Mmux_RFWriteData152  (
    .ADR3(1'b1),
    .ADR1(\Core/Instruction [30]),
    .ADR0(\Core/Instruction [28]),
    .ADR4(\Core/RFBout<8>_0 ),
    .ADR2(\WriteData<8>_0 ),
    .ADR5(1'b1),
    .O(\Core/Mmux_RFWriteData151_12975 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y50" ),
    .INIT ( 32'hDD55DD55 ))
  \Core/Mmux_RFWriteData94_SW1  (
    .ADR3(\Core/Instruction [18]),
    .ADR1(\Core/Instruction [30]),
    .ADR0(\Core/Instruction [28]),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .O(N63)
  );
  X_FF #(
    .LOC ( "SLICE_X18Y50" ),
    .INIT ( 1'b0 ))
  \Core/RF/R14_9  (
    .CE(\Core/RF/_n0175_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R14_9/CLK ),
    .I(\NlwBufferSignal_Core/RF/R14_9/IN ),
    .O(\Core/RF/R14 [9]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y50" ),
    .INIT ( 64'hFCF0FCF4FCF0FCF0 ))
  \Core/Mmux_RFWriteData154  (
    .ADR4(\Core/Instruction [19]),
    .ADR1(\Core/Instruction [31]),
    .ADR0(\Core/Instruction [30]),
    .ADR2(\Core/Mmux_RFWriteData15 ),
    .ADR3(\Core/Mmux_RFWriteData151_12975 ),
    .ADR5(\Core/Mmux_RFWriteData152_12937 ),
    .O(\Core/Mmux_RFWriteData153_12974 )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y50" ),
    .INIT ( 1'b0 ))
  \Core/RF/R14_8  (
    .CE(\Core/RF/_n0175_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R14_8/CLK ),
    .I(\Core/RFWriteData [8]),
    .O(\Core/RF/R14 [8]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y50" ),
    .INIT ( 64'hFCFCFDFC30303130 ))
  \Core/Mmux_RFWriteData155  (
    .ADR4(\Core/Instruction [31]),
    .ADR0(\Core/Instruction [30]),
    .ADR1(\Core/Instruction[31]_GND_4_o_equal_19_o ),
    .ADR5(\ReadData<8>_0 ),
    .ADR3(\Core/alu/Mmux_Output2_split<8>_0 ),
    .ADR2(\Core/Mmux_RFWriteData153_12974 ),
    .O(\Core/RFWriteData [8])
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_72/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_72_CMUX_Delay  (
    .I(ReadData[11]),
    .O(\ReadData<11>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X18Y34" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_1  (
    .IA(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_42_7675 ),
    .IB(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_32_7694 ),
    .O(ReadData[11]),
    .SEL(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y34" ),
    .INIT ( 64'hFD75EC64B931A820 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_42  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [4]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [3]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_98_12559 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_102_12560 ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_97_12561 ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_88_12965 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_42_7675 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y34" ),
    .INIT ( 64'hE4E4FFAAE4E45500 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_32  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [4]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [3]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_87_12556 ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_96_12557 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_86_12558 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_72_12966 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_32_7694 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y34" ),
    .INIT ( 64'hFF0FF000CACACACA ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_72  (
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<11> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<11> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<11> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<11> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_72_12966 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y34" ),
    .INIT ( 64'hFC0CAFAFFC0CA0A0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_88  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<11> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<11> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<11> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<11> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_88_12965 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_CMUX_Delay  (
    .I(ReadData[0]),
    .O(\ReadData<0>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X18Y36" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7  (
    .IA(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_7705 ),
    .IB(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_7724 ),
    .O(ReadData[0]),
    .SEL(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y36" ),
    .INIT ( 64'hDD88FAFADD885050 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [4]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [3]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_92_12485 ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_10_12486 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_91_12487 ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_82_12967 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_4_7705 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y36" ),
    .INIT ( 64'hEEEEF5A04444F5A0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [4]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [3]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_81_12482 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_9_12483 ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_8_12484 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_12968 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_3_7724 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y36" ),
    .INIT ( 64'hAAF0AAF0CCFFCC00 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<0> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<0> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<0> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<0> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_7_12968 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y36" ),
    .INIT ( 64'hFF00F0F0AAAACCCC ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_82  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<0> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<0> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<0> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<0> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_82_12967 )
  );
  X_BUF   \Core/Instruction_30_2/Core/Instruction_30_2_AMUX_Delay  (
    .I(\Core/_n0112 [3]),
    .O(\Core/_n0112<3>_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y42" ),
    .INIT ( 1'b0 ))
  \Core/Instruction_30_2  (
    .CE(\Core/PS<1>_inv ),
    .CLK(\NlwBufferSignal_Core/Instruction_30_2/CLK ),
    .I(\NlwBufferSignal_Core/Instruction_30_2/IN ),
    .O(\Core/Instruction_30_2_12891 ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X18Y42" ),
    .INIT ( 1'b0 ))
  \Core/Instruction_30_1  (
    .CE(\Core/PS<1>_inv ),
    .CLK(\NlwBufferSignal_Core/Instruction_30_1/CLK ),
    .I(\Core/_n0112 [1]),
    .O(\Core/Instruction_30_1_12939 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y42" ),
    .INIT ( 64'hEEEE2222EEEE2222 ))
  \Core/mux2311  (
    .ADR3(1'b1),
    .ADR2(1'b1),
    .ADR1(\Core/PS_FSM_FFd2_11092 ),
    .ADR0(\ReadData<14>_0 ),
    .ADR4(\Core/Instruction [30]),
    .ADR5(1'b1),
    .O(\Core/_n0112 [1])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y42" ),
    .INIT ( 32'hF3C0F3C0 ))
  \Core/mux2011  (
    .ADR3(\ReadData<12>_0 ),
    .ADR2(\Core/Instruction [28]),
    .ADR1(\Core/PS_FSM_FFd2_11092 ),
    .ADR0(1'b1),
    .ADR4(1'b1),
    .O(\Core/_n0112 [3])
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_715/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_715_CMUX_Delay  (
    .I(ReadData[9]),
    .O(\ReadData<9>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X18Y39" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_14  (
    .IA(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_415_7735 ),
    .IB(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_315_7754 ),
    .O(ReadData[9]),
    .SEL(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y39" ),
    .INIT ( 64'hAACCAACCF0FFF000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_415  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [4]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [3]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_947_12467 ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1015_12468 ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_946_12469 ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_847_12969 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_415_7735 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y39" ),
    .INIT ( 64'hF7B3D591E6A2C480 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_315  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [4]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [3]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_846_12464 ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_945_12465 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_845_12466 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_715_12970 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_315_7754 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y39" ),
    .INIT ( 64'hF0AAF0AAFFCC00CC ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_715  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<9> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<9> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<9> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<9> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_715_12970 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y39" ),
    .INIT ( 64'hF5F5DD88A0A0DD88 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_847  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<9> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<9> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<9> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<9> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_847_12969 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y47" ),
    .INIT ( 64'hFAEE50EEFA445044 ))
  \Core/alu/Sh101  (
    .ADR3(\Core/Instruction [16]),
    .ADR0(\Core/Instruction [17]),
    .ADR1(\WriteData<10>_0 ),
    .ADR5(\WriteData<12>_0 ),
    .ADR2(\WriteData<11>_0 ),
    .ADR4(\WriteData<13>_0 ),
    .O(\Core/alu/Sh10 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y47" ),
    .INIT ( 64'hDF8FD585DA8AD080 ))
  \Core/Mmux_RFWriteData23  (
    .ADR2(\Core/Instruction [18]),
    .ADR0(\Core/Instruction [28]),
    .ADR3(\Core/alu/Sh14 ),
    .ADR4(\Core/alu/Sh42 ),
    .ADR1(\Core/alu/Sh38 ),
    .ADR5(\Core/alu/Sh10 ),
    .O(\Core/Mmux_RFWriteData22_12906 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y47" ),
    .INIT ( 64'h0000CFCF0000C0C0 ))
  \Core/alu/Sh141  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(\Core/Instruction [16]),
    .ADR4(\Core/Instruction [17]),
    .ADR1(\WriteData<15>_0 ),
    .ADR5(\WriteData<14>_0 ),
    .O(\Core/alu/Sh14 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y47" ),
    .INIT ( 64'h0050000000500000 ))
  \Core/Mmux_RFWriteData62  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR2(\Core/Instruction [31]),
    .ADR3(\Core/Instruction [30]),
    .ADR0(\Core/Instruction [28]),
    .ADR4(\Core/alu/Sh14 ),
    .O(\Core/Mmux_RFWriteData61_12917 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y49" ),
    .INIT ( 64'hFCFCFA0A0C0CFA0A ))
  \Core/alu/Sh401  (
    .ADR4(\Core/Instruction [16]),
    .ADR2(\Core/Instruction [17]),
    .ADR1(\WriteData<7>_0 ),
    .ADR5(\WriteData<5>_0 ),
    .ADR3(\WriteData<6>_0 ),
    .ADR0(\WriteData<8>_0 ),
    .O(\Core/alu/Sh40 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y49" ),
    .INIT ( 64'hCFC0FAFACFC00A0A ))
  \Core/Mmux_RFWriteData153  (
    .ADR4(\Core/Instruction [18]),
    .ADR2(\Core/Instruction [28]),
    .ADR5(\Core/alu/Sh40 ),
    .ADR0(\Core/alu/Sh8 ),
    .ADR3(\Core/alu/Sh12 ),
    .ADR1(\Core/alu/Sh36 ),
    .O(\Core/Mmux_RFWriteData152_12937 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y49" ),
    .INIT ( 64'hFCBBFC8830BB3088 ))
  \Core/alu/Sh121  (
    .ADR3(\Core/Instruction [16]),
    .ADR1(\Core/Instruction [17]),
    .ADR4(\WriteData<12>_0 ),
    .ADR5(\WriteData<15>_0 ),
    .ADR0(\WriteData<14>_0 ),
    .ADR2(\WriteData<13>_0 ),
    .O(\Core/alu/Sh12 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y49" ),
    .INIT ( 64'h0000000033000000 ))
  \Core/Mmux_RFWriteData44  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR3(\Core/Instruction [31]),
    .ADR1(\Core/Instruction [30]),
    .ADR5(\Core/Instruction [28]),
    .ADR4(\Core/alu/Sh12 ),
    .O(\Core/Mmux_RFWriteData43_12911 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_73/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_73_CMUX_Delay  (
    .I(ReadData[12]),
    .O(\ReadData<12>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X18Y33" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_2  (
    .IA(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_43_7645 ),
    .IB(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_33_7664 ),
    .O(ReadData[12]),
    .SEL(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y33" ),
    .INIT ( 64'hFADDFA8850DD5088 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_43  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [4]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [3]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_911_12565 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_103_12566 ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_910_12567 ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_811_12963 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_43_7645 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y33" ),
    .INIT ( 64'hE2E2FF33E2E2CC00 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_33  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [4]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [3]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_810_12562 ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_99_12563 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_89_12564 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_73_12964 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_33_7664 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y33" ),
    .INIT ( 64'hFB3BCB0BF838C808 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_73  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<12> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<12> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<12> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<12> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_73_12964 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y33" ),
    .INIT ( 64'hFFCCAAF000CCAAF0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_811  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<12> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<12> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<12> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<12> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_811_12963 )
  );
  X_BUF   \Core/Instruction_29_2/Core/Instruction_29_2_DMUX_Delay  (
    .I(\Core/RF/_n0235_inv ),
    .O(\Core/RF/_n0235_inv_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y43" ),
    .INIT ( 64'h0001000000010000 ))
  \Core/RF/_n0231_inv1  (
    .ADR1(\Core/Instruction [24]),
    .ADR0(\Core/Instruction [25]),
    .ADR2(\Core/Instruction [26]),
    .ADR3(\Core/Instruction [27]),
    .ADR4(\Core/RFWriteEnable ),
    .ADR5(1'b1),
    .O(\Core/RF/_n0231_inv )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y43" ),
    .INIT ( 32'h80000000 ))
  \Core/RF/_n0235_inv1  (
    .ADR1(\Core/Instruction [24]),
    .ADR0(\Core/Instruction [25]),
    .ADR2(\Core/Instruction [26]),
    .ADR3(\Core/Instruction [27]),
    .ADR4(\Core/RFWriteEnable ),
    .O(\Core/RF/_n0235_inv )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y43" ),
    .INIT ( 64'h00AA88002288AAAA ))
  \Core/PS_RFWriteEnable1  (
    .ADR2(1'b1),
    .ADR0(\Core/PS_FSM_FFd3_12903 ),
    .ADR5(\Core/Instruction [31]),
    .ADR4(\Core/Instruction [30]),
    .ADR1(\Core/Instruction [28]),
    .ADR3(\Core/Instruction [29]),
    .O(\Core/RFWriteEnable )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y43" ),
    .INIT ( 1'b0 ))
  \Core/Instruction_29_2  (
    .CE(\Core/PS<1>_inv ),
    .CLK(\NlwBufferSignal_Core/Instruction_29_2/CLK ),
    .I(\NlwBufferSignal_Core/Instruction_29_2/IN ),
    .O(\Core/Instruction_29_2_12889 ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X18Y43" ),
    .INIT ( 1'b0 ))
  \Core/Instruction_29_1  (
    .CE(\Core/PS<1>_inv ),
    .CLK(\NlwBufferSignal_Core/Instruction_29_1/CLK ),
    .I(\NlwBufferSignal_Core/Instruction_29_1/IN ),
    .O(\Core/Instruction_29_1_12942 ),
    .RST(GND),
    .SET(GND)
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_75/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_75_CMUX_Delay  (
    .I(ReadData[14]),
    .O(\ReadData<14>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X18Y32" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_4  (
    .IA(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_45_7615 ),
    .IB(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_35_7634 ),
    .O(ReadData[14]),
    .SEL(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y32" ),
    .INIT ( 64'hDDFADD5088FA8850 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_45  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [4]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [3]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_917_12577 ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_105_12578 ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_916_12579 ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_817_12961 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_45_7615 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y32" ),
    .INIT ( 64'hFA50DDDDFA508888 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_35  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [4]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [3]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_816_12574 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_915_12575 ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_815_12576 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_75_12962 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_35_7634 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y32" ),
    .INIT ( 64'hAAAACCCCF0F0FF00 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_75  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<14> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<14> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<14> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<14> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_75_12962 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y32" ),
    .INIT ( 64'hDD88FAFADD885050 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_817  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<14> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<14> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<14> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<14> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_817_12961 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y48" ),
    .INIT ( 64'h0A225F220A775F77 ))
  \Core/alu/Sh16_SW0  (
    .ADR3(\Core/Instruction [16]),
    .ADR0(\Core/Instruction [17]),
    .ADR4(\WriteData<1>_0 ),
    .ADR5(\WriteData<0>_0 ),
    .ADR1(\WriteData<2>_0 ),
    .ADR2(\WriteData<3>_0 ),
    .O(N34)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y48" ),
    .INIT ( 64'hDDDDF5A08888F5A0 ))
  \Core/alu/Sh81  (
    .ADR0(\Core/Instruction [16]),
    .ADR4(\Core/Instruction [17]),
    .ADR2(\WriteData<9>_0 ),
    .ADR1(\WriteData<11>_0 ),
    .ADR5(\WriteData<10>_0 ),
    .ADR3(\WriteData<8>_0 ),
    .O(\Core/alu/Sh8 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y48" ),
    .INIT ( 64'hCF22CFEECF22CFEE ))
  \Core/alu/Mmux_Output8_3_SW0  (
    .ADR5(1'b1),
    .ADR1(\Core/Instruction [19]),
    .ADR3(\Core/Instruction [28]),
    .ADR2(\Core/alu/Sh32 ),
    .ADR0(N34),
    .ADR4(\Core/alu/Sh8 ),
    .O(N66)
  );
  X_BUF   \Core/RF/R14<15>/Core/RF/R14<15>_DMUX_Delay  (
    .I(\Core/Mmux_RFWriteData104_7968 ),
    .O(\Core/Mmux_RFWriteData104_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y55" ),
    .INIT ( 1'b0 ))
  \Core/RF/R14_15  (
    .CE(\Core/RF/_n0175_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R14_15/CLK ),
    .I(\NlwBufferSignal_Core/RF/R14_15/IN ),
    .O(\Core/RF/R14 [15]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y55" ),
    .INIT ( 64'h0000700000007000 ))
  \Core/Mmux_RFWriteData52  (
    .ADR4(\Core/Instruction [28]),
    .ADR3(\Core/Instruction [31]),
    .ADR2(\Core/Instruction [30]),
    .ADR1(\Core/RFBout<13>_0 ),
    .ADR0(\WriteData<13>_0 ),
    .ADR5(1'b1),
    .O(\Core/Mmux_RFWriteData51_12978 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y55" ),
    .INIT ( 32'h000F000F ))
  \Core/Mmux_RFWriteData96  (
    .ADR0(1'b1),
    .ADR3(\Core/Instruction [31]),
    .ADR2(\Core/Instruction [30]),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .O(\Core/Mmux_RFWriteData104_7968 )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y55" ),
    .INIT ( 1'b0 ))
  \Core/RF/R14_14  (
    .CE(\Core/RF/_n0175_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R14_14/CLK ),
    .I(\NlwBufferSignal_Core/RF/R14_14/IN ),
    .O(\Core/RF/R14 [14]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y55" ),
    .INIT ( 64'hFFFFFFFFFFFF0302 ))
  \Core/Mmux_RFWriteData55  (
    .ADR2(\Core/Instruction [19]),
    .ADR1(\Core/Instruction [18]),
    .ADR5(\Core/Mmux_RFWriteData51_12978 ),
    .ADR0(\Core/Mmux_RFWriteData52_12976 ),
    .ADR3(\Core/Mmux_RFWriteData53_12914 ),
    .ADR4(\Core/Mmux_RFWriteData5 ),
    .O(\Core/Mmux_RFWriteData54_12977 )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y55" ),
    .INIT ( 1'b0 ))
  \Core/RF/R14_13  (
    .CE(\Core/RF/_n0175_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R14_13/CLK ),
    .I(\Core/RFWriteData [13]),
    .O(\Core/RF/R14 [13]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y55" ),
    .INIT ( 64'hFFAAFFBA55005510 ))
  \Core/Mmux_RFWriteData56  (
    .ADR4(\Core/Instruction [31]),
    .ADR1(\Core/Instruction [30]),
    .ADR0(\Core/Instruction[31]_GND_4_o_equal_19_o ),
    .ADR5(\ReadData<13>_0 ),
    .ADR2(\Core/alu/Mmux_Output2_split<13>_0 ),
    .ADR3(\Core/Mmux_RFWriteData54_12977 ),
    .O(\Core/RFWriteData [13])
  );
  X_FF #(
    .LOC ( "SLICE_X18Y55" ),
    .INIT ( 1'b0 ))
  \Core/RF/R14_12  (
    .CE(\Core/RF/_n0175_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R14_12/CLK ),
    .I(\NlwBufferSignal_Core/RF/R14_12/IN ),
    .O(\Core/RF/R14 [12]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y55" ),
    .INIT ( 64'hCC00CC008C8C8080 ))
  \Core/Mmux_RFWriteData53  (
    .ADR1(\Core/alu/Mmux_Output881 ),
    .ADR5(\Core/Instruction [16]),
    .ADR0(\WriteData<11>_0 ),
    .ADR2(\Core/Instruction [17]),
    .ADR4(\WriteData<13>_0 ),
    .ADR3(\Core/alu/Sh441 ),
    .O(\Core/Mmux_RFWriteData52_12976 )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y53" ),
    .INIT ( 1'b0 ))
  \Core/RF/R2_11  (
    .CE(\Core/RF/_n0223_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R2_11/CLK ),
    .I(\NlwBufferSignal_Core/RF/R2_11/IN ),
    .O(\Core/RF/R2 [11]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X18Y53" ),
    .INIT ( 1'b0 ))
  \Core/RF/R2_10  (
    .CE(\Core/RF/_n0223_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R2_10/CLK ),
    .I(\NlwBufferSignal_Core/RF/R2_10/IN ),
    .O(\Core/RF/R2 [10]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X18Y53" ),
    .INIT ( 1'b0 ))
  \Core/RF/R2_9  (
    .CE(\Core/RF/_n0223_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R2_9/CLK ),
    .I(\NlwBufferSignal_Core/RF/R2_9/IN ),
    .O(\Core/RF/R2 [9]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X18Y53" ),
    .INIT ( 1'b0 ))
  \Core/RF/R2_8  (
    .CE(\Core/RF/_n0223_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R2_8/CLK ),
    .I(\NlwBufferSignal_Core/RF/R2_8/IN ),
    .O(\Core/RF/R2 [8]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \WriteData<15>/WriteData<15>_BMUX_Delay  (
    .I(WriteData[15]),
    .O(\WriteData<15>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X18Y57" ))
  \Core/RF/mux6_2_f8  (
    .IA(\Core/RF/mux6_4_f7_8030 ),
    .IB(\Core/RF/mux6_3_f7_8022 ),
    .O(WriteData[15]),
    .SEL(\Core/ARegSelect [3])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X18Y57" ))
  \Core/RF/mux6_4_f7  (
    .IA(\Core/RF/mux6_6_8021 ),
    .IB(\Core/RF/mux6_51_8046 ),
    .O(\Core/RF/mux6_4_f7_8030 ),
    .SEL(\Core/ARegSelect [2])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X18Y57" ))
  \Core/RF/mux6_3_f7  (
    .IA(\Core/RF/mux6_5_8017 ),
    .IB(\Core/RF/mux6_4_8020 ),
    .O(\Core/RF/mux6_3_f7_8022 ),
    .SEL(\Core/ARegSelect [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y57" ),
    .INIT ( 64'hF3C0F3C0EEEE2222 ))
  \Core/RF/mux6_6  (
    .ADR0(\Core/RF/R0 [15]),
    .ADR2(\Core/RF/R3 [15]),
    .ADR3(\Core/RF/R1 [15]),
    .ADR4(\Core/RF/R2 [15]),
    .ADR5(\Core/ARegSelect [0]),
    .ADR1(\Core/ARegSelect [1]),
    .O(\Core/RF/mux6_6_8021 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y57" ),
    .INIT ( 64'hCACACACAFFF00F00 ))
  \Core/RF/mux6_51  (
    .ADR3(\Core/RF/R4 [15]),
    .ADR4(\Core/RF/R5 [15]),
    .ADR1(\Core/RF/R7 [15]),
    .ADR0(\Core/RF/R6 [15]),
    .ADR2(\Core/ARegSelect [0]),
    .ADR5(\Core/ARegSelect [1]),
    .O(\Core/RF/mux6_51_8046 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y57" ),
    .INIT ( 64'hF0FFF000CCAACCAA ))
  \Core/RF/mux6_5  (
    .ADR0(\Core/RF/R8 [15]),
    .ADR4(\Core/RF/R9 [15]),
    .ADR2(\Core/RF/R11 [15]),
    .ADR1(\Core/RF/R10 [15]),
    .ADR5(\Core/ARegSelect [0]),
    .ADR3(\Core/ARegSelect [1]),
    .O(\Core/RF/mux6_5_8017 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y57" ),
    .INIT ( 64'hE2FFE233E2CCE200 ))
  \Core/RF/mux6_4  (
    .ADR5(\Core/RF/R12 [15]),
    .ADR4(\Core/RF/R13 [15]),
    .ADR2(\Core/RF/R15 [15]),
    .ADR0(\Core/RF/R14 [15]),
    .ADR1(\Core/ARegSelect [0]),
    .ADR3(\Core/ARegSelect [1]),
    .O(\Core/RF/mux6_4_8020 )
  );
  X_BUF   \Core/RF/_n0215_inv/Core/RF/_n0215_inv_AMUX_Delay  (
    .I(\Core/RF/_n0211_inv ),
    .O(\Core/RF/_n0211_inv_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y52" ),
    .INIT ( 64'h0010000000100000 ))
  \Core/RF/_n0215_inv1  (
    .ADR4(\Core/Instruction [26]),
    .ADR3(\Core/Instruction [24]),
    .ADR1(\Core/Instruction [25]),
    .ADR0(\Core/Instruction [27]),
    .ADR2(\Core/RFWriteEnable ),
    .ADR5(1'b1),
    .O(\Core/RF/_n0215_inv )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y52" ),
    .INIT ( 32'h10000000 ))
  \Core/RF/_n0211_inv1  (
    .ADR4(\Core/Instruction [26]),
    .ADR3(\Core/Instruction [24]),
    .ADR1(\Core/Instruction [25]),
    .ADR0(\Core/Instruction [27]),
    .ADR2(\Core/RFWriteEnable ),
    .O(\Core/RF/_n0211_inv )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y58" ),
    .INIT ( 1'b0 ))
  \Core/RF/R10_15  (
    .CE(\Core/RF/_n0191_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R10_15/CLK ),
    .I(\NlwBufferSignal_Core/RF/R10_15/IN ),
    .O(\Core/RF/R10 [15]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y58" ),
    .INIT ( 64'hFAFAEE445050EE44 ))
  \Core/alu/Sh351  (
    .ADR0(\Core/Instruction [16]),
    .ADR4(\Core/Instruction [17]),
    .ADR3(\WriteData<2>_0 ),
    .ADR5(\WriteData<0>_0 ),
    .ADR2(\WriteData<1>_0 ),
    .ADR1(\WriteData<3>_0 ),
    .O(\Core/alu/Sh35 )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y58" ),
    .INIT ( 1'b0 ))
  \Core/RF/R10_14  (
    .CE(\Core/RF/_n0191_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R10_14/CLK ),
    .I(\NlwBufferSignal_Core/RF/R10_14/IN ),
    .O(\Core/RF/R10 [14]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y58" ),
    .INIT ( 64'hAAA080800A008080 ))
  \Core/Mmux_RFWriteData145  (
    .ADR2(\Core/Instruction [18]),
    .ADR4(\Core/Instruction [28]),
    .ADR0(\Core/Mmux_RFWriteData11 ),
    .ADR1(\Core/alu/Sh11 ),
    .ADR3(\Core/alu/Sh39 ),
    .ADR5(\Core/alu/Sh35 ),
    .O(\Core/Mmux_RFWriteData144 )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y58" ),
    .INIT ( 1'b0 ))
  \Core/RF/R10_13  (
    .CE(\Core/RF/_n0191_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R10_13/CLK ),
    .I(\NlwBufferSignal_Core/RF/R10_13/IN ),
    .O(\Core/RF/R10 [13]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y58" ),
    .INIT ( 64'hB8B8B8B8FF33CC00 ))
  \Core/alu/Sh391  (
    .ADR1(\Core/Instruction [16]),
    .ADR5(\Core/Instruction [17]),
    .ADR3(\WriteData<6>_0 ),
    .ADR0(\WriteData<4>_0 ),
    .ADR2(\WriteData<5>_0 ),
    .ADR4(\WriteData<7>_0 ),
    .O(\Core/alu/Sh39 )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y58" ),
    .INIT ( 1'b0 ))
  \Core/RF/R10_12  (
    .CE(\Core/RF/_n0191_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R10_12/CLK ),
    .I(\NlwBufferSignal_Core/RF/R10_12/IN ),
    .O(\Core/RF/R10 [12]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y58" ),
    .INIT ( 64'hFF000000CC00CC00 ))
  \Core/Mmux_RFWriteData34  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR3(\Core/Instruction [28]),
    .ADR5(\Core/Instruction [18]),
    .ADR1(\Core/alu/Sh43 ),
    .ADR4(\Core/alu/Sh39 ),
    .O(\Core/Mmux_RFWriteData33_12909 )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y56" ),
    .INIT ( 1'b0 ))
  \Core/RF/R13_15  (
    .CE(\Core/RF/_n0179_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R13_15/CLK ),
    .I(\Core/RFWriteData [15]),
    .O(\Core/RF/R13 [15]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y56" ),
    .INIT ( 64'hF0F0F0F0FFFF0022 ))
  \Core/Mmux_RFWriteData76  (
    .ADR1(\Core/Instruction [31]),
    .ADR3(\Core/Instruction [30]),
    .ADR5(\Core/Instruction[31]_GND_4_o_equal_19_o ),
    .ADR2(\ReadData<15>_0 ),
    .ADR0(\Core/alu/Mmux_Output2_split<15>_0 ),
    .ADR4(\Core/Mmux_RFWriteData74 ),
    .O(\Core/RFWriteData [15])
  );
  X_FF #(
    .LOC ( "SLICE_X18Y56" ),
    .INIT ( 1'b0 ))
  \Core/RF/R13_14  (
    .CE(\Core/RF/_n0179_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R13_14/CLK ),
    .I(\NlwBufferSignal_Core/RF/R13_14/IN ),
    .O(\Core/RF/R13 [14]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y56" ),
    .INIT ( 64'hFFFF000000EC0000 ))
  \Core/Mmux_RFWriteData75  (
    .ADR4(\Core/Instruction [31]),
    .ADR3(\Core/Instruction [30]),
    .ADR2(\Core/Instruction [28]),
    .ADR5(\Core/Mmux_RFWriteData7 ),
    .ADR1(\Core/Mmux_RFWriteData71_12916 ),
    .ADR0(N60),
    .O(\Core/Mmux_RFWriteData74 )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y56" ),
    .INIT ( 1'b0 ))
  \Core/RF/R13_13  (
    .CE(\Core/RF/_n0179_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R13_13/CLK ),
    .I(\NlwBufferSignal_Core/RF/R13_13/IN ),
    .O(\Core/RF/R13 [13]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y56" ),
    .INIT ( 64'hF3C0F3C088888888 ))
  \Core/Mmux_RFWriteData73  (
    .ADR4(1'b1),
    .ADR1(\Core/Instruction [16]),
    .ADR5(\Core/Instruction [17]),
    .ADR2(\WriteData<12>_0 ),
    .ADR0(\WriteData<14>_0 ),
    .ADR3(\WriteData<13>_0 ),
    .O(\Core/Mmux_RFWriteData72_12980 )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y56" ),
    .INIT ( 1'b0 ))
  \Core/RF/R13_12  (
    .CE(\Core/RF/_n0179_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R13_12/CLK ),
    .I(\NlwBufferSignal_Core/RF/R13_12/IN ),
    .O(\Core/RF/R13 [12]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y56" ),
    .INIT ( 64'hFE76BA32DC549810 ))
  \Core/Mmux_RFWriteData75_SW0  (
    .ADR1(\Core/Instruction [19]),
    .ADR0(\Core/Instruction [18]),
    .ADR2(\Core/Mmux_RFWriteData72_12980 ),
    .ADR5(\Core/alu/Sh43 ),
    .ADR4(\Core/alu/Sh39 ),
    .ADR3(\Core/alu/Sh35 ),
    .O(N60)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y54" ),
    .INIT ( 64'hEEEEF3C02222F3C0 ))
  \Core/alu/Sh371  (
    .ADR4(\Core/Instruction [16]),
    .ADR1(\Core/Instruction [17]),
    .ADR0(\WriteData<4>_0 ),
    .ADR5(\WriteData<2>_0 ),
    .ADR2(\WriteData<3>_0 ),
    .ADR3(\WriteData<5>_0 ),
    .O(\Core/alu/Sh37 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y54" ),
    .INIT ( 64'hAA0A8080A0008080 ))
  \Core/Mmux_RFWriteData51  (
    .ADR4(\Core/Instruction [19]),
    .ADR2(\Core/Instruction [18]),
    .ADR0(\Core/alu/Mmux_Output881 ),
    .ADR3(\Core/alu/Sh33 ),
    .ADR1(\Core/alu/Sh41 ),
    .ADR5(\Core/alu/Sh37 ),
    .O(\Core/Mmux_RFWriteData5 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y54" ),
    .INIT ( 64'h3033303330003000 ))
  \Core/alu/Sh331  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR1(\Core/Instruction [17]),
    .ADR3(\Core/Instruction [16]),
    .ADR5(\WriteData<1>_0 ),
    .ADR2(\WriteData<0>_0 ),
    .O(\Core/alu/Sh33 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y54" ),
    .INIT ( 64'hA000A000A300A000 ))
  \Core/Mmux_RFWriteData81  (
    .ADR1(\Core/Instruction [19]),
    .ADR5(\Core/Instruction [18]),
    .ADR2(\Core/Instruction [30]),
    .ADR3(\Core/Instruction [28]),
    .ADR0(\Core/Instruction [17]),
    .ADR4(\Core/alu/Sh33 ),
    .O(\Core/Mmux_RFWriteData8 )
  );
  X_BUF   \Core/RFBout<12>/Core/RFBout<12>_BMUX_Delay  (
    .I(\Core/RFBout [12]),
    .O(\Core/RFBout<12>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X18Y59" ))
  \Core/RF/mux19_2_f8  (
    .IA(\Core/RF/mux19_4_f7_8101 ),
    .IB(\Core/RF/mux19_3_f7_8099 ),
    .O(\Core/RFBout [12]),
    .SEL(\Core/Instruction [19])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X18Y59" ))
  \Core/RF/mux19_4_f7  (
    .IA(\Core/RF/mux19_6_8085 ),
    .IB(\Core/RF/mux19_51_8091 ),
    .O(\Core/RF/mux19_4_f7_8101 ),
    .SEL(\Core/Instruction [18])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X18Y59" ))
  \Core/RF/mux19_3_f7  (
    .IA(\Core/RF/mux19_5_8107 ),
    .IB(\Core/RF/mux19_4_8108 ),
    .O(\Core/RF/mux19_3_f7_8099 ),
    .SEL(\Core/Instruction [18])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y59" ),
    .INIT ( 64'hCFCFFA0AC0C0FA0A ))
  \Core/RF/mux19_6  (
    .ADR2(\Core/Instruction [17]),
    .ADR4(\Core/Instruction [16]),
    .ADR3(\Core/RF/R2 [12]),
    .ADR1(\Core/RF/R3 [12]),
    .ADR5(\Core/RF/R1 [12]),
    .ADR0(\Core/RF/R0 [12]),
    .O(\Core/RF/mux19_6_8085 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y59" ),
    .INIT ( 64'hE4E4FF55E4E4AA00 ))
  \Core/RF/mux19_51  (
    .ADR0(\Core/Instruction [17]),
    .ADR4(\Core/Instruction [16]),
    .ADR3(\Core/RF/R6 [12]),
    .ADR2(\Core/RF/R7 [12]),
    .ADR1(\Core/RF/R5 [12]),
    .ADR5(\Core/RF/R4 [12]),
    .O(\Core/RF/mux19_51_8091 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y59" ),
    .INIT ( 64'hFFE2CCE233E200E2 ))
  \Core/RF/mux19_5  (
    .ADR1(\Core/Instruction [17]),
    .ADR3(\Core/Instruction [16]),
    .ADR2(\Core/RF/R10 [12]),
    .ADR5(\Core/RF/R11 [12]),
    .ADR4(\Core/RF/R9 [12]),
    .ADR0(\Core/RF/R8 [12]),
    .O(\Core/RF/mux19_5_8107 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y59" ),
    .INIT ( 64'hF0AAF0AACCFFCC00 ))
  \Core/RF/mux19_4  (
    .ADR5(\Core/Instruction [17]),
    .ADR3(\Core/Instruction [16]),
    .ADR0(\Core/RF/R14 [12]),
    .ADR2(\Core/RF/R15 [12]),
    .ADR1(\Core/RF/R13 [12]),
    .ADR4(\Core/RF/R12 [12]),
    .O(\Core/RF/mux19_4_8108 )
  );
  X_BUF   \Address<1>/Address<1>_AMUX_Delay  (
    .I(N30_pack_4),
    .O(N30)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y32" ),
    .INIT ( 64'hFFFFFFFFF888F000 ))
  \Core/PS_Address<1>  (
    .ADR2(\Core/PC [1]),
    .ADR1(\Core/PS_FSM_FFd1_12904 ),
    .ADR0(\Core/PC[15]_GND_4_o_add_16_OUT<1>_0 ),
    .ADR5(N18),
    .ADR4(\Core/ReadData[15]_ReadData[15]_OR_5_o ),
    .ADR3(\Core/PS_Address<0>1 ),
    .O(Address[1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y32" ),
    .INIT ( 64'h000C0030000C0030 ))
  \Core/ReadData[15]_ReadData[15]_OR_5_o1  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR3(\ReadData<15>_0 ),
    .ADR4(\ReadData<12>_0 ),
    .ADR1(\ReadData<13>_0 ),
    .ADR2(\ReadData<14>_0 ),
    .O(\Core/ReadData[15]_ReadData[15]_OR_5_o )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y32" ),
    .INIT ( 64'hFFFFFFFFF8F08800 ))
  \Core/PS_Address<0>  (
    .ADR2(\Core/PC [0]),
    .ADR0(\Core/PS_FSM_FFd1_12904 ),
    .ADR1(\Core/PC[15]_GND_4_o_add_16_OUT<0>_0 ),
    .ADR5(N30),
    .ADR3(\Core/ReadData[15]_ReadData[15]_OR_5_o ),
    .ADR4(\Core/PS_Address<0>1 ),
    .O(Address[0])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y32" ),
    .INIT ( 64'hA080A080A080A080 ))
  \Core/PS_Address<11>_SW0  (
    .ADR4(1'b1),
    .ADR0(\Core/PS_FSM_FFd2_11092 ),
    .ADR3(\Core/Instruction[31]_GND_4_o_equal_21_o ),
    .ADR1(\Core/Instruction[31]_GND_4_o_equal_19_o ),
    .ADR2(\ReadData<11>_0 ),
    .ADR5(1'b1),
    .O(N26)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X19Y32" ),
    .INIT ( 32'hAA880000 ))
  \Core/PS_Address<0>_SW0  (
    .ADR4(\ReadData<0>_0 ),
    .ADR0(\Core/PS_FSM_FFd2_11092 ),
    .ADR3(\Core/Instruction[31]_GND_4_o_equal_21_o ),
    .ADR1(\Core/Instruction[31]_GND_4_o_equal_19_o ),
    .ADR2(1'b1),
    .O(N30_pack_4)
  );
  X_BUF   \Core/Instruction<27>/Core/Instruction<27>_CMUX_Delay  (
    .I(\Core/Instruction<26>_pack_4 ),
    .O(\Core/Instruction [26])
  );
  X_BUF   \Core/Instruction<27>/Core/Instruction<27>_AMUX_Delay  (
    .I(\Core/Instruction<22>_pack_2 ),
    .O(\Core/Instruction [22])
  );
  X_FF #(
    .LOC ( "SLICE_X19Y40" ),
    .INIT ( 1'b0 ))
  \Core/Instruction_27  (
    .CE(\Core/PS<1>_inv ),
    .CLK(\NlwBufferSignal_Core/Instruction_27/CLK ),
    .I(\Core/_n0112 [4]),
    .O(\Core/Instruction [27]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y40" ),
    .INIT ( 64'hFAFA5050FAFA5050 ))
  \Core/mux1911  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR0(\Core/PS_FSM_FFd2_11092 ),
    .ADR4(\Core/Instruction [27]),
    .ADR2(\ReadData<11>_0 ),
    .ADR5(1'b1),
    .O(\Core/_n0112 [4])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X19Y40" ),
    .INIT ( 32'hDD88DD88 ))
  \Core/mux1811  (
    .ADR3(\ReadData<10>_0 ),
    .ADR1(\Core/Instruction [26]),
    .ADR0(\Core/PS_FSM_FFd2_11092 ),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .O(\Core/_n0112 [5])
  );
  X_FF #(
    .LOC ( "SLICE_X19Y40" ),
    .INIT ( 1'b0 ))
  \Core/Instruction_26  (
    .CE(\Core/PS<1>_inv ),
    .CLK(\NlwBufferSignal_Core/Instruction_26/CLK ),
    .I(\Core/_n0112 [5]),
    .O(\Core/Instruction<26>_pack_4 ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X19Y40" ),
    .INIT ( 1'b0 ))
  \Core/Instruction_24  (
    .CE(\Core/PS<1>_inv ),
    .CLK(\NlwBufferSignal_Core/Instruction_24/CLK ),
    .I(\Core/_n0112 [7]),
    .O(\Core/Instruction [24]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y40" ),
    .INIT ( 64'hFF55AA00FF55AA00 ))
  \Core/mux1611  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\Core/PS_FSM_FFd2_11092 ),
    .ADR3(\Core/Instruction [24]),
    .ADR4(\ReadData<8>_0 ),
    .ADR5(1'b1),
    .O(\Core/_n0112 [7])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X19Y40" ),
    .INIT ( 32'hD8D8D8D8 ))
  \Core/mux1411  (
    .ADR2(\ReadData<6>_0 ),
    .ADR1(\Core/Instruction [22]),
    .ADR0(\Core/PS_FSM_FFd2_11092 ),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\Core/_n0112 [9])
  );
  X_FF #(
    .LOC ( "SLICE_X19Y40" ),
    .INIT ( 1'b0 ))
  \Core/Instruction_22  (
    .CE(\Core/PS<1>_inv ),
    .CLK(\NlwBufferSignal_Core/Instruction_22/CLK ),
    .I(\Core/_n0112 [9]),
    .O(\Core/Instruction<22>_pack_2 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y28" ),
    .INIT ( 64'hFDB9ECA875316420 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_10  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<0> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<0> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<0> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<0> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_10_12486 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_ena/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_ena_BMUX_Delay  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_ena ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_ena_0 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_ena/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_ena_AMUX_Delay  (
    .I(\Core/RF/_n0175_inv ),
    .O(\Core/RF/_n0175_inv_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y46" ),
    .INIT ( 64'h2000000020000000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out251  (
    .ADR1(Address[13]),
    .ADR3(Address[11]),
    .ADR0(Address[10]),
    .ADR4(Address[14]),
    .ADR2(Address[12]),
    .ADR5(1'b1),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_ena )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X19Y46" ),
    .INIT ( 32'h10000000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out241  (
    .ADR1(Address[13]),
    .ADR3(Address[11]),
    .ADR0(Address[10]),
    .ADR4(Address[14]),
    .ADR2(Address[12]),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_ena )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y46" ),
    .INIT ( 64'h0000800000008000 ))
  \Core/RF/_n0179_inv1  (
    .ADR1(\Core/Instruction [27]),
    .ADR3(\Core/Instruction [24]),
    .ADR2(\Core/Instruction [26]),
    .ADR4(\Core/Instruction [25]),
    .ADR0(\Core/RFWriteEnable ),
    .ADR5(1'b1),
    .O(\Core/RF/_n0179_inv )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X19Y46" ),
    .INIT ( 32'h00800000 ))
  \Core/RF/_n0175_inv1  (
    .ADR1(\Core/Instruction [27]),
    .ADR3(\Core/Instruction [24]),
    .ADR2(\Core/Instruction [26]),
    .ADR4(\Core/Instruction [25]),
    .ADR0(\Core/RFWriteEnable ),
    .O(\Core/RF/_n0175_inv )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_ena/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_ena_CMUX_Delay  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_ena ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_ena_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y26" ),
    .INIT ( 64'h0000100000001000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out111  (
    .ADR0(Address[11]),
    .ADR3(Address[10]),
    .ADR4(Address[14]),
    .ADR1(Address[12]),
    .ADR2(Address[13]),
    .ADR5(1'b1),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_ena )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X19Y26" ),
    .INIT ( 32'h00000010 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out101  (
    .ADR0(Address[11]),
    .ADR3(Address[10]),
    .ADR4(Address[14]),
    .ADR1(Address[12]),
    .ADR2(Address[13]),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_ena )
  );
  X_BUF   \Core/RFBout<13>/Core/RFBout<13>_BMUX_Delay  (
    .I(\Core/RFBout [13]),
    .O(\Core/RFBout<13>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X18Y60" ))
  \Core/RF/mux20_2_f8  (
    .IA(\Core/RF/mux20_4_f7_8135 ),
    .IB(\Core/RF/mux20_3_f7_8133 ),
    .O(\Core/RFBout [13]),
    .SEL(\Core/Instruction [19])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X18Y60" ))
  \Core/RF/mux20_4_f7  (
    .IA(\Core/RF/mux20_6_8119 ),
    .IB(\Core/RF/mux20_51_8125 ),
    .O(\Core/RF/mux20_4_f7_8135 ),
    .SEL(\Core/Instruction [18])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X18Y60" ))
  \Core/RF/mux20_3_f7  (
    .IA(\Core/RF/mux20_5_8141 ),
    .IB(\Core/RF/mux20_4_8142 ),
    .O(\Core/RF/mux20_3_f7_8133 ),
    .SEL(\Core/Instruction [18])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y60" ),
    .INIT ( 64'hFF00AAAAF0F0CCCC ))
  \Core/RF/mux20_6  (
    .ADR5(\Core/Instruction [17]),
    .ADR4(\Core/Instruction [16]),
    .ADR0(\Core/RF/R2 [13]),
    .ADR3(\Core/RF/R3 [13]),
    .ADR2(\Core/RF/R1 [13]),
    .ADR1(\Core/RF/R0 [13]),
    .O(\Core/RF/mux20_6_8119 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y60" ),
    .INIT ( 64'hEEEEFC302222FC30 ))
  \Core/RF/mux20_51  (
    .ADR1(\Core/Instruction [17]),
    .ADR4(\Core/Instruction [16]),
    .ADR3(\Core/RF/R6 [13]),
    .ADR5(\Core/RF/R7 [13]),
    .ADR0(\Core/RF/R5 [13]),
    .ADR2(\Core/RF/R4 [13]),
    .O(\Core/RF/mux20_51_8125 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y60" ),
    .INIT ( 64'hFFCAF0CA0FCA00CA ))
  \Core/RF/mux20_5  (
    .ADR2(\Core/Instruction [17]),
    .ADR3(\Core/Instruction [16]),
    .ADR1(\Core/RF/R10 [13]),
    .ADR5(\Core/RF/R11 [13]),
    .ADR4(\Core/RF/R9 [13]),
    .ADR0(\Core/RF/R8 [13]),
    .O(\Core/RF/mux20_5_8141 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y60" ),
    .INIT ( 64'hCCF0AAFFCCF0AA00 ))
  \Core/RF/mux20_4  (
    .ADR3(\Core/Instruction [17]),
    .ADR4(\Core/Instruction [16]),
    .ADR0(\Core/RF/R14 [13]),
    .ADR1(\Core/RF/R15 [13]),
    .ADR2(\Core/RF/R13 [13]),
    .ADR5(\Core/RF/R12 [13]),
    .O(\Core/RF/mux20_4_8142 )
  );
  X_BUF   \N18/N18_DMUX_Delay  (
    .I(N28),
    .O(N28_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y31" ),
    .INIT ( 64'hAA880000AA880000 ))
  \Core/PS_Address<1>_SW0  (
    .ADR2(1'b1),
    .ADR4(\Core/PS_FSM_FFd2_11092 ),
    .ADR1(\Core/Instruction[31]_GND_4_o_equal_21_o ),
    .ADR3(\Core/Instruction[31]_GND_4_o_equal_19_o ),
    .ADR0(\ReadData<1>_0 ),
    .ADR5(1'b1),
    .O(N18)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X19Y31" ),
    .INIT ( 32'hF0C00000 ))
  \Core/PS_Address<10>_SW0  (
    .ADR2(\ReadData<10>_0 ),
    .ADR4(\Core/PS_FSM_FFd2_11092 ),
    .ADR1(\Core/Instruction[31]_GND_4_o_equal_21_o ),
    .ADR3(\Core/Instruction[31]_GND_4_o_equal_19_o ),
    .ADR0(1'b1),
    .O(N28)
  );
  X_FF #(
    .LOC ( "SLICE_X18Y61" ),
    .INIT ( 1'b0 ))
  \Core/RF/R2_15  (
    .CE(\Core/RF/_n0223_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R2_15/CLK ),
    .I(\NlwBufferSignal_Core/RF/R2_15/IN ),
    .O(\Core/RF/R2 [15]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X18Y61" ),
    .INIT ( 1'b0 ))
  \Core/RF/R2_14  (
    .CE(\Core/RF/_n0223_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R2_14/CLK ),
    .I(\NlwBufferSignal_Core/RF/R2_14/IN ),
    .O(\Core/RF/R2 [14]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X18Y61" ),
    .INIT ( 1'b0 ))
  \Core/RF/R2_13  (
    .CE(\Core/RF/_n0223_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R2_13/CLK ),
    .I(\NlwBufferSignal_Core/RF/R2_13/IN ),
    .O(\Core/RF/R2 [13]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X18Y61" ),
    .INIT ( 1'b0 ))
  \Core/RF/R2_12  (
    .CE(\Core/RF/_n0223_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R2_12/CLK ),
    .I(\NlwBufferSignal_Core/RF/R2_12/IN ),
    .O(\Core/RF/R2 [12]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y43" ),
    .INIT ( 64'h5555555555555555 ))
  \Core/PS<1>_inv1_INV_0  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .ADR0(\Core/PS_FSM_FFd3_12903 ),
    .O(\Core/PS<1>_inv )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y43" ),
    .INIT ( 1'b1 ))
  \Core/PS_FSM_FFd3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_Core/PS_FSM_FFd3/CLK ),
    .I(\NlwBufferSignal_Core/PS_FSM_FFd3/IN ),
    .O(\Core/PS_FSM_FFd3_12903 ),
    .SET(GND),
    .RST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y43" ),
    .INIT ( 64'h0100010001000100 ))
  \Core/Instruction[31]_GND_4_o_equal_21_o<31>1  (
    .ADR5(1'b1),
    .ADR4(1'b1),
    .ADR0(\Core/Instruction_29_2_12889 ),
    .ADR1(\Core/Instruction_31_2_12890 ),
    .ADR3(\Core/Instruction_30_2_12891 ),
    .ADR2(\Core/Instruction_28_2_12892 ),
    .O(\Core/Instruction[31]_GND_4_o_equal_21_o )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y43" ),
    .INIT ( 1'b0 ))
  \Core/PS_FSM_FFd2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_Core/PS_FSM_FFd2/CLK ),
    .I(\NlwBufferSignal_Core/PS_FSM_FFd2/IN ),
    .O(\Core/PS_FSM_FFd2_11092 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y43" ),
    .INIT ( 64'h000000000000A0A0 ))
  \Core/Instruction[31]_GND_4_o_equal_19_o<31>1  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(\Core/Instruction_29_2_12889 ),
    .ADR5(\Core/Instruction_31_2_12890 ),
    .ADR4(\Core/Instruction_30_2_12891 ),
    .ADR0(\Core/Instruction_28_2_12892 ),
    .O(\Core/Instruction[31]_GND_4_o_equal_19_o )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y43" ),
    .INIT ( 1'b0 ))
  \Core/PS_FSM_FFd1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_Core/PS_FSM_FFd1/CLK ),
    .I(\NlwBufferSignal_Core/PS_FSM_FFd1/IN ),
    .O(\Core/PS_FSM_FFd1_12904 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y43" ),
    .INIT ( 64'hFF00FF22FF00FF22 ))
  \Core/ReadData[15]_ReadData[15]_OR_5_o1_SW0  (
    .ADR2(1'b1),
    .ADR5(1'b1),
    .ADR3(\Core/PS_FSM_FFd3_12903 ),
    .ADR0(\Core/PS_FSM_FFd2_11092 ),
    .ADR1(\Core/Instruction[31]_GND_4_o_equal_21_o ),
    .ADR4(\Core/Instruction[31]_GND_4_o_equal_19_o ),
    .O(N36)
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_enb/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_enb_DMUX_Delay  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_enb ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_enb_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y45" ),
    .INIT ( 64'h0000200000002000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out551  (
    .ADR3(Address[10]),
    .ADR2(Address[14]),
    .ADR4(Address[11]),
    .ADR1(Address[13]),
    .ADR0(Address[12]),
    .ADR5(1'b1),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_enb )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X19Y45" ),
    .INIT ( 32'h00000020 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out541  (
    .ADR3(Address[10]),
    .ADR2(Address[14]),
    .ADR4(Address[11]),
    .ADR1(Address[13]),
    .ADR0(Address[12]),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_enb )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y29" ),
    .INIT ( 64'hE2FFE2CCE233E200 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_103  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<12> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<12> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<12> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<12> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_103_12566 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y29" ),
    .INIT ( 64'hFEDC7654BA983210 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_105  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<14> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<14> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<14> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<14> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_105_12578 )
  );
  X_BUF   \Core/Instruction<25>/Core/Instruction<25>_CMUX_Delay  (
    .I(N2),
    .O(N2_0)
  );
  X_FF #(
    .LOC ( "SLICE_X19Y37" ),
    .INIT ( 1'b0 ))
  \Core/Instruction_25  (
    .CE(\Core/PS<1>_inv ),
    .CLK(\NlwBufferSignal_Core/Instruction_25/CLK ),
    .I(\Core/_n0112 [6]),
    .O(\Core/Instruction [25]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y37" ),
    .INIT ( 64'hFFCC3300FFCC3300 ))
  \Core/mux1711  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR1(\Core/PS_FSM_FFd2_11092 ),
    .ADR4(\Core/Instruction [25]),
    .ADR3(\ReadData<9>_0 ),
    .ADR5(1'b1),
    .O(\Core/_n0112 [6])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X19Y37" ),
    .INIT ( 32'hC800C800 ))
  \Core/PS_Address<9>_SW0  (
    .ADR2(\Core/Instruction[31]_GND_4_o_equal_21_o ),
    .ADR0(\Core/Instruction[31]_GND_4_o_equal_19_o ),
    .ADR1(\Core/PS_FSM_FFd2_11092 ),
    .ADR4(1'b1),
    .ADR3(\ReadData<9>_0 ),
    .O(N2)
  );
  X_BUF   \Core/Instruction<28>/Core/Instruction<28>_AMUX_Delay  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_enb ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_enb_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y42" ),
    .INIT ( 1'b0 ))
  \Core/Instruction_28  (
    .CE(\Core/PS<1>_inv ),
    .CLK(\NlwBufferSignal_Core/Instruction_28/CLK ),
    .I(\NlwBufferSignal_Core/Instruction_28/IN ),
    .O(\Core/Instruction [28]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X19Y42" ),
    .INIT ( 1'b0 ))
  \Core/Instruction_28_2  (
    .CE(\Core/PS<1>_inv ),
    .CLK(\NlwBufferSignal_Core/Instruction_28_2/CLK ),
    .I(\NlwBufferSignal_Core/Instruction_28_2/IN ),
    .O(\Core/Instruction_28_2_12892 ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X19Y42" ),
    .INIT ( 1'b0 ))
  \Core/Instruction_28_1  (
    .CE(\Core/PS<1>_inv ),
    .CLK(\NlwBufferSignal_Core/Instruction_28_1/CLK ),
    .I(\NlwBufferSignal_Core/Instruction_28_1/IN ),
    .O(\Core/Instruction_28_1_12941 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y42" ),
    .INIT ( 64'h4000000040000000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out571  (
    .ADR0(Address[13]),
    .ADR1(Address[11]),
    .ADR4(Address[10]),
    .ADR3(Address[14]),
    .ADR2(Address[12]),
    .ADR5(1'b1),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_enb )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X19Y42" ),
    .INIT ( 32'h00004000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out561  (
    .ADR0(Address[13]),
    .ADR1(Address[11]),
    .ADR4(Address[10]),
    .ADR3(Address[14]),
    .ADR2(Address[12]),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_enb )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y57" ),
    .INIT ( 64'hFA50DDDDFA508888 ))
  \Core/alu/Sh431  (
    .ADR0(\Core/Instruction [16]),
    .ADR4(\Core/Instruction [17]),
    .ADR1(\WriteData<10>_0 ),
    .ADR3(\WriteData<8>_0 ),
    .ADR2(\WriteData<9>_0 ),
    .ADR5(\WriteData<11>_0 ),
    .O(\Core/alu/Sh43 )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y58" ),
    .INIT ( 1'b0 ))
  \Core/RF/R15_15  (
    .CE(\Core/RF/_n0235_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R15_15/CLK ),
    .I(\NlwBufferSignal_Core/RF/R15_15/IN ),
    .O(\Core/RF/R15 [15]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y58" ),
    .INIT ( 64'hAFAFCFC0A0A0CFC0 ))
  \Core/alu/Sh112  (
    .ADR4(\Core/Instruction [16]),
    .ADR2(\Core/Instruction [17]),
    .ADR5(\WriteData<12>_0 ),
    .ADR0(\WriteData<14>_0 ),
    .ADR1(\WriteData<13>_0 ),
    .ADR3(\WriteData<11>_0 ),
    .O(\Core/alu/Sh11 )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y58" ),
    .INIT ( 1'b0 ))
  \Core/RF/R15_14  (
    .CE(\Core/RF/_n0235_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R15_14/CLK ),
    .I(\NlwBufferSignal_Core/RF/R15_14/IN ),
    .O(\Core/RF/R15 [14]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y58" ),
    .INIT ( 64'h000002FF00000200 ))
  \Core/Mmux_RFWriteData35  (
    .ADR3(\Core/Instruction [18]),
    .ADR4(\Core/Instruction [28]),
    .ADR1(\Core/Instruction [16]),
    .ADR2(\Core/Instruction [17]),
    .ADR0(\WriteData<15>_0 ),
    .ADR5(\Core/alu/Sh11 ),
    .O(\Core/Mmux_RFWriteData34_12908 )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y58" ),
    .INIT ( 1'b0 ))
  \Core/RF/R15_13  (
    .CE(\Core/RF/_n0235_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R15_13/CLK ),
    .I(\NlwBufferSignal_Core/RF/R15_13/IN ),
    .O(\Core/RF/R15 [13]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X19Y58" ),
    .INIT ( 1'b0 ))
  \Core/RF/R15_12  (
    .CE(\Core/RF/_n0235_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R15_12/CLK ),
    .I(\NlwBufferSignal_Core/RF/R15_12/IN ),
    .O(\Core/RF/R15 [12]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \Core/RF/R15<11>/Core/RF/R15<11>_DMUX_Delay  (
    .I(\Core/Mmux_RFWriteData161_pack_10 ),
    .O(\Core/Mmux_RFWriteData161_12987 )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y52" ),
    .INIT ( 1'b0 ))
  \Core/RF/R15_11  (
    .CE(\Core/RF/_n0235_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R15_11/CLK ),
    .I(\NlwBufferSignal_Core/RF/R15_11/IN ),
    .O(\Core/RF/R15 [11]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y52" ),
    .INIT ( 64'hAA000000AA000000 ))
  \Core/Mmux_RFWriteData143  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR0(\Core/Instruction [28]),
    .ADR3(\Core/Instruction [30]),
    .ADR4(\Core/Instruction [23]),
    .ADR5(1'b1),
    .O(\Core/Mmux_RFWriteData142_11238 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X19Y52" ),
    .INIT ( 32'h15001500 ))
  \Core/Mmux_RFWriteData162  (
    .ADR2(\Core/RFBout<9>_0 ),
    .ADR1(\WriteData<9>_0 ),
    .ADR0(\Core/Instruction [28]),
    .ADR3(\Core/Instruction [30]),
    .ADR4(1'b1),
    .O(\Core/Mmux_RFWriteData161_pack_10 )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y52" ),
    .INIT ( 1'b0 ))
  \Core/RF/R15_10  (
    .CE(\Core/RF/_n0235_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R15_10/CLK ),
    .I(\NlwBufferSignal_Core/RF/R15_10/IN ),
    .O(\Core/RF/R15 [10]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y52" ),
    .INIT ( 64'hFFCCCCCCFFDCCCCC ))
  \Core/Mmux_RFWriteData164  (
    .ADR5(\Core/Instruction [19]),
    .ADR4(\Core/Instruction [31]),
    .ADR0(\Core/Instruction [30]),
    .ADR3(\Core/Mmux_RFWriteData161_12987 ),
    .ADR1(\Core/Mmux_RFWriteData16 ),
    .ADR2(\Core/Mmux_RFWriteData162_12938 ),
    .O(\Core/Mmux_RFWriteData163_12986 )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y52" ),
    .INIT ( 1'b0 ))
  \Core/RF/R15_9  (
    .CE(\Core/RF/_n0235_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R15_9/CLK ),
    .I(\Core/RFWriteData [9]),
    .O(\Core/RF/R15 [9]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y52" ),
    .INIT ( 64'hFFAAFFAE55005504 ))
  \Core/Mmux_RFWriteData165  (
    .ADR4(\Core/Instruction [31]),
    .ADR2(\Core/Instruction [30]),
    .ADR0(\Core/Instruction[31]_GND_4_o_equal_19_o ),
    .ADR5(\ReadData<9>_0 ),
    .ADR1(\Core/alu/Mmux_Output2_split<9>_0 ),
    .ADR3(\Core/Mmux_RFWriteData163_12986 ),
    .O(\Core/RFWriteData [9])
  );
  X_FF #(
    .LOC ( "SLICE_X19Y52" ),
    .INIT ( 1'b0 ))
  \Core/RF/R15_8  (
    .CE(\Core/RF/_n0235_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R15_8/CLK ),
    .I(\NlwBufferSignal_Core/RF/R15_8/IN ),
    .O(\Core/RF/R15 [8]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y52" ),
    .INIT ( 64'h0000400000000000 ))
  \Core/Mmux_RFWriteData161  (
    .ADR0(\Core/Instruction [30]),
    .ADR2(\Core/Instruction [19]),
    .ADR1(\Core/Instruction [31]),
    .ADR3(\Core/Instruction [28]),
    .ADR4(\Core/Instruction [18]),
    .ADR5(\Core/alu/Sh33 ),
    .O(\Core/Mmux_RFWriteData16 )
  );
  X_BUF   \Core/Mmux_RFWriteData111/Core/Mmux_RFWriteData111_CMUX_Delay  (
    .I(N67),
    .O(N67_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y49" ),
    .INIT ( 64'hFC000C00A000A000 ))
  \Core/Mmux_RFWriteData112  (
    .ADR2(\Core/Instruction [18]),
    .ADR5(\Core/Instruction [28]),
    .ADR3(\Core/Mmux_RFWriteData11 ),
    .ADR4(\Core/alu/Sh32 ),
    .ADR0(\Core/alu/Sh8 ),
    .ADR1(\Core/alu/Sh36 ),
    .O(\Core/Mmux_RFWriteData111 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y49" ),
    .INIT ( 64'h000A000A000A000A ))
  \Core/alu/Sh321  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR2(\Core/Instruction [17]),
    .ADR3(\Core/Instruction [16]),
    .ADR0(\WriteData<0>_0 ),
    .ADR5(1'b1),
    .O(\Core/alu/Sh32 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X19Y49" ),
    .INIT ( 32'hDD11FF33 ))
  \Core/alu/Mmux_Output8_3_SW1  (
    .ADR1(\Core/Instruction [28]),
    .ADR4(\Core/RFBout<0>_0 ),
    .ADR2(1'b1),
    .ADR3(\Core/Instruction [16]),
    .ADR0(\WriteData<0>_0 ),
    .O(N67)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y49" ),
    .INIT ( 64'hFBEA7362D9C85140 ))
  \Core/alu/Sh361  (
    .ADR1(\Core/Instruction [16]),
    .ADR0(\Core/Instruction [17]),
    .ADR4(\WriteData<1>_0 ),
    .ADR3(\WriteData<4>_0 ),
    .ADR5(\WriteData<2>_0 ),
    .ADR2(\WriteData<3>_0 ),
    .O(\Core/alu/Sh36 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y49" ),
    .INIT ( 64'hC0A0C0A0F0000000 ))
  \Core/Mmux_RFWriteData41  (
    .ADR3(\Core/Instruction [19]),
    .ADR5(\Core/Instruction [18]),
    .ADR2(\Core/alu/Mmux_Output881 ),
    .ADR1(\Core/alu/Sh32 ),
    .ADR0(\Core/alu/Sh40 ),
    .ADR4(\Core/alu/Sh36 ),
    .O(\Core/Mmux_RFWriteData4 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y54" ),
    .INIT ( 64'hFD5DAD0DF858A808 ))
  \Core/alu/Sh91  (
    .ADR0(\Core/Instruction [16]),
    .ADR2(\Core/Instruction [17]),
    .ADR1(\WriteData<10>_0 ),
    .ADR3(\WriteData<12>_0 ),
    .ADR4(\WriteData<11>_0 ),
    .ADR5(\WriteData<9>_0 ),
    .O(\Core/alu/Sh9 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y54" ),
    .INIT ( 64'hACACFF0FACACF000 ))
  \Core/Mmux_RFWriteData163  (
    .ADR4(\Core/Instruction [28]),
    .ADR2(\Core/Instruction [18]),
    .ADR1(\Core/alu/Sh41 ),
    .ADR0(\Core/alu/Sh37 ),
    .ADR3(\Core/alu/Sh13 ),
    .ADR5(\Core/alu/Sh9 ),
    .O(\Core/Mmux_RFWriteData162_12938 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y54" ),
    .INIT ( 64'h3300F3F33300C0C0 ))
  \Core/alu/Sh131  (
    .ADR0(1'b1),
    .ADR4(\Core/Instruction [16]),
    .ADR1(\Core/Instruction [17]),
    .ADR2(\WriteData<15>_0 ),
    .ADR5(\WriteData<13>_0 ),
    .ADR3(\WriteData<14>_0 ),
    .O(\Core/alu/Sh13 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y54" ),
    .INIT ( 64'h1100000011000000 ))
  \Core/Mmux_RFWriteData54  (
    .ADR5(1'b1),
    .ADR2(1'b1),
    .ADR3(\Core/Instruction [31]),
    .ADR0(\Core/Instruction [30]),
    .ADR1(\Core/Instruction [28]),
    .ADR4(\Core/alu/Sh13 ),
    .O(\Core/Mmux_RFWriteData53_12914 )
  );
  X_BUF   \Core/RF/R0<13>/Core/RF/R0<13>_DMUX_Delay  (
    .I(\Core/Mmux_RFWriteData11_pack_9 ),
    .O(\Core/Mmux_RFWriteData11 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y55" ),
    .INIT ( 64'h000050F0000050F0 ))
  \Core/Mmux_RFWriteData32  (
    .ADR1(1'b1),
    .ADR2(\Core/Instruction [30]),
    .ADR4(\Core/Instruction [28]),
    .ADR3(\Core/RFBout<11>_0 ),
    .ADR0(\WriteData<11>_0 ),
    .ADR5(1'b1),
    .O(\Core/Mmux_RFWriteData31_12990 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X19Y55" ),
    .INIT ( 32'h03030303 ))
  \Core/Mmux_RFWriteData33  (
    .ADR1(\Core/Instruction [19]),
    .ADR2(\Core/Instruction [30]),
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR4(1'b1),
    .O(\Core/Mmux_RFWriteData11_pack_9 )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y55" ),
    .INIT ( 1'b0 ))
  \Core/RF/R0_13  (
    .CE(\Core/RF/_n0231_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R0_13/CLK ),
    .I(\NlwBufferSignal_Core/RF/R0_13/IN ),
    .O(\Core/RF/R0 [13]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y55" ),
    .INIT ( 64'h0400000000000000 ))
  \Core/Mmux_RFWriteData31  (
    .ADR2(\Core/Instruction [30]),
    .ADR3(\Core/Instruction [19]),
    .ADR1(\Core/Instruction [31]),
    .ADR4(\Core/Instruction [28]),
    .ADR0(\Core/Instruction [18]),
    .ADR5(\Core/alu/Sh35 ),
    .O(\Core/Mmux_RFWriteData3 )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y55" ),
    .INIT ( 1'b0 ))
  \Core/RF/R0_12  (
    .CE(\Core/RF/_n0231_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R0_12/CLK ),
    .I(\NlwBufferSignal_Core/RF/R0_12/IN ),
    .O(\Core/RF/R0 [12]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y55" ),
    .INIT ( 64'hFFFCFFECFF00FF00 ))
  \Core/Mmux_RFWriteData36  (
    .ADR5(\Core/Instruction [31]),
    .ADR2(\Core/Mmux_RFWriteData11 ),
    .ADR1(\Core/Mmux_RFWriteData31_12990 ),
    .ADR0(\Core/Mmux_RFWriteData34_12908 ),
    .ADR3(\Core/Mmux_RFWriteData3 ),
    .ADR4(\Core/Mmux_RFWriteData33_12909 ),
    .O(\Core/Mmux_RFWriteData35_12989 )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y55" ),
    .INIT ( 1'b0 ))
  \Core/RF/R0_11  (
    .CE(\Core/RF/_n0231_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R0_11/CLK ),
    .I(\Core/RFWriteData [11]),
    .O(\Core/RF/R0 [11]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y55" ),
    .INIT ( 64'hF0FFF000F0FFF022 ))
  \Core/Mmux_RFWriteData37  (
    .ADR1(\Core/Instruction [31]),
    .ADR5(\Core/Instruction [30]),
    .ADR3(\Core/Instruction[31]_GND_4_o_equal_19_o ),
    .ADR2(\ReadData<11>_0 ),
    .ADR0(\Core/alu/Mmux_Output2_split<11>_0 ),
    .ADR4(\Core/Mmux_RFWriteData35_12989 ),
    .O(\Core/RFWriteData [11])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y56" ),
    .INIT ( 64'h0000001100000000 ))
  \Core/Mmux_RFWriteData72  (
    .ADR2(1'b1),
    .ADR0(\Core/Instruction [18]),
    .ADR3(\Core/Instruction [19]),
    .ADR1(\Core/Instruction [17]),
    .ADR4(\Core/Instruction [16]),
    .ADR5(\WriteData<15>_0 ),
    .O(\Core/Mmux_RFWriteData71_12916 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y56" ),
    .INIT ( 64'h0300000033000000 ))
  \Core/Mmux_RFWriteData42  (
    .ADR0(1'b1),
    .ADR1(\Core/Instruction [28]),
    .ADR3(\Core/Instruction [31]),
    .ADR4(\Core/Instruction [30]),
    .ADR5(\Core/RFBout<12>_0 ),
    .ADR2(\WriteData<12>_0 ),
    .O(\Core/Mmux_RFWriteData41_12907 )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y50" ),
    .INIT ( 1'b0 ))
  \Core/RF/R11_11  (
    .CE(\Core/RF/_n0187_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R11_11/CLK ),
    .I(\NlwBufferSignal_Core/RF/R11_11/IN ),
    .O(\Core/RF/R11 [11]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y50" ),
    .INIT ( 64'hFAFBF0F0FAFAF0F0 ))
  \Core/Mmux_RFWriteData24  (
    .ADR1(\Core/Instruction [19]),
    .ADR4(\Core/Instruction [31]),
    .ADR3(\Core/Instruction [30]),
    .ADR0(\Core/Mmux_RFWriteData21_12905 ),
    .ADR2(\Core/Mmux_RFWriteData2 ),
    .ADR5(\Core/Mmux_RFWriteData22_12906 ),
    .O(\Core/Mmux_RFWriteData23_12984 )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y50" ),
    .INIT ( 1'b0 ))
  \Core/RF/R11_10  (
    .CE(\Core/RF/_n0187_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R11_10/CLK ),
    .I(\Core/RFWriteData [10]),
    .O(\Core/RF/R11 [10]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y50" ),
    .INIT ( 64'hF0FFF0FFF000F044 ))
  \Core/Mmux_RFWriteData25  (
    .ADR4(\Core/Instruction [31]),
    .ADR0(\Core/Instruction [30]),
    .ADR3(\Core/Instruction[31]_GND_4_o_equal_19_o ),
    .ADR2(\ReadData<10>_0 ),
    .ADR1(\Core/alu/Mmux_Output2_split<10>_0 ),
    .ADR5(\Core/Mmux_RFWriteData23_12984 ),
    .O(\Core/RFWriteData [10])
  );
  X_FF #(
    .LOC ( "SLICE_X19Y50" ),
    .INIT ( 1'b0 ))
  \Core/RF/R11_9  (
    .CE(\Core/RF/_n0187_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R11_9/CLK ),
    .I(\NlwBufferSignal_Core/RF/R11_9/IN ),
    .O(\Core/RF/R11 [9]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y50" ),
    .INIT ( 64'h0000AAAAFF00CCCC ))
  \Core/alu/Sh341  (
    .ADR2(1'b1),
    .ADR5(\Core/Instruction [17]),
    .ADR4(\Core/Instruction [16]),
    .ADR3(\WriteData<1>_0 ),
    .ADR1(\WriteData<2>_0 ),
    .ADR0(\WriteData<0>_0 ),
    .O(\Core/alu/Sh34 )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y50" ),
    .INIT ( 1'b0 ))
  \Core/RF/R11_8  (
    .CE(\Core/RF/_n0187_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R11_8/CLK ),
    .I(\NlwBufferSignal_Core/RF/R11_8/IN ),
    .O(\Core/RF/R11 [8]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y50" ),
    .INIT ( 64'h0200000000000000 ))
  \Core/Mmux_RFWriteData21  (
    .ADR1(\Core/Instruction [30]),
    .ADR0(\Core/Instruction [19]),
    .ADR3(\Core/Instruction [31]),
    .ADR5(\Core/Instruction [28]),
    .ADR2(\Core/Instruction [18]),
    .ADR4(\Core/alu/Sh34 ),
    .O(\Core/Mmux_RFWriteData2 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y47" ),
    .INIT ( 64'hCAF00000CA000000 ))
  \Core/Mmux_RFWriteData132  (
    .ADR2(\Core/Instruction [18]),
    .ADR3(\Core/Instruction [28]),
    .ADR4(\Core/Mmux_RFWriteData11 ),
    .ADR1(\Core/alu/Sh34 ),
    .ADR0(\Core/alu/Sh38 ),
    .ADR5(\Core/alu/Sh10 ),
    .O(\Core/Mmux_RFWriteData131 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y47" ),
    .INIT ( 64'hFEF2CEC23E320E02 ))
  \Core/alu/Sh421  (
    .ADR1(\Core/Instruction [16]),
    .ADR2(\Core/Instruction [17]),
    .ADR3(\WriteData<9>_0 ),
    .ADR5(\WriteData<7>_0 ),
    .ADR4(\WriteData<8>_0 ),
    .ADR0(\WriteData<10>_0 ),
    .O(\Core/alu/Sh42 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y47" ),
    .INIT ( 64'hAAAACCCCF0F0FF00 ))
  \Core/alu/Sh381  (
    .ADR5(\Core/Instruction [16]),
    .ADR4(\Core/Instruction [17]),
    .ADR3(\WriteData<6>_0 ),
    .ADR2(\WriteData<4>_0 ),
    .ADR1(\WriteData<5>_0 ),
    .ADR0(\WriteData<3>_0 ),
    .O(\Core/alu/Sh38 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y47" ),
    .INIT ( 64'hAA880088A000A000 ))
  \Core/Mmux_RFWriteData63  (
    .ADR0(\Core/alu/Mmux_Output881 ),
    .ADR5(\Core/Instruction [18]),
    .ADR3(\Core/Instruction [19]),
    .ADR1(\Core/alu/Sh42 ),
    .ADR4(\Core/alu/Sh34 ),
    .ADR2(\Core/alu/Sh38 ),
    .O(\Core/Mmux_RFWriteData62_12918 )
  );
  X_BUF   \Core/Instruction<31>/Core/Instruction<31>_CMUX_Delay  (
    .I(\Core/_n0112<2>_pack_9 ),
    .O(\Core/_n0112 [2])
  );
  X_BUF   \Core/Instruction<31>/Core/Instruction<31>_BMUX_Delay  (
    .I(\Core/Mmux_RFWriteData63_8374 ),
    .O(\Core/Mmux_RFWriteData63_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y48" ),
    .INIT ( 64'hFFFFFEFF00000400 ))
  \Core/Mmux_ARegSelect41  (
    .ADR5(\Core/Instruction [23]),
    .ADR1(\Core/Instruction [27]),
    .ADR2(\Core/Instruction [29]),
    .ADR0(\Core/Instruction [31]),
    .ADR3(\Core/Instruction [30]),
    .ADR4(\Core/Instruction [28]),
    .O(\Core/ARegSelect [3])
  );
  X_FF #(
    .LOC ( "SLICE_X19Y48" ),
    .INIT ( 1'b0 ))
  \Core/Instruction_31  (
    .CE(\Core/PS<1>_inv ),
    .CLK(\NlwBufferSignal_Core/Instruction_31/CLK ),
    .I(\Core/_n0112 [0]),
    .O(\Core/Instruction [31]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y48" ),
    .INIT ( 64'hFFAA00AAFFAA00AA ))
  \Core/mux2411  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR3(\Core/PS_FSM_FFd2_11092 ),
    .ADR4(\Core/Instruction [31]),
    .ADR0(\ReadData<15>_0 ),
    .ADR5(1'b1),
    .O(\Core/_n0112 [0])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X19Y48" ),
    .INIT ( 32'hCCF0CCF0 ))
  \Core/mux2111  (
    .ADR2(\ReadData<13>_0 ),
    .ADR1(\Core/Instruction [29]),
    .ADR3(\Core/PS_FSM_FFd2_11092 ),
    .ADR0(1'b1),
    .ADR4(1'b1),
    .O(\Core/_n0112<2>_pack_9 )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y48" ),
    .INIT ( 1'b0 ))
  \Core/Instruction_30  (
    .CE(\Core/PS<1>_inv ),
    .CLK(\NlwBufferSignal_Core/Instruction_30/CLK ),
    .I(\NlwBufferSignal_Core/Instruction_30/IN ),
    .O(\Core/Instruction [30]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y48" ),
    .INIT ( 64'h0000AA000000AA00 ))
  \Core/alu/Mmux_Output8811  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR3(\Core/Instruction [28]),
    .ADR4(\Core/Instruction [30]),
    .ADR0(\Core/Instruction [31]),
    .ADR5(1'b1),
    .O(\Core/alu/Mmux_Output881 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X19Y48" ),
    .INIT ( 32'h002A0000 ))
  \Core/Mmux_RFWriteData64  (
    .ADR1(\Core/RFBout<14>_0 ),
    .ADR2(\WriteData<14>_0 ),
    .ADR3(\Core/Instruction [28]),
    .ADR4(\Core/Instruction [30]),
    .ADR0(\Core/Instruction [31]),
    .O(\Core/Mmux_RFWriteData63_8374 )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y48" ),
    .INIT ( 1'b0 ))
  \Core/Instruction_29  (
    .CE(\Core/PS<1>_inv ),
    .CLK(\NlwBufferSignal_Core/Instruction_29/CLK ),
    .I(\NlwBufferSignal_Core/Instruction_29/IN ),
    .O(\Core/Instruction [29]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X19Y48" ),
    .INIT ( 64'h0000000010000000 ))
  \Core/Mmux_RFWriteData151  (
    .ADR4(\Core/alu/Mmux_Output881 ),
    .ADR0(\Core/Instruction [18]),
    .ADR3(\Core/Instruction [19]),
    .ADR1(\Core/Instruction [17]),
    .ADR5(\Core/Instruction [16]),
    .ADR2(\WriteData<0>_0 ),
    .O(\Core/Mmux_RFWriteData15 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_711/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_711_CMUX_Delay  (
    .I(ReadData[5]),
    .O(\ReadData<5>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X20Y37" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_10  (
    .IA(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_411_8731 ),
    .IB(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_311_8750 ),
    .O(ReadData[5]),
    .SEL(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y37" ),
    .INIT ( 64'hFBD9EAC873516240 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_411  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [4]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [3]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_935_12443 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1011_12444 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_934_12445 ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_835_12997 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_411_8731 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y37" ),
    .INIT ( 64'hEFEA4F4AE5E04540 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_311  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [4]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [3]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_834_12439 ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_933_12440 ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_833_12441 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_711_12998 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_311_8750 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y37" ),
    .INIT ( 64'hFCFCEE223030EE22 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_711  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<5> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<5> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<5> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<5> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_711_12998 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y37" ),
    .INIT ( 64'hDFD5DAD08F858A80 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_835  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<5> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<5> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<5> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<5> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_835_12997 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_ena/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_ena_DMUX_Delay  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_ena ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_ena_0 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_ena/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_ena_CMUX_Delay  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_ena ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_ena_0 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_ena/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_ena_AMUX_Delay  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_enb ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_enb_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y31" ),
    .INIT ( 64'h0000040000000400 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out51  (
    .ADR0(Address[13]),
    .ADR3(Address[11]),
    .ADR4(Address[14]),
    .ADR2(Address[12]),
    .ADR1(Address[10]),
    .ADR5(1'b1),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_ena )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y31" ),
    .INIT ( 32'h00000100 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out41  (
    .ADR0(Address[13]),
    .ADR3(Address[11]),
    .ADR4(Address[14]),
    .ADR2(Address[12]),
    .ADR1(Address[10]),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_ena )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y31" ),
    .INIT ( 64'h8000000080000000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out331  (
    .ADR4(Address[10]),
    .ADR1(Address[11]),
    .ADR3(Address[13]),
    .ADR2(Address[14]),
    .ADR0(Address[12]),
    .ADR5(1'b1),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_ena )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y31" ),
    .INIT ( 32'h00008000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out321  (
    .ADR4(Address[10]),
    .ADR1(Address[11]),
    .ADR3(Address[13]),
    .ADR2(Address[14]),
    .ADR0(Address[12]),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_ena )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y31" ),
    .INIT ( 64'h0800000008000000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out631  (
    .ADR2(Address[11]),
    .ADR3(Address[10]),
    .ADR4(Address[13]),
    .ADR0(Address[14]),
    .ADR1(Address[12]),
    .ADR5(1'b1),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_enb )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y31" ),
    .INIT ( 32'h00080000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out621  (
    .ADR2(Address[11]),
    .ADR3(Address[10]),
    .ADR4(Address[13]),
    .ADR0(Address[14]),
    .ADR1(Address[12]),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_enb )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y60" ),
    .INIT ( 1'b0 ))
  \Core/RF/R1_14  (
    .CE(\Core/RF/_n0227_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R1_14/CLK ),
    .I(\NlwBufferSignal_Core/RF/R1_14/IN ),
    .O(\Core/RF/R1 [14]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X19Y60" ),
    .INIT ( 1'b0 ))
  \Core/RF/R1_13  (
    .CE(\Core/RF/_n0227_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R1_13/CLK ),
    .I(\NlwBufferSignal_Core/RF/R1_13/IN ),
    .O(\Core/RF/R1 [13]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X19Y60" ),
    .INIT ( 1'b0 ))
  \Core/RF/R1_12  (
    .CE(\Core/RF/_n0227_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R1_12/CLK ),
    .I(\NlwBufferSignal_Core/RF/R1_12/IN ),
    .O(\Core/RF/R1 [12]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X19Y60" ),
    .INIT ( 1'b0 ))
  \Core/RF/R1_11  (
    .CE(\Core/RF/_n0227_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R1_11/CLK ),
    .I(\NlwBufferSignal_Core/RF/R1_11/IN ),
    .O(\Core/RF/R1 [11]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_71/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_71_CMUX_Delay  (
    .I(ReadData[10]),
    .O(\ReadData<10>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X20Y32" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_0  (
    .IA(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_41_8656 ),
    .IB(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_31_8675 ),
    .O(ReadData[10]),
    .SEL(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y32" ),
    .INIT ( 64'hFFD8AAD855D800D8 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_41  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [4]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [3]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_95_12553 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_101_12554 ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_94_12555 ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_85_12992 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_41_8656 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y32" ),
    .INIT ( 64'hFD5DAD0DF858A808 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_31  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [4]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [3]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_84_12550 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_93_12551 ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_83_12552 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_71_12993 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_31_8675 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y32" ),
    .INIT ( 64'hEE22EE22FCFC3030 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_71  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<10> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<10> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<10> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<10> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_71_12993 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y32" ),
    .INIT ( 64'hFECEF2C23E0E3202 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_85  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<10> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<10> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<10> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<10> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_85_12992 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y28" ),
    .INIT ( 64'hEEFC22FCEE302230 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_108  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<2> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<2> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<2> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<2> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_108_12535 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y28" ),
    .INIT ( 64'hDF8FD585DA8AD080 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_108  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<2> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<2> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<2> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<2> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_108_12596 )
  );
  X_BUF   \Address<2>/Address<2>_AMUX_Delay  (
    .I(N24),
    .O(N24_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y33" ),
    .INIT ( 64'hFFFFFFFFECCCA000 ))
  \Core/PS_Address<2>  (
    .ADR1(\Core/PC [2]),
    .ADR0(\Core/PS_FSM_FFd1_12904 ),
    .ADR2(\Core/PC[15]_GND_4_o_add_16_OUT<2>_0 ),
    .ADR5(N16),
    .ADR3(\Core/ReadData[15]_ReadData[15]_OR_5_o ),
    .ADR4(\Core/PS_Address<0>1 ),
    .O(Address[2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y33" ),
    .INIT ( 64'hC8C80000C8C80000 ))
  \Core/PS_Address<2>_SW0  (
    .ADR3(1'b1),
    .ADR4(\Core/PS_FSM_FFd2_11092 ),
    .ADR2(\Core/Instruction[31]_GND_4_o_equal_21_o ),
    .ADR0(\Core/Instruction[31]_GND_4_o_equal_19_o ),
    .ADR1(\ReadData<2>_0 ),
    .ADR5(1'b1),
    .O(N16)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X20Y33" ),
    .INIT ( 32'hFA000000 ))
  \Core/PS_Address<12>_SW0  (
    .ADR3(\ReadData<12>_0 ),
    .ADR4(\Core/PS_FSM_FFd2_11092 ),
    .ADR2(\Core/Instruction[31]_GND_4_o_equal_21_o ),
    .ADR0(\Core/Instruction[31]_GND_4_o_equal_19_o ),
    .ADR1(1'b1),
    .O(N24)
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_78/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_78_CMUX_Delay  (
    .I(ReadData[2]),
    .O(\ReadData<2>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X20Y39" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_7  (
    .IA(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_48_8761 ),
    .IB(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_38_8780 ),
    .O(ReadData[2]),
    .SEL(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y39" ),
    .INIT ( 64'hFBEAD9C873625140 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_48  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [4]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [3]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_926_12595 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_108_12596 ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_925_12597 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_826_12999 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_48_8761 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y39" ),
    .INIT ( 64'hFBD9EAC873516240 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_38  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [4]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [3]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_825_12592 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_924_12593 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_824_12594 ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_78_13000 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_38_8780 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y39" ),
    .INIT ( 64'hF0AAFFCCF0AA00CC ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_78  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<2> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<2> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<2> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<2> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_78_13000 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y39" ),
    .INIT ( 64'hF3C0BBBBF3C08888 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_826  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<2> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<2> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<2> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<2> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_826_12999 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_78/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_78_CMUX_Delay  (
    .I(DoutB_2_OBUF_8789),
    .O(DoutB_2_OBUF_0)
  );
  X_MUX2 #(
    .LOC ( "SLICE_X20Y44" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_7  (
    .IA(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_48_8791 ),
    .IB(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_38_8810 ),
    .O(DoutB_2_OBUF_8789),
    .SEL(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y44" ),
    .INIT ( 64'hEF2FEC2CE323E020 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_48  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [4]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [3]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_926_12534 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_108_12535 ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_925_12536 ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_826_13001 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_48_8791 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y44" ),
    .INIT ( 64'hFBF83B38CBC80B08 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_38  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [4]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [3]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_825_12531 ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_924_12532 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_824_12533 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_78_13002 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_38_8810 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y44" ),
    .INIT ( 64'hE2FFE2CCE233E200 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_78  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<2> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<2> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<2> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<2> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_78_13002 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y44" ),
    .INIT ( 64'hFFCCE2E23300E2E2 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_826  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<2> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<2> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<2> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<2> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_826_13001 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y48" ),
    .INIT ( 64'hFCFCFCFC0C0C0C0C ))
  \Core/alu/Sh4611  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR3(1'b1),
    .ADR2(\Core/Instruction [17]),
    .ADR5(\WriteData<12>_0 ),
    .ADR1(\WriteData<14>_0 ),
    .O(\Core/alu/Sh461 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y48" ),
    .INIT ( 64'h8C80CCCC8C800000 ))
  \Core/Mmux_RFWriteData61  (
    .ADR1(\Core/alu/Mmux_Output881 ),
    .ADR4(\Core/Instruction [16]),
    .ADR2(\Core/Instruction [17]),
    .ADR3(\WriteData<13>_0 ),
    .ADR0(\WriteData<11>_0 ),
    .ADR5(\Core/alu/Sh461 ),
    .O(\Core/Mmux_RFWriteData6 )
  );
  X_FF #(
    .LOC ( "SLICE_X20Y48" ),
    .INIT ( 1'b0 ))
  \Core/RF/R0_15  (
    .CE(\Core/RF/_n0231_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R0_15/CLK ),
    .I(\NlwBufferSignal_Core/RF/R0_15/IN ),
    .O(\Core/RF/R0 [15]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y48" ),
    .INIT ( 64'hFFFFFFFFAAAABBBA ))
  \Core/Mmux_RFWriteData65  (
    .ADR4(\Core/Instruction [19]),
    .ADR1(\Core/Instruction [18]),
    .ADR0(\Core/Mmux_RFWriteData63_0 ),
    .ADR3(\Core/Mmux_RFWriteData6 ),
    .ADR2(\Core/Mmux_RFWriteData61_12917 ),
    .ADR5(\Core/Mmux_RFWriteData62_12918 ),
    .O(\Core/Mmux_RFWriteData64_13003 )
  );
  X_FF #(
    .LOC ( "SLICE_X20Y48" ),
    .INIT ( 1'b0 ))
  \Core/RF/R0_14  (
    .CE(\Core/RF/_n0231_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R0_14/CLK ),
    .I(\Core/RFWriteData [14]),
    .O(\Core/RF/R0 [14]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y48" ),
    .INIT ( 64'hFF33CD01FF33CC00 ))
  \Core/Mmux_RFWriteData66  (
    .ADR2(\Core/Instruction [31]),
    .ADR0(\Core/Instruction [30]),
    .ADR1(\Core/Instruction[31]_GND_4_o_equal_19_o ),
    .ADR3(\ReadData<14>_0 ),
    .ADR5(\Core/alu/Mmux_Output2_split<14>_0 ),
    .ADR4(\Core/Mmux_RFWriteData64_13003 ),
    .O(\Core/RFWriteData [14])
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_74/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_74_CMUX_Delay  (
    .I(ReadData[13]),
    .O(\ReadData<13>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X20Y35" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_3  (
    .IA(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_44_8701 ),
    .IB(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_34_8720 ),
    .O(ReadData[13]),
    .SEL(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y35" ),
    .INIT ( 64'hAAF0AAF0CCFFCC00 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_44  (
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [4]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [3]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_914_12571 ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_104_12572 ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_913_12573 ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_814_12995 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_44_8701 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y35" ),
    .INIT ( 64'hFDECB9A875643120 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_34  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [4]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [3]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_813_12568 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_912_12569 ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_812_12570 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_74_12996 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_34_8720 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y35" ),
    .INIT ( 64'hFFCC3300B8B8B8B8 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_74  (
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<13> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<13> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<13> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<13> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_74_12996 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y35" ),
    .INIT ( 64'hEE22EE22F3F3C0C0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_814  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<13> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<13> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<13> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<13> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_814_12995 )
  );
  X_FF #(
    .LOC ( "SLICE_X19Y59" ),
    .INIT ( 1'b0 ))
  \Core/RF/R11_15  (
    .CE(\Core/RF/_n0187_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R11_15/CLK ),
    .I(\NlwBufferSignal_Core/RF/R11_15/IN ),
    .O(\Core/RF/R11 [15]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X19Y59" ),
    .INIT ( 1'b0 ))
  \Core/RF/R11_14  (
    .CE(\Core/RF/_n0187_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R11_14/CLK ),
    .I(\NlwBufferSignal_Core/RF/R11_14/IN ),
    .O(\Core/RF/R11 [14]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X19Y59" ),
    .INIT ( 1'b0 ))
  \Core/RF/R11_13  (
    .CE(\Core/RF/_n0187_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R11_13/CLK ),
    .I(\NlwBufferSignal_Core/RF/R11_13/IN ),
    .O(\Core/RF/R11 [13]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X19Y59" ),
    .INIT ( 1'b0 ))
  \Core/RF/R11_12  (
    .CE(\Core/RF/_n0187_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R11_12/CLK ),
    .I(\NlwBufferSignal_Core/RF/R11_12/IN ),
    .O(\Core/RF/R11 [12]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \WriteData<12>/WriteData<12>_BMUX_Delay  (
    .I(WriteData[12]),
    .O(\WriteData<12>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X20Y59" ))
  \Core/RF/mux3_2_f8  (
    .IA(\Core/RF/mux3_4_f7_9102 ),
    .IB(\Core/RF/mux3_3_f7_9094 ),
    .O(WriteData[12]),
    .SEL(\Core/ARegSelect [3])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X20Y59" ))
  \Core/RF/mux3_4_f7  (
    .IA(\Core/RF/mux3_6_9093 ),
    .IB(\Core/RF/mux3_51_9118 ),
    .O(\Core/RF/mux3_4_f7_9102 ),
    .SEL(\Core/ARegSelect [2])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X20Y59" ))
  \Core/RF/mux3_3_f7  (
    .IA(\Core/RF/mux3_5_9089 ),
    .IB(\Core/RF/mux3_4_9092 ),
    .O(\Core/RF/mux3_3_f7_9094 ),
    .SEL(\Core/ARegSelect [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y59" ),
    .INIT ( 64'hDD88F5F5DD88A0A0 ))
  \Core/RF/mux3_6  (
    .ADR5(\Core/RF/R0 [12]),
    .ADR1(\Core/RF/R3 [12]),
    .ADR3(\Core/RF/R1 [12]),
    .ADR2(\Core/RF/R2 [12]),
    .ADR4(\Core/ARegSelect [0]),
    .ADR0(\Core/ARegSelect [1]),
    .O(\Core/RF/mux3_6_9093 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y59" ),
    .INIT ( 64'hCCF0AAFFCCF0AA00 ))
  \Core/RF/mux3_51  (
    .ADR5(\Core/RF/R4 [12]),
    .ADR2(\Core/RF/R5 [12]),
    .ADR1(\Core/RF/R7 [12]),
    .ADR0(\Core/RF/R6 [12]),
    .ADR4(\Core/ARegSelect [0]),
    .ADR3(\Core/ARegSelect [1]),
    .O(\Core/RF/mux3_51_9118 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y59" ),
    .INIT ( 64'hE4FFE455E4AAE400 ))
  \Core/RF/mux3_5  (
    .ADR5(\Core/RF/R8 [12]),
    .ADR4(\Core/RF/R9 [12]),
    .ADR2(\Core/RF/R11 [12]),
    .ADR1(\Core/RF/R10 [12]),
    .ADR0(\Core/ARegSelect [0]),
    .ADR3(\Core/ARegSelect [1]),
    .O(\Core/RF/mux3_5_9089 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y59" ),
    .INIT ( 64'hFF55D8D8AA00D8D8 ))
  \Core/RF/mux3_4  (
    .ADR2(\Core/RF/R12 [12]),
    .ADR5(\Core/RF/R13 [12]),
    .ADR3(\Core/RF/R15 [12]),
    .ADR1(\Core/RF/R14 [12]),
    .ADR4(\Core/ARegSelect [0]),
    .ADR0(\Core/ARegSelect [1]),
    .O(\Core/RF/mux3_4_9092 )
  );
  X_BUF   \Core/RFBout<8>/Core/RFBout<8>_BMUX_Delay  (
    .I(\Core/RFBout [8]),
    .O(\Core/RFBout<8>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X20Y49" ))
  \Core/RF/mux30_2_f8  (
    .IA(\Core/RF/mux30_4_f7_8865 ),
    .IB(\Core/RF/mux30_3_f7_8863 ),
    .O(\Core/RFBout [8]),
    .SEL(\Core/Instruction [19])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X20Y49" ))
  \Core/RF/mux30_4_f7  (
    .IA(\Core/RF/mux30_6_8849 ),
    .IB(\Core/RF/mux30_51_8855 ),
    .O(\Core/RF/mux30_4_f7_8865 ),
    .SEL(\Core/Instruction [18])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X20Y49" ))
  \Core/RF/mux30_3_f7  (
    .IA(\Core/RF/mux30_5_8871 ),
    .IB(\Core/RF/mux30_4_8872 ),
    .O(\Core/RF/mux30_3_f7_8863 ),
    .SEL(\Core/Instruction [18])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y49" ),
    .INIT ( 64'hF0F0CCCCAAAAFF00 ))
  \Core/RF/mux30_6  (
    .ADR5(\Core/Instruction [17]),
    .ADR4(\Core/Instruction [16]),
    .ADR1(\Core/RF/R2 [8]),
    .ADR2(\Core/RF/R3 [8]),
    .ADR0(\Core/RF/R1 [8]),
    .ADR3(\Core/RF/R0 [8]),
    .O(\Core/RF/mux30_6_8849 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y49" ),
    .INIT ( 64'hFCFCEE223030EE22 ))
  \Core/RF/mux30_51  (
    .ADR1(\Core/Instruction [17]),
    .ADR4(\Core/Instruction [16]),
    .ADR3(\Core/RF/R6 [8]),
    .ADR5(\Core/RF/R7 [8]),
    .ADR2(\Core/RF/R5 [8]),
    .ADR0(\Core/RF/R4 [8]),
    .O(\Core/RF/mux30_51_8855 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y49" ),
    .INIT ( 64'hCCAACCAAF0FFF000 ))
  \Core/RF/mux30_5  (
    .ADR5(\Core/Instruction [17]),
    .ADR3(\Core/Instruction [16]),
    .ADR0(\Core/RF/R10 [8]),
    .ADR1(\Core/RF/R11 [8]),
    .ADR2(\Core/RF/R9 [8]),
    .ADR4(\Core/RF/R8 [8]),
    .O(\Core/RF/mux30_5_8871 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y49" ),
    .INIT ( 64'hFFAA5500E4E4E4E4 ))
  \Core/RF/mux30_4  (
    .ADR5(\Core/Instruction [17]),
    .ADR0(\Core/Instruction [16]),
    .ADR3(\Core/RF/R14 [8]),
    .ADR4(\Core/RF/R15 [8]),
    .ADR2(\Core/RF/R13 [8]),
    .ADR1(\Core/RF/R12 [8]),
    .O(\Core/RF/mux30_4_8872 )
  );
  X_BUF   \WriteData<14>/WriteData<14>_BMUX_Delay  (
    .I(WriteData[14]),
    .O(\WriteData<14>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X20Y58" ))
  \Core/RF/mux5_2_f8  (
    .IA(\Core/RF/mux5_4_f7_9068 ),
    .IB(\Core/RF/mux5_3_f7_9060 ),
    .O(WriteData[14]),
    .SEL(\Core/ARegSelect [3])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X20Y58" ))
  \Core/RF/mux5_4_f7  (
    .IA(\Core/RF/mux5_6_9059 ),
    .IB(\Core/RF/mux5_51_9084 ),
    .O(\Core/RF/mux5_4_f7_9068 ),
    .SEL(\Core/ARegSelect [2])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X20Y58" ))
  \Core/RF/mux5_3_f7  (
    .IA(\Core/RF/mux5_5_9055 ),
    .IB(\Core/RF/mux5_4_9058 ),
    .O(\Core/RF/mux5_3_f7_9060 ),
    .SEL(\Core/ARegSelect [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y58" ),
    .INIT ( 64'hFBD9EAC873516240 ))
  \Core/RF/mux5_6  (
    .ADR4(\Core/RF/R0 [14]),
    .ADR5(\Core/RF/R3 [14]),
    .ADR3(\Core/RF/R1 [14]),
    .ADR2(\Core/RF/R2 [14]),
    .ADR0(\Core/ARegSelect [0]),
    .ADR1(\Core/ARegSelect [1]),
    .O(\Core/RF/mux5_6_9059 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y58" ),
    .INIT ( 64'hBB88BB88FCFC3030 ))
  \Core/RF/mux5_51  (
    .ADR2(\Core/RF/R4 [14]),
    .ADR4(\Core/RF/R5 [14]),
    .ADR0(\Core/RF/R7 [14]),
    .ADR3(\Core/RF/R6 [14]),
    .ADR1(\Core/ARegSelect [0]),
    .ADR5(\Core/ARegSelect [1]),
    .O(\Core/RF/mux5_51_9084 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y58" ),
    .INIT ( 64'hEF2FE323EC2CE020 ))
  \Core/RF/mux5_5  (
    .ADR5(\Core/RF/R8 [14]),
    .ADR4(\Core/RF/R9 [14]),
    .ADR3(\Core/RF/R11 [14]),
    .ADR0(\Core/RF/R10 [14]),
    .ADR1(\Core/ARegSelect [0]),
    .ADR2(\Core/ARegSelect [1]),
    .O(\Core/RF/mux5_5_9055 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y58" ),
    .INIT ( 64'hF3EEC0EEF322C022 ))
  \Core/RF/mux5_4  (
    .ADR0(\Core/RF/R12 [14]),
    .ADR5(\Core/RF/R13 [14]),
    .ADR2(\Core/RF/R15 [14]),
    .ADR4(\Core/RF/R14 [14]),
    .ADR1(\Core/ARegSelect [0]),
    .ADR3(\Core/ARegSelect [1]),
    .O(\Core/RF/mux5_4_9058 )
  );
  X_BUF   \WriteData<11>/WriteData<11>_BMUX_Delay  (
    .I(WriteData[11]),
    .O(\WriteData<11>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X20Y52" ))
  \Core/RF/mux2_2_f8  (
    .IA(\Core/RF/mux2_4_f7_8898 ),
    .IB(\Core/RF/mux2_3_f7_8890 ),
    .O(WriteData[11]),
    .SEL(\Core/ARegSelect [3])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X20Y52" ))
  \Core/RF/mux2_4_f7  (
    .IA(\Core/RF/mux2_6_8889 ),
    .IB(\Core/RF/mux2_51_8914 ),
    .O(\Core/RF/mux2_4_f7_8898 ),
    .SEL(\Core/ARegSelect [2])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X20Y52" ))
  \Core/RF/mux2_3_f7  (
    .IA(\Core/RF/mux2_5_8885 ),
    .IB(\Core/RF/mux2_4_8888 ),
    .O(\Core/RF/mux2_3_f7_8890 ),
    .SEL(\Core/ARegSelect [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y52" ),
    .INIT ( 64'hDDDD8888FA50FA50 ))
  \Core/RF/mux2_6  (
    .ADR2(\Core/RF/R0 [11]),
    .ADR1(\Core/RF/R3 [11]),
    .ADR3(\Core/RF/R1 [11]),
    .ADR4(\Core/RF/R2 [11]),
    .ADR0(\Core/ARegSelect [0]),
    .ADR5(\Core/ARegSelect [1]),
    .O(\Core/RF/mux2_6_8889 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y52" ),
    .INIT ( 64'hCCCCAAAAFF00F0F0 ))
  \Core/RF/mux2_51  (
    .ADR2(\Core/RF/R4 [11]),
    .ADR3(\Core/RF/R5 [11]),
    .ADR1(\Core/RF/R7 [11]),
    .ADR0(\Core/RF/R6 [11]),
    .ADR4(\Core/ARegSelect [0]),
    .ADR5(\Core/ARegSelect [1]),
    .O(\Core/RF/mux2_51_8914 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y52" ),
    .INIT ( 64'hD8FFD8AAD855D800 ))
  \Core/RF/mux2_5  (
    .ADR4(\Core/RF/R8 [11]),
    .ADR2(\Core/RF/R9 [11]),
    .ADR1(\Core/RF/R11 [11]),
    .ADR5(\Core/RF/R10 [11]),
    .ADR3(\Core/ARegSelect [0]),
    .ADR0(\Core/ARegSelect [1]),
    .O(\Core/RF/mux2_5_8885 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y52" ),
    .INIT ( 64'hCCF0AAFFCCF0AA00 ))
  \Core/RF/mux2_4  (
    .ADR5(\Core/RF/R12 [11]),
    .ADR2(\Core/RF/R13 [11]),
    .ADR1(\Core/RF/R15 [11]),
    .ADR0(\Core/RF/R14 [11]),
    .ADR4(\Core/ARegSelect [0]),
    .ADR3(\Core/ARegSelect [1]),
    .O(\Core/RF/mux2_4_8888 )
  );
  X_BUF   \Core/RFBout<11>/Core/RFBout<11>_BMUX_Delay  (
    .I(\Core/RFBout [11]),
    .O(\Core/RFBout<11>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X20Y53" ))
  \Core/RF/mux18_2_f8  (
    .IA(\Core/RF/mux18_4_f7_8933 ),
    .IB(\Core/RF/mux18_3_f7_8931 ),
    .O(\Core/RFBout [11]),
    .SEL(\Core/Instruction [19])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X20Y53" ))
  \Core/RF/mux18_4_f7  (
    .IA(\Core/RF/mux18_6_8917 ),
    .IB(\Core/RF/mux18_51_8923 ),
    .O(\Core/RF/mux18_4_f7_8933 ),
    .SEL(\Core/Instruction [18])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X20Y53" ))
  \Core/RF/mux18_3_f7  (
    .IA(\Core/RF/mux18_5_8939 ),
    .IB(\Core/RF/mux18_4_8940 ),
    .O(\Core/RF/mux18_3_f7_8931 ),
    .SEL(\Core/Instruction [18])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y53" ),
    .INIT ( 64'hFEF4AEA45E540E04 ))
  \Core/RF/mux18_6  (
    .ADR2(\Core/Instruction [17]),
    .ADR0(\Core/Instruction [16]),
    .ADR4(\Core/RF/R2 [11]),
    .ADR5(\Core/RF/R3 [11]),
    .ADR3(\Core/RF/R1 [11]),
    .ADR1(\Core/RF/R0 [11]),
    .O(\Core/RF/mux18_6_8917 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y53" ),
    .INIT ( 64'hACACFF0FACACF000 ))
  \Core/RF/mux18_51  (
    .ADR2(\Core/Instruction [17]),
    .ADR4(\Core/Instruction [16]),
    .ADR3(\Core/RF/R6 [11]),
    .ADR0(\Core/RF/R7 [11]),
    .ADR1(\Core/RF/R5 [11]),
    .ADR5(\Core/RF/R4 [11]),
    .O(\Core/RF/mux18_51_8923 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y53" ),
    .INIT ( 64'hF0FFF000AACCAACC ))
  \Core/RF/mux18_5  (
    .ADR5(\Core/Instruction [17]),
    .ADR3(\Core/Instruction [16]),
    .ADR4(\Core/RF/R10 [11]),
    .ADR2(\Core/RF/R11 [11]),
    .ADR0(\Core/RF/R9 [11]),
    .ADR1(\Core/RF/R8 [11]),
    .O(\Core/RF/mux18_5_8939 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y53" ),
    .INIT ( 64'hFA0ACFCFFA0AC0C0 ))
  \Core/RF/mux18_4  (
    .ADR2(\Core/Instruction [17]),
    .ADR4(\Core/Instruction [16]),
    .ADR1(\Core/RF/R14 [11]),
    .ADR3(\Core/RF/R15 [11]),
    .ADR0(\Core/RF/R13 [11]),
    .ADR5(\Core/RF/R12 [11]),
    .O(\Core/RF/mux18_4_8940 )
  );
  X_BUF   \Core/RFBout<15>/Core/RFBout<15>_BMUX_Delay  (
    .I(\Core/RFBout [15]),
    .O(\Core/RFBout<15>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X20Y57" ))
  \Core/RF/mux22_2_f8  (
    .IA(\Core/RF/mux22_4_f7_9035 ),
    .IB(\Core/RF/mux22_3_f7_9033 ),
    .O(\Core/RFBout [15]),
    .SEL(\Core/Instruction [19])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X20Y57" ))
  \Core/RF/mux22_4_f7  (
    .IA(\Core/RF/mux22_6_9019 ),
    .IB(\Core/RF/mux22_51_9025 ),
    .O(\Core/RF/mux22_4_f7_9035 ),
    .SEL(\Core/Instruction [18])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X20Y57" ))
  \Core/RF/mux22_3_f7  (
    .IA(\Core/RF/mux22_5_9041 ),
    .IB(\Core/RF/mux22_4_9042 ),
    .O(\Core/RF/mux22_3_f7_9033 ),
    .SEL(\Core/Instruction [18])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y57" ),
    .INIT ( 64'hCCCCFF00AAAAF0F0 ))
  \Core/RF/mux22_6  (
    .ADR5(\Core/Instruction [17]),
    .ADR4(\Core/Instruction [16]),
    .ADR3(\Core/RF/R2 [15]),
    .ADR1(\Core/RF/R3 [15]),
    .ADR0(\Core/RF/R1 [15]),
    .ADR2(\Core/RF/R0 [15]),
    .O(\Core/RF/mux22_6_9019 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y57" ),
    .INIT ( 64'hE4E4E4E4FF55AA00 ))
  \Core/RF/mux22_51  (
    .ADR5(\Core/Instruction [17]),
    .ADR0(\Core/Instruction [16]),
    .ADR1(\Core/RF/R6 [15]),
    .ADR2(\Core/RF/R7 [15]),
    .ADR3(\Core/RF/R5 [15]),
    .ADR4(\Core/RF/R4 [15]),
    .O(\Core/RF/mux22_51_9025 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y57" ),
    .INIT ( 64'hCCF0CCF0AAFFAA00 ))
  \Core/RF/mux22_5  (
    .ADR3(\Core/Instruction [17]),
    .ADR5(\Core/Instruction [16]),
    .ADR0(\Core/RF/R10 [15]),
    .ADR1(\Core/RF/R11 [15]),
    .ADR2(\Core/RF/R9 [15]),
    .ADR4(\Core/RF/R8 [15]),
    .O(\Core/RF/mux22_5_9041 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y57" ),
    .INIT ( 64'hFE3ECE0EF232C202 ))
  \Core/RF/mux22_4  (
    .ADR2(\Core/Instruction [17]),
    .ADR1(\Core/Instruction [16]),
    .ADR4(\Core/RF/R14 [15]),
    .ADR3(\Core/RF/R15 [15]),
    .ADR5(\Core/RF/R13 [15]),
    .ADR0(\Core/RF/R12 [15]),
    .O(\Core/RF/mux22_4_9042 )
  );
  X_FF #(
    .LOC ( "SLICE_X20Y55" ),
    .INIT ( 1'b0 ))
  \Core/RF/R4_15  (
    .CE(\Core/RF/_n0215_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R4_15/CLK ),
    .I(\NlwBufferSignal_Core/RF/R4_15/IN ),
    .O(\Core/RF/R4 [15]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y55" ),
    .INIT ( 64'hFAFA0A0AFAFA0A0A ))
  \Core/alu/Sh4411  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR3(1'b1),
    .ADR2(\Core/Instruction [17]),
    .ADR4(\WriteData<10>_0 ),
    .ADR0(\WriteData<12>_0 ),
    .O(\Core/alu/Sh441 )
  );
  X_FF #(
    .LOC ( "SLICE_X20Y55" ),
    .INIT ( 1'b0 ))
  \Core/RF/R4_14  (
    .CE(\Core/RF/_n0215_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R4_14/CLK ),
    .I(\NlwBufferSignal_Core/RF/R4_14/IN ),
    .O(\Core/RF/R4 [14]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y55" ),
    .INIT ( 64'hD0D0F0008080F000 ))
  \Core/Mmux_RFWriteData43  (
    .ADR2(\Core/alu/Mmux_Output881 ),
    .ADR4(\Core/Instruction [16]),
    .ADR0(\Core/Instruction [17]),
    .ADR5(\WriteData<11>_0 ),
    .ADR1(\WriteData<9>_0 ),
    .ADR3(\Core/alu/Sh441 ),
    .O(\Core/Mmux_RFWriteData42_13007 )
  );
  X_FF #(
    .LOC ( "SLICE_X20Y55" ),
    .INIT ( 1'b0 ))
  \Core/RF/R4_13  (
    .CE(\Core/RF/_n0215_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R4_13/CLK ),
    .I(\NlwBufferSignal_Core/RF/R4_13/IN ),
    .O(\Core/RF/R4 [13]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y55" ),
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Core/Mmux_RFWriteData45  (
    .ADR0(\Core/Instruction [19]),
    .ADR1(\Core/Instruction [18]),
    .ADR5(\Core/Mmux_RFWriteData41_12907 ),
    .ADR3(\Core/Mmux_RFWriteData42_13007 ),
    .ADR2(\Core/Mmux_RFWriteData43_12911 ),
    .ADR4(\Core/Mmux_RFWriteData4 ),
    .O(\Core/Mmux_RFWriteData44_13006 )
  );
  X_FF #(
    .LOC ( "SLICE_X20Y55" ),
    .INIT ( 1'b0 ))
  \Core/RF/R4_12  (
    .CE(\Core/RF/_n0215_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R4_12/CLK ),
    .I(\Core/RFWriteData [12]),
    .O(\Core/RF/R4 [12]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y55" ),
    .INIT ( 64'hFF55AA00FF55BA10 ))
  \Core/Mmux_RFWriteData46  (
    .ADR5(\Core/Instruction [31]),
    .ADR1(\Core/Instruction [30]),
    .ADR0(\Core/Instruction[31]_GND_4_o_equal_19_o ),
    .ADR3(\ReadData<12>_0 ),
    .ADR2(\Core/alu/Mmux_Output2_split<12>_0 ),
    .ADR4(\Core/Mmux_RFWriteData44_13006 ),
    .O(\Core/RFWriteData [12])
  );
  X_BUF   \Core/RFBout<14>/Core/RFBout<14>_BMUX_Delay  (
    .I(\Core/RFBout [14]),
    .O(\Core/RFBout<14>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X20Y56" ))
  \Core/RF/mux21_2_f8  (
    .IA(\Core/RF/mux21_4_f7_9001 ),
    .IB(\Core/RF/mux21_3_f7_8999 ),
    .O(\Core/RFBout [14]),
    .SEL(\Core/Instruction [19])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X20Y56" ))
  \Core/RF/mux21_4_f7  (
    .IA(\Core/RF/mux21_6_8985 ),
    .IB(\Core/RF/mux21_51_8991 ),
    .O(\Core/RF/mux21_4_f7_9001 ),
    .SEL(\Core/Instruction [18])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X20Y56" ))
  \Core/RF/mux21_3_f7  (
    .IA(\Core/RF/mux21_5_9007 ),
    .IB(\Core/RF/mux21_4_9008 ),
    .O(\Core/RF/mux21_3_f7_8999 ),
    .SEL(\Core/Instruction [18])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y56" ),
    .INIT ( 64'hCCCCF0F0FF00AAAA ))
  \Core/RF/mux21_6  (
    .ADR5(\Core/Instruction [17]),
    .ADR4(\Core/Instruction [16]),
    .ADR2(\Core/RF/R2 [14]),
    .ADR1(\Core/RF/R3 [14]),
    .ADR3(\Core/RF/R1 [14]),
    .ADR0(\Core/RF/R0 [14]),
    .O(\Core/RF/mux21_6_8985 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y56" ),
    .INIT ( 64'hEEEEFC302222FC30 ))
  \Core/RF/mux21_51  (
    .ADR1(\Core/Instruction [17]),
    .ADR4(\Core/Instruction [16]),
    .ADR3(\Core/RF/R6 [14]),
    .ADR5(\Core/RF/R7 [14]),
    .ADR0(\Core/RF/R5 [14]),
    .ADR2(\Core/RF/R4 [14]),
    .O(\Core/RF/mux21_51_8991 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y56" ),
    .INIT ( 64'hFACF0ACFFAC00AC0 ))
  \Core/RF/mux21_5  (
    .ADR2(\Core/Instruction [17]),
    .ADR3(\Core/Instruction [16]),
    .ADR1(\Core/RF/R10 [14]),
    .ADR4(\Core/RF/R11 [14]),
    .ADR0(\Core/RF/R9 [14]),
    .ADR5(\Core/RF/R8 [14]),
    .O(\Core/RF/mux21_5_9007 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y56" ),
    .INIT ( 64'hF3BBF388C0BBC088 ))
  \Core/RF/mux21_4  (
    .ADR1(\Core/Instruction [17]),
    .ADR3(\Core/Instruction [16]),
    .ADR0(\Core/RF/R14 [14]),
    .ADR2(\Core/RF/R15 [14]),
    .ADR5(\Core/RF/R13 [14]),
    .ADR4(\Core/RF/R12 [14]),
    .O(\Core/RF/mux21_4_9008 )
  );
  X_BUF   \Core/alu/Sh161/Core/alu/Sh161_CMUX_Delay  (
    .I(\Core/alu/Sh161 ),
    .O(\Core/alu/Sh161_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X12Y45" ))
  \Core/alu/Sh1611  (
    .IA(N71),
    .IB(N72),
    .O(\Core/alu/Sh161 ),
    .SEL(\Core/Instruction [17])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y45" ),
    .INIT ( 64'hEEFCEE3022FC2230 ))
  \Core/alu/Sh1611_F  (
    .ADR1(\Core/Instruction [16]),
    .ADR3(\Core/Instruction [19]),
    .ADR4(\WriteData<5>_0 ),
    .ADR5(\WriteData<13>_0 ),
    .ADR0(\WriteData<12>_0 ),
    .ADR2(\WriteData<4>_0 ),
    .O(N71)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y45" ),
    .INIT ( 64'hBF8FB383BC8CB080 ))
  \Core/alu/Sh1611_G  (
    .ADR1(\Core/Instruction [16]),
    .ADR2(\Core/Instruction [19]),
    .ADR4(\WriteData<7>_0 ),
    .ADR0(\WriteData<15>_0 ),
    .ADR3(\WriteData<14>_0 ),
    .ADR5(\WriteData<6>_0 ),
    .O(N72)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y49" ),
    .INIT ( 64'hF0AAF0AACCFFCC00 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_86  (
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<11> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<11> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<11> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<11> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_86_12558 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y49" ),
    .INIT ( 64'hFFD8AAD855D800D8 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_89  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<12> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<12> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<12> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<12> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_89_12564 )
  );
  X_FF #(
    .LOC ( "SLICE_X11Y51" ),
    .INIT ( 1'b0 ))
  \Core/RF/R2_7  (
    .CE(\Core/RF/_n0223_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R2_7/CLK ),
    .I(\NlwBufferSignal_Core/RF/R2_7/IN ),
    .O(\Core/RF/R2 [7]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y51" ),
    .INIT ( 1'b0 ))
  \Core/RF/R2_6  (
    .CE(\Core/RF/_n0223_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R2_6/CLK ),
    .I(\NlwBufferSignal_Core/RF/R2_6/IN ),
    .O(\Core/RF/R2 [6]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y51" ),
    .INIT ( 1'b0 ))
  \Core/RF/R2_5  (
    .CE(\Core/RF/_n0223_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R2_5/CLK ),
    .I(\NlwBufferSignal_Core/RF/R2_5/IN ),
    .O(\Core/RF/R2 [5]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y51" ),
    .INIT ( 1'b0 ))
  \Core/RF/R2_4  (
    .CE(\Core/RF/_n0223_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R2_4/CLK ),
    .I(\NlwBufferSignal_Core/RF/R2_4/IN ),
    .O(\Core/RF/R2 [4]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X12Y46" ),
    .INIT ( 1'b1 ))
  \Core/RF/R14_2  (
    .CE(\Core/RF/_n0175_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R14_2/CLK ),
    .I(\Core/RFWriteData [2]),
    .O(\Core/RF/R14 [2]),
    .SET(GND),
    .RST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y46" ),
    .INIT ( 64'hCCFFCCFFCCFFCCA0 ))
  \Core/Mmux_RFWriteData97  (
    .ADR2(\Core/Mmux_RFWriteData104_0 ),
    .ADR3(\Core/Instruction[31]_GND_4_o_equal_19_o ),
    .ADR1(\ReadData<2>_0 ),
    .ADR5(\Core/Mmux_RFWriteData94_12921 ),
    .ADR0(\Core/alu/Mmux_Output2_split<2>_0 ),
    .ADR4(\Core/Mmux_RFWriteData93 ),
    .O(\Core/RFWriteData [2])
  );
  X_FF #(
    .LOC ( "SLICE_X12Y46" ),
    .INIT ( 1'b1 ))
  \Core/RF/R14_3  (
    .CE(\Core/RF/_n0175_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R14_3/CLK ),
    .I(\NlwBufferSignal_Core/RF/R14_3/IN ),
    .O(\Core/RF/R14 [3]),
    .SET(GND),
    .RST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y46" ),
    .INIT ( 64'hF3E2C0E200000000 ))
  \Core/Mmux_RFWriteData94  (
    .ADR5(\Core/Instruction [31]),
    .ADR2(N63_0),
    .ADR1(\Core/Mmux_RFWriteData9_0 ),
    .ADR3(\Core/alu/Sh181_0 ),
    .ADR0(N62),
    .ADR4(N64),
    .O(\Core/Mmux_RFWriteData93 )
  );
  X_FF #(
    .LOC ( "SLICE_X12Y46" ),
    .INIT ( 1'b0 ))
  \Core/RF/R14_0  (
    .CE(\Core/RF/_n0175_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R14_0/CLK ),
    .I(\Core/RFWriteData [0]),
    .O(\Core/RF/R14 [0]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y46" ),
    .INIT ( 64'hAAAAFFCCAAAA00CC ))
  \Core/Mmux_RFWriteData17  (
    .ADR2(1'b1),
    .ADR3(\Core/Instruction [31]),
    .ADR4(\Core/Instruction[31]_GND_4_o_equal_19_o ),
    .ADR0(\ReadData<0>_0 ),
    .ADR1(\Core/alu/Mmux_Output8_4_12901 ),
    .ADR5(\Core/alu/Mmux_Output8_3_12951 ),
    .O(\Core/RFWriteData [0])
  );
  X_FF #(
    .LOC ( "SLICE_X12Y46" ),
    .INIT ( 1'b1 ))
  \Core/RF/R14_1  (
    .CE(\Core/RF/_n0175_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R14_1/CLK ),
    .I(\NlwBufferSignal_Core/RF/R14_1/IN ),
    .O(\Core/RF/R14 [1]),
    .SET(GND),
    .RST(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y46" ),
    .INIT ( 64'hFF05FF8D0005008D ))
  \Core/alu/Mmux_Output8_3  (
    .ADR0(\Core/Instruction [18]),
    .ADR3(\Core/Instruction [30]),
    .ADR4(\Core/Instruction [28]),
    .ADR5(N67_0),
    .ADR1(\Core/alu/Sh161_0 ),
    .ADR2(N66),
    .O(\Core/alu/Mmux_Output8_3_12951 )
  );
  X_FF #(
    .LOC ( "SLICE_X11Y48" ),
    .INIT ( 1'b0 ))
  \Core/RF/R9_7  (
    .CE(\Core/RF/_n0195_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R9_7/CLK ),
    .I(\NlwBufferSignal_Core/RF/R9_7/IN ),
    .O(\Core/RF/R9 [7]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y48" ),
    .INIT ( 1'b0 ))
  \Core/RF/R9_6  (
    .CE(\Core/RF/_n0195_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R9_6/CLK ),
    .I(\NlwBufferSignal_Core/RF/R9_6/IN ),
    .O(\Core/RF/R9 [6]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X11Y48" ),
    .INIT ( 1'b0 ))
  \Core/RF/R9_5  (
    .CE(\Core/RF/_n0195_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R9_5/CLK ),
    .I(\NlwBufferSignal_Core/RF/R9_5/IN ),
    .O(\Core/RF/R9 [5]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y48" ),
    .INIT ( 64'hAAAAFF00F0F0CCCC ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_839  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<7> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<7> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<7> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<7> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_839_12454 )
  );
  X_FF #(
    .LOC ( "SLICE_X11Y48" ),
    .INIT ( 1'b0 ))
  \Core/RF/R9_4  (
    .CE(\Core/RF/_n0195_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R9_4/CLK ),
    .I(\NlwBufferSignal_Core/RF/R9_4/IN ),
    .O(\Core/RF/R9 [4]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X11Y48" ),
    .INIT ( 64'hCCAAF0FFCCAAF000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_8  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<0> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<0> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<0> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<0> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_8_12484 )
  );
  X_FF #(
    .LOC ( "SLICE_X12Y47" ),
    .INIT ( 1'b0 ))
  \Core/RF/R13_7  (
    .CE(\Core/RF/_n0179_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R13_7/CLK ),
    .I(\NlwBufferSignal_Core/RF/R13_7/IN ),
    .O(\Core/RF/R13 [7]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X12Y47" ),
    .INIT ( 1'b0 ))
  \Core/RF/R13_6  (
    .CE(\Core/RF/_n0179_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R13_6/CLK ),
    .I(\NlwBufferSignal_Core/RF/R13_6/IN ),
    .O(\Core/RF/R13 [6]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X12Y47" ),
    .INIT ( 1'b0 ))
  \Core/RF/R13_4  (
    .CE(\Core/RF/_n0179_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R13_4/CLK ),
    .I(\Core/RFWriteData [4]),
    .O(\Core/RF/R13 [4]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y47" ),
    .INIT ( 64'hDD88DD88DD88DDD8 ))
  \Core/Mmux_RFWriteData115  (
    .ADR5(\Core/Instruction [31]),
    .ADR4(\Core/Instruction [30]),
    .ADR0(\Core/Instruction[31]_GND_4_o_equal_19_o ),
    .ADR1(\ReadData<4>_0 ),
    .ADR2(\Core/alu/Mmux_Output2_split<4>_0 ),
    .ADR3(\Core/Mmux_RFWriteData113 ),
    .O(\Core/RFWriteData [4])
  );
  X_FF #(
    .LOC ( "SLICE_X12Y47" ),
    .INIT ( 1'b0 ))
  \Core/RF/R13_5  (
    .CE(\Core/RF/_n0179_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R13_5/CLK ),
    .I(\NlwBufferSignal_Core/RF/R13_5/IN ),
    .O(\Core/RF/R13 [5]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y47" ),
    .INIT ( 64'hF0F0F0F0A0A0C000 ))
  \Core/Mmux_RFWriteData114  (
    .ADR2(\Core/Instruction [31]),
    .ADR4(\Core/Instruction [30]),
    .ADR0(N38),
    .ADR1(N39),
    .ADR3(\Core/alu/Sh161_0 ),
    .ADR5(\Core/Mmux_RFWriteData111 ),
    .O(\Core/Mmux_RFWriteData113 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y29" ),
    .INIT ( 64'hFFF000F0AACCAACC ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_102  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<11> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<11> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<11> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<11> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_102_12560 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_ena/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_ena_AMUX_Delay  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_ena ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_ena_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y32" ),
    .INIT ( 64'h2000000020000000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out311  (
    .ADR1(Address[11]),
    .ADR3(Address[10]),
    .ADR0(Address[13]),
    .ADR2(Address[14]),
    .ADR4(Address[12]),
    .ADR5(1'b1),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_ena )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X13Y32" ),
    .INIT ( 32'h00200000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out301  (
    .ADR1(Address[11]),
    .ADR3(Address[10]),
    .ADR0(Address[13]),
    .ADR2(Address[14]),
    .ADR4(Address[12]),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_ena )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_enb/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_enb_AMUX_Delay  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_enb ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_enb_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X12Y26" ),
    .INIT ( 64'h8000000080000000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out651  (
    .ADR0(Address[10]),
    .ADR3(Address[11]),
    .ADR1(Address[13]),
    .ADR4(Address[14]),
    .ADR2(Address[12]),
    .ADR5(1'b1),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_enb )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X12Y26" ),
    .INIT ( 32'h40000000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out641  (
    .ADR0(Address[10]),
    .ADR3(Address[11]),
    .ADR1(Address[13]),
    .ADR4(Address[14]),
    .ADR2(Address[12]),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_enb )
  );
  X_FF #(
    .LOC ( "SLICE_X12Y17" ),
    .INIT ( 1'b0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2/CLK ),
    .I(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2/IN ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_enb/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_enb_BMUX_Delay  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_enb ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_enb_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y26" ),
    .INIT ( 64'h0040000000400000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out471  (
    .ADR1(Address[13]),
    .ADR4(Address[10]),
    .ADR3(Address[11]),
    .ADR0(Address[14]),
    .ADR2(Address[12]),
    .ADR5(1'b1),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_enb )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X13Y26" ),
    .INIT ( 32'h00000040 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out461  (
    .ADR1(Address[13]),
    .ADR4(Address[10]),
    .ADR3(Address[11]),
    .ADR0(Address[14]),
    .ADR2(Address[12]),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_enb )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y46" ),
    .INIT ( 64'h0000100000000000 ))
  \Core/Mmux_RFWriteData95  (
    .ADR0(\Core/Instruction [19]),
    .ADR1(\Core/Instruction [18]),
    .ADR5(\Core/Instruction [31]),
    .ADR4(\Core/Instruction [30]),
    .ADR3(\Core/Instruction [28]),
    .ADR2(\Core/alu/Sh34 ),
    .O(\Core/Mmux_RFWriteData94_12921 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y46" ),
    .INIT ( 64'hFF0000000000FFAC ))
  \Core/Mmux_RFWriteData94_SW2  (
    .ADR2(\Core/Instruction [19]),
    .ADR3(\Core/Instruction [18]),
    .ADR5(\Core/Instruction [30]),
    .ADR4(\Core/Instruction [28]),
    .ADR1(\Core/Mmux_RFWriteData91_12954 ),
    .ADR0(\Core/alu/Sh10 ),
    .O(N64)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y46" ),
    .INIT ( 64'hCC000031CC000020 ))
  \Core/Mmux_RFWriteData94_SW0  (
    .ADR0(\Core/Instruction [19]),
    .ADR3(\Core/Instruction [18]),
    .ADR1(\Core/Instruction [30]),
    .ADR4(\Core/Instruction [28]),
    .ADR5(\Core/Mmux_RFWriteData91_12954 ),
    .ADR2(\Core/alu/Sh10 ),
    .O(N62)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y46" ),
    .INIT ( 64'hDDFA88FADD508850 ))
  \Core/Mmux_RFWriteData92  (
    .ADR0(\Core/Instruction [17]),
    .ADR3(\Core/Instruction [16]),
    .ADR5(\WriteData<4>_0 ),
    .ADR1(\WriteData<5>_0 ),
    .ADR4(\WriteData<3>_0 ),
    .ADR2(\WriteData<2>_0 ),
    .O(\Core/Mmux_RFWriteData91_12954 )
  );
  X_BUF   \Core/RF/R15<7>/Core/RF/R15<7>_DMUX_Delay  (
    .I(N39_pack_6),
    .O(N39)
  );
  X_FF #(
    .LOC ( "SLICE_X13Y47" ),
    .INIT ( 1'b0 ))
  \Core/RF/R15_7  (
    .CE(\Core/RF/_n0235_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R15_7/CLK ),
    .I(\NlwBufferSignal_Core/RF/R15_7/IN ),
    .O(\Core/RF/R15 [7]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y47" ),
    .INIT ( 64'hAAAA3F3FAAAA3F3F ))
  \Core/Mmux_RFWriteData113_SW0  (
    .ADR3(1'b1),
    .ADR0(\Core/Instruction [20]),
    .ADR4(\Core/Instruction [28]),
    .ADR1(\Core/RFBout<4>_0 ),
    .ADR2(\WriteData<4>_0 ),
    .ADR5(1'b1),
    .O(N38)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X13Y47" ),
    .INIT ( 32'h000000FF ))
  \Core/Mmux_RFWriteData113_SW1  (
    .ADR3(\Core/Instruction [18]),
    .ADR1(1'b1),
    .ADR4(\Core/Instruction [28]),
    .ADR0(1'b1),
    .ADR2(1'b1),
    .O(N39_pack_6)
  );
  X_FF #(
    .LOC ( "SLICE_X13Y47" ),
    .INIT ( 1'b0 ))
  \Core/RF/R15_6  (
    .CE(\Core/RF/_n0235_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R15_6/CLK ),
    .I(\Core/RFWriteData [6]),
    .O(\Core/RF/R15 [6]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y47" ),
    .INIT ( 64'hF5A0F5A0F5A0F5E4 ))
  \Core/Mmux_RFWriteData135  (
    .ADR5(\Core/Instruction [31]),
    .ADR4(\Core/Instruction [30]),
    .ADR0(\Core/Instruction[31]_GND_4_o_equal_19_o ),
    .ADR2(\ReadData<6>_0 ),
    .ADR1(\Core/alu/Mmux_Output2_split<6>_0 ),
    .ADR3(\Core/Mmux_RFWriteData133 ),
    .O(\Core/RFWriteData [6])
  );
  X_FF #(
    .LOC ( "SLICE_X13Y47" ),
    .INIT ( 1'b0 ))
  \Core/RF/R15_5  (
    .CE(\Core/RF/_n0235_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R15_5/CLK ),
    .I(\NlwBufferSignal_Core/RF/R15_5/IN ),
    .O(\Core/RF/R15 [5]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y47" ),
    .INIT ( 64'hFF00EA00AA00EA00 ))
  \Core/Mmux_RFWriteData134  (
    .ADR3(\Core/Instruction [31]),
    .ADR4(\Core/Instruction [30]),
    .ADR5(N44),
    .ADR1(N39),
    .ADR2(\Core/alu/Sh181_0 ),
    .ADR0(\Core/Mmux_RFWriteData131 ),
    .O(\Core/Mmux_RFWriteData133 )
  );
  X_FF #(
    .LOC ( "SLICE_X13Y47" ),
    .INIT ( 1'b0 ))
  \Core/RF/R15_4  (
    .CE(\Core/RF/_n0235_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R15_4/CLK ),
    .I(\NlwBufferSignal_Core/RF/R15_4/IN ),
    .O(\Core/RF/R15 [4]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y47" ),
    .INIT ( 64'hAA3FAA3FAA3FAA3F ))
  \Core/Mmux_RFWriteData133_SW0  (
    .ADR5(1'b1),
    .ADR4(1'b1),
    .ADR0(\Core/Instruction [22]),
    .ADR3(\Core/Instruction [28]),
    .ADR1(\Core/RFBout<6>_0 ),
    .ADR2(\WriteData<6>_0 ),
    .O(N44)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y52" ),
    .INIT ( 64'h30AAFCAA30AAFCAA ))
  \Core/alu/Mmux_Output8_4  (
    .ADR5(1'b1),
    .ADR3(\Core/Instruction [30]),
    .ADR1(\Core/Instruction [29]),
    .ADR4(\Core/alu/Mcompar_Ain[15]_Bin[15]_LessThan_8_o_cy<7>_0 ),
    .ADR2(\Core/alu/Ain[15]_Bin[15]_equal_6_o_0 ),
    .ADR0(\Core/alu/Mmux_Output2_split<0>_0 ),
    .O(\Core/alu/Mmux_Output8_4_12901 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y50" ),
    .INIT ( 64'hAAAACCCCFF00F0F0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_83  (
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<10> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<10> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<10> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<10> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_83_12491 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y50" ),
    .INIT ( 64'hFFF000F0CCAACCAA ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_86  (
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<11> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<11> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<11> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<11> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_86_12497 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y48" ),
    .INIT ( 64'hF5DDF588A0DDA088 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_827  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<3> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<3> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<3> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<3> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_827_12600 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y51" ),
    .INIT ( 64'hFC30FC30FC30FC30 ))
  \Core/alu/Mmux_Output2_A17  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR4(1'b1),
    .ADR1(\Core/Instruction [29]),
    .ADR2(\WriteData<0>_0 ),
    .ADR3(\Core/alu/n0040<0>_0 ),
    .O(\Core/alu/Mmux_Output2_rs_A [0])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y30" ),
    .INIT ( 64'hCCCCCCCCCCCCC0CC ))
  \Core/Eqn_11_mand1  (
    .ADR0(1'b1),
    .ADR1(\Core/PC [11]),
    .ADR3(\Core/Instruction [31]),
    .ADR4(\Core/Instruction [30]),
    .ADR5(\Core/Instruction [29]),
    .ADR2(\Core/Instruction [28]),
    .O(\Core/Eqn_11_mand1_12362 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y28" ),
    .INIT ( 64'hFDAD5D0DF8A85808 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1010  (
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<4> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<4> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<4> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<4> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1010_12547 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y49" ),
    .INIT ( 64'hACACFF0FACACF000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_815  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<14> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<14> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<14> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<14> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_815_12576 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y49" ),
    .INIT ( 64'hCACAFFF0CACA0F00 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_83  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_douta<10> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_douta<10> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_douta<10> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_douta<10> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_83_12552 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y49" ),
    .INIT ( 64'hFBEA7362D9C85140 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_89  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<12> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<12> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<12> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<12> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_89_12503 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X13Y49" ),
    .INIT ( 64'hCFC0AFAFCFC0A0A0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_842  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_doutb<8> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_doutb<8> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_doutb<8> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_doutb<8> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_842_12633 )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y49" ),
    .INIT ( 1'b0 ))
  \Core/RF/R0_7  (
    .CE(\Core/RF/_n0231_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R0_7/CLK ),
    .I(\NlwBufferSignal_Core/RF/R0_7/IN ),
    .O(\Core/RF/R0 [7]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y49" ),
    .INIT ( 64'hFF00FF003333FFFF ))
  \Core/Mmux_RFWriteData123_SW0  (
    .ADR0(1'b1),
    .ADR2(1'b1),
    .ADR3(\Core/Instruction [21]),
    .ADR5(\Core/Instruction [28]),
    .ADR4(\Core/RFBout<5>_0 ),
    .ADR1(\WriteData<5>_0 ),
    .O(N41)
  );
  X_FF #(
    .LOC ( "SLICE_X14Y49" ),
    .INIT ( 1'b0 ))
  \Core/RF/R0_6  (
    .CE(\Core/RF/_n0231_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R0_6/CLK ),
    .I(\NlwBufferSignal_Core/RF/R0_6/IN ),
    .O(\Core/RF/R0 [6]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y49" ),
    .INIT ( 64'hFA00500088008800 ))
  \Core/Mmux_RFWriteData122  (
    .ADR0(\Core/Instruction [18]),
    .ADR5(\Core/Instruction [28]),
    .ADR3(\Core/Mmux_RFWriteData11 ),
    .ADR4(\Core/alu/Sh33 ),
    .ADR1(\Core/alu/Sh9 ),
    .ADR2(\Core/alu/Sh37 ),
    .O(\Core/Mmux_RFWriteData121 )
  );
  X_FF #(
    .LOC ( "SLICE_X14Y49" ),
    .INIT ( 1'b0 ))
  \Core/RF/R0_5  (
    .CE(\Core/RF/_n0231_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R0_5/CLK ),
    .I(\Core/RFWriteData [5]),
    .O(\Core/RF/R0 [5]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y49" ),
    .INIT ( 64'hDDDDDDDD888888D8 ))
  \Core/Mmux_RFWriteData125  (
    .ADR3(\Core/Instruction [31]),
    .ADR4(\Core/Instruction [30]),
    .ADR0(\Core/Instruction[31]_GND_4_o_equal_19_o ),
    .ADR1(\ReadData<5>_0 ),
    .ADR2(\Core/alu/Mmux_Output2_split<5>_0 ),
    .ADR5(\Core/Mmux_RFWriteData123 ),
    .O(\Core/RFWriteData [5])
  );
  X_FF #(
    .LOC ( "SLICE_X14Y49" ),
    .INIT ( 1'b0 ))
  \Core/RF/R0_4  (
    .CE(\Core/RF/_n0231_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R0_4/CLK ),
    .I(\NlwBufferSignal_Core/RF/R0_4/IN ),
    .O(\Core/RF/R0 [4]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y49" ),
    .INIT ( 64'hFBEA0000EAEA0000 ))
  \Core/Mmux_RFWriteData124  (
    .ADR4(\Core/Instruction [31]),
    .ADR1(\Core/Instruction [30]),
    .ADR2(N41),
    .ADR3(N39),
    .ADR5(\Core/alu/Sh171_0 ),
    .ADR0(\Core/Mmux_RFWriteData121 ),
    .O(\Core/Mmux_RFWriteData123 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y29" ),
    .INIT ( 64'hFF00FF00FD00FD00 ))
  \Core/Eqn_7_mand1  (
    .ADR4(1'b1),
    .ADR3(\Core/PC [7]),
    .ADR0(\Core/Instruction [31]),
    .ADR1(\Core/Instruction [30]),
    .ADR5(\Core/Instruction [29]),
    .ADR2(\Core/Instruction [28]),
    .O(\Core/Eqn_7_mand1_12353 )
  );
  X_BUF   \Core/alu/Sh171/Core/alu/Sh171_CMUX_Delay  (
    .I(\Core/alu/Sh171 ),
    .O(\Core/alu/Sh171_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X14Y50" ))
  \Core/alu/Sh1711  (
    .IA(N73),
    .IB(N74),
    .O(\Core/alu/Sh171 ),
    .SEL(\Core/Instruction [17])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y50" ),
    .INIT ( 64'hD8FFD855D8AAD800 ))
  \Core/alu/Sh1711_F  (
    .ADR0(\Core/Instruction [16]),
    .ADR3(\Core/Instruction [19]),
    .ADR4(\WriteData<6>_0 ),
    .ADR1(\WriteData<14>_0 ),
    .ADR2(\WriteData<13>_0 ),
    .ADR5(\WriteData<5>_0 ),
    .O(N73)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y50" ),
    .INIT ( 64'h30303030FF33CC00 ))
  \Core/alu/Sh1711_G  (
    .ADR0(1'b1),
    .ADR5(\Core/Instruction [19]),
    .ADR1(\Core/Instruction [16]),
    .ADR3(\WriteData<8>_0 ),
    .ADR4(\WriteData<7>_0 ),
    .ADR2(\WriteData<15>_0 ),
    .O(N74)
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_ena/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_ena_BMUX_Delay  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_ena ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_ena_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y36" ),
    .INIT ( 64'h0008000000080000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out211  (
    .ADR1(Address[10]),
    .ADR4(Address[14]),
    .ADR2(Address[13]),
    .ADR3(Address[12]),
    .ADR0(Address[11]),
    .ADR5(1'b1),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_ena )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y36" ),
    .INIT ( 32'h00020000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out201  (
    .ADR1(Address[10]),
    .ADR4(Address[14]),
    .ADR2(Address[13]),
    .ADR3(Address[12]),
    .ADR0(Address[11]),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_ena )
  );
  X_BUF   \Core/alu/Mmux_Output2_rs_A<1>/Core/alu/Mmux_Output2_rs_A<1>_AMUX_Delay  (
    .I(\Core/Mmux_RFWriteData141_7326 ),
    .O(\Core/Mmux_RFWriteData141_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y51" ),
    .INIT ( 64'hCCCCFF00CCCCFF00 ))
  \Core/alu/Mmux_Output2_A81  (
    .ADR0(1'b1),
    .ADR5(1'b1),
    .ADR2(1'b1),
    .ADR4(\Core/Instruction [29]),
    .ADR3(\WriteData<1>_0 ),
    .ADR1(\Core/alu/n0040<1>_0 ),
    .O(\Core/alu/Mmux_Output2_rs_A [1])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y51" ),
    .INIT ( 64'h5F005F005F005F00 ))
  \Core/Mmux_RFWriteData141  (
    .ADR4(1'b1),
    .ADR1(1'b1),
    .ADR3(\Core/Instruction [30]),
    .ADR2(\Core/RFBout<7>_0 ),
    .ADR0(\WriteData<7>_0 ),
    .ADR5(1'b1),
    .O(\Core/Mmux_RFWriteData14 )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y51" ),
    .INIT ( 32'h000000FF ))
  \Core/Mmux_RFWriteData142  (
    .ADR0(1'b1),
    .ADR4(\Core/Instruction [18]),
    .ADR3(\Core/Instruction [30]),
    .ADR2(1'b1),
    .ADR1(1'b1),
    .O(\Core/Mmux_RFWriteData141_7326 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y29" ),
    .INIT ( 64'hFFD855D8AAD800D8 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_101  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<10> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<10> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<10> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<10> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_101_12554 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y29" ),
    .INIT ( 64'hF0FFF000CCAACCAA ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1015  (
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<9> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<9> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<9> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<9> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1015_12641 )
  );
  X_BUF   \Core/RF/R1<10>/Core/RF/R1<10>_CMUX_Delay  (
    .I(\Core/alu/Sh191_pack_4 ),
    .O(\Core/alu/Sh191_12488 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X16Y52" ))
  \Core/alu/Sh191  (
    .IA(N69),
    .IB(N70),
    .O(\Core/alu/Sh191_pack_4 ),
    .SEL(\Core/Instruction [16])
  );
  X_FF #(
    .LOC ( "SLICE_X16Y52" ),
    .INIT ( 1'b0 ))
  \Core/RF/R1_10  (
    .CE(\Core/RF/_n0227_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R1_10/CLK ),
    .I(\NlwBufferSignal_Core/RF/R1_10/IN ),
    .O(\Core/RF/R1 [10]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y52" ),
    .INIT ( 64'h3E323E320E020E02 ))
  \Core/alu/Sh191_F  (
    .ADR4(1'b1),
    .ADR2(\Core/Instruction [19]),
    .ADR1(\Core/Instruction [17]),
    .ADR3(\WriteData<9>_0 ),
    .ADR0(\WriteData<7>_0 ),
    .ADR5(\WriteData<15>_0 ),
    .O(N69)
  );
  X_FF #(
    .LOC ( "SLICE_X16Y52" ),
    .INIT ( 1'b0 ))
  \Core/RF/R1_9  (
    .CE(\Core/RF/_n0227_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R1_9/CLK ),
    .I(\Core/RFWriteData<9>_rt_7379 ),
    .O(\Core/RF/R1 [9]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y52" ),
    .INIT ( 64'h0A0C0A0C0A0C0A0C ))
  \Core/alu/Sh191_G  (
    .ADR4(1'b1),
    .ADR2(\Core/Instruction [19]),
    .ADR3(\Core/Instruction [17]),
    .ADR1(\WriteData<8>_0 ),
    .ADR0(\WriteData<10>_0 ),
    .ADR5(1'b1),
    .O(N70)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X16Y52" ),
    .INIT ( 32'hFFFF0000 ))
  \Core/RFWriteData<9>_rt  (
    .ADR4(\Core/RFWriteData [9]),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(1'b1),
    .ADR0(1'b1),
    .O(\Core/RFWriteData<9>_rt_7379 )
  );
  X_FF #(
    .LOC ( "SLICE_X16Y52" ),
    .INIT ( 1'b0 ))
  \Core/RF/R1_8  (
    .CE(\Core/RF/_n0227_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R1_8/CLK ),
    .I(\NlwBufferSignal_Core/RF/R1_8/IN ),
    .O(\Core/RF/R1 [8]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y52" ),
    .INIT ( 64'hFFFFAFAEFFFFAEAE ))
  \Core/Mmux_RFWriteData146  (
    .ADR2(\Core/Instruction [28]),
    .ADR3(\Core/Mmux_RFWriteData141_0 ),
    .ADR4(\Core/Mmux_RFWriteData142_11238 ),
    .ADR1(\Core/Mmux_RFWriteData14 ),
    .ADR5(\Core/alu/Sh191_12488 ),
    .ADR0(\Core/Mmux_RFWriteData144 ),
    .O(\Core/Mmux_RFWriteData145_12960 )
  );
  X_FF #(
    .LOC ( "SLICE_X16Y52" ),
    .INIT ( 1'b0 ))
  \Core/RF/R1_7  (
    .CE(\Core/RF/_n0227_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R1_7/CLK ),
    .I(\Core/RFWriteData [7]),
    .O(\Core/RF/R1 [7]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y52" ),
    .INIT ( 64'hFFFF0000F044F044 ))
  \Core/Mmux_RFWriteData147  (
    .ADR3(\Core/Instruction [31]),
    .ADR0(\Core/Instruction [30]),
    .ADR5(\Core/Instruction[31]_GND_4_o_equal_19_o ),
    .ADR4(\ReadData<7>_0 ),
    .ADR1(\Core/alu/Mmux_Output2_split<7>_0 ),
    .ADR2(\Core/Mmux_RFWriteData145_12960 ),
    .O(\Core/RFWriteData [7])
  );
  X_BUF   \Core/Instruction[31]_PWR_4_o_equal_11_o/Core/Instruction[31]_PWR_4_o_equal_11_o_AMUX_Delay  (
    .I(WriteEnable),
    .O(WriteEnable_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y30" ),
    .INIT ( 64'h0000030000000300 ))
  \Core/Instruction[31]_PWR_4_o_equal_11_o<31>1  (
    .ADR0(1'b1),
    .ADR4(\Core/Instruction [30]),
    .ADR3(\Core/Instruction [31]),
    .ADR1(\Core/Instruction [29]),
    .ADR2(\Core/Instruction [28]),
    .ADR5(1'b1),
    .O(\Core/Instruction[31]_PWR_4_o_equal_11_o )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X14Y30" ),
    .INIT ( 32'h00020000 ))
  \Core/PS_WriteEnable1  (
    .ADR0(\Core/PS_FSM_FFd2_11092 ),
    .ADR4(\Core/Instruction [30]),
    .ADR3(\Core/Instruction [31]),
    .ADR1(\Core/Instruction [29]),
    .ADR2(\Core/Instruction [28]),
    .O(WriteEnable)
  );
  X_BUF   \Core/alu/Sh181/Core/alu/Sh181_CMUX_Delay  (
    .I(\Core/alu/Sh181 ),
    .O(\Core/alu/Sh181_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X14Y46" ))
  \Core/alu/Sh1811  (
    .IA(N77),
    .IB(N78),
    .O(\Core/alu/Sh181 ),
    .SEL(\Core/Instruction [17])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y46" ),
    .INIT ( 64'hF5A0F5A0DDDD8888 ))
  \Core/alu/Sh1811_F  (
    .ADR0(\Core/Instruction [19]),
    .ADR5(\Core/Instruction [16]),
    .ADR1(\WriteData<14>_0 ),
    .ADR2(\WriteData<15>_0 ),
    .ADR3(\WriteData<7>_0 ),
    .ADR4(\WriteData<6>_0 ),
    .O(N77)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X14Y46" ),
    .INIT ( 64'h00FC00FC00300030 ))
  \Core/alu/Sh1811_G  (
    .ADR0(1'b1),
    .ADR4(1'b1),
    .ADR3(\Core/Instruction [19]),
    .ADR1(\Core/Instruction [16]),
    .ADR2(\WriteData<8>_0 ),
    .ADR5(\WriteData<9>_0 ),
    .O(N78)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y52" ),
    .INIT ( 64'hFF55AA00FF55AA00 ))
  \Core/alu/Mmux_Output2_A91  (
    .ADR5(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR0(\Core/Instruction [29]),
    .ADR4(\WriteData<2>_0 ),
    .ADR3(\Core/alu/n0040<2>_0 ),
    .O(\Core/alu/Mmux_Output2_rs_A [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X15Y52" ),
    .INIT ( 64'hFFFFFF0000FF0000 ))
  \Core/alu/Mmux_Output2_A101  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR3(\Core/Instruction [29]),
    .ADR4(\WriteData<3>_0 ),
    .ADR5(\Core/alu/n0040<3>_0 ),
    .O(\Core/alu/Mmux_Output2_rs_A [3])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X16Y42" ),
    .INIT ( 64'hF0F0F0F4F0F0F0B0 ))
  \Core/Mmux_ARegSelect11  (
    .ADR0(\Core/Instruction_28_1_12941 ),
    .ADR3(\Core/Instruction_29_1_12942 ),
    .ADR4(\Core/Instruction_31_1_12940 ),
    .ADR1(\Core/Instruction_30_1_12939 ),
    .ADR2(\Core/Instruction [20]),
    .ADR5(\Core/Instruction [24]),
    .O(\Core/ARegSelect [0])
  );
  X_FF #(
    .LOC ( "SLICE_X17Y60" ),
    .INIT ( 1'b0 ))
  \Core/RF/R1_15  (
    .CE(\Core/RF/_n0227_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R1_15/CLK ),
    .I(\NlwBufferSignal_Core/RF/R1_15/IN ),
    .O(\Core/RF/R1 [15]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y31" ),
    .INIT ( 64'hAAAAAAAAAAAAA0AA ))
  \Core/Eqn_5_mand1  (
    .ADR1(1'b1),
    .ADR0(\Core/PC [5]),
    .ADR3(\Core/Instruction [31]),
    .ADR4(\Core/Instruction [30]),
    .ADR5(\Core/Instruction [29]),
    .ADR2(\Core/Instruction [28]),
    .O(\Core/Eqn_5_mand1_12348 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_enb/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_enb_CMUX_Delay  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_enb ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_enb_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y26" ),
    .INIT ( 64'h0000000800000008 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out431  (
    .ADR3(Address[11]),
    .ADR1(Address[10]),
    .ADR4(Address[14]),
    .ADR2(Address[12]),
    .ADR0(Address[13]),
    .ADR5(1'b1),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_enb )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y26" ),
    .INIT ( 32'h00000002 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out421  (
    .ADR3(Address[11]),
    .ADR1(Address[10]),
    .ADR4(Address[14]),
    .ADR2(Address[12]),
    .ADR0(Address[13]),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_enb )
  );
  X_BUF   \Core/Instruction<23>/Core/Instruction<23>_DMUX_Delay  (
    .I(\Core/Instruction<19>_pack_9 ),
    .O(\Core/Instruction [19])
  );
  X_BUF   \Core/Instruction<23>/Core/Instruction<23>_CMUX_Delay  (
    .I(\Core/Instruction<20>_pack_7 ),
    .O(\Core/Instruction [20])
  );
  X_BUF   \Core/Instruction<23>/Core/Instruction<23>_AMUX_Delay  (
    .I(\Core/Instruction<16>_pack_4 ),
    .O(\Core/Instruction [16])
  );
  X_FF #(
    .LOC ( "SLICE_X17Y43" ),
    .INIT ( 1'b0 ))
  \Core/Instruction_23  (
    .CE(\Core/PS<1>_inv ),
    .CLK(\NlwBufferSignal_Core/Instruction_23/CLK ),
    .I(\Core/_n0112 [8]),
    .O(\Core/Instruction [23]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y43" ),
    .INIT ( 64'hFCFC0C0CFCFC0C0C ))
  \Core/mux1511  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(\Core/PS_FSM_FFd2_11092 ),
    .ADR4(\Core/Instruction [23]),
    .ADR1(\ReadData<7>_0 ),
    .ADR5(1'b1),
    .O(\Core/_n0112 [8])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X17Y43" ),
    .INIT ( 32'hAFA0AFA0 ))
  \Core/mux1011  (
    .ADR3(\ReadData<3>_0 ),
    .ADR0(\Core/Instruction [19]),
    .ADR2(\Core/PS_FSM_FFd2_11092 ),
    .ADR1(1'b1),
    .ADR4(1'b1),
    .O(\Core/_n0112 [12])
  );
  X_FF #(
    .LOC ( "SLICE_X17Y43" ),
    .INIT ( 1'b0 ))
  \Core/Instruction_19  (
    .CE(\Core/PS<1>_inv ),
    .CLK(\NlwBufferSignal_Core/Instruction_19/CLK ),
    .I(\Core/_n0112 [12]),
    .O(\Core/Instruction<19>_pack_9 ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X17Y43" ),
    .INIT ( 1'b0 ))
  \Core/Instruction_21  (
    .CE(\Core/PS<1>_inv ),
    .CLK(\NlwBufferSignal_Core/Instruction_21/CLK ),
    .I(\Core/_n0112 [10]),
    .O(\Core/Instruction [21]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y43" ),
    .INIT ( 64'hFFAA00AAFFAA00AA ))
  \Core/mux1311  (
    .ADR2(1'b1),
    .ADR1(1'b1),
    .ADR3(\Core/PS_FSM_FFd2_11092 ),
    .ADR4(\Core/Instruction [21]),
    .ADR0(\ReadData<5>_0 ),
    .ADR5(1'b1),
    .O(\Core/_n0112 [10])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X17Y43" ),
    .INIT ( 32'hCCF0CCF0 ))
  \Core/mux1211  (
    .ADR2(\ReadData<4>_0 ),
    .ADR1(\Core/Instruction [20]),
    .ADR3(\Core/PS_FSM_FFd2_11092 ),
    .ADR0(1'b1),
    .ADR4(1'b1),
    .O(\Core/_n0112 [11])
  );
  X_FF #(
    .LOC ( "SLICE_X17Y43" ),
    .INIT ( 1'b0 ))
  \Core/Instruction_20  (
    .CE(\Core/PS<1>_inv ),
    .CLK(\NlwBufferSignal_Core/Instruction_20/CLK ),
    .I(\Core/_n0112 [11]),
    .O(\Core/Instruction<20>_pack_7 ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X17Y43" ),
    .INIT ( 1'b0 ))
  \Core/Instruction_18  (
    .CE(\Core/PS<1>_inv ),
    .CLK(\NlwBufferSignal_Core/Instruction_18/CLK ),
    .I(\Core/_n0112 [13]),
    .O(\Core/Instruction [18]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y43" ),
    .INIT ( 64'hFFFF0000AAAAAAAA ))
  \Core/mux911  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR2(1'b1),
    .ADR4(\Core/Instruction [18]),
    .ADR5(\Core/PS_FSM_FFd2_11092 ),
    .ADR0(\ReadData<2>_0 ),
    .O(\Core/_n0112 [13])
  );
  X_FF #(
    .LOC ( "SLICE_X17Y43" ),
    .INIT ( 1'b0 ))
  \Core/Instruction_17  (
    .CE(\Core/PS<1>_inv ),
    .CLK(\NlwBufferSignal_Core/Instruction_17/CLK ),
    .I(\Core/_n0112 [14]),
    .O(\Core/Instruction [17]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y43" ),
    .INIT ( 64'hFAFA5050FAFA5050 ))
  \Core/mux811  (
    .ADR3(1'b1),
    .ADR1(1'b1),
    .ADR0(\Core/PS_FSM_FFd2_11092 ),
    .ADR4(\Core/Instruction [17]),
    .ADR2(\ReadData<1>_0 ),
    .ADR5(1'b1),
    .O(\Core/_n0112 [14])
  );
  X_LUT5 #(
    .LOC ( "SLICE_X17Y43" ),
    .INIT ( 32'hDD88DD88 ))
  \Core/mux711  (
    .ADR3(\ReadData<0>_0 ),
    .ADR1(\Core/Instruction [16]),
    .ADR0(\Core/PS_FSM_FFd2_11092 ),
    .ADR2(1'b1),
    .ADR4(1'b1),
    .O(\Core/_n0112 [15])
  );
  X_FF #(
    .LOC ( "SLICE_X17Y43" ),
    .INIT ( 1'b0 ))
  \Core/Instruction_16  (
    .CE(\Core/PS<1>_inv ),
    .CLK(\NlwBufferSignal_Core/Instruction_16/CLK ),
    .I(\Core/_n0112 [15]),
    .O(\Core/Instruction<16>_pack_4 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y42" ),
    .INIT ( 64'hFFFEFFFF00020000 ))
  \Core/Mmux_ARegSelect21  (
    .ADR1(\Core/Instruction_28_1_12941 ),
    .ADR2(\Core/Instruction_29_1_12942 ),
    .ADR3(\Core/Instruction_31_1_12940 ),
    .ADR4(\Core/Instruction_30_1_12939 ),
    .ADR5(\Core/Instruction [21]),
    .ADR0(\Core/Instruction [25]),
    .O(\Core/ARegSelect [1])
  );
  X_BUF   \Core/RF/_n0187_inv/Core/RF/_n0187_inv_DMUX_Delay  (
    .I(\Core/RF/_n0183_inv ),
    .O(\Core/RF/_n0183_inv_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y45" ),
    .INIT ( 64'h0800000008000000 ))
  \Core/RF/_n0187_inv1  (
    .ADR3(\Core/Instruction [27]),
    .ADR4(\Core/Instruction [25]),
    .ADR0(\Core/Instruction [24]),
    .ADR2(\Core/Instruction [26]),
    .ADR1(\Core/RFWriteEnable ),
    .ADR5(1'b1),
    .O(\Core/RF/_n0187_inv )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X17Y45" ),
    .INIT ( 32'h00004000 ))
  \Core/RF/_n0183_inv1  (
    .ADR3(\Core/Instruction [27]),
    .ADR4(\Core/Instruction [25]),
    .ADR0(\Core/Instruction [24]),
    .ADR2(\Core/Instruction [26]),
    .ADR1(\Core/RFWriteEnable ),
    .O(\Core/RF/_n0183_inv )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y28" ),
    .INIT ( 64'hF0F0F0F0F0F0C0F0 ))
  \Core/Eqn_1_mand1  (
    .ADR0(1'b1),
    .ADR2(\Core/PC [1]),
    .ADR3(\Core/Instruction [31]),
    .ADR1(\Core/Instruction [30]),
    .ADR4(\Core/Instruction [29]),
    .ADR5(\Core/Instruction [28]),
    .O(\Core/Eqn_1_mand1_12339 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y28" ),
    .INIT ( 64'hF0F0E0F0F0F0E0F0 ))
  \Core/Eqn_3_mand1  (
    .ADR5(1'b1),
    .ADR2(\Core/PC [3]),
    .ADR3(\Core/Instruction [31]),
    .ADR1(\Core/Instruction [30]),
    .ADR0(\Core/Instruction [29]),
    .ADR4(\Core/Instruction [28]),
    .O(\Core/Eqn_3_mand1_12344 )
  );
  X_BUF   \Core/RF/_n0207_inv/Core/RF/_n0207_inv_DMUX_Delay  (
    .I(\Core/RF/_n0203_inv ),
    .O(\Core/RF/_n0203_inv_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y47" ),
    .INIT ( 64'h0000008000000080 ))
  \Core/RF/_n0207_inv1  (
    .ADR2(\Core/Instruction [26]),
    .ADR0(\Core/Instruction [25]),
    .ADR3(\Core/Instruction [24]),
    .ADR4(\Core/Instruction [27]),
    .ADR1(\Core/RFWriteEnable ),
    .ADR5(1'b1),
    .O(\Core/RF/_n0207_inv )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X17Y47" ),
    .INIT ( 32'h00008000 ))
  \Core/RF/_n0203_inv1  (
    .ADR2(\Core/Instruction [26]),
    .ADR0(\Core/Instruction [25]),
    .ADR3(\Core/Instruction [24]),
    .ADR4(\Core/Instruction [27]),
    .ADR1(\Core/RFWriteEnable ),
    .O(\Core/RF/_n0203_inv )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y30" ),
    .INIT ( 64'hF0F0F0F0F0F0F030 ))
  \Core/Eqn_8_mand1  (
    .ADR0(1'b1),
    .ADR2(\Core/PC [8]),
    .ADR1(\Core/Instruction [31]),
    .ADR4(\Core/Instruction [30]),
    .ADR3(\Core/Instruction [29]),
    .ADR5(\Core/Instruction [28]),
    .O(\Core/Eqn_8_mand1_12355 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y30" ),
    .INIT ( 64'hCCCCCCCCC8C8CCCC ))
  \Core/Eqn_10_mand1  (
    .ADR3(1'b1),
    .ADR1(\Core/PC [10]),
    .ADR4(\Core/Instruction [31]),
    .ADR5(\Core/Instruction [30]),
    .ADR0(\Core/Instruction [29]),
    .ADR2(\Core/Instruction [28]),
    .O(\Core/Eqn_10_mand1_12360 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y33" ),
    .INIT ( 64'hAAAAAAAAAAAAA0AA ))
  \Core/Eqn_9_mand1  (
    .ADR1(1'b1),
    .ADR0(\Core/PC [9]),
    .ADR3(\Core/Instruction [31]),
    .ADR4(\Core/Instruction [30]),
    .ADR5(\Core/Instruction [29]),
    .ADR2(\Core/Instruction [28]),
    .O(\Core/Eqn_9_mand1_12357 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_enb/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_enb_DMUX_Delay  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_enb ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_enb_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y37" ),
    .INIT ( 64'h0200000002000000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out531  (
    .ADR0(Address[10]),
    .ADR4(Address[14]),
    .ADR1(Address[13]),
    .ADR2(Address[12]),
    .ADR3(Address[11]),
    .ADR5(1'b1),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_enb )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X17Y37" ),
    .INIT ( 32'h01000000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out521  (
    .ADR0(Address[10]),
    .ADR4(Address[14]),
    .ADR1(Address[13]),
    .ADR2(Address[12]),
    .ADR3(Address[11]),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_enb )
  );
  X_BUF   \Core/RF/_n0227_inv/Core/RF/_n0227_inv_AMUX_Delay  (
    .I(\Core/RF/_n0223_inv ),
    .O(\Core/RF/_n0223_inv_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y51" ),
    .INIT ( 64'h0010000000100000 ))
  \Core/RF/_n0227_inv1  (
    .ADR2(\Core/Instruction [24]),
    .ADR3(\Core/Instruction [25]),
    .ADR0(\Core/Instruction [26]),
    .ADR1(\Core/Instruction [27]),
    .ADR4(\Core/RFWriteEnable ),
    .ADR5(1'b1),
    .O(\Core/RF/_n0227_inv )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X17Y51" ),
    .INIT ( 32'h01000000 ))
  \Core/RF/_n0223_inv1  (
    .ADR2(\Core/Instruction [24]),
    .ADR3(\Core/Instruction [25]),
    .ADR0(\Core/Instruction [26]),
    .ADR1(\Core/Instruction [27]),
    .ADR4(\Core/RFWriteEnable ),
    .O(\Core/RF/_n0223_inv )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y28" ),
    .INIT ( 64'hAAAAAA88AAAAAAAA ))
  \Core/Eqn_0_mand1  (
    .ADR2(1'b1),
    .ADR0(\Core/PC [0]),
    .ADR5(\Core/Instruction [31]),
    .ADR4(\Core/Instruction [30]),
    .ADR3(\Core/Instruction [29]),
    .ADR1(\Core/Instruction [28]),
    .O(\Core/Eqn_0_mand1_12337 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y28" ),
    .INIT ( 64'hCCCCCCCCCCCCC0CC ))
  \Core/Eqn_2_mand1  (
    .ADR0(1'b1),
    .ADR1(\Core/PC [2]),
    .ADR3(\Core/Instruction [31]),
    .ADR4(\Core/Instruction [30]),
    .ADR5(\Core/Instruction [29]),
    .ADR2(\Core/Instruction [28]),
    .O(\Core/Eqn_2_mand1_12342 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y29" ),
    .INIT ( 64'hFFFF0000FFF50000 ))
  \Core/Eqn_6_mand1  (
    .ADR1(1'b1),
    .ADR4(\Core/PC [6]),
    .ADR0(\Core/Instruction [31]),
    .ADR3(\Core/Instruction [30]),
    .ADR2(\Core/Instruction [29]),
    .ADR5(\Core/Instruction [28]),
    .O(\Core/Eqn_6_mand1_12351 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y29" ),
    .INIT ( 64'hFFFF0000FAFF0000 ))
  \Core/Eqn_4_mand1  (
    .ADR1(1'b1),
    .ADR4(\Core/PC [4]),
    .ADR3(\Core/Instruction [31]),
    .ADR0(\Core/Instruction [30]),
    .ADR5(\Core/Instruction [29]),
    .ADR2(\Core/Instruction [28]),
    .O(\Core/Eqn_4_mand1_12346 )
  );
  X_BUF   \Core/RF/_n0219_inv/Core/RF/_n0219_inv_CMUX_Delay  (
    .I(\Core/RF/_n0199_inv ),
    .O(\Core/RF/_n0199_inv_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y52" ),
    .INIT ( 64'h0000008000000080 ))
  \Core/RF/_n0219_inv1  (
    .ADR0(\Core/Instruction [24]),
    .ADR1(\Core/Instruction [25]),
    .ADR4(\Core/Instruction [26]),
    .ADR3(\Core/Instruction [27]),
    .ADR2(\Core/RFWriteEnable ),
    .ADR5(1'b1),
    .O(\Core/RF/_n0219_inv )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X17Y52" ),
    .INIT ( 32'h00001000 ))
  \Core/RF/_n0199_inv1  (
    .ADR0(\Core/Instruction [24]),
    .ADR1(\Core/Instruction [25]),
    .ADR4(\Core/Instruction [26]),
    .ADR3(\Core/Instruction [27]),
    .ADR2(\Core/RFWriteEnable ),
    .O(\Core/RF/_n0199_inv )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X17Y41" ),
    .INIT ( 64'hAAAAAAAAAAAAACAA ))
  \Core/Mmux_ARegSelect31  (
    .ADR0(\Core/Instruction [22]),
    .ADR1(\Core/Instruction [26]),
    .ADR2(\Core/Instruction [29]),
    .ADR4(\Core/Instruction [31]),
    .ADR3(\Core/Instruction [30]),
    .ADR5(\Core/Instruction [28]),
    .O(\Core/ARegSelect [2])
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<5>/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<5>_DMUX_Delay  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_enb ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_enb_0 )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y31" ),
    .INIT ( 1'b0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_5/CLK ),
    .I(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_5/IN ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [5]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y31" ),
    .INIT ( 64'h0080000000800000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out611  (
    .ADR3(Address[12]),
    .ADR2(Address[11]),
    .ADR1(Address[13]),
    .ADR4(Address[14]),
    .ADR0(Address[10]),
    .ADR5(1'b1),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_enb )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X18Y31" ),
    .INIT ( 32'h00400000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out601  (
    .ADR3(Address[12]),
    .ADR2(Address[11]),
    .ADR1(Address[13]),
    .ADR4(Address[14]),
    .ADR0(Address[10]),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_enb )
  );
  X_FF #(
    .LOC ( "SLICE_X18Y31" ),
    .INIT ( 1'b0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_4/CLK ),
    .I(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_4/IN ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [4]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y31" ),
    .INIT ( 64'hFFECFFA0FFCCFF00 ))
  \Core/PS_Address<11>  (
    .ADR1(\Core/PC [11]),
    .ADR0(\Core/PS_FSM_FFd1_12904 ),
    .ADR2(\Core/PC[15]_GND_4_o_add_16_OUT<11>_0 ),
    .ADR3(N26),
    .ADR5(\Core/ReadData[15]_ReadData[15]_OR_5_o ),
    .ADR4(\Core/PS_Address<0>1 ),
    .O(Address[11])
  );
  X_FF #(
    .LOC ( "SLICE_X18Y31" ),
    .INIT ( 1'b0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_3/CLK ),
    .I(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_3/IN ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [3]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y31" ),
    .INIT ( 64'hFFFFF888FFFFF000 ))
  \Core/PS_Address<10>  (
    .ADR3(\Core/PC [10]),
    .ADR1(\Core/PS_FSM_FFd1_12904 ),
    .ADR5(\Core/PC[15]_GND_4_o_add_16_OUT<10>_0 ),
    .ADR4(N28_0),
    .ADR0(\Core/ReadData[15]_ReadData[15]_OR_5_o ),
    .ADR2(\Core/PS_Address<0>1 ),
    .O(Address[10])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X18Y29" ),
    .INIT ( 64'hF0F0AAAAFF00CCCC ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1015  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<9> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<9> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<9> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<9> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1015_12468 )
  );
  X_FF #(
    .LOC ( "SLICE_X22Y58" ),
    .INIT ( 1'b0 ))
  \Core/RF/R6_15  (
    .CE(\Core/RF/_n0207_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R6_15/CLK ),
    .I(\NlwBufferSignal_Core/RF/R6_15/IN ),
    .O(\Core/RF/R6 [15]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X22Y58" ),
    .INIT ( 1'b0 ))
  \Core/RF/R6_14  (
    .CE(\Core/RF/_n0207_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R6_14/CLK ),
    .I(\NlwBufferSignal_Core/RF/R6_14/IN ),
    .O(\Core/RF/R6 [14]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X22Y58" ),
    .INIT ( 1'b0 ))
  \Core/RF/R6_13  (
    .CE(\Core/RF/_n0207_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R6_13/CLK ),
    .I(\NlwBufferSignal_Core/RF/R6_13/IN ),
    .O(\Core/RF/R6 [13]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X22Y58" ),
    .INIT ( 1'b0 ))
  \Core/RF/R6_12  (
    .CE(\Core/RF/_n0207_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R6_12/CLK ),
    .I(\NlwBufferSignal_Core/RF/R6_12/IN ),
    .O(\Core/RF/R6 [12]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X22Y59" ),
    .INIT ( 1'b0 ))
  \Core/RF/R3_15  (
    .CE(\Core/RF/_n0219_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R3_15/CLK ),
    .I(\NlwBufferSignal_Core/RF/R3_15/IN ),
    .O(\Core/RF/R3 [15]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X22Y59" ),
    .INIT ( 1'b0 ))
  \Core/RF/R3_14  (
    .CE(\Core/RF/_n0219_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R3_14/CLK ),
    .I(\NlwBufferSignal_Core/RF/R3_14/IN ),
    .O(\Core/RF/R3 [14]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X22Y59" ),
    .INIT ( 1'b0 ))
  \Core/RF/R3_13  (
    .CE(\Core/RF/_n0219_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R3_13/CLK ),
    .I(\NlwBufferSignal_Core/RF/R3_13/IN ),
    .O(\Core/RF/R3 [13]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X22Y59" ),
    .INIT ( 1'b0 ))
  \Core/RF/R3_12  (
    .CE(\Core/RF/_n0219_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R3_12/CLK ),
    .I(\NlwBufferSignal_Core/RF/R3_12/IN ),
    .O(\Core/RF/R3 [12]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X23Y50" ),
    .INIT ( 1'b0 ))
  \Core/RF/R10_11  (
    .CE(\Core/RF/_n0191_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R10_11/CLK ),
    .I(\NlwBufferSignal_Core/RF/R10_11/IN ),
    .O(\Core/RF/R10 [11]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X23Y50" ),
    .INIT ( 1'b0 ))
  \Core/RF/R10_10  (
    .CE(\Core/RF/_n0191_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R10_10/CLK ),
    .I(\NlwBufferSignal_Core/RF/R10_10/IN ),
    .O(\Core/RF/R10 [10]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X23Y50" ),
    .INIT ( 1'b0 ))
  \Core/RF/R10_9  (
    .CE(\Core/RF/_n0191_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R10_9/CLK ),
    .I(\NlwBufferSignal_Core/RF/R10_9/IN ),
    .O(\Core/RF/R10 [9]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X23Y50" ),
    .INIT ( 1'b0 ))
  \Core/RF/R10_8  (
    .CE(\Core/RF/_n0191_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R10_8/CLK ),
    .I(\NlwBufferSignal_Core/RF/R10_8/IN ),
    .O(\Core/RF/R10 [8]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X23Y51" ),
    .INIT ( 1'b0 ))
  \Core/RF/R6_11  (
    .CE(\Core/RF/_n0207_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R6_11/CLK ),
    .I(\NlwBufferSignal_Core/RF/R6_11/IN ),
    .O(\Core/RF/R6 [11]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X23Y51" ),
    .INIT ( 1'b0 ))
  \Core/RF/R6_10  (
    .CE(\Core/RF/_n0207_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R6_10/CLK ),
    .I(\NlwBufferSignal_Core/RF/R6_10/IN ),
    .O(\Core/RF/R6 [10]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X23Y51" ),
    .INIT ( 1'b0 ))
  \Core/RF/R6_9  (
    .CE(\Core/RF/_n0207_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R6_9/CLK ),
    .I(\NlwBufferSignal_Core/RF/R6_9/IN ),
    .O(\Core/RF/R6 [9]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X23Y51" ),
    .INIT ( 1'b0 ))
  \Core/RF/R6_8  (
    .CE(\Core/RF/_n0207_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R6_8/CLK ),
    .I(\NlwBufferSignal_Core/RF/R6_8/IN ),
    .O(\Core/RF/R6 [8]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X23Y52" ),
    .INIT ( 1'b0 ))
  \Core/RF/R3_11  (
    .CE(\Core/RF/_n0219_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R3_11/CLK ),
    .I(\NlwBufferSignal_Core/RF/R3_11/IN ),
    .O(\Core/RF/R3 [11]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X23Y52" ),
    .INIT ( 1'b0 ))
  \Core/RF/R3_10  (
    .CE(\Core/RF/_n0219_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R3_10/CLK ),
    .I(\NlwBufferSignal_Core/RF/R3_10/IN ),
    .O(\Core/RF/R3 [10]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X23Y52" ),
    .INIT ( 1'b0 ))
  \Core/RF/R3_9  (
    .CE(\Core/RF/_n0219_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R3_9/CLK ),
    .I(\NlwBufferSignal_Core/RF/R3_9/IN ),
    .O(\Core/RF/R3 [9]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X23Y52" ),
    .INIT ( 1'b0 ))
  \Core/RF/R3_8  (
    .CE(\Core/RF/_n0219_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R3_8/CLK ),
    .I(\NlwBufferSignal_Core/RF/R3_8/IN ),
    .O(\Core/RF/R3 [8]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X23Y29" ),
    .INIT ( 64'hCCF0CCF0AAFFAA00 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1014  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<8> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<8> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<8> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<8> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1014_12462 )
  );
  X_FF #(
    .LOC ( "SLICE_X23Y43" ),
    .INIT ( 1'b0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_4  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_4/CLK ),
    .I(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_4/IN ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [4]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X23Y43" ),
    .INIT ( 1'b0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_5  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_5/CLK ),
    .I(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_5/IN ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [5]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X23Y43" ),
    .INIT ( 1'b0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3/CLK ),
    .I(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3/IN ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [3]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_enb/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_enb_DMUX_Delay  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_enb ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_enb_0 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_enb/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_enb_BMUX_Delay  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_ena ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_ena_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X23Y32" ),
    .INIT ( 64'h0020000000200000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out591  (
    .ADR0(Address[13]),
    .ADR4(Address[14]),
    .ADR1(Address[11]),
    .ADR3(Address[12]),
    .ADR2(Address[10]),
    .ADR5(1'b1),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_enb )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X23Y32" ),
    .INIT ( 32'h00020000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out581  (
    .ADR0(Address[13]),
    .ADR4(Address[14]),
    .ADR1(Address[11]),
    .ADR3(Address[12]),
    .ADR2(Address[10]),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_enb )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X23Y32" ),
    .INIT ( 64'hFEFCEECCEECCEECC ))
  \Core/PS_Address<13>  (
    .ADR0(\Core/PC [13]),
    .ADR2(\Core/PS_FSM_FFd1_12904 ),
    .ADR5(\Core/PC[15]_GND_4_o_add_16_OUT<13>_0 ),
    .ADR1(N22_0),
    .ADR4(\Core/ReadData[15]_ReadData[15]_OR_5_o ),
    .ADR3(\Core/PS_Address<0>1 ),
    .O(Address[13])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X23Y32" ),
    .INIT ( 64'h0040000000400000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out91  (
    .ADR2(Address[10]),
    .ADR1(Address[11]),
    .ADR0(Address[13]),
    .ADR3(Address[14]),
    .ADR4(Address[12]),
    .ADR5(1'b1),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_ena )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X23Y32" ),
    .INIT ( 32'h00040000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out81  (
    .ADR2(Address[10]),
    .ADR1(Address[11]),
    .ADR0(Address[13]),
    .ADR3(Address[14]),
    .ADR4(Address[12]),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_ena )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X23Y32" ),
    .INIT ( 64'hFEFCEECCFCFCCCCC ))
  \Core/PS_Address<12>  (
    .ADR2(\Core/PC [12]),
    .ADR5(\Core/PS_FSM_FFd1_12904 ),
    .ADR0(\Core/PC[15]_GND_4_o_add_16_OUT<12>_0 ),
    .ADR1(N24_0),
    .ADR3(\Core/ReadData[15]_ReadData[15]_OR_5_o ),
    .ADR4(\Core/PS_Address<0>1 ),
    .O(Address[12])
  );
  X_FF #(
    .LOC ( "SLICE_X23Y53" ),
    .INIT ( 1'b0 ))
  \Core/RF/R7_11  (
    .CE(\Core/RF/_n0203_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R7_11/CLK ),
    .I(\NlwBufferSignal_Core/RF/R7_11/IN ),
    .O(\Core/RF/R7 [11]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X23Y53" ),
    .INIT ( 1'b0 ))
  \Core/RF/R7_10  (
    .CE(\Core/RF/_n0203_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R7_10/CLK ),
    .I(\NlwBufferSignal_Core/RF/R7_10/IN ),
    .O(\Core/RF/R7 [10]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X23Y53" ),
    .INIT ( 1'b0 ))
  \Core/RF/R7_9  (
    .CE(\Core/RF/_n0203_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R7_9/CLK ),
    .I(\NlwBufferSignal_Core/RF/R7_9/IN ),
    .O(\Core/RF/R7 [9]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X23Y53" ),
    .INIT ( 1'b0 ))
  \Core/RF/R7_8  (
    .CE(\Core/RF/_n0203_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R7_8/CLK ),
    .I(\NlwBufferSignal_Core/RF/R7_8/IN ),
    .O(\Core/RF/R7 [8]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \Core/RFBout<9>/Core/RFBout<9>_BMUX_Delay  (
    .I(\Core/RFBout [9]),
    .O(\Core/RFBout<9>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X22Y53" ))
  \Core/RF/mux31_2_f8  (
    .IA(\Core/RF/mux31_4_f7_9662 ),
    .IB(\Core/RF/mux31_3_f7_9660 ),
    .O(\Core/RFBout [9]),
    .SEL(\Core/Instruction [19])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X22Y53" ))
  \Core/RF/mux31_4_f7  (
    .IA(\Core/RF/mux31_6_9646 ),
    .IB(\Core/RF/mux31_51_9652 ),
    .O(\Core/RF/mux31_4_f7_9662 ),
    .SEL(\Core/Instruction [18])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X22Y53" ))
  \Core/RF/mux31_3_f7  (
    .IA(\Core/RF/mux31_5_9668 ),
    .IB(\Core/RF/mux31_4_9669 ),
    .O(\Core/RF/mux31_3_f7_9660 ),
    .SEL(\Core/Instruction [18])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y53" ),
    .INIT ( 64'hCCAACCAAFFF000F0 ))
  \Core/RF/mux31_6  (
    .ADR5(\Core/Instruction [17]),
    .ADR3(\Core/Instruction [16]),
    .ADR0(\Core/RF/R2 [9]),
    .ADR1(\Core/RF/R3 [9]),
    .ADR4(\Core/RF/R1 [9]),
    .ADR2(\Core/RF/R0 [9]),
    .O(\Core/RF/mux31_6_9646 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y53" ),
    .INIT ( 64'hFECEF2C23E0E3202 ))
  \Core/RF/mux31_51  (
    .ADR1(\Core/Instruction [17]),
    .ADR2(\Core/Instruction [16]),
    .ADR4(\Core/RF/R6 [9]),
    .ADR5(\Core/RF/R7 [9]),
    .ADR3(\Core/RF/R5 [9]),
    .ADR0(\Core/RF/R4 [9]),
    .O(\Core/RF/mux31_51_9652 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y53" ),
    .INIT ( 64'hFAFACFC00A0ACFC0 ))
  \Core/RF/mux31_5  (
    .ADR2(\Core/Instruction [17]),
    .ADR4(\Core/Instruction [16]),
    .ADR1(\Core/RF/R10 [9]),
    .ADR5(\Core/RF/R11 [9]),
    .ADR0(\Core/RF/R9 [9]),
    .ADR3(\Core/RF/R8 [9]),
    .O(\Core/RF/mux31_5_9668 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y53" ),
    .INIT ( 64'hFCFC0C0CFA0AFA0A ))
  \Core/RF/mux31_4  (
    .ADR2(\Core/Instruction [17]),
    .ADR5(\Core/Instruction [16]),
    .ADR3(\Core/RF/R14 [9]),
    .ADR4(\Core/RF/R15 [9]),
    .ADR1(\Core/RF/R13 [9]),
    .ADR0(\Core/RF/R12 [9]),
    .O(\Core/RF/mux31_4_9669 )
  );
  X_BUF   \N14/N14_CMUX_Delay  (
    .I(N22),
    .O(N22_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X23Y34" ),
    .INIT ( 64'hCC008800CC008800 ))
  \Core/PS_Address<3>_SW0  (
    .ADR2(1'b1),
    .ADR1(\Core/PS_FSM_FFd2_11092 ),
    .ADR0(\Core/Instruction[31]_GND_4_o_equal_21_o ),
    .ADR4(\Core/Instruction[31]_GND_4_o_equal_19_o ),
    .ADR3(\ReadData<3>_0 ),
    .ADR5(1'b1),
    .O(N14)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X23Y34" ),
    .INIT ( 32'hC0C08080 ))
  \Core/PS_Address<13>_SW0  (
    .ADR2(\ReadData<13>_0 ),
    .ADR1(\Core/PS_FSM_FFd2_11092 ),
    .ADR0(\Core/Instruction[31]_GND_4_o_equal_21_o ),
    .ADR4(\Core/Instruction[31]_GND_4_o_equal_19_o ),
    .ADR3(1'b1),
    .O(N22)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X23Y28" ),
    .INIT ( 64'hD8D8D8D8FFAA5500 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_109  (
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<3> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<3> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<3> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<3> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_109_12602 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X23Y28" ),
    .INIT ( 64'hAAFFAA00CCF0CCF0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_107  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<1> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<1> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<1> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<1> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_107_12590 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X23Y22" ),
    .INIT ( 64'hF3F3C0C0BB88BB88 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_947  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<9> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<9> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<9> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<9> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_947_12467 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y21" ),
    .INIT ( 64'hFCFCFA0A0C0CFA0A ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_938  (
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<6> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<6> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<6> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<6> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_938_12449 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y21" ),
    .INIT ( 64'hFAEE50EEFA445044 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_944  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<8> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<8> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<8> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<8> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_944_12461 )
  );
  X_BUF   \Address<4>/Address<4>_AMUX_Delay  (
    .I(N20),
    .O(N20_0)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y32" ),
    .INIT ( 64'hFFFFFFFFEAC0AA00 ))
  \Core/PS_Address<4>  (
    .ADR0(\Core/PC [4]),
    .ADR1(\Core/PS_FSM_FFd1_12904 ),
    .ADR4(\Core/PC[15]_GND_4_o_add_16_OUT<4>_0 ),
    .ADR5(N12),
    .ADR2(\Core/ReadData[15]_ReadData[15]_OR_5_o ),
    .ADR3(\Core/PS_Address<0>1 ),
    .O(Address[4])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y32" ),
    .INIT ( 64'h8880888088808880 ))
  \Core/PS_Address<4>_SW0  (
    .ADR4(1'b1),
    .ADR1(\Core/PS_FSM_FFd2_11092 ),
    .ADR3(\Core/Instruction[31]_GND_4_o_equal_21_o ),
    .ADR2(\Core/Instruction[31]_GND_4_o_equal_19_o ),
    .ADR0(\ReadData<4>_0 ),
    .ADR5(1'b1),
    .O(N12)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X24Y32" ),
    .INIT ( 32'hCCC00000 ))
  \Core/PS_Address<14>_SW0  (
    .ADR4(\ReadData<14>_0 ),
    .ADR1(\Core/PS_FSM_FFd2_11092 ),
    .ADR3(\Core/Instruction[31]_GND_4_o_equal_21_o ),
    .ADR2(\Core/Instruction[31]_GND_4_o_equal_19_o ),
    .ADR0(1'b1),
    .O(N20)
  );
  X_FF #(
    .LOC ( "SLICE_X23Y58" ),
    .INIT ( 1'b0 ))
  \Core/RF/R9_15  (
    .CE(\Core/RF/_n0195_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R9_15/CLK ),
    .I(\NlwBufferSignal_Core/RF/R9_15/IN ),
    .O(\Core/RF/R9 [15]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X23Y58" ),
    .INIT ( 1'b0 ))
  \Core/RF/R9_14  (
    .CE(\Core/RF/_n0195_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R9_14/CLK ),
    .I(\NlwBufferSignal_Core/RF/R9_14/IN ),
    .O(\Core/RF/R9 [14]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X23Y58" ),
    .INIT ( 1'b0 ))
  \Core/RF/R9_13  (
    .CE(\Core/RF/_n0195_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R9_13/CLK ),
    .I(\NlwBufferSignal_Core/RF/R9_13/IN ),
    .O(\Core/RF/R9 [13]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X23Y58" ),
    .INIT ( 1'b0 ))
  \Core/RF/R9_12  (
    .CE(\Core/RF/_n0195_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R9_12/CLK ),
    .I(\NlwBufferSignal_Core/RF/R9_12/IN ),
    .O(\Core/RF/R9 [12]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y25" ),
    .INIT ( 64'hFC0CFAFAFC0C0A0A ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_917  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<14> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<14> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<14> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<14> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_917_12577 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_710/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_710_CMUX_Delay  (
    .I(ReadData[4]),
    .O(\ReadData<4>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X24Y35" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_9  (
    .IA(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_410_9947 ),
    .IB(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_310_9966 ),
    .O(ReadData[4]),
    .SEL(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y35" ),
    .INIT ( 64'hFEDCBA9876543210 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_410  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [4]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [3]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_932_12607 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1010_12608 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_931_12609 ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_832_13029 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_410_9947 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y35" ),
    .INIT ( 64'hFB3BCB0BF838C808 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_310  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [4]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [3]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_831_12604 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_930_12605 ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_830_12606 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_710_13030 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_310_9966 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y35" ),
    .INIT ( 64'hFACF0ACFFAC00AC0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_710  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<4> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<4> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<4> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<4> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_710_13030 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y35" ),
    .INIT ( 64'hAAFFF0CCAA00F0CC ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_832  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<4> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<4> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<4> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<4> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_832_13029 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_713/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_713_CMUX_Delay  (
    .I(DoutB_7_OBUF_9975),
    .O(DoutB_7_OBUF_0)
  );
  X_MUX2 #(
    .LOC ( "SLICE_X24Y44" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_12  (
    .IA(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_413_9977 ),
    .IB(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_313_9996 ),
    .O(DoutB_7_OBUF_9975),
    .SEL(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y44" ),
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_413  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [4]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [3]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_941_12628 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1013_12629 ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_940_12630 ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_841_13031 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_413_9977 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y44" ),
    .INIT ( 64'hAFAFCFC0A0A0CFC0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_313  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [4]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [3]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_840_12625 ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_939_12626 ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_839_12627 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_713_13032 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_313_9996 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y44" ),
    .INIT ( 64'hFF00CCCCAAAAF0F0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_713  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<7> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<7> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<7> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<7> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_713_13032 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y44" ),
    .INIT ( 64'hFE76DC54BA329810 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_841  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<7> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<7> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<7> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<7> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_841_13031 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y22" ),
    .INIT ( 64'hFF55D8D8AA00D8D8 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_926  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<2> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<2> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<2> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<2> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_926_12595 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y20" ),
    .INIT ( 64'hDDDDF5A08888F5A0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_923  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<1> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<1> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<1> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<1> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_923_12589 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y20" ),
    .INIT ( 64'hCCF0AAFFCCF0AA00 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_92  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<0> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<0> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<0> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<0> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_92_12485 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y20" ),
    .INIT ( 64'hB8FFB833B8CCB800 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_929  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<3> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<3> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<3> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<3> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_929_12601 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y20" ),
    .INIT ( 64'hCCF0FFAACCF000AA ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_941  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<7> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<7> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<7> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<7> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_941_12455 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y28" ),
    .INIT ( 64'hF0AAFFCCF0AA00CC ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1013  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<7> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<7> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<7> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<7> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1013_12629 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y28" ),
    .INIT ( 64'hBB88BB88FCFC3030 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1013  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<7> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<7> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<7> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<7> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1013_12456 )
  );
  X_BUF   \WriteData<10>/WriteData<10>_BMUX_Delay  (
    .I(WriteData[10]),
    .O(\WriteData<10>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X24Y52" ))
  \Core/RF/mux1_2_f8  (
    .IA(\Core/RF/mux1_4_f7_10050 ),
    .IB(\Core/RF/mux1_3_f7_10042 ),
    .O(WriteData[10]),
    .SEL(\Core/ARegSelect [3])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X24Y52" ))
  \Core/RF/mux1_4_f7  (
    .IA(\Core/RF/mux1_6_10041 ),
    .IB(\Core/RF/mux1_51_10066 ),
    .O(\Core/RF/mux1_4_f7_10050 ),
    .SEL(\Core/ARegSelect [2])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X24Y52" ))
  \Core/RF/mux1_3_f7  (
    .IA(\Core/RF/mux1_5_10037 ),
    .IB(\Core/RF/mux1_4_10040 ),
    .O(\Core/RF/mux1_3_f7_10042 ),
    .SEL(\Core/ARegSelect [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y52" ),
    .INIT ( 64'hFBEA7362D9C85140 ))
  \Core/RF/mux1_6  (
    .ADR3(\Core/RF/R0 [10]),
    .ADR4(\Core/RF/R3 [10]),
    .ADR5(\Core/RF/R1 [10]),
    .ADR2(\Core/RF/R2 [10]),
    .ADR0(\Core/ARegSelect [0]),
    .ADR1(\Core/ARegSelect [1]),
    .O(\Core/RF/mux1_6_10041 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y52" ),
    .INIT ( 64'hFFAA00AAF0CCF0CC ))
  \Core/RF/mux1_51  (
    .ADR1(\Core/RF/R4 [10]),
    .ADR2(\Core/RF/R5 [10]),
    .ADR4(\Core/RF/R7 [10]),
    .ADR0(\Core/RF/R6 [10]),
    .ADR3(\Core/ARegSelect [0]),
    .ADR5(\Core/ARegSelect [1]),
    .O(\Core/RF/mux1_51_10066 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y52" ),
    .INIT ( 64'hFDEC7564B9A83120 ))
  \Core/RF/mux1_5  (
    .ADR3(\Core/RF/R8 [10]),
    .ADR5(\Core/RF/R9 [10]),
    .ADR4(\Core/RF/R11 [10]),
    .ADR2(\Core/RF/R10 [10]),
    .ADR1(\Core/ARegSelect [0]),
    .ADR0(\Core/ARegSelect [1]),
    .O(\Core/RF/mux1_5_10037 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y52" ),
    .INIT ( 64'hF0AAF0AACCFFCC00 ))
  \Core/RF/mux1_4  (
    .ADR4(\Core/RF/R12 [10]),
    .ADR0(\Core/RF/R13 [10]),
    .ADR2(\Core/RF/R15 [10]),
    .ADR1(\Core/RF/R14 [10]),
    .ADR5(\Core/ARegSelect [0]),
    .ADR3(\Core/ARegSelect [1]),
    .O(\Core/RF/mux1_4_10040 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y19" ),
    .INIT ( 64'hFFB833B8CCB800B8 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_935  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<5> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<5> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<5> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<5> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_935_12443 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_713/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_713_CMUX_Delay  (
    .I(ReadData[7]),
    .O(\ReadData<7>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X24Y31" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_12  (
    .IA(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_413_9902 ),
    .IB(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_313_9921 ),
    .O(ReadData[7]),
    .SEL(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y31" ),
    .INIT ( 64'hFEBA7632DC985410 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_413  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [4]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [3]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_941_12455 ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1013_12456 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_940_12457 ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_841_13026 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_413_9902 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y31" ),
    .INIT ( 64'hACACFF0FACACF000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_313  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [4]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [3]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_840_12452 ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_939_12453 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_839_12454 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_713_13027 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_313_9921 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y31" ),
    .INIT ( 64'hBBF3BBC088F388C0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_713  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<7> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<7> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<7> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<7> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_713_13027 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y31" ),
    .INIT ( 64'hFD5DF858AD0DA808 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_841  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<7> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<7> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<7> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<7> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_841_13026 )
  );
  X_BUF   \WriteData<9>/WriteData<9>_BMUX_Delay  (
    .I(WriteData[9]),
    .O(\WriteData<9>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X24Y53" ))
  \Core/RF/mux15_2_f8  (
    .IA(\Core/RF/mux15_4_f7_10084 ),
    .IB(\Core/RF/mux15_3_f7_10076 ),
    .O(WriteData[9]),
    .SEL(\Core/ARegSelect [3])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X24Y53" ))
  \Core/RF/mux15_4_f7  (
    .IA(\Core/RF/mux15_6_10075 ),
    .IB(\Core/RF/mux15_51_10100 ),
    .O(\Core/RF/mux15_4_f7_10084 ),
    .SEL(\Core/ARegSelect [2])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X24Y53" ))
  \Core/RF/mux15_3_f7  (
    .IA(\Core/RF/mux15_5_10071 ),
    .IB(\Core/RF/mux15_4_10074 ),
    .O(\Core/RF/mux15_3_f7_10076 ),
    .SEL(\Core/ARegSelect [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y53" ),
    .INIT ( 64'hAAAAFF00CCCCF0F0 ))
  \Core/RF/mux15_6  (
    .ADR2(\Core/RF/R0 [9]),
    .ADR0(\Core/RF/R3 [9]),
    .ADR3(\Core/RF/R1 [9]),
    .ADR1(\Core/RF/R2 [9]),
    .ADR5(\Core/ARegSelect [0]),
    .ADR4(\Core/ARegSelect [1]),
    .O(\Core/RF/mux15_6_10075 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y53" ),
    .INIT ( 64'hAAF0AAF0FFCC00CC ))
  \Core/RF/mux15_51  (
    .ADR1(\Core/RF/R4 [9]),
    .ADR2(\Core/RF/R5 [9]),
    .ADR0(\Core/RF/R7 [9]),
    .ADR4(\Core/RF/R6 [9]),
    .ADR5(\Core/ARegSelect [0]),
    .ADR3(\Core/ARegSelect [1]),
    .O(\Core/RF/mux15_51_10100 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y53" ),
    .INIT ( 64'hFCFA0CFAFC0A0C0A ))
  \Core/RF/mux15_5  (
    .ADR0(\Core/RF/R8 [9]),
    .ADR5(\Core/RF/R9 [9]),
    .ADR4(\Core/RF/R11 [9]),
    .ADR1(\Core/RF/R10 [9]),
    .ADR2(\Core/ARegSelect [0]),
    .ADR3(\Core/ARegSelect [1]),
    .O(\Core/RF/mux15_5_10071 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y53" ),
    .INIT ( 64'hFAFAFC0C0A0AFC0C ))
  \Core/RF/mux15_4  (
    .ADR1(\Core/RF/R12 [9]),
    .ADR3(\Core/RF/R13 [9]),
    .ADR5(\Core/RF/R15 [9]),
    .ADR0(\Core/RF/R14 [9]),
    .ADR2(\Core/ARegSelect [0]),
    .ADR4(\Core/ARegSelect [1]),
    .O(\Core/RF/mux15_4_10074 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_715/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_715_CMUX_Delay  (
    .I(DoutB_9_OBUF_10005),
    .O(DoutB_9_OBUF_0)
  );
  X_MUX2 #(
    .LOC ( "SLICE_X24Y45" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_14  (
    .IA(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_415_10007 ),
    .IB(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_315_10026 ),
    .O(DoutB_9_OBUF_10005),
    .SEL(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y45" ),
    .INIT ( 64'hFB73EA62D951C840 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_415  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [4]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [3]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_947_12640 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1015_12641 ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_946_12642 ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_847_13033 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_415_10007 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y45" ),
    .INIT ( 64'hB8B8FFCCB8B83300 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_315  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [4]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [3]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_846_12637 ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_945_12638 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_845_12639 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_715_13034 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_315_10026 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y45" ),
    .INIT ( 64'hFFF000F0CCAACCAA ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_715  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<9> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<9> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<9> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<9> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_715_13034 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X24Y45" ),
    .INIT ( 64'hBB88FCFCBB883030 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_847  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<9> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<9> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<9> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<9> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_847_13033 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X27Y28" ),
    .INIT ( 64'hFEF2CEC23E320E02 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1011  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<5> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<5> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<5> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<5> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1011_12617 )
  );
  X_FF #(
    .LOC ( "SLICE_X27Y52" ),
    .INIT ( 1'b0 ))
  \Core/RF/R12_11  (
    .CE(\Core/RF/_n0183_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R12_11/CLK ),
    .I(\NlwBufferSignal_Core/RF/R12_11/IN ),
    .O(\Core/RF/R12 [11]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X27Y52" ),
    .INIT ( 1'b0 ))
  \Core/RF/R12_10  (
    .CE(\Core/RF/_n0183_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R12_10/CLK ),
    .I(\NlwBufferSignal_Core/RF/R12_10/IN ),
    .O(\Core/RF/R12 [10]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X27Y52" ),
    .INIT ( 1'b0 ))
  \Core/RF/R12_9  (
    .CE(\Core/RF/_n0183_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R12_9/CLK ),
    .I(\NlwBufferSignal_Core/RF/R12_9/IN ),
    .O(\Core/RF/R12 [9]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X27Y52" ),
    .INIT ( 1'b0 ))
  \Core/RF/R12_8  (
    .CE(\Core/RF/_n0183_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R12_8/CLK ),
    .I(\NlwBufferSignal_Core/RF/R12_8/IN ),
    .O(\Core/RF/R12 [8]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_ena/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_ena_AMUX_Delay  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y33" ),
    .INIT ( 64'h0001000000010000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out31  (
    .ADR2(Address[11]),
    .ADR0(Address[13]),
    .ADR1(Address[14]),
    .ADR3(Address[12]),
    .ADR4(Address[10]),
    .ADR5(1'b1),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_ena )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X25Y33" ),
    .INIT ( 32'h00000001 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out22  (
    .ADR2(Address[11]),
    .ADR0(Address[13]),
    .ADR1(Address[14]),
    .ADR3(Address[12]),
    .ADR4(Address[10]),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena )
  );
  X_FF #(
    .LOC ( "SLICE_X25Y53" ),
    .INIT ( 1'b0 ))
  \Core/RF/R8_11  (
    .CE(\Core/RF/_n0199_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R8_11/CLK ),
    .I(\NlwBufferSignal_Core/RF/R8_11/IN ),
    .O(\Core/RF/R8 [11]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X25Y53" ),
    .INIT ( 1'b0 ))
  \Core/RF/R8_10  (
    .CE(\Core/RF/_n0199_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R8_10/CLK ),
    .I(\NlwBufferSignal_Core/RF/R8_10/IN ),
    .O(\Core/RF/R8 [10]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X25Y53" ),
    .INIT ( 1'b0 ))
  \Core/RF/R8_9  (
    .CE(\Core/RF/_n0199_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R8_9/CLK ),
    .I(\NlwBufferSignal_Core/RF/R8_9/IN ),
    .O(\Core/RF/R8 [9]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X25Y53" ),
    .INIT ( 1'b0 ))
  \Core/RF/R8_8  (
    .CE(\Core/RF/_n0199_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R8_8/CLK ),
    .I(\NlwBufferSignal_Core/RF/R8_8/IN ),
    .O(\Core/RF/R8 [8]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_72/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_72_CMUX_Delay  (
    .I(DoutB_11_OBUF_10273),
    .O(DoutB_11_OBUF_0)
  );
  X_MUX2 #(
    .LOC ( "SLICE_X26Y45" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_1  (
    .IA(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_42_10275 ),
    .IB(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_32_10294 ),
    .O(DoutB_11_OBUF_10273),
    .SEL(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y45" ),
    .INIT ( 64'hDFD5DAD08F858A80 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_42  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [4]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [3]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_98_12498 ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_102_12499 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_97_12500 ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_88_13039 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_42_10275 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y45" ),
    .INIT ( 64'hCFC0AFAFCFC0A0A0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_32  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [4]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [3]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_87_12495 ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_96_12496 ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_86_12497 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_72_13040 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_32_10294 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y45" ),
    .INIT ( 64'hFF00F0F0AAAACCCC ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_72  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<11> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<11> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<11> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<11> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_72_13040 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y45" ),
    .INIT ( 64'hAAAACCCCF0F0FF00 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_88  (
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<11> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<11> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<11> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<11> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_88_13039 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y22" ),
    .INIT ( 64'hFBEA7362D9C85140 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_914  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<13> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<13> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<13> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<13> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_914_12571 )
  );
  X_FF #(
    .LOC ( "SLICE_X25Y52" ),
    .INIT ( 1'b0 ))
  \Core/RF/R13_11  (
    .CE(\Core/RF/_n0179_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R13_11/CLK ),
    .I(\NlwBufferSignal_Core/RF/R13_11/IN ),
    .O(\Core/RF/R13 [11]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X25Y52" ),
    .INIT ( 1'b0 ))
  \Core/RF/R13_10  (
    .CE(\Core/RF/_n0179_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R13_10/CLK ),
    .I(\NlwBufferSignal_Core/RF/R13_10/IN ),
    .O(\Core/RF/R13 [10]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X25Y52" ),
    .INIT ( 1'b0 ))
  \Core/RF/R13_9  (
    .CE(\Core/RF/_n0179_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R13_9/CLK ),
    .I(\NlwBufferSignal_Core/RF/R13_9/IN ),
    .O(\Core/RF/R13 [9]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X25Y52" ),
    .INIT ( 1'b0 ))
  \Core/RF/R13_8  (
    .CE(\Core/RF/_n0179_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R13_8/CLK ),
    .I(\NlwBufferSignal_Core/RF/R13_8/IN ),
    .O(\Core/RF/R13 [8]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X25Y58" ),
    .INIT ( 1'b0 ))
  \Core/RF/R8_15  (
    .CE(\Core/RF/_n0199_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R8_15/CLK ),
    .I(\NlwBufferSignal_Core/RF/R8_15/IN ),
    .O(\Core/RF/R8 [15]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X25Y58" ),
    .INIT ( 1'b0 ))
  \Core/RF/R8_14  (
    .CE(\Core/RF/_n0199_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R8_14/CLK ),
    .I(\NlwBufferSignal_Core/RF/R8_14/IN ),
    .O(\Core/RF/R8 [14]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X25Y58" ),
    .INIT ( 1'b0 ))
  \Core/RF/R8_13  (
    .CE(\Core/RF/_n0199_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R8_13/CLK ),
    .I(\NlwBufferSignal_Core/RF/R8_13/IN ),
    .O(\Core/RF/R8 [13]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X25Y58" ),
    .INIT ( 1'b0 ))
  \Core/RF/R8_12  (
    .CE(\Core/RF/_n0199_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R8_12/CLK ),
    .I(\NlwBufferSignal_Core/RF/R8_12/IN ),
    .O(\Core/RF/R8 [12]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_ena/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_ena_DMUX_Delay  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_ena ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_ena_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y17" ),
    .INIT ( 64'h0000002000000020 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out71  (
    .ADR1(Address[11]),
    .ADR0(Address[10]),
    .ADR3(Address[13]),
    .ADR4(Address[14]),
    .ADR2(Address[12]),
    .ADR5(1'b1),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_ena )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X26Y17" ),
    .INIT ( 32'h00000010 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out66  (
    .ADR1(Address[11]),
    .ADR0(Address[10]),
    .ADR3(Address[13]),
    .ADR4(Address[14]),
    .ADR2(Address[12]),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_ena )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y28" ),
    .INIT ( 64'hCAFFCAF0CA0FCA00 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1012  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<6> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<6> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<6> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<6> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1012_12623 )
  );
  X_FF #(
    .LOC ( "SLICE_X25Y51" ),
    .INIT ( 1'b0 ))
  \Core/RF/R0_10  (
    .CE(\Core/RF/_n0231_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R0_10/CLK ),
    .I(\NlwBufferSignal_Core/RF/R0_10/IN ),
    .O(\Core/RF/R0 [10]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X25Y51" ),
    .INIT ( 1'b0 ))
  \Core/RF/R0_9  (
    .CE(\Core/RF/_n0231_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R0_9/CLK ),
    .I(\NlwBufferSignal_Core/RF/R0_9/IN ),
    .O(\Core/RF/R0 [9]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X25Y51" ),
    .INIT ( 1'b0 ))
  \Core/RF/R0_8  (
    .CE(\Core/RF/_n0231_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R0_8/CLK ),
    .I(\NlwBufferSignal_Core/RF/R0_8/IN ),
    .O(\Core/RF/R0 [8]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y29" ),
    .INIT ( 64'hBBBBFC308888FC30 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_102  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<11> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<11> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<11> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<11> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_102_12499 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_712/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_712_CMUX_Delay  (
    .I(DoutB_6_OBUF_10243),
    .O(DoutB_6_OBUF_0)
  );
  X_MUX2 #(
    .LOC ( "SLICE_X26Y44" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_11  (
    .IA(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_412_10245 ),
    .IB(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_312_10264 ),
    .O(DoutB_6_OBUF_10243),
    .SEL(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y44" ),
    .INIT ( 64'hDDF5DDA088F588A0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_412  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [4]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [3]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_938_12622 ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1012_12623 ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_937_12624 ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_838_13037 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_412_10245 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y44" ),
    .INIT ( 64'hEEEEF5A04444F5A0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_312  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [4]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [3]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_837_12619 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_936_12620 ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_836_12621 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_712_13038 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_312_10264 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y44" ),
    .INIT ( 64'hB8B8FFCCB8B83300 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_712  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<6> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<6> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<6> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<6> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_712_13038 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y44" ),
    .INIT ( 64'hEEEEFC302222FC30 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_838  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<6> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<6> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<6> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<6> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_838_13037 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y20" ),
    .INIT ( 64'hF7D5B391E6C4A280 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_932  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<4> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<4> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<4> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<4> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_932_12607 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_711/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_711_CMUX_Delay  (
    .I(DoutB_5_OBUF_10213),
    .O(DoutB_5_OBUF_0)
  );
  X_MUX2 #(
    .LOC ( "SLICE_X26Y43" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_10  (
    .IA(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_411_10215 ),
    .IB(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_311_10234 ),
    .O(DoutB_5_OBUF_10213),
    .SEL(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y43" ),
    .INIT ( 64'hFDADF8A85D0D5808 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_411  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [4]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [3]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_935_12616 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1011_12617 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_934_12618 ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_835_13035 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_411_10215 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y43" ),
    .INIT ( 64'hACACFFF0ACAC0F00 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_311  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [4]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [3]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_834_12613 ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_933_12614 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_833_12615 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_711_13036 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_311_10234 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y43" ),
    .INIT ( 64'hF3F3EE22C0C0EE22 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_711  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<5> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<5> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<5> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<5> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_711_13036 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X26Y43" ),
    .INIT ( 64'hF3F3EE22C0C0EE22 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_835  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<5> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<5> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<5> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<5> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_835_13035 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y21" ),
    .INIT ( 64'hEFECE3E02F2C2320 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_911  (
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<12> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<12> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<12> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<12> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_911_12565 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y21" ),
    .INIT ( 64'hFAFA5050DD88DD88 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_920  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<15> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<15> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<15> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<15> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_920_12583 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y21" ),
    .INIT ( 64'hCAFFCA0FCAF0CA00 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_98  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<11> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<11> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<11> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<11> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_98_12559 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X25Y32" ),
    .INIT ( 64'hFEFAFCF0FCF0FCF0 ))
  \Core/PS_Address<3>  (
    .ADR1(\Core/PC [3]),
    .ADR0(\Core/PS_FSM_FFd1_12904 ),
    .ADR4(\Core/PC[15]_GND_4_o_add_16_OUT<3>_0 ),
    .ADR2(N14),
    .ADR5(\Core/ReadData[15]_ReadData[15]_OR_5_o ),
    .ADR3(\Core/PS_Address<0>1 ),
    .O(Address[3])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y20" ),
    .INIT ( 64'hFEAEF4A45E0E5404 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_935  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<5> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<5> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<5> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<5> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_935_12616 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y20" ),
    .INIT ( 64'hFFACF0AC0FAC00AC ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_92  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<0> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<0> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<0> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<0> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_92_12479 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y20" ),
    .INIT ( 64'hF3BBC0BBF388C088 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_932  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<4> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<4> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<4> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<4> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_932_12546 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y20" ),
    .INIT ( 64'hAAF0FFCCAAF000CC ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_929  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<3> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<3> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<3> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<3> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_929_12540 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_enb/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_enb_AMUX_Delay  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_enb ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_enb_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y20" ),
    .INIT ( 64'h0100000001000000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out391  (
    .ADR2(Address[11]),
    .ADR4(Address[10]),
    .ADR0(Address[13]),
    .ADR1(Address[14]),
    .ADR3(Address[12]),
    .ADR5(1'b1),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_enb )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X29Y20" ),
    .INIT ( 32'h00000100 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out381  (
    .ADR2(Address[11]),
    .ADR4(Address[10]),
    .ADR0(Address[13]),
    .ADR1(Address[14]),
    .ADR3(Address[12]),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_enb )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_76/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_76_CMUX_Delay  (
    .I(DoutB_15_OBUF_10445),
    .O(DoutB_15_OBUF_0)
  );
  X_MUX2 #(
    .LOC ( "SLICE_X28Y46" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_5  (
    .IA(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_46_10447 ),
    .IB(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_36_10466 ),
    .O(DoutB_15_OBUF_10445),
    .SEL(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y46" ),
    .INIT ( 64'hEE44FAFAEE445050 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_46  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [4]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [3]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_920_12522 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_106_12523 ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_919_12524 ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_820_13047 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_46_10447 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y46" ),
    .INIT ( 64'hE4FFE455E4AAE400 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_36  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [4]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [3]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_819_12519 ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_918_12520 ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_818_12521 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_76_13048 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_36_10466 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y46" ),
    .INIT ( 64'hF0F0FF00CCCCAAAA ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_76  (
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<15> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<15> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<15> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<15> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_76_13048 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y46" ),
    .INIT ( 64'hCCCCAAAAF0F0FF00 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_820  (
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<15> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<15> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<15> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<15> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_820_13047 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y7" ),
    .INIT ( 64'hFB73D951EA62C840 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_937  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<6> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<6> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<6> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<6> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_937_12624 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y21" ),
    .INIT ( 64'hFFCC00CCF0AAF0AA ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_920  (
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<15> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<15> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<15> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<15> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_920_12522 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y21" ),
    .INIT ( 64'hCFC0CFC0FAFA0A0A ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_911  (
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<12> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<12> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<12> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<12> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_911_12504 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y21" ),
    .INIT ( 64'hF3C0F3C0BBBB8888 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_914  (
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<13> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<13> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<13> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<13> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_914_12510 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_71/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_71_CMUX_Delay  (
    .I(DoutB_10_OBUF_10415),
    .O(DoutB_10_OBUF_0)
  );
  X_MUX2 #(
    .LOC ( "SLICE_X28Y45" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_0  (
    .IA(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_41_10417 ),
    .IB(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_31_10436 ),
    .O(DoutB_10_OBUF_10415),
    .SEL(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y45" ),
    .INIT ( 64'hF0AAF0AACCFFCC00 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_41  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [4]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [3]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_95_12492 ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_101_12493 ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_94_12494 ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_85_13045 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_41_10417 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y45" ),
    .INIT ( 64'hEFE54F45EAE04A40 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_31  (
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [4]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [3]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_84_12489 ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_93_12490 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_83_12491 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_71_13046 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_31_10436 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y45" ),
    .INIT ( 64'hFF00AAAAF0F0CCCC ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_71  (
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<10> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<10> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<10> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<10> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_71_13046 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y45" ),
    .INIT ( 64'hEEF322F3EEC022C0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_85  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<10> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<10> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<10> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<10> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_85_13045 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77_CMUX_Delay  (
    .I(DoutB_1_OBUF_10355),
    .O(DoutB_1_OBUF_0)
  );
  X_MUX2 #(
    .LOC ( "SLICE_X28Y43" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_6  (
    .IA(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47_10357 ),
    .IB(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_37_10376 ),
    .O(DoutB_1_OBUF_10355),
    .SEL(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y43" ),
    .INIT ( 64'hFEBA7632DC985410 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [4]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [3]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_923_12528 ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107_12529 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_922_12530 ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_823_13041 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_47_10357 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y43" ),
    .INIT ( 64'hAACCF0FFAACCF000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_37  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [4]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [3]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_822_12525 ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_921_12526 ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_821_12527 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77_13042 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_37_10376 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y43" ),
    .INIT ( 64'hAACCF0FFAACCF000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<1> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<1> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<1> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<1> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_77_13042 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y43" ),
    .INIT ( 64'hF0CCAAFFF0CCAA00 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_823  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<1> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<1> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<1> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<1> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_823_13041 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_73/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_73_CMUX_Delay  (
    .I(DoutB_12_OBUF_10385),
    .O(DoutB_12_OBUF_0)
  );
  X_MUX2 #(
    .LOC ( "SLICE_X28Y44" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_2  (
    .IA(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43_10387 ),
    .IB(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_33_10406 ),
    .O(DoutB_12_OBUF_10385),
    .SEL(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y44" ),
    .INIT ( 64'hFF00CCCCAAAAF0F0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [4]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [3]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_911_12504 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_103_12505 ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_910_12506 ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_811_13043 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_43_10387 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y44" ),
    .INIT ( 64'hB8B8FF33B8B8CC00 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_33  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [4]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [3]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_810_12501 ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_99_12502 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_89_12503 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_73_13044 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_33_10406 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y44" ),
    .INIT ( 64'hFFF000F0CCAACCAA ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_73  (
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<12> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<12> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<12> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<12> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_73_13044 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y44" ),
    .INIT ( 64'hCCFFCC00AAF0AAF0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_811  (
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<12> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<12> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<12> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<12> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_811_13043 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y9" ),
    .INIT ( 64'hFAEEFA4450EE5044 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_940  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<7> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<7> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<7> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<7> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_940_12630 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y9" ),
    .INIT ( 64'hFCFCBB883030BB88 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_913  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<13> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<13> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<13> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<13> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_913_12512 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y9" ),
    .INIT ( 64'hF3F3EE22C0C0EE22 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_934  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<5> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<5> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<5> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<5> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_934_12618 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y10" ),
    .INIT ( 64'hEEEE4444F5A0F5A0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_943  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<8> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<8> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<8> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<8> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_943_12636 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y10" ),
    .INIT ( 64'hFFAC0FACF0AC00AC ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_946  (
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<9> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<9> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<9> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<9> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_946_12642 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y21" ),
    .INIT ( 64'hFEAE5E0EF4A45404 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_944  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<8> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<8> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<8> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<8> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_944_12634 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y28" ),
    .INIT ( 64'hD8FFD8AAD855D800 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<1> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<1> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<1> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<1> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_107_12529 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y8" ),
    .INIT ( 64'hE2FFE2CCE233E200 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_922  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<1> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<1> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<1> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<1> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_922_12530 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y20" ),
    .INIT ( 64'hAFA0AFA0FCFC0C0C ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_923  (
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<1> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<1> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<1> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<1> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_923_12528 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y29" ),
    .INIT ( 64'hFFF0AACC00F0AACC ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_103  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<12> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<12> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<12> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<12> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_103_12505 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X28Y29" ),
    .INIT ( 64'hF5A0DDDDF5A08888 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_106  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<15> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<15> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<15> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<15> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_106_12523 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y8" ),
    .INIT ( 64'hF0CCAAFFF0CCAA00 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_91  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<0> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<0> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<0> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<0> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_91_12481 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y8" ),
    .INIT ( 64'hEEEE4444F5A0F5A0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_925  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<2> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<2> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<2> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<2> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_925_12536 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X29Y29" ),
    .INIT ( 64'hAAFFAA00F0CCF0CC ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_101  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<10> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<10> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<10> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<10> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_101_12493 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y11" ),
    .INIT ( 64'hF5DDF588A0DDA088 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_97  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<11> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<11> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<11> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<11> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_97_12500 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y8" ),
    .INIT ( 64'hCFCFAFA0C0C0AFA0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_934  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<5> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<5> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<5> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<5> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_934_12445 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y8" ),
    .INIT ( 64'hAAF0AAF0CCFFCC00 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_940  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<7> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<7> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<7> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<7> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_940_12457 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y29" ),
    .INIT ( 64'hF0FFCCAAF000CCAA ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_104  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<13> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<13> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<13> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<13> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_104_12511 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y29" ),
    .INIT ( 64'hFFAACCF000AACCF0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_105  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<14> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<14> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<14> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<14> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_105_12517 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_75/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_75_CMUX_Delay  (
    .I(DoutB_14_OBUF_10727),
    .O(DoutB_14_OBUF_0)
  );
  X_MUX2 #(
    .LOC ( "SLICE_X30Y46" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_4  (
    .IA(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_45_10729 ),
    .IB(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_35_10748 ),
    .O(DoutB_14_OBUF_10727),
    .SEL(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y46" ),
    .INIT ( 64'hDDF5DDA088F588A0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_45  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [4]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [3]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_917_12516 ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_105_12517 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_916_12518 ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_817_13055 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_45_10729 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y46" ),
    .INIT ( 64'hF0AACCFFF0AACC00 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_35  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [4]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [3]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_816_12513 ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_915_12514 ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_815_12515 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_75_13056 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_35_10748 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y46" ),
    .INIT ( 64'hF0AAF0AAFFCC00CC ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_75  (
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<14> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<14> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<14> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<14> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_75_13056 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y46" ),
    .INIT ( 64'hE4E4FF55E4E4AA00 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_817  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<14> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<14> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<14> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<14> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_817_13055 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_74/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_74_CMUX_Delay  (
    .I(DoutB_13_OBUF_10697),
    .O(DoutB_13_OBUF_0)
  );
  X_MUX2 #(
    .LOC ( "SLICE_X30Y45" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_3  (
    .IA(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_44_10699 ),
    .IB(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_34_10718 ),
    .O(DoutB_13_OBUF_10697),
    .SEL(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y45" ),
    .INIT ( 64'hFBD9EAC873516240 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_44  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [4]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [3]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_914_12510 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_104_12511 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_913_12512 ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_814_13053 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_44_10699 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y45" ),
    .INIT ( 64'hFCAF0CAFFCA00CA0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_34  (
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [4]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [3]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_813_12507 ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_912_12508 ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_812_12509 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_74_13054 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_34_10718 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y45" ),
    .INIT ( 64'hFCAF0CAFFCA00CA0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_74  (
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<13> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<13> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<13> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<13> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_74_13054 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y45" ),
    .INIT ( 64'hAFA0FCFCAFA00C0C ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_814  (
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<13> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<13> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<13> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<13> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_814_13053 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y22" ),
    .INIT ( 64'hFCBB30BBFC883088 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_917  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<14> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<14> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<14> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<14> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_917_12516 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y8" ),
    .INIT ( 64'hFFCAF0CA0FCA00CA ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_931  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<4> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<4> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<4> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<4> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_931_12548 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y8" ),
    .INIT ( 64'hAFFCAF0CA0FCA00C ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_928  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<3> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<3> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<3> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<3> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_928_12542 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y9" ),
    .INIT ( 64'hFC0CAFAFFC0CA0A0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_91  (
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<0> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<0> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<0> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<0> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_91_12487 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_enb/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_enb_AMUX_Delay  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_enb ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_enb_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y15" ),
    .INIT ( 64'h0200000002000000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out411  (
    .ADR4(Address[10]),
    .ADR3(Address[11]),
    .ADR1(Address[13]),
    .ADR2(Address[14]),
    .ADR0(Address[12]),
    .ADR5(1'b1),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_enb )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y15" ),
    .INIT ( 32'h00000200 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out401  (
    .ADR4(Address[10]),
    .ADR3(Address[11]),
    .ADR1(Address[13]),
    .ADR2(Address[14]),
    .ADR0(Address[12]),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_enb )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_enb/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_enb_AMUX_Delay  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_enb ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_enb_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X32Y46" ),
    .INIT ( 64'h0000040000000400 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out371  (
    .ADR0(Address[13]),
    .ADR3(Address[11]),
    .ADR4(Address[14]),
    .ADR2(Address[12]),
    .ADR1(Address[10]),
    .ADR5(1'b1),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_enb )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X32Y46" ),
    .INIT ( 32'h00000100 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out361  (
    .ADR0(Address[13]),
    .ADR3(Address[11]),
    .ADR4(Address[14]),
    .ADR2(Address[12]),
    .ADR1(Address[10]),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_enb )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y8" ),
    .INIT ( 64'hFC30EEEEFC302222 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_922  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<1> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<1> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<1> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<1> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_922_12591 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y8" ),
    .INIT ( 64'hAAFFAA00F0CCF0CC ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_925  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<2> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<2> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<2> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<2> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_925_12597 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y8" ),
    .INIT ( 64'hFFCC3300B8B8B8B8 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_937  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<6> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<6> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<6> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<6> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_937_12451 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y10" ),
    .INIT ( 64'hFEBADC9876325410 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_919  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<15> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<15> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<15> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<15> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_919_12524 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y9" ),
    .INIT ( 64'hACFFACF0AC0FAC00 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_916  (
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<14> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<14> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<14> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<14> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_916_12518 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y9" ),
    .INIT ( 64'hFFCCB8B83300B8B8 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_94  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<10> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<10> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<10> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<10> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_94_12494 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y9" ),
    .INIT ( 64'hFC0CFC0CFAFA0A0A ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_910  (
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_doutb<12> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_doutb<12> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_doutb<12> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_doutb<12> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_910_12506 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y9" ),
    .INIT ( 64'hAACCAACCF0FFF000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_946  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<9> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<9> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<9> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<9> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_946_12469 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y21" ),
    .INIT ( 64'hACACACACFF0FF000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_947  (
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<9> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<9> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<9> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<9> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_947_12640 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y21" ),
    .INIT ( 64'hDD88F5F5DD88A0A0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_95  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<10> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<10> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<10> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<10> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_95_12492 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y21" ),
    .INIT ( 64'hCFCFC0C0AFA0AFA0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_98  (
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<11> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<11> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<11> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<11> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_98_12498 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y28" ),
    .INIT ( 64'hAAFFF0CCAA00F0CC ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_109  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<3> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<3> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<3> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<3> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_109_12541 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_79/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_79_CMUX_Delay  (
    .I(DoutB_3_OBUF_10637),
    .O(DoutB_3_OBUF_0)
  );
  X_MUX2 #(
    .LOC ( "SLICE_X30Y43" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_8  (
    .IA(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_49_10639 ),
    .IB(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_39_10658 ),
    .O(DoutB_3_OBUF_10637),
    .SEL(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y43" ),
    .INIT ( 64'hFEBA7632DC985410 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_49  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [4]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [3]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_929_12540 ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_109_12541 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_928_12542 ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_829_13049 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_49_10639 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y43" ),
    .INIT ( 64'hB8B8FF33B8B8CC00 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_39  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [4]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [3]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_828_12537 ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_927_12538 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_827_12539 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_79_13050 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_39_10658 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y43" ),
    .INIT ( 64'hCCF0CCF0FFAA00AA ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_79  (
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<3> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<3> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<3> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<3> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_79_13050 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y43" ),
    .INIT ( 64'hAAFFAA00F0CCF0CC ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_829  (
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<3> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<3> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<3> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<3> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_829_13049 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_710/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_710_CMUX_Delay  (
    .I(DoutB_4_OBUF_10667),
    .O(DoutB_4_OBUF_0)
  );
  X_MUX2 #(
    .LOC ( "SLICE_X30Y44" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_9  (
    .IA(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_410_10669 ),
    .IB(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_310_10688 ),
    .O(DoutB_4_OBUF_10667),
    .SEL(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y44" ),
    .INIT ( 64'hDD88FAFADD885050 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_410  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [4]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [3]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_932_12546 ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1010_12547 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_931_12548 ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_832_13051 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_410_10669 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y44" ),
    .INIT ( 64'hF7B3D591E6A2C480 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_310  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [4]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [3]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_831_12543 ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_930_12544 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_830_12545 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_710_13052 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_310_10688 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y44" ),
    .INIT ( 64'hFCFA0CFAFC0A0C0A ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_710  (
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<4> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<4> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<4> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<4> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_710_13052 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X30Y44" ),
    .INIT ( 64'hFD75B931EC64A820 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_832  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<4> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<4> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<4> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<4> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_832_13051 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y20" ),
    .INIT ( 64'hFDAD5D0DF8A85808 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_926  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<2> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<2> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<2> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<2> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_926_12534 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y20" ),
    .INIT ( 64'hF0F0CCCCAAAAFF00 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_941  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<7> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<7> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<7> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<7> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_941_12628 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X31Y20" ),
    .INIT ( 64'hB8FFB833B8CCB800 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_938  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_doutb<6> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_doutb<6> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_doutb<6> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_doutb<6> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_938_12622 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y13" ),
    .INIT ( 64'hF5A0DDDDF5A08888 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_913  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<13> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<13> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<13> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<13> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_913_12573 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_ena/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_ena_DMUX_Delay  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_ena ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_ena_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y29" ),
    .INIT ( 64'h0000800000008000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out171  (
    .ADR4(Address[14]),
    .ADR0(Address[11]),
    .ADR3(Address[13]),
    .ADR1(Address[10]),
    .ADR2(Address[12]),
    .ADR5(1'b1),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_ena )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y29" ),
    .INIT ( 32'h00002000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out161  (
    .ADR4(Address[14]),
    .ADR0(Address[11]),
    .ADR3(Address[13]),
    .ADR1(Address[10]),
    .ADR2(Address[12]),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_ena )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_ena/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_ena_AMUX_Delay  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_ena ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_ena_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y21" ),
    .INIT ( 64'h0400000004000000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out131  (
    .ADR1(Address[13]),
    .ADR4(Address[10]),
    .ADR2(Address[14]),
    .ADR0(Address[12]),
    .ADR3(Address[11]),
    .ADR5(1'b1),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_ena )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y21" ),
    .INIT ( 32'h00000400 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out121  (
    .ADR1(Address[13]),
    .ADR4(Address[10]),
    .ADR2(Address[14]),
    .ADR0(Address[12]),
    .ADR3(Address[11]),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_ena )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_enb/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_enb_AMUX_Delay  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_enb ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_enb_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y42" ),
    .INIT ( 64'h0002000000020000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out511  (
    .ADR1(Address[11]),
    .ADR0(Address[14]),
    .ADR3(Address[13]),
    .ADR2(Address[12]),
    .ADR4(Address[10]),
    .ADR5(1'b1),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_enb )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y42" ),
    .INIT ( 32'h00000002 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out501  (
    .ADR1(Address[11]),
    .ADR0(Address[14]),
    .ADR3(Address[13]),
    .ADR2(Address[12]),
    .ADR4(Address[10]),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_enb )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y11" ),
    .INIT ( 64'hFC0CFAFAFC0C0A0A ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_97  (
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<11> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<11> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<11> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<11> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_97_12561 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y11" ),
    .INIT ( 64'hDFDA8F8AD5D08580 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_910  (
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<12> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<12> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<12> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<12> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_910_12567 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_enb/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_enb_BMUX_Delay  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_enb ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_enb_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y49" ),
    .INIT ( 64'h0000001000000010 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out351  (
    .ADR4(Address[11]),
    .ADR0(Address[13]),
    .ADR3(Address[14]),
    .ADR1(Address[12]),
    .ADR2(Address[10]),
    .ADR5(1'b1),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_enb )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y49" ),
    .INIT ( 32'h00000001 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out341  (
    .ADR4(Address[11]),
    .ADR0(Address[13]),
    .ADR3(Address[14]),
    .ADR1(Address[12]),
    .ADR2(Address[10]),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_enb )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_ena/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_ena_AMUX_Delay  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_ena ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_ena_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y41" ),
    .INIT ( 64'h0004000000040000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out191  (
    .ADR3(Address[11]),
    .ADR1(Address[14]),
    .ADR0(Address[13]),
    .ADR2(Address[12]),
    .ADR4(Address[10]),
    .ADR5(1'b1),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_ena )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y41" ),
    .INIT ( 32'h00000004 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out181  (
    .ADR3(Address[11]),
    .ADR1(Address[14]),
    .ADR0(Address[13]),
    .ADR2(Address[12]),
    .ADR4(Address[10]),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_ena )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y10" ),
    .INIT ( 64'hBF8FB383BC8CB080 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_916  (
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<14> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<14> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<14> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<14> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_916_12579 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y10" ),
    .INIT ( 64'hD8FFD855D8AAD800 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_94  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<10> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<10> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<10> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<10> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_94_12555 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_enb/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_enb_DMUX_Delay  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_enb ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_enb_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y22" ),
    .INIT ( 64'h0000080000000800 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out451  (
    .ADR1(Address[13]),
    .ADR3(Address[10]),
    .ADR4(Address[14]),
    .ADR2(Address[12]),
    .ADR0(Address[11]),
    .ADR5(1'b1),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_enb )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y22" ),
    .INIT ( 32'h00000008 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out441  (
    .ADR1(Address[13]),
    .ADR3(Address[10]),
    .ADR4(Address[14]),
    .ADR2(Address[12]),
    .ADR0(Address[11]),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_enb )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y9" ),
    .INIT ( 64'hFDB9ECA875316420 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_919  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<15> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<15> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<15> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<15> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_919_12585 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y9" ),
    .INIT ( 64'hF5F5EE44A0A0EE44 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_931  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<4> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<4> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<4> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<4> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_931_12609 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y9" ),
    .INIT ( 64'hAAF0FFCCAAF000CC ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_943  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<8> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<8> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<8> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<8> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_943_12463 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y9" ),
    .INIT ( 64'hFA50FA50DDDD8888 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_928  (
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_douta<3> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_douta<3> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_douta<3> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_douta<3> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_928_12603 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_enb/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_enb_AMUX_Delay  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_enb ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_enb_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X33Y30" ),
    .INIT ( 64'h0080000000800000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out491  (
    .ADR3(Address[14]),
    .ADR1(Address[11]),
    .ADR4(Address[13]),
    .ADR0(Address[10]),
    .ADR2(Address[12]),
    .ADR5(1'b1),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_enb )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X33Y30" ),
    .INIT ( 32'h00400000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out481  (
    .ADR3(Address[14]),
    .ADR1(Address[11]),
    .ADR4(Address[13]),
    .ADR0(Address[10]),
    .ADR2(Address[12]),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_enb )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X21Y29" ),
    .INIT ( 64'hFECEF2C23E0E3202 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_104  (
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<13> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<13> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<13> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<13> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_104_12572 )
  );
  X_FF #(
    .LOC ( "SLICE_X21Y52" ),
    .INIT ( 1'b0 ))
  \Core/RF/R5_11  (
    .CE(\Core/RF/_n0211_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R5_11/CLK ),
    .I(\NlwBufferSignal_Core/RF/R5_11/IN ),
    .O(\Core/RF/R5 [11]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X21Y52" ),
    .INIT ( 1'b0 ))
  \Core/RF/R5_10  (
    .CE(\Core/RF/_n0211_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R5_10/CLK ),
    .I(\NlwBufferSignal_Core/RF/R5_10/IN ),
    .O(\Core/RF/R5 [10]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X21Y52" ),
    .INIT ( 1'b0 ))
  \Core/RF/R5_9  (
    .CE(\Core/RF/_n0211_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R5_9/CLK ),
    .I(\NlwBufferSignal_Core/RF/R5_9/IN ),
    .O(\Core/RF/R5 [9]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X21Y52" ),
    .INIT ( 1'b0 ))
  \Core/RF/R5_8  (
    .CE(\Core/RF/_n0211_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R5_8/CLK ),
    .I(\NlwBufferSignal_Core/RF/R5_8/IN ),
    .O(\Core/RF/R5 [8]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X21Y56" ),
    .INIT ( 64'h000F00FF00000000 ))
  \Core/Mmux_RFWriteData71  (
    .ADR0(1'b1),
    .ADR1(1'b1),
    .ADR5(\Core/Instruction [30]),
    .ADR3(\Core/Instruction [28]),
    .ADR4(\Core/RFBout<15>_0 ),
    .ADR2(\WriteData<15>_0 ),
    .O(\Core/Mmux_RFWriteData7 )
  );
  X_FF #(
    .LOC ( "SLICE_X21Y53" ),
    .INIT ( 1'b0 ))
  \Core/RF/R4_11  (
    .CE(\Core/RF/_n0215_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R4_11/CLK ),
    .I(\NlwBufferSignal_Core/RF/R4_11/IN ),
    .O(\Core/RF/R4 [11]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X21Y53" ),
    .INIT ( 1'b0 ))
  \Core/RF/R4_10  (
    .CE(\Core/RF/_n0215_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R4_10/CLK ),
    .I(\NlwBufferSignal_Core/RF/R4_10/IN ),
    .O(\Core/RF/R4 [10]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X21Y53" ),
    .INIT ( 1'b0 ))
  \Core/RF/R4_9  (
    .CE(\Core/RF/_n0215_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R4_9/CLK ),
    .I(\NlwBufferSignal_Core/RF/R4_9/IN ),
    .O(\Core/RF/R4 [9]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X21Y53" ),
    .INIT ( 1'b0 ))
  \Core/RF/R4_8  (
    .CE(\Core/RF/_n0215_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R4_8/CLK ),
    .I(\NlwBufferSignal_Core/RF/R4_8/IN ),
    .O(\Core/RF/R4 [8]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X21Y54" ),
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \Core/alu/Sh411  (
    .ADR4(\Core/Instruction [16]),
    .ADR5(\Core/Instruction [17]),
    .ADR1(\WriteData<8>_0 ),
    .ADR3(\WriteData<6>_0 ),
    .ADR2(\WriteData<7>_0 ),
    .ADR0(\WriteData<9>_0 ),
    .O(\Core/alu/Sh41 )
  );
  X_BUF   \Address<6>/Address<6>_AMUX_Delay  (
    .I(N10_pack_4),
    .O(N10)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X21Y32" ),
    .INIT ( 64'hFFFFECCCECCCECCC ))
  \Core/PS_Address<6>  (
    .ADR4(\Core/PC [6]),
    .ADR3(\Core/PS_FSM_FFd1_12904 ),
    .ADR2(\Core/PC[15]_GND_4_o_add_16_OUT<6>_0 ),
    .ADR1(N8),
    .ADR0(\Core/ReadData[15]_ReadData[15]_OR_5_o ),
    .ADR5(\Core/PS_Address<0>1 ),
    .O(Address[6])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X21Y32" ),
    .INIT ( 64'hFFEAEAEAFFAAAAAA ))
  \Core/PS_Address<5>  (
    .ADR4(\Core/PC [5]),
    .ADR5(\Core/PS_FSM_FFd1_12904 ),
    .ADR1(\Core/PC[15]_GND_4_o_add_16_OUT<5>_0 ),
    .ADR0(N10),
    .ADR2(\Core/ReadData[15]_ReadData[15]_OR_5_o ),
    .ADR3(\Core/PS_Address<0>1 ),
    .O(Address[5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X21Y32" ),
    .INIT ( 64'hEE000000EE000000 ))
  \Core/PS_Address<6>_SW0  (
    .ADR2(1'b1),
    .ADR3(\Core/PS_FSM_FFd2_11092 ),
    .ADR1(\Core/Instruction[31]_GND_4_o_equal_21_o ),
    .ADR0(\Core/Instruction[31]_GND_4_o_equal_19_o ),
    .ADR4(\ReadData<6>_0 ),
    .ADR5(1'b1),
    .O(N8)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X21Y32" ),
    .INIT ( 32'hE000E000 ))
  \Core/PS_Address<5>_SW0  (
    .ADR2(\ReadData<5>_0 ),
    .ADR3(\Core/PS_FSM_FFd2_11092 ),
    .ADR1(\Core/Instruction[31]_GND_4_o_equal_21_o ),
    .ADR0(\Core/Instruction[31]_GND_4_o_equal_19_o ),
    .ADR4(1'b1),
    .O(N10_pack_4)
  );
  X_BUF   \Address<8>/Address<8>_AMUX_Delay  (
    .I(N6_pack_4),
    .O(N6)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X21Y31" ),
    .INIT ( 64'hFFECFFCCECECCCCC ))
  \Core/PS_Address<8>  (
    .ADR5(\Core/PC [8]),
    .ADR2(\Core/PS_FSM_FFd1_12904 ),
    .ADR0(\Core/PC[15]_GND_4_o_add_16_OUT<8>_0 ),
    .ADR1(N4),
    .ADR4(\Core/ReadData[15]_ReadData[15]_OR_5_o ),
    .ADR3(\Core/PS_Address<0>1 ),
    .O(Address[8])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X21Y31" ),
    .INIT ( 64'hFEEEFAAAEEEEAAAA ))
  \Core/PS_Address<7>  (
    .ADR1(\Core/PC [7]),
    .ADR5(\Core/PS_FSM_FFd1_12904 ),
    .ADR2(\Core/PC[15]_GND_4_o_add_16_OUT<7>_0 ),
    .ADR0(N6),
    .ADR3(\Core/ReadData[15]_ReadData[15]_OR_5_o ),
    .ADR4(\Core/PS_Address<0>1 ),
    .O(Address[7])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X21Y31" ),
    .INIT ( 64'hC080C080C080C080 ))
  \Core/PS_Address<8>_SW0  (
    .ADR4(1'b1),
    .ADR1(\Core/PS_FSM_FFd2_11092 ),
    .ADR3(\Core/Instruction[31]_GND_4_o_equal_21_o ),
    .ADR0(\Core/Instruction[31]_GND_4_o_equal_19_o ),
    .ADR2(\ReadData<8>_0 ),
    .ADR5(1'b1),
    .O(N4)
  );
  X_LUT5 #(
    .LOC ( "SLICE_X21Y31" ),
    .INIT ( 32'hCC880000 ))
  \Core/PS_Address<7>_SW0  (
    .ADR4(\ReadData<7>_0 ),
    .ADR1(\Core/PS_FSM_FFd2_11092 ),
    .ADR3(\Core/Instruction[31]_GND_4_o_equal_21_o ),
    .ADR0(\Core/Instruction[31]_GND_4_o_equal_19_o ),
    .ADR2(1'b1),
    .O(N6_pack_4)
  );
  X_FF #(
    .LOC ( "SLICE_X21Y57" ),
    .INIT ( 1'b0 ))
  \Core/RF/R5_15  (
    .CE(\Core/RF/_n0211_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R5_15/CLK ),
    .I(\NlwBufferSignal_Core/RF/R5_15/IN ),
    .O(\Core/RF/R5 [15]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X21Y57" ),
    .INIT ( 1'b0 ))
  \Core/RF/R5_14  (
    .CE(\Core/RF/_n0211_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R5_14/CLK ),
    .I(\NlwBufferSignal_Core/RF/R5_14/IN ),
    .O(\Core/RF/R5 [14]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X21Y57" ),
    .INIT ( 1'b0 ))
  \Core/RF/R5_13  (
    .CE(\Core/RF/_n0211_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R5_13/CLK ),
    .I(\NlwBufferSignal_Core/RF/R5_13/IN ),
    .O(\Core/RF/R5 [13]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X21Y57" ),
    .INIT ( 1'b0 ))
  \Core/RF/R5_12  (
    .CE(\Core/RF/_n0211_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R5_12/CLK ),
    .I(\NlwBufferSignal_Core/RF/R5_12/IN ),
    .O(\Core/RF/R5 [12]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X21Y58" ),
    .INIT ( 1'b0 ))
  \Core/RF/R7_15  (
    .CE(\Core/RF/_n0203_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R7_15/CLK ),
    .I(\NlwBufferSignal_Core/RF/R7_15/IN ),
    .O(\Core/RF/R7 [15]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X21Y58" ),
    .INIT ( 1'b0 ))
  \Core/RF/R7_14  (
    .CE(\Core/RF/_n0203_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R7_14/CLK ),
    .I(\NlwBufferSignal_Core/RF/R7_14/IN ),
    .O(\Core/RF/R7 [14]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X21Y58" ),
    .INIT ( 1'b0 ))
  \Core/RF/R7_13  (
    .CE(\Core/RF/_n0203_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R7_13/CLK ),
    .I(\NlwBufferSignal_Core/RF/R7_13/IN ),
    .O(\Core/RF/R7 [13]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X21Y58" ),
    .INIT ( 1'b0 ))
  \Core/RF/R7_12  (
    .CE(\Core/RF/_n0203_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R7_12/CLK ),
    .I(\NlwBufferSignal_Core/RF/R7_12/IN ),
    .O(\Core/RF/R7 [12]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X21Y59" ),
    .INIT ( 1'b0 ))
  \Core/RF/R12_15  (
    .CE(\Core/RF/_n0183_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R12_15/CLK ),
    .I(\NlwBufferSignal_Core/RF/R12_15/IN ),
    .O(\Core/RF/R12 [15]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X21Y59" ),
    .INIT ( 1'b0 ))
  \Core/RF/R12_14  (
    .CE(\Core/RF/_n0183_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R12_14/CLK ),
    .I(\NlwBufferSignal_Core/RF/R12_14/IN ),
    .O(\Core/RF/R12 [14]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X21Y59" ),
    .INIT ( 1'b0 ))
  \Core/RF/R12_13  (
    .CE(\Core/RF/_n0183_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R12_13/CLK ),
    .I(\NlwBufferSignal_Core/RF/R12_13/IN ),
    .O(\Core/RF/R12 [13]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X21Y59" ),
    .INIT ( 1'b0 ))
  \Core/RF/R12_12  (
    .CE(\Core/RF/_n0183_inv_0 ),
    .CLK(\NlwBufferSignal_Core/RF/R12_12/CLK ),
    .I(\NlwBufferSignal_Core/RF/R12_12/IN ),
    .O(\Core/RF/R12 [12]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \WriteData<13>/WriteData<13>_BMUX_Delay  (
    .I(WriteData[13]),
    .O(\WriteData<13>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X20Y60" ))
  \Core/RF/mux4_2_f8  (
    .IA(\Core/RF/mux4_4_f7_9136 ),
    .IB(\Core/RF/mux4_3_f7_9128 ),
    .O(WriteData[13]),
    .SEL(\Core/ARegSelect [3])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X20Y60" ))
  \Core/RF/mux4_4_f7  (
    .IA(\Core/RF/mux4_6_9127 ),
    .IB(\Core/RF/mux4_51_9152 ),
    .O(\Core/RF/mux4_4_f7_9136 ),
    .SEL(\Core/ARegSelect [2])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X20Y60" ))
  \Core/RF/mux4_3_f7  (
    .IA(\Core/RF/mux4_5_9123 ),
    .IB(\Core/RF/mux4_4_9126 ),
    .O(\Core/RF/mux4_3_f7_9128 ),
    .SEL(\Core/ARegSelect [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y60" ),
    .INIT ( 64'hFFF0CCAA00F0CCAA ))
  \Core/RF/mux4_6  (
    .ADR0(\Core/RF/R0 [13]),
    .ADR5(\Core/RF/R3 [13]),
    .ADR2(\Core/RF/R1 [13]),
    .ADR1(\Core/RF/R2 [13]),
    .ADR4(\Core/ARegSelect [0]),
    .ADR3(\Core/ARegSelect [1]),
    .O(\Core/RF/mux4_6_9127 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y60" ),
    .INIT ( 64'hF0F0AAAACCCCFF00 ))
  \Core/RF/mux4_51  (
    .ADR3(\Core/RF/R4 [13]),
    .ADR1(\Core/RF/R5 [13]),
    .ADR2(\Core/RF/R7 [13]),
    .ADR0(\Core/RF/R6 [13]),
    .ADR4(\Core/ARegSelect [0]),
    .ADR5(\Core/ARegSelect [1]),
    .O(\Core/RF/mux4_51_9152 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y60" ),
    .INIT ( 64'hCCFFF0AACC00F0AA ))
  \Core/RF/mux4_5  (
    .ADR0(\Core/RF/R8 [13]),
    .ADR2(\Core/RF/R9 [13]),
    .ADR1(\Core/RF/R11 [13]),
    .ADR5(\Core/RF/R10 [13]),
    .ADR3(\Core/ARegSelect [0]),
    .ADR4(\Core/ARegSelect [1]),
    .O(\Core/RF/mux4_5_9123 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X20Y60" ),
    .INIT ( 64'hFFCC00CCF0AAF0AA ))
  \Core/RF/mux4_4  (
    .ADR0(\Core/RF/R12 [13]),
    .ADR2(\Core/RF/R13 [13]),
    .ADR4(\Core/RF/R15 [13]),
    .ADR1(\Core/RF/R14 [13]),
    .ADR3(\Core/ARegSelect [0]),
    .ADR5(\Core/ARegSelect [1]),
    .O(\Core/RF/mux4_4_9126 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X21Y28" ),
    .INIT ( 64'hFECEF2C23E0E3202 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1011  (
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<5> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<5> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<5> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<5> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1011_12444 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X21Y33" ),
    .INIT ( 64'hFFEAFFC0FFC0FFC0 ))
  \Core/PS_Address<9>  (
    .ADR2(\Core/PC [9]),
    .ADR0(\Core/PS_FSM_FFd1_12904 ),
    .ADR5(\Core/PC[15]_GND_4_o_add_16_OUT<9>_0 ),
    .ADR3(N2_0),
    .ADR4(\Core/ReadData[15]_ReadData[15]_OR_5_o ),
    .ADR1(\Core/PS_Address<0>1 ),
    .O(Address[9])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X21Y33" ),
    .INIT ( 64'hFFFFECA0FFFFCC00 ))
  \Core/PS_Address<14>  (
    .ADR1(\Core/PC [14]),
    .ADR0(\Core/PS_FSM_FFd1_12904 ),
    .ADR5(\Core/PC[15]_GND_4_o_add_16_OUT<14>_0 ),
    .ADR4(N20_0),
    .ADR2(\Core/ReadData[15]_ReadData[15]_OR_5_o ),
    .ADR3(\Core/PS_Address<0>1 ),
    .O(Address[14])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X21Y33" ),
    .INIT ( 64'hFFFFC8CCFFFFCC8C ))
  \Core/PS_Address<0>11  (
    .ADR1(\Core/PS_FSM_FFd1_12904 ),
    .ADR4(N36),
    .ADR0(\ReadData<15>_0 ),
    .ADR5(\ReadData<13>_0 ),
    .ADR2(\ReadData<14>_0 ),
    .ADR3(\ReadData<12>_0 ),
    .O(\Core/PS_Address<0>1 )
  );
  X_BUF   \Core/Instruction_31_2/Core/Instruction_31_2_DMUX_Delay  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_ena ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_ena_0 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X21Y43" ),
    .INIT ( 64'h0040000000400000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out231  (
    .ADR2(Address[10]),
    .ADR4(Address[14]),
    .ADR3(Address[11]),
    .ADR0(Address[13]),
    .ADR1(Address[12]),
    .ADR5(1'b1),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_ena )
  );
  X_LUT5 #(
    .LOC ( "SLICE_X21Y43" ),
    .INIT ( 32'h00040000 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out221  (
    .ADR2(Address[10]),
    .ADR4(Address[14]),
    .ADR3(Address[11]),
    .ADR0(Address[13]),
    .ADR1(Address[12]),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_ena )
  );
  X_FF #(
    .LOC ( "SLICE_X21Y43" ),
    .INIT ( 1'b0 ))
  \Core/Instruction_31_2  (
    .CE(\Core/PS<1>_inv ),
    .CLK(\NlwBufferSignal_Core/Instruction_31_2/CLK ),
    .I(\NlwBufferSignal_Core/Instruction_31_2/IN ),
    .O(\Core/Instruction_31_2_12890 ),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X21Y43" ),
    .INIT ( 1'b0 ))
  \Core/Instruction_31_1  (
    .CE(\Core/PS<1>_inv ),
    .CLK(\NlwBufferSignal_Core/Instruction_31_1/CLK ),
    .I(\NlwBufferSignal_Core/Instruction_31_1/IN ),
    .O(\Core/Instruction_31_1_12940 ),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X21Y50" ),
    .INIT ( 64'h000030300000F0F0 ))
  \Core/Mmux_RFWriteData22  (
    .ADR0(1'b1),
    .ADR3(1'b1),
    .ADR2(\Core/Instruction [30]),
    .ADR4(\Core/Instruction [28]),
    .ADR1(\Core/RFBout<10>_0 ),
    .ADR5(\WriteData<10>_0 ),
    .O(\Core/Mmux_RFWriteData21_12905 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y21" ),
    .INIT ( 64'hFBD9EAC873516240 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_95  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_douta<10> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_douta<10> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_douta<10> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_douta<10> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_95_12553 )
  );
  X_FF #(
    .LOC ( "SLICE_X22Y24" ),
    .INIT ( 1'b0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1/CLK ),
    .I(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1/IN ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_CMUX_Delay  (
    .I(DoutB_0_OBUF_9508),
    .O(DoutB_0_OBUF_0)
  );
  X_MUX2 #(
    .LOC ( "SLICE_X22Y44" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7  (
    .IA(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_9510 ),
    .IB(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_9529 ),
    .O(DoutB_0_OBUF_9508),
    .SEL(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y44" ),
    .INIT ( 64'hBBBB8888FC30FC30 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [4]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [3]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_92_12479 ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_10_12480 ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_91_12481 ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_82_13022 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_4_9510 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y44" ),
    .INIT ( 64'hF5F5DD88A0A0DD88 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [4]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [3]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_81_12475 ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_9_12476 ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_8_12477 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_13023 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_9529 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y44" ),
    .INIT ( 64'hF3C0EEEEF3C02222 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<0> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<0> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<0> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<0> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_13023 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y44" ),
    .INIT ( 64'hCCCCAAAAF0F0FF00 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_82  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<0> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<0> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<0> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<0> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_82_13022 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_77/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_77_CMUX_Delay  (
    .I(ReadData[1]),
    .O(\ReadData<1>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X22Y33" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_6  (
    .IA(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_47_9390 ),
    .IB(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_37_9409 ),
    .O(ReadData[1]),
    .SEL(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y33" ),
    .INIT ( 64'hE4FFE4AAE455E400 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_47  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [4]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [3]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_923_12589 ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_107_12590 ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_922_12591 ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_823_13014 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_47_9390 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y33" ),
    .INIT ( 64'hE4FFE455E4AAE400 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_37  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [4]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [3]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_822_12586 ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_921_12587 ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_821_12588 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_77_13015 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_37_9409 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y33" ),
    .INIT ( 64'hEEF5EEA044F544A0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_77  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<1> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<1> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<1> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<1> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_77_13015 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y33" ),
    .INIT ( 64'hEF4FEA4AE545E040 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_823  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<1> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<1> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<1> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<1> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_823_13014 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_79/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_79_CMUX_Delay  (
    .I(ReadData[3]),
    .O(\ReadData<3>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X22Y36" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_8  (
    .IA(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_49_9450 ),
    .IB(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_39_9469 ),
    .O(ReadData[3]),
    .SEL(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y36" ),
    .INIT ( 64'hFE76BA32DC549810 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_49  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [4]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [3]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_929_12601 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_109_12602 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_928_12603 ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_829_13018 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_49_9450 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y36" ),
    .INIT ( 64'hFB73D951EA62C840 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_39  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [4]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [3]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_828_12598 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_927_12599 ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_827_12600 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_79_13019 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_39_9469 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y36" ),
    .INIT ( 64'hFFE2CCE233E200E2 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_79  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<3> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<3> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<3> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<3> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_79_13019 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y36" ),
    .INIT ( 64'hFEAE5E0EF4A45404 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_829  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<3> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<3> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<3> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<3> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_829_13018 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_712/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_712_CMUX_Delay  (
    .I(ReadData[6]),
    .O(\ReadData<6>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X22Y37" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_11  (
    .IA(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_412_9480 ),
    .IB(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_312_9499 ),
    .O(ReadData[6]),
    .SEL(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y37" ),
    .INIT ( 64'hDDFADD5088FA8850 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_412  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [4]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [3]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_938_12449 ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1012_12450 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_937_12451 ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_838_13020 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_412_9480 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y37" ),
    .INIT ( 64'hEEEE2222F3C0F3C0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_312  (
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [4]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [3]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_837_12446 ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_936_12447 ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_836_12448 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_712_13021 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_312_9499 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y37" ),
    .INIT ( 64'hEEEE2222FC30FC30 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_712  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<6> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<6> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<6> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<6> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_712_13021 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y37" ),
    .INIT ( 64'hF3F3C0C0BB88BB88 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_838  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<6> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<6> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<6> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<6> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_838_13020 )
  );
  X_BUF   \WriteData<8>/WriteData<8>_BMUX_Delay  (
    .I(WriteData[8]),
    .O(\WriteData<8>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X22Y49" ))
  \Core/RF/mux14_2_f8  (
    .IA(\Core/RF/mux14_4_f7_9583 ),
    .IB(\Core/RF/mux14_3_f7_9575 ),
    .O(WriteData[8]),
    .SEL(\Core/ARegSelect [3])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X22Y49" ))
  \Core/RF/mux14_4_f7  (
    .IA(\Core/RF/mux14_6_9574 ),
    .IB(\Core/RF/mux14_51_9599 ),
    .O(\Core/RF/mux14_4_f7_9583 ),
    .SEL(\Core/ARegSelect [2])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X22Y49" ))
  \Core/RF/mux14_3_f7  (
    .IA(\Core/RF/mux14_5_9570 ),
    .IB(\Core/RF/mux14_4_9573 ),
    .O(\Core/RF/mux14_3_f7_9575 ),
    .SEL(\Core/ARegSelect [2])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y49" ),
    .INIT ( 64'hFC30FC30BBBB8888 ))
  \Core/RF/mux14_6  (
    .ADR4(\Core/RF/R0 [8]),
    .ADR3(\Core/RF/R3 [8]),
    .ADR0(\Core/RF/R1 [8]),
    .ADR2(\Core/RF/R2 [8]),
    .ADR1(\Core/ARegSelect [0]),
    .ADR5(\Core/ARegSelect [1]),
    .O(\Core/RF/mux14_6_9574 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y49" ),
    .INIT ( 64'hB8B8B8B8FFCC3300 ))
  \Core/RF/mux14_51  (
    .ADR3(\Core/RF/R4 [8]),
    .ADR2(\Core/RF/R5 [8]),
    .ADR0(\Core/RF/R7 [8]),
    .ADR4(\Core/RF/R6 [8]),
    .ADR5(\Core/ARegSelect [0]),
    .ADR1(\Core/ARegSelect [1]),
    .O(\Core/RF/mux14_51_9599 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y49" ),
    .INIT ( 64'hEFE5EAE04F454A40 ))
  \Core/RF/mux14_5  (
    .ADR4(\Core/RF/R8 [8]),
    .ADR1(\Core/RF/R9 [8]),
    .ADR5(\Core/RF/R11 [8]),
    .ADR3(\Core/RF/R10 [8]),
    .ADR2(\Core/ARegSelect [0]),
    .ADR0(\Core/ARegSelect [1]),
    .O(\Core/RF/mux14_5_9570 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y49" ),
    .INIT ( 64'hFCAF0CAFFCA00CA0 ))
  \Core/RF/mux14_4  (
    .ADR5(\Core/RF/R12 [8]),
    .ADR1(\Core/RF/R13 [8]),
    .ADR4(\Core/RF/R15 [8]),
    .ADR0(\Core/RF/R14 [8]),
    .ADR3(\Core/ARegSelect [0]),
    .ADR2(\Core/ARegSelect [1]),
    .O(\Core/RF/mux14_4_9573 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_714/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_714_CMUX_Delay  (
    .I(ReadData[8]),
    .O(\ReadData<8>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X22Y34" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_13  (
    .IA(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_414_9420 ),
    .IB(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_314_9439 ),
    .O(ReadData[8]),
    .SEL(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y34" ),
    .INIT ( 64'hFDB9ECA875316420 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_414  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [4]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [3]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_944_12461 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1014_12462 ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_943_12463 ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_844_13016 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_414_9420 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y34" ),
    .INIT ( 64'hF7E6B3A2D5C49180 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_314  (
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [4]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [3]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_843_12458 ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_942_12459 ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_842_12460 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_714_13017 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_314_9439 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y34" ),
    .INIT ( 64'hF3EEF322C0EEC022 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_714  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<8> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<8> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<8> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<8> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_714_13017 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y34" ),
    .INIT ( 64'hEEEEFA504444FA50 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_844  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<8> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<8> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<8> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<8> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_844_13016 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_714/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_714_CMUX_Delay  (
    .I(DoutB_8_OBUF_9538),
    .O(DoutB_8_OBUF_0)
  );
  X_MUX2 #(
    .LOC ( "SLICE_X22Y45" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f7_13  (
    .IA(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_414_9540 ),
    .IB(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_314_9559 ),
    .O(DoutB_8_OBUF_9538),
    .SEL(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y45" ),
    .INIT ( 64'hBFB3BCB08F838C80 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_414  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [4]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [3]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_944_12634 ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1014_12635 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_943_12636 ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_844_13024 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_414_9540 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y45" ),
    .INIT ( 64'hFA50DDDDFA508888 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_314  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [4]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [3]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_843_12631 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_942_12632 ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_842_12633 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_714_13025 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_314_9559 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y45" ),
    .INIT ( 64'hB8B8B8B8FF33CC00 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_714  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_doutb<8> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_doutb<8> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_doutb<8> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_doutb<8> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_714_13025 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y45" ),
    .INIT ( 64'hF3F3C0C0BB88BB88 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_844  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<8> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_doutb<8> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_doutb<8> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_doutb<8> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_844_13024 )
  );
  X_FF #(
    .LOC ( "SLICE_X22Y27" ),
    .INIT ( 1'b0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2/CLK ),
    .I(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2/IN ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X22Y27" ),
    .INIT ( 1'b0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1  (
    .CE(VCC),
    .CLK(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1/CLK ),
    .I(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1/IN ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .RST(GND),
    .SET(GND)
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y29" ),
    .INIT ( 64'hFF0FACACF000ACAC ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1012  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<6> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<6> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<6> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<6> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1012_12450 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y29" ),
    .INIT ( 64'hBBBB8888F3C0F3C0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1014  (
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<8> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<8> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<8> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<8> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_1014_12635 )
  );
  X_BUF 
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_76/ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_76_CMUX_Delay  (
    .I(ReadData[15]),
    .O(\ReadData<15>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X22Y32" ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_2_f7_5  (
    .IA(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_46_9360 ),
    .IB(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_36_9379 ),
    .O(ReadData[15]),
    .SEL(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [5])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y32" ),
    .INIT ( 64'hFDB9ECA875316420 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_46  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [4]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [3]),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_920_12583 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_106_12584 ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_919_12585 ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_820_13012 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_46_9360 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y32" ),
    .INIT ( 64'hD8D8FF55D8D8AA00 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_36  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [4]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [3]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_819_12580 ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_918_12581 ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_818_12582 ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_76_13013 ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_36_9379 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y32" ),
    .INIT ( 64'hBBBB8888F3C0F3C0 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_76  (
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_douta<15> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_douta<15> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_douta<15> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_douta<15> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_76_13013 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y32" ),
    .INIT ( 64'hAAAAF0F0CCCCFF00 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_820  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<15> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<15> ),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<15> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<15> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_820_13012 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y28" ),
    .INIT ( 64'hAFAFFC0CA0A0FC0C ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1010  (
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [2]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe [1]),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_douta<4> ),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_douta<4> ),
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_douta<4> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_douta<4> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux_1010_12608 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y28" ),
    .INIT ( 64'hFADD50DDFA885088 ))
  \ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_10  (
    .ADR3(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [2]),
    .ADR0(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe [1]),
    .ADR2(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_doutb<0> ),
    .ADR4(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_doutb<0> ),
    .ADR1(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_doutb<0> ),
    .ADR5(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_doutb<0> ),
    .O(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_10_12480 )
  );
  X_FF #(
    .LOC ( "SLICE_X22Y51" ),
    .INIT ( 1'b0 ))
  \Core/RF/R9_11  (
    .CE(\Core/RF/_n0195_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R9_11/CLK ),
    .I(\NlwBufferSignal_Core/RF/R9_11/IN ),
    .O(\Core/RF/R9 [11]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X22Y51" ),
    .INIT ( 1'b0 ))
  \Core/RF/R9_10  (
    .CE(\Core/RF/_n0195_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R9_10/CLK ),
    .I(\NlwBufferSignal_Core/RF/R9_10/IN ),
    .O(\Core/RF/R9 [10]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X22Y51" ),
    .INIT ( 1'b0 ))
  \Core/RF/R9_9  (
    .CE(\Core/RF/_n0195_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R9_9/CLK ),
    .I(\NlwBufferSignal_Core/RF/R9_9/IN ),
    .O(\Core/RF/R9 [9]),
    .RST(GND),
    .SET(GND)
  );
  X_FF #(
    .LOC ( "SLICE_X22Y51" ),
    .INIT ( 1'b0 ))
  \Core/RF/R9_8  (
    .CE(\Core/RF/_n0195_inv ),
    .CLK(\NlwBufferSignal_Core/RF/R9_8/CLK ),
    .I(\NlwBufferSignal_Core/RF/R9_8/IN ),
    .O(\Core/RF/R9 [8]),
    .RST(GND),
    .SET(GND)
  );
  X_BUF   \Core/RFBout<10>/Core/RFBout<10>_BMUX_Delay  (
    .I(\Core/RFBout [10]),
    .O(\Core/RFBout<10>_0 )
  );
  X_MUX2 #(
    .LOC ( "SLICE_X22Y52" ))
  \Core/RF/mux17_2_f8  (
    .IA(\Core/RF/mux17_4_f7_9628 ),
    .IB(\Core/RF/mux17_3_f7_9626 ),
    .O(\Core/RFBout [10]),
    .SEL(\Core/Instruction [19])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X22Y52" ))
  \Core/RF/mux17_4_f7  (
    .IA(\Core/RF/mux17_6_9612 ),
    .IB(\Core/RF/mux17_51_9618 ),
    .O(\Core/RF/mux17_4_f7_9628 ),
    .SEL(\Core/Instruction [18])
  );
  X_MUX2 #(
    .LOC ( "SLICE_X22Y52" ))
  \Core/RF/mux17_3_f7  (
    .IA(\Core/RF/mux17_5_9634 ),
    .IB(\Core/RF/mux17_4_9635 ),
    .O(\Core/RF/mux17_3_f7_9626 ),
    .SEL(\Core/Instruction [18])
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y52" ),
    .INIT ( 64'hE4E4E4E4FF55AA00 ))
  \Core/RF/mux17_6  (
    .ADR5(\Core/Instruction [17]),
    .ADR0(\Core/Instruction [16]),
    .ADR1(\Core/RF/R2 [10]),
    .ADR2(\Core/RF/R3 [10]),
    .ADR3(\Core/RF/R1 [10]),
    .ADR4(\Core/RF/R0 [10]),
    .O(\Core/RF/mux17_6_9612 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y52" ),
    .INIT ( 64'hAAF0AAF0CCFFCC00 ))
  \Core/RF/mux17_51  (
    .ADR5(\Core/Instruction [17]),
    .ADR3(\Core/Instruction [16]),
    .ADR2(\Core/RF/R6 [10]),
    .ADR0(\Core/RF/R7 [10]),
    .ADR1(\Core/RF/R5 [10]),
    .ADR4(\Core/RF/R4 [10]),
    .O(\Core/RF/mux17_51_9618 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y52" ),
    .INIT ( 64'hFAFAFC0C0A0AFC0C ))
  \Core/RF/mux17_5  (
    .ADR2(\Core/Instruction [17]),
    .ADR4(\Core/Instruction [16]),
    .ADR3(\Core/RF/R10 [10]),
    .ADR5(\Core/RF/R11 [10]),
    .ADR0(\Core/RF/R9 [10]),
    .ADR1(\Core/RF/R8 [10]),
    .O(\Core/RF/mux17_5_9634 )
  );
  X_LUT6 #(
    .LOC ( "SLICE_X22Y52" ),
    .INIT ( 64'hBFBCB3B08F8C8380 ))
  \Core/RF/mux17_4  (
    .ADR2(\Core/Instruction [17]),
    .ADR1(\Core/Instruction [16]),
    .ADR5(\Core/RF/R14 [10]),
    .ADR0(\Core/RF/R15 [10]),
    .ADR4(\Core/RF/R13 [10]),
    .ADR3(\Core/RF/R12 [10]),
    .O(\Core/RF/mux17_4_9635 )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0>  (
    .I(\WriteData<0>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1>  (
    .I(\WriteData<1>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10>  (
    .I(\WriteData<10>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11>  (
    .I(\WriteData<11>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12>  (
    .I(\WriteData<12>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13>  (
    .I(\WriteData<13>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14>  (
    .I(\WriteData<14>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15>  (
    .I(\WriteData<15>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2>  (
    .I(\WriteData<2>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3>  (
    .I(\WriteData<3>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4>  (
    .I(\WriteData<4>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5>  (
    .I(\WriteData<5>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6>  (
    .I(\WriteData<6>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7>  (
    .I(\WriteData<7>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8>  (
    .I(\WriteData<8>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9>  (
    .I(\WriteData<9>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_ena ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.ram_enb ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0>  (
    .I(\WriteData<0>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1>  (
    .I(\WriteData<1>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10>  (
    .I(\WriteData<10>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11>  (
    .I(\WriteData<11>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12>  (
    .I(\WriteData<12>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13>  (
    .I(\WriteData<13>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14>  (
    .I(\WriteData<14>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15>  (
    .I(\WriteData<15>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2>  (
    .I(\WriteData<2>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3>  (
    .I(\WriteData<3>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4>  (
    .I(\WriteData<4>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5>  (
    .I(\WriteData<5>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6>  (
    .I(\WriteData<6>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7>  (
    .I(\WriteData<7>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8>  (
    .I(\WriteData<8>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9>  (
    .I(\WriteData<9>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_ena_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.ram_enb_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> )
  );
  X_BUF   \NlwBufferBlock_Core/alu/Madd_n0040_cy<7>/DI<0>  (
    .I(\WriteData<4>_0 ),
    .O(\NlwBufferSignal_Core/alu/Madd_n0040_cy<7>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_Core/alu/Madd_n0040_cy<7>/DI<1>  (
    .I(\WriteData<5>_0 ),
    .O(\NlwBufferSignal_Core/alu/Madd_n0040_cy<7>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_Core/alu/Madd_n0040_cy<7>/DI<2>  (
    .I(\WriteData<6>_0 ),
    .O(\NlwBufferSignal_Core/alu/Madd_n0040_cy<7>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_Core/alu/Madd_n0040_cy<7>/DI<3>  (
    .I(\WriteData<7>_0 ),
    .O(\NlwBufferSignal_Core/alu/Madd_n0040_cy<7>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_Core/alu/Madd_n0040_xor<15>/DI<0>  (
    .I(\WriteData<12>_0 ),
    .O(\NlwBufferSignal_Core/alu/Madd_n0040_xor<15>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_Core/alu/Madd_n0040_xor<15>/DI<1>  (
    .I(\WriteData<13>_0 ),
    .O(\NlwBufferSignal_Core/alu/Madd_n0040_xor<15>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_Core/alu/Madd_n0040_xor<15>/DI<2>  (
    .I(\WriteData<14>_0 ),
    .O(\NlwBufferSignal_Core/alu/Madd_n0040_xor<15>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_Core/alu/Madd_n0040_cy<11>/DI<0>  (
    .I(\WriteData<8>_0 ),
    .O(\NlwBufferSignal_Core/alu/Madd_n0040_cy<11>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_Core/alu/Madd_n0040_cy<11>/DI<1>  (
    .I(\WriteData<9>_0 ),
    .O(\NlwBufferSignal_Core/alu/Madd_n0040_cy<11>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_Core/alu/Madd_n0040_cy<11>/DI<2>  (
    .I(\WriteData<10>_0 ),
    .O(\NlwBufferSignal_Core/alu/Madd_n0040_cy<11>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_Core/alu/Madd_n0040_cy<11>/DI<3>  (
    .I(\WriteData<11>_0 ),
    .O(\NlwBufferSignal_Core/alu/Madd_n0040_cy<11>/DI<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0>  (
    .I(\WriteData<0>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1>  (
    .I(\WriteData<1>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10>  (
    .I(\WriteData<10>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11>  (
    .I(\WriteData<11>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12>  (
    .I(\WriteData<12>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13>  (
    .I(\WriteData<13>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14>  (
    .I(\WriteData<14>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15>  (
    .I(\WriteData<15>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2>  (
    .I(\WriteData<2>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3>  (
    .I(\WriteData<3>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4>  (
    .I(\WriteData<4>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5>  (
    .I(\WriteData<5>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6>  (
    .I(\WriteData<6>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7>  (
    .I(\WriteData<7>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8>  (
    .I(\WriteData<8>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9>  (
    .I(\WriteData<9>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_ena_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.ram_enb_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0>  (
    .I(\WriteData<0>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1>  (
    .I(\WriteData<1>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10>  (
    .I(\WriteData<10>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11>  (
    .I(\WriteData<11>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12>  (
    .I(\WriteData<12>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13>  (
    .I(\WriteData<13>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14>  (
    .I(\WriteData<14>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15>  (
    .I(\WriteData<15>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2>  (
    .I(\WriteData<2>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3>  (
    .I(\WriteData<3>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4>  (
    .I(\WriteData<4>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5>  (
    .I(\WriteData<5>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6>  (
    .I(\WriteData<6>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7>  (
    .I(\WriteData<7>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8>  (
    .I(\WriteData<8>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9>  (
    .I(\WriteData<9>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_ena ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.ram_enb ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0>  (
    .I(\WriteData<0>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1>  (
    .I(\WriteData<1>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10>  (
    .I(\WriteData<10>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11>  (
    .I(\WriteData<11>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12>  (
    .I(\WriteData<12>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13>  (
    .I(\WriteData<13>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14>  (
    .I(\WriteData<14>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15>  (
    .I(\WriteData<15>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2>  (
    .I(\WriteData<2>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3>  (
    .I(\WriteData<3>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4>  (
    .I(\WriteData<4>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5>  (
    .I(\WriteData<5>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6>  (
    .I(\WriteData<6>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7>  (
    .I(\WriteData<7>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8>  (
    .I(\WriteData<8>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9>  (
    .I(\WriteData<9>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_ena ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.ram_enb ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0>  (
    .I(\WriteData<0>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1>  (
    .I(\WriteData<1>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10>  (
    .I(\WriteData<10>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11>  (
    .I(\WriteData<11>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12>  (
    .I(\WriteData<12>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13>  (
    .I(\WriteData<13>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14>  (
    .I(\WriteData<14>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15>  (
    .I(\WriteData<15>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2>  (
    .I(\WriteData<2>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3>  (
    .I(\WriteData<3>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4>  (
    .I(\WriteData<4>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5>  (
    .I(\WriteData<5>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6>  (
    .I(\WriteData<6>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7>  (
    .I(\WriteData<7>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8>  (
    .I(\WriteData<8>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9>  (
    .I(\WriteData<9>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_ena_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.ram_enb_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0>  (
    .I(\WriteData<0>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1>  (
    .I(\WriteData<1>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10>  (
    .I(\WriteData<10>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11>  (
    .I(\WriteData<11>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12>  (
    .I(\WriteData<12>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13>  (
    .I(\WriteData<13>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14>  (
    .I(\WriteData<14>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15>  (
    .I(\WriteData<15>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2>  (
    .I(\WriteData<2>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3>  (
    .I(\WriteData<3>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4>  (
    .I(\WriteData<4>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5>  (
    .I(\WriteData<5>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6>  (
    .I(\WriteData<6>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7>  (
    .I(\WriteData<7>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8>  (
    .I(\WriteData<8>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9>  (
    .I(\WriteData<9>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_ena ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.ram_enb ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0>  (
    .I(\WriteData<0>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1>  (
    .I(\WriteData<1>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10>  (
    .I(\WriteData<10>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11>  (
    .I(\WriteData<11>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12>  (
    .I(\WriteData<12>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13>  (
    .I(\WriteData<13>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14>  (
    .I(\WriteData<14>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15>  (
    .I(\WriteData<15>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2>  (
    .I(\WriteData<2>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3>  (
    .I(\WriteData<3>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4>  (
    .I(\WriteData<4>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5>  (
    .I(\WriteData<5>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6>  (
    .I(\WriteData<6>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7>  (
    .I(\WriteData<7>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8>  (
    .I(\WriteData<8>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9>  (
    .I(\WriteData<9>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_ena_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.ram_enb_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> )
  );
  X_BUF   \NlwBufferBlock_Core/alu/Madd_n0040_cy<3>/DI<0>  (
    .I(\WriteData<0>_0 ),
    .O(\NlwBufferSignal_Core/alu/Madd_n0040_cy<3>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_Core/alu/Madd_n0040_cy<3>/DI<1>  (
    .I(\WriteData<1>_0 ),
    .O(\NlwBufferSignal_Core/alu/Madd_n0040_cy<3>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_Core/alu/Madd_n0040_cy<3>/DI<2>  (
    .I(\WriteData<2>_0 ),
    .O(\NlwBufferSignal_Core/alu/Madd_n0040_cy<3>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_Core/alu/Madd_n0040_cy<3>/DI<3>  (
    .I(\WriteData<3>_0 ),
    .O(\NlwBufferSignal_Core/alu/Madd_n0040_cy<3>/DI<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0>  (
    .I(\WriteData<0>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1>  (
    .I(\WriteData<1>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10>  (
    .I(\WriteData<10>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11>  (
    .I(\WriteData<11>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12>  (
    .I(\WriteData<12>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13>  (
    .I(\WriteData<13>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14>  (
    .I(\WriteData<14>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15>  (
    .I(\WriteData<15>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2>  (
    .I(\WriteData<2>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3>  (
    .I(\WriteData<3>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4>  (
    .I(\WriteData<4>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5>  (
    .I(\WriteData<5>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6>  (
    .I(\WriteData<6>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7>  (
    .I(\WriteData<7>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8>  (
    .I(\WriteData<8>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9>  (
    .I(\WriteData<9>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_ena ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.ram_enb ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0>  (
    .I(\WriteData<0>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1>  (
    .I(\WriteData<1>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10>  (
    .I(\WriteData<10>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11>  (
    .I(\WriteData<11>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12>  (
    .I(\WriteData<12>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13>  (
    .I(\WriteData<13>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14>  (
    .I(\WriteData<14>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15>  (
    .I(\WriteData<15>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2>  (
    .I(\WriteData<2>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3>  (
    .I(\WriteData<3>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4>  (
    .I(\WriteData<4>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5>  (
    .I(\WriteData<5>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6>  (
    .I(\WriteData<6>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7>  (
    .I(\WriteData<7>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8>  (
    .I(\WriteData<8>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9>  (
    .I(\WriteData<9>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_ena_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.ram_enb_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0>  (
    .I(\WriteData<0>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1>  (
    .I(\WriteData<1>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10>  (
    .I(\WriteData<10>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11>  (
    .I(\WriteData<11>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12>  (
    .I(\WriteData<12>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13>  (
    .I(\WriteData<13>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14>  (
    .I(\WriteData<14>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15>  (
    .I(\WriteData<15>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2>  (
    .I(\WriteData<2>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3>  (
    .I(\WriteData<3>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4>  (
    .I(\WriteData<4>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5>  (
    .I(\WriteData<5>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6>  (
    .I(\WriteData<6>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7>  (
    .I(\WriteData<7>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8>  (
    .I(\WriteData<8>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9>  (
    .I(\WriteData<9>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_ena ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.ram_enb ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0>  (
    .I(\WriteData<0>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1>  (
    .I(\WriteData<1>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10>  (
    .I(\WriteData<10>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11>  (
    .I(\WriteData<11>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12>  (
    .I(\WriteData<12>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13>  (
    .I(\WriteData<13>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14>  (
    .I(\WriteData<14>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15>  (
    .I(\WriteData<15>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2>  (
    .I(\WriteData<2>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3>  (
    .I(\WriteData<3>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4>  (
    .I(\WriteData<4>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5>  (
    .I(\WriteData<5>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6>  (
    .I(\WriteData<6>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7>  (
    .I(\WriteData<7>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8>  (
    .I(\WriteData<8>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9>  (
    .I(\WriteData<9>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_ena ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.ram_enb ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0>  (
    .I(\WriteData<0>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1>  (
    .I(\WriteData<1>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10>  (
    .I(\WriteData<10>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11>  (
    .I(\WriteData<11>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12>  (
    .I(\WriteData<12>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13>  (
    .I(\WriteData<13>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14>  (
    .I(\WriteData<14>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15>  (
    .I(\WriteData<15>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2>  (
    .I(\WriteData<2>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3>  (
    .I(\WriteData<3>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4>  (
    .I(\WriteData<4>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5>  (
    .I(\WriteData<5>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6>  (
    .I(\WriteData<6>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7>  (
    .I(\WriteData<7>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8>  (
    .I(\WriteData<8>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9>  (
    .I(\WriteData<9>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_ena_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.ram_enb_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0>  (
    .I(\WriteData<0>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1>  (
    .I(\WriteData<1>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10>  (
    .I(\WriteData<10>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11>  (
    .I(\WriteData<11>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12>  (
    .I(\WriteData<12>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13>  (
    .I(\WriteData<13>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14>  (
    .I(\WriteData<14>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15>  (
    .I(\WriteData<15>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2>  (
    .I(\WriteData<2>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3>  (
    .I(\WriteData<3>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4>  (
    .I(\WriteData<4>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5>  (
    .I(\WriteData<5>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6>  (
    .I(\WriteData<6>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7>  (
    .I(\WriteData<7>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8>  (
    .I(\WriteData<8>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9>  (
    .I(\WriteData<9>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_ena_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.ram_enb_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> )
  );
  X_BUF   \NlwBufferBlock_Core/PC_11/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/PC_11/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/PC_10/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/PC_10/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/Maccum_PC_cy<11>/DI<0>  (
    .I(\Core/Eqn_8_mand1_12355 ),
    .O(\NlwBufferSignal_Core/Maccum_PC_cy<11>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_Core/Maccum_PC_cy<11>/DI<1>  (
    .I(\Core/Eqn_9_mand1_12357 ),
    .O(\NlwBufferSignal_Core/Maccum_PC_cy<11>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_Core/Maccum_PC_cy<11>/DI<2>  (
    .I(\Core/Eqn_10_mand1_12360 ),
    .O(\NlwBufferSignal_Core/Maccum_PC_cy<11>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_Core/Maccum_PC_cy<11>/DI<3>  (
    .I(\Core/Eqn_11_mand1_12362 ),
    .O(\NlwBufferSignal_Core/Maccum_PC_cy<11>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_Core/PC_9/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/PC_9/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/PC_8/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/PC_8/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/PC_7/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/PC_7/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/PC_6/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/PC_6/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/Maccum_PC_cy<7>/DI<0>  (
    .I(\Core/Eqn_4_mand1_12346 ),
    .O(\NlwBufferSignal_Core/Maccum_PC_cy<7>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_Core/Maccum_PC_cy<7>/DI<1>  (
    .I(\Core/Eqn_5_mand1_12348 ),
    .O(\NlwBufferSignal_Core/Maccum_PC_cy<7>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_Core/Maccum_PC_cy<7>/DI<2>  (
    .I(\Core/Eqn_6_mand1_12351 ),
    .O(\NlwBufferSignal_Core/Maccum_PC_cy<7>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_Core/Maccum_PC_cy<7>/DI<3>  (
    .I(\Core/Eqn_7_mand1_12353 ),
    .O(\NlwBufferSignal_Core/Maccum_PC_cy<7>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_Core/PC_5/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/PC_5/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/PC_4/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/PC_4/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/alu/Mmux_Output2_rs_cy<3>/DI<0>  (
    .I(\Core/alu/Mmux_Output2_rs_A [0]),
    .O(\NlwBufferSignal_Core/alu/Mmux_Output2_rs_cy<3>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_Core/alu/Mmux_Output2_rs_cy<3>/DI<1>  (
    .I(\Core/alu/Mmux_Output2_rs_A [1]),
    .O(\NlwBufferSignal_Core/alu/Mmux_Output2_rs_cy<3>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_Core/alu/Mmux_Output2_rs_cy<3>/DI<2>  (
    .I(\Core/alu/Mmux_Output2_rs_A [2]),
    .O(\NlwBufferSignal_Core/alu/Mmux_Output2_rs_cy<3>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_Core/alu/Mmux_Output2_rs_cy<3>/DI<3>  (
    .I(\Core/alu/Mmux_Output2_rs_A [3]),
    .O(\NlwBufferSignal_Core/alu/Mmux_Output2_rs_cy<3>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_Core/PC_3/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/PC_3/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/PC_2/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/PC_2/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/Maccum_PC_cy<3>/DI<0>  (
    .I(\Core/Eqn_0_mand1_12337 ),
    .O(\NlwBufferSignal_Core/Maccum_PC_cy<3>/DI<0> )
  );
  X_BUF   \NlwBufferBlock_Core/Maccum_PC_cy<3>/DI<1>  (
    .I(\Core/Eqn_1_mand1_12339 ),
    .O(\NlwBufferSignal_Core/Maccum_PC_cy<3>/DI<1> )
  );
  X_BUF   \NlwBufferBlock_Core/Maccum_PC_cy<3>/DI<2>  (
    .I(\Core/Eqn_2_mand1_12342 ),
    .O(\NlwBufferSignal_Core/Maccum_PC_cy<3>/DI<2> )
  );
  X_BUF   \NlwBufferBlock_Core/Maccum_PC_cy<3>/DI<3>  (
    .I(\Core/Eqn_3_mand1_12344 ),
    .O(\NlwBufferSignal_Core/Maccum_PC_cy<3>/DI<3> )
  );
  X_BUF   \NlwBufferBlock_Core/PC_1/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/PC_1/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/PC_0/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/PC_0/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/PC_14/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/PC_14/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/PC_13/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/PC_13/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/PC_12/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/PC_12/CLK )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0>  (
    .I(\WriteData<0>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1>  (
    .I(\WriteData<1>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10>  (
    .I(\WriteData<10>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11>  (
    .I(\WriteData<11>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12>  (
    .I(\WriteData<12>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13>  (
    .I(\WriteData<13>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14>  (
    .I(\WriteData<14>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15>  (
    .I(\WriteData<15>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2>  (
    .I(\WriteData<2>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3>  (
    .I(\WriteData<3>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4>  (
    .I(\WriteData<4>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5>  (
    .I(\WriteData<5>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6>  (
    .I(\WriteData<6>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7>  (
    .I(\WriteData<7>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8>  (
    .I(\WriteData<8>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9>  (
    .I(\WriteData<9>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_ena ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.ram_enb ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0>  (
    .I(\WriteData<0>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1>  (
    .I(\WriteData<1>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10>  (
    .I(\WriteData<10>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11>  (
    .I(\WriteData<11>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12>  (
    .I(\WriteData<12>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13>  (
    .I(\WriteData<13>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14>  (
    .I(\WriteData<14>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15>  (
    .I(\WriteData<15>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2>  (
    .I(\WriteData<2>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3>  (
    .I(\WriteData<3>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4>  (
    .I(\WriteData<4>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5>  (
    .I(\WriteData<5>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6>  (
    .I(\WriteData<6>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7>  (
    .I(\WriteData<7>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8>  (
    .I(\WriteData<8>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9>  (
    .I(\WriteData<9>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_ena ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_enb ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0>  (
    .I(\WriteData<0>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1>  (
    .I(\WriteData<1>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10>  (
    .I(\WriteData<10>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11>  (
    .I(\WriteData<11>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12>  (
    .I(\WriteData<12>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13>  (
    .I(\WriteData<13>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14>  (
    .I(\WriteData<14>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15>  (
    .I(\WriteData<15>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2>  (
    .I(\WriteData<2>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3>  (
    .I(\WriteData<3>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4>  (
    .I(\WriteData<4>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5>  (
    .I(\WriteData<5>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6>  (
    .I(\WriteData<6>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7>  (
    .I(\WriteData<7>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8>  (
    .I(\WriteData<8>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9>  (
    .I(\WriteData<9>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_ena ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.ram_enb ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0>  (
    .I(\WriteData<0>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1>  (
    .I(\WriteData<1>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10>  (
    .I(\WriteData<10>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11>  (
    .I(\WriteData<11>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12>  (
    .I(\WriteData<12>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13>  (
    .I(\WriteData<13>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14>  (
    .I(\WriteData<14>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15>  (
    .I(\WriteData<15>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2>  (
    .I(\WriteData<2>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3>  (
    .I(\WriteData<3>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4>  (
    .I(\WriteData<4>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5>  (
    .I(\WriteData<5>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6>  (
    .I(\WriteData<6>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7>  (
    .I(\WriteData<7>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8>  (
    .I(\WriteData<8>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9>  (
    .I(\WriteData<9>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_ena_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.ram_enb_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0>  (
    .I(\WriteData<0>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1>  (
    .I(\WriteData<1>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10>  (
    .I(\WriteData<10>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11>  (
    .I(\WriteData<11>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12>  (
    .I(\WriteData<12>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13>  (
    .I(\WriteData<13>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14>  (
    .I(\WriteData<14>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15>  (
    .I(\WriteData<15>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2>  (
    .I(\WriteData<2>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3>  (
    .I(\WriteData<3>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4>  (
    .I(\WriteData<4>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5>  (
    .I(\WriteData<5>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6>  (
    .I(\WriteData<6>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7>  (
    .I(\WriteData<7>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8>  (
    .I(\WriteData<8>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9>  (
    .I(\WriteData<9>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_ena ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.ram_enb ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0>  (
    .I(\WriteData<0>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1>  (
    .I(\WriteData<1>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10>  (
    .I(\WriteData<10>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11>  (
    .I(\WriteData<11>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12>  (
    .I(\WriteData<12>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13>  (
    .I(\WriteData<13>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14>  (
    .I(\WriteData<14>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15>  (
    .I(\WriteData<15>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2>  (
    .I(\WriteData<2>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3>  (
    .I(\WriteData<3>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4>  (
    .I(\WriteData<4>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5>  (
    .I(\WriteData<5>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6>  (
    .I(\WriteData<6>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7>  (
    .I(\WriteData<7>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8>  (
    .I(\WriteData<8>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9>  (
    .I(\WriteData<9>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_ena_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.ram_enb_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0>  (
    .I(\WriteData<0>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1>  (
    .I(\WriteData<1>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10>  (
    .I(\WriteData<10>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11>  (
    .I(\WriteData<11>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12>  (
    .I(\WriteData<12>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13>  (
    .I(\WriteData<13>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14>  (
    .I(\WriteData<14>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15>  (
    .I(\WriteData<15>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2>  (
    .I(\WriteData<2>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3>  (
    .I(\WriteData<3>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4>  (
    .I(\WriteData<4>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5>  (
    .I(\WriteData<5>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6>  (
    .I(\WriteData<6>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7>  (
    .I(\WriteData<7>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8>  (
    .I(\WriteData<8>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9>  (
    .I(\WriteData<9>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_enb_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0>  (
    .I(\WriteData<0>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1>  (
    .I(\WriteData<1>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10>  (
    .I(\WriteData<10>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11>  (
    .I(\WriteData<11>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12>  (
    .I(\WriteData<12>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13>  (
    .I(\WriteData<13>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14>  (
    .I(\WriteData<14>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15>  (
    .I(\WriteData<15>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2>  (
    .I(\WriteData<2>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3>  (
    .I(\WriteData<3>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4>  (
    .I(\WriteData<4>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5>  (
    .I(\WriteData<5>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6>  (
    .I(\WriteData<6>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7>  (
    .I(\WriteData<7>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8>  (
    .I(\WriteData<8>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9>  (
    .I(\WriteData<9>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_ena ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.ram_enb ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0>  (
    .I(\WriteData<0>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1>  (
    .I(\WriteData<1>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10>  (
    .I(\WriteData<10>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11>  (
    .I(\WriteData<11>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12>  (
    .I(\WriteData<12>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13>  (
    .I(\WriteData<13>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14>  (
    .I(\WriteData<14>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15>  (
    .I(\WriteData<15>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2>  (
    .I(\WriteData<2>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3>  (
    .I(\WriteData<3>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4>  (
    .I(\WriteData<4>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5>  (
    .I(\WriteData<5>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6>  (
    .I(\WriteData<6>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7>  (
    .I(\WriteData<7>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8>  (
    .I(\WriteData<8>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9>  (
    .I(\WriteData<9>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_ena ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.ram_enb ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0>  (
    .I(\WriteData<0>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1>  (
    .I(\WriteData<1>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10>  (
    .I(\WriteData<10>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11>  (
    .I(\WriteData<11>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12>  (
    .I(\WriteData<12>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13>  (
    .I(\WriteData<13>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14>  (
    .I(\WriteData<14>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15>  (
    .I(\WriteData<15>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2>  (
    .I(\WriteData<2>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3>  (
    .I(\WriteData<3>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4>  (
    .I(\WriteData<4>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5>  (
    .I(\WriteData<5>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6>  (
    .I(\WriteData<6>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7>  (
    .I(\WriteData<7>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8>  (
    .I(\WriteData<8>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9>  (
    .I(\WriteData<9>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_ena_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.ram_enb_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0>  (
    .I(\WriteData<0>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1>  (
    .I(\WriteData<1>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10>  (
    .I(\WriteData<10>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11>  (
    .I(\WriteData<11>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12>  (
    .I(\WriteData<12>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13>  (
    .I(\WriteData<13>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14>  (
    .I(\WriteData<14>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15>  (
    .I(\WriteData<15>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2>  (
    .I(\WriteData<2>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3>  (
    .I(\WriteData<3>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4>  (
    .I(\WriteData<4>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5>  (
    .I(\WriteData<5>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6>  (
    .I(\WriteData<6>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7>  (
    .I(\WriteData<7>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8>  (
    .I(\WriteData<8>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9>  (
    .I(\WriteData<9>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_ena_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.ram_enb_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0>  (
    .I(\WriteData<0>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1>  (
    .I(\WriteData<1>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10>  (
    .I(\WriteData<10>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11>  (
    .I(\WriteData<11>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12>  (
    .I(\WriteData<12>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13>  (
    .I(\WriteData<13>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14>  (
    .I(\WriteData<14>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15>  (
    .I(\WriteData<15>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2>  (
    .I(\WriteData<2>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3>  (
    .I(\WriteData<3>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4>  (
    .I(\WriteData<4>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5>  (
    .I(\WriteData<5>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6>  (
    .I(\WriteData<6>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7>  (
    .I(\WriteData<7>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8>  (
    .I(\WriteData<8>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9>  (
    .I(\WriteData<9>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_ena_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.ram_enb_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0>  (
    .I(\WriteData<0>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1>  (
    .I(\WriteData<1>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10>  (
    .I(\WriteData<10>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11>  (
    .I(\WriteData<11>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12>  (
    .I(\WriteData<12>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13>  (
    .I(\WriteData<13>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14>  (
    .I(\WriteData<14>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15>  (
    .I(\WriteData<15>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2>  (
    .I(\WriteData<2>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3>  (
    .I(\WriteData<3>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4>  (
    .I(\WriteData<4>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5>  (
    .I(\WriteData<5>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6>  (
    .I(\WriteData<6>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7>  (
    .I(\WriteData<7>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8>  (
    .I(\WriteData<8>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9>  (
    .I(\WriteData<9>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_ena ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_enb ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0>  (
    .I(\WriteData<0>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1>  (
    .I(\WriteData<1>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10>  (
    .I(\WriteData<10>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11>  (
    .I(\WriteData<11>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12>  (
    .I(\WriteData<12>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13>  (
    .I(\WriteData<13>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14>  (
    .I(\WriteData<14>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15>  (
    .I(\WriteData<15>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2>  (
    .I(\WriteData<2>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3>  (
    .I(\WriteData<3>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4>  (
    .I(\WriteData<4>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5>  (
    .I(\WriteData<5>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6>  (
    .I(\WriteData<6>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7>  (
    .I(\WriteData<7>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8>  (
    .I(\WriteData<8>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9>  (
    .I(\WriteData<9>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_ena_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_enb_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0>  (
    .I(\WriteData<0>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1>  (
    .I(\WriteData<1>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10>  (
    .I(\WriteData<10>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11>  (
    .I(\WriteData<11>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12>  (
    .I(\WriteData<12>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13>  (
    .I(\WriteData<13>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14>  (
    .I(\WriteData<14>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15>  (
    .I(\WriteData<15>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2>  (
    .I(\WriteData<2>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3>  (
    .I(\WriteData<3>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4>  (
    .I(\WriteData<4>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5>  (
    .I(\WriteData<5>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6>  (
    .I(\WriteData<6>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7>  (
    .I(\WriteData<7>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8>  (
    .I(\WriteData<8>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9>  (
    .I(\WriteData<9>_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_ena ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.ram_enb ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3>  (
    .I(WriteEnable_0),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0>  (
    .I(\WriteData<0>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1>  (
    .I(\WriteData<1>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10>  (
    .I(\WriteData<10>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11>  (
    .I(\WriteData<11>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12>  (
    .I(\WriteData<12>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13>  (
    .I(\WriteData<13>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14>  (
    .I(\WriteData<14>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15>  (
    .I(\WriteData<15>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2>  (
    .I(\WriteData<2>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3>  (
    .I(\WriteData<3>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4>  (
    .I(\WriteData<4>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5>  (
    .I(\WriteData<5>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6>  (
    .I(\WriteData<6>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7>  (
    .I(\WriteData<7>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8>  (
    .I(\WriteData<8>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9>  (
    .I(\WriteData<9>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_ena ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.ram_enb ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0>  (
    .I(\WriteData<0>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1>  (
    .I(\WriteData<1>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10>  (
    .I(\WriteData<10>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11>  (
    .I(\WriteData<11>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12>  (
    .I(\WriteData<12>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13>  (
    .I(\WriteData<13>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14>  (
    .I(\WriteData<14>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15>  (
    .I(\WriteData<15>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2>  (
    .I(\WriteData<2>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3>  (
    .I(\WriteData<3>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4>  (
    .I(\WriteData<4>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5>  (
    .I(\WriteData<5>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6>  (
    .I(\WriteData<6>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7>  (
    .I(\WriteData<7>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8>  (
    .I(\WriteData<8>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9>  (
    .I(\WriteData<9>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_ena_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.ram_enb_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10>  (
    .I(Address[6]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11>  (
    .I(Address[7]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12>  (
    .I(Address[8]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13>  (
    .I(Address[9]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4>  (
    .I(Address[0]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5>  (
    .I(Address[1]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6>  (
    .I(Address[2]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7>  (
    .I(Address[3]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8>  (
    .I(Address[4]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9>  (
    .I(Address[5]),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ADDRB<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/CLKB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0>  (
    .I(\WriteData<0>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1>  (
    .I(\WriteData<1>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10>  (
    .I(\WriteData<10>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<10> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11>  (
    .I(\WriteData<11>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<11> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12>  (
    .I(\WriteData<12>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<12> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13>  (
    .I(\WriteData<13>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<13> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14>  (
    .I(\WriteData<14>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<14> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15>  (
    .I(\WriteData<15>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<15> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2>  (
    .I(\WriteData<2>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3>  (
    .I(\WriteData<3>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<3> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4>  (
    .I(\WriteData<4>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<4> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5>  (
    .I(\WriteData<5>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<5> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6>  (
    .I(\WriteData<6>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<6> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7>  (
    .I(\WriteData<7>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<7> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8>  (
    .I(\WriteData<8>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<8> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9>  (
    .I(\WriteData<9>_0 ),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/DIA<9> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_ena_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENA )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB  (
    .I(\ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.ram_enb_0 ),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/ENB )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<0> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<1> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<2> )
  );
  X_BUF 
  \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3>  (
    .I(WriteEnable_0),
    .O
(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram/WEA<3> )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R7_3/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R7_3/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R7_3/IN  (
    .I(\Core/RFWriteData [3]),
    .O(\NlwBufferSignal_Core/RF/R7_3/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R7_2/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R7_2/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R7_2/IN  (
    .I(\Core/RFWriteData [2]),
    .O(\NlwBufferSignal_Core/RF/R7_2/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R7_1/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R7_1/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R7_1/IN  (
    .I(\Core/RFWriteData [1]),
    .O(\NlwBufferSignal_Core/RF/R7_1/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R7_0/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R7_0/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R7_0/IN  (
    .I(\Core/RFWriteData [0]),
    .O(\NlwBufferSignal_Core/RF/R7_0/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R6_3/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R6_3/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R6_3/IN  (
    .I(\Core/RFWriteData [3]),
    .O(\NlwBufferSignal_Core/RF/R6_3/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R6_2/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R6_2/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R6_2/IN  (
    .I(\Core/RFWriteData [2]),
    .O(\NlwBufferSignal_Core/RF/R6_2/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R6_1/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R6_1/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R6_1/IN  (
    .I(\Core/RFWriteData [1]),
    .O(\NlwBufferSignal_Core/RF/R6_1/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R6_0/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R6_0/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R6_0/IN  (
    .I(\Core/RFWriteData [0]),
    .O(\NlwBufferSignal_Core/RF/R6_0/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R13_3/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R13_3/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R13_3/IN  (
    .I(\Core/RFWriteData [3]),
    .O(\NlwBufferSignal_Core/RF/R13_3/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R13_2/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R13_2/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R13_2/IN  (
    .I(\Core/RFWriteData [2]),
    .O(\NlwBufferSignal_Core/RF/R13_2/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R13_1/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R13_1/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R13_1/IN  (
    .I(\Core/RFWriteData [1]),
    .O(\NlwBufferSignal_Core/RF/R13_1/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R13_0/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R13_0/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R13_0/IN  (
    .I(\Core/RFWriteData [0]),
    .O(\NlwBufferSignal_Core/RF/R13_0/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R11_3/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R11_3/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R11_3/IN  (
    .I(\Core/RFWriteData [3]),
    .O(\NlwBufferSignal_Core/RF/R11_3/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R11_2/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R11_2/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R11_2/IN  (
    .I(\Core/RFWriteData [2]),
    .O(\NlwBufferSignal_Core/RF/R11_2/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R11_1/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R11_1/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R11_1/IN  (
    .I(\Core/RFWriteData [1]),
    .O(\NlwBufferSignal_Core/RF/R11_1/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R11_0/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R11_0/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R11_0/IN  (
    .I(\Core/RFWriteData [0]),
    .O(\NlwBufferSignal_Core/RF/R11_0/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R12_3/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R12_3/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R12_3/IN  (
    .I(\Core/RFWriteData [3]),
    .O(\NlwBufferSignal_Core/RF/R12_3/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R12_2/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R12_2/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R12_2/IN  (
    .I(\Core/RFWriteData [2]),
    .O(\NlwBufferSignal_Core/RF/R12_2/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R12_1/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R12_1/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R12_1/IN  (
    .I(\Core/RFWriteData [1]),
    .O(\NlwBufferSignal_Core/RF/R12_1/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R12_0/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R12_0/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R12_0/IN  (
    .I(\Core/RFWriteData [0]),
    .O(\NlwBufferSignal_Core/RF/R12_0/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R9_3/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R9_3/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R9_3/IN  (
    .I(\Core/RFWriteData [3]),
    .O(\NlwBufferSignal_Core/RF/R9_3/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R9_2/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R9_2/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R9_2/IN  (
    .I(\Core/RFWriteData [2]),
    .O(\NlwBufferSignal_Core/RF/R9_2/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R9_1/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R9_1/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R9_1/IN  (
    .I(\Core/RFWriteData [1]),
    .O(\NlwBufferSignal_Core/RF/R9_1/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R9_0/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R9_0/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R9_0/IN  (
    .I(\Core/RFWriteData [0]),
    .O(\NlwBufferSignal_Core/RF/R9_0/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R8_7/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R8_7/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R8_7/IN  (
    .I(\Core/RFWriteData [7]),
    .O(\NlwBufferSignal_Core/RF/R8_7/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R8_6/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R8_6/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R8_6/IN  (
    .I(\Core/RFWriteData [6]),
    .O(\NlwBufferSignal_Core/RF/R8_6/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R8_5/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R8_5/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R8_5/IN  (
    .I(\Core/RFWriteData [5]),
    .O(\NlwBufferSignal_Core/RF/R8_5/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R8_4/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R8_4/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R8_4/IN  (
    .I(\Core/RFWriteData [4]),
    .O(\NlwBufferSignal_Core/RF/R8_4/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R5_3/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R5_3/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R5_3/IN  (
    .I(\Core/RFWriteData [3]),
    .O(\NlwBufferSignal_Core/RF/R5_3/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R5_2/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R5_2/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R5_2/IN  (
    .I(\Core/RFWriteData [2]),
    .O(\NlwBufferSignal_Core/RF/R5_2/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R5_1/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R5_1/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R5_1/IN  (
    .I(\Core/RFWriteData [1]),
    .O(\NlwBufferSignal_Core/RF/R5_1/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R5_0/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R5_0/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R5_0/IN  (
    .I(\Core/RFWriteData [0]),
    .O(\NlwBufferSignal_Core/RF/R5_0/IN )
  );
  X_BUF   \NlwBufferBlock_DoutB_5_OBUF/I  (
    .I(DoutB_5_OBUF_0),
    .O(\NlwBufferSignal_DoutB_5_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_DoutB_8_OBUF/I  (
    .I(DoutB_8_OBUF_0),
    .O(\NlwBufferSignal_DoutB_8_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_DoutB_7_OBUF/I  (
    .I(DoutB_7_OBUF_0),
    .O(\NlwBufferSignal_DoutB_7_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_DoutB_9_OBUF/I  (
    .I(DoutB_9_OBUF_0),
    .O(\NlwBufferSignal_DoutB_9_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_DoutB_11_OBUF/I  (
    .I(DoutB_11_OBUF_0),
    .O(\NlwBufferSignal_DoutB_11_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_DoutB_12_OBUF/I  (
    .I(DoutB_12_OBUF_0),
    .O(\NlwBufferSignal_DoutB_12_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_DoutB_13_OBUF/I  (
    .I(DoutB_13_OBUF_0),
    .O(\NlwBufferSignal_DoutB_13_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_DoutB_14_OBUF/I  (
    .I(DoutB_14_OBUF_0),
    .O(\NlwBufferSignal_DoutB_14_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_DoutB_10_OBUF/I  (
    .I(DoutB_10_OBUF_0),
    .O(\NlwBufferSignal_DoutB_10_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_DoutB_6_OBUF/I  (
    .I(DoutB_6_OBUF_0),
    .O(\NlwBufferSignal_DoutB_6_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_DoutB_15_OBUF/I  (
    .I(DoutB_15_OBUF_0),
    .O(\NlwBufferSignal_DoutB_15_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_DoutB_4_OBUF/I  (
    .I(DoutB_4_OBUF_0),
    .O(\NlwBufferSignal_DoutB_4_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_DoutB_0_OBUF/I  (
    .I(DoutB_0_OBUF_0),
    .O(\NlwBufferSignal_DoutB_0_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_DoutB_2_OBUF/I  (
    .I(DoutB_2_OBUF_0),
    .O(\NlwBufferSignal_DoutB_2_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_DoutB_3_OBUF/I  (
    .I(DoutB_3_OBUF_0),
    .O(\NlwBufferSignal_DoutB_3_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_DoutB_1_OBUF/I  (
    .I(DoutB_1_OBUF_0),
    .O(\NlwBufferSignal_DoutB_1_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_R2Out_11_OBUF/I  (
    .I(\Core/RF/R2 [11]),
    .O(\NlwBufferSignal_R2Out_11_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_R1Out_0_OBUF/I  (
    .I(\Core/RF/R1 [0]),
    .O(\NlwBufferSignal_R1Out_0_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_R1Out_7_OBUF/I  (
    .I(\Core/RF/R1 [7]),
    .O(\NlwBufferSignal_R1Out_7_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_R1Out_10_OBUF/I  (
    .I(\Core/RF/R1 [10]),
    .O(\NlwBufferSignal_R1Out_10_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_R2Out_10_OBUF/I  (
    .I(\Core/RF/R2 [10]),
    .O(\NlwBufferSignal_R2Out_10_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_R1Out_6_OBUF/I  (
    .I(\Core/RF/R1 [6]),
    .O(\NlwBufferSignal_R1Out_6_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_R1Out_5_OBUF/I  (
    .I(\Core/RF/R1 [5]),
    .O(\NlwBufferSignal_R1Out_5_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_R2Out_12_OBUF/I  (
    .I(\Core/RF/R2 [12]),
    .O(\NlwBufferSignal_R2Out_12_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_R1Out_4_OBUF/I  (
    .I(\Core/RF/R1 [4]),
    .O(\NlwBufferSignal_R1Out_4_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_R1Out_8_OBUF/I  (
    .I(\Core/RF/R1 [8]),
    .O(\NlwBufferSignal_R1Out_8_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_R1Out_12_OBUF/I  (
    .I(\Core/RF/R1 [12]),
    .O(\NlwBufferSignal_R1Out_12_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_R1Out_15_OBUF/I  (
    .I(\Core/RF/R1 [15]),
    .O(\NlwBufferSignal_R1Out_15_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_R1Out_14_OBUF/I  (
    .I(\Core/RF/R1 [14]),
    .O(\NlwBufferSignal_R1Out_14_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_R1Out_1_OBUF/I  (
    .I(\Core/RF/R1 [1]),
    .O(\NlwBufferSignal_R1Out_1_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_R1Out_2_OBUF/I  (
    .I(\Core/RF/R1 [2]),
    .O(\NlwBufferSignal_R1Out_2_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_R2Out_15_OBUF/I  (
    .I(\Core/RF/R2 [15]),
    .O(\NlwBufferSignal_R2Out_15_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_R2Out_14_OBUF/I  (
    .I(\Core/RF/R2 [14]),
    .O(\NlwBufferSignal_R2Out_14_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_R1Out_3_OBUF/I  (
    .I(\Core/RF/R1 [3]),
    .O(\NlwBufferSignal_R1Out_3_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_R1Out_11_OBUF/I  (
    .I(\Core/RF/R1 [11]),
    .O(\NlwBufferSignal_R1Out_11_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_R1Out_13_OBUF/I  (
    .I(\Core/RF/R1 [13]),
    .O(\NlwBufferSignal_R1Out_13_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_R2Out_13_OBUF/I  (
    .I(\Core/RF/R2 [13]),
    .O(\NlwBufferSignal_R2Out_13_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_R1Out_9_OBUF/I  (
    .I(\Core/RF/R1 [9]),
    .O(\NlwBufferSignal_R1Out_9_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_R2Out_2_OBUF/I  (
    .I(\Core/RF/R2 [2]),
    .O(\NlwBufferSignal_R2Out_2_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_R2Out_3_OBUF/I  (
    .I(\Core/RF/R2 [3]),
    .O(\NlwBufferSignal_R2Out_3_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_R2Out_5_OBUF/I  (
    .I(\Core/RF/R2 [5]),
    .O(\NlwBufferSignal_R2Out_5_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_R2Out_7_OBUF/I  (
    .I(\Core/RF/R2 [7]),
    .O(\NlwBufferSignal_R2Out_7_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_R2Out_1_OBUF/I  (
    .I(\Core/RF/R2 [1]),
    .O(\NlwBufferSignal_R2Out_1_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_R2Out_9_OBUF/I  (
    .I(\Core/RF/R2 [9]),
    .O(\NlwBufferSignal_R2Out_9_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_R2Out_0_OBUF/I  (
    .I(\Core/RF/R2 [0]),
    .O(\NlwBufferSignal_R2Out_0_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_R2Out_6_OBUF/I  (
    .I(\Core/RF/R2 [6]),
    .O(\NlwBufferSignal_R2Out_6_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_R2Out_8_OBUF/I  (
    .I(\Core/RF/R2 [8]),
    .O(\NlwBufferSignal_R2Out_8_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_R2Out_4_OBUF/I  (
    .I(\Core/RF/R2 [4]),
    .O(\NlwBufferSignal_R2Out_4_OBUF/I )
  );
  X_BUF   \NlwBufferBlock_a/IN  (
    .I(InternalClk_0),
    .O(\NlwBufferSignal_a/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R3_7/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R3_7/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R3_7/IN  (
    .I(\Core/RFWriteData [7]),
    .O(\NlwBufferSignal_Core/RF/R3_7/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R3_6/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R3_6/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R3_6/IN  (
    .I(\Core/RFWriteData [6]),
    .O(\NlwBufferSignal_Core/RF/R3_6/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R3_5/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R3_5/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R3_5/IN  (
    .I(\Core/RFWriteData [5]),
    .O(\NlwBufferSignal_Core/RF/R3_5/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R3_4/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R3_4/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R3_4/IN  (
    .I(\Core/RFWriteData [4]),
    .O(\NlwBufferSignal_Core/RF/R3_4/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R5_7/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R5_7/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R5_7/IN  (
    .I(\Core/RFWriteData [7]),
    .O(\NlwBufferSignal_Core/RF/R5_7/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R5_6/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R5_6/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R5_6/IN  (
    .I(\Core/RFWriteData [6]),
    .O(\NlwBufferSignal_Core/RF/R5_6/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R5_5/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R5_5/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R5_5/IN  (
    .I(\Core/RFWriteData [5]),
    .O(\NlwBufferSignal_Core/RF/R5_5/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R5_4/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R5_4/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R5_4/IN  (
    .I(\Core/RFWriteData [4]),
    .O(\NlwBufferSignal_Core/RF/R5_4/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R12_7/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R12_7/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R12_7/IN  (
    .I(\Core/RFWriteData [7]),
    .O(\NlwBufferSignal_Core/RF/R12_7/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R12_6/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R12_6/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R12_6/IN  (
    .I(\Core/RFWriteData [6]),
    .O(\NlwBufferSignal_Core/RF/R12_6/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R12_5/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R12_5/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R12_5/IN  (
    .I(\Core/RFWriteData [5]),
    .O(\NlwBufferSignal_Core/RF/R12_5/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R12_4/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R12_4/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R12_4/IN  (
    .I(\Core/RFWriteData [4]),
    .O(\NlwBufferSignal_Core/RF/R12_4/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R4_3/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R4_3/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R4_3/IN  (
    .I(\Core/RFWriteData [3]),
    .O(\NlwBufferSignal_Core/RF/R4_3/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R4_2/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R4_2/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R4_2/IN  (
    .I(\Core/RFWriteData [2]),
    .O(\NlwBufferSignal_Core/RF/R4_2/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R4_1/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R4_1/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R4_1/IN  (
    .I(\Core/RFWriteData [1]),
    .O(\NlwBufferSignal_Core/RF/R4_1/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R4_0/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R4_0/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R4_0/IN  (
    .I(\Core/RFWriteData [0]),
    .O(\NlwBufferSignal_Core/RF/R4_0/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R4_7/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R4_7/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R4_7/IN  (
    .I(\Core/RFWriteData [7]),
    .O(\NlwBufferSignal_Core/RF/R4_7/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R4_6/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R4_6/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R4_6/IN  (
    .I(\Core/RFWriteData [6]),
    .O(\NlwBufferSignal_Core/RF/R4_6/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R4_5/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R4_5/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R4_5/IN  (
    .I(\Core/RFWriteData [5]),
    .O(\NlwBufferSignal_Core/RF/R4_5/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R4_4/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R4_4/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R4_4/IN  (
    .I(\Core/RFWriteData [4]),
    .O(\NlwBufferSignal_Core/RF/R4_4/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R10_3/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R10_3/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R10_3/IN  (
    .I(\Core/RFWriteData [3]),
    .O(\NlwBufferSignal_Core/RF/R10_3/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R10_2/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R10_2/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R10_2/IN  (
    .I(\Core/RFWriteData [2]),
    .O(\NlwBufferSignal_Core/RF/R10_2/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R10_1/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R10_1/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R10_1/IN  (
    .I(\Core/RFWriteData [1]),
    .O(\NlwBufferSignal_Core/RF/R10_1/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R10_0/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R10_0/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R10_0/IN  (
    .I(\Core/RFWriteData [0]),
    .O(\NlwBufferSignal_Core/RF/R10_0/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R6_7/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R6_7/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R6_7/IN  (
    .I(\Core/RFWriteData [7]),
    .O(\NlwBufferSignal_Core/RF/R6_7/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R6_6/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R6_6/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R6_6/IN  (
    .I(\Core/RFWriteData [6]),
    .O(\NlwBufferSignal_Core/RF/R6_6/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R6_5/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R6_5/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R6_5/IN  (
    .I(\Core/RFWriteData [5]),
    .O(\NlwBufferSignal_Core/RF/R6_5/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R6_4/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R6_4/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R6_4/IN  (
    .I(\Core/RFWriteData [4]),
    .O(\NlwBufferSignal_Core/RF/R6_4/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R14_7/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R14_7/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R14_7/IN  (
    .I(\Core/RFWriteData [7]),
    .O(\NlwBufferSignal_Core/RF/R14_7/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R14_6/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R14_6/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R14_6/IN  (
    .I(\Core/RFWriteData [6]),
    .O(\NlwBufferSignal_Core/RF/R14_6/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R14_5/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R14_5/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R14_5/IN  (
    .I(\Core/RFWriteData [5]),
    .O(\NlwBufferSignal_Core/RF/R14_5/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R14_4/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R14_4/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R14_4/IN  (
    .I(\Core/RFWriteData [4]),
    .O(\NlwBufferSignal_Core/RF/R14_4/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R7_7/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R7_7/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R7_7/IN  (
    .I(\Core/RFWriteData [7]),
    .O(\NlwBufferSignal_Core/RF/R7_7/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R7_6/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R7_6/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R7_6/IN  (
    .I(\Core/RFWriteData [6]),
    .O(\NlwBufferSignal_Core/RF/R7_6/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R7_5/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R7_5/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R7_5/IN  (
    .I(\Core/RFWriteData [5]),
    .O(\NlwBufferSignal_Core/RF/R7_5/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R7_4/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R7_4/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R7_4/IN  (
    .I(\Core/RFWriteData [4]),
    .O(\NlwBufferSignal_Core/RF/R7_4/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R10_7/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R10_7/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R10_7/IN  (
    .I(\Core/RFWriteData [7]),
    .O(\NlwBufferSignal_Core/RF/R10_7/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R10_6/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R10_6/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R10_6/IN  (
    .I(\Core/RFWriteData [6]),
    .O(\NlwBufferSignal_Core/RF/R10_6/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R10_5/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R10_5/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R10_5/IN  (
    .I(\Core/RFWriteData [5]),
    .O(\NlwBufferSignal_Core/RF/R10_5/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R10_4/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R10_4/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R10_4/IN  (
    .I(\Core/RFWriteData [4]),
    .O(\NlwBufferSignal_Core/RF/R10_4/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R2_3/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R2_3/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R2_2/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R2_2/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R2_2/IN  (
    .I(\Core/RFWriteData [2]),
    .O(\NlwBufferSignal_Core/RF/R2_2/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R2_1/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R2_1/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R2_1/IN  (
    .I(\Core/RFWriteData [1]),
    .O(\NlwBufferSignal_Core/RF/R2_1/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R2_0/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R2_0/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R2_0/IN  (
    .I(\Core/RFWriteData [0]),
    .O(\NlwBufferSignal_Core/RF/R2_0/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R11_7/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R11_7/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R11_7/IN  (
    .I(\Core/RFWriteData [7]),
    .O(\NlwBufferSignal_Core/RF/R11_7/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R11_6/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R11_6/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R11_6/IN  (
    .I(\Core/RFWriteData [6]),
    .O(\NlwBufferSignal_Core/RF/R11_6/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R11_5/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R11_5/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R11_5/IN  (
    .I(\Core/RFWriteData [5]),
    .O(\NlwBufferSignal_Core/RF/R11_5/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R11_4/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R11_4/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R11_4/IN  (
    .I(\Core/RFWriteData [4]),
    .O(\NlwBufferSignal_Core/RF/R11_4/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R1_3/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R1_3/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R1_3/IN  (
    .I(\Core/RFWriteData [3]),
    .O(\NlwBufferSignal_Core/RF/R1_3/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R1_2/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R1_2/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R1_2/IN  (
    .I(\Core/RFWriteData [2]),
    .O(\NlwBufferSignal_Core/RF/R1_2/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R1_1/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R1_1/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R1_0/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R1_0/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R1_0/IN  (
    .I(\Core/RFWriteData [0]),
    .O(\NlwBufferSignal_Core/RF/R1_0/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R15_3/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R15_3/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R15_3/IN  (
    .I(\Core/RFWriteData [3]),
    .O(\NlwBufferSignal_Core/RF/R15_3/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R15_2/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R15_2/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R15_2/IN  (
    .I(\Core/RFWriteData [2]),
    .O(\NlwBufferSignal_Core/RF/R15_2/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R15_1/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R15_1/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R15_1/IN  (
    .I(\Core/RFWriteData [1]),
    .O(\NlwBufferSignal_Core/RF/R15_1/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R15_0/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R15_0/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R15_0/IN  (
    .I(\Core/RFWriteData [0]),
    .O(\NlwBufferSignal_Core/RF/R15_0/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R0_3/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R0_3/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R0_3/IN  (
    .I(\Core/RFWriteData [3]),
    .O(\NlwBufferSignal_Core/RF/R0_3/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R0_2/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R0_2/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R0_2/IN  (
    .I(\Core/RFWriteData [2]),
    .O(\NlwBufferSignal_Core/RF/R0_2/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R0_1/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R0_1/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R0_1/IN  (
    .I(\Core/RFWriteData [1]),
    .O(\NlwBufferSignal_Core/RF/R0_1/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R0_0/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R0_0/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R0_0/IN  (
    .I(\Core/RFWriteData [0]),
    .O(\NlwBufferSignal_Core/RF/R0_0/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R3_3/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R3_3/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R3_3/IN  (
    .I(\Core/RFWriteData [3]),
    .O(\NlwBufferSignal_Core/RF/R3_3/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R3_2/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R3_2/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R3_2/IN  (
    .I(\Core/RFWriteData [2]),
    .O(\NlwBufferSignal_Core/RF/R3_2/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R3_1/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R3_1/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R3_1/IN  (
    .I(\Core/RFWriteData [1]),
    .O(\NlwBufferSignal_Core/RF/R3_1/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R3_0/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R3_0/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R3_0/IN  (
    .I(\Core/RFWriteData [0]),
    .O(\NlwBufferSignal_Core/RF/R3_0/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R8_3/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R8_3/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R8_3/IN  (
    .I(\Core/RFWriteData [3]),
    .O(\NlwBufferSignal_Core/RF/R8_3/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R8_2/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R8_2/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R8_2/IN  (
    .I(\Core/RFWriteData [2]),
    .O(\NlwBufferSignal_Core/RF/R8_2/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R8_1/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R8_1/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R8_1/IN  (
    .I(\Core/RFWriteData [1]),
    .O(\NlwBufferSignal_Core/RF/R8_1/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R8_0/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R8_0/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R8_0/IN  (
    .I(\Core/RFWriteData [0]),
    .O(\NlwBufferSignal_Core/RF/R8_0/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R1_6/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R1_6/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R1_6/IN  (
    .I(\Core/RFWriteData [6]),
    .O(\NlwBufferSignal_Core/RF/R1_6/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R1_5/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R1_5/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R1_5/IN  (
    .I(\Core/RFWriteData [5]),
    .O(\NlwBufferSignal_Core/RF/R1_5/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R1_4/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R1_4/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R1_4/IN  (
    .I(\Core/RFWriteData [4]),
    .O(\NlwBufferSignal_Core/RF/R1_4/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R14_11/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R14_11/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R14_11/IN  (
    .I(\Core/RFWriteData [11]),
    .O(\NlwBufferSignal_Core/RF/R14_11/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R14_10/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R14_10/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R14_10/IN  (
    .I(\Core/RFWriteData [10]),
    .O(\NlwBufferSignal_Core/RF/R14_10/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R14_9/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R14_9/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R14_9/IN  (
    .I(\Core/RFWriteData [9]),
    .O(\NlwBufferSignal_Core/RF/R14_9/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R14_8/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R14_8/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/Instruction_30_2/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/Instruction_30_2/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/Instruction_30_2/IN  (
    .I(\Core/_n0112 [1]),
    .O(\NlwBufferSignal_Core/Instruction_30_2/IN )
  );
  X_BUF   \NlwBufferBlock_Core/Instruction_30_1/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/Instruction_30_1/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/Instruction_29_2/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/Instruction_29_2/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/Instruction_29_2/IN  (
    .I(\Core/_n0112 [2]),
    .O(\NlwBufferSignal_Core/Instruction_29_2/IN )
  );
  X_BUF   \NlwBufferBlock_Core/Instruction_29_1/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/Instruction_29_1/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/Instruction_29_1/IN  (
    .I(\Core/_n0112 [2]),
    .O(\NlwBufferSignal_Core/Instruction_29_1/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R14_15/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R14_15/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R14_15/IN  (
    .I(\Core/RFWriteData [15]),
    .O(\NlwBufferSignal_Core/RF/R14_15/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R14_14/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R14_14/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R14_14/IN  (
    .I(\Core/RFWriteData [14]),
    .O(\NlwBufferSignal_Core/RF/R14_14/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R14_13/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R14_13/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R14_12/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R14_12/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R14_12/IN  (
    .I(\Core/RFWriteData [12]),
    .O(\NlwBufferSignal_Core/RF/R14_12/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R2_11/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R2_11/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R2_11/IN  (
    .I(\Core/RFWriteData [11]),
    .O(\NlwBufferSignal_Core/RF/R2_11/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R2_10/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R2_10/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R2_10/IN  (
    .I(\Core/RFWriteData [10]),
    .O(\NlwBufferSignal_Core/RF/R2_10/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R2_9/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R2_9/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R2_9/IN  (
    .I(\Core/RFWriteData [9]),
    .O(\NlwBufferSignal_Core/RF/R2_9/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R2_8/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R2_8/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R2_8/IN  (
    .I(\Core/RFWriteData [8]),
    .O(\NlwBufferSignal_Core/RF/R2_8/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R10_15/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R10_15/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R10_15/IN  (
    .I(\Core/RFWriteData [15]),
    .O(\NlwBufferSignal_Core/RF/R10_15/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R10_14/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R10_14/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R10_14/IN  (
    .I(\Core/RFWriteData [14]),
    .O(\NlwBufferSignal_Core/RF/R10_14/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R10_13/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R10_13/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R10_13/IN  (
    .I(\Core/RFWriteData [13]),
    .O(\NlwBufferSignal_Core/RF/R10_13/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R10_12/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R10_12/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R10_12/IN  (
    .I(\Core/RFWriteData [12]),
    .O(\NlwBufferSignal_Core/RF/R10_12/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R13_15/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R13_15/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R13_14/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R13_14/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R13_14/IN  (
    .I(\Core/RFWriteData [14]),
    .O(\NlwBufferSignal_Core/RF/R13_14/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R13_13/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R13_13/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R13_13/IN  (
    .I(\Core/RFWriteData [13]),
    .O(\NlwBufferSignal_Core/RF/R13_13/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R13_12/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R13_12/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R13_12/IN  (
    .I(\Core/RFWriteData [12]),
    .O(\NlwBufferSignal_Core/RF/R13_12/IN )
  );
  X_BUF   \NlwBufferBlock_Core/Instruction_27/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/Instruction_27/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/Instruction_26/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/Instruction_26/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/Instruction_24/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/Instruction_24/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/Instruction_22/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/Instruction_22/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R2_15/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R2_15/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R2_15/IN  (
    .I(\Core/RFWriteData [15]),
    .O(\NlwBufferSignal_Core/RF/R2_15/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R2_14/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R2_14/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R2_14/IN  (
    .I(\Core/RFWriteData [14]),
    .O(\NlwBufferSignal_Core/RF/R2_14/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R2_13/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R2_13/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R2_13/IN  (
    .I(\Core/RFWriteData [13]),
    .O(\NlwBufferSignal_Core/RF/R2_13/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R2_12/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R2_12/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R2_12/IN  (
    .I(\Core/RFWriteData [12]),
    .O(\NlwBufferSignal_Core/RF/R2_12/IN )
  );
  X_BUF   \NlwBufferBlock_Core/PS_FSM_FFd3/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/PS_FSM_FFd3/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/PS_FSM_FFd3/IN  (
    .I(\Core/PS_FSM_FFd2_11092 ),
    .O(\NlwBufferSignal_Core/PS_FSM_FFd3/IN )
  );
  X_BUF   \NlwBufferBlock_Core/PS_FSM_FFd2/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/PS_FSM_FFd2/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/PS_FSM_FFd2/IN  (
    .I(\Core/PS_FSM_FFd1_12904 ),
    .O(\NlwBufferSignal_Core/PS_FSM_FFd2/IN )
  );
  X_BUF   \NlwBufferBlock_Core/PS_FSM_FFd1/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/PS_FSM_FFd1/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/PS_FSM_FFd1/IN  (
    .I(\Core/PS_FSM_FFd3_12903 ),
    .O(\NlwBufferSignal_Core/PS_FSM_FFd1/IN )
  );
  X_BUF   \NlwBufferBlock_Core/Instruction_25/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/Instruction_25/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/Instruction_28/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/Instruction_28/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/Instruction_28/IN  (
    .I(\Core/_n0112<3>_0 ),
    .O(\NlwBufferSignal_Core/Instruction_28/IN )
  );
  X_BUF   \NlwBufferBlock_Core/Instruction_28_2/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/Instruction_28_2/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/Instruction_28_2/IN  (
    .I(\Core/_n0112<3>_0 ),
    .O(\NlwBufferSignal_Core/Instruction_28_2/IN )
  );
  X_BUF   \NlwBufferBlock_Core/Instruction_28_1/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/Instruction_28_1/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/Instruction_28_1/IN  (
    .I(\Core/_n0112<3>_0 ),
    .O(\NlwBufferSignal_Core/Instruction_28_1/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R15_15/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R15_15/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R15_15/IN  (
    .I(\Core/RFWriteData [15]),
    .O(\NlwBufferSignal_Core/RF/R15_15/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R15_14/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R15_14/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R15_14/IN  (
    .I(\Core/RFWriteData [14]),
    .O(\NlwBufferSignal_Core/RF/R15_14/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R15_13/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R15_13/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R15_13/IN  (
    .I(\Core/RFWriteData [13]),
    .O(\NlwBufferSignal_Core/RF/R15_13/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R15_12/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R15_12/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R15_12/IN  (
    .I(\Core/RFWriteData [12]),
    .O(\NlwBufferSignal_Core/RF/R15_12/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R15_11/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R15_11/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R15_11/IN  (
    .I(\Core/RFWriteData [11]),
    .O(\NlwBufferSignal_Core/RF/R15_11/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R15_10/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R15_10/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R15_10/IN  (
    .I(\Core/RFWriteData [10]),
    .O(\NlwBufferSignal_Core/RF/R15_10/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R15_9/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R15_9/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R15_8/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R15_8/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R15_8/IN  (
    .I(\Core/RFWriteData [8]),
    .O(\NlwBufferSignal_Core/RF/R15_8/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R0_13/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R0_13/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R0_13/IN  (
    .I(\Core/RFWriteData [13]),
    .O(\NlwBufferSignal_Core/RF/R0_13/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R0_12/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R0_12/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R0_12/IN  (
    .I(\Core/RFWriteData [12]),
    .O(\NlwBufferSignal_Core/RF/R0_12/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R0_11/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R0_11/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R11_11/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R11_11/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R11_11/IN  (
    .I(\Core/RFWriteData [11]),
    .O(\NlwBufferSignal_Core/RF/R11_11/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R11_10/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R11_10/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R11_9/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R11_9/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R11_9/IN  (
    .I(\Core/RFWriteData [9]),
    .O(\NlwBufferSignal_Core/RF/R11_9/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R11_8/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R11_8/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R11_8/IN  (
    .I(\Core/RFWriteData [8]),
    .O(\NlwBufferSignal_Core/RF/R11_8/IN )
  );
  X_BUF   \NlwBufferBlock_Core/Instruction_31/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/Instruction_31/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/Instruction_30/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/Instruction_30/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/Instruction_30/IN  (
    .I(\Core/_n0112 [1]),
    .O(\NlwBufferSignal_Core/Instruction_30/IN )
  );
  X_BUF   \NlwBufferBlock_Core/Instruction_29/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/Instruction_29/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/Instruction_29/IN  (
    .I(\Core/_n0112 [2]),
    .O(\NlwBufferSignal_Core/Instruction_29/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R1_14/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R1_14/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R1_14/IN  (
    .I(\Core/RFWriteData [14]),
    .O(\NlwBufferSignal_Core/RF/R1_14/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R1_13/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R1_13/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R1_13/IN  (
    .I(\Core/RFWriteData [13]),
    .O(\NlwBufferSignal_Core/RF/R1_13/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R1_12/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R1_12/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R1_12/IN  (
    .I(\Core/RFWriteData [12]),
    .O(\NlwBufferSignal_Core/RF/R1_12/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R1_11/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R1_11/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R1_11/IN  (
    .I(\Core/RFWriteData [11]),
    .O(\NlwBufferSignal_Core/RF/R1_11/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R0_15/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R0_15/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R0_15/IN  (
    .I(\Core/RFWriteData [15]),
    .O(\NlwBufferSignal_Core/RF/R0_15/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R0_14/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R0_14/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R11_15/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R11_15/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R11_15/IN  (
    .I(\Core/RFWriteData [15]),
    .O(\NlwBufferSignal_Core/RF/R11_15/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R11_14/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R11_14/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R11_14/IN  (
    .I(\Core/RFWriteData [14]),
    .O(\NlwBufferSignal_Core/RF/R11_14/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R11_13/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R11_13/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R11_13/IN  (
    .I(\Core/RFWriteData [13]),
    .O(\NlwBufferSignal_Core/RF/R11_13/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R11_12/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R11_12/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R11_12/IN  (
    .I(\Core/RFWriteData [12]),
    .O(\NlwBufferSignal_Core/RF/R11_12/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R4_15/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R4_15/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R4_15/IN  (
    .I(\Core/RFWriteData [15]),
    .O(\NlwBufferSignal_Core/RF/R4_15/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R4_14/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R4_14/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R4_14/IN  (
    .I(\Core/RFWriteData [14]),
    .O(\NlwBufferSignal_Core/RF/R4_14/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R4_13/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R4_13/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R4_13/IN  (
    .I(\Core/RFWriteData [13]),
    .O(\NlwBufferSignal_Core/RF/R4_13/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R4_12/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R4_12/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R2_7/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R2_7/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R2_7/IN  (
    .I(\Core/RFWriteData [7]),
    .O(\NlwBufferSignal_Core/RF/R2_7/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R2_6/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R2_6/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R2_6/IN  (
    .I(\Core/RFWriteData [6]),
    .O(\NlwBufferSignal_Core/RF/R2_6/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R2_5/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R2_5/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R2_5/IN  (
    .I(\Core/RFWriteData [5]),
    .O(\NlwBufferSignal_Core/RF/R2_5/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R2_4/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R2_4/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R2_4/IN  (
    .I(\Core/RFWriteData [4]),
    .O(\NlwBufferSignal_Core/RF/R2_4/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R14_2/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R14_2/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R14_3/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R14_3/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R14_3/IN  (
    .I(\Core/RFWriteData [3]),
    .O(\NlwBufferSignal_Core/RF/R14_3/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R14_0/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R14_0/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R14_1/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R14_1/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R14_1/IN  (
    .I(\Core/RFWriteData [1]),
    .O(\NlwBufferSignal_Core/RF/R14_1/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R9_7/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R9_7/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R9_7/IN  (
    .I(\Core/RFWriteData [7]),
    .O(\NlwBufferSignal_Core/RF/R9_7/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R9_6/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R9_6/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R9_6/IN  (
    .I(\Core/RFWriteData [6]),
    .O(\NlwBufferSignal_Core/RF/R9_6/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R9_5/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R9_5/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R9_5/IN  (
    .I(\Core/RFWriteData [5]),
    .O(\NlwBufferSignal_Core/RF/R9_5/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R9_4/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R9_4/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R9_4/IN  (
    .I(\Core/RFWriteData [4]),
    .O(\NlwBufferSignal_Core/RF/R9_4/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R13_7/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R13_7/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R13_7/IN  (
    .I(\Core/RFWriteData [7]),
    .O(\NlwBufferSignal_Core/RF/R13_7/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R13_6/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R13_6/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R13_6/IN  (
    .I(\Core/RFWriteData [6]),
    .O(\NlwBufferSignal_Core/RF/R13_6/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R13_4/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R13_4/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R13_5/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R13_5/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R13_5/IN  (
    .I(\Core/RFWriteData [5]),
    .O(\NlwBufferSignal_Core/RF/R13_5/IN )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2/CLK )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2/IN  (
    .I(Address[11]),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R15_7/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R15_7/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R15_7/IN  (
    .I(\Core/RFWriteData [7]),
    .O(\NlwBufferSignal_Core/RF/R15_7/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R15_6/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R15_6/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R15_5/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R15_5/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R15_5/IN  (
    .I(\Core/RFWriteData [5]),
    .O(\NlwBufferSignal_Core/RF/R15_5/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R15_4/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R15_4/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R15_4/IN  (
    .I(\Core/RFWriteData [4]),
    .O(\NlwBufferSignal_Core/RF/R15_4/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R0_7/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R0_7/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R0_7/IN  (
    .I(\Core/RFWriteData [7]),
    .O(\NlwBufferSignal_Core/RF/R0_7/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R0_6/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R0_6/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R0_6/IN  (
    .I(\Core/RFWriteData [6]),
    .O(\NlwBufferSignal_Core/RF/R0_6/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R0_5/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R0_5/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R0_4/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R0_4/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R0_4/IN  (
    .I(\Core/RFWriteData [4]),
    .O(\NlwBufferSignal_Core/RF/R0_4/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R1_10/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R1_10/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R1_10/IN  (
    .I(\Core/RFWriteData [10]),
    .O(\NlwBufferSignal_Core/RF/R1_10/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R1_9/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R1_9/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R1_8/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R1_8/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R1_8/IN  (
    .I(\Core/RFWriteData [8]),
    .O(\NlwBufferSignal_Core/RF/R1_8/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R1_7/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R1_7/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R1_15/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R1_15/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R1_15/IN  (
    .I(\Core/RFWriteData [15]),
    .O(\NlwBufferSignal_Core/RF/R1_15/IN )
  );
  X_BUF   \NlwBufferBlock_Core/Instruction_23/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/Instruction_23/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/Instruction_19/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/Instruction_19/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/Instruction_21/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/Instruction_21/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/Instruction_20/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/Instruction_20/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/Instruction_18/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/Instruction_18/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/Instruction_17/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/Instruction_17/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/Instruction_16/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/Instruction_16/CLK )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_5/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_5/CLK )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_5/IN  (
    .I(Address[14]),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_5/IN )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_4/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_4/CLK )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_4/IN  (
    .I(Address[13]),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_4/IN )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_3/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_3/CLK )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_3/IN  (
    .I(Address[12]),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_3/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R6_15/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R6_15/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R6_15/IN  (
    .I(\Core/RFWriteData [15]),
    .O(\NlwBufferSignal_Core/RF/R6_15/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R6_14/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R6_14/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R6_14/IN  (
    .I(\Core/RFWriteData [14]),
    .O(\NlwBufferSignal_Core/RF/R6_14/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R6_13/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R6_13/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R6_13/IN  (
    .I(\Core/RFWriteData [13]),
    .O(\NlwBufferSignal_Core/RF/R6_13/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R6_12/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R6_12/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R6_12/IN  (
    .I(\Core/RFWriteData [12]),
    .O(\NlwBufferSignal_Core/RF/R6_12/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R3_15/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R3_15/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R3_15/IN  (
    .I(\Core/RFWriteData [15]),
    .O(\NlwBufferSignal_Core/RF/R3_15/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R3_14/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R3_14/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R3_14/IN  (
    .I(\Core/RFWriteData [14]),
    .O(\NlwBufferSignal_Core/RF/R3_14/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R3_13/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R3_13/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R3_13/IN  (
    .I(\Core/RFWriteData [13]),
    .O(\NlwBufferSignal_Core/RF/R3_13/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R3_12/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R3_12/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R3_12/IN  (
    .I(\Core/RFWriteData [12]),
    .O(\NlwBufferSignal_Core/RF/R3_12/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R10_11/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R10_11/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R10_11/IN  (
    .I(\Core/RFWriteData [11]),
    .O(\NlwBufferSignal_Core/RF/R10_11/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R10_10/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R10_10/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R10_10/IN  (
    .I(\Core/RFWriteData [10]),
    .O(\NlwBufferSignal_Core/RF/R10_10/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R10_9/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R10_9/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R10_9/IN  (
    .I(\Core/RFWriteData [9]),
    .O(\NlwBufferSignal_Core/RF/R10_9/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R10_8/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R10_8/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R10_8/IN  (
    .I(\Core/RFWriteData [8]),
    .O(\NlwBufferSignal_Core/RF/R10_8/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R6_11/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R6_11/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R6_11/IN  (
    .I(\Core/RFWriteData [11]),
    .O(\NlwBufferSignal_Core/RF/R6_11/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R6_10/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R6_10/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R6_10/IN  (
    .I(\Core/RFWriteData [10]),
    .O(\NlwBufferSignal_Core/RF/R6_10/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R6_9/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R6_9/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R6_9/IN  (
    .I(\Core/RFWriteData [9]),
    .O(\NlwBufferSignal_Core/RF/R6_9/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R6_8/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R6_8/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R6_8/IN  (
    .I(\Core/RFWriteData [8]),
    .O(\NlwBufferSignal_Core/RF/R6_8/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R3_11/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R3_11/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R3_11/IN  (
    .I(\Core/RFWriteData [11]),
    .O(\NlwBufferSignal_Core/RF/R3_11/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R3_10/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R3_10/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R3_10/IN  (
    .I(\Core/RFWriteData [10]),
    .O(\NlwBufferSignal_Core/RF/R3_10/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R3_9/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R3_9/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R3_9/IN  (
    .I(\Core/RFWriteData [9]),
    .O(\NlwBufferSignal_Core/RF/R3_9/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R3_8/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R3_8/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R3_8/IN  (
    .I(\Core/RFWriteData [8]),
    .O(\NlwBufferSignal_Core/RF/R3_8/IN )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_4/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_4/CLK )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_4/IN  (
    .I(Address[13]),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_4/IN )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_5/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_5/CLK )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_5/IN  (
    .I(Address[14]),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_5/IN )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3/CLK )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3/IN  (
    .I(Address[12]),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_3/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R7_11/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R7_11/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R7_11/IN  (
    .I(\Core/RFWriteData [11]),
    .O(\NlwBufferSignal_Core/RF/R7_11/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R7_10/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R7_10/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R7_10/IN  (
    .I(\Core/RFWriteData [10]),
    .O(\NlwBufferSignal_Core/RF/R7_10/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R7_9/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R7_9/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R7_9/IN  (
    .I(\Core/RFWriteData [9]),
    .O(\NlwBufferSignal_Core/RF/R7_9/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R7_8/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R7_8/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R7_8/IN  (
    .I(\Core/RFWriteData [8]),
    .O(\NlwBufferSignal_Core/RF/R7_8/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R9_15/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R9_15/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R9_15/IN  (
    .I(\Core/RFWriteData [15]),
    .O(\NlwBufferSignal_Core/RF/R9_15/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R9_14/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R9_14/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R9_14/IN  (
    .I(\Core/RFWriteData [14]),
    .O(\NlwBufferSignal_Core/RF/R9_14/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R9_13/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R9_13/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R9_13/IN  (
    .I(\Core/RFWriteData [13]),
    .O(\NlwBufferSignal_Core/RF/R9_13/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R9_12/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R9_12/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R9_12/IN  (
    .I(\Core/RFWriteData [12]),
    .O(\NlwBufferSignal_Core/RF/R9_12/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R12_11/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R12_11/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R12_11/IN  (
    .I(\Core/RFWriteData [11]),
    .O(\NlwBufferSignal_Core/RF/R12_11/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R12_10/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R12_10/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R12_10/IN  (
    .I(\Core/RFWriteData [10]),
    .O(\NlwBufferSignal_Core/RF/R12_10/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R12_9/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R12_9/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R12_9/IN  (
    .I(\Core/RFWriteData [9]),
    .O(\NlwBufferSignal_Core/RF/R12_9/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R12_8/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R12_8/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R12_8/IN  (
    .I(\Core/RFWriteData [8]),
    .O(\NlwBufferSignal_Core/RF/R12_8/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R8_11/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R8_11/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R8_11/IN  (
    .I(\Core/RFWriteData [11]),
    .O(\NlwBufferSignal_Core/RF/R8_11/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R8_10/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R8_10/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R8_10/IN  (
    .I(\Core/RFWriteData [10]),
    .O(\NlwBufferSignal_Core/RF/R8_10/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R8_9/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R8_9/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R8_9/IN  (
    .I(\Core/RFWriteData [9]),
    .O(\NlwBufferSignal_Core/RF/R8_9/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R8_8/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R8_8/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R8_8/IN  (
    .I(\Core/RFWriteData [8]),
    .O(\NlwBufferSignal_Core/RF/R8_8/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R13_11/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R13_11/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R13_11/IN  (
    .I(\Core/RFWriteData [11]),
    .O(\NlwBufferSignal_Core/RF/R13_11/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R13_10/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R13_10/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R13_10/IN  (
    .I(\Core/RFWriteData [10]),
    .O(\NlwBufferSignal_Core/RF/R13_10/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R13_9/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R13_9/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R13_9/IN  (
    .I(\Core/RFWriteData [9]),
    .O(\NlwBufferSignal_Core/RF/R13_9/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R13_8/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R13_8/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R13_8/IN  (
    .I(\Core/RFWriteData [8]),
    .O(\NlwBufferSignal_Core/RF/R13_8/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R8_15/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R8_15/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R8_15/IN  (
    .I(\Core/RFWriteData [15]),
    .O(\NlwBufferSignal_Core/RF/R8_15/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R8_14/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R8_14/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R8_14/IN  (
    .I(\Core/RFWriteData [14]),
    .O(\NlwBufferSignal_Core/RF/R8_14/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R8_13/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R8_13/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R8_13/IN  (
    .I(\Core/RFWriteData [13]),
    .O(\NlwBufferSignal_Core/RF/R8_13/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R8_12/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R8_12/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R8_12/IN  (
    .I(\Core/RFWriteData [12]),
    .O(\NlwBufferSignal_Core/RF/R8_12/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R0_10/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R0_10/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R0_10/IN  (
    .I(\Core/RFWriteData [10]),
    .O(\NlwBufferSignal_Core/RF/R0_10/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R0_9/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R0_9/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R0_9/IN  (
    .I(\Core/RFWriteData [9]),
    .O(\NlwBufferSignal_Core/RF/R0_9/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R0_8/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R0_8/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R0_8/IN  (
    .I(\Core/RFWriteData [8]),
    .O(\NlwBufferSignal_Core/RF/R0_8/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R5_11/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R5_11/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R5_11/IN  (
    .I(\Core/RFWriteData [11]),
    .O(\NlwBufferSignal_Core/RF/R5_11/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R5_10/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R5_10/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R5_10/IN  (
    .I(\Core/RFWriteData [10]),
    .O(\NlwBufferSignal_Core/RF/R5_10/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R5_9/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R5_9/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R5_9/IN  (
    .I(\Core/RFWriteData [9]),
    .O(\NlwBufferSignal_Core/RF/R5_9/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R5_8/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R5_8/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R5_8/IN  (
    .I(\Core/RFWriteData [8]),
    .O(\NlwBufferSignal_Core/RF/R5_8/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R4_11/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R4_11/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R4_11/IN  (
    .I(\Core/RFWriteData [11]),
    .O(\NlwBufferSignal_Core/RF/R4_11/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R4_10/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R4_10/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R4_10/IN  (
    .I(\Core/RFWriteData [10]),
    .O(\NlwBufferSignal_Core/RF/R4_10/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R4_9/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R4_9/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R4_9/IN  (
    .I(\Core/RFWriteData [9]),
    .O(\NlwBufferSignal_Core/RF/R4_9/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R4_8/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R4_8/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R4_8/IN  (
    .I(\Core/RFWriteData [8]),
    .O(\NlwBufferSignal_Core/RF/R4_8/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R5_15/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R5_15/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R5_15/IN  (
    .I(\Core/RFWriteData [15]),
    .O(\NlwBufferSignal_Core/RF/R5_15/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R5_14/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R5_14/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R5_14/IN  (
    .I(\Core/RFWriteData [14]),
    .O(\NlwBufferSignal_Core/RF/R5_14/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R5_13/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R5_13/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R5_13/IN  (
    .I(\Core/RFWriteData [13]),
    .O(\NlwBufferSignal_Core/RF/R5_13/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R5_12/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R5_12/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R5_12/IN  (
    .I(\Core/RFWriteData [12]),
    .O(\NlwBufferSignal_Core/RF/R5_12/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R7_15/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R7_15/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R7_15/IN  (
    .I(\Core/RFWriteData [15]),
    .O(\NlwBufferSignal_Core/RF/R7_15/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R7_14/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R7_14/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R7_14/IN  (
    .I(\Core/RFWriteData [14]),
    .O(\NlwBufferSignal_Core/RF/R7_14/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R7_13/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R7_13/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R7_13/IN  (
    .I(\Core/RFWriteData [13]),
    .O(\NlwBufferSignal_Core/RF/R7_13/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R7_12/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R7_12/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R7_12/IN  (
    .I(\Core/RFWriteData [12]),
    .O(\NlwBufferSignal_Core/RF/R7_12/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R12_15/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R12_15/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R12_15/IN  (
    .I(\Core/RFWriteData [15]),
    .O(\NlwBufferSignal_Core/RF/R12_15/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R12_14/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R12_14/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R12_14/IN  (
    .I(\Core/RFWriteData [14]),
    .O(\NlwBufferSignal_Core/RF/R12_14/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R12_13/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R12_13/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R12_13/IN  (
    .I(\Core/RFWriteData [13]),
    .O(\NlwBufferSignal_Core/RF/R12_13/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R12_12/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R12_12/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R12_12/IN  (
    .I(\Core/RFWriteData [12]),
    .O(\NlwBufferSignal_Core/RF/R12_12/IN )
  );
  X_BUF   \NlwBufferBlock_Core/Instruction_31_2/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/Instruction_31_2/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/Instruction_31_2/IN  (
    .I(\Core/_n0112 [0]),
    .O(\NlwBufferSignal_Core/Instruction_31_2/IN )
  );
  X_BUF   \NlwBufferBlock_Core/Instruction_31_1/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/Instruction_31_1/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/Instruction_31_1/IN  (
    .I(\Core/_n0112 [0]),
    .O(\NlwBufferSignal_Core/Instruction_31_1/IN )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1/CLK )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1/IN  (
    .I(Address[10]),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1/IN )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2/CLK )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2/IN  (
    .I(Address[11]),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_2/IN )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1/CLK )
  );
  X_BUF   \NlwBufferBlock_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1/IN  (
    .I(Address[10]),
    .O(\NlwBufferSignal_ram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R9_11/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R9_11/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R9_11/IN  (
    .I(\Core/RFWriteData [11]),
    .O(\NlwBufferSignal_Core/RF/R9_11/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R9_10/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R9_10/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R9_10/IN  (
    .I(\Core/RFWriteData [10]),
    .O(\NlwBufferSignal_Core/RF/R9_10/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R9_9/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R9_9/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R9_9/IN  (
    .I(\Core/RFWriteData [9]),
    .O(\NlwBufferSignal_Core/RF/R9_9/IN )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R9_8/CLK  (
    .I(clk),
    .O(\NlwBufferSignal_Core/RF/R9_8/CLK )
  );
  X_BUF   \NlwBufferBlock_Core/RF/R9_8/IN  (
    .I(\Core/RFWriteData [8]),
    .O(\NlwBufferSignal_Core/RF/R9_8/IN )
  );
  X_ZERO   NlwBlock_CoreAndRAM_GND (
    .O(GND)
  );
  X_ONE   NlwBlock_CoreAndRAM_VCC (
    .O(VCC)
  );
endmodule


`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

