TimeQuest Timing Analyzer report for Uni_Projektas
Wed Apr 19 20:59:15 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLK'
 13. Slow Model Setup: 'ADC_DCLKA'
 14. Slow Model Hold: 'ADC_DCLKA'
 15. Slow Model Hold: 'CLK'
 16. Slow Model Minimum Pulse Width: 'CLK'
 17. Slow Model Minimum Pulse Width: 'ADC_DCLKA'
 18. Slow Model Minimum Pulse Width: 'ADC_CLK'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Output Enable Times
 24. Minimum Output Enable Times
 25. Output Disable Times
 26. Minimum Output Disable Times
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'CLK'
 33. Fast Model Setup: 'ADC_DCLKA'
 34. Fast Model Hold: 'ADC_DCLKA'
 35. Fast Model Hold: 'CLK'
 36. Fast Model Minimum Pulse Width: 'CLK'
 37. Fast Model Minimum Pulse Width: 'ADC_DCLKA'
 38. Fast Model Minimum Pulse Width: 'ADC_CLK'
 39. Setup Times
 40. Hold Times
 41. Clock to Output Times
 42. Minimum Clock to Output Times
 43. Output Enable Times
 44. Minimum Output Enable Times
 45. Output Disable Times
 46. Minimum Output Disable Times
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Setup Transfers
 53. Hold Transfers
 54. Report TCCS
 55. Report RSKM
 56. Unconstrained Paths
 57. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Uni_Projektas                                                     ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; Uni_Projektas.sdc ; OK     ; Wed Apr 19 20:59:14 2023 ;
+-------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets       ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; ADC_CLK    ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ADC_CLK }   ;
; ADC_DCLKA  ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ADC_DCLKA } ;
; CLK        ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }       ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 172.18 MHz ; 163.03 MHz      ; CLK        ; limit due to high minimum pulse width violation (tch) ;
; 228.94 MHz ; 228.94 MHz      ; ADC_DCLKA  ;                                                       ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow Model Setup Summary           ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; CLK       ; 14.192 ; 0.000         ;
; ADC_DCLKA ; 15.632 ; 0.000         ;
+-----------+--------+---------------+


+-----------------------------------+
; Slow Model Hold Summary           ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; ADC_DCLKA ; 0.499 ; 0.000         ;
; CLK       ; 0.499 ; 0.000         ;
+-----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; CLK       ; 6.933  ; 0.000             ;
; ADC_DCLKA ; 8.758  ; 0.000             ;
; ADC_CLK   ; 16.000 ; 0.000             ;
+-----------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                           ; To Node                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.192 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[12]                  ; CLK          ; CLK         ; 20.000       ; -0.006     ; 5.842      ;
; 14.192 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[14]                  ; CLK          ; CLK         ; 20.000       ; -0.006     ; 5.842      ;
; 14.192 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[15]                  ; CLK          ; CLK         ; 20.000       ; -0.006     ; 5.842      ;
; 14.192 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[16]                  ; CLK          ; CLK         ; 20.000       ; -0.006     ; 5.842      ;
; 14.192 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[17]                  ; CLK          ; CLK         ; 20.000       ; -0.006     ; 5.842      ;
; 14.192 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[18]                  ; CLK          ; CLK         ; 20.000       ; -0.006     ; 5.842      ;
; 14.192 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[19]                  ; CLK          ; CLK         ; 20.000       ; -0.006     ; 5.842      ;
; 14.192 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[20]                  ; CLK          ; CLK         ; 20.000       ; -0.006     ; 5.842      ;
; 14.192 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[21]                  ; CLK          ; CLK         ; 20.000       ; -0.006     ; 5.842      ;
; 14.192 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[22]                  ; CLK          ; CLK         ; 20.000       ; -0.006     ; 5.842      ;
; 14.192 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[23]                  ; CLK          ; CLK         ; 20.000       ; -0.006     ; 5.842      ;
; 14.254 ; Setup_manager:this_setup_manager|config_command_counter[18]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[12]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.786      ;
; 14.254 ; Setup_manager:this_setup_manager|config_command_counter[18]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[14]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.786      ;
; 14.254 ; Setup_manager:this_setup_manager|config_command_counter[18]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[15]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.786      ;
; 14.254 ; Setup_manager:this_setup_manager|config_command_counter[18]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[16]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.786      ;
; 14.254 ; Setup_manager:this_setup_manager|config_command_counter[18]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[17]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.786      ;
; 14.254 ; Setup_manager:this_setup_manager|config_command_counter[18]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[18]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.786      ;
; 14.254 ; Setup_manager:this_setup_manager|config_command_counter[18]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[19]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.786      ;
; 14.254 ; Setup_manager:this_setup_manager|config_command_counter[18]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[20]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.786      ;
; 14.254 ; Setup_manager:this_setup_manager|config_command_counter[18]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[21]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.786      ;
; 14.254 ; Setup_manager:this_setup_manager|config_command_counter[18]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[22]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.786      ;
; 14.254 ; Setup_manager:this_setup_manager|config_command_counter[18]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[23]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.786      ;
; 14.289 ; Setup_manager:this_setup_manager|config_command_counter[19]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[12]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.751      ;
; 14.289 ; Setup_manager:this_setup_manager|config_command_counter[19]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[14]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.751      ;
; 14.289 ; Setup_manager:this_setup_manager|config_command_counter[19]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[15]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.751      ;
; 14.289 ; Setup_manager:this_setup_manager|config_command_counter[19]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[16]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.751      ;
; 14.289 ; Setup_manager:this_setup_manager|config_command_counter[19]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[17]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.751      ;
; 14.289 ; Setup_manager:this_setup_manager|config_command_counter[19]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[18]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.751      ;
; 14.289 ; Setup_manager:this_setup_manager|config_command_counter[19]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[19]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.751      ;
; 14.289 ; Setup_manager:this_setup_manager|config_command_counter[19]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[20]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.751      ;
; 14.289 ; Setup_manager:this_setup_manager|config_command_counter[19]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[21]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.751      ;
; 14.289 ; Setup_manager:this_setup_manager|config_command_counter[19]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[22]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.751      ;
; 14.289 ; Setup_manager:this_setup_manager|config_command_counter[19]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[23]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.751      ;
; 14.372 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM49  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.668      ;
; 14.372 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM29  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.668      ;
; 14.372 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM25  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.668      ;
; 14.372 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]_OTERM81  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.668      ;
; 14.372 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM27  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.668      ;
; 14.372 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM31  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.668      ;
; 14.372 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM35  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.668      ;
; 14.372 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM33  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.668      ;
; 14.372 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM39  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.668      ;
; 14.372 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM37  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.668      ;
; 14.372 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM83 ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.668      ;
; 14.374 ; Setup_manager:this_setup_manager|config_command_counter[21]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[12]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.666      ;
; 14.374 ; Setup_manager:this_setup_manager|config_command_counter[21]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[14]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.666      ;
; 14.374 ; Setup_manager:this_setup_manager|config_command_counter[21]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[15]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.666      ;
; 14.374 ; Setup_manager:this_setup_manager|config_command_counter[21]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[16]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.666      ;
; 14.374 ; Setup_manager:this_setup_manager|config_command_counter[21]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[17]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.666      ;
; 14.374 ; Setup_manager:this_setup_manager|config_command_counter[21]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[18]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.666      ;
; 14.374 ; Setup_manager:this_setup_manager|config_command_counter[21]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[19]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.666      ;
; 14.374 ; Setup_manager:this_setup_manager|config_command_counter[21]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[20]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.666      ;
; 14.374 ; Setup_manager:this_setup_manager|config_command_counter[21]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[21]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.666      ;
; 14.374 ; Setup_manager:this_setup_manager|config_command_counter[21]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[22]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.666      ;
; 14.374 ; Setup_manager:this_setup_manager|config_command_counter[21]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[23]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.666      ;
; 14.378 ; Setup_manager:this_setup_manager|config_command_counter[14]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[12]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.662      ;
; 14.378 ; Setup_manager:this_setup_manager|config_command_counter[14]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[14]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.662      ;
; 14.378 ; Setup_manager:this_setup_manager|config_command_counter[14]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[15]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.662      ;
; 14.378 ; Setup_manager:this_setup_manager|config_command_counter[14]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[16]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.662      ;
; 14.378 ; Setup_manager:this_setup_manager|config_command_counter[14]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[17]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.662      ;
; 14.378 ; Setup_manager:this_setup_manager|config_command_counter[14]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[18]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.662      ;
; 14.378 ; Setup_manager:this_setup_manager|config_command_counter[14]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[19]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.662      ;
; 14.378 ; Setup_manager:this_setup_manager|config_command_counter[14]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[20]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.662      ;
; 14.378 ; Setup_manager:this_setup_manager|config_command_counter[14]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[21]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.662      ;
; 14.378 ; Setup_manager:this_setup_manager|config_command_counter[14]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[22]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.662      ;
; 14.378 ; Setup_manager:this_setup_manager|config_command_counter[14]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[23]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.662      ;
; 14.411 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]             ; CLK          ; CLK         ; 20.000       ; -0.145     ; 5.484      ;
; 14.411 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]             ; CLK          ; CLK         ; 20.000       ; -0.145     ; 5.484      ;
; 14.411 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]             ; CLK          ; CLK         ; 20.000       ; -0.145     ; 5.484      ;
; 14.411 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]             ; CLK          ; CLK         ; 20.000       ; -0.145     ; 5.484      ;
; 14.451 ; Setup_manager:this_setup_manager|config_command_counter[20]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[12]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.589      ;
; 14.451 ; Setup_manager:this_setup_manager|config_command_counter[20]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[14]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.589      ;
; 14.451 ; Setup_manager:this_setup_manager|config_command_counter[20]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[15]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.589      ;
; 14.451 ; Setup_manager:this_setup_manager|config_command_counter[20]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[16]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.589      ;
; 14.451 ; Setup_manager:this_setup_manager|config_command_counter[20]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[17]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.589      ;
; 14.451 ; Setup_manager:this_setup_manager|config_command_counter[20]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[18]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.589      ;
; 14.451 ; Setup_manager:this_setup_manager|config_command_counter[20]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[19]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.589      ;
; 14.451 ; Setup_manager:this_setup_manager|config_command_counter[20]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[20]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.589      ;
; 14.451 ; Setup_manager:this_setup_manager|config_command_counter[20]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[21]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.589      ;
; 14.451 ; Setup_manager:this_setup_manager|config_command_counter[20]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[22]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.589      ;
; 14.451 ; Setup_manager:this_setup_manager|config_command_counter[20]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[23]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.589      ;
; 14.535 ; Setup_manager:this_setup_manager|config_command_counter[22]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[12]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.505      ;
; 14.535 ; Setup_manager:this_setup_manager|config_command_counter[22]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[14]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.505      ;
; 14.535 ; Setup_manager:this_setup_manager|config_command_counter[22]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[15]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.505      ;
; 14.535 ; Setup_manager:this_setup_manager|config_command_counter[22]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[16]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.505      ;
; 14.535 ; Setup_manager:this_setup_manager|config_command_counter[22]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[17]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.505      ;
; 14.535 ; Setup_manager:this_setup_manager|config_command_counter[22]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[18]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.505      ;
; 14.535 ; Setup_manager:this_setup_manager|config_command_counter[22]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[19]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.505      ;
; 14.535 ; Setup_manager:this_setup_manager|config_command_counter[22]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[20]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.505      ;
; 14.535 ; Setup_manager:this_setup_manager|config_command_counter[22]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[21]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.505      ;
; 14.535 ; Setup_manager:this_setup_manager|config_command_counter[22]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[22]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.505      ;
; 14.535 ; Setup_manager:this_setup_manager|config_command_counter[22]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[23]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.505      ;
; 14.606 ; Setup_manager:this_setup_manager|config_command_counter[11]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[13]                  ; CLK          ; CLK         ; 20.000       ; -0.002     ; 5.432      ;
; 14.617 ; Setup_manager:this_setup_manager|config_command_counter[17]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[12]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.423      ;
; 14.617 ; Setup_manager:this_setup_manager|config_command_counter[17]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[14]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.423      ;
; 14.617 ; Setup_manager:this_setup_manager|config_command_counter[17]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[15]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.423      ;
; 14.617 ; Setup_manager:this_setup_manager|config_command_counter[17]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[16]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.423      ;
; 14.617 ; Setup_manager:this_setup_manager|config_command_counter[17]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[17]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.423      ;
; 14.617 ; Setup_manager:this_setup_manager|config_command_counter[17]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[18]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.423      ;
; 14.617 ; Setup_manager:this_setup_manager|config_command_counter[17]                                                                                                                                                         ; Setup_manager:this_setup_manager|config_command_counter[19]                  ; CLK          ; CLK         ; 20.000       ; 0.000      ; 5.423      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'ADC_DCLKA'                                                                                                                                                                     ;
+--------+--------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.632 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.869     ; 3.539      ;
; 15.632 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.869     ; 3.539      ;
; 15.632 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.869     ; 3.539      ;
; 15.799 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.226     ; 4.015      ;
; 15.799 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.226     ; 4.015      ;
; 15.799 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.226     ; 4.015      ;
; 15.891 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.220     ; 3.929      ;
; 15.891 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.220     ; 3.929      ;
; 15.891 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.220     ; 3.929      ;
; 15.955 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.066     ; 4.019      ;
; 15.955 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.066     ; 4.019      ;
; 15.955 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.066     ; 4.019      ;
; 15.955 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.066     ; 4.019      ;
; 15.955 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.066     ; 4.019      ;
; 15.955 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.066     ; 4.019      ;
; 15.955 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.066     ; 4.019      ;
; 15.955 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.066     ; 4.019      ;
; 15.955 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.066     ; 4.019      ;
; 15.955 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[9] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.066     ; 4.019      ;
; 16.204 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 3.836      ;
; 16.204 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 3.836      ;
; 16.204 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 3.836      ;
; 16.211 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 3.829      ;
; 16.211 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 3.829      ;
; 16.211 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 3.829      ;
; 16.230 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.003      ; 3.813      ;
; 16.230 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.003      ; 3.813      ;
; 16.230 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.003      ; 3.813      ;
; 16.230 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.003      ; 3.813      ;
; 16.230 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.003      ; 3.813      ;
; 16.230 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.003      ; 3.813      ;
; 16.355 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 3.685      ;
; 16.355 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 3.685      ;
; 16.355 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 3.685      ;
; 16.511 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.495     ; 3.034      ;
; 16.527 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.803      ; 4.316      ;
; 16.527 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.803      ; 4.316      ;
; 16.527 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.803      ; 4.316      ;
; 16.527 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.803      ; 4.316      ;
; 16.527 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.803      ; 4.316      ;
; 16.527 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.803      ; 4.316      ;
; 16.527 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.803      ; 4.316      ;
; 16.527 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.803      ; 4.316      ;
; 16.527 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.803      ; 4.316      ;
; 16.527 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[9] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.803      ; 4.316      ;
; 16.531 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.002     ; 3.507      ;
; 16.531 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.002     ; 3.507      ;
; 16.531 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.002     ; 3.507      ;
; 16.531 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.002     ; 3.507      ;
; 16.534 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.803      ; 4.309      ;
; 16.534 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.803      ; 4.309      ;
; 16.534 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.803      ; 4.309      ;
; 16.534 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.803      ; 4.309      ;
; 16.534 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.803      ; 4.309      ;
; 16.534 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.803      ; 4.309      ;
; 16.534 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.803      ; 4.309      ;
; 16.534 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.803      ; 4.309      ;
; 16.534 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.803      ; 4.309      ;
; 16.534 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[9] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.803      ; 4.309      ;
; 16.678 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.803      ; 4.165      ;
; 16.678 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.803      ; 4.165      ;
; 16.678 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.803      ; 4.165      ;
; 16.678 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.803      ; 4.165      ;
; 16.678 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.803      ; 4.165      ;
; 16.678 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.803      ; 4.165      ;
; 16.678 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.803      ; 4.165      ;
; 16.678 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.803      ; 4.165      ;
; 16.678 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.803      ; 4.165      ;
; 16.678 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[9] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.803      ; 4.165      ;
; 16.754 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.652      ; 3.938      ;
; 16.754 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.652      ; 3.938      ;
; 16.754 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.652      ; 3.938      ;
; 16.754 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.652      ; 3.938      ;
; 16.754 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.652      ; 3.938      ;
; 16.754 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.652      ; 3.938      ;
; 16.782 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.646      ; 3.904      ;
; 16.782 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.646      ; 3.904      ;
; 16.782 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.646      ; 3.904      ;
; 16.782 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.646      ; 3.904      ;
; 16.782 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.646      ; 3.904      ;
; 16.782 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]   ; CLK          ; ADC_DCLKA   ; 20.000       ; 0.646      ; 3.904      ;
; 16.802 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.872      ; 4.110      ;
; 16.802 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.872      ; 4.110      ;
; 16.802 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.872      ; 4.110      ;
; 16.802 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.872      ; 4.110      ;
; 16.802 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.872      ; 4.110      ;
; 16.802 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.872      ; 4.110      ;
; 16.809 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.872      ; 4.103      ;
; 16.809 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.872      ; 4.103      ;
; 16.809 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.872      ; 4.103      ;
; 16.809 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.872      ; 4.103      ;
; 16.809 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.872      ; 4.103      ;
; 16.809 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.872      ; 4.103      ;
; 16.953 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.872      ; 3.959      ;
; 16.953 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.872      ; 3.959      ;
; 16.953 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.872      ; 3.959      ;
; 16.953 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.872      ; 3.959      ;
; 16.953 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.872      ; 3.959      ;
; 16.953 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.872      ; 3.959      ;
; 17.004 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 3.036      ;
+--------+--------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'ADC_DCLKA'                                                                                                                                                                        ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.805      ;
; 0.772 ; Read_adc_manager:this_read_adc_manager|address_counter[9] ; Read_adc_manager:this_read_adc_manager|address_counter[9] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.078      ;
; 1.178 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.484      ;
; 1.184 ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.490      ;
; 1.185 ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.491      ;
; 1.186 ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.492      ;
; 1.195 ; Read_adc_manager:this_read_adc_manager|address_counter[7] ; Read_adc_manager:this_read_adc_manager|address_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.501      ;
; 1.195 ; Read_adc_manager:this_read_adc_manager|address_counter[8] ; Read_adc_manager:this_read_adc_manager|address_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.501      ;
; 1.197 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.503      ;
; 1.200 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.506      ;
; 1.228 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.534      ;
; 1.229 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.535      ;
; 1.234 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.540      ;
; 1.241 ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.547      ;
; 1.242 ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.548      ;
; 1.242 ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.548      ;
; 1.314 ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA    ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.620      ;
; 1.438 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.744      ;
; 1.517 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.583      ; 2.406      ;
; 1.517 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.583      ; 2.406      ;
; 1.517 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.583      ; 2.406      ;
; 1.517 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.583      ; 2.406      ;
; 1.517 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.583      ; 2.406      ;
; 1.517 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.583      ; 2.406      ;
; 1.517 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.583      ; 2.406      ;
; 1.517 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|address_counter[7] ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.583      ; 2.406      ;
; 1.517 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|address_counter[8] ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.583      ; 2.406      ;
; 1.517 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|address_counter[9] ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.583      ; 2.406      ;
; 1.658 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; -0.869     ; 1.095      ;
; 1.660 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; -0.869     ; 1.097      ;
; 1.661 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; -0.869     ; 1.098      ;
; 1.663 ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.969      ;
; 1.664 ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.970      ;
; 1.674 ; Read_adc_manager:this_read_adc_manager|address_counter[8] ; Read_adc_manager:this_read_adc_manager|address_counter[9] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.980      ;
; 1.674 ; Read_adc_manager:this_read_adc_manager|address_counter[7] ; Read_adc_manager:this_read_adc_manager|address_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.980      ;
; 1.710 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.016      ;
; 1.721 ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.027      ;
; 1.722 ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.028      ;
; 1.722 ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; Read_adc_manager:this_read_adc_manager|address_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.028      ;
; 1.749 ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.055      ;
; 1.750 ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; Read_adc_manager:this_read_adc_manager|address_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.056      ;
; 1.760 ; Read_adc_manager:this_read_adc_manager|address_counter[7] ; Read_adc_manager:this_read_adc_manager|address_counter[9] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.066      ;
; 1.775 ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.081      ;
; 1.807 ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.113      ;
; 1.808 ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.114      ;
; 1.808 ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; Read_adc_manager:this_read_adc_manager|address_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.114      ;
; 1.835 ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.141      ;
; 1.836 ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; Read_adc_manager:this_read_adc_manager|address_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.142      ;
; 1.861 ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.167      ;
; 1.893 ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.199      ;
; 1.894 ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; Read_adc_manager:this_read_adc_manager|address_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.200      ;
; 1.894 ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; Read_adc_manager:this_read_adc_manager|address_counter[9] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.200      ;
; 1.900 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.206      ;
; 1.918 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.224      ;
; 1.921 ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.227      ;
; 1.922 ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; Read_adc_manager:this_read_adc_manager|address_counter[9] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.228      ;
; 1.947 ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.253      ;
; 1.979 ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.285      ;
; 1.980 ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; Read_adc_manager:this_read_adc_manager|address_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.286      ;
; 1.986 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.292      ;
; 2.007 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.869      ; 3.182      ;
; 2.007 ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.313      ;
; 2.033 ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.339      ;
; 2.065 ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.371      ;
; 2.066 ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; Read_adc_manager:this_read_adc_manager|address_counter[9] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.372      ;
; 2.072 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.378      ;
; 2.093 ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[9] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.399      ;
; 2.119 ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.425      ;
; 2.151 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.869      ; 3.326      ;
; 2.151 ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.457      ;
; 2.158 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.869      ; 3.333      ;
; 2.158 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.464      ;
; 2.196 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.649      ; 3.151      ;
; 2.205 ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.511      ;
; 2.237 ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[9] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.543      ;
; 2.244 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.550      ;
; 2.291 ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.597      ;
; 2.330 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.636      ;
; 2.370 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.577      ; 3.253      ;
; 2.370 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.577      ; 3.253      ;
; 2.370 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.577      ; 3.253      ;
; 2.370 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.577      ; 3.253      ;
; 2.370 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.577      ; 3.253      ;
; 2.370 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.577      ; 3.253      ;
; 2.370 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.577      ; 3.253      ;
; 2.370 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|address_counter[7] ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.577      ; 3.253      ;
; 2.370 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|address_counter[8] ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.577      ; 3.253      ;
; 2.370 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|address_counter[9] ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.577      ; 3.253      ;
; 2.377 ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[9] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.683      ;
; 2.416 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.722      ;
; 2.480 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.867      ; 3.653      ;
; 2.480 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.867      ; 3.653      ;
; 2.480 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.867      ; 3.653      ;
; 2.480 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.867      ; 3.653      ;
; 2.500 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.374      ; 3.180      ;
; 2.502 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[9] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 2.808      ;
; 2.506 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA    ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.148      ; 2.960      ;
; 2.566 ; MRAM_Controller:this_mram_controller|curr_state.idle      ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; CLK          ; ADC_DCLKA   ; 0.000        ; 0.643      ; 3.515      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; Write_out_mram_manager:this_write_out_mram_manager|WRITE_OUT_DONE                                                                                                                           ; Write_out_mram_manager:this_write_out_mram_manager|WRITE_OUT_DONE                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                  ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                  ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; STATE_MANAGER:this_state_manager|curr_state.read_adc                                                                                                                                        ; STATE_MANAGER:this_state_manager|curr_state.read_adc                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                        ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[0]                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[0]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                               ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[2]                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[2]                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[3]                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[3]                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                    ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|cs_up_counter[0]                                                                                                                                          ; SPI_Controller:adc_spi_controller|cs_up_counter[0]                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                          ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                           ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty            ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                               ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[15]_OTERM17                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[15]_OTERM17                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[10]_OTERM13                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[10]_OTERM13                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[4]_OTERM9                                                                                                                                    ; Setup_manager:this_setup_manager|SPI_send_data[4]_OTERM9                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Setup_manager:this_setup_manager|SPI_send_data[0]_OTERM5                                                                                                                                    ; Setup_manager:this_setup_manager|SPI_send_data[0]_OTERM5                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                         ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                          ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                          ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                           ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.741 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.047      ;
; 0.741 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM35                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM39                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.047      ;
; 0.742 ; Setup_manager:this_setup_manager|SPI_send_data[4]_OTERM11                                                                                                                                   ; Setup_manager:this_setup_manager|SPI_send_data[4]_OTERM9                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.048      ;
; 0.746 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]_OTERM81                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM27                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.052      ;
; 0.747 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM25                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM31                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.053      ;
; 0.747 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM29                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM35                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.053      ;
; 0.748 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.054      ;
; 0.749 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.055      ;
; 0.753 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.754 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                    ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.060      ;
; 0.755 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.061      ;
; 0.755 ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                   ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.061      ;
; 0.768 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.074      ;
; 0.771 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[9]                                                                                                                       ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[9]                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.077      ;
; 0.775 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.081      ;
; 0.775 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.081      ;
; 0.789 ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.095      ;
; 0.792 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.098      ;
; 0.794 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.100      ;
; 0.796 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[2]                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.102      ;
; 0.803 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.109      ;
; 0.805 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.111      ;
; 0.903 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.209      ;
; 0.916 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM67                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM71                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.222      ;
; 0.917 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM79                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM85                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.223      ;
; 0.918 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM75                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM79                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.224      ;
; 0.919 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM71                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM75                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.225      ;
; 0.921 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM63                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM67                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.227      ;
; 0.939 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                        ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.245      ;
; 0.964 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty            ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.270      ;
; 0.972 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[1]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.278      ;
; 0.972 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                          ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.278      ;
; 0.975 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[8]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.281      ;
; 0.981 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[1]                                                                                                                       ; MRAM_Controller:this_mram_controller|MRAM_A[1]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.002      ; 1.289      ;
; 0.993 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                          ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.002      ; 1.301      ;
; 0.993 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                          ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.002      ; 1.301      ;
; 0.994 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.300      ;
; 1.002 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SPI_MOSI~reg0                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.308      ;
; 1.010 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[0]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.099      ; 1.376      ;
; 1.013 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.002      ; 1.321      ;
; 1.025 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.099      ; 1.391      ;
; 1.025 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[2]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.099      ; 1.391      ;
; 1.025 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.099      ; 1.391      ;
; 1.032 ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.338      ;
; 1.049 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[2]                                                                                                                       ; MRAM_Controller:this_mram_controller|MRAM_A[2]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.002      ; 1.357      ;
; 1.053 ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                     ; MRAM_Controller:this_mram_controller|MRAM_D[6]~en                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.001     ; 1.358      ;
; 1.067 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[0]                                                                                                                       ; MRAM_Controller:this_mram_controller|MRAM_A[0]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.002      ; 1.375      ;
; 1.068 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                        ; MRAM_Controller:this_mram_controller|curr_state.reading                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.374      ;
; 1.074 ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                  ; Write_out_mram_manager:this_write_out_mram_manager|MRAM_READ_DATA                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.380      ;
; 1.093 ; Setup_manager:this_setup_manager|SPI_send_data[0]_OTERM3_OTERM111                                                                                                                           ; Setup_manager:this_setup_manager|SPI_send_data[15]_OTERM17                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.399      ;
; 1.094 ; Setup_manager:this_setup_manager|SPI_send_data[0]_OTERM3_OTERM111                                                                                                                           ; Setup_manager:this_setup_manager|SPI_send_data[10]_OTERM13                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.400      ;
; 1.096 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                           ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.402      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ADC_DCLKA'                                                                                                    ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------+
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]   ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]   ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]   ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]   ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]   ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]   ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]   ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]   ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]   ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]   ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]   ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]   ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]   ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]   ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]   ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]   ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA    ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA    ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[0] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[0] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[1] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[1] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[2] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[2] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[3] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[3] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[4] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[4] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[5] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[5] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[6] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[6] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[7] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[7] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[8] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[8] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[9] ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[9] ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ;
; 8.758  ; 10.000       ; 1.242          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ;
; 8.758  ; 10.000       ; 1.242          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; ADC_DCLKA|combout                                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; ADC_DCLKA|combout                                         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[0]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[0]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[1]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[1]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[2]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[2]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[3]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[3]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[4]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[4]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[5]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[5]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[6]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[6]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[7]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[7]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[8]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[8]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[9]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[9]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_WRITE_DATA|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_WRITE_DATA|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[0]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[0]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[1]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[1]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[2]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[2]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[3]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[3]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[4]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[4]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[5]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[5]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[6]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[6]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[7]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[7]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[8]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[8]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[9]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[9]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[0]|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[0]|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[1]|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[1]|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[2]|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[2]|clk                 ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'ADC_CLK'                                           ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; ADC_CLK ; Rise       ; ADC_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; ADC_DCLKA  ; 4.277 ; 4.277 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[0] ; ADC_DCLKA  ; 3.973 ; 3.973 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[1] ; ADC_DCLKA  ; 3.975 ; 3.975 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[2] ; ADC_DCLKA  ; 4.199 ; 4.199 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[3] ; ADC_DCLKA  ; 3.973 ; 3.973 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[4] ; ADC_DCLKA  ; 4.272 ; 4.272 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[5] ; ADC_DCLKA  ; 4.277 ; 4.277 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[6] ; ADC_DCLKA  ; 3.871 ; 3.871 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[7] ; ADC_DCLKA  ; 3.852 ; 3.852 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[8] ; ADC_DCLKA  ; 3.836 ; 3.836 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[9] ; ADC_DCLKA  ; 3.568 ; 3.568 ; Rise       ; ADC_DCLKA       ;
; MRAM_D[*]     ; CLK        ; 4.942 ; 4.942 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; 4.938 ; 4.938 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; 4.742 ; 4.742 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 4.942 ; 4.942 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 4.606 ; 4.606 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 4.617 ; 4.617 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 4.201 ; 4.201 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 4.616 ; 4.616 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 4.588 ; 4.588 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; ADC_DCLKA  ; -3.302 ; -3.302 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[0] ; ADC_DCLKA  ; -3.707 ; -3.707 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[1] ; ADC_DCLKA  ; -3.709 ; -3.709 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[2] ; ADC_DCLKA  ; -3.933 ; -3.933 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[3] ; ADC_DCLKA  ; -3.707 ; -3.707 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[4] ; ADC_DCLKA  ; -4.006 ; -4.006 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[5] ; ADC_DCLKA  ; -4.011 ; -4.011 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[6] ; ADC_DCLKA  ; -3.605 ; -3.605 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[7] ; ADC_DCLKA  ; -3.586 ; -3.586 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[8] ; ADC_DCLKA  ; -3.570 ; -3.570 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[9] ; ADC_DCLKA  ; -3.302 ; -3.302 ; Rise       ; ADC_DCLKA       ;
; MRAM_D[*]     ; CLK        ; -3.935 ; -3.935 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; -4.672 ; -4.672 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; -4.476 ; -4.476 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -4.676 ; -4.676 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -4.340 ; -4.340 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -4.351 ; -4.351 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -3.935 ; -3.935 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -4.350 ; -4.350 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -4.322 ; -4.322 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 8.335 ; 8.335 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 9.039 ; 9.039 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 9.140 ; 9.140 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 9.122 ; 9.122 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 8.021 ; 8.021 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 8.020 ; 8.020 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 8.018 ; 8.018 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 8.055 ; 8.055 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 7.666 ; 7.666 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 8.917 ; 8.917 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 8.738 ; 8.738 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 9.122 ; 9.122 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 9.080 ; 9.080 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 9.061 ; 9.061 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 9.778 ; 9.778 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 7.706 ; 7.706 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 7.682 ; 7.682 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 8.563 ; 8.563 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 7.985 ; 7.985 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 8.394 ; 8.394 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 8.208 ; 8.208 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 8.752 ; 8.752 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 8.684 ; 8.684 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 9.778 ; 9.778 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 9.385 ; 9.385 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 9.172 ; 9.172 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 7.912 ; 7.912 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 9.012 ; 9.012 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 7.488 ; 7.488 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 7.929 ; 7.929 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 7.887 ; 7.887 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 7.297 ; 7.297 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 8.145 ; 8.145 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 7.472 ; 7.472 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 8.145 ; 8.145 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 8.418 ; 8.418 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 8.483 ; 8.483 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 8.335 ; 8.335 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 9.039 ; 9.039 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 9.140 ; 9.140 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 7.666 ; 7.666 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 8.021 ; 8.021 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 8.020 ; 8.020 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 8.018 ; 8.018 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 8.055 ; 8.055 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 7.666 ; 7.666 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 8.917 ; 8.917 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 8.738 ; 8.738 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 9.122 ; 9.122 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 9.080 ; 9.080 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 9.061 ; 9.061 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 7.488 ; 7.488 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 7.706 ; 7.706 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 7.682 ; 7.682 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 8.563 ; 8.563 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 7.985 ; 7.985 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 8.394 ; 8.394 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 8.208 ; 8.208 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 8.752 ; 8.752 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 8.684 ; 8.684 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 9.778 ; 9.778 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 9.385 ; 9.385 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 9.172 ; 9.172 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 7.912 ; 7.912 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 9.012 ; 9.012 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 7.488 ; 7.488 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 7.929 ; 7.929 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 7.887 ; 7.887 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 7.297 ; 7.297 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 8.145 ; 8.145 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 7.472 ; 7.472 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 8.145 ; 8.145 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 8.418 ; 8.418 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 8.483 ; 8.483 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 9.067 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 7.231 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 7.231 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 7.239 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 7.594 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 7.921 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 7.910 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 7.970 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 8.387 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 8.445 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 9.236 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 9.027 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 9.067 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 7.231 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 7.231 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 7.239 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 7.594 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 7.921 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 7.910 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 7.970 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 8.387 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 8.445 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 9.236 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 9.027 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 9.067     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 7.231     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 7.231     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 7.239     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 7.594     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 7.921     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 7.910     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 7.970     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 8.387     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 8.445     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 9.236     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 9.027     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 9.067     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 7.231     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 7.231     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 7.239     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 7.594     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 7.921     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 7.910     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 7.970     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 8.387     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 8.445     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 9.236     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 9.027     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+------------------------------------+
; Fast Model Setup Summary           ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; CLK       ; 17.450 ; 0.000         ;
; ADC_DCLKA ; 18.331 ; 0.000         ;
+-----------+--------+---------------+


+-----------------------------------+
; Fast Model Hold Summary           ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; ADC_DCLKA ; 0.215 ; 0.000         ;
; CLK       ; 0.215 ; 0.000         ;
+-----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; CLK       ; 7.873  ; 0.000             ;
; ADC_DCLKA ; 9.000  ; 0.000             ;
; ADC_CLK   ; 17.223 ; 0.000             ;
+-----------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.450 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.517      ;
; 17.450 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.517      ;
; 17.450 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.517      ;
; 17.450 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[0]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.517      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a1~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a2~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a3~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a4~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg5          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a5~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a6~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7          ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~porta_memory_reg0          ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ; CLK          ; CLK         ; 20.000       ; -0.017     ; 2.442      ;
; 17.550 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.417      ;
; 17.550 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.417      ;
; 17.550 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.417      ;
; 17.550 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[7]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.417      ;
; 17.554 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.413      ;
; 17.554 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.413      ;
; 17.554 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.413      ;
; 17.554 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[3]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.413      ;
; 17.555 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM45                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.064     ; 2.413      ;
; 17.555 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM45                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.064     ; 2.413      ;
; 17.555 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM45                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.064     ; 2.413      ;
; 17.555 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[6]_OTERM45                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.064     ; 2.413      ;
; 17.567 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM77                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.064     ; 2.401      ;
; 17.567 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM77                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.064     ; 2.401      ;
; 17.567 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM77                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.064     ; 2.401      ;
; 17.567 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM77                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.064     ; 2.401      ;
; 17.617 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.350      ;
; 17.617 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.350      ;
; 17.617 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.350      ;
; 17.617 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[2]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.350      ;
; 17.619 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.348      ;
; 17.619 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.348      ;
; 17.619 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.348      ;
; 17.619 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.348      ;
; 17.619 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[4]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.348      ;
; 17.619 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.348      ;
; 17.619 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.348      ;
; 17.619 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[5]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.348      ;
; 17.622 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.345      ;
; 17.622 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.345      ;
; 17.622 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.345      ;
; 17.622 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[1]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.345      ;
; 17.632 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.335      ;
; 17.632 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.335      ;
; 17.632 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.335      ;
; 17.632 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3         ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_send[6]                                                                                                                                                            ; CLK          ; CLK         ; 20.000       ; -0.065     ; 2.335      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM53                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.064     ; 2.333      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM65                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.064     ; 2.333      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM83                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.336      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM53                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.064     ; 2.333      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM53                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.064     ; 2.333      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM53                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.064     ; 2.333      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM65                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.064     ; 2.333      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM65                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.064     ; 2.333      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM65                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.064     ; 2.333      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM83                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.336      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM83                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.336      ;
; 17.635 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM83                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.336      ;
; 17.636 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.335      ;
; 17.636 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM69                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.064     ; 2.332      ;
; 17.636 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.335      ;
; 17.636 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.335      ;
; 17.636 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                           ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.335      ;
; 17.636 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM69                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.064     ; 2.332      ;
; 17.636 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM69                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.064     ; 2.332      ;
; 17.636 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM69                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.064     ; 2.332      ;
; 17.638 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM57                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.064     ; 2.330      ;
; 17.638 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]_OTERM81                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.333      ;
; 17.638 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM61                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.064     ; 2.330      ;
; 17.638 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM73                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.064     ; 2.330      ;
; 17.638 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM57                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.064     ; 2.330      ;
; 17.638 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM57                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.064     ; 2.330      ;
; 17.638 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[9]_OTERM57                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.064     ; 2.330      ;
; 17.638 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]_OTERM81                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.333      ;
; 17.638 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]_OTERM81                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.333      ;
; 17.638 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]_OTERM81                                                                                                                                                 ; CLK          ; CLK         ; 20.000       ; -0.061     ; 2.333      ;
; 17.638 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM61                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.064     ; 2.330      ;
; 17.638 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM61                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.064     ; 2.330      ;
; 17.638 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM61                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.064     ; 2.330      ;
; 17.638 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM73                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.064     ; 2.330      ;
; 17.638 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM73                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.064     ; 2.330      ;
; 17.638 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM73                                                                                                                                                ; CLK          ; CLK         ; 20.000       ; -0.064     ; 2.330      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'ADC_DCLKA'                                                                                                                                                                     ;
+--------+--------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.331 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.293     ; 1.408      ;
; 18.331 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.293     ; 1.408      ;
; 18.331 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.293     ; 1.408      ;
; 18.334 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.289     ; 1.409      ;
; 18.334 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.289     ; 1.409      ;
; 18.334 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.289     ; 1.409      ;
; 18.511 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.281     ; 1.240      ;
; 18.511 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.281     ; 1.240      ;
; 18.511 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.281     ; 1.240      ;
; 18.603 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.016     ; 1.413      ;
; 18.603 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.016     ; 1.413      ;
; 18.603 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.016     ; 1.413      ;
; 18.603 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.016     ; 1.413      ;
; 18.603 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.016     ; 1.413      ;
; 18.603 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.016     ; 1.413      ;
; 18.603 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.016     ; 1.413      ;
; 18.603 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.016     ; 1.413      ;
; 18.603 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.016     ; 1.413      ;
; 18.603 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[9] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; -0.016     ; 1.413      ;
; 18.607 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.011     ; 1.414      ;
; 18.607 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.011     ; 1.414      ;
; 18.607 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]   ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.011     ; 1.414      ;
; 18.607 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]   ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.011     ; 1.414      ;
; 18.607 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]   ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.011     ; 1.414      ;
; 18.607 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]   ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.011     ; 1.414      ;
; 18.631 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.007     ; 1.394      ;
; 18.631 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.007     ; 1.394      ;
; 18.631 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]   ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.007     ; 1.394      ;
; 18.631 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]   ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.007     ; 1.394      ;
; 18.631 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]   ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.007     ; 1.394      ;
; 18.631 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]   ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.007     ; 1.394      ;
; 18.671 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 1.361      ;
; 18.671 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 1.361      ;
; 18.671 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 1.361      ;
; 18.671 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 1.361      ;
; 18.671 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 1.361      ;
; 18.671 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 1.361      ;
; 18.691 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]   ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.329      ;
; 18.691 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]   ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.329      ;
; 18.691 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]   ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.329      ;
; 18.691 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]   ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.012     ; 1.329      ;
; 18.705 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.001      ; 1.328      ;
; 18.705 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.001      ; 1.328      ;
; 18.705 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.001      ; 1.328      ;
; 18.705 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.001      ; 1.328      ;
; 18.705 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.001      ; 1.328      ;
; 18.705 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.001      ; 1.328      ;
; 18.715 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]   ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.008     ; 1.309      ;
; 18.715 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]   ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.008     ; 1.309      ;
; 18.715 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]   ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.008     ; 1.309      ;
; 18.715 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]   ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.008     ; 1.309      ;
; 18.719 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA    ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.172     ; 1.141      ;
; 18.728 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 1.304      ;
; 18.728 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 1.304      ;
; 18.728 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 1.304      ;
; 18.763 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.265      ; 1.534      ;
; 18.763 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.265      ; 1.534      ;
; 18.763 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.265      ; 1.534      ;
; 18.763 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.265      ; 1.534      ;
; 18.763 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.265      ; 1.534      ;
; 18.763 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.265      ; 1.534      ;
; 18.763 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.265      ; 1.534      ;
; 18.763 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.265      ; 1.534      ;
; 18.763 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.265      ; 1.534      ;
; 18.763 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.265      ; 1.534      ;
; 18.763 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.265      ; 1.534      ;
; 18.763 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.265      ; 1.534      ;
; 18.763 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.265      ; 1.534      ;
; 18.763 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.265      ; 1.534      ;
; 18.763 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.265      ; 1.534      ;
; 18.763 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.265      ; 1.534      ;
; 18.763 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.265      ; 1.534      ;
; 18.763 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.265      ; 1.534      ;
; 18.763 ; Read_adc_manager:this_read_adc_manager|read_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[9] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.265      ; 1.534      ;
; 18.763 ; Read_adc_manager:this_read_adc_manager|read_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[9] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.265      ; 1.534      ;
; 18.789 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 1.243      ;
; 18.789 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 1.243      ;
; 18.789 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 1.243      ;
; 18.789 ; Read_adc_manager:this_read_adc_manager|read_counter[0] ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]   ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.000      ; 1.243      ;
; 18.820 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.265      ; 1.477      ;
; 18.820 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.265      ; 1.477      ;
; 18.820 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.265      ; 1.477      ;
; 18.820 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.265      ; 1.477      ;
; 18.820 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.265      ; 1.477      ;
; 18.820 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.265      ; 1.477      ;
; 18.820 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.265      ; 1.477      ;
; 18.820 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.265      ; 1.477      ;
; 18.820 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.265      ; 1.477      ;
; 18.820 ; Read_adc_manager:this_read_adc_manager|read_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[9] ; ADC_DCLKA    ; ADC_DCLKA   ; 20.000       ; 0.265      ; 1.477      ;
; 18.845 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.024     ; 1.163      ;
; 18.845 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.024     ; 1.163      ;
; 18.845 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.024     ; 1.163      ;
; 18.845 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.024     ; 1.163      ;
; 18.845 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.024     ; 1.163      ;
; 18.845 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.024     ; 1.163      ;
; 18.845 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.024     ; 1.163      ;
; 18.845 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|address_counter[7] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.024     ; 1.163      ;
; 18.845 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|address_counter[8] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.024     ; 1.163      ;
; 18.845 ; STATE_MANAGER:this_state_manager|curr_state.read_adc   ; Read_adc_manager:this_read_adc_manager|address_counter[9] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.024     ; 1.163      ;
; 18.847 ; MRAM_Controller:this_mram_controller|curr_state.idle   ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; CLK          ; ADC_DCLKA   ; 20.000       ; -0.028     ; 1.157      ;
+--------+--------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'ADC_DCLKA'                                                                                                                                                                        ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.367      ;
; 0.252 ; Read_adc_manager:this_read_adc_manager|address_counter[9] ; Read_adc_manager:this_read_adc_manager|address_counter[9] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.404      ;
; 0.361 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.513      ;
; 0.363 ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.516      ;
; 0.366 ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.518      ;
; 0.369 ; Read_adc_manager:this_read_adc_manager|address_counter[7] ; Read_adc_manager:this_read_adc_manager|address_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; Read_adc_manager:this_read_adc_manager|address_counter[8] ; Read_adc_manager:this_read_adc_manager|address_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.523      ;
; 0.373 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.526      ;
; 0.376 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.528      ;
; 0.378 ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.530      ;
; 0.380 ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.532      ;
; 0.404 ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA    ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.556      ;
; 0.441 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.593      ;
; 0.501 ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.653      ;
; 0.502 ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.654      ;
; 0.507 ; Read_adc_manager:this_read_adc_manager|address_counter[8] ; Read_adc_manager:this_read_adc_manager|address_counter[9] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.659      ;
; 0.507 ; Read_adc_manager:this_read_adc_manager|address_counter[7] ; Read_adc_manager:this_read_adc_manager|address_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.659      ;
; 0.514 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.666      ;
; 0.518 ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.670      ;
; 0.520 ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.672      ;
; 0.520 ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; Read_adc_manager:this_read_adc_manager|address_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.672      ;
; 0.536 ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.688      ;
; 0.537 ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; Read_adc_manager:this_read_adc_manager|address_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.689      ;
; 0.542 ; Read_adc_manager:this_read_adc_manager|address_counter[7] ; Read_adc_manager:this_read_adc_manager|address_counter[9] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.694      ;
; 0.543 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; -0.281     ; 0.414      ;
; 0.545 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; -0.281     ; 0.416      ;
; 0.545 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; -0.281     ; 0.416      ;
; 0.553 ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.705      ;
; 0.555 ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.707      ;
; 0.555 ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; Read_adc_manager:this_read_adc_manager|address_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.707      ;
; 0.559 ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.711      ;
; 0.571 ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.723      ;
; 0.572 ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; Read_adc_manager:this_read_adc_manager|address_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.724      ;
; 0.586 ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.738      ;
; 0.588 ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.740      ;
; 0.590 ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; Read_adc_manager:this_read_adc_manager|address_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.742      ;
; 0.590 ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; Read_adc_manager:this_read_adc_manager|address_counter[9] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.742      ;
; 0.594 ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.746      ;
; 0.600 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.281      ; 1.033      ;
; 0.606 ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.758      ;
; 0.607 ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; Read_adc_manager:this_read_adc_manager|address_counter[9] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.759      ;
; 0.608 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.760      ;
; 0.623 ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.775      ;
; 0.625 ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; Read_adc_manager:this_read_adc_manager|address_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.777      ;
; 0.629 ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.781      ;
; 0.641 ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.793      ;
; 0.643 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.795      ;
; 0.657 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.281      ; 1.090      ;
; 0.657 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.281      ; 1.090      ;
; 0.658 ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.810      ;
; 0.660 ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; Read_adc_manager:this_read_adc_manager|address_counter[9] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.812      ;
; 0.664 ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.816      ;
; 0.676 ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; Read_adc_manager:this_read_adc_manager|address_counter[9] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.828      ;
; 0.678 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.830      ;
; 0.693 ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.845      ;
; 0.699 ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.851      ;
; 0.713 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.865      ;
; 0.728 ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; Read_adc_manager:this_read_adc_manager|address_counter[9] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.880      ;
; 0.734 ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.886      ;
; 0.748 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.900      ;
; 0.760 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.024     ; 0.888      ;
; 0.760 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.024     ; 0.888      ;
; 0.760 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|address_counter[2] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.024     ; 0.888      ;
; 0.760 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|address_counter[3] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.024     ; 0.888      ;
; 0.760 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|address_counter[4] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.024     ; 0.888      ;
; 0.760 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|address_counter[5] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.024     ; 0.888      ;
; 0.760 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|address_counter[6] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.024     ; 0.888      ;
; 0.760 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|address_counter[7] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.024     ; 0.888      ;
; 0.760 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|address_counter[8] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.024     ; 0.888      ;
; 0.760 ; STATE_MANAGER:this_state_manager|curr_state.read_adc      ; Read_adc_manager:this_read_adc_manager|address_counter[9] ; CLK          ; ADC_DCLKA   ; 0.000        ; -0.024     ; 0.888      ;
; 0.769 ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.921      ;
; 0.771 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.117      ; 1.040      ;
; 0.783 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[7] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.935      ;
; 0.804 ; Read_adc_manager:this_read_adc_manager|address_counter[1] ; Read_adc_manager:this_read_adc_manager|address_counter[9] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.956      ;
; 0.818 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[8] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 0.970      ;
; 0.828 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.117      ; 1.097      ;
; 0.828 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA    ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.117      ; 1.097      ;
; 0.853 ; Read_adc_manager:this_read_adc_manager|address_counter[0] ; Read_adc_manager:this_read_adc_manager|address_counter[9] ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.000      ; 1.005      ;
; 0.874 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.281      ; 1.307      ;
; 0.874 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.281      ; 1.307      ;
; 0.874 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.281      ; 1.307      ;
; 0.874 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.281      ; 1.307      ;
; 0.931 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.281      ; 1.364      ;
; 0.931 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.281      ; 1.364      ;
; 0.931 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.281      ; 1.364      ;
; 0.931 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.281      ; 1.364      ;
; 0.931 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.281      ; 1.364      ;
; 0.931 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.281      ; 1.364      ;
; 0.931 ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.281      ; 1.364      ;
; 0.931 ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.281      ; 1.364      ;
; 0.958 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.282      ; 1.392      ;
; 0.958 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.282      ; 1.392      ;
; 0.958 ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]   ; ADC_DCLKA    ; ADC_DCLKA   ; 0.000        ; 0.282      ; 1.392      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; Write_out_mram_manager:this_write_out_mram_manager|WRITE_OUT_DONE                                                                                                                           ; Write_out_mram_manager:this_write_out_mram_manager|WRITE_OUT_DONE                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                  ; STATE_MANAGER:this_state_manager|curr_state.write_out_mram                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                  ; Setup_manager:this_setup_manager|config_command_counter[0]                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; STATE_MANAGER:this_state_manager|curr_state.read_adc                                                                                                                                        ; STATE_MANAGER:this_state_manager|curr_state.read_adc                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                        ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                         ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                    ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[1]                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[2]                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[3]                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.stop                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[0]                                                                                                                              ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[0]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                               ; Setup_manager:this_setup_manager|SPI_send_irq                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[2]                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[2]                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[3]                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[3]                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[1]                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                              ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|sclk                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[0]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                      ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[4]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                         ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|SEND_DONE                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                    ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|cs_up_counter[0]                                                                                                                                          ; SPI_Controller:adc_spi_controller|cs_up_counter[0]                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                          ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                           ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_full                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty            ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                               ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[15]_OTERM17                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[15]_OTERM17                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[10]_OTERM13                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[10]_OTERM13                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[4]_OTERM9                                                                                                                                    ; Setup_manager:this_setup_manager|SPI_send_data[4]_OTERM9                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Setup_manager:this_setup_manager|SPI_send_data[0]_OTERM5                                                                                                                                    ; Setup_manager:this_setup_manager|SPI_send_data[0]_OTERM5                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                         ; MRAM_Controller:this_mram_controller|MRAM_OUTPUT_EN                                                                                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                          ; MRAM_Controller:this_mram_controller|MRAM_WRITE_EN                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                          ; MRAM_Controller:this_mram_controller|MRAM_LOWER_EN                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                           ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|is_read                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM35                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[4]_OTERM39                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Setup_manager:this_setup_manager|SPI_send_data[4]_OTERM11                                                                                                                                   ; Setup_manager:this_setup_manager|SPI_send_data[4]_OTERM9                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[0]_OTERM81                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM27                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM29                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[3]_OTERM35                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[1]_OTERM25                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[2]_OTERM31                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                   ; SPI_Controller:adc_spi_controller|tx_send_irq                                                                                                                                                                       ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.396      ;
; 0.246 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                                     ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; SPI_Controller:adc_spi_controller|curr_state.transmiting                                                                                                                                    ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]                                                                                                                                     ; MRAM_Controller:this_mram_controller|MRAM_D[8]~reg0                                                                                                                                                                 ; ADC_DCLKA    ; CLK         ; 0.000        ; -0.009     ; 0.390      ;
; 0.252 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[9]                                                                                                                       ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[9]                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.404      ;
; 0.254 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.406      ;
; 0.256 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3] ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|cntr_pj7:count_usedw|safe_q[3]                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.data                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|data_index[0]                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.408      ;
; 0.263 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[1]                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.415      ;
; 0.263 ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                  ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.415      ;
; 0.265 ; MRAM_Controller:this_mram_controller|counter[0]                                                                                                                                             ; MRAM_Controller:this_mram_controller|counter[2]                                                                                                                                                                     ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.417      ;
; 0.265 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[0]                                                                                                                    ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|clk_counter[2]                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.417      ;
; 0.268 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.420      ;
; 0.270 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.422      ;
; 0.287 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[0]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.483      ;
; 0.294 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM67                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM71                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.446      ;
; 0.294 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM79                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[15]_OTERM85                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.446      ;
; 0.295 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.491      ;
; 0.295 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[2]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.491      ;
; 0.295 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.491      ;
; 0.296 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM71                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM75                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.448      ;
; 0.296 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM75                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[14]_OTERM79                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.448      ;
; 0.299 ; MRAM_Controller:this_mram_controller|curr_state.idle                                                                                                                                        ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.451      ;
; 0.299 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[10]_OTERM63                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[11]_OTERM67                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.451      ;
; 0.315 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                          ; SPI_Controller:adc_spi_controller|SPI_CS                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.467      ;
; 0.319 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[1]                                                                                                                       ; MRAM_Controller:this_mram_controller|MRAM_A[1]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.001      ; 0.472      ;
; 0.323 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[2]                                                                                                                       ; MRAM_Controller:this_mram_controller|MRAM_A[2]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.001      ; 0.476      ;
; 0.323 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                          ; SPI_Controller:adc_spi_controller|curr_state.idle                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.002      ; 0.477      ;
; 0.323 ; SPI_Controller:adc_spi_controller|curr_state.cs_up                                                                                                                                          ; SPI_Controller:adc_spi_controller|fifo_rdreq                                                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.002      ; 0.477      ;
; 0.325 ; MRAM_Controller:this_mram_controller|curr_state.writing                                                                                                                                     ; MRAM_Controller:this_mram_controller|MRAM_D[6]~en                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.001     ; 0.476      ;
; 0.327 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                  ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.479      ;
; 0.329 ; Write_out_mram_manager:this_write_out_mram_manager|address_counter[0]                                                                                                                       ; MRAM_Controller:this_mram_controller|MRAM_A[0]                                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.001      ; 0.482      ;
; 0.330 ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                           ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.sync                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.008      ; 0.490      ;
; 0.340 ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty            ; SPI_Controller:adc_spi_controller|curr_state.reading_fifo                                                                                                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.492      ;
; 0.342 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[1]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.494      ;
; 0.344 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.idle                                                                                                                      ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|counter[8]                                                                                                                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.496      ;
; 0.351 ; Setup_manager:this_setup_manager|config_command_counter[8]                                                                                                                                  ; Setup_manager:this_setup_manager|SPI_send_data[0]_OTERM3_OTERM113                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; -0.001     ; 0.502      ;
; 0.353 ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                    ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.505      ;
; 0.355 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|curr_state                                                                                                                        ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|bits_sent[3]                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                              ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[12]_OTERM69                                                                                                                ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[13]_OTERM75                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[7]_OTERM51                                                                                                                 ; SPI_Controller:adc_spi_controller|SPI_TX:spi_tx_component|tx_buf[8]_OTERM55                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                        ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg1  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg10 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg11 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg12 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg13 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg14 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg15 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg2  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg3  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg4  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg5  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg6  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg7  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg8  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_datain_reg9  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a10~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a11~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a12~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a13~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a14~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a15~porta_memory_reg0 ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a1~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a2~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a3~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a4~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a5~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a6~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a7~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a8~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; SPI_Controller:adc_spi_controller|wizard_spi_fifo:spi_fifo_component|scfifo:scfifo_component|scfifo_3c21:auto_generated|a_dpfifo_ai21:dpfifo|dpram_bv01:FIFOram|altsyncram_0vj1:altsyncram1|ram_block2a9~porta_memory_reg0  ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3         ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3          ;
; 7.873 ; 10.000       ; 2.127          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
; 7.873 ; 10.000       ; 2.127          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4          ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ADC_DCLKA'                                                                                                    ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------+
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[0]   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[1]   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[2]   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[3]   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[4]   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[5]   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[6]   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[7]   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[8]   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]   ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_DATA_OUT[9]   ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA    ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|MRAM_WRITE_DATA    ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[0] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[0] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[1] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[1] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[2] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[2] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[3] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[3] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[4] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[4] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[5] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[5] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[6] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[6] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[7] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[7] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[8] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[8] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[9] ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|address_counter[9] ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[0]    ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[1]    ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[2]    ;
; 9.000  ; 10.000       ; 1.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ;
; 9.000  ; 10.000       ; 1.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; Read_adc_manager:this_read_adc_manager|read_counter[3]    ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; ADC_DCLKA|combout                                         ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; ADC_DCLKA|combout                                         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[0]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[0]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[1]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[1]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[2]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[2]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[3]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[3]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[4]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[4]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[5]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[5]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[6]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[6]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[7]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[7]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[8]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[8]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[9]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_DATA_OUT[9]|clk                ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_WRITE_DATA|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|MRAM_WRITE_DATA|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[0]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[0]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[1]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[1]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[2]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[2]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[3]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[3]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[4]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[4]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[5]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[5]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[6]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[6]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[7]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[7]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[8]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[8]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[9]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|address_counter[9]|clk              ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[0]|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[0]|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[1]|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[1]|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[2]|clk                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; ADC_DCLKA ; Rise       ; this_read_adc_manager|read_counter[2]|clk                 ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'ADC_CLK'                                           ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock   ; Clock Edge ; Target  ;
+--------+--------------+----------------+-----------+---------+------------+---------+
; 17.223 ; 20.000       ; 2.777          ; Port Rate ; ADC_CLK ; Rise       ; ADC_CLK ;
+--------+--------------+----------------+-----------+---------+------------+---------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; ADC_DCLKA  ; 2.226 ; 2.226 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[0] ; ADC_DCLKA  ; 2.111 ; 2.111 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[1] ; ADC_DCLKA  ; 2.111 ; 2.111 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[2] ; ADC_DCLKA  ; 2.226 ; 2.226 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[3] ; ADC_DCLKA  ; 2.116 ; 2.116 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[4] ; ADC_DCLKA  ; 2.209 ; 2.209 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[5] ; ADC_DCLKA  ; 2.225 ; 2.225 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[6] ; ADC_DCLKA  ; 2.091 ; 2.091 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[7] ; ADC_DCLKA  ; 2.077 ; 2.077 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[8] ; ADC_DCLKA  ; 2.059 ; 2.059 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[9] ; ADC_DCLKA  ; 2.005 ; 2.005 ; Rise       ; ADC_DCLKA       ;
; MRAM_D[*]     ; CLK        ; 2.186 ; 2.186 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; 2.180 ; 2.180 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; 2.170 ; 2.170 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 2.186 ; 2.186 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 2.085 ; 2.085 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 2.090 ; 2.090 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 1.952 ; 1.952 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 2.092 ; 2.092 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 2.079 ; 2.079 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; ADC_DCLKA  ; -1.885 ; -1.885 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[0] ; ADC_DCLKA  ; -1.991 ; -1.991 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[1] ; ADC_DCLKA  ; -1.991 ; -1.991 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[2] ; ADC_DCLKA  ; -2.106 ; -2.106 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[3] ; ADC_DCLKA  ; -1.996 ; -1.996 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[4] ; ADC_DCLKA  ; -2.089 ; -2.089 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[5] ; ADC_DCLKA  ; -2.105 ; -2.105 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[6] ; ADC_DCLKA  ; -1.971 ; -1.971 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[7] ; ADC_DCLKA  ; -1.957 ; -1.957 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[8] ; ADC_DCLKA  ; -1.939 ; -1.939 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[9] ; ADC_DCLKA  ; -1.885 ; -1.885 ; Rise       ; ADC_DCLKA       ;
; MRAM_D[*]     ; CLK        ; -1.832 ; -1.832 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; -2.060 ; -2.060 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; -2.050 ; -2.050 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -2.066 ; -2.066 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -1.965 ; -1.965 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -1.970 ; -1.970 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -1.832 ; -1.832 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -1.972 ; -1.972 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -1.959 ; -1.959 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 3.733 ; 3.733 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 4.003 ; 4.003 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 4.001 ; 4.001 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 4.022 ; 4.022 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 3.694 ; 3.694 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 3.693 ; 3.693 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 3.690 ; 3.690 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 3.711 ; 3.711 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 3.586 ; 3.586 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 3.982 ; 3.982 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 3.904 ; 3.904 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 4.022 ; 4.022 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 4.010 ; 4.010 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 3.998 ; 3.998 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 4.290 ; 4.290 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 3.608 ; 3.608 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 3.602 ; 3.602 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 3.900 ; 3.900 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 3.673 ; 3.673 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 3.799 ; 3.799 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 3.809 ; 3.809 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 3.917 ; 3.917 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 3.951 ; 3.951 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 4.290 ; 4.290 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 4.150 ; 4.150 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 4.056 ; 4.056 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 3.585 ; 3.585 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 3.918 ; 3.918 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 3.444 ; 3.444 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 3.592 ; 3.592 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 3.562 ; 3.562 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 3.469 ; 3.469 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 3.734 ; 3.734 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 3.437 ; 3.437 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 3.734 ; 3.734 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 3.825 ; 3.825 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 3.811 ; 3.811 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 3.733 ; 3.733 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 4.003 ; 4.003 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 4.001 ; 4.001 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 3.586 ; 3.586 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 3.694 ; 3.694 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 3.693 ; 3.693 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 3.690 ; 3.690 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 3.711 ; 3.711 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 3.586 ; 3.586 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 3.982 ; 3.982 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 3.904 ; 3.904 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 4.022 ; 4.022 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 4.010 ; 4.010 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 3.998 ; 3.998 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 3.444 ; 3.444 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 3.608 ; 3.608 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 3.602 ; 3.602 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 3.900 ; 3.900 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 3.673 ; 3.673 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 3.799 ; 3.799 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 3.809 ; 3.809 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 3.917 ; 3.917 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 3.951 ; 3.951 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 4.290 ; 4.290 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 4.150 ; 4.150 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 4.056 ; 4.056 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 3.585 ; 3.585 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 3.918 ; 3.918 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 3.444 ; 3.444 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 3.592 ; 3.592 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 3.562 ; 3.562 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 3.469 ; 3.469 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 3.734 ; 3.734 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 3.437 ; 3.437 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 3.734 ; 3.734 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 3.825 ; 3.825 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 3.811 ; 3.811 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Output Enable Times                                                     ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 3.960 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 3.447 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 3.447 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 3.451 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 3.557 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 3.641 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 3.636 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 3.669 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 3.815 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 3.848 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 4.082 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 3.990 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Output Enable Times                                             ;
+--------------+------------+-------+------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 3.960 ;      ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 3.447 ;      ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 3.447 ;      ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 3.451 ;      ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 3.557 ;      ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 3.641 ;      ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 3.636 ;      ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 3.669 ;      ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 3.815 ;      ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 3.848 ;      ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 4.082 ;      ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 3.990 ;      ; Rise       ; CLK             ;
+--------------+------------+-------+------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Output Disable Times                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 3.960     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 3.447     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 3.447     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 3.451     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 3.557     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 3.641     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 3.636     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 3.669     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 3.815     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 3.848     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 4.082     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 3.990     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                     ;
+--------------+------------+-----------+-----------+------------+-----------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+--------------+------------+-----------+-----------+------------+-----------------+
; ADC_SPI_SDIN ; CLK        ; 3.960     ;           ; Rise       ; CLK             ;
; MRAM_D[*]    ; CLK        ; 3.447     ;           ; Rise       ; CLK             ;
;  MRAM_D[0]   ; CLK        ; 3.447     ;           ; Rise       ; CLK             ;
;  MRAM_D[1]   ; CLK        ; 3.451     ;           ; Rise       ; CLK             ;
;  MRAM_D[2]   ; CLK        ; 3.557     ;           ; Rise       ; CLK             ;
;  MRAM_D[3]   ; CLK        ; 3.641     ;           ; Rise       ; CLK             ;
;  MRAM_D[4]   ; CLK        ; 3.636     ;           ; Rise       ; CLK             ;
;  MRAM_D[5]   ; CLK        ; 3.669     ;           ; Rise       ; CLK             ;
;  MRAM_D[6]   ; CLK        ; 3.815     ;           ; Rise       ; CLK             ;
;  MRAM_D[7]   ; CLK        ; 3.848     ;           ; Rise       ; CLK             ;
;  MRAM_D[8]   ; CLK        ; 4.082     ;           ; Rise       ; CLK             ;
;  MRAM_D[9]   ; CLK        ; 3.990     ;           ; Rise       ; CLK             ;
+--------------+------------+-----------+-----------+------------+-----------------+


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; 14.192 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
;  ADC_CLK         ; N/A    ; N/A   ; N/A      ; N/A     ; 16.000              ;
;  ADC_DCLKA       ; 15.632 ; 0.215 ; N/A      ; N/A     ; 8.758               ;
;  CLK             ; 14.192 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
; Design-wide TNS  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  ADC_CLK         ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  ADC_DCLKA       ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  CLK             ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------+
; Setup Times                                                               ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; ADC_BIT_A[*]  ; ADC_DCLKA  ; 4.277 ; 4.277 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[0] ; ADC_DCLKA  ; 3.973 ; 3.973 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[1] ; ADC_DCLKA  ; 3.975 ; 3.975 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[2] ; ADC_DCLKA  ; 4.199 ; 4.199 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[3] ; ADC_DCLKA  ; 3.973 ; 3.973 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[4] ; ADC_DCLKA  ; 4.272 ; 4.272 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[5] ; ADC_DCLKA  ; 4.277 ; 4.277 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[6] ; ADC_DCLKA  ; 3.871 ; 3.871 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[7] ; ADC_DCLKA  ; 3.852 ; 3.852 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[8] ; ADC_DCLKA  ; 3.836 ; 3.836 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[9] ; ADC_DCLKA  ; 3.568 ; 3.568 ; Rise       ; ADC_DCLKA       ;
; MRAM_D[*]     ; CLK        ; 4.942 ; 4.942 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; 4.938 ; 4.938 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; 4.742 ; 4.742 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; 4.942 ; 4.942 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; 4.606 ; 4.606 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; 4.617 ; 4.617 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; 4.201 ; 4.201 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; 4.616 ; 4.616 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; 4.588 ; 4.588 ; Rise       ; CLK             ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Hold Times                                                                  ;
+---------------+------------+--------+--------+------------+-----------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+---------------+------------+--------+--------+------------+-----------------+
; ADC_BIT_A[*]  ; ADC_DCLKA  ; -1.885 ; -1.885 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[0] ; ADC_DCLKA  ; -1.991 ; -1.991 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[1] ; ADC_DCLKA  ; -1.991 ; -1.991 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[2] ; ADC_DCLKA  ; -2.106 ; -2.106 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[3] ; ADC_DCLKA  ; -1.996 ; -1.996 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[4] ; ADC_DCLKA  ; -2.089 ; -2.089 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[5] ; ADC_DCLKA  ; -2.105 ; -2.105 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[6] ; ADC_DCLKA  ; -1.971 ; -1.971 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[7] ; ADC_DCLKA  ; -1.957 ; -1.957 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[8] ; ADC_DCLKA  ; -1.939 ; -1.939 ; Rise       ; ADC_DCLKA       ;
;  ADC_BIT_A[9] ; ADC_DCLKA  ; -1.885 ; -1.885 ; Rise       ; ADC_DCLKA       ;
; MRAM_D[*]     ; CLK        ; -1.832 ; -1.832 ; Rise       ; CLK             ;
;  MRAM_D[0]    ; CLK        ; -2.060 ; -2.060 ; Rise       ; CLK             ;
;  MRAM_D[1]    ; CLK        ; -2.050 ; -2.050 ; Rise       ; CLK             ;
;  MRAM_D[2]    ; CLK        ; -2.066 ; -2.066 ; Rise       ; CLK             ;
;  MRAM_D[3]    ; CLK        ; -1.965 ; -1.965 ; Rise       ; CLK             ;
;  MRAM_D[4]    ; CLK        ; -1.970 ; -1.970 ; Rise       ; CLK             ;
;  MRAM_D[5]    ; CLK        ; -1.832 ; -1.832 ; Rise       ; CLK             ;
;  MRAM_D[6]    ; CLK        ; -1.972 ; -1.972 ; Rise       ; CLK             ;
;  MRAM_D[7]    ; CLK        ; -1.959 ; -1.959 ; Rise       ; CLK             ;
+---------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 8.335 ; 8.335 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 9.039 ; 9.039 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 9.140 ; 9.140 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 9.122 ; 9.122 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 8.021 ; 8.021 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 8.020 ; 8.020 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 8.018 ; 8.018 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 8.055 ; 8.055 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 7.666 ; 7.666 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 8.917 ; 8.917 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 8.738 ; 8.738 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 9.122 ; 9.122 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 9.080 ; 9.080 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 9.061 ; 9.061 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 9.778 ; 9.778 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 7.706 ; 7.706 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 7.682 ; 7.682 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 8.563 ; 8.563 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 7.985 ; 7.985 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 8.394 ; 8.394 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 8.208 ; 8.208 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 8.752 ; 8.752 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 8.684 ; 8.684 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 9.778 ; 9.778 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 9.385 ; 9.385 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 9.172 ; 9.172 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 7.912 ; 7.912 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 9.012 ; 9.012 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 7.488 ; 7.488 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 7.929 ; 7.929 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 7.887 ; 7.887 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 7.297 ; 7.297 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 8.145 ; 8.145 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 7.472 ; 7.472 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 8.145 ; 8.145 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 8.418 ; 8.418 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 8.483 ; 8.483 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 6.033 ; 6.033 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Rise       ; CLK             ;
; ADC_SPI_CS     ; CLK        ; 3.733 ; 3.733 ; Rise       ; CLK             ;
; ADC_SPI_SCLK   ; CLK        ; 4.003 ; 4.003 ; Rise       ; CLK             ;
; ADC_SPI_SDIN   ; CLK        ; 4.001 ; 4.001 ; Rise       ; CLK             ;
; MRAM_A[*]      ; CLK        ; 3.586 ; 3.586 ; Rise       ; CLK             ;
;  MRAM_A[0]     ; CLK        ; 3.694 ; 3.694 ; Rise       ; CLK             ;
;  MRAM_A[1]     ; CLK        ; 3.693 ; 3.693 ; Rise       ; CLK             ;
;  MRAM_A[2]     ; CLK        ; 3.690 ; 3.690 ; Rise       ; CLK             ;
;  MRAM_A[3]     ; CLK        ; 3.711 ; 3.711 ; Rise       ; CLK             ;
;  MRAM_A[4]     ; CLK        ; 3.586 ; 3.586 ; Rise       ; CLK             ;
;  MRAM_A[5]     ; CLK        ; 3.982 ; 3.982 ; Rise       ; CLK             ;
;  MRAM_A[6]     ; CLK        ; 3.904 ; 3.904 ; Rise       ; CLK             ;
;  MRAM_A[7]     ; CLK        ; 4.022 ; 4.022 ; Rise       ; CLK             ;
;  MRAM_A[8]     ; CLK        ; 4.010 ; 4.010 ; Rise       ; CLK             ;
;  MRAM_A[9]     ; CLK        ; 3.998 ; 3.998 ; Rise       ; CLK             ;
; MRAM_D[*]      ; CLK        ; 3.444 ; 3.444 ; Rise       ; CLK             ;
;  MRAM_D[0]     ; CLK        ; 3.608 ; 3.608 ; Rise       ; CLK             ;
;  MRAM_D[1]     ; CLK        ; 3.602 ; 3.602 ; Rise       ; CLK             ;
;  MRAM_D[2]     ; CLK        ; 3.900 ; 3.900 ; Rise       ; CLK             ;
;  MRAM_D[3]     ; CLK        ; 3.673 ; 3.673 ; Rise       ; CLK             ;
;  MRAM_D[4]     ; CLK        ; 3.799 ; 3.799 ; Rise       ; CLK             ;
;  MRAM_D[5]     ; CLK        ; 3.809 ; 3.809 ; Rise       ; CLK             ;
;  MRAM_D[6]     ; CLK        ; 3.917 ; 3.917 ; Rise       ; CLK             ;
;  MRAM_D[7]     ; CLK        ; 3.951 ; 3.951 ; Rise       ; CLK             ;
;  MRAM_D[8]     ; CLK        ; 4.290 ; 4.290 ; Rise       ; CLK             ;
;  MRAM_D[9]     ; CLK        ; 4.150 ; 4.150 ; Rise       ; CLK             ;
;  MRAM_D[10]    ; CLK        ; 4.056 ; 4.056 ; Rise       ; CLK             ;
;  MRAM_D[11]    ; CLK        ; 3.585 ; 3.585 ; Rise       ; CLK             ;
;  MRAM_D[12]    ; CLK        ; 3.918 ; 3.918 ; Rise       ; CLK             ;
;  MRAM_D[13]    ; CLK        ; 3.444 ; 3.444 ; Rise       ; CLK             ;
;  MRAM_D[14]    ; CLK        ; 3.592 ; 3.592 ; Rise       ; CLK             ;
;  MRAM_D[15]    ; CLK        ; 3.562 ; 3.562 ; Rise       ; CLK             ;
; MRAM_EN        ; CLK        ; 3.469 ; 3.469 ; Rise       ; CLK             ;
; MRAM_LOWER_EN  ; CLK        ; 3.734 ; 3.734 ; Rise       ; CLK             ;
; MRAM_OUTPUT_EN ; CLK        ; 3.437 ; 3.437 ; Rise       ; CLK             ;
; MRAM_UPPER_EN  ; CLK        ; 3.734 ; 3.734 ; Rise       ; CLK             ;
; MRAM_WRITE_EN  ; CLK        ; 3.825 ; 3.825 ; Rise       ; CLK             ;
; UART_TX        ; CLK        ; 3.811 ; 3.811 ; Rise       ; CLK             ;
; ADC_CLK        ; CLK        ; 2.661 ; 2.661 ; Fall       ; CLK             ;
+----------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; ADC_DCLKA  ; ADC_DCLKA ; 169      ; 0        ; 0        ; 0        ;
; CLK        ; ADC_DCLKA ; 63       ; 0        ; 0        ; 0        ;
; ADC_DCLKA  ; CLK       ; 43       ; 0        ; 0        ; 0        ;
; CLK        ; CLK       ; 3081     ; 0        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; ADC_DCLKA  ; ADC_DCLKA ; 169      ; 0        ; 0        ; 0        ;
; CLK        ; ADC_DCLKA ; 63       ; 0        ; 0        ; 0        ;
; ADC_DCLKA  ; CLK       ; 43       ; 0        ; 0        ; 0        ;
; CLK        ; CLK       ; 3081     ; 0        ; 0        ; 0        ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 19    ; 19   ;
; Unconstrained Output Ports      ; 36    ; 36   ;
; Unconstrained Output Port Paths ; 47    ; 47   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Apr 19 20:59:14 2023
Info: Command: quartus_sta Uni_Projektas -c Uni_Projektas
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Uni_Projektas.sdc'
Warning (332174): Ignored filter at Uni_Projektas.sdc(4): UART_Controller_1|uart_clk_divider|clock_out could not be matched with a net
Warning (332049): Ignored create_clock at Uni_Projektas.sdc(4): Argument <targets> is an empty collection
    Info (332050): create_clock -name UART_CLK -period 8680.5 [get_nets {UART_Controller_1|uart_clk_divider|clock_out}]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 14.192
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    14.192         0.000 CLK 
    Info (332119):    15.632         0.000 ADC_DCLKA 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 ADC_DCLKA 
    Info (332119):     0.499         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 6.933
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.933         0.000 CLK 
    Info (332119):     8.758         0.000 ADC_DCLKA 
    Info (332119):    16.000         0.000 ADC_CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 17.450
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.450         0.000 CLK 
    Info (332119):    18.331         0.000 ADC_DCLKA 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 ADC_DCLKA 
    Info (332119):     0.215         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.873
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.873         0.000 CLK 
    Info (332119):     9.000         0.000 ADC_DCLKA 
    Info (332119):    17.223         0.000 ADC_CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4543 megabytes
    Info: Processing ended: Wed Apr 19 20:59:15 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


