Parameter,Throughput_Value,Tool,Resource_Type,Resource_Value,Flow
Throughput,58823.529411764706,catapult,CLB,231,catapult_fpga_latency
Throughput,58823.529411764706,catapult,LUT,1269,catapult_fpga_latency
Throughput,58823.529411764706,catapult,FF,792,catapult_fpga_latency
Throughput,58823.529411764706,catapult,DSP,0,catapult_fpga_latency
Throughput,58823.529411764706,catapult,BRAM,0,catapult_fpga_latency
Throughput,62500.0,catapult,CLB,401,catapult_fpga_latency
Throughput,62500.0,catapult,LUT,2092,catapult_fpga_latency
Throughput,62500.0,catapult,FF,1314,catapult_fpga_latency
Throughput,62500.0,catapult,DSP,0,catapult_fpga_latency
Throughput,62500.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,62500.0,catapult,CLB,444,catapult_fpga_latency
Throughput,62500.0,catapult,LUT,2748,catapult_fpga_latency
Throughput,62500.0,catapult,FF,1351,catapult_fpga_latency
Throughput,62500.0,catapult,DSP,0,catapult_fpga_latency
Throughput,62500.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,62500.0,catapult,CLB,451,catapult_fpga_latency
Throughput,62500.0,catapult,LUT,2940,catapult_fpga_latency
Throughput,62500.0,catapult,FF,1512,catapult_fpga_latency
Throughput,62500.0,catapult,DSP,0,catapult_fpga_latency
Throughput,62500.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,83333.33333333333,catapult,CLB,318,catapult_fpga_latency
Throughput,83333.33333333333,catapult,LUT,1845,catapult_fpga_latency
Throughput,83333.33333333333,catapult,FF,1214,catapult_fpga_latency
Throughput,83333.33333333333,catapult,DSP,0,catapult_fpga_latency
Throughput,83333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,58823.529411764706,catapult,CLB,244,catapult_fpga_latency
Throughput,58823.529411764706,catapult,LUT,1269,catapult_fpga_latency
Throughput,58823.529411764706,catapult,FF,774,catapult_fpga_latency
Throughput,58823.529411764706,catapult,DSP,0,catapult_fpga_latency
Throughput,58823.529411764706,catapult,BRAM,0,catapult_fpga_latency
Throughput,49999.99999999999,catapult,CLB,401,catapult_fpga_latency
Throughput,49999.99999999999,catapult,LUT,1812,catapult_fpga_latency
Throughput,49999.99999999999,catapult,FF,1297,catapult_fpga_latency
Throughput,49999.99999999999,catapult,DSP,0,catapult_fpga_latency
Throughput,49999.99999999999,catapult,BRAM,0,catapult_fpga_latency
Throughput,55555.555555555555,catapult,CLB,433,catapult_fpga_latency
Throughput,55555.555555555555,catapult,LUT,2808,catapult_fpga_latency
Throughput,55555.555555555555,catapult,FF,1344,catapult_fpga_latency
Throughput,55555.555555555555,catapult,DSP,0,catapult_fpga_latency
Throughput,55555.555555555555,catapult,BRAM,0,catapult_fpga_latency
Throughput,55555.555555555555,catapult,CLB,447,catapult_fpga_latency
Throughput,55555.555555555555,catapult,LUT,2828,catapult_fpga_latency
Throughput,55555.555555555555,catapult,FF,1498,catapult_fpga_latency
Throughput,55555.555555555555,catapult,DSP,0,catapult_fpga_latency
Throughput,55555.555555555555,catapult,BRAM,0,catapult_fpga_latency
Throughput,83333.33333333333,catapult,CLB,262,catapult_fpga_latency
Throughput,83333.33333333333,catapult,LUT,1684,catapult_fpga_latency
Throughput,83333.33333333333,catapult,FF,1195,catapult_fpga_latency
Throughput,83333.33333333333,catapult,DSP,0,catapult_fpga_latency
Throughput,83333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,58823.529411764706,catapult,CLB,232,catapult_fpga_latency
Throughput,58823.529411764706,catapult,LUT,1250,catapult_fpga_latency
Throughput,58823.529411764706,catapult,FF,808,catapult_fpga_latency
Throughput,58823.529411764706,catapult,DSP,0,catapult_fpga_latency
Throughput,58823.529411764706,catapult,BRAM,0,catapult_fpga_latency
Throughput,55555.555555555555,catapult,CLB,463,catapult_fpga_latency
Throughput,55555.555555555555,catapult,LUT,2253,catapult_fpga_latency
Throughput,55555.555555555555,catapult,FF,1242,catapult_fpga_latency
Throughput,55555.555555555555,catapult,DSP,0,catapult_fpga_latency
Throughput,55555.555555555555,catapult,BRAM,0,catapult_fpga_latency
Throughput,55555.555555555555,catapult,CLB,413,catapult_fpga_latency
Throughput,55555.555555555555,catapult,LUT,2659,catapult_fpga_latency
Throughput,55555.555555555555,catapult,FF,1356,catapult_fpga_latency
Throughput,55555.555555555555,catapult,DSP,0,catapult_fpga_latency
Throughput,55555.555555555555,catapult,BRAM,0,catapult_fpga_latency
Throughput,55555.555555555555,catapult,CLB,446,catapult_fpga_latency
Throughput,55555.555555555555,catapult,LUT,2909,catapult_fpga_latency
Throughput,55555.555555555555,catapult,FF,1499,catapult_fpga_latency
Throughput,55555.555555555555,catapult,DSP,0,catapult_fpga_latency
Throughput,55555.555555555555,catapult,BRAM,0,catapult_fpga_latency
Throughput,90909.09090909091,catapult,CLB,345,catapult_fpga_latency
Throughput,90909.09090909091,catapult,LUT,2078,catapult_fpga_latency
Throughput,90909.09090909091,catapult,FF,1431,catapult_fpga_latency
Throughput,90909.09090909091,catapult,DSP,0,catapult_fpga_latency
Throughput,90909.09090909091,catapult,BRAM,0,catapult_fpga_latency
Throughput,62500.0,catapult,CLB,222,catapult_fpga_latency
Throughput,62500.0,catapult,LUT,1225,catapult_fpga_latency
Throughput,62500.0,catapult,FF,767,catapult_fpga_latency
Throughput,62500.0,catapult,DSP,0,catapult_fpga_latency
Throughput,62500.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,49999.99999999999,catapult,CLB,308,catapult_fpga_latency
Throughput,49999.99999999999,catapult,LUT,1505,catapult_fpga_latency
Throughput,49999.99999999999,catapult,FF,1293,catapult_fpga_latency
Throughput,49999.99999999999,catapult,DSP,0,catapult_fpga_latency
Throughput,49999.99999999999,catapult,BRAM,0,catapult_fpga_latency
Throughput,47619.04761904762,catapult,CLB,328,catapult_fpga_latency
Throughput,47619.04761904762,catapult,LUT,1811,catapult_fpga_latency
Throughput,47619.04761904762,catapult,FF,1344,catapult_fpga_latency
Throughput,47619.04761904762,catapult,DSP,0,catapult_fpga_latency
Throughput,47619.04761904762,catapult,BRAM,0,catapult_fpga_latency
Throughput,52631.57894736842,catapult,CLB,391,catapult_fpga_latency
Throughput,52631.57894736842,catapult,LUT,2686,catapult_fpga_latency
Throughput,52631.57894736842,catapult,FF,1491,catapult_fpga_latency
Throughput,52631.57894736842,catapult,DSP,0,catapult_fpga_latency
Throughput,52631.57894736842,catapult,BRAM,0,catapult_fpga_latency
Throughput,99999.99999999999,catapult,CLB,270,catapult_fpga_latency
Throughput,99999.99999999999,catapult,LUT,1741,catapult_fpga_latency
Throughput,99999.99999999999,catapult,FF,1193,catapult_fpga_latency
Throughput,99999.99999999999,catapult,DSP,0,catapult_fpga_latency
Throughput,99999.99999999999,catapult,BRAM,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,229,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,1176,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,838,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,412,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,2248,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,1321,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,0,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,449,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,2467,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,1723,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,0,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,426,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,2749,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,1749,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,461,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,2587,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,1210,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,0,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,catapult_fpga_latency
Throughput,41666.666666666664,catapult,CLB,252,catapult_fpga_latency
Throughput,41666.666666666664,catapult,LUT,1223,catapult_fpga_latency
Throughput,41666.666666666664,catapult,FF,817,catapult_fpga_latency
Throughput,41666.666666666664,catapult,DSP,0,catapult_fpga_latency
Throughput,41666.666666666664,catapult,BRAM,0,catapult_fpga_latency
Throughput,29411.764705882353,catapult,CLB,375,catapult_fpga_latency
Throughput,29411.764705882353,catapult,LUT,1689,catapult_fpga_latency
Throughput,29411.764705882353,catapult,FF,1309,catapult_fpga_latency
Throughput,29411.764705882353,catapult,DSP,0,catapult_fpga_latency
Throughput,29411.764705882353,catapult,BRAM,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,390,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,2400,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,1715,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,392,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,2366,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,1736,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,0,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,431,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,2772,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,1201,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,0,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,248,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,1229,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,853,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,0,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,473,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,2342,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,1251,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,0,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,425,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,2509,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,1743,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,0,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,406,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,2404,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,1756,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,0,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,474,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,2858,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,1424,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,222,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,1139,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,811,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,366,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,1661,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,1305,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,0,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,catapult_fpga_latency
Throughput,41666.666666666664,catapult,CLB,316,catapult_fpga_latency
Throughput,41666.666666666664,catapult,LUT,1747,catapult_fpga_latency
Throughput,41666.666666666664,catapult,FF,1328,catapult_fpga_latency
Throughput,41666.666666666664,catapult,DSP,0,catapult_fpga_latency
Throughput,41666.666666666664,catapult,BRAM,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,349,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,2121,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,1734,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,catapult_fpga_latency
Throughput,40000.0,catapult,CLB,400,catapult_fpga_latency
Throughput,40000.0,catapult,LUT,2495,catapult_fpga_latency
Throughput,40000.0,catapult,FF,1189,catapult_fpga_latency
Throughput,40000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,40000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,321,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,1743,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,898,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,0,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,CLB,452,catapult_fpga_latency
Throughput,19230.76923076923,catapult,LUT,2532,catapult_fpga_latency
Throughput,19230.76923076923,catapult,FF,1397,catapult_fpga_latency
Throughput,19230.76923076923,catapult,DSP,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,BRAM,0,catapult_fpga_latency
Throughput,21739.130434782608,catapult,CLB,448,catapult_fpga_latency
Throughput,21739.130434782608,catapult,LUT,2726,catapult_fpga_latency
Throughput,21739.130434782608,catapult,FF,1431,catapult_fpga_latency
Throughput,21739.130434782608,catapult,DSP,0,catapult_fpga_latency
Throughput,21739.130434782608,catapult,BRAM,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,CLB,532,catapult_fpga_latency
Throughput,20833.333333333332,catapult,LUT,3291,catapult_fpga_latency
Throughput,20833.333333333332,catapult,FF,1598,catapult_fpga_latency
Throughput,20833.333333333332,catapult,DSP,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,BRAM,0,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,666,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,4223,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,1318,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,0,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,293,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,1641,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,875,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,0,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,catapult_fpga_latency
Throughput,20408.163265306124,catapult,CLB,392,catapult_fpga_latency
Throughput,20408.163265306124,catapult,LUT,1919,catapult_fpga_latency
Throughput,20408.163265306124,catapult,FF,1381,catapult_fpga_latency
Throughput,20408.163265306124,catapult,DSP,0,catapult_fpga_latency
Throughput,20408.163265306124,catapult,BRAM,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,CLB,455,catapult_fpga_latency
Throughput,20833.333333333332,catapult,LUT,2897,catapult_fpga_latency
Throughput,20833.333333333332,catapult,FF,1429,catapult_fpga_latency
Throughput,20833.333333333332,catapult,DSP,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,BRAM,0,catapult_fpga_latency
Throughput,21739.130434782608,catapult,CLB,481,catapult_fpga_latency
Throughput,21739.130434782608,catapult,LUT,3000,catapult_fpga_latency
Throughput,21739.130434782608,catapult,FF,1579,catapult_fpga_latency
Throughput,21739.130434782608,catapult,DSP,0,catapult_fpga_latency
Throughput,21739.130434782608,catapult,BRAM,0,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,701,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,4174,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,1294,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,0,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,300,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,1675,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,894,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,0,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,catapult_fpga_latency
Throughput,20408.163265306124,catapult,CLB,552,catapult_fpga_latency
Throughput,20408.163265306124,catapult,LUT,2787,catapult_fpga_latency
Throughput,20408.163265306124,catapult,FF,1328,catapult_fpga_latency
Throughput,20408.163265306124,catapult,DSP,0,catapult_fpga_latency
Throughput,20408.163265306124,catapult,BRAM,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,CLB,411,catapult_fpga_latency
Throughput,20833.333333333332,catapult,LUT,2684,catapult_fpga_latency
Throughput,20833.333333333332,catapult,FF,1435,catapult_fpga_latency
Throughput,20833.333333333332,catapult,DSP,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,BRAM,0,catapult_fpga_latency
Throughput,20408.163265306124,catapult,CLB,514,catapult_fpga_latency
Throughput,20408.163265306124,catapult,LUT,3131,catapult_fpga_latency
Throughput,20408.163265306124,catapult,FF,1578,catapult_fpga_latency
Throughput,20408.163265306124,catapult,DSP,0,catapult_fpga_latency
Throughput,20408.163265306124,catapult,BRAM,0,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,687,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,4389,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,1496,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,0,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,CLB,293,catapult_fpga_latency
Throughput,22727.272727272728,catapult,LUT,1566,catapult_fpga_latency
Throughput,22727.272727272728,catapult,FF,870,catapult_fpga_latency
Throughput,22727.272727272728,catapult,DSP,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,BRAM,0,catapult_fpga_latency
Throughput,20408.163265306124,catapult,CLB,372,catapult_fpga_latency
Throughput,20408.163265306124,catapult,LUT,1820,catapult_fpga_latency
Throughput,20408.163265306124,catapult,FF,1379,catapult_fpga_latency
Throughput,20408.163265306124,catapult,DSP,0,catapult_fpga_latency
Throughput,20408.163265306124,catapult,BRAM,0,catapult_fpga_latency
Throughput,21276.595744680853,catapult,CLB,373,catapult_fpga_latency
Throughput,21276.595744680853,catapult,LUT,2028,catapult_fpga_latency
Throughput,21276.595744680853,catapult,FF,1421,catapult_fpga_latency
Throughput,21276.595744680853,catapult,DSP,0,catapult_fpga_latency
Throughput,21276.595744680853,catapult,BRAM,0,catapult_fpga_latency
Throughput,20408.163265306124,catapult,CLB,483,catapult_fpga_latency
Throughput,20408.163265306124,catapult,LUT,3047,catapult_fpga_latency
Throughput,20408.163265306124,catapult,FF,1576,catapult_fpga_latency
Throughput,20408.163265306124,catapult,DSP,0,catapult_fpga_latency
Throughput,20408.163265306124,catapult,BRAM,0,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,616,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,3989,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,1287,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,0,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,CLB,299,catapult_fpga_latency
Throughput,17543.859649122805,catapult,LUT,1594,catapult_fpga_latency
Throughput,17543.859649122805,catapult,FF,967,catapult_fpga_latency
Throughput,17543.859649122805,catapult,DSP,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,BRAM,0,catapult_fpga_latency
Throughput,15625.0,catapult,CLB,477,catapult_fpga_latency
Throughput,15625.0,catapult,LUT,2557,catapult_fpga_latency
Throughput,15625.0,catapult,FF,1458,catapult_fpga_latency
Throughput,15625.0,catapult,DSP,0,catapult_fpga_latency
Throughput,15625.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,17857.14285714286,catapult,CLB,559,catapult_fpga_latency
Throughput,17857.14285714286,catapult,LUT,3269,catapult_fpga_latency
Throughput,17857.14285714286,catapult,FF,1853,catapult_fpga_latency
Throughput,17857.14285714286,catapult,DSP,0,catapult_fpga_latency
Throughput,17857.14285714286,catapult,BRAM,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,CLB,520,catapult_fpga_latency
Throughput,18867.924528301886,catapult,LUT,3094,catapult_fpga_latency
Throughput,18867.924528301886,catapult,FF,1884,catapult_fpga_latency
Throughput,18867.924528301886,catapult,DSP,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,BRAM,0,catapult_fpga_latency
Throughput,18518.51851851852,catapult,CLB,680,catapult_fpga_latency
Throughput,18518.51851851852,catapult,LUT,4389,catapult_fpga_latency
Throughput,18518.51851851852,catapult,FF,1369,catapult_fpga_latency
Throughput,18518.51851851852,catapult,DSP,0,catapult_fpga_latency
Throughput,18518.51851851852,catapult,BRAM,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,CLB,288,catapult_fpga_latency
Throughput,17543.859649122805,catapult,LUT,1544,catapult_fpga_latency
Throughput,17543.859649122805,catapult,FF,946,catapult_fpga_latency
Throughput,17543.859649122805,catapult,DSP,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,BRAM,0,catapult_fpga_latency
Throughput,14285.714285714286,catapult,CLB,445,catapult_fpga_latency
Throughput,14285.714285714286,catapult,LUT,2093,catapult_fpga_latency
Throughput,14285.714285714286,catapult,FF,1452,catapult_fpga_latency
Throughput,14285.714285714286,catapult,DSP,0,catapult_fpga_latency
Throughput,14285.714285714286,catapult,BRAM,0,catapult_fpga_latency
Throughput,17857.14285714286,catapult,CLB,500,catapult_fpga_latency
Throughput,17857.14285714286,catapult,LUT,2966,catapult_fpga_latency
Throughput,17857.14285714286,catapult,FF,1848,catapult_fpga_latency
Throughput,17857.14285714286,catapult,DSP,0,catapult_fpga_latency
Throughput,17857.14285714286,catapult,BRAM,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,CLB,461,catapult_fpga_latency
Throughput,18867.924528301886,catapult,LUT,2762,catapult_fpga_latency
Throughput,18867.924528301886,catapult,FF,1863,catapult_fpga_latency
Throughput,18867.924528301886,catapult,DSP,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,BRAM,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,CLB,654,catapult_fpga_latency
Throughput,19230.76923076923,catapult,LUT,4268,catapult_fpga_latency
Throughput,19230.76923076923,catapult,FF,1365,catapult_fpga_latency
Throughput,19230.76923076923,catapult,DSP,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,BRAM,0,catapult_fpga_latency
Throughput,16393.44262295082,catapult,CLB,303,catapult_fpga_latency
Throughput,16393.44262295082,catapult,LUT,1618,catapult_fpga_latency
Throughput,16393.44262295082,catapult,FF,966,catapult_fpga_latency
Throughput,16393.44262295082,catapult,DSP,0,catapult_fpga_latency
Throughput,16393.44262295082,catapult,BRAM,0,catapult_fpga_latency
Throughput,13513.513513513513,catapult,CLB,571,catapult_fpga_latency
Throughput,13513.513513513513,catapult,LUT,2911,catapult_fpga_latency
Throughput,13513.513513513513,catapult,FF,1395,catapult_fpga_latency
Throughput,13513.513513513513,catapult,DSP,0,catapult_fpga_latency
Throughput,13513.513513513513,catapult,BRAM,0,catapult_fpga_latency
Throughput,15873.015873015873,catapult,CLB,532,catapult_fpga_latency
Throughput,15873.015873015873,catapult,LUT,3154,catapult_fpga_latency
Throughput,15873.015873015873,catapult,FF,1858,catapult_fpga_latency
Throughput,15873.015873015873,catapult,DSP,0,catapult_fpga_latency
Throughput,15873.015873015873,catapult,BRAM,0,catapult_fpga_latency
Throughput,15384.615384615387,catapult,CLB,482,catapult_fpga_latency
Throughput,15384.615384615387,catapult,LUT,2985,catapult_fpga_latency
Throughput,15384.615384615387,catapult,FF,1866,catapult_fpga_latency
Throughput,15384.615384615387,catapult,DSP,0,catapult_fpga_latency
Throughput,15384.615384615387,catapult,BRAM,0,catapult_fpga_latency
Throughput,18181.81818181818,catapult,CLB,737,catapult_fpga_latency
Throughput,18181.81818181818,catapult,LUT,4977,catapult_fpga_latency
Throughput,18181.81818181818,catapult,FF,1476,catapult_fpga_latency
Throughput,18181.81818181818,catapult,DSP,0,catapult_fpga_latency
Throughput,18181.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,17241.379310344826,catapult,CLB,292,catapult_fpga_latency
Throughput,17241.379310344826,catapult,LUT,1573,catapult_fpga_latency
Throughput,17241.379310344826,catapult,FF,940,catapult_fpga_latency
Throughput,17241.379310344826,catapult,DSP,0,catapult_fpga_latency
Throughput,17241.379310344826,catapult,BRAM,0,catapult_fpga_latency
Throughput,15625.0,catapult,CLB,424,catapult_fpga_latency
Throughput,15625.0,catapult,LUT,2132,catapult_fpga_latency
Throughput,15625.0,catapult,FF,1450,catapult_fpga_latency
Throughput,15625.0,catapult,DSP,0,catapult_fpga_latency
Throughput,15625.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,CLB,442,catapult_fpga_latency
Throughput,17543.859649122805,catapult,LUT,2481,catapult_fpga_latency
Throughput,17543.859649122805,catapult,FF,1462,catapult_fpga_latency
Throughput,17543.859649122805,catapult,DSP,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,BRAM,0,catapult_fpga_latency
Throughput,20408.163265306124,catapult,CLB,446,catapult_fpga_latency
Throughput,20408.163265306124,catapult,LUT,2768,catapult_fpga_latency
Throughput,20408.163265306124,catapult,FF,1861,catapult_fpga_latency
Throughput,20408.163265306124,catapult,DSP,0,catapult_fpga_latency
Throughput,20408.163265306124,catapult,BRAM,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,CLB,629,catapult_fpga_latency
Throughput,18867.924528301886,catapult,LUT,4159,catapult_fpga_latency
Throughput,18867.924528301886,catapult,FF,1363,catapult_fpga_latency
Throughput,18867.924528301886,catapult,DSP,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,BRAM,0,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,260,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,1454,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,845,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,0,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,catapult_fpga_latency
Throughput,28571.428571428572,catapult,CLB,411,catapult_fpga_latency
Throughput,28571.428571428572,catapult,LUT,2178,catapult_fpga_latency
Throughput,28571.428571428572,catapult,FF,1345,catapult_fpga_latency
Throughput,28571.428571428572,catapult,DSP,0,catapult_fpga_latency
Throughput,28571.428571428572,catapult,BRAM,0,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,419,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,2622,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,1382,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,0,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,catapult_fpga_latency
Throughput,29411.764705882353,catapult,CLB,480,catapult_fpga_latency
Throughput,29411.764705882353,catapult,LUT,2982,catapult_fpga_latency
Throughput,29411.764705882353,catapult,FF,1539,catapult_fpga_latency
Throughput,29411.764705882353,catapult,DSP,0,catapult_fpga_latency
Throughput,29411.764705882353,catapult,BRAM,0,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,346,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,1996,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,1242,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,0,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,catapult_fpga_latency
Throughput,28571.428571428572,catapult,CLB,271,catapult_fpga_latency
Throughput,28571.428571428572,catapult,LUT,1414,catapult_fpga_latency
Throughput,28571.428571428572,catapult,FF,827,catapult_fpga_latency
Throughput,28571.428571428572,catapult,DSP,0,catapult_fpga_latency
Throughput,28571.428571428572,catapult,BRAM,0,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,370,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,1646,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,1337,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,0,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,catapult_fpga_latency
Throughput,28571.428571428572,catapult,CLB,364,catapult_fpga_latency
Throughput,28571.428571428572,catapult,LUT,2490,catapult_fpga_latency
Throughput,28571.428571428572,catapult,FF,1381,catapult_fpga_latency
Throughput,28571.428571428572,catapult,DSP,0,catapult_fpga_latency
Throughput,28571.428571428572,catapult,BRAM,0,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,428,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,2692,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,1529,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,0,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,catapult_fpga_latency
Throughput,45454.545454545456,catapult,CLB,274,catapult_fpga_latency
Throughput,45454.545454545456,catapult,LUT,1803,catapult_fpga_latency
Throughput,45454.545454545456,catapult,FF,1224,catapult_fpga_latency
Throughput,45454.545454545456,catapult,DSP,0,catapult_fpga_latency
Throughput,45454.545454545456,catapult,BRAM,0,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,274,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,1464,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,847,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,0,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,497,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,2447,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,1279,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,0,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,405,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,2601,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,1394,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,0,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,467,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,2852,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,1536,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,0,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,catapult_fpga_latency
Throughput,41666.666666666664,catapult,CLB,348,catapult_fpga_latency
Throughput,41666.666666666664,catapult,LUT,2210,catapult_fpga_latency
Throughput,41666.666666666664,catapult,FF,1461,catapult_fpga_latency
Throughput,41666.666666666664,catapult,DSP,0,catapult_fpga_latency
Throughput,41666.666666666664,catapult,BRAM,0,catapult_fpga_latency
Throughput,28571.428571428572,catapult,CLB,270,catapult_fpga_latency
Throughput,28571.428571428572,catapult,LUT,1436,catapult_fpga_latency
Throughput,28571.428571428572,catapult,FF,816,catapult_fpga_latency
Throughput,28571.428571428572,catapult,DSP,0,catapult_fpga_latency
Throughput,28571.428571428572,catapult,BRAM,0,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,365,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,1668,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,1333,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,0,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,436,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,2441,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,1379,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,0,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,381,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,2458,catapult_fpga_latency
Throughput,31250.0,catapult,FF,1518,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,0,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,40000.0,catapult,CLB,266,catapult_fpga_latency
Throughput,40000.0,catapult,LUT,1633,catapult_fpga_latency
Throughput,40000.0,catapult,FF,1226,catapult_fpga_latency
Throughput,40000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,40000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,17857.14285714286,catapult,CLB,262,catapult_fpga_latency
Throughput,17857.14285714286,catapult,LUT,1400,catapult_fpga_latency
Throughput,17857.14285714286,catapult,FF,882,catapult_fpga_latency
Throughput,17857.14285714286,catapult,DSP,0,catapult_fpga_latency
Throughput,17857.14285714286,catapult,BRAM,0,catapult_fpga_latency
Throughput,14285.714285714286,catapult,CLB,445,catapult_fpga_latency
Throughput,14285.714285714286,catapult,LUT,2385,catapult_fpga_latency
Throughput,14285.714285714286,catapult,FF,1349,catapult_fpga_latency
Throughput,14285.714285714286,catapult,DSP,0,catapult_fpga_latency
Throughput,14285.714285714286,catapult,BRAM,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,CLB,510,catapult_fpga_latency
Throughput,18867.924528301886,catapult,LUT,2905,catapult_fpga_latency
Throughput,18867.924528301886,catapult,FF,1766,catapult_fpga_latency
Throughput,18867.924528301886,catapult,DSP,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,BRAM,0,catapult_fpga_latency
Throughput,20000.0,catapult,CLB,485,catapult_fpga_latency
Throughput,20000.0,catapult,LUT,2926,catapult_fpga_latency
Throughput,20000.0,catapult,FF,1799,catapult_fpga_latency
Throughput,20000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,20000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,21276.595744680853,catapult,CLB,479,catapult_fpga_latency
Throughput,21276.595744680853,catapult,LUT,2830,catapult_fpga_latency
Throughput,21276.595744680853,catapult,FF,1261,catapult_fpga_latency
Throughput,21276.595744680853,catapult,DSP,0,catapult_fpga_latency
Throughput,21276.595744680853,catapult,BRAM,0,catapult_fpga_latency
Throughput,19607.843137254902,catapult,CLB,242,catapult_fpga_latency
Throughput,19607.843137254902,catapult,LUT,1278,catapult_fpga_latency
Throughput,19607.843137254902,catapult,FF,863,catapult_fpga_latency
Throughput,19607.843137254902,catapult,DSP,0,catapult_fpga_latency
Throughput,19607.843137254902,catapult,BRAM,0,catapult_fpga_latency
Throughput,14285.714285714286,catapult,CLB,399,catapult_fpga_latency
Throughput,14285.714285714286,catapult,LUT,1775,catapult_fpga_latency
Throughput,14285.714285714286,catapult,FF,1339,catapult_fpga_latency
Throughput,14285.714285714286,catapult,DSP,0,catapult_fpga_latency
Throughput,14285.714285714286,catapult,BRAM,0,catapult_fpga_latency
Throughput,20000.0,catapult,CLB,457,catapult_fpga_latency
Throughput,20000.0,catapult,LUT,2787,catapult_fpga_latency
Throughput,20000.0,catapult,FF,1762,catapult_fpga_latency
Throughput,20000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,20000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,20408.163265306124,catapult,CLB,423,catapult_fpga_latency
Throughput,20408.163265306124,catapult,LUT,2579,catapult_fpga_latency
Throughput,20408.163265306124,catapult,FF,1781,catapult_fpga_latency
Throughput,20408.163265306124,catapult,DSP,0,catapult_fpga_latency
Throughput,20408.163265306124,catapult,BRAM,0,catapult_fpga_latency
Throughput,21739.130434782608,catapult,CLB,428,catapult_fpga_latency
Throughput,21739.130434782608,catapult,LUT,2651,catapult_fpga_latency
Throughput,21739.130434782608,catapult,FF,1228,catapult_fpga_latency
Throughput,21739.130434782608,catapult,DSP,0,catapult_fpga_latency
Throughput,21739.130434782608,catapult,BRAM,0,catapult_fpga_latency
Throughput,18181.81818181818,catapult,CLB,245,catapult_fpga_latency
Throughput,18181.81818181818,catapult,LUT,1343,catapult_fpga_latency
Throughput,18181.81818181818,catapult,FF,890,catapult_fpga_latency
Throughput,18181.81818181818,catapult,DSP,0,catapult_fpga_latency
Throughput,18181.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,13888.888888888889,catapult,CLB,521,catapult_fpga_latency
Throughput,13888.888888888889,catapult,LUT,2517,catapult_fpga_latency
Throughput,13888.888888888889,catapult,FF,1290,catapult_fpga_latency
Throughput,13888.888888888889,catapult,DSP,0,catapult_fpga_latency
Throughput,13888.888888888889,catapult,BRAM,0,catapult_fpga_latency
Throughput,18181.81818181818,catapult,CLB,486,catapult_fpga_latency
Throughput,18181.81818181818,catapult,LUT,2782,catapult_fpga_latency
Throughput,18181.81818181818,catapult,FF,1779,catapult_fpga_latency
Throughput,18181.81818181818,catapult,DSP,0,catapult_fpga_latency
Throughput,18181.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,CLB,464,catapult_fpga_latency
Throughput,19230.76923076923,catapult,LUT,2777,catapult_fpga_latency
Throughput,19230.76923076923,catapult,FF,1794,catapult_fpga_latency
Throughput,19230.76923076923,catapult,DSP,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,BRAM,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,CLB,549,catapult_fpga_latency
Throughput,20833.333333333332,catapult,LUT,3184,catapult_fpga_latency
Throughput,20833.333333333332,catapult,FF,1477,catapult_fpga_latency
Throughput,20833.333333333332,catapult,DSP,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,BRAM,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,CLB,255,catapult_fpga_latency
Throughput,18867.924528301886,catapult,LUT,1343,catapult_fpga_latency
Throughput,18867.924528301886,catapult,FF,851,catapult_fpga_latency
Throughput,18867.924528301886,catapult,DSP,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,BRAM,0,catapult_fpga_latency
Throughput,15151.51515151515,catapult,CLB,363,catapult_fpga_latency
Throughput,15151.51515151515,catapult,LUT,1772,catapult_fpga_latency
Throughput,15151.51515151515,catapult,FF,1339,catapult_fpga_latency
Throughput,15151.51515151515,catapult,DSP,0,catapult_fpga_latency
Throughput,15151.51515151515,catapult,BRAM,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,CLB,399,catapult_fpga_latency
Throughput,19230.76923076923,catapult,LUT,2321,catapult_fpga_latency
Throughput,19230.76923076923,catapult,FF,1385,catapult_fpga_latency
Throughput,19230.76923076923,catapult,DSP,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,BRAM,0,catapult_fpga_latency
Throughput,19607.843137254902,catapult,CLB,387,catapult_fpga_latency
Throughput,19607.843137254902,catapult,LUT,2325,catapult_fpga_latency
Throughput,19607.843137254902,catapult,FF,1775,catapult_fpga_latency
Throughput,19607.843137254902,catapult,DSP,0,catapult_fpga_latency
Throughput,19607.843137254902,catapult,BRAM,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,CLB,426,catapult_fpga_latency
Throughput,22727.272727272728,catapult,LUT,2548,catapult_fpga_latency
Throughput,22727.272727272728,catapult,FF,1237,catapult_fpga_latency
Throughput,22727.272727272728,catapult,DSP,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,BRAM,0,catapult_fpga_latency
Throughput,12195.121951219511,catapult,CLB,333,catapult_fpga_latency
Throughput,12195.121951219511,catapult,LUT,1773,catapult_fpga_latency
Throughput,12195.121951219511,catapult,FF,928,catapult_fpga_latency
Throughput,12195.121951219511,catapult,DSP,0,catapult_fpga_latency
Throughput,12195.121951219511,catapult,BRAM,0,catapult_fpga_latency
Throughput,10416.666666666666,catapult,CLB,475,catapult_fpga_latency
Throughput,10416.666666666666,catapult,LUT,2500,catapult_fpga_latency
Throughput,10416.666666666666,catapult,FF,1435,catapult_fpga_latency
Throughput,10416.666666666666,catapult,DSP,0,catapult_fpga_latency
Throughput,10416.666666666666,catapult,BRAM,0,catapult_fpga_latency
Throughput,10101.010101010103,catapult,CLB,508,catapult_fpga_latency
Throughput,10101.010101010103,catapult,LUT,3037,catapult_fpga_latency
Throughput,10101.010101010103,catapult,FF,1468,catapult_fpga_latency
Throughput,10101.010101010103,catapult,DSP,0,catapult_fpga_latency
Throughput,10101.010101010103,catapult,BRAM,0,catapult_fpga_latency
Throughput,10309.278350515464,catapult,CLB,537,catapult_fpga_latency
Throughput,10309.278350515464,catapult,LUT,3312,catapult_fpga_latency
Throughput,10309.278350515464,catapult,FF,1632,catapult_fpga_latency
Throughput,10309.278350515464,catapult,DSP,0,catapult_fpga_latency
Throughput,10309.278350515464,catapult,BRAM,0,catapult_fpga_latency
Throughput,13698.630136986301,catapult,CLB,713,catapult_fpga_latency
Throughput,13698.630136986301,catapult,LUT,4423,catapult_fpga_latency
Throughput,13698.630136986301,catapult,FF,1395,catapult_fpga_latency
Throughput,13698.630136986301,catapult,DSP,0,catapult_fpga_latency
Throughput,13698.630136986301,catapult,BRAM,0,catapult_fpga_latency
Throughput,11764.70588235294,catapult,CLB,320,catapult_fpga_latency
Throughput,11764.70588235294,catapult,LUT,1760,catapult_fpga_latency
Throughput,11764.70588235294,catapult,FF,910,catapult_fpga_latency
Throughput,11764.70588235294,catapult,DSP,0,catapult_fpga_latency
Throughput,11764.70588235294,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.809523809523,catapult,CLB,474,catapult_fpga_latency
Throughput,9523.809523809523,catapult,LUT,2053,catapult_fpga_latency
Throughput,9523.809523809523,catapult,FF,1424,catapult_fpga_latency
Throughput,9523.809523809523,catapult,DSP,0,catapult_fpga_latency
Throughput,9523.809523809523,catapult,BRAM,0,catapult_fpga_latency
Throughput,10752.688172043012,catapult,CLB,459,catapult_fpga_latency
Throughput,10752.688172043012,catapult,LUT,2847,catapult_fpga_latency
Throughput,10752.688172043012,catapult,FF,1464,catapult_fpga_latency
Throughput,10752.688172043012,catapult,DSP,0,catapult_fpga_latency
Throughput,10752.688172043012,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.315789473683,catapult,CLB,493,catapult_fpga_latency
Throughput,10526.315789473683,catapult,LUT,2914,catapult_fpga_latency
Throughput,10526.315789473683,catapult,FF,1612,catapult_fpga_latency
Throughput,10526.315789473683,catapult,DSP,0,catapult_fpga_latency
Throughput,10526.315789473683,catapult,BRAM,0,catapult_fpga_latency
Throughput,13698.630136986301,catapult,CLB,682,catapult_fpga_latency
Throughput,13698.630136986301,catapult,LUT,4175,catapult_fpga_latency
Throughput,13698.630136986301,catapult,FF,1368,catapult_fpga_latency
Throughput,13698.630136986301,catapult,DSP,0,catapult_fpga_latency
Throughput,13698.630136986301,catapult,BRAM,0,catapult_fpga_latency
Throughput,12048.192771084337,catapult,CLB,327,catapult_fpga_latency
Throughput,12048.192771084337,catapult,LUT,1756,catapult_fpga_latency
Throughput,12048.192771084337,catapult,FF,929,catapult_fpga_latency
Throughput,12048.192771084337,catapult,DSP,0,catapult_fpga_latency
Throughput,12048.192771084337,catapult,BRAM,0,catapult_fpga_latency
Throughput,9900.990099009901,catapult,CLB,566,catapult_fpga_latency
Throughput,9900.990099009901,catapult,LUT,2798,catapult_fpga_latency
Throughput,9900.990099009901,catapult,FF,1369,catapult_fpga_latency
Throughput,9900.990099009901,catapult,DSP,0,catapult_fpga_latency
Throughput,9900.990099009901,catapult,BRAM,0,catapult_fpga_latency
Throughput,10000.0,catapult,CLB,501,catapult_fpga_latency
Throughput,10000.0,catapult,LUT,3095,catapult_fpga_latency
Throughput,10000.0,catapult,FF,1473,catapult_fpga_latency
Throughput,10000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,10000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.311926605504,catapult,CLB,517,catapult_fpga_latency
Throughput,9174.311926605504,catapult,LUT,3094,catapult_fpga_latency
Throughput,9174.311926605504,catapult,FF,1615,catapult_fpga_latency
Throughput,9174.311926605504,catapult,DSP,0,catapult_fpga_latency
Throughput,9174.311926605504,catapult,BRAM,0,catapult_fpga_latency
Throughput,13333.333333333334,catapult,CLB,716,catapult_fpga_latency
Throughput,13333.333333333334,catapult,LUT,4635,catapult_fpga_latency
Throughput,13333.333333333334,catapult,FF,1514,catapult_fpga_latency
Throughput,13333.333333333334,catapult,DSP,0,catapult_fpga_latency
Throughput,13333.333333333334,catapult,BRAM,0,catapult_fpga_latency
Throughput,12499.999999999998,catapult,CLB,317,catapult_fpga_latency
Throughput,12499.999999999998,catapult,LUT,1724,catapult_fpga_latency
Throughput,12499.999999999998,catapult,FF,898,catapult_fpga_latency
Throughput,12499.999999999998,catapult,DSP,0,catapult_fpga_latency
Throughput,12499.999999999998,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.809523809523,catapult,CLB,470,catapult_fpga_latency
Throughput,9523.809523809523,catapult,LUT,1980,catapult_fpga_latency
Throughput,9523.809523809523,catapult,FF,1416,catapult_fpga_latency
Throughput,9523.809523809523,catapult,DSP,0,catapult_fpga_latency
Throughput,9523.809523809523,catapult,BRAM,0,catapult_fpga_latency
Throughput,10000.0,catapult,CLB,439,catapult_fpga_latency
Throughput,10000.0,catapult,LUT,2399,catapult_fpga_latency
Throughput,10000.0,catapult,FF,1460,catapult_fpga_latency
Throughput,10000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,10000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.921568627451,catapult,CLB,464,catapult_fpga_latency
Throughput,9803.921568627451,catapult,LUT,2742,catapult_fpga_latency
Throughput,9803.921568627451,catapult,FF,1611,catapult_fpga_latency
Throughput,9803.921568627451,catapult,DSP,0,catapult_fpga_latency
Throughput,9803.921568627451,catapult,BRAM,0,catapult_fpga_latency
Throughput,13513.513513513513,catapult,CLB,604,catapult_fpga_latency
Throughput,13513.513513513513,catapult,LUT,3775,catapult_fpga_latency
Throughput,13513.513513513513,catapult,FF,1367,catapult_fpga_latency
Throughput,13513.513513513513,catapult,DSP,0,catapult_fpga_latency
Throughput,13513.513513513513,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,356,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,1932,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,1067,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,6802.721088435374,catapult,CLB,566,catapult_fpga_latency
Throughput,6802.721088435374,catapult,LUT,2911,catapult_fpga_latency
Throughput,6802.721088435374,catapult,FF,1506,catapult_fpga_latency
Throughput,6802.721088435374,catapult,DSP,0,catapult_fpga_latency
Throughput,6802.721088435374,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,621,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,3693,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,1923,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,556,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,3385,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,1919,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,8474.57627118644,catapult,CLB,725,catapult_fpga_latency
Throughput,8474.57627118644,catapult,LUT,4814,catapult_fpga_latency
Throughput,8474.57627118644,catapult,FF,1451,catapult_fpga_latency
Throughput,8474.57627118644,catapult,DSP,0,catapult_fpga_latency
Throughput,8474.57627118644,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.311926605504,catapult,CLB,361,catapult_fpga_latency
Throughput,9174.311926605504,catapult,LUT,1960,catapult_fpga_latency
Throughput,9174.311926605504,catapult,FF,1051,catapult_fpga_latency
Throughput,9174.311926605504,catapult,DSP,0,catapult_fpga_latency
Throughput,9174.311926605504,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,CLB,552,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,LUT,2818,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,FF,1505,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,DSP,0,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.686567164179,catapult,CLB,594,catapult_fpga_latency
Throughput,7462.686567164179,catapult,LUT,3700,catapult_fpga_latency
Throughput,7462.686567164179,catapult,FF,1923,catapult_fpga_latency
Throughput,7462.686567164179,catapult,DSP,0,catapult_fpga_latency
Throughput,7462.686567164179,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.009009009009,catapult,CLB,522,catapult_fpga_latency
Throughput,9009.009009009009,catapult,LUT,3198,catapult_fpga_latency
Throughput,9009.009009009009,catapult,FF,1903,catapult_fpga_latency
Throughput,9009.009009009009,catapult,DSP,0,catapult_fpga_latency
Throughput,9009.009009009009,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.652173913044,catapult,CLB,731,catapult_fpga_latency
Throughput,8695.652173913044,catapult,LUT,4681,catapult_fpga_latency
Throughput,8695.652173913044,catapult,FF,1427,catapult_fpga_latency
Throughput,8695.652173913044,catapult,DSP,0,catapult_fpga_latency
Throughput,8695.652173913044,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.009009009009,catapult,CLB,335,catapult_fpga_latency
Throughput,9009.009009009009,catapult,LUT,1888,catapult_fpga_latency
Throughput,9009.009009009009,catapult,FF,1077,catapult_fpga_latency
Throughput,9009.009009009009,catapult,DSP,0,catapult_fpga_latency
Throughput,9009.009009009009,catapult,BRAM,0,catapult_fpga_latency
Throughput,6666.666666666667,catapult,CLB,548,catapult_fpga_latency
Throughput,6666.666666666667,catapult,LUT,3085,catapult_fpga_latency
Throughput,6666.666666666667,catapult,FF,1448,catapult_fpga_latency
Throughput,6666.666666666667,catapult,DSP,0,catapult_fpga_latency
Throughput,6666.666666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,8403.361344537814,catapult,CLB,566,catapult_fpga_latency
Throughput,8403.361344537814,catapult,LUT,3515,catapult_fpga_latency
Throughput,8403.361344537814,catapult,FF,1934,catapult_fpga_latency
Throughput,8403.361344537814,catapult,DSP,0,catapult_fpga_latency
Throughput,8403.361344537814,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.557522123894,catapult,CLB,575,catapult_fpga_latency
Throughput,8849.557522123894,catapult,LUT,3226,catapult_fpga_latency
Throughput,8849.557522123894,catapult,FF,1915,catapult_fpga_latency
Throughput,8849.557522123894,catapult,DSP,0,catapult_fpga_latency
Throughput,8849.557522123894,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.333333333334,catapult,CLB,748,catapult_fpga_latency
Throughput,8333.333333333334,catapult,LUT,4960,catapult_fpga_latency
Throughput,8333.333333333334,catapult,FF,1495,catapult_fpga_latency
Throughput,8333.333333333334,catapult,DSP,0,catapult_fpga_latency
Throughput,8333.333333333334,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.311926605504,catapult,CLB,358,catapult_fpga_latency
Throughput,9174.311926605504,catapult,LUT,1869,catapult_fpga_latency
Throughput,9174.311926605504,catapult,FF,1038,catapult_fpga_latency
Throughput,9174.311926605504,catapult,DSP,0,catapult_fpga_latency
Throughput,9174.311926605504,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.551724137931,catapult,CLB,541,catapult_fpga_latency
Throughput,6896.551724137931,catapult,LUT,2814,catapult_fpga_latency
Throughput,6896.551724137931,catapult,FF,1500,catapult_fpga_latency
Throughput,6896.551724137931,catapult,DSP,0,catapult_fpga_latency
Throughput,6896.551724137931,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.333333333334,catapult,CLB,504,catapult_fpga_latency
Throughput,8333.333333333334,catapult,LUT,3001,catapult_fpga_latency
Throughput,8333.333333333334,catapult,FF,1530,catapult_fpga_latency
Throughput,8333.333333333334,catapult,DSP,0,catapult_fpga_latency
Throughput,8333.333333333334,catapult,BRAM,0,catapult_fpga_latency
Throughput,10101.010101010103,catapult,CLB,490,catapult_fpga_latency
Throughput,10101.010101010103,catapult,LUT,2872,catapult_fpga_latency
Throughput,10101.010101010103,catapult,FF,1902,catapult_fpga_latency
Throughput,10101.010101010103,catapult,DSP,0,catapult_fpga_latency
Throughput,10101.010101010103,catapult,BRAM,0,catapult_fpga_latency
Throughput,8771.929824561403,catapult,CLB,678,catapult_fpga_latency
Throughput,8771.929824561403,catapult,LUT,4545,catapult_fpga_latency
Throughput,8771.929824561403,catapult,FF,1413,catapult_fpga_latency
Throughput,8771.929824561403,catapult,DSP,0,catapult_fpga_latency
Throughput,8771.929824561403,catapult,BRAM,0,catapult_fpga_latency
Throughput,16666.666666666668,catapult,CLB,269,catapult_fpga_latency
Throughput,16666.666666666668,catapult,LUT,1403,catapult_fpga_latency
Throughput,16666.666666666668,catapult,FF,834,catapult_fpga_latency
Throughput,16666.666666666668,catapult,DSP,0,catapult_fpga_latency
Throughput,16666.666666666668,catapult,BRAM,0,catapult_fpga_latency
Throughput,18181.81818181818,catapult,CLB,424,catapult_fpga_latency
Throughput,18181.81818181818,catapult,LUT,2199,catapult_fpga_latency
Throughput,18181.81818181818,catapult,FF,1336,catapult_fpga_latency
Throughput,18181.81818181818,catapult,DSP,0,catapult_fpga_latency
Throughput,18181.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,17857.14285714286,catapult,CLB,422,catapult_fpga_latency
Throughput,17857.14285714286,catapult,LUT,2666,catapult_fpga_latency
Throughput,17857.14285714286,catapult,FF,1374,catapult_fpga_latency
Throughput,17857.14285714286,catapult,DSP,0,catapult_fpga_latency
Throughput,17857.14285714286,catapult,BRAM,0,catapult_fpga_latency
Throughput,17241.379310344826,catapult,CLB,482,catapult_fpga_latency
Throughput,17241.379310344826,catapult,LUT,3035,catapult_fpga_latency
Throughput,17241.379310344826,catapult,FF,1536,catapult_fpga_latency
Throughput,17241.379310344826,catapult,DSP,0,catapult_fpga_latency
Throughput,17241.379310344826,catapult,BRAM,0,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,338,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,1977,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,1232,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,0,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,CLB,254,catapult_fpga_latency
Throughput,17543.859649122805,catapult,LUT,1427,catapult_fpga_latency
Throughput,17543.859649122805,catapult,FF,817,catapult_fpga_latency
Throughput,17543.859649122805,catapult,DSP,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,BRAM,0,catapult_fpga_latency
Throughput,15873.015873015873,catapult,CLB,381,catapult_fpga_latency
Throughput,15873.015873015873,catapult,LUT,1653,catapult_fpga_latency
Throughput,15873.015873015873,catapult,FF,1325,catapult_fpga_latency
Throughput,15873.015873015873,catapult,DSP,0,catapult_fpga_latency
Throughput,15873.015873015873,catapult,BRAM,0,catapult_fpga_latency
Throughput,14925.373134328358,catapult,CLB,376,catapult_fpga_latency
Throughput,14925.373134328358,catapult,LUT,2506,catapult_fpga_latency
Throughput,14925.373134328358,catapult,FF,1371,catapult_fpga_latency
Throughput,14925.373134328358,catapult,DSP,0,catapult_fpga_latency
Throughput,14925.373134328358,catapult,BRAM,0,catapult_fpga_latency
Throughput,16666.666666666668,catapult,CLB,428,catapult_fpga_latency
Throughput,16666.666666666668,catapult,LUT,2849,catapult_fpga_latency
Throughput,16666.666666666668,catapult,FF,1521,catapult_fpga_latency
Throughput,16666.666666666668,catapult,DSP,0,catapult_fpga_latency
Throughput,16666.666666666668,catapult,BRAM,0,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,305,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,1913,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,1219,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,0,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,catapult_fpga_latency
Throughput,16393.44262295082,catapult,CLB,262,catapult_fpga_latency
Throughput,16393.44262295082,catapult,LUT,1393,catapult_fpga_latency
Throughput,16393.44262295082,catapult,FF,836,catapult_fpga_latency
Throughput,16393.44262295082,catapult,DSP,0,catapult_fpga_latency
Throughput,16393.44262295082,catapult,BRAM,0,catapult_fpga_latency
Throughput,15384.615384615387,catapult,CLB,490,catapult_fpga_latency
Throughput,15384.615384615387,catapult,LUT,2444,catapult_fpga_latency
Throughput,15384.615384615387,catapult,FF,1270,catapult_fpga_latency
Throughput,15384.615384615387,catapult,DSP,0,catapult_fpga_latency
Throughput,15384.615384615387,catapult,BRAM,0,catapult_fpga_latency
Throughput,16129.032258064515,catapult,CLB,388,catapult_fpga_latency
Throughput,16129.032258064515,catapult,LUT,2492,catapult_fpga_latency
Throughput,16129.032258064515,catapult,FF,1381,catapult_fpga_latency
Throughput,16129.032258064515,catapult,DSP,0,catapult_fpga_latency
Throughput,16129.032258064515,catapult,BRAM,0,catapult_fpga_latency
Throughput,16393.44262295082,catapult,CLB,466,catapult_fpga_latency
Throughput,16393.44262295082,catapult,LUT,2877,catapult_fpga_latency
Throughput,16393.44262295082,catapult,FF,1524,catapult_fpga_latency
Throughput,16393.44262295082,catapult,DSP,0,catapult_fpga_latency
Throughput,16393.44262295082,catapult,BRAM,0,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,427,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,2587,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,1449,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,0,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,CLB,249,catapult_fpga_latency
Throughput,17543.859649122805,catapult,LUT,1361,catapult_fpga_latency
Throughput,17543.859649122805,catapult,FF,811,catapult_fpga_latency
Throughput,17543.859649122805,catapult,DSP,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,BRAM,0,catapult_fpga_latency
Throughput,15384.615384615387,catapult,CLB,399,catapult_fpga_latency
Throughput,15384.615384615387,catapult,LUT,1649,catapult_fpga_latency
Throughput,15384.615384615387,catapult,FF,1323,catapult_fpga_latency
Throughput,15384.615384615387,catapult,DSP,0,catapult_fpga_latency
Throughput,15384.615384615387,catapult,BRAM,0,catapult_fpga_latency
Throughput,15151.51515151515,catapult,CLB,342,catapult_fpga_latency
Throughput,15151.51515151515,catapult,LUT,1980,catapult_fpga_latency
Throughput,15151.51515151515,catapult,FF,1371,catapult_fpga_latency
Throughput,15151.51515151515,catapult,DSP,0,catapult_fpga_latency
Throughput,15151.51515151515,catapult,BRAM,0,catapult_fpga_latency
Throughput,16666.666666666668,catapult,CLB,419,catapult_fpga_latency
Throughput,16666.666666666668,catapult,LUT,2846,catapult_fpga_latency
Throughput,16666.666666666668,catapult,FF,1521,catapult_fpga_latency
Throughput,16666.666666666668,catapult,DSP,0,catapult_fpga_latency
Throughput,16666.666666666668,catapult,BRAM,0,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,292,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,1838,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,1217,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,0,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,catapult_fpga_latency
Throughput,12195.121951219511,catapult,CLB,250,catapult_fpga_latency
Throughput,12195.121951219511,catapult,LUT,1332,catapult_fpga_latency
Throughput,12195.121951219511,catapult,FF,878,catapult_fpga_latency
Throughput,12195.121951219511,catapult,DSP,0,catapult_fpga_latency
Throughput,12195.121951219511,catapult,BRAM,0,catapult_fpga_latency
Throughput,8771.929824561403,catapult,CLB,397,catapult_fpga_latency
Throughput,8771.929824561403,catapult,LUT,2273,catapult_fpga_latency
Throughput,8771.929824561403,catapult,FF,1343,catapult_fpga_latency
Throughput,8771.929824561403,catapult,DSP,0,catapult_fpga_latency
Throughput,8771.929824561403,catapult,BRAM,0,catapult_fpga_latency
Throughput,12048.192771084337,catapult,CLB,395,catapult_fpga_latency
Throughput,12048.192771084337,catapult,LUT,2385,catapult_fpga_latency
Throughput,12048.192771084337,catapult,FF,1763,catapult_fpga_latency
Throughput,12048.192771084337,catapult,DSP,0,catapult_fpga_latency
Throughput,12048.192771084337,catapult,BRAM,0,catapult_fpga_latency
Throughput,11904.761904761905,catapult,CLB,430,catapult_fpga_latency
Throughput,11904.761904761905,catapult,LUT,2489,catapult_fpga_latency
Throughput,11904.761904761905,catapult,FF,1788,catapult_fpga_latency
Throughput,11904.761904761905,catapult,DSP,0,catapult_fpga_latency
Throughput,11904.761904761905,catapult,BRAM,0,catapult_fpga_latency
Throughput,14084.507042253521,catapult,CLB,465,catapult_fpga_latency
Throughput,14084.507042253521,catapult,LUT,2707,catapult_fpga_latency
Throughput,14084.507042253521,catapult,FF,1244,catapult_fpga_latency
Throughput,14084.507042253521,catapult,DSP,0,catapult_fpga_latency
Throughput,14084.507042253521,catapult,BRAM,0,catapult_fpga_latency
Throughput,12658.227848101267,catapult,CLB,243,catapult_fpga_latency
Throughput,12658.227848101267,catapult,LUT,1267,catapult_fpga_latency
Throughput,12658.227848101267,catapult,FF,861,catapult_fpga_latency
Throughput,12658.227848101267,catapult,DSP,0,catapult_fpga_latency
Throughput,12658.227848101267,catapult,BRAM,0,catapult_fpga_latency
Throughput,8771.929824561403,catapult,CLB,361,catapult_fpga_latency
Throughput,8771.929824561403,catapult,LUT,1658,catapult_fpga_latency
Throughput,8771.929824561403,catapult,FF,1340,catapult_fpga_latency
Throughput,8771.929824561403,catapult,DSP,0,catapult_fpga_latency
Throughput,8771.929824561403,catapult,BRAM,0,catapult_fpga_latency
Throughput,11494.252873563219,catapult,CLB,394,catapult_fpga_latency
Throughput,11494.252873563219,catapult,LUT,2416,catapult_fpga_latency
Throughput,11494.252873563219,catapult,FF,1760,catapult_fpga_latency
Throughput,11494.252873563219,catapult,DSP,0,catapult_fpga_latency
Throughput,11494.252873563219,catapult,BRAM,0,catapult_fpga_latency
Throughput,12048.192771084337,catapult,CLB,379,catapult_fpga_latency
Throughput,12048.192771084337,catapult,LUT,2272,catapult_fpga_latency
Throughput,12048.192771084337,catapult,FF,1781,catapult_fpga_latency
Throughput,12048.192771084337,catapult,DSP,0,catapult_fpga_latency
Throughput,12048.192771084337,catapult,BRAM,0,catapult_fpga_latency
Throughput,14492.753623188406,catapult,CLB,480,catapult_fpga_latency
Throughput,14492.753623188406,catapult,LUT,2711,catapult_fpga_latency
Throughput,14492.753623188406,catapult,FF,1235,catapult_fpga_latency
Throughput,14492.753623188406,catapult,DSP,0,catapult_fpga_latency
Throughput,14492.753623188406,catapult,BRAM,0,catapult_fpga_latency
Throughput,12195.121951219511,catapult,CLB,263,catapult_fpga_latency
Throughput,12195.121951219511,catapult,LUT,1356,catapult_fpga_latency
Throughput,12195.121951219511,catapult,FF,880,catapult_fpga_latency
Throughput,12195.121951219511,catapult,DSP,0,catapult_fpga_latency
Throughput,12195.121951219511,catapult,BRAM,0,catapult_fpga_latency
Throughput,7299.270072992701,catapult,CLB,485,catapult_fpga_latency
Throughput,7299.270072992701,catapult,LUT,2661,catapult_fpga_latency
Throughput,7299.270072992701,catapult,FF,1281,catapult_fpga_latency
Throughput,7299.270072992701,catapult,DSP,0,catapult_fpga_latency
Throughput,7299.270072992701,catapult,BRAM,0,catapult_fpga_latency
Throughput,12345.679012345678,catapult,CLB,415,catapult_fpga_latency
Throughput,12345.679012345678,catapult,LUT,2389,catapult_fpga_latency
Throughput,12345.679012345678,catapult,FF,1770,catapult_fpga_latency
Throughput,12345.679012345678,catapult,DSP,0,catapult_fpga_latency
Throughput,12345.679012345678,catapult,BRAM,0,catapult_fpga_latency
Throughput,10416.666666666666,catapult,CLB,437,catapult_fpga_latency
Throughput,10416.666666666666,catapult,LUT,2484,catapult_fpga_latency
Throughput,10416.666666666666,catapult,FF,1785,catapult_fpga_latency
Throughput,10416.666666666666,catapult,DSP,0,catapult_fpga_latency
Throughput,10416.666666666666,catapult,BRAM,0,catapult_fpga_latency
Throughput,13888.888888888889,catapult,CLB,491,catapult_fpga_latency
Throughput,13888.888888888889,catapult,LUT,2897,catapult_fpga_latency
Throughput,13888.888888888889,catapult,FF,1467,catapult_fpga_latency
Throughput,13888.888888888889,catapult,DSP,0,catapult_fpga_latency
Throughput,13888.888888888889,catapult,BRAM,0,catapult_fpga_latency
Throughput,12048.192771084337,catapult,CLB,237,catapult_fpga_latency
Throughput,12048.192771084337,catapult,LUT,1239,catapult_fpga_latency
Throughput,12048.192771084337,catapult,FF,855,catapult_fpga_latency
Throughput,12048.192771084337,catapult,DSP,0,catapult_fpga_latency
Throughput,12048.192771084337,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.962264150943,catapult,CLB,375,catapult_fpga_latency
Throughput,9433.962264150943,catapult,LUT,1724,catapult_fpga_latency
Throughput,9433.962264150943,catapult,FF,1338,catapult_fpga_latency
Throughput,9433.962264150943,catapult,DSP,0,catapult_fpga_latency
Throughput,9433.962264150943,catapult,BRAM,0,catapult_fpga_latency
Throughput,11904.761904761905,catapult,CLB,347,catapult_fpga_latency
Throughput,11904.761904761905,catapult,LUT,1781,catapult_fpga_latency
Throughput,11904.761904761905,catapult,FF,1376,catapult_fpga_latency
Throughput,11904.761904761905,catapult,DSP,0,catapult_fpga_latency
Throughput,11904.761904761905,catapult,BRAM,0,catapult_fpga_latency
Throughput,11904.761904761905,catapult,CLB,367,catapult_fpga_latency
Throughput,11904.761904761905,catapult,LUT,2271,catapult_fpga_latency
Throughput,11904.761904761905,catapult,FF,1780,catapult_fpga_latency
Throughput,11904.761904761905,catapult,DSP,0,catapult_fpga_latency
Throughput,11904.761904761905,catapult,BRAM,0,catapult_fpga_latency
Throughput,14705.882352941177,catapult,CLB,407,catapult_fpga_latency
Throughput,14705.882352941177,catapult,LUT,2604,catapult_fpga_latency
Throughput,14705.882352941177,catapult,FF,1227,catapult_fpga_latency
Throughput,14705.882352941177,catapult,DSP,0,catapult_fpga_latency
Throughput,14705.882352941177,catapult,BRAM,0,catapult_fpga_latency
Throughput,7575.757575757575,catapult,CLB,313,catapult_fpga_latency
Throughput,7575.757575757575,catapult,LUT,1712,catapult_fpga_latency
Throughput,7575.757575757575,catapult,FF,928,catapult_fpga_latency
Throughput,7575.757575757575,catapult,DSP,0,catapult_fpga_latency
Throughput,7575.757575757575,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,514,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,2773,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,1438,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.344086021506,catapult,CLB,505,catapult_fpga_latency
Throughput,5376.344086021506,catapult,LUT,3031,catapult_fpga_latency
Throughput,5376.344086021506,catapult,FF,1470,catapult_fpga_latency
Throughput,5376.344086021506,catapult,DSP,0,catapult_fpga_latency
Throughput,5376.344086021506,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.861878453038,catapult,CLB,596,catapult_fpga_latency
Throughput,5524.861878453038,catapult,LUT,3529,catapult_fpga_latency
Throughput,5524.861878453038,catapult,FF,1631,catapult_fpga_latency
Throughput,5524.861878453038,catapult,DSP,0,catapult_fpga_latency
Throughput,5524.861878453038,catapult,BRAM,0,catapult_fpga_latency
Throughput,8695.652173913044,catapult,CLB,693,catapult_fpga_latency
Throughput,8695.652173913044,catapult,LUT,4429,catapult_fpga_latency
Throughput,8695.652173913044,catapult,FF,1380,catapult_fpga_latency
Throughput,8695.652173913044,catapult,DSP,0,catapult_fpga_latency
Throughput,8695.652173913044,catapult,BRAM,0,catapult_fpga_latency
Throughput,7575.757575757575,catapult,CLB,298,catapult_fpga_latency
Throughput,7575.757575757575,catapult,LUT,1635,catapult_fpga_latency
Throughput,7575.757575757575,catapult,FF,911,catapult_fpga_latency
Throughput,7575.757575757575,catapult,DSP,0,catapult_fpga_latency
Throughput,7575.757575757575,catapult,BRAM,0,catapult_fpga_latency
Throughput,5128.205128205128,catapult,CLB,535,catapult_fpga_latency
Throughput,5128.205128205128,catapult,LUT,2274,catapult_fpga_latency
Throughput,5128.205128205128,catapult,FF,1426,catapult_fpga_latency
Throughput,5128.205128205128,catapult,DSP,0,catapult_fpga_latency
Throughput,5128.205128205128,catapult,BRAM,0,catapult_fpga_latency
Throughput,5263.157894736842,catapult,CLB,447,catapult_fpga_latency
Throughput,5263.157894736842,catapult,LUT,2814,catapult_fpga_latency
Throughput,5263.157894736842,catapult,FF,1466,catapult_fpga_latency
Throughput,5263.157894736842,catapult,DSP,0,catapult_fpga_latency
Throughput,5263.157894736842,catapult,BRAM,0,catapult_fpga_latency
Throughput,5025.125628140703,catapult,CLB,525,catapult_fpga_latency
Throughput,5025.125628140703,catapult,LUT,3232,catapult_fpga_latency
Throughput,5025.125628140703,catapult,FF,1615,catapult_fpga_latency
Throughput,5025.125628140703,catapult,DSP,0,catapult_fpga_latency
Throughput,5025.125628140703,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,665,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,4342,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,1375,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.198581560283,catapult,CLB,416,catapult_fpga_latency
Throughput,7092.198581560283,catapult,LUT,2289,catapult_fpga_latency
Throughput,7092.198581560283,catapult,FF,930,catapult_fpga_latency
Throughput,7092.198581560283,catapult,DSP,0,catapult_fpga_latency
Throughput,7092.198581560283,catapult,BRAM,0,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,CLB,659,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,LUT,3003,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,FF,1300,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,DSP,0,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,BRAM,0,catapult_fpga_latency
Throughput,5988.023952095808,catapult,CLB,469,catapult_fpga_latency
Throughput,5988.023952095808,catapult,LUT,2918,catapult_fpga_latency
Throughput,5988.023952095808,catapult,FF,1406,catapult_fpga_latency
Throughput,5988.023952095808,catapult,DSP,0,catapult_fpga_latency
Throughput,5988.023952095808,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.782608695652,catapult,CLB,533,catapult_fpga_latency
Throughput,5434.782608695652,catapult,LUT,3259,catapult_fpga_latency
Throughput,5434.782608695652,catapult,FF,1550,catapult_fpga_latency
Throughput,5434.782608695652,catapult,DSP,0,catapult_fpga_latency
Throughput,5434.782608695652,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.009009009009,catapult,CLB,720,catapult_fpga_latency
Throughput,9009.009009009009,catapult,LUT,4408,catapult_fpga_latency
Throughput,9009.009009009009,catapult,FF,1503,catapult_fpga_latency
Throughput,9009.009009009009,catapult,DSP,0,catapult_fpga_latency
Throughput,9009.009009009009,catapult,BRAM,0,catapult_fpga_latency
Throughput,7518.796992481202,catapult,CLB,320,catapult_fpga_latency
Throughput,7518.796992481202,catapult,LUT,1677,catapult_fpga_latency
Throughput,7518.796992481202,catapult,FF,905,catapult_fpga_latency
Throughput,7518.796992481202,catapult,DSP,0,catapult_fpga_latency
Throughput,7518.796992481202,catapult,BRAM,0,catapult_fpga_latency
Throughput,5405.405405405406,catapult,CLB,566,catapult_fpga_latency
Throughput,5405.405405405406,catapult,LUT,2304,catapult_fpga_latency
Throughput,5405.405405405406,catapult,FF,1424,catapult_fpga_latency
Throughput,5405.405405405406,catapult,DSP,0,catapult_fpga_latency
Throughput,5405.405405405406,catapult,BRAM,0,catapult_fpga_latency
Throughput,5291.005291005291,catapult,CLB,439,catapult_fpga_latency
Throughput,5291.005291005291,catapult,LUT,2384,catapult_fpga_latency
Throughput,5291.005291005291,catapult,FF,1466,catapult_fpga_latency
Throughput,5291.005291005291,catapult,DSP,0,catapult_fpga_latency
Throughput,5291.005291005291,catapult,BRAM,0,catapult_fpga_latency
Throughput,4950.495049504951,catapult,CLB,527,catapult_fpga_latency
Throughput,4950.495049504951,catapult,LUT,3141,catapult_fpga_latency
Throughput,4950.495049504951,catapult,FF,1615,catapult_fpga_latency
Throughput,4950.495049504951,catapult,DSP,0,catapult_fpga_latency
Throughput,4950.495049504951,catapult,BRAM,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,CLB,623,catapult_fpga_latency
Throughput,8928.57142857143,catapult,LUT,3989,catapult_fpga_latency
Throughput,8928.57142857143,catapult,FF,1363,catapult_fpga_latency
Throughput,8928.57142857143,catapult,DSP,0,catapult_fpga_latency
Throughput,8928.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5050.505050505051,catapult,CLB,398,catapult_fpga_latency
Throughput,5050.505050505051,catapult,LUT,2177,catapult_fpga_latency
Throughput,5050.505050505051,catapult,FF,1006,catapult_fpga_latency
Throughput,5050.505050505051,catapult,DSP,0,catapult_fpga_latency
Throughput,5050.505050505051,catapult,BRAM,0,catapult_fpga_latency
Throughput,4098.360655737705,catapult,CLB,627,catapult_fpga_latency
Throughput,4098.360655737705,catapult,LUT,3146,catapult_fpga_latency
Throughput,4098.360655737705,catapult,FF,1520,catapult_fpga_latency
Throughput,4098.360655737705,catapult,DSP,0,catapult_fpga_latency
Throughput,4098.360655737705,catapult,BRAM,0,catapult_fpga_latency
Throughput,5050.505050505051,catapult,CLB,645,catapult_fpga_latency
Throughput,5050.505050505051,catapult,LUT,3713,catapult_fpga_latency
Throughput,5050.505050505051,catapult,FF,1890,catapult_fpga_latency
Throughput,5050.505050505051,catapult,DSP,0,catapult_fpga_latency
Throughput,5050.505050505051,catapult,BRAM,0,catapult_fpga_latency
Throughput,5050.505050505051,catapult,CLB,624,catapult_fpga_latency
Throughput,5050.505050505051,catapult,LUT,3711,catapult_fpga_latency
Throughput,5050.505050505051,catapult,FF,1924,catapult_fpga_latency
Throughput,5050.505050505051,catapult,DSP,0,catapult_fpga_latency
Throughput,5050.505050505051,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.953216374269,catapult,CLB,770,catapult_fpga_latency
Throughput,5847.953216374269,catapult,LUT,4928,catapult_fpga_latency
Throughput,5847.953216374269,catapult,FF,1450,catapult_fpga_latency
Throughput,5847.953216374269,catapult,DSP,0,catapult_fpga_latency
Throughput,5847.953216374269,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.344086021506,catapult,CLB,394,catapult_fpga_latency
Throughput,5376.344086021506,catapult,LUT,2141,catapult_fpga_latency
Throughput,5376.344086021506,catapult,FF,989,catapult_fpga_latency
Throughput,5376.344086021506,catapult,DSP,0,catapult_fpga_latency
Throughput,5376.344086021506,catapult,BRAM,0,catapult_fpga_latency
Throughput,4201.680672268907,catapult,CLB,572,catapult_fpga_latency
Throughput,4201.680672268907,catapult,LUT,2486,catapult_fpga_latency
Throughput,4201.680672268907,catapult,FF,1506,catapult_fpga_latency
Throughput,4201.680672268907,catapult,DSP,0,catapult_fpga_latency
Throughput,4201.680672268907,catapult,BRAM,0,catapult_fpga_latency
Throughput,5025.125628140703,catapult,CLB,596,catapult_fpga_latency
Throughput,5025.125628140703,catapult,LUT,3436,catapult_fpga_latency
Throughput,5025.125628140703,catapult,FF,1886,catapult_fpga_latency
Throughput,5025.125628140703,catapult,DSP,0,catapult_fpga_latency
Throughput,5025.125628140703,catapult,BRAM,0,catapult_fpga_latency
Throughput,4950.495049504951,catapult,CLB,568,catapult_fpga_latency
Throughput,4950.495049504951,catapult,LUT,3426,catapult_fpga_latency
Throughput,4950.495049504951,catapult,FF,1907,catapult_fpga_latency
Throughput,4950.495049504951,catapult,DSP,0,catapult_fpga_latency
Throughput,4950.495049504951,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.380952380952,catapult,CLB,739,catapult_fpga_latency
Throughput,5952.380952380952,catapult,LUT,4925,catapult_fpga_latency
Throughput,5952.380952380952,catapult,FF,1458,catapult_fpga_latency
Throughput,5952.380952380952,catapult,DSP,0,catapult_fpga_latency
Throughput,5952.380952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,4950.495049504951,catapult,CLB,423,catapult_fpga_latency
Throughput,4950.495049504951,catapult,LUT,2172,catapult_fpga_latency
Throughput,4950.495049504951,catapult,FF,1008,catapult_fpga_latency
Throughput,4950.495049504951,catapult,DSP,0,catapult_fpga_latency
Throughput,4950.495049504951,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,CLB,642,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,LUT,3311,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,FF,1448,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,DSP,0,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,589,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,3516,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,1826,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.639175257732,catapult,CLB,554,catapult_fpga_latency
Throughput,5154.639175257732,catapult,LUT,3315,catapult_fpga_latency
Throughput,5154.639175257732,catapult,FF,1842,catapult_fpga_latency
Throughput,5154.639175257732,catapult,DSP,0,catapult_fpga_latency
Throughput,5154.639175257732,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.861878453038,catapult,CLB,816,catapult_fpga_latency
Throughput,5524.861878453038,catapult,LUT,5276,catapult_fpga_latency
Throughput,5524.861878453038,catapult,FF,1511,catapult_fpga_latency
Throughput,5524.861878453038,catapult,DSP,0,catapult_fpga_latency
Throughput,5524.861878453038,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.048780487805,catapult,CLB,413,catapult_fpga_latency
Throughput,4878.048780487805,catapult,LUT,2135,catapult_fpga_latency
Throughput,4878.048780487805,catapult,FF,983,catapult_fpga_latency
Throughput,4878.048780487805,catapult,DSP,0,catapult_fpga_latency
Throughput,4878.048780487805,catapult,BRAM,0,catapult_fpga_latency
Throughput,4016.064257028113,catapult,CLB,566,catapult_fpga_latency
Throughput,4016.064257028113,catapult,LUT,2588,catapult_fpga_latency
Throughput,4016.064257028113,catapult,FF,1504,catapult_fpga_latency
Throughput,4016.064257028113,catapult,DSP,0,catapult_fpga_latency
Throughput,4016.064257028113,catapult,BRAM,0,catapult_fpga_latency
Throughput,5050.505050505051,catapult,CLB,524,catapult_fpga_latency
Throughput,5050.505050505051,catapult,LUT,2983,catapult_fpga_latency
Throughput,5050.505050505051,catapult,FF,1502,catapult_fpga_latency
Throughput,5050.505050505051,catapult,DSP,0,catapult_fpga_latency
Throughput,5050.505050505051,catapult,BRAM,0,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,CLB,598,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,LUT,3449,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,FF,1906,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,DSP,0,catapult_fpga_latency
Throughput,5076.1421319796955,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.953488372093,catapult,CLB,752,catapult_fpga_latency
Throughput,5813.953488372093,catapult,LUT,4862,catapult_fpga_latency
Throughput,5813.953488372093,catapult,FF,1448,catapult_fpga_latency
Throughput,5813.953488372093,catapult,DSP,0,catapult_fpga_latency
Throughput,5813.953488372093,catapult,BRAM,0,catapult_fpga_latency
Throughput,12499.999999999998,catapult,CLB,335,catapult_fpga_latency
Throughput,12499.999999999998,catapult,LUT,1723,catapult_fpga_latency
Throughput,12499.999999999998,catapult,FF,898,catapult_fpga_latency
Throughput,12499.999999999998,catapult,DSP,0,catapult_fpga_latency
Throughput,12499.999999999998,catapult,BRAM,0,catapult_fpga_latency
Throughput,11494.252873563219,catapult,CLB,433,catapult_fpga_latency
Throughput,11494.252873563219,catapult,LUT,2405,catapult_fpga_latency
Throughput,11494.252873563219,catapult,FF,1392,catapult_fpga_latency
Throughput,11494.252873563219,catapult,DSP,0,catapult_fpga_latency
Throughput,11494.252873563219,catapult,BRAM,0,catapult_fpga_latency
Throughput,11904.761904761905,catapult,CLB,409,catapult_fpga_latency
Throughput,11904.761904761905,catapult,LUT,2698,catapult_fpga_latency
Throughput,11904.761904761905,catapult,FF,1436,catapult_fpga_latency
Throughput,11904.761904761905,catapult,DSP,0,catapult_fpga_latency
Throughput,11904.761904761905,catapult,BRAM,0,catapult_fpga_latency
Throughput,12820.51282051282,catapult,CLB,537,catapult_fpga_latency
Throughput,12820.51282051282,catapult,LUT,3286,catapult_fpga_latency
Throughput,12820.51282051282,catapult,FF,1599,catapult_fpga_latency
Throughput,12820.51282051282,catapult,DSP,0,catapult_fpga_latency
Throughput,12820.51282051282,catapult,BRAM,0,catapult_fpga_latency
Throughput,16393.44262295082,catapult,CLB,351,catapult_fpga_latency
Throughput,16393.44262295082,catapult,LUT,2118,catapult_fpga_latency
Throughput,16393.44262295082,catapult,FF,1291,catapult_fpga_latency
Throughput,16393.44262295082,catapult,DSP,0,catapult_fpga_latency
Throughput,16393.44262295082,catapult,BRAM,0,catapult_fpga_latency
Throughput,12820.51282051282,catapult,CLB,291,catapult_fpga_latency
Throughput,12820.51282051282,catapult,LUT,1678,catapult_fpga_latency
Throughput,12820.51282051282,catapult,FF,882,catapult_fpga_latency
Throughput,12820.51282051282,catapult,DSP,0,catapult_fpga_latency
Throughput,12820.51282051282,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.315789473683,catapult,CLB,398,catapult_fpga_latency
Throughput,10526.315789473683,catapult,LUT,1881,catapult_fpga_latency
Throughput,10526.315789473683,catapult,FF,1391,catapult_fpga_latency
Throughput,10526.315789473683,catapult,DSP,0,catapult_fpga_latency
Throughput,10526.315789473683,catapult,BRAM,0,catapult_fpga_latency
Throughput,11111.111111111111,catapult,CLB,393,catapult_fpga_latency
Throughput,11111.111111111111,catapult,LUT,2558,catapult_fpga_latency
Throughput,11111.111111111111,catapult,FF,1434,catapult_fpga_latency
Throughput,11111.111111111111,catapult,DSP,0,catapult_fpga_latency
Throughput,11111.111111111111,catapult,BRAM,0,catapult_fpga_latency
Throughput,12195.121951219511,catapult,CLB,491,catapult_fpga_latency
Throughput,12195.121951219511,catapult,LUT,3038,catapult_fpga_latency
Throughput,12195.121951219511,catapult,FF,1583,catapult_fpga_latency
Throughput,12195.121951219511,catapult,DSP,0,catapult_fpga_latency
Throughput,12195.121951219511,catapult,BRAM,0,catapult_fpga_latency
Throughput,16393.44262295082,catapult,CLB,291,catapult_fpga_latency
Throughput,16393.44262295082,catapult,LUT,1987,catapult_fpga_latency
Throughput,16393.44262295082,catapult,FF,1275,catapult_fpga_latency
Throughput,16393.44262295082,catapult,DSP,0,catapult_fpga_latency
Throughput,16393.44262295082,catapult,BRAM,0,catapult_fpga_latency
Throughput,14925.373134328358,catapult,CLB,336,catapult_fpga_latency
Throughput,14925.373134328358,catapult,LUT,1748,catapult_fpga_latency
Throughput,14925.373134328358,catapult,FF,897,catapult_fpga_latency
Throughput,14925.373134328358,catapult,DSP,0,catapult_fpga_latency
Throughput,14925.373134328358,catapult,BRAM,0,catapult_fpga_latency
Throughput,10989.010989010989,catapult,CLB,618,catapult_fpga_latency
Throughput,10989.010989010989,catapult,LUT,2940,catapult_fpga_latency
Throughput,10989.010989010989,catapult,FF,1318,catapult_fpga_latency
Throughput,10989.010989010989,catapult,DSP,0,catapult_fpga_latency
Throughput,10989.010989010989,catapult,BRAM,0,catapult_fpga_latency
Throughput,10869.565217391304,catapult,CLB,524,catapult_fpga_latency
Throughput,10869.565217391304,catapult,LUT,3231,catapult_fpga_latency
Throughput,10869.565217391304,catapult,FF,1430,catapult_fpga_latency
Throughput,10869.565217391304,catapult,DSP,0,catapult_fpga_latency
Throughput,10869.565217391304,catapult,BRAM,0,catapult_fpga_latency
Throughput,10204.081632653062,catapult,CLB,554,catapult_fpga_latency
Throughput,10204.081632653062,catapult,LUT,3510,catapult_fpga_latency
Throughput,10204.081632653062,catapult,FF,1584,catapult_fpga_latency
Throughput,10204.081632653062,catapult,DSP,0,catapult_fpga_latency
Throughput,10204.081632653062,catapult,BRAM,0,catapult_fpga_latency
Throughput,22222.222222222223,catapult,CLB,392,catapult_fpga_latency
Throughput,22222.222222222223,catapult,LUT,2409,catapult_fpga_latency
Throughput,22222.222222222223,catapult,FF,1496,catapult_fpga_latency
Throughput,22222.222222222223,catapult,DSP,0,catapult_fpga_latency
Throughput,22222.222222222223,catapult,BRAM,0,catapult_fpga_latency
Throughput,16129.032258064515,catapult,CLB,296,catapult_fpga_latency
Throughput,16129.032258064515,catapult,LUT,1633,catapult_fpga_latency
Throughput,16129.032258064515,catapult,FF,871,catapult_fpga_latency
Throughput,16129.032258064515,catapult,DSP,0,catapult_fpga_latency
Throughput,16129.032258064515,catapult,BRAM,0,catapult_fpga_latency
Throughput,11627.906976744185,catapult,CLB,408,catapult_fpga_latency
Throughput,11627.906976744185,catapult,LUT,1926,catapult_fpga_latency
Throughput,11627.906976744185,catapult,FF,1384,catapult_fpga_latency
Throughput,11627.906976744185,catapult,DSP,0,catapult_fpga_latency
Throughput,11627.906976744185,catapult,BRAM,0,catapult_fpga_latency
Throughput,12987.012987012988,catapult,CLB,411,catapult_fpga_latency
Throughput,12987.012987012988,catapult,LUT,2243,catapult_fpga_latency
Throughput,12987.012987012988,catapult,FF,1431,catapult_fpga_latency
Throughput,12987.012987012988,catapult,DSP,0,catapult_fpga_latency
Throughput,12987.012987012988,catapult,BRAM,0,catapult_fpga_latency
Throughput,12820.51282051282,catapult,CLB,442,catapult_fpga_latency
Throughput,12820.51282051282,catapult,LUT,2676,catapult_fpga_latency
Throughput,12820.51282051282,catapult,FF,1580,catapult_fpga_latency
Throughput,12820.51282051282,catapult,DSP,0,catapult_fpga_latency
Throughput,12820.51282051282,catapult,BRAM,0,catapult_fpga_latency
Throughput,22222.222222222223,catapult,CLB,283,catapult_fpga_latency
Throughput,22222.222222222223,catapult,LUT,1744,catapult_fpga_latency
Throughput,22222.222222222223,catapult,FF,1267,catapult_fpga_latency
Throughput,22222.222222222223,catapult,DSP,0,catapult_fpga_latency
Throughput,22222.222222222223,catapult,BRAM,0,catapult_fpga_latency
Throughput,8403.361344537814,catapult,CLB,324,catapult_fpga_latency
Throughput,8403.361344537814,catapult,LUT,1753,catapult_fpga_latency
Throughput,8403.361344537814,catapult,FF,932,catapult_fpga_latency
Throughput,8403.361344537814,catapult,DSP,0,catapult_fpga_latency
Throughput,8403.361344537814,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.380952380952,catapult,CLB,531,catapult_fpga_latency
Throughput,5952.380952380952,catapult,LUT,2946,catapult_fpga_latency
Throughput,5952.380952380952,catapult,FF,1406,catapult_fpga_latency
Throughput,5952.380952380952,catapult,DSP,0,catapult_fpga_latency
Throughput,5952.380952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,8264.462809917355,catapult,CLB,546,catapult_fpga_latency
Throughput,8264.462809917355,catapult,LUT,3293,catapult_fpga_latency
Throughput,8264.462809917355,catapult,FF,1816,catapult_fpga_latency
Throughput,8264.462809917355,catapult,DSP,0,catapult_fpga_latency
Throughput,8264.462809917355,catapult,BRAM,0,catapult_fpga_latency
Throughput,8130.081300813007,catapult,CLB,547,catapult_fpga_latency
Throughput,8130.081300813007,catapult,LUT,3203,catapult_fpga_latency
Throughput,8130.081300813007,catapult,FF,1847,catapult_fpga_latency
Throughput,8130.081300813007,catapult,DSP,0,catapult_fpga_latency
Throughput,8130.081300813007,catapult,BRAM,0,catapult_fpga_latency
Throughput,10204.081632653062,catapult,CLB,557,catapult_fpga_latency
Throughput,10204.081632653062,catapult,LUT,3263,catapult_fpga_latency
Throughput,10204.081632653062,catapult,FF,1306,catapult_fpga_latency
Throughput,10204.081632653062,catapult,DSP,0,catapult_fpga_latency
Throughput,10204.081632653062,catapult,BRAM,0,catapult_fpga_latency
Throughput,8264.462809917355,catapult,CLB,332,catapult_fpga_latency
Throughput,8264.462809917355,catapult,LUT,1801,catapult_fpga_latency
Throughput,8264.462809917355,catapult,FF,913,catapult_fpga_latency
Throughput,8264.462809917355,catapult,DSP,0,catapult_fpga_latency
Throughput,8264.462809917355,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.839506172839,catapult,CLB,516,catapult_fpga_latency
Throughput,6172.839506172839,catapult,LUT,2380,catapult_fpga_latency
Throughput,6172.839506172839,catapult,FF,1396,catapult_fpga_latency
Throughput,6172.839506172839,catapult,DSP,0,catapult_fpga_latency
Throughput,6172.839506172839,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,473,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,3007,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,1814,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,CLB,456,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,LUT,2845,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,FF,1833,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,DSP,0,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,BRAM,0,catapult_fpga_latency
Throughput,10101.010101010103,catapult,CLB,449,catapult_fpga_latency
Throughput,10101.010101010103,catapult,LUT,2831,catapult_fpga_latency
Throughput,10101.010101010103,catapult,FF,1287,catapult_fpga_latency
Throughput,10101.010101010103,catapult,DSP,0,catapult_fpga_latency
Throughput,10101.010101010103,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,327,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,1740,catapult_fpga_latency
Throughput,7812.5,catapult,FF,931,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,0,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,5649.717514124294,catapult,CLB,609,catapult_fpga_latency
Throughput,5649.717514124294,catapult,LUT,3216,catapult_fpga_latency
Throughput,5649.717514124294,catapult,FF,1334,catapult_fpga_latency
Throughput,5649.717514124294,catapult,DSP,0,catapult_fpga_latency
Throughput,5649.717514124294,catapult,BRAM,0,catapult_fpga_latency
Throughput,8000.0,catapult,CLB,532,catapult_fpga_latency
Throughput,8000.0,catapult,LUT,3250,catapult_fpga_latency
Throughput,8000.0,catapult,FF,1818,catapult_fpga_latency
Throughput,8000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,8000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,8264.462809917355,catapult,CLB,538,catapult_fpga_latency
Throughput,8264.462809917355,catapult,LUT,3017,catapult_fpga_latency
Throughput,8264.462809917355,catapult,FF,1833,catapult_fpga_latency
Throughput,8264.462809917355,catapult,DSP,0,catapult_fpga_latency
Throughput,8264.462809917355,catapult,BRAM,0,catapult_fpga_latency
Throughput,10000.0,catapult,CLB,518,catapult_fpga_latency
Throughput,10000.0,catapult,LUT,3167,catapult_fpga_latency
Throughput,10000.0,catapult,FF,1519,catapult_fpga_latency
Throughput,10000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,10000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,8130.081300813007,catapult,CLB,305,catapult_fpga_latency
Throughput,8130.081300813007,catapult,LUT,1606,catapult_fpga_latency
Throughput,8130.081300813007,catapult,FF,905,catapult_fpga_latency
Throughput,8130.081300813007,catapult,DSP,0,catapult_fpga_latency
Throughput,8130.081300813007,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,CLB,517,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,LUT,2463,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,FF,1391,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,DSP,0,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.333333333334,catapult,CLB,446,catapult_fpga_latency
Throughput,8333.333333333334,catapult,LUT,2549,catapult_fpga_latency
Throughput,8333.333333333334,catapult,FF,1434,catapult_fpga_latency
Throughput,8333.333333333334,catapult,DSP,0,catapult_fpga_latency
Throughput,8333.333333333334,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.516129032258,catapult,CLB,464,catapult_fpga_latency
Throughput,8064.516129032258,catapult,LUT,2650,catapult_fpga_latency
Throughput,8064.516129032258,catapult,FF,1834,catapult_fpga_latency
Throughput,8064.516129032258,catapult,DSP,0,catapult_fpga_latency
Throughput,8064.516129032258,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.315789473683,catapult,CLB,449,catapult_fpga_latency
Throughput,10526.315789473683,catapult,LUT,2754,catapult_fpga_latency
Throughput,10526.315789473683,catapult,FF,1283,catapult_fpga_latency
Throughput,10526.315789473683,catapult,DSP,0,catapult_fpga_latency
Throughput,10526.315789473683,catapult,BRAM,0,catapult_fpga_latency
Throughput,5181.347150259067,catapult,CLB,505,catapult_fpga_latency
Throughput,5181.347150259067,catapult,LUT,2776,catapult_fpga_latency
Throughput,5181.347150259067,catapult,FF,984,catapult_fpga_latency
Throughput,5181.347150259067,catapult,DSP,0,catapult_fpga_latency
Throughput,5181.347150259067,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,CLB,687,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,LUT,3404,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,FF,1501,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,DSP,0,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.100418410042,catapult,CLB,718,catapult_fpga_latency
Throughput,4184.100418410042,catapult,LUT,4119,catapult_fpga_latency
Throughput,4184.100418410042,catapult,FF,1529,catapult_fpga_latency
Throughput,4184.100418410042,catapult,DSP,0,catapult_fpga_latency
Throughput,4184.100418410042,catapult,BRAM,0,catapult_fpga_latency
Throughput,3906.25,catapult,CLB,632,catapult_fpga_latency
Throughput,3906.25,catapult,LUT,3813,catapult_fpga_latency
Throughput,3906.25,catapult,FF,1689,catapult_fpga_latency
Throughput,3906.25,catapult,DSP,0,catapult_fpga_latency
Throughput,3906.25,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,821,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,4777,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,1443,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.639175257732,catapult,CLB,504,catapult_fpga_latency
Throughput,5154.639175257732,catapult,LUT,2728,catapult_fpga_latency
Throughput,5154.639175257732,catapult,FF,965,catapult_fpga_latency
Throughput,5154.639175257732,catapult,DSP,0,catapult_fpga_latency
Throughput,5154.639175257732,catapult,BRAM,0,catapult_fpga_latency
Throughput,4201.680672268907,catapult,CLB,606,catapult_fpga_latency
Throughput,4201.680672268907,catapult,LUT,2746,catapult_fpga_latency
Throughput,4201.680672268907,catapult,FF,1487,catapult_fpga_latency
Throughput,4201.680672268907,catapult,DSP,0,catapult_fpga_latency
Throughput,4201.680672268907,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,CLB,561,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,LUT,3537,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,FF,1525,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,DSP,0,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.100418410042,catapult,CLB,599,catapult_fpga_latency
Throughput,4184.100418410042,catapult,LUT,3599,catapult_fpga_latency
Throughput,4184.100418410042,catapult,FF,1673,catapult_fpga_latency
Throughput,4184.100418410042,catapult,DSP,0,catapult_fpga_latency
Throughput,4184.100418410042,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,CLB,682,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,LUT,4337,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,FF,1429,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,DSP,0,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,BRAM,0,catapult_fpga_latency
Throughput,5128.205128205128,catapult,CLB,599,catapult_fpga_latency
Throughput,5128.205128205128,catapult,LUT,3235,catapult_fpga_latency
Throughput,5128.205128205128,catapult,FF,983,catapult_fpga_latency
Throughput,5128.205128205128,catapult,DSP,0,catapult_fpga_latency
Throughput,5128.205128205128,catapult,BRAM,0,catapult_fpga_latency
Throughput,4098.360655737705,catapult,CLB,770,catapult_fpga_latency
Throughput,4098.360655737705,catapult,LUT,3652,catapult_fpga_latency
Throughput,4098.360655737705,catapult,FF,1428,catapult_fpga_latency
Throughput,4098.360655737705,catapult,DSP,0,catapult_fpga_latency
Throughput,4098.360655737705,catapult,BRAM,0,catapult_fpga_latency
Throughput,4000.0,catapult,CLB,608,catapult_fpga_latency
Throughput,4000.0,catapult,LUT,3776,catapult_fpga_latency
Throughput,4000.0,catapult,FF,1532,catapult_fpga_latency
Throughput,4000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,4000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,4166.666666666667,catapult,CLB,644,catapult_fpga_latency
Throughput,4166.666666666667,catapult,LUT,3829,catapult_fpga_latency
Throughput,4166.666666666667,catapult,FF,1675,catapult_fpga_latency
Throughput,4166.666666666667,catapult,DSP,0,catapult_fpga_latency
Throughput,4166.666666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,CLB,732,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,LUT,4610,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,FF,1564,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,DSP,0,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,BRAM,0,catapult_fpga_latency
Throughput,5376.344086021506,catapult,CLB,518,catapult_fpga_latency
Throughput,5376.344086021506,catapult,LUT,2744,catapult_fpga_latency
Throughput,5376.344086021506,catapult,FF,957,catapult_fpga_latency
Throughput,5376.344086021506,catapult,DSP,0,catapult_fpga_latency
Throughput,5376.344086021506,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.100418410042,catapult,CLB,576,catapult_fpga_latency
Throughput,4184.100418410042,catapult,LUT,2701,catapult_fpga_latency
Throughput,4184.100418410042,catapult,FF,1483,catapult_fpga_latency
Throughput,4184.100418410042,catapult,DSP,0,catapult_fpga_latency
Throughput,4184.100418410042,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593360996,catapult,CLB,571,catapult_fpga_latency
Throughput,4149.377593360996,catapult,LUT,3209,catapult_fpga_latency
Throughput,4149.377593360996,catapult,FF,1525,catapult_fpga_latency
Throughput,4149.377593360996,catapult,DSP,0,catapult_fpga_latency
Throughput,4149.377593360996,catapult,BRAM,0,catapult_fpga_latency
Throughput,3875.9689922480625,catapult,CLB,540,catapult_fpga_latency
Throughput,3875.9689922480625,catapult,LUT,3295,catapult_fpga_latency
Throughput,3875.9689922480625,catapult,FF,1670,catapult_fpga_latency
Throughput,3875.9689922480625,catapult,DSP,0,catapult_fpga_latency
Throughput,3875.9689922480625,catapult,BRAM,0,catapult_fpga_latency
Throughput,6756.756756756757,catapult,CLB,618,catapult_fpga_latency
Throughput,6756.756756756757,catapult,LUT,3927,catapult_fpga_latency
Throughput,6756.756756756757,catapult,FF,1419,catapult_fpga_latency
Throughput,6756.756756756757,catapult,DSP,0,catapult_fpga_latency
Throughput,6756.756756756757,catapult,BRAM,0,catapult_fpga_latency
Throughput,4016.064257028113,catapult,CLB,531,catapult_fpga_latency
Throughput,4016.064257028113,catapult,LUT,2918,catapult_fpga_latency
Throughput,4016.064257028113,catapult,FF,1127,catapult_fpga_latency
Throughput,4016.064257028113,catapult,DSP,0,catapult_fpga_latency
Throughput,4016.064257028113,catapult,BRAM,0,catapult_fpga_latency
Throughput,2994.011976047904,catapult,CLB,670,catapult_fpga_latency
Throughput,2994.011976047904,catapult,LUT,3722,catapult_fpga_latency
Throughput,2994.011976047904,catapult,FF,1584,catapult_fpga_latency
Throughput,2994.011976047904,catapult,DSP,0,catapult_fpga_latency
Throughput,2994.011976047904,catapult,BRAM,0,catapult_fpga_latency
Throughput,3246.753246753247,catapult,CLB,707,catapult_fpga_latency
Throughput,3246.753246753247,catapult,LUT,4204,catapult_fpga_latency
Throughput,3246.753246753247,catapult,FF,1989,catapult_fpga_latency
Throughput,3246.753246753247,catapult,DSP,0,catapult_fpga_latency
Throughput,3246.753246753247,catapult,BRAM,0,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,CLB,712,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,LUT,4134,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,FF,1990,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,DSP,0,catapult_fpga_latency
Throughput,3984.0637450199206,catapult,BRAM,0,catapult_fpga_latency
Throughput,4329.004329004329,catapult,CLB,893,catapult_fpga_latency
Throughput,4329.004329004329,catapult,LUT,5648,catapult_fpga_latency
Throughput,4329.004329004329,catapult,FF,1481,catapult_fpga_latency
Throughput,4329.004329004329,catapult,DSP,0,catapult_fpga_latency
Throughput,4329.004329004329,catapult,BRAM,0,catapult_fpga_latency
Throughput,3690.036900369004,catapult,CLB,508,catapult_fpga_latency
Throughput,3690.036900369004,catapult,LUT,2793,catapult_fpga_latency
Throughput,3690.036900369004,catapult,FF,1108,catapult_fpga_latency
Throughput,3690.036900369004,catapult,DSP,0,catapult_fpga_latency
Throughput,3690.036900369004,catapult,BRAM,0,catapult_fpga_latency
Throughput,3484.3205574912895,catapult,CLB,623,catapult_fpga_latency
Throughput,3484.3205574912895,catapult,LUT,3970,catapult_fpga_latency
Throughput,3484.3205574912895,catapult,FF,1984,catapult_fpga_latency
Throughput,3484.3205574912895,catapult,DSP,0,catapult_fpga_latency
Throughput,3484.3205574912895,catapult,BRAM,0,catapult_fpga_latency
Throughput,3787.8787878787875,catapult,CLB,653,catapult_fpga_latency
Throughput,3787.8787878787875,catapult,LUT,3981,catapult_fpga_latency
Throughput,3787.8787878787875,catapult,FF,1977,catapult_fpga_latency
Throughput,3787.8787878787875,catapult,DSP,0,catapult_fpga_latency
Throughput,3787.8787878787875,catapult,BRAM,0,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,CLB,995,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,LUT,6532,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,FF,1468,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,DSP,0,catapult_fpga_latency
Throughput,3745.3183520599255,catapult,BRAM,0,catapult_fpga_latency
Throughput,4000.0,catapult,CLB,528,catapult_fpga_latency
Throughput,4000.0,catapult,LUT,2865,catapult_fpga_latency
Throughput,4000.0,catapult,FF,1038,catapult_fpga_latency
Throughput,4000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,4000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,2994.011976047904,catapult,CLB,711,catapult_fpga_latency
Throughput,2994.011976047904,catapult,LUT,3926,catapult_fpga_latency
Throughput,2994.011976047904,catapult,FF,1512,catapult_fpga_latency
Throughput,2994.011976047904,catapult,DSP,0,catapult_fpga_latency
Throughput,2994.011976047904,catapult,BRAM,0,catapult_fpga_latency
Throughput,3484.3205574912895,catapult,CLB,676,catapult_fpga_latency
Throughput,3484.3205574912895,catapult,LUT,4040,catapult_fpga_latency
Throughput,3484.3205574912895,catapult,FF,1992,catapult_fpga_latency
Throughput,3484.3205574912895,catapult,DSP,0,catapult_fpga_latency
Throughput,3484.3205574912895,catapult,BRAM,0,catapult_fpga_latency
Throughput,3676.470588235294,catapult,CLB,648,catapult_fpga_latency
Throughput,3676.470588235294,catapult,LUT,3915,catapult_fpga_latency
Throughput,3676.470588235294,catapult,FF,1981,catapult_fpga_latency
Throughput,3676.470588235294,catapult,DSP,0,catapult_fpga_latency
Throughput,3676.470588235294,catapult,BRAM,0,catapult_fpga_latency
Throughput,4098.360655737705,catapult,CLB,793,catapult_fpga_latency
Throughput,4098.360655737705,catapult,LUT,5478,catapult_fpga_latency
Throughput,4098.360655737705,catapult,FF,1559,catapult_fpga_latency
Throughput,4098.360655737705,catapult,DSP,0,catapult_fpga_latency
Throughput,4098.360655737705,catapult,BRAM,0,catapult_fpga_latency
Throughput,3861.003861003861,catapult,CLB,537,catapult_fpga_latency
Throughput,3861.003861003861,catapult,LUT,2927,catapult_fpga_latency
Throughput,3861.003861003861,catapult,FF,1100,catapult_fpga_latency
Throughput,3861.003861003861,catapult,DSP,0,catapult_fpga_latency
Throughput,3861.003861003861,catapult,BRAM,0,catapult_fpga_latency
Throughput,2857.1428571428573,catapult,CLB,623,catapult_fpga_latency
Throughput,2857.1428571428573,catapult,LUT,2955,catapult_fpga_latency
Throughput,2857.1428571428573,catapult,FF,1567,catapult_fpga_latency
Throughput,2857.1428571428573,catapult,DSP,0,catapult_fpga_latency
Throughput,2857.1428571428573,catapult,BRAM,0,catapult_fpga_latency
Throughput,3311.258278145695,catapult,CLB,590,catapult_fpga_latency
Throughput,3311.258278145695,catapult,LUT,3467,catapult_fpga_latency
Throughput,3311.258278145695,catapult,FF,1600,catapult_fpga_latency
Throughput,3311.258278145695,catapult,DSP,0,catapult_fpga_latency
Throughput,3311.258278145695,catapult,BRAM,0,catapult_fpga_latency
Throughput,3891.050583657587,catapult,CLB,638,catapult_fpga_latency
Throughput,3891.050583657587,catapult,LUT,3791,catapult_fpga_latency
Throughput,3891.050583657587,catapult,FF,1973,catapult_fpga_latency
Throughput,3891.050583657587,catapult,DSP,0,catapult_fpga_latency
Throughput,3891.050583657587,catapult,BRAM,0,catapult_fpga_latency
Throughput,4291.845493562232,catapult,CLB,675,catapult_fpga_latency
Throughput,4291.845493562232,catapult,LUT,4636,catapult_fpga_latency
Throughput,4291.845493562232,catapult,FF,1449,catapult_fpga_latency
Throughput,4291.845493562232,catapult,DSP,0,catapult_fpga_latency
Throughput,4291.845493562232,catapult,BRAM,0,catapult_fpga_latency
Throughput,55555.555555555555,catapult,CLB,273,catapult_fpga_latency
Throughput,55555.555555555555,catapult,LUT,1519,catapult_fpga_latency
Throughput,55555.555555555555,catapult,FF,842,catapult_fpga_latency
Throughput,55555.555555555555,catapult,DSP,0,catapult_fpga_latency
Throughput,55555.555555555555,catapult,BRAM,0,catapult_fpga_latency
Throughput,55555.555555555555,catapult,CLB,434,catapult_fpga_latency
Throughput,55555.555555555555,catapult,LUT,2267,catapult_fpga_latency
Throughput,55555.555555555555,catapult,FF,1339,catapult_fpga_latency
Throughput,55555.555555555555,catapult,DSP,0,catapult_fpga_latency
Throughput,55555.555555555555,catapult,BRAM,0,catapult_fpga_latency
Throughput,58823.529411764706,catapult,CLB,488,catapult_fpga_latency
Throughput,58823.529411764706,catapult,LUT,2905,catapult_fpga_latency
Throughput,58823.529411764706,catapult,FF,1380,catapult_fpga_latency
Throughput,58823.529411764706,catapult,DSP,0,catapult_fpga_latency
Throughput,58823.529411764706,catapult,BRAM,0,catapult_fpga_latency
Throughput,55555.555555555555,catapult,CLB,479,catapult_fpga_latency
Throughput,55555.555555555555,catapult,LUT,3015,catapult_fpga_latency
Throughput,55555.555555555555,catapult,FF,1539,catapult_fpga_latency
Throughput,55555.555555555555,catapult,DSP,0,catapult_fpga_latency
Throughput,55555.555555555555,catapult,BRAM,0,catapult_fpga_latency
Throughput,71428.57142857143,catapult,CLB,333,catapult_fpga_latency
Throughput,71428.57142857143,catapult,LUT,2006,catapult_fpga_latency
Throughput,71428.57142857143,catapult,FF,1241,catapult_fpga_latency
Throughput,71428.57142857143,catapult,DSP,0,catapult_fpga_latency
Throughput,71428.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,52631.57894736842,catapult,CLB,286,catapult_fpga_latency
Throughput,52631.57894736842,catapult,LUT,1506,catapult_fpga_latency
Throughput,52631.57894736842,catapult,FF,825,catapult_fpga_latency
Throughput,52631.57894736842,catapult,DSP,0,catapult_fpga_latency
Throughput,52631.57894736842,catapult,BRAM,0,catapult_fpga_latency
Throughput,47619.04761904762,catapult,CLB,363,catapult_fpga_latency
Throughput,47619.04761904762,catapult,LUT,1679,catapult_fpga_latency
Throughput,47619.04761904762,catapult,FF,1328,catapult_fpga_latency
Throughput,47619.04761904762,catapult,DSP,0,catapult_fpga_latency
Throughput,47619.04761904762,catapult,BRAM,0,catapult_fpga_latency
Throughput,52631.57894736842,catapult,CLB,432,catapult_fpga_latency
Throughput,52631.57894736842,catapult,LUT,2763,catapult_fpga_latency
Throughput,52631.57894736842,catapult,FF,1375,catapult_fpga_latency
Throughput,52631.57894736842,catapult,DSP,0,catapult_fpga_latency
Throughput,52631.57894736842,catapult,BRAM,0,catapult_fpga_latency
Throughput,58823.529411764706,catapult,CLB,448,catapult_fpga_latency
Throughput,58823.529411764706,catapult,LUT,2798,catapult_fpga_latency
Throughput,58823.529411764706,catapult,FF,1525,catapult_fpga_latency
Throughput,58823.529411764706,catapult,DSP,0,catapult_fpga_latency
Throughput,58823.529411764706,catapult,BRAM,0,catapult_fpga_latency
Throughput,76923.07692307692,catapult,CLB,297,catapult_fpga_latency
Throughput,76923.07692307692,catapult,LUT,1936,catapult_fpga_latency
Throughput,76923.07692307692,catapult,FF,1225,catapult_fpga_latency
Throughput,76923.07692307692,catapult,DSP,0,catapult_fpga_latency
Throughput,76923.07692307692,catapult,BRAM,0,catapult_fpga_latency
Throughput,52631.57894736842,catapult,CLB,278,catapult_fpga_latency
Throughput,52631.57894736842,catapult,LUT,1514,catapult_fpga_latency
Throughput,52631.57894736842,catapult,FF,847,catapult_fpga_latency
Throughput,52631.57894736842,catapult,DSP,0,catapult_fpga_latency
Throughput,52631.57894736842,catapult,BRAM,0,catapult_fpga_latency
Throughput,55555.555555555555,catapult,CLB,447,catapult_fpga_latency
Throughput,55555.555555555555,catapult,LUT,2538,catapult_fpga_latency
Throughput,55555.555555555555,catapult,FF,1274,catapult_fpga_latency
Throughput,55555.555555555555,catapult,DSP,0,catapult_fpga_latency
Throughput,55555.555555555555,catapult,BRAM,0,catapult_fpga_latency
Throughput,55555.555555555555,catapult,CLB,456,catapult_fpga_latency
Throughput,55555.555555555555,catapult,LUT,2948,catapult_fpga_latency
Throughput,55555.555555555555,catapult,FF,1392,catapult_fpga_latency
Throughput,55555.555555555555,catapult,DSP,0,catapult_fpga_latency
Throughput,55555.555555555555,catapult,BRAM,0,catapult_fpga_latency
Throughput,52631.57894736842,catapult,CLB,475,catapult_fpga_latency
Throughput,52631.57894736842,catapult,LUT,2974,catapult_fpga_latency
Throughput,52631.57894736842,catapult,FF,1533,catapult_fpga_latency
Throughput,52631.57894736842,catapult,DSP,0,catapult_fpga_latency
Throughput,52631.57894736842,catapult,BRAM,0,catapult_fpga_latency
Throughput,90909.09090909091,catapult,CLB,448,catapult_fpga_latency
Throughput,90909.09090909091,catapult,LUT,2725,catapult_fpga_latency
Throughput,90909.09090909091,catapult,FF,1454,catapult_fpga_latency
Throughput,90909.09090909091,catapult,DSP,0,catapult_fpga_latency
Throughput,90909.09090909091,catapult,BRAM,0,catapult_fpga_latency
Throughput,58823.529411764706,catapult,CLB,290,catapult_fpga_latency
Throughput,58823.529411764706,catapult,LUT,1495,catapult_fpga_latency
Throughput,58823.529411764706,catapult,FF,817,catapult_fpga_latency
Throughput,58823.529411764706,catapult,DSP,0,catapult_fpga_latency
Throughput,58823.529411764706,catapult,BRAM,0,catapult_fpga_latency
Throughput,52631.57894736842,catapult,CLB,378,catapult_fpga_latency
Throughput,52631.57894736842,catapult,LUT,1708,catapult_fpga_latency
Throughput,52631.57894736842,catapult,FF,1324,catapult_fpga_latency
Throughput,52631.57894736842,catapult,DSP,0,catapult_fpga_latency
Throughput,52631.57894736842,catapult,BRAM,0,catapult_fpga_latency
Throughput,49999.99999999999,catapult,CLB,351,catapult_fpga_latency
Throughput,49999.99999999999,catapult,LUT,2041,catapult_fpga_latency
Throughput,49999.99999999999,catapult,FF,1375,catapult_fpga_latency
Throughput,49999.99999999999,catapult,DSP,0,catapult_fpga_latency
Throughput,49999.99999999999,catapult,BRAM,0,catapult_fpga_latency
Throughput,62500.0,catapult,CLB,409,catapult_fpga_latency
Throughput,62500.0,catapult,LUT,2685,catapult_fpga_latency
Throughput,62500.0,catapult,FF,1521,catapult_fpga_latency
Throughput,62500.0,catapult,DSP,0,catapult_fpga_latency
Throughput,62500.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,83333.33333333333,catapult,CLB,251,catapult_fpga_latency
Throughput,83333.33333333333,catapult,LUT,1616,catapult_fpga_latency
Throughput,83333.33333333333,catapult,FF,1221,catapult_fpga_latency
Throughput,83333.33333333333,catapult,DSP,0,catapult_fpga_latency
Throughput,83333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,258,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,1344,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,879,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,0,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,catapult_fpga_latency
Throughput,29411.764705882353,catapult,CLB,425,catapult_fpga_latency
Throughput,29411.764705882353,catapult,LUT,2286,catapult_fpga_latency
Throughput,29411.764705882353,catapult,FF,1341,catapult_fpga_latency
Throughput,29411.764705882353,catapult,DSP,0,catapult_fpga_latency
Throughput,29411.764705882353,catapult,BRAM,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,531,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,2978,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,1766,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,477,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,2899,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,1797,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,0,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,catapult_fpga_latency
Throughput,41666.666666666664,catapult,CLB,483,catapult_fpga_latency
Throughput,41666.666666666664,catapult,LUT,2836,catapult_fpga_latency
Throughput,41666.666666666664,catapult,FF,1254,catapult_fpga_latency
Throughput,41666.666666666664,catapult,DSP,0,catapult_fpga_latency
Throughput,41666.666666666664,catapult,BRAM,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,269,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,1415,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,861,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,383,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,1770,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,1337,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,0,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,454,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,2847,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,1760,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,0,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,427,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,2621,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,1782,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,catapult_fpga_latency
Throughput,41666.666666666664,catapult,CLB,493,catapult_fpga_latency
Throughput,41666.666666666664,catapult,LUT,2773,catapult_fpga_latency
Throughput,41666.666666666664,catapult,FF,1243,catapult_fpga_latency
Throughput,41666.666666666664,catapult,DSP,0,catapult_fpga_latency
Throughput,41666.666666666664,catapult,BRAM,0,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,282,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,1482,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,883,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,0,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,486,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,2633,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,1286,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,0,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,495,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,2874,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,1778,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,0,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,457,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,2797,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,1790,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,0,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,catapult_fpga_latency
Throughput,40000.0,catapult,CLB,633,catapult_fpga_latency
Throughput,40000.0,catapult,LUT,3708,catapult_fpga_latency
Throughput,40000.0,catapult,FF,1473,catapult_fpga_latency
Throughput,40000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,40000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,30303.0303030303,catapult,CLB,248,catapult_fpga_latency
Throughput,30303.0303030303,catapult,LUT,1379,catapult_fpga_latency
Throughput,30303.0303030303,catapult,FF,853,catapult_fpga_latency
Throughput,30303.0303030303,catapult,DSP,0,catapult_fpga_latency
Throughput,30303.0303030303,catapult,BRAM,0,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,405,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,1794,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,1333,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,0,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,393,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,2245,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,1376,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,0,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,411,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,2451,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,1779,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,407,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,2574,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,1231,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,0,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,362,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,1912,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,926,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,0,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,catapult_fpga_latency
Throughput,18181.81818181818,catapult,CLB,486,catapult_fpga_latency
Throughput,18181.81818181818,catapult,LUT,2613,catapult_fpga_latency
Throughput,18181.81818181818,catapult,FF,1427,catapult_fpga_latency
Throughput,18181.81818181818,catapult,DSP,0,catapult_fpga_latency
Throughput,18181.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,19607.843137254902,catapult,CLB,540,catapult_fpga_latency
Throughput,19607.843137254902,catapult,LUT,3231,catapult_fpga_latency
Throughput,19607.843137254902,catapult,FF,1468,catapult_fpga_latency
Throughput,19607.843137254902,catapult,DSP,0,catapult_fpga_latency
Throughput,19607.843137254902,catapult,BRAM,0,catapult_fpga_latency
Throughput,17857.14285714286,catapult,CLB,527,catapult_fpga_latency
Throughput,17857.14285714286,catapult,LUT,3247,catapult_fpga_latency
Throughput,17857.14285714286,catapult,FF,1626,catapult_fpga_latency
Throughput,17857.14285714286,catapult,DSP,0,catapult_fpga_latency
Throughput,17857.14285714286,catapult,BRAM,0,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,679,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,4182,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,1385,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,0,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,313,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,1744,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,908,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,0,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,CLB,429,catapult_fpga_latency
Throughput,18867.924528301886,catapult,LUT,1912,catapult_fpga_latency
Throughput,18867.924528301886,catapult,FF,1419,catapult_fpga_latency
Throughput,18867.924528301886,catapult,DSP,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,BRAM,0,catapult_fpga_latency
Throughput,20000.0,catapult,CLB,427,catapult_fpga_latency
Throughput,20000.0,catapult,LUT,2773,catapult_fpga_latency
Throughput,20000.0,catapult,FF,1462,catapult_fpga_latency
Throughput,20000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,20000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,19607.843137254902,catapult,CLB,465,catapult_fpga_latency
Throughput,19607.843137254902,catapult,LUT,2880,catapult_fpga_latency
Throughput,19607.843137254902,catapult,FF,1612,catapult_fpga_latency
Throughput,19607.843137254902,catapult,DSP,0,catapult_fpga_latency
Throughput,19607.843137254902,catapult,BRAM,0,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,624,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,4052,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,1370,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,0,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,catapult_fpga_latency
Throughput,21739.130434782608,catapult,CLB,340,catapult_fpga_latency
Throughput,21739.130434782608,catapult,LUT,1890,catapult_fpga_latency
Throughput,21739.130434782608,catapult,FF,930,catapult_fpga_latency
Throughput,21739.130434782608,catapult,DSP,0,catapult_fpga_latency
Throughput,21739.130434782608,catapult,BRAM,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,CLB,552,catapult_fpga_latency
Throughput,17543.859649122805,catapult,LUT,2910,catapult_fpga_latency
Throughput,17543.859649122805,catapult,FF,1369,catapult_fpga_latency
Throughput,17543.859649122805,catapult,DSP,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,BRAM,0,catapult_fpga_latency
Throughput,19607.843137254902,catapult,CLB,505,catapult_fpga_latency
Throughput,19607.843137254902,catapult,LUT,3100,catapult_fpga_latency
Throughput,19607.843137254902,catapult,FF,1480,catapult_fpga_latency
Throughput,19607.843137254902,catapult,DSP,0,catapult_fpga_latency
Throughput,19607.843137254902,catapult,BRAM,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,CLB,540,catapult_fpga_latency
Throughput,17543.859649122805,catapult,LUT,3216,catapult_fpga_latency
Throughput,17543.859649122805,catapult,FF,1620,catapult_fpga_latency
Throughput,17543.859649122805,catapult,DSP,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,BRAM,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,CLB,313,catapult_fpga_latency
Throughput,22727.272727272728,catapult,LUT,1737,catapult_fpga_latency
Throughput,22727.272727272728,catapult,FF,900,catapult_fpga_latency
Throughput,22727.272727272728,catapult,DSP,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,BRAM,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,CLB,429,catapult_fpga_latency
Throughput,19230.76923076923,catapult,LUT,1923,catapult_fpga_latency
Throughput,19230.76923076923,catapult,FF,1415,catapult_fpga_latency
Throughput,19230.76923076923,catapult,DSP,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,BRAM,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,CLB,400,catapult_fpga_latency
Throughput,18867.924528301886,catapult,LUT,2220,catapult_fpga_latency
Throughput,18867.924528301886,catapult,FF,1462,catapult_fpga_latency
Throughput,18867.924528301886,catapult,DSP,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,BRAM,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,CLB,455,catapult_fpga_latency
Throughput,19230.76923076923,catapult,LUT,2722,catapult_fpga_latency
Throughput,19230.76923076923,catapult,FF,1609,catapult_fpga_latency
Throughput,19230.76923076923,catapult,DSP,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,BRAM,0,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,606,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,3812,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,1366,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,0,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,catapult_fpga_latency
Throughput,17241.379310344826,catapult,CLB,368,catapult_fpga_latency
Throughput,17241.379310344826,catapult,LUT,1931,catapult_fpga_latency
Throughput,17241.379310344826,catapult,FF,1063,catapult_fpga_latency
Throughput,17241.379310344826,catapult,DSP,0,catapult_fpga_latency
Throughput,17241.379310344826,catapult,BRAM,0,catapult_fpga_latency
Throughput,13698.630136986301,catapult,CLB,578,catapult_fpga_latency
Throughput,13698.630136986301,catapult,LUT,3034,catapult_fpga_latency
Throughput,13698.630136986301,catapult,FF,1506,catapult_fpga_latency
Throughput,13698.630136986301,catapult,DSP,0,catapult_fpga_latency
Throughput,13698.630136986301,catapult,BRAM,0,catapult_fpga_latency
Throughput,15625.0,catapult,CLB,621,catapult_fpga_latency
Throughput,15625.0,catapult,LUT,3665,catapult_fpga_latency
Throughput,15625.0,catapult,FF,1920,catapult_fpga_latency
Throughput,15625.0,catapult,DSP,0,catapult_fpga_latency
Throughput,15625.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,17857.14285714286,catapult,CLB,606,catapult_fpga_latency
Throughput,17857.14285714286,catapult,LUT,3740,catapult_fpga_latency
Throughput,17857.14285714286,catapult,FF,1914,catapult_fpga_latency
Throughput,17857.14285714286,catapult,DSP,0,catapult_fpga_latency
Throughput,17857.14285714286,catapult,BRAM,0,catapult_fpga_latency
Throughput,17241.379310344826,catapult,CLB,732,catapult_fpga_latency
Throughput,17241.379310344826,catapult,LUT,4834,catapult_fpga_latency
Throughput,17241.379310344826,catapult,FF,1440,catapult_fpga_latency
Throughput,17241.379310344826,catapult,DSP,0,catapult_fpga_latency
Throughput,17241.379310344826,catapult,BRAM,0,catapult_fpga_latency
Throughput,17857.14285714286,catapult,CLB,348,catapult_fpga_latency
Throughput,17857.14285714286,catapult,LUT,1894,catapult_fpga_latency
Throughput,17857.14285714286,catapult,FF,1045,catapult_fpga_latency
Throughput,17857.14285714286,catapult,DSP,0,catapult_fpga_latency
Throughput,17857.14285714286,catapult,BRAM,0,catapult_fpga_latency
Throughput,13333.333333333334,catapult,CLB,483,catapult_fpga_latency
Throughput,13333.333333333334,catapult,LUT,2497,catapult_fpga_latency
Throughput,13333.333333333334,catapult,FF,1495,catapult_fpga_latency
Throughput,13333.333333333334,catapult,DSP,0,catapult_fpga_latency
Throughput,13333.333333333334,catapult,BRAM,0,catapult_fpga_latency
Throughput,15873.015873015873,catapult,CLB,602,catapult_fpga_latency
Throughput,15873.015873015873,catapult,LUT,3691,catapult_fpga_latency
Throughput,15873.015873015873,catapult,FF,1916,catapult_fpga_latency
Throughput,15873.015873015873,catapult,DSP,0,catapult_fpga_latency
Throughput,15873.015873015873,catapult,BRAM,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,CLB,508,catapult_fpga_latency
Throughput,17543.859649122805,catapult,LUT,3034,catapult_fpga_latency
Throughput,17543.859649122805,catapult,FF,1903,catapult_fpga_latency
Throughput,17543.859649122805,catapult,DSP,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,BRAM,0,catapult_fpga_latency
Throughput,16949.15254237288,catapult,CLB,707,catapult_fpga_latency
Throughput,16949.15254237288,catapult,LUT,4791,catapult_fpga_latency
Throughput,16949.15254237288,catapult,FF,1427,catapult_fpga_latency
Throughput,16949.15254237288,catapult,DSP,0,catapult_fpga_latency
Throughput,16949.15254237288,catapult,BRAM,0,catapult_fpga_latency
Throughput,17241.379310344826,catapult,CLB,362,catapult_fpga_latency
Throughput,17241.379310344826,catapult,LUT,1975,catapult_fpga_latency
Throughput,17241.379310344826,catapult,FF,1067,catapult_fpga_latency
Throughput,17241.379310344826,catapult,DSP,0,catapult_fpga_latency
Throughput,17241.379310344826,catapult,BRAM,0,catapult_fpga_latency
Throughput,12195.121951219511,catapult,CLB,602,catapult_fpga_latency
Throughput,12195.121951219511,catapult,LUT,3444,catapult_fpga_latency
Throughput,12195.121951219511,catapult,FF,1441,catapult_fpga_latency
Throughput,12195.121951219511,catapult,DSP,0,catapult_fpga_latency
Throughput,12195.121951219511,catapult,BRAM,0,catapult_fpga_latency
Throughput,14285.714285714286,catapult,CLB,603,catapult_fpga_latency
Throughput,14285.714285714286,catapult,LUT,3708,catapult_fpga_latency
Throughput,14285.714285714286,catapult,FF,1928,catapult_fpga_latency
Throughput,14285.714285714286,catapult,DSP,0,catapult_fpga_latency
Throughput,14285.714285714286,catapult,BRAM,0,catapult_fpga_latency
Throughput,17241.379310344826,catapult,CLB,604,catapult_fpga_latency
Throughput,17241.379310344826,catapult,LUT,3694,catapult_fpga_latency
Throughput,17241.379310344826,catapult,FF,1911,catapult_fpga_latency
Throughput,17241.379310344826,catapult,DSP,0,catapult_fpga_latency
Throughput,17241.379310344826,catapult,BRAM,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,CLB,808,catapult_fpga_latency
Throughput,17543.859649122805,catapult,LUT,5412,catapult_fpga_latency
Throughput,17543.859649122805,catapult,FF,1497,catapult_fpga_latency
Throughput,17543.859649122805,catapult,DSP,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,BRAM,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,CLB,366,catapult_fpga_latency
Throughput,19230.76923076923,catapult,LUT,1943,catapult_fpga_latency
Throughput,19230.76923076923,catapult,FF,1037,catapult_fpga_latency
Throughput,19230.76923076923,catapult,DSP,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,BRAM,0,catapult_fpga_latency
Throughput,14492.753623188406,catapult,CLB,525,catapult_fpga_latency
Throughput,14492.753623188406,catapult,LUT,2452,catapult_fpga_latency
Throughput,14492.753623188406,catapult,FF,1491,catapult_fpga_latency
Throughput,14492.753623188406,catapult,DSP,0,catapult_fpga_latency
Throughput,14492.753623188406,catapult,BRAM,0,catapult_fpga_latency
Throughput,15625.0,catapult,CLB,490,catapult_fpga_latency
Throughput,15625.0,catapult,LUT,2959,catapult_fpga_latency
Throughput,15625.0,catapult,FF,1530,catapult_fpga_latency
Throughput,15625.0,catapult,DSP,0,catapult_fpga_latency
Throughput,15625.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,CLB,503,catapult_fpga_latency
Throughput,17543.859649122805,catapult,LUT,3015,catapult_fpga_latency
Throughput,17543.859649122805,catapult,FF,1900,catapult_fpga_latency
Throughput,17543.859649122805,catapult,DSP,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,BRAM,0,catapult_fpga_latency
Throughput,16949.15254237288,catapult,CLB,697,catapult_fpga_latency
Throughput,16949.15254237288,catapult,LUT,4696,catapult_fpga_latency
Throughput,16949.15254237288,catapult,FF,1420,catapult_fpga_latency
Throughput,16949.15254237288,catapult,DSP,0,catapult_fpga_latency
Throughput,16949.15254237288,catapult,BRAM,0,catapult_fpga_latency
Throughput,28571.428571428572,catapult,CLB,314,catapult_fpga_latency
Throughput,28571.428571428572,catapult,LUT,1689,catapult_fpga_latency
Throughput,28571.428571428572,catapult,FF,896,catapult_fpga_latency
Throughput,28571.428571428572,catapult,DSP,0,catapult_fpga_latency
Throughput,28571.428571428572,catapult,BRAM,0,catapult_fpga_latency
Throughput,22222.222222222223,catapult,CLB,524,catapult_fpga_latency
Throughput,22222.222222222223,catapult,LUT,2682,catapult_fpga_latency
Throughput,22222.222222222223,catapult,FF,1394,catapult_fpga_latency
Throughput,22222.222222222223,catapult,DSP,0,catapult_fpga_latency
Throughput,22222.222222222223,catapult,BRAM,0,catapult_fpga_latency
Throughput,20408.163265306124,catapult,CLB,506,catapult_fpga_latency
Throughput,20408.163265306124,catapult,LUT,3093,catapult_fpga_latency
Throughput,20408.163265306124,catapult,FF,1433,catapult_fpga_latency
Throughput,20408.163265306124,catapult,DSP,0,catapult_fpga_latency
Throughput,20408.163265306124,catapult,BRAM,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,CLB,569,catapult_fpga_latency
Throughput,20833.333333333332,catapult,LUT,3469,catapult_fpga_latency
Throughput,20833.333333333332,catapult,FF,1590,catapult_fpga_latency
Throughput,20833.333333333332,catapult,DSP,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,BRAM,0,catapult_fpga_latency
Throughput,41666.666666666664,catapult,CLB,354,catapult_fpga_latency
Throughput,41666.666666666664,catapult,LUT,2124,catapult_fpga_latency
Throughput,41666.666666666664,catapult,FF,1283,catapult_fpga_latency
Throughput,41666.666666666664,catapult,DSP,0,catapult_fpga_latency
Throughput,41666.666666666664,catapult,BRAM,0,catapult_fpga_latency
Throughput,29411.764705882353,catapult,CLB,308,catapult_fpga_latency
Throughput,29411.764705882353,catapult,LUT,1680,catapult_fpga_latency
Throughput,29411.764705882353,catapult,FF,880,catapult_fpga_latency
Throughput,29411.764705882353,catapult,DSP,0,catapult_fpga_latency
Throughput,29411.764705882353,catapult,BRAM,0,catapult_fpga_latency
Throughput,22222.222222222223,catapult,CLB,516,catapult_fpga_latency
Throughput,22222.222222222223,catapult,LUT,2286,catapult_fpga_latency
Throughput,22222.222222222223,catapult,FF,1381,catapult_fpga_latency
Throughput,22222.222222222223,catapult,DSP,0,catapult_fpga_latency
Throughput,22222.222222222223,catapult,BRAM,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,CLB,496,catapult_fpga_latency
Throughput,22727.272727272728,catapult,LUT,3118,catapult_fpga_latency
Throughput,22727.272727272728,catapult,FF,1420,catapult_fpga_latency
Throughput,22727.272727272728,catapult,DSP,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,BRAM,0,catapult_fpga_latency
Throughput,21739.130434782608,catapult,CLB,524,catapult_fpga_latency
Throughput,21739.130434782608,catapult,LUT,3216,catapult_fpga_latency
Throughput,21739.130434782608,catapult,FF,1574,catapult_fpga_latency
Throughput,21739.130434782608,catapult,DSP,0,catapult_fpga_latency
Throughput,21739.130434782608,catapult,BRAM,0,catapult_fpga_latency
Throughput,41666.666666666664,catapult,CLB,380,catapult_fpga_latency
Throughput,41666.666666666664,catapult,LUT,2195,catapult_fpga_latency
Throughput,41666.666666666664,catapult,FF,1270,catapult_fpga_latency
Throughput,41666.666666666664,catapult,DSP,0,catapult_fpga_latency
Throughput,41666.666666666664,catapult,BRAM,0,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,363,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,1947,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,895,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,0,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,catapult_fpga_latency
Throughput,22222.222222222223,catapult,CLB,666,catapult_fpga_latency
Throughput,22222.222222222223,catapult,LUT,3066,catapult_fpga_latency
Throughput,22222.222222222223,catapult,FF,1326,catapult_fpga_latency
Throughput,22222.222222222223,catapult,DSP,0,catapult_fpga_latency
Throughput,22222.222222222223,catapult,BRAM,0,catapult_fpga_latency
Throughput,22222.222222222223,catapult,CLB,538,catapult_fpga_latency
Throughput,22222.222222222223,catapult,LUT,3272,catapult_fpga_latency
Throughput,22222.222222222223,catapult,FF,1439,catapult_fpga_latency
Throughput,22222.222222222223,catapult,DSP,0,catapult_fpga_latency
Throughput,22222.222222222223,catapult,BRAM,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,CLB,581,catapult_fpga_latency
Throughput,20833.333333333332,catapult,LUT,3462,catapult_fpga_latency
Throughput,20833.333333333332,catapult,FF,1580,catapult_fpga_latency
Throughput,20833.333333333332,catapult,DSP,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,BRAM,0,catapult_fpga_latency
Throughput,41666.666666666664,catapult,CLB,429,catapult_fpga_latency
Throughput,41666.666666666664,catapult,LUT,2669,catapult_fpga_latency
Throughput,41666.666666666664,catapult,FF,1489,catapult_fpga_latency
Throughput,41666.666666666664,catapult,DSP,0,catapult_fpga_latency
Throughput,41666.666666666664,catapult,BRAM,0,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,291,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,1637,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,872,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,0,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,CLB,475,catapult_fpga_latency
Throughput,22727.272727272728,catapult,LUT,2125,catapult_fpga_latency
Throughput,22727.272727272728,catapult,FF,1377,catapult_fpga_latency
Throughput,22727.272727272728,catapult,DSP,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,BRAM,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,CLB,409,catapult_fpga_latency
Throughput,20833.333333333332,catapult,LUT,2311,catapult_fpga_latency
Throughput,20833.333333333332,catapult,FF,1430,catapult_fpga_latency
Throughput,20833.333333333332,catapult,DSP,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,BRAM,0,catapult_fpga_latency
Throughput,21739.130434782608,catapult,CLB,486,catapult_fpga_latency
Throughput,21739.130434782608,catapult,LUT,2932,catapult_fpga_latency
Throughput,21739.130434782608,catapult,FF,1572,catapult_fpga_latency
Throughput,21739.130434782608,catapult,DSP,0,catapult_fpga_latency
Throughput,21739.130434782608,catapult,BRAM,0,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,316,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,2014,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,1261,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,0,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,catapult_fpga_latency
Throughput,15625.0,catapult,CLB,360,catapult_fpga_latency
Throughput,15625.0,catapult,LUT,1952,catapult_fpga_latency
Throughput,15625.0,catapult,FF,933,catapult_fpga_latency
Throughput,15625.0,catapult,DSP,0,catapult_fpga_latency
Throughput,15625.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,12345.679012345678,catapult,CLB,514,catapult_fpga_latency
Throughput,12345.679012345678,catapult,LUT,2896,catapult_fpga_latency
Throughput,12345.679012345678,catapult,FF,1337,catapult_fpga_latency
Throughput,12345.679012345678,catapult,DSP,0,catapult_fpga_latency
Throughput,12345.679012345678,catapult,BRAM,0,catapult_fpga_latency
Throughput,16129.032258064515,catapult,CLB,597,catapult_fpga_latency
Throughput,16129.032258064515,catapult,LUT,3471,catapult_fpga_latency
Throughput,16129.032258064515,catapult,FF,1824,catapult_fpga_latency
Throughput,16129.032258064515,catapult,DSP,0,catapult_fpga_latency
Throughput,16129.032258064515,catapult,BRAM,0,catapult_fpga_latency
Throughput,14084.507042253521,catapult,CLB,589,catapult_fpga_latency
Throughput,14084.507042253521,catapult,LUT,3442,catapult_fpga_latency
Throughput,14084.507042253521,catapult,FF,1852,catapult_fpga_latency
Throughput,14084.507042253521,catapult,DSP,0,catapult_fpga_latency
Throughput,14084.507042253521,catapult,BRAM,0,catapult_fpga_latency
Throughput,19607.843137254902,catapult,CLB,537,catapult_fpga_latency
Throughput,19607.843137254902,catapult,LUT,3222,catapult_fpga_latency
Throughput,19607.843137254902,catapult,FF,1309,catapult_fpga_latency
Throughput,19607.843137254902,catapult,DSP,0,catapult_fpga_latency
Throughput,19607.843137254902,catapult,BRAM,0,catapult_fpga_latency
Throughput,15625.0,catapult,CLB,338,catapult_fpga_latency
Throughput,15625.0,catapult,LUT,1888,catapult_fpga_latency
Throughput,15625.0,catapult,FF,914,catapult_fpga_latency
Throughput,15625.0,catapult,DSP,0,catapult_fpga_latency
Throughput,15625.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,12195.121951219511,catapult,CLB,492,catapult_fpga_latency
Throughput,12195.121951219511,catapult,LUT,2283,catapult_fpga_latency
Throughput,12195.121951219511,catapult,FF,1326,catapult_fpga_latency
Throughput,12195.121951219511,catapult,DSP,0,catapult_fpga_latency
Throughput,12195.121951219511,catapult,BRAM,0,catapult_fpga_latency
Throughput,16949.15254237288,catapult,CLB,519,catapult_fpga_latency
Throughput,16949.15254237288,catapult,LUT,3191,catapult_fpga_latency
Throughput,16949.15254237288,catapult,FF,1813,catapult_fpga_latency
Throughput,16949.15254237288,catapult,DSP,0,catapult_fpga_latency
Throughput,16949.15254237288,catapult,BRAM,0,catapult_fpga_latency
Throughput,15384.615384615387,catapult,CLB,514,catapult_fpga_latency
Throughput,15384.615384615387,catapult,LUT,3046,catapult_fpga_latency
Throughput,15384.615384615387,catapult,FF,1833,catapult_fpga_latency
Throughput,15384.615384615387,catapult,DSP,0,catapult_fpga_latency
Throughput,15384.615384615387,catapult,BRAM,0,catapult_fpga_latency
Throughput,20000.0,catapult,CLB,549,catapult_fpga_latency
Throughput,20000.0,catapult,LUT,3074,catapult_fpga_latency
Throughput,20000.0,catapult,FF,1297,catapult_fpga_latency
Throughput,20000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,20000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,15384.615384615387,catapult,CLB,331,catapult_fpga_latency
Throughput,15384.615384615387,catapult,LUT,1842,catapult_fpga_latency
Throughput,15384.615384615387,catapult,FF,869,catapult_fpga_latency
Throughput,15384.615384615387,catapult,DSP,0,catapult_fpga_latency
Throughput,15384.615384615387,catapult,BRAM,0,catapult_fpga_latency
Throughput,11494.252873563219,catapult,CLB,604,catapult_fpga_latency
Throughput,11494.252873563219,catapult,LUT,3071,catapult_fpga_latency
Throughput,11494.252873563219,catapult,FF,1342,catapult_fpga_latency
Throughput,11494.252873563219,catapult,DSP,0,catapult_fpga_latency
Throughput,11494.252873563219,catapult,BRAM,0,catapult_fpga_latency
Throughput,16129.032258064515,catapult,CLB,533,catapult_fpga_latency
Throughput,16129.032258064515,catapult,LUT,3264,catapult_fpga_latency
Throughput,16129.032258064515,catapult,FF,1757,catapult_fpga_latency
Throughput,16129.032258064515,catapult,DSP,0,catapult_fpga_latency
Throughput,16129.032258064515,catapult,BRAM,0,catapult_fpga_latency
Throughput,14705.882352941177,catapult,CLB,562,catapult_fpga_latency
Throughput,14705.882352941177,catapult,LUT,3355,catapult_fpga_latency
Throughput,14705.882352941177,catapult,FF,1774,catapult_fpga_latency
Throughput,14705.882352941177,catapult,DSP,0,catapult_fpga_latency
Throughput,14705.882352941177,catapult,BRAM,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,CLB,611,catapult_fpga_latency
Throughput,20833.333333333332,catapult,LUT,3722,catapult_fpga_latency
Throughput,20833.333333333332,catapult,FF,1513,catapult_fpga_latency
Throughput,20833.333333333332,catapult,DSP,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,BRAM,0,catapult_fpga_latency
Throughput,15151.51515151515,catapult,CLB,346,catapult_fpga_latency
Throughput,15151.51515151515,catapult,LUT,1796,catapult_fpga_latency
Throughput,15151.51515151515,catapult,FF,906,catapult_fpga_latency
Throughput,15151.51515151515,catapult,DSP,0,catapult_fpga_latency
Throughput,15151.51515151515,catapult,BRAM,0,catapult_fpga_latency
Throughput,12820.51282051282,catapult,CLB,524,catapult_fpga_latency
Throughput,12820.51282051282,catapult,LUT,2447,catapult_fpga_latency
Throughput,12820.51282051282,catapult,FF,1322,catapult_fpga_latency
Throughput,12820.51282051282,catapult,DSP,0,catapult_fpga_latency
Throughput,12820.51282051282,catapult,BRAM,0,catapult_fpga_latency
Throughput,15625.0,catapult,CLB,512,catapult_fpga_latency
Throughput,15625.0,catapult,LUT,2982,catapult_fpga_latency
Throughput,15625.0,catapult,FF,1434,catapult_fpga_latency
Throughput,15625.0,catapult,DSP,0,catapult_fpga_latency
Throughput,15625.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,14705.882352941177,catapult,CLB,506,catapult_fpga_latency
Throughput,14705.882352941177,catapult,LUT,2919,catapult_fpga_latency
Throughput,14705.882352941177,catapult,FF,1834,catapult_fpga_latency
Throughput,14705.882352941177,catapult,DSP,0,catapult_fpga_latency
Throughput,14705.882352941177,catapult,BRAM,0,catapult_fpga_latency
Throughput,19607.843137254902,catapult,CLB,491,catapult_fpga_latency
Throughput,19607.843137254902,catapult,LUT,2948,catapult_fpga_latency
Throughput,19607.843137254902,catapult,FF,1288,catapult_fpga_latency
Throughput,19607.843137254902,catapult,DSP,0,catapult_fpga_latency
Throughput,19607.843137254902,catapult,BRAM,0,catapult_fpga_latency
Throughput,10101.010101010103,catapult,CLB,535,catapult_fpga_latency
Throughput,10101.010101010103,catapult,LUT,2795,catapult_fpga_latency
Throughput,10101.010101010103,catapult,FF,987,catapult_fpga_latency
Throughput,10101.010101010103,catapult,DSP,0,catapult_fpga_latency
Throughput,10101.010101010103,catapult,BRAM,0,catapult_fpga_latency
Throughput,8264.462809917355,catapult,CLB,685,catapult_fpga_latency
Throughput,8264.462809917355,catapult,LUT,3518,catapult_fpga_latency
Throughput,8264.462809917355,catapult,FF,1416,catapult_fpga_latency
Throughput,8264.462809917355,catapult,DSP,0,catapult_fpga_latency
Throughput,8264.462809917355,catapult,BRAM,0,catapult_fpga_latency
Throughput,8547.008547008547,catapult,CLB,665,catapult_fpga_latency
Throughput,8547.008547008547,catapult,LUT,3938,catapult_fpga_latency
Throughput,8547.008547008547,catapult,FF,1453,catapult_fpga_latency
Throughput,8547.008547008547,catapult,DSP,0,catapult_fpga_latency
Throughput,8547.008547008547,catapult,BRAM,0,catapult_fpga_latency
Throughput,8547.008547008547,catapult,CLB,653,catapult_fpga_latency
Throughput,8547.008547008547,catapult,LUT,4014,catapult_fpga_latency
Throughput,8547.008547008547,catapult,FF,1609,catapult_fpga_latency
Throughput,8547.008547008547,catapult,DSP,0,catapult_fpga_latency
Throughput,8547.008547008547,catapult,BRAM,0,catapult_fpga_latency
Throughput,11627.906976744185,catapult,CLB,936,catapult_fpga_latency
Throughput,11627.906976744185,catapult,LUT,5081,catapult_fpga_latency
Throughput,11627.906976744185,catapult,FF,1456,catapult_fpga_latency
Throughput,11627.906976744185,catapult,DSP,0,catapult_fpga_latency
Throughput,11627.906976744185,catapult,BRAM,0,catapult_fpga_latency
Throughput,10416.666666666666,catapult,CLB,529,catapult_fpga_latency
Throughput,10416.666666666666,catapult,LUT,2836,catapult_fpga_latency
Throughput,10416.666666666666,catapult,FF,968,catapult_fpga_latency
Throughput,10416.666666666666,catapult,DSP,0,catapult_fpga_latency
Throughput,10416.666666666666,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.516129032258,catapult,CLB,614,catapult_fpga_latency
Throughput,8064.516129032258,catapult,LUT,2796,catapult_fpga_latency
Throughput,8064.516129032258,catapult,FF,1401,catapult_fpga_latency
Throughput,8064.516129032258,catapult,DSP,0,catapult_fpga_latency
Throughput,8064.516129032258,catapult,BRAM,0,catapult_fpga_latency
Throughput,8264.462809917355,catapult,CLB,592,catapult_fpga_latency
Throughput,8264.462809917355,catapult,LUT,3691,catapult_fpga_latency
Throughput,8264.462809917355,catapult,FF,1440,catapult_fpga_latency
Throughput,8264.462809917355,catapult,DSP,0,catapult_fpga_latency
Throughput,8264.462809917355,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,595,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,3678,catapult_fpga_latency
Throughput,7812.5,catapult,FF,1590,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,0,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,11494.252873563219,catapult,CLB,760,catapult_fpga_latency
Throughput,11494.252873563219,catapult,LUT,4879,catapult_fpga_latency
Throughput,11494.252873563219,catapult,FF,1441,catapult_fpga_latency
Throughput,11494.252873563219,catapult,DSP,0,catapult_fpga_latency
Throughput,11494.252873563219,catapult,BRAM,0,catapult_fpga_latency
Throughput,10000.0,catapult,CLB,532,catapult_fpga_latency
Throughput,10000.0,catapult,LUT,2925,catapult_fpga_latency
Throughput,10000.0,catapult,FF,991,catapult_fpga_latency
Throughput,10000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,10000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,7936.507936507936,catapult,CLB,709,catapult_fpga_latency
Throughput,7936.507936507936,catapult,LUT,3670,catapult_fpga_latency
Throughput,7936.507936507936,catapult,FF,1439,catapult_fpga_latency
Throughput,7936.507936507936,catapult,DSP,0,catapult_fpga_latency
Throughput,7936.507936507936,catapult,BRAM,0,catapult_fpga_latency
Throughput,8130.081300813007,catapult,CLB,627,catapult_fpga_latency
Throughput,8130.081300813007,catapult,LUT,3838,catapult_fpga_latency
Throughput,8130.081300813007,catapult,FF,1545,catapult_fpga_latency
Throughput,8130.081300813007,catapult,DSP,0,catapult_fpga_latency
Throughput,8130.081300813007,catapult,BRAM,0,catapult_fpga_latency
Throughput,8000.0,catapult,CLB,640,catapult_fpga_latency
Throughput,8000.0,catapult,LUT,3903,catapult_fpga_latency
Throughput,8000.0,catapult,FF,1687,catapult_fpga_latency
Throughput,8000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,8000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,11363.636363636364,catapult,CLB,910,catapult_fpga_latency
Throughput,11363.636363636364,catapult,LUT,5419,catapult_fpga_latency
Throughput,11363.636363636364,catapult,FF,1567,catapult_fpga_latency
Throughput,11363.636363636364,catapult,DSP,0,catapult_fpga_latency
Throughput,11363.636363636364,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.315789473683,catapult,CLB,497,catapult_fpga_latency
Throughput,10526.315789473683,catapult,LUT,2689,catapult_fpga_latency
Throughput,10526.315789473683,catapult,FF,964,catapult_fpga_latency
Throughput,10526.315789473683,catapult,DSP,0,catapult_fpga_latency
Throughput,10526.315789473683,catapult,BRAM,0,catapult_fpga_latency
Throughput,8264.462809917355,catapult,CLB,670,catapult_fpga_latency
Throughput,8264.462809917355,catapult,LUT,2817,catapult_fpga_latency
Throughput,8264.462809917355,catapult,FF,1401,catapult_fpga_latency
Throughput,8264.462809917355,catapult,DSP,0,catapult_fpga_latency
Throughput,8264.462809917355,catapult,BRAM,0,catapult_fpga_latency
Throughput,7936.507936507936,catapult,CLB,501,catapult_fpga_latency
Throughput,7936.507936507936,catapult,LUT,2962,catapult_fpga_latency
Throughput,7936.507936507936,catapult,FF,1440,catapult_fpga_latency
Throughput,7936.507936507936,catapult,DSP,0,catapult_fpga_latency
Throughput,7936.507936507936,catapult,BRAM,0,catapult_fpga_latency
Throughput,8333.333333333334,catapult,CLB,625,catapult_fpga_latency
Throughput,8333.333333333334,catapult,LUT,3595,catapult_fpga_latency
Throughput,8333.333333333334,catapult,FF,1591,catapult_fpga_latency
Throughput,8333.333333333334,catapult,DSP,0,catapult_fpga_latency
Throughput,8333.333333333334,catapult,BRAM,0,catapult_fpga_latency
Throughput,12345.679012345678,catapult,CLB,860,catapult_fpga_latency
Throughput,12345.679012345678,catapult,LUT,4622,catapult_fpga_latency
Throughput,12345.679012345678,catapult,FF,1431,catapult_fpga_latency
Throughput,12345.679012345678,catapult,DSP,0,catapult_fpga_latency
Throughput,12345.679012345678,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.407407407407,catapult,CLB,541,catapult_fpga_latency
Throughput,7407.407407407407,catapult,LUT,2859,catapult_fpga_latency
Throughput,7407.407407407407,catapult,FF,1046,catapult_fpga_latency
Throughput,7407.407407407407,catapult,DSP,0,catapult_fpga_latency
Throughput,7407.407407407407,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.555555555556,catapult,CLB,736,catapult_fpga_latency
Throughput,5555.555555555556,catapult,LUT,3717,catapult_fpga_latency
Throughput,5555.555555555556,catapult,FF,1587,catapult_fpga_latency
Throughput,5555.555555555556,catapult,DSP,0,catapult_fpga_latency
Throughput,5555.555555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.839506172839,catapult,CLB,736,catapult_fpga_latency
Throughput,6172.839506172839,catapult,LUT,4318,catapult_fpga_latency
Throughput,6172.839506172839,catapult,FF,1997,catapult_fpga_latency
Throughput,6172.839506172839,catapult,DSP,0,catapult_fpga_latency
Throughput,6172.839506172839,catapult,BRAM,0,catapult_fpga_latency
Throughput,7936.507936507936,catapult,CLB,693,catapult_fpga_latency
Throughput,7936.507936507936,catapult,LUT,4169,catapult_fpga_latency
Throughput,7936.507936507936,catapult,FF,1906,catapult_fpga_latency
Throughput,7936.507936507936,catapult,DSP,0,catapult_fpga_latency
Throughput,7936.507936507936,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.686567164179,catapult,CLB,905,catapult_fpga_latency
Throughput,7462.686567164179,catapult,LUT,5814,catapult_fpga_latency
Throughput,7462.686567164179,catapult,FF,1525,catapult_fpga_latency
Throughput,7462.686567164179,catapult,DSP,0,catapult_fpga_latency
Throughput,7462.686567164179,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.686567164179,catapult,CLB,545,catapult_fpga_latency
Throughput,7462.686567164179,catapult,LUT,2884,catapult_fpga_latency
Throughput,7462.686567164179,catapult,FF,1031,catapult_fpga_latency
Throughput,7462.686567164179,catapult,DSP,0,catapult_fpga_latency
Throughput,7462.686567164179,catapult,BRAM,0,catapult_fpga_latency
Throughput,5988.023952095808,catapult,CLB,653,catapult_fpga_latency
Throughput,5988.023952095808,catapult,LUT,3243,catapult_fpga_latency
Throughput,5988.023952095808,catapult,FF,1576,catapult_fpga_latency
Throughput,5988.023952095808,catapult,DSP,0,catapult_fpga_latency
Throughput,5988.023952095808,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.426751592357,catapult,CLB,668,catapult_fpga_latency
Throughput,6369.426751592357,catapult,LUT,4007,catapult_fpga_latency
Throughput,6369.426751592357,catapult,FF,1993,catapult_fpga_latency
Throughput,6369.426751592357,catapult,DSP,0,catapult_fpga_latency
Throughput,6369.426751592357,catapult,BRAM,0,catapult_fpga_latency
Throughput,7936.507936507936,catapult,CLB,652,catapult_fpga_latency
Throughput,7936.507936507936,catapult,LUT,3849,catapult_fpga_latency
Throughput,7936.507936507936,catapult,FF,1882,catapult_fpga_latency
Throughput,7936.507936507936,catapult,DSP,0,catapult_fpga_latency
Throughput,7936.507936507936,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.407407407407,catapult,CLB,883,catapult_fpga_latency
Throughput,7407.407407407407,catapult,LUT,5906,catapult_fpga_latency
Throughput,7407.407407407407,catapult,FF,1504,catapult_fpga_latency
Throughput,7407.407407407407,catapult,DSP,0,catapult_fpga_latency
Throughput,7407.407407407407,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,515,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,2812,catapult_fpga_latency
Throughput,7812.5,catapult,FF,1138,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,0,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,CLB,724,catapult_fpga_latency
Throughput,5917.15976331361,catapult,LUT,3844,catapult_fpga_latency
Throughput,5917.15976331361,catapult,FF,1520,catapult_fpga_latency
Throughput,5917.15976331361,catapult,DSP,0,catapult_fpga_latency
Throughput,5917.15976331361,catapult,BRAM,0,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,CLB,675,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,LUT,4052,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,FF,2002,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,DSP,0,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,BRAM,0,catapult_fpga_latency
Throughput,7751.937984496125,catapult,CLB,658,catapult_fpga_latency
Throughput,7751.937984496125,catapult,LUT,3951,catapult_fpga_latency
Throughput,7751.937984496125,catapult,FF,1986,catapult_fpga_latency
Throughput,7751.937984496125,catapult,DSP,0,catapult_fpga_latency
Throughput,7751.937984496125,catapult,BRAM,0,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,CLB,890,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,LUT,5934,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,FF,1558,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,DSP,0,catapult_fpga_latency
Throughput,7874.0157480314965,catapult,BRAM,0,catapult_fpga_latency
Throughput,7518.796992481202,catapult,CLB,541,catapult_fpga_latency
Throughput,7518.796992481202,catapult,LUT,2898,catapult_fpga_latency
Throughput,7518.796992481202,catapult,FF,1023,catapult_fpga_latency
Throughput,7518.796992481202,catapult,DSP,0,catapult_fpga_latency
Throughput,7518.796992481202,catapult,BRAM,0,catapult_fpga_latency
Throughput,6097.560975609756,catapult,CLB,623,catapult_fpga_latency
Throughput,6097.560975609756,catapult,LUT,3216,catapult_fpga_latency
Throughput,6097.560975609756,catapult,FF,1572,catapult_fpga_latency
Throughput,6097.560975609756,catapult,DSP,0,catapult_fpga_latency
Throughput,6097.560975609756,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.839506172839,catapult,CLB,647,catapult_fpga_latency
Throughput,6172.839506172839,catapult,LUT,3650,catapult_fpga_latency
Throughput,6172.839506172839,catapult,FF,1609,catapult_fpga_latency
Throughput,6172.839506172839,catapult,DSP,0,catapult_fpga_latency
Throughput,6172.839506172839,catapult,BRAM,0,catapult_fpga_latency
Throughput,7936.507936507936,catapult,CLB,612,catapult_fpga_latency
Throughput,7936.507936507936,catapult,LUT,3583,catapult_fpga_latency
Throughput,7936.507936507936,catapult,FF,1883,catapult_fpga_latency
Throughput,7936.507936507936,catapult,DSP,0,catapult_fpga_latency
Throughput,7936.507936507936,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.516129032258,catapult,CLB,773,catapult_fpga_latency
Throughput,8064.516129032258,catapult,LUT,5140,catapult_fpga_latency
Throughput,8064.516129032258,catapult,FF,1501,catapult_fpga_latency
Throughput,8064.516129032258,catapult,DSP,0,catapult_fpga_latency
Throughput,8064.516129032258,catapult,BRAM,0,catapult_fpga_latency
Throughput,15384.615384615387,catapult,CLB,419,catapult_fpga_latency
Throughput,15384.615384615387,catapult,LUT,2292,catapult_fpga_latency
Throughput,15384.615384615387,catapult,FF,901,catapult_fpga_latency
Throughput,15384.615384615387,catapult,DSP,0,catapult_fpga_latency
Throughput,15384.615384615387,catapult,BRAM,0,catapult_fpga_latency
Throughput,14925.373134328358,catapult,CLB,523,catapult_fpga_latency
Throughput,14925.373134328358,catapult,LUT,2856,catapult_fpga_latency
Throughput,14925.373134328358,catapult,FF,1319,catapult_fpga_latency
Throughput,14925.373134328358,catapult,DSP,0,catapult_fpga_latency
Throughput,14925.373134328358,catapult,BRAM,0,catapult_fpga_latency
Throughput,15625.0,catapult,CLB,567,catapult_fpga_latency
Throughput,15625.0,catapult,LUT,3489,catapult_fpga_latency
Throughput,15625.0,catapult,FF,1359,catapult_fpga_latency
Throughput,15625.0,catapult,DSP,0,catapult_fpga_latency
Throughput,15625.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,15151.51515151515,catapult,CLB,576,catapult_fpga_latency
Throughput,15151.51515151515,catapult,LUT,3612,catapult_fpga_latency
Throughput,15151.51515151515,catapult,FF,1519,catapult_fpga_latency
Throughput,15151.51515151515,catapult,DSP,0,catapult_fpga_latency
Throughput,15151.51515151515,catapult,BRAM,0,catapult_fpga_latency
Throughput,22222.222222222223,catapult,CLB,399,catapult_fpga_latency
Throughput,22222.222222222223,catapult,LUT,2381,catapult_fpga_latency
Throughput,22222.222222222223,catapult,FF,1287,catapult_fpga_latency
Throughput,22222.222222222223,catapult,DSP,0,catapult_fpga_latency
Throughput,22222.222222222223,catapult,BRAM,0,catapult_fpga_latency
Throughput,16949.15254237288,catapult,CLB,400,catapult_fpga_latency
Throughput,16949.15254237288,catapult,LUT,2219,catapult_fpga_latency
Throughput,16949.15254237288,catapult,FF,884,catapult_fpga_latency
Throughput,16949.15254237288,catapult,DSP,0,catapult_fpga_latency
Throughput,16949.15254237288,catapult,BRAM,0,catapult_fpga_latency
Throughput,15151.51515151515,catapult,CLB,461,catapult_fpga_latency
Throughput,15151.51515151515,catapult,LUT,2236,catapult_fpga_latency
Throughput,15151.51515151515,catapult,FF,1305,catapult_fpga_latency
Throughput,15151.51515151515,catapult,DSP,0,catapult_fpga_latency
Throughput,15151.51515151515,catapult,BRAM,0,catapult_fpga_latency
Throughput,16129.032258064515,catapult,CLB,452,catapult_fpga_latency
Throughput,16129.032258064515,catapult,LUT,2836,catapult_fpga_latency
Throughput,16129.032258064515,catapult,FF,1354,catapult_fpga_latency
Throughput,16129.032258064515,catapult,DSP,0,catapult_fpga_latency
Throughput,16129.032258064515,catapult,BRAM,0,catapult_fpga_latency
Throughput,13157.894736842105,catapult,CLB,531,catapult_fpga_latency
Throughput,13157.894736842105,catapult,LUT,3269,catapult_fpga_latency
Throughput,13157.894736842105,catapult,FF,1503,catapult_fpga_latency
Throughput,13157.894736842105,catapult,DSP,0,catapult_fpga_latency
Throughput,13157.894736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,CLB,347,catapult_fpga_latency
Throughput,22727.272727272728,catapult,LUT,2181,catapult_fpga_latency
Throughput,22727.272727272728,catapult,FF,1271,catapult_fpga_latency
Throughput,22727.272727272728,catapult,DSP,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,BRAM,0,catapult_fpga_latency
Throughput,16393.44262295082,catapult,CLB,396,catapult_fpga_latency
Throughput,16393.44262295082,catapult,LUT,2138,catapult_fpga_latency
Throughput,16393.44262295082,catapult,FF,905,catapult_fpga_latency
Throughput,16393.44262295082,catapult,DSP,0,catapult_fpga_latency
Throughput,16393.44262295082,catapult,BRAM,0,catapult_fpga_latency
Throughput,13333.333333333334,catapult,CLB,618,catapult_fpga_latency
Throughput,13333.333333333334,catapult,LUT,3009,catapult_fpga_latency
Throughput,13333.333333333334,catapult,FF,1335,catapult_fpga_latency
Throughput,13333.333333333334,catapult,DSP,0,catapult_fpga_latency
Throughput,13333.333333333334,catapult,BRAM,0,catapult_fpga_latency
Throughput,14492.753623188406,catapult,CLB,474,catapult_fpga_latency
Throughput,14492.753623188406,catapult,LUT,2974,catapult_fpga_latency
Throughput,14492.753623188406,catapult,FF,1452,catapult_fpga_latency
Throughput,14492.753623188406,catapult,DSP,0,catapult_fpga_latency
Throughput,14492.753623188406,catapult,BRAM,0,catapult_fpga_latency
Throughput,13888.888888888889,catapult,CLB,580,catapult_fpga_latency
Throughput,13888.888888888889,catapult,LUT,3510,catapult_fpga_latency
Throughput,13888.888888888889,catapult,FF,1594,catapult_fpga_latency
Throughput,13888.888888888889,catapult,DSP,0,catapult_fpga_latency
Throughput,13888.888888888889,catapult,BRAM,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,CLB,558,catapult_fpga_latency
Throughput,20833.333333333332,catapult,LUT,3122,catapult_fpga_latency
Throughput,20833.333333333332,catapult,FF,1509,catapult_fpga_latency
Throughput,20833.333333333332,catapult,DSP,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,BRAM,0,catapult_fpga_latency
Throughput,15873.015873015873,catapult,CLB,419,catapult_fpga_latency
Throughput,15873.015873015873,catapult,LUT,2260,catapult_fpga_latency
Throughput,15873.015873015873,catapult,FF,876,catapult_fpga_latency
Throughput,15873.015873015873,catapult,DSP,0,catapult_fpga_latency
Throughput,15873.015873015873,catapult,BRAM,0,catapult_fpga_latency
Throughput,15151.51515151515,catapult,CLB,499,catapult_fpga_latency
Throughput,15151.51515151515,catapult,LUT,2340,catapult_fpga_latency
Throughput,15151.51515151515,catapult,FF,1302,catapult_fpga_latency
Throughput,15151.51515151515,catapult,DSP,0,catapult_fpga_latency
Throughput,15151.51515151515,catapult,BRAM,0,catapult_fpga_latency
Throughput,14285.714285714286,catapult,CLB,428,catapult_fpga_latency
Throughput,14285.714285714286,catapult,LUT,2438,catapult_fpga_latency
Throughput,14285.714285714286,catapult,FF,1354,catapult_fpga_latency
Throughput,14285.714285714286,catapult,DSP,0,catapult_fpga_latency
Throughput,14285.714285714286,catapult,BRAM,0,catapult_fpga_latency
Throughput,14285.714285714286,catapult,CLB,489,catapult_fpga_latency
Throughput,14285.714285714286,catapult,LUT,3043,catapult_fpga_latency
Throughput,14285.714285714286,catapult,FF,1501,catapult_fpga_latency
Throughput,14285.714285714286,catapult,DSP,0,catapult_fpga_latency
Throughput,14285.714285714286,catapult,BRAM,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,CLB,297,catapult_fpga_latency
Throughput,22727.272727272728,catapult,LUT,1896,catapult_fpga_latency
Throughput,22727.272727272728,catapult,FF,1268,catapult_fpga_latency
Throughput,22727.272727272728,catapult,DSP,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.962264150943,catapult,CLB,316,catapult_fpga_latency
Throughput,9433.962264150943,catapult,LUT,1755,catapult_fpga_latency
Throughput,9433.962264150943,catapult,FF,946,catapult_fpga_latency
Throughput,9433.962264150943,catapult,DSP,0,catapult_fpga_latency
Throughput,9433.962264150943,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,616,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,3042,catapult_fpga_latency
Throughput,7812.5,catapult,FF,1421,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,0,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,10869.565217391304,catapult,CLB,578,catapult_fpga_latency
Throughput,10869.565217391304,catapult,LUT,3497,catapult_fpga_latency
Throughput,10869.565217391304,catapult,FF,1843,catapult_fpga_latency
Throughput,10869.565217391304,catapult,DSP,0,catapult_fpga_latency
Throughput,10869.565217391304,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.921568627451,catapult,CLB,592,catapult_fpga_latency
Throughput,9803.921568627451,catapult,LUT,3439,catapult_fpga_latency
Throughput,9803.921568627451,catapult,FF,1864,catapult_fpga_latency
Throughput,9803.921568627451,catapult,DSP,0,catapult_fpga_latency
Throughput,9803.921568627451,catapult,BRAM,0,catapult_fpga_latency
Throughput,12658.227848101267,catapult,CLB,575,catapult_fpga_latency
Throughput,12658.227848101267,catapult,LUT,3277,catapult_fpga_latency
Throughput,12658.227848101267,catapult,FF,1233,catapult_fpga_latency
Throughput,12658.227848101267,catapult,DSP,0,catapult_fpga_latency
Throughput,12658.227848101267,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.809523809523,catapult,CLB,339,catapult_fpga_latency
Throughput,9523.809523809523,catapult,LUT,1811,catapult_fpga_latency
Throughput,9523.809523809523,catapult,FF,932,catapult_fpga_latency
Throughput,9523.809523809523,catapult,DSP,0,catapult_fpga_latency
Throughput,9523.809523809523,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.407407407407,catapult,CLB,572,catapult_fpga_latency
Throughput,7407.407407407407,catapult,LUT,2442,catapult_fpga_latency
Throughput,7407.407407407407,catapult,FF,1411,catapult_fpga_latency
Throughput,7407.407407407407,catapult,DSP,0,catapult_fpga_latency
Throughput,7407.407407407407,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.315789473683,catapult,CLB,520,catapult_fpga_latency
Throughput,10526.315789473683,catapult,LUT,3149,catapult_fpga_latency
Throughput,10526.315789473683,catapult,FF,1829,catapult_fpga_latency
Throughput,10526.315789473683,catapult,DSP,0,catapult_fpga_latency
Throughput,10526.315789473683,catapult,BRAM,0,catapult_fpga_latency
Throughput,9345.794392523365,catapult,CLB,536,catapult_fpga_latency
Throughput,9345.794392523365,catapult,LUT,3130,catapult_fpga_latency
Throughput,9345.794392523365,catapult,FF,1851,catapult_fpga_latency
Throughput,9345.794392523365,catapult,DSP,0,catapult_fpga_latency
Throughput,9345.794392523365,catapult,BRAM,0,catapult_fpga_latency
Throughput,12987.012987012988,catapult,CLB,527,catapult_fpga_latency
Throughput,12987.012987012988,catapult,LUT,3106,catapult_fpga_latency
Throughput,12987.012987012988,catapult,FF,1214,catapult_fpga_latency
Throughput,12987.012987012988,catapult,DSP,0,catapult_fpga_latency
Throughput,12987.012987012988,catapult,BRAM,0,catapult_fpga_latency
Throughput,9345.794392523365,catapult,CLB,331,catapult_fpga_latency
Throughput,9345.794392523365,catapult,LUT,1824,catapult_fpga_latency
Throughput,9345.794392523365,catapult,FF,950,catapult_fpga_latency
Throughput,9345.794392523365,catapult,DSP,0,catapult_fpga_latency
Throughput,9345.794392523365,catapult,BRAM,0,catapult_fpga_latency
Throughput,7692.307692307693,catapult,CLB,622,catapult_fpga_latency
Throughput,7692.307692307693,catapult,LUT,3337,catapult_fpga_latency
Throughput,7692.307692307693,catapult,FF,1355,catapult_fpga_latency
Throughput,7692.307692307693,catapult,DSP,0,catapult_fpga_latency
Throughput,7692.307692307693,catapult,BRAM,0,catapult_fpga_latency
Throughput,8547.008547008547,catapult,CLB,545,catapult_fpga_latency
Throughput,8547.008547008547,catapult,LUT,3285,catapult_fpga_latency
Throughput,8547.008547008547,catapult,FF,1842,catapult_fpga_latency
Throughput,8547.008547008547,catapult,DSP,0,catapult_fpga_latency
Throughput,8547.008547008547,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,566,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,3315,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,1857,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,12987.012987012988,catapult,CLB,668,catapult_fpga_latency
Throughput,12987.012987012988,catapult,LUT,3825,catapult_fpga_latency
Throughput,12987.012987012988,catapult,FF,1519,catapult_fpga_latency
Throughput,12987.012987012988,catapult,DSP,0,catapult_fpga_latency
Throughput,12987.012987012988,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.962264150943,catapult,CLB,314,catapult_fpga_latency
Throughput,9433.962264150943,catapult,LUT,1774,catapult_fpga_latency
Throughput,9433.962264150943,catapult,FF,925,catapult_fpga_latency
Throughput,9433.962264150943,catapult,DSP,0,catapult_fpga_latency
Throughput,9433.962264150943,catapult,BRAM,0,catapult_fpga_latency
Throughput,8000.0,catapult,CLB,549,catapult_fpga_latency
Throughput,8000.0,catapult,LUT,2519,catapult_fpga_latency
Throughput,8000.0,catapult,FF,1407,catapult_fpga_latency
Throughput,8000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,8000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.315789473683,catapult,CLB,464,catapult_fpga_latency
Throughput,10526.315789473683,catapult,LUT,2622,catapult_fpga_latency
Throughput,10526.315789473683,catapult,FF,1440,catapult_fpga_latency
Throughput,10526.315789473683,catapult,DSP,0,catapult_fpga_latency
Throughput,10526.315789473683,catapult,BRAM,0,catapult_fpga_latency
Throughput,9900.990099009901,catapult,CLB,474,catapult_fpga_latency
Throughput,9900.990099009901,catapult,LUT,2821,catapult_fpga_latency
Throughput,9900.990099009901,catapult,FF,1848,catapult_fpga_latency
Throughput,9900.990099009901,catapult,DSP,0,catapult_fpga_latency
Throughput,9900.990099009901,catapult,BRAM,0,catapult_fpga_latency
Throughput,12987.012987012988,catapult,CLB,471,catapult_fpga_latency
Throughput,12987.012987012988,catapult,LUT,2888,catapult_fpga_latency
Throughput,12987.012987012988,catapult,FF,1214,catapult_fpga_latency
Throughput,12987.012987012988,catapult,DSP,0,catapult_fpga_latency
Throughput,12987.012987012988,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.426751592357,catapult,CLB,510,catapult_fpga_latency
Throughput,6369.426751592357,catapult,LUT,2833,catapult_fpga_latency
Throughput,6369.426751592357,catapult,FF,1005,catapult_fpga_latency
Throughput,6369.426751592357,catapult,DSP,0,catapult_fpga_latency
Throughput,6369.426751592357,catapult,BRAM,0,catapult_fpga_latency
Throughput,5025.125628140703,catapult,CLB,737,catapult_fpga_latency
Throughput,5025.125628140703,catapult,LUT,3773,catapult_fpga_latency
Throughput,5025.125628140703,catapult,FF,1405,catapult_fpga_latency
Throughput,5025.125628140703,catapult,DSP,0,catapult_fpga_latency
Throughput,5025.125628140703,catapult,BRAM,0,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,CLB,654,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,LUT,3865,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,FF,1437,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,DSP,0,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.505494505494,catapult,CLB,701,catapult_fpga_latency
Throughput,5494.505494505494,catapult,LUT,4211,catapult_fpga_latency
Throughput,5494.505494505494,catapult,FF,1597,catapult_fpga_latency
Throughput,5494.505494505494,catapult,DSP,0,catapult_fpga_latency
Throughput,5494.505494505494,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.426751592357,catapult,CLB,501,catapult_fpga_latency
Throughput,6369.426751592357,catapult,LUT,2846,catapult_fpga_latency
Throughput,6369.426751592357,catapult,FF,989,catapult_fpga_latency
Throughput,6369.426751592357,catapult,DSP,0,catapult_fpga_latency
Throughput,6369.426751592357,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.505494505494,catapult,CLB,738,catapult_fpga_latency
Throughput,5494.505494505494,catapult,LUT,3170,catapult_fpga_latency
Throughput,5494.505494505494,catapult,FF,1392,catapult_fpga_latency
Throughput,5494.505494505494,catapult,DSP,0,catapult_fpga_latency
Throughput,5494.505494505494,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.861878453038,catapult,CLB,634,catapult_fpga_latency
Throughput,5524.861878453038,catapult,LUT,3895,catapult_fpga_latency
Throughput,5524.861878453038,catapult,FF,1432,catapult_fpga_latency
Throughput,5524.861878453038,catapult,DSP,0,catapult_fpga_latency
Throughput,5524.861878453038,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.555555555556,catapult,CLB,652,catapult_fpga_latency
Throughput,5555.555555555556,catapult,LUT,3864,catapult_fpga_latency
Throughput,5555.555555555556,catapult,FF,1584,catapult_fpga_latency
Throughput,5555.555555555556,catapult,DSP,0,catapult_fpga_latency
Throughput,5555.555555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,7936.507936507936,catapult,CLB,803,catapult_fpga_latency
Throughput,7936.507936507936,catapult,LUT,5067,catapult_fpga_latency
Throughput,7936.507936507936,catapult,FF,1353,catapult_fpga_latency
Throughput,7936.507936507936,catapult,DSP,0,catapult_fpga_latency
Throughput,7936.507936507936,catapult,BRAM,0,catapult_fpga_latency
Throughput,6493.506493506494,catapult,CLB,520,catapult_fpga_latency
Throughput,6493.506493506494,catapult,LUT,2891,catapult_fpga_latency
Throughput,6493.506493506494,catapult,FF,1009,catapult_fpga_latency
Throughput,6493.506493506494,catapult,DSP,0,catapult_fpga_latency
Throughput,6493.506493506494,catapult,BRAM,0,catapult_fpga_latency
Throughput,5235.602094240838,catapult,CLB,810,catapult_fpga_latency
Throughput,5235.602094240838,catapult,LUT,4034,catapult_fpga_latency
Throughput,5235.602094240838,catapult,FF,1334,catapult_fpga_latency
Throughput,5235.602094240838,catapult,DSP,0,catapult_fpga_latency
Throughput,5235.602094240838,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.782608695652,catapult,CLB,693,catapult_fpga_latency
Throughput,5434.782608695652,catapult,LUT,4097,catapult_fpga_latency
Throughput,5434.782608695652,catapult,FF,1441,catapult_fpga_latency
Throughput,5434.782608695652,catapult,DSP,0,catapult_fpga_latency
Throughput,5434.782608695652,catapult,BRAM,0,catapult_fpga_latency
Throughput,5128.205128205128,catapult,CLB,692,catapult_fpga_latency
Throughput,5128.205128205128,catapult,LUT,4137,catapult_fpga_latency
Throughput,5128.205128205128,catapult,FF,1580,catapult_fpga_latency
Throughput,5128.205128205128,catapult,DSP,0,catapult_fpga_latency
Throughput,5128.205128205128,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.587786259542,catapult,CLB,887,catapult_fpga_latency
Throughput,7633.587786259542,catapult,LUT,5695,catapult_fpga_latency
Throughput,7633.587786259542,catapult,FF,1609,catapult_fpga_latency
Throughput,7633.587786259542,catapult,DSP,0,catapult_fpga_latency
Throughput,7633.587786259542,catapult,BRAM,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,CLB,514,catapult_fpga_latency
Throughput,6535.9477124183,catapult,LUT,2894,catapult_fpga_latency
Throughput,6535.9477124183,catapult,FF,983,catapult_fpga_latency
Throughput,6535.9477124183,catapult,DSP,0,catapult_fpga_latency
Throughput,6535.9477124183,catapult,BRAM,0,catapult_fpga_latency
Throughput,5050.505050505051,catapult,CLB,734,catapult_fpga_latency
Throughput,5050.505050505051,catapult,LUT,3224,catapult_fpga_latency
Throughput,5050.505050505051,catapult,FF,1393,catapult_fpga_latency
Throughput,5050.505050505051,catapult,DSP,0,catapult_fpga_latency
Throughput,5050.505050505051,catapult,BRAM,0,catapult_fpga_latency
Throughput,5128.205128205128,catapult,CLB,564,catapult_fpga_latency
Throughput,5128.205128205128,catapult,LUT,3213,catapult_fpga_latency
Throughput,5128.205128205128,catapult,FF,1435,catapult_fpga_latency
Throughput,5128.205128205128,catapult,DSP,0,catapult_fpga_latency
Throughput,5128.205128205128,catapult,BRAM,0,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,CLB,609,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,LUT,3655,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,FF,1583,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,DSP,0,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.686567164179,catapult,CLB,704,catapult_fpga_latency
Throughput,7462.686567164179,catapult,LUT,4502,catapult_fpga_latency
Throughput,7462.686567164179,catapult,FF,1344,catapult_fpga_latency
Throughput,7462.686567164179,catapult,DSP,0,catapult_fpga_latency
Throughput,7462.686567164179,catapult,BRAM,0,catapult_fpga_latency
Throughput,5102.040816326531,catapult,CLB,595,catapult_fpga_latency
Throughput,5102.040816326531,catapult,LUT,3255,catapult_fpga_latency
Throughput,5102.040816326531,catapult,FF,1037,catapult_fpga_latency
Throughput,5102.040816326531,catapult,DSP,0,catapult_fpga_latency
Throughput,5102.040816326531,catapult,BRAM,0,catapult_fpga_latency
Throughput,4065.0406504065036,catapult,CLB,801,catapult_fpga_latency
Throughput,4065.0406504065036,catapult,LUT,4156,catapult_fpga_latency
Throughput,4065.0406504065036,catapult,FF,1475,catapult_fpga_latency
Throughput,4065.0406504065036,catapult,DSP,0,catapult_fpga_latency
Throughput,4065.0406504065036,catapult,BRAM,0,catapult_fpga_latency
Throughput,4444.444444444444,catapult,CLB,799,catapult_fpga_latency
Throughput,4444.444444444444,catapult,LUT,4633,catapult_fpga_latency
Throughput,4444.444444444444,catapult,FF,1894,catapult_fpga_latency
Throughput,4444.444444444444,catapult,DSP,0,catapult_fpga_latency
Throughput,4444.444444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,5000.0,catapult,CLB,765,catapult_fpga_latency
Throughput,5000.0,catapult,LUT,4598,catapult_fpga_latency
Throughput,5000.0,catapult,FF,1891,catapult_fpga_latency
Throughput,5000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,5000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,5235.602094240838,catapult,CLB,880,catapult_fpga_latency
Throughput,5235.602094240838,catapult,LUT,5563,catapult_fpga_latency
Throughput,5235.602094240838,catapult,FF,1587,catapult_fpga_latency
Throughput,5235.602094240838,catapult,DSP,0,catapult_fpga_latency
Throughput,5235.602094240838,catapult,BRAM,0,catapult_fpga_latency
Throughput,5319.148936170213,catapult,CLB,598,catapult_fpga_latency
Throughput,5319.148936170213,catapult,LUT,3319,catapult_fpga_latency
Throughput,5319.148936170213,catapult,FF,1023,catapult_fpga_latency
Throughput,5319.148936170213,catapult,DSP,0,catapult_fpga_latency
Throughput,5319.148936170213,catapult,BRAM,0,catapult_fpga_latency
Throughput,4048.582995951417,catapult,CLB,757,catapult_fpga_latency
Throughput,4048.582995951417,catapult,LUT,3607,catapult_fpga_latency
Throughput,4048.582995951417,catapult,FF,1463,catapult_fpga_latency
Throughput,4048.582995951417,catapult,DSP,0,catapult_fpga_latency
Throughput,4048.582995951417,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.782608695652,catapult,CLB,698,catapult_fpga_latency
Throughput,5434.782608695652,catapult,LUT,4217,catapult_fpga_latency
Throughput,5434.782608695652,catapult,FF,1871,catapult_fpga_latency
Throughput,5434.782608695652,catapult,DSP,0,catapult_fpga_latency
Throughput,5434.782608695652,catapult,BRAM,0,catapult_fpga_latency
Throughput,5434.782608695652,catapult,CLB,808,catapult_fpga_latency
Throughput,5434.782608695652,catapult,LUT,5487,catapult_fpga_latency
Throughput,5434.782608695652,catapult,FF,1572,catapult_fpga_latency
Throughput,5434.782608695652,catapult,DSP,0,catapult_fpga_latency
Throughput,5434.782608695652,catapult,BRAM,0,catapult_fpga_latency
Throughput,5128.205128205128,catapult,CLB,609,catapult_fpga_latency
Throughput,5128.205128205128,catapult,LUT,3436,catapult_fpga_latency
Throughput,5128.205128205128,catapult,FF,1043,catapult_fpga_latency
Throughput,5128.205128205128,catapult,DSP,0,catapult_fpga_latency
Throughput,5128.205128205128,catapult,BRAM,0,catapult_fpga_latency
Throughput,3906.25,catapult,CLB,861,catapult_fpga_latency
Throughput,3906.25,catapult,LUT,4453,catapult_fpga_latency
Throughput,3906.25,catapult,FF,1404,catapult_fpga_latency
Throughput,3906.25,catapult,DSP,0,catapult_fpga_latency
Throughput,3906.25,catapult,BRAM,0,catapult_fpga_latency
Throughput,4504.504504504504,catapult,CLB,704,catapult_fpga_latency
Throughput,4504.504504504504,catapult,LUT,4465,catapult_fpga_latency
Throughput,4504.504504504504,catapult,FF,1896,catapult_fpga_latency
Throughput,4504.504504504504,catapult,DSP,0,catapult_fpga_latency
Throughput,4504.504504504504,catapult,BRAM,0,catapult_fpga_latency
Throughput,4830.917874396136,catapult,CLB,761,catapult_fpga_latency
Throughput,4830.917874396136,catapult,LUT,4508,catapult_fpga_latency
Throughput,4830.917874396136,catapult,FF,1880,catapult_fpga_latency
Throughput,4830.917874396136,catapult,DSP,0,catapult_fpga_latency
Throughput,4830.917874396136,catapult,BRAM,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,CLB,996,catapult_fpga_latency
Throughput,5464.48087431694,catapult,LUT,6333,catapult_fpga_latency
Throughput,5464.48087431694,catapult,FF,1607,catapult_fpga_latency
Throughput,5464.48087431694,catapult,DSP,0,catapult_fpga_latency
Throughput,5464.48087431694,catapult,BRAM,0,catapult_fpga_latency
Throughput,5208.333333333333,catapult,CLB,590,catapult_fpga_latency
Throughput,5208.333333333333,catapult,LUT,3272,catapult_fpga_latency
Throughput,5208.333333333333,catapult,FF,1013,catapult_fpga_latency
Throughput,5208.333333333333,catapult,DSP,0,catapult_fpga_latency
Throughput,5208.333333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,4184.100418410042,catapult,CLB,771,catapult_fpga_latency
Throughput,4184.100418410042,catapult,LUT,3621,catapult_fpga_latency
Throughput,4184.100418410042,catapult,FF,1461,catapult_fpga_latency
Throughput,4184.100418410042,catapult,DSP,0,catapult_fpga_latency
Throughput,4184.100418410042,catapult,BRAM,0,catapult_fpga_latency
Throughput,4739.336492890995,catapult,CLB,667,catapult_fpga_latency
Throughput,4739.336492890995,catapult,LUT,3931,catapult_fpga_latency
Throughput,4739.336492890995,catapult,FF,1498,catapult_fpga_latency
Throughput,4739.336492890995,catapult,DSP,0,catapult_fpga_latency
Throughput,4739.336492890995,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.639175257732,catapult,CLB,722,catapult_fpga_latency
Throughput,5154.639175257732,catapult,LUT,4224,catapult_fpga_latency
Throughput,5154.639175257732,catapult,FF,1873,catapult_fpga_latency
Throughput,5154.639175257732,catapult,DSP,0,catapult_fpga_latency
Throughput,5154.639175257732,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.505494505494,catapult,CLB,806,catapult_fpga_latency
Throughput,5494.505494505494,catapult,LUT,5384,catapult_fpga_latency
Throughput,5494.505494505494,catapult,FF,1560,catapult_fpga_latency
Throughput,5494.505494505494,catapult,DSP,0,catapult_fpga_latency
Throughput,5494.505494505494,catapult,BRAM,0,catapult_fpga_latency
Throughput,11363.636363636364,catapult,CLB,478,catapult_fpga_latency
Throughput,11363.636363636364,catapult,LUT,2713,catapult_fpga_latency
Throughput,11363.636363636364,catapult,FF,981,catapult_fpga_latency
Throughput,11363.636363636364,catapult,DSP,0,catapult_fpga_latency
Throughput,11363.636363636364,catapult,BRAM,0,catapult_fpga_latency
Throughput,9900.990099009901,catapult,CLB,710,catapult_fpga_latency
Throughput,9900.990099009901,catapult,LUT,3616,catapult_fpga_latency
Throughput,9900.990099009901,catapult,FF,1491,catapult_fpga_latency
Throughput,9900.990099009901,catapult,DSP,0,catapult_fpga_latency
Throughput,9900.990099009901,catapult,BRAM,0,catapult_fpga_latency
Throughput,10752.688172043012,catapult,CLB,663,catapult_fpga_latency
Throughput,10752.688172043012,catapult,LUT,4093,catapult_fpga_latency
Throughput,10752.688172043012,catapult,FF,1522,catapult_fpga_latency
Throughput,10752.688172043012,catapult,DSP,0,catapult_fpga_latency
Throughput,10752.688172043012,catapult,BRAM,0,catapult_fpga_latency
Throughput,9900.990099009901,catapult,CLB,748,catapult_fpga_latency
Throughput,9900.990099009901,catapult,LUT,4528,catapult_fpga_latency
Throughput,9900.990099009901,catapult,FF,1682,catapult_fpga_latency
Throughput,9900.990099009901,catapult,DSP,0,catapult_fpga_latency
Throughput,9900.990099009901,catapult,BRAM,0,catapult_fpga_latency
Throughput,14705.882352941177,catapult,CLB,435,catapult_fpga_latency
Throughput,14705.882352941177,catapult,LUT,2711,catapult_fpga_latency
Throughput,14705.882352941177,catapult,FF,1358,catapult_fpga_latency
Throughput,14705.882352941177,catapult,DSP,0,catapult_fpga_latency
Throughput,14705.882352941177,catapult,BRAM,0,catapult_fpga_latency
Throughput,11904.761904761905,catapult,CLB,492,catapult_fpga_latency
Throughput,11904.761904761905,catapult,LUT,2775,catapult_fpga_latency
Throughput,11904.761904761905,catapult,FF,961,catapult_fpga_latency
Throughput,11904.761904761905,catapult,DSP,0,catapult_fpga_latency
Throughput,11904.761904761905,catapult,BRAM,0,catapult_fpga_latency
Throughput,10869.565217391304,catapult,CLB,642,catapult_fpga_latency
Throughput,10869.565217391304,catapult,LUT,3174,catapult_fpga_latency
Throughput,10869.565217391304,catapult,FF,1475,catapult_fpga_latency
Throughput,10869.565217391304,catapult,DSP,0,catapult_fpga_latency
Throughput,10869.565217391304,catapult,BRAM,0,catapult_fpga_latency
Throughput,10869.565217391304,catapult,CLB,589,catapult_fpga_latency
Throughput,10869.565217391304,catapult,LUT,3652,catapult_fpga_latency
Throughput,10869.565217391304,catapult,FF,1518,catapult_fpga_latency
Throughput,10869.565217391304,catapult,DSP,0,catapult_fpga_latency
Throughput,10869.565217391304,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.315789473683,catapult,CLB,647,catapult_fpga_latency
Throughput,10526.315789473683,catapult,LUT,3950,catapult_fpga_latency
Throughput,10526.315789473683,catapult,FF,1661,catapult_fpga_latency
Throughput,10526.315789473683,catapult,DSP,0,catapult_fpga_latency
Throughput,10526.315789473683,catapult,BRAM,0,catapult_fpga_latency
Throughput,17241.379310344826,catapult,CLB,489,catapult_fpga_latency
Throughput,17241.379310344826,catapult,LUT,2757,catapult_fpga_latency
Throughput,17241.379310344826,catapult,FF,1343,catapult_fpga_latency
Throughput,17241.379310344826,catapult,DSP,0,catapult_fpga_latency
Throughput,17241.379310344826,catapult,BRAM,0,catapult_fpga_latency
Throughput,11494.252873563219,catapult,CLB,494,catapult_fpga_latency
Throughput,11494.252873563219,catapult,LUT,2793,catapult_fpga_latency
Throughput,11494.252873563219,catapult,FF,985,catapult_fpga_latency
Throughput,11494.252873563219,catapult,DSP,0,catapult_fpga_latency
Throughput,11494.252873563219,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.315789473683,catapult,CLB,708,catapult_fpga_latency
Throughput,10526.315789473683,catapult,LUT,3975,catapult_fpga_latency
Throughput,10526.315789473683,catapult,FF,1419,catapult_fpga_latency
Throughput,10526.315789473683,catapult,DSP,0,catapult_fpga_latency
Throughput,10526.315789473683,catapult,BRAM,0,catapult_fpga_latency
Throughput,10000.0,catapult,CLB,549,catapult_fpga_latency
Throughput,10000.0,catapult,LUT,3445,catapult_fpga_latency
Throughput,10000.0,catapult,FF,1529,catapult_fpga_latency
Throughput,10000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,10000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,667,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,4071,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,1674,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,16393.44262295082,catapult,CLB,555,catapult_fpga_latency
Throughput,16393.44262295082,catapult,LUT,3285,catapult_fpga_latency
Throughput,16393.44262295082,catapult,FF,1569,catapult_fpga_latency
Throughput,16393.44262295082,catapult,DSP,0,catapult_fpga_latency
Throughput,16393.44262295082,catapult,BRAM,0,catapult_fpga_latency
Throughput,11904.761904761905,catapult,CLB,475,catapult_fpga_latency
Throughput,11904.761904761905,catapult,LUT,2633,catapult_fpga_latency
Throughput,11904.761904761905,catapult,FF,952,catapult_fpga_latency
Throughput,11904.761904761905,catapult,DSP,0,catapult_fpga_latency
Throughput,11904.761904761905,catapult,BRAM,0,catapult_fpga_latency
Throughput,10309.278350515464,catapult,CLB,634,catapult_fpga_latency
Throughput,10309.278350515464,catapult,LUT,2966,catapult_fpga_latency
Throughput,10309.278350515464,catapult,FF,1470,catapult_fpga_latency
Throughput,10309.278350515464,catapult,DSP,0,catapult_fpga_latency
Throughput,10309.278350515464,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.315789473683,catapult,CLB,613,catapult_fpga_latency
Throughput,10526.315789473683,catapult,LUT,3447,catapult_fpga_latency
Throughput,10526.315789473683,catapult,FF,1511,catapult_fpga_latency
Throughput,10526.315789473683,catapult,DSP,0,catapult_fpga_latency
Throughput,10526.315789473683,catapult,BRAM,0,catapult_fpga_latency
Throughput,10989.010989010989,catapult,CLB,608,catapult_fpga_latency
Throughput,10989.010989010989,catapult,LUT,3718,catapult_fpga_latency
Throughput,10989.010989010989,catapult,FF,1664,catapult_fpga_latency
Throughput,10989.010989010989,catapult,DSP,0,catapult_fpga_latency
Throughput,10989.010989010989,catapult,BRAM,0,catapult_fpga_latency
Throughput,16949.15254237288,catapult,CLB,421,catapult_fpga_latency
Throughput,16949.15254237288,catapult,LUT,2590,catapult_fpga_latency
Throughput,16949.15254237288,catapult,FF,1336,catapult_fpga_latency
Throughput,16949.15254237288,catapult,DSP,0,catapult_fpga_latency
Throughput,16949.15254237288,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.198581560283,catapult,CLB,571,catapult_fpga_latency
Throughput,7092.198581560283,catapult,LUT,3037,catapult_fpga_latency
Throughput,7092.198581560283,catapult,FF,930,catapult_fpga_latency
Throughput,7092.198581560283,catapult,DSP,0,catapult_fpga_latency
Throughput,7092.198581560283,catapult,BRAM,0,catapult_fpga_latency
Throughput,5555.555555555556,catapult,CLB,751,catapult_fpga_latency
Throughput,5555.555555555556,catapult,LUT,4081,catapult_fpga_latency
Throughput,5555.555555555556,catapult,FF,1393,catapult_fpga_latency
Throughput,5555.555555555556,catapult,DSP,0,catapult_fpga_latency
Throughput,5555.555555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,7352.941176470588,catapult,CLB,745,catapult_fpga_latency
Throughput,7352.941176470588,catapult,LUT,4485,catapult_fpga_latency
Throughput,7352.941176470588,catapult,FF,1816,catapult_fpga_latency
Throughput,7352.941176470588,catapult,DSP,0,catapult_fpga_latency
Throughput,7352.941176470588,catapult,BRAM,0,catapult_fpga_latency
Throughput,7352.941176470588,catapult,CLB,770,catapult_fpga_latency
Throughput,7352.941176470588,catapult,LUT,4581,catapult_fpga_latency
Throughput,7352.941176470588,catapult,FF,1842,catapult_fpga_latency
Throughput,7352.941176470588,catapult,DSP,0,catapult_fpga_latency
Throughput,7352.941176470588,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.809523809523,catapult,CLB,660,catapult_fpga_latency
Throughput,9523.809523809523,catapult,LUT,3920,catapult_fpga_latency
Throughput,9523.809523809523,catapult,FF,1384,catapult_fpga_latency
Throughput,9523.809523809523,catapult,DSP,0,catapult_fpga_latency
Throughput,9523.809523809523,catapult,BRAM,0,catapult_fpga_latency
Throughput,7246.376811594203,catapult,CLB,539,catapult_fpga_latency
Throughput,7246.376811594203,catapult,LUT,3004,catapult_fpga_latency
Throughput,7246.376811594203,catapult,FF,916,catapult_fpga_latency
Throughput,7246.376811594203,catapult,DSP,0,catapult_fpga_latency
Throughput,7246.376811594203,catapult,BRAM,0,catapult_fpga_latency
Throughput,5154.639175257732,catapult,CLB,675,catapult_fpga_latency
Throughput,5154.639175257732,catapult,LUT,3278,catapult_fpga_latency
Throughput,5154.639175257732,catapult,FF,1380,catapult_fpga_latency
Throughput,5154.639175257732,catapult,DSP,0,catapult_fpga_latency
Throughput,5154.639175257732,catapult,BRAM,0,catapult_fpga_latency
Throughput,7246.376811594203,catapult,CLB,717,catapult_fpga_latency
Throughput,7246.376811594203,catapult,LUT,4374,catapult_fpga_latency
Throughput,7246.376811594203,catapult,FF,1807,catapult_fpga_latency
Throughput,7246.376811594203,catapult,DSP,0,catapult_fpga_latency
Throughput,7246.376811594203,catapult,BRAM,0,catapult_fpga_latency
Throughput,7575.757575757575,catapult,CLB,720,catapult_fpga_latency
Throughput,7575.757575757575,catapult,LUT,4309,catapult_fpga_latency
Throughput,7575.757575757575,catapult,FF,1823,catapult_fpga_latency
Throughput,7575.757575757575,catapult,DSP,0,catapult_fpga_latency
Throughput,7575.757575757575,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.962264150943,catapult,CLB,671,catapult_fpga_latency
Throughput,9433.962264150943,catapult,LUT,4067,catapult_fpga_latency
Throughput,9433.962264150943,catapult,FF,1377,catapult_fpga_latency
Throughput,9433.962264150943,catapult,DSP,0,catapult_fpga_latency
Throughput,9433.962264150943,catapult,BRAM,0,catapult_fpga_latency
Throughput,6802.721088435374,catapult,CLB,556,catapult_fpga_latency
Throughput,6802.721088435374,catapult,LUT,3160,catapult_fpga_latency
Throughput,6802.721088435374,catapult,FF,931,catapult_fpga_latency
Throughput,6802.721088435374,catapult,DSP,0,catapult_fpga_latency
Throughput,6802.721088435374,catapult,BRAM,0,catapult_fpga_latency
Throughput,5405.405405405406,catapult,CLB,784,catapult_fpga_latency
Throughput,5405.405405405406,catapult,LUT,4205,catapult_fpga_latency
Throughput,5405.405405405406,catapult,FF,1319,catapult_fpga_latency
Throughput,5405.405405405406,catapult,DSP,0,catapult_fpga_latency
Throughput,5405.405405405406,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,CLB,729,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,LUT,4610,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,FF,1810,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,DSP,0,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,BRAM,0,catapult_fpga_latency
Throughput,7142.857142857143,catapult,CLB,753,catapult_fpga_latency
Throughput,7142.857142857143,catapult,LUT,4481,catapult_fpga_latency
Throughput,7142.857142857143,catapult,FF,1825,catapult_fpga_latency
Throughput,7142.857142857143,catapult,DSP,0,catapult_fpga_latency
Throughput,7142.857142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.921568627451,catapult,CLB,718,catapult_fpga_latency
Throughput,9803.921568627451,catapult,LUT,4489,catapult_fpga_latency
Throughput,9803.921568627451,catapult,FF,1600,catapult_fpga_latency
Throughput,9803.921568627451,catapult,DSP,0,catapult_fpga_latency
Throughput,9803.921568627451,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.551724137931,catapult,CLB,530,catapult_fpga_latency
Throughput,6896.551724137931,catapult,LUT,3028,catapult_fpga_latency
Throughput,6896.551724137931,catapult,FF,900,catapult_fpga_latency
Throughput,6896.551724137931,catapult,DSP,0,catapult_fpga_latency
Throughput,6896.551724137931,catapult,BRAM,0,catapult_fpga_latency
Throughput,5649.717514124294,catapult,CLB,708,catapult_fpga_latency
Throughput,5649.717514124294,catapult,LUT,3585,catapult_fpga_latency
Throughput,5649.717514124294,catapult,FF,1370,catapult_fpga_latency
Throughput,5649.717514124294,catapult,DSP,0,catapult_fpga_latency
Throughput,5649.717514124294,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.407407407407,catapult,CLB,628,catapult_fpga_latency
Throughput,7407.407407407407,catapult,LUT,3857,catapult_fpga_latency
Throughput,7407.407407407407,catapult,FF,1423,catapult_fpga_latency
Throughput,7407.407407407407,catapult,DSP,0,catapult_fpga_latency
Throughput,7407.407407407407,catapult,BRAM,0,catapult_fpga_latency
Throughput,7142.857142857143,catapult,CLB,659,catapult_fpga_latency
Throughput,7142.857142857143,catapult,LUT,3908,catapult_fpga_latency
Throughput,7142.857142857143,catapult,FF,1819,catapult_fpga_latency
Throughput,7142.857142857143,catapult,DSP,0,catapult_fpga_latency
Throughput,7142.857142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.809523809523,catapult,CLB,592,catapult_fpga_latency
Throughput,9523.809523809523,catapult,LUT,3827,catapult_fpga_latency
Throughput,9523.809523809523,catapult,FF,1361,catapult_fpga_latency
Throughput,9523.809523809523,catapult,DSP,0,catapult_fpga_latency
Throughput,9523.809523809523,catapult,BRAM,0,catapult_fpga_latency
Throughput,4975.124378109453,catapult,CLB,751,catapult_fpga_latency
Throughput,4975.124378109453,catapult,LUT,4202,catapult_fpga_latency
Throughput,4975.124378109453,catapult,FF,968,catapult_fpga_latency
Throughput,4975.124378109453,catapult,DSP,0,catapult_fpga_latency
Throughput,4975.124378109453,catapult,BRAM,0,catapult_fpga_latency
Throughput,3731.3432835820895,catapult,CLB,935,catapult_fpga_latency
Throughput,3731.3432835820895,catapult,LUT,4663,catapult_fpga_latency
Throughput,3731.3432835820895,catapult,FF,1470,catapult_fpga_latency
Throughput,3731.3432835820895,catapult,DSP,0,catapult_fpga_latency
Throughput,3731.3432835820895,catapult,BRAM,0,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,CLB,833,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,LUT,4897,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,FF,1496,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,DSP,0,catapult_fpga_latency
Throughput,3703.7037037037035,catapult,BRAM,0,catapult_fpga_latency
Throughput,3861.003861003861,catapult,CLB,809,catapult_fpga_latency
Throughput,3861.003861003861,catapult,LUT,4992,catapult_fpga_latency
Throughput,3861.003861003861,catapult,FF,1652,catapult_fpga_latency
Throughput,3861.003861003861,catapult,DSP,0,catapult_fpga_latency
Throughput,3861.003861003861,catapult,BRAM,0,catapult_fpga_latency
Throughput,4694.835680751174,catapult,CLB,732,catapult_fpga_latency
Throughput,4694.835680751174,catapult,LUT,4130,catapult_fpga_latency
Throughput,4694.835680751174,catapult,FF,946,catapult_fpga_latency
Throughput,4694.835680751174,catapult,DSP,0,catapult_fpga_latency
Throughput,4694.835680751174,catapult,BRAM,0,catapult_fpga_latency
Throughput,3846.1538461538466,catapult,CLB,873,catapult_fpga_latency
Throughput,3846.1538461538466,catapult,LUT,4063,catapult_fpga_latency
Throughput,3846.1538461538466,catapult,FF,1457,catapult_fpga_latency
Throughput,3846.1538461538466,catapult,DSP,0,catapult_fpga_latency
Throughput,3846.1538461538466,catapult,BRAM,0,catapult_fpga_latency
Throughput,3846.1538461538466,catapult,CLB,777,catapult_fpga_latency
Throughput,3846.1538461538466,catapult,LUT,4690,catapult_fpga_latency
Throughput,3846.1538461538466,catapult,FF,1492,catapult_fpga_latency
Throughput,3846.1538461538466,catapult,DSP,0,catapult_fpga_latency
Throughput,3846.1538461538466,catapult,BRAM,0,catapult_fpga_latency
Throughput,3787.8787878787875,catapult,CLB,771,catapult_fpga_latency
Throughput,3787.8787878787875,catapult,LUT,4667,catapult_fpga_latency
Throughput,3787.8787878787875,catapult,FF,1637,catapult_fpga_latency
Throughput,3787.8787878787875,catapult,DSP,0,catapult_fpga_latency
Throughput,3787.8787878787875,catapult,BRAM,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,CLB,997,catapult_fpga_latency
Throughput,5586.59217877095,catapult,LUT,6081,catapult_fpga_latency
Throughput,5586.59217877095,catapult,FF,1562,catapult_fpga_latency
Throughput,5586.59217877095,catapult,DSP,0,catapult_fpga_latency
Throughput,5586.59217877095,catapult,BRAM,0,catapult_fpga_latency
Throughput,5025.125628140703,catapult,CLB,746,catapult_fpga_latency
Throughput,5025.125628140703,catapult,LUT,4214,catapult_fpga_latency
Throughput,5025.125628140703,catapult,FF,965,catapult_fpga_latency
Throughput,5025.125628140703,catapult,DSP,0,catapult_fpga_latency
Throughput,5025.125628140703,catapult,BRAM,0,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,CLB,926,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,LUT,4997,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,FF,1401,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,DSP,0,catapult_fpga_latency
Throughput,3937.0078740157483,catapult,BRAM,0,catapult_fpga_latency
Throughput,3906.25,catapult,CLB,783,catapult_fpga_latency
Throughput,3906.25,catapult,LUT,4793,catapult_fpga_latency
Throughput,3906.25,catapult,FF,1498,catapult_fpga_latency
Throughput,3906.25,catapult,DSP,0,catapult_fpga_latency
Throughput,3906.25,catapult,BRAM,0,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,CLB,784,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,LUT,4792,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,FF,1638,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,DSP,0,catapult_fpga_latency
Throughput,3921.5686274509803,catapult,BRAM,0,catapult_fpga_latency
Throughput,5952.380952380952,catapult,CLB,1124,catapult_fpga_latency
Throughput,5952.380952380952,catapult,LUT,6962,catapult_fpga_latency
Throughput,5952.380952380952,catapult,FF,1677,catapult_fpga_latency
Throughput,5952.380952380952,catapult,DSP,0,catapult_fpga_latency
Throughput,5952.380952380952,catapult,BRAM,0,catapult_fpga_latency
Throughput,4739.336492890995,catapult,CLB,761,catapult_fpga_latency
Throughput,4739.336492890995,catapult,LUT,4151,catapult_fpga_latency
Throughput,4739.336492890995,catapult,FF,938,catapult_fpga_latency
Throughput,4739.336492890995,catapult,DSP,0,catapult_fpga_latency
Throughput,4739.336492890995,catapult,BRAM,0,catapult_fpga_latency
Throughput,3787.8787878787875,catapult,CLB,889,catapult_fpga_latency
Throughput,3787.8787878787875,catapult,LUT,4152,catapult_fpga_latency
Throughput,3787.8787878787875,catapult,FF,1452,catapult_fpga_latency
Throughput,3787.8787878787875,catapult,DSP,0,catapult_fpga_latency
Throughput,3787.8787878787875,catapult,BRAM,0,catapult_fpga_latency
Throughput,3968.253968253968,catapult,CLB,762,catapult_fpga_latency
Throughput,3968.253968253968,catapult,LUT,4352,catapult_fpga_latency
Throughput,3968.253968253968,catapult,FF,1488,catapult_fpga_latency
Throughput,3968.253968253968,catapult,DSP,0,catapult_fpga_latency
Throughput,3968.253968253968,catapult,BRAM,0,catapult_fpga_latency
Throughput,3816.793893129771,catapult,CLB,776,catapult_fpga_latency
Throughput,3816.793893129771,catapult,LUT,4510,catapult_fpga_latency
Throughput,3816.793893129771,catapult,FF,1635,catapult_fpga_latency
Throughput,3816.793893129771,catapult,DSP,0,catapult_fpga_latency
Throughput,3816.793893129771,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.505494505494,catapult,CLB,947,catapult_fpga_latency
Throughput,5494.505494505494,catapult,LUT,5884,catapult_fpga_latency
Throughput,5494.505494505494,catapult,FF,1544,catapult_fpga_latency
Throughput,5494.505494505494,catapult,DSP,0,catapult_fpga_latency
Throughput,5494.505494505494,catapult,BRAM,0,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,CLB,950,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,LUT,5222,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,FF,1180,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,DSP,0,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,BRAM,0,catapult_fpga_latency
Throughput,3058.1039755351685,catapult,CLB,950,catapult_fpga_latency
Throughput,3058.1039755351685,catapult,LUT,5074,catapult_fpga_latency
Throughput,3058.1039755351685,catapult,FF,1573,catapult_fpga_latency
Throughput,3058.1039755351685,catapult,DSP,0,catapult_fpga_latency
Throughput,3058.1039755351685,catapult,BRAM,0,catapult_fpga_latency
Throughput,3076.923076923077,catapult,CLB,904,catapult_fpga_latency
Throughput,3076.923076923077,catapult,LUT,5520,catapult_fpga_latency
Throughput,3076.923076923077,catapult,FF,1959,catapult_fpga_latency
Throughput,3076.923076923077,catapult,DSP,0,catapult_fpga_latency
Throughput,3076.923076923077,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.2813688212927,catapult,CLB,995,catapult_fpga_latency
Throughput,3802.2813688212927,catapult,LUT,5865,catapult_fpga_latency
Throughput,3802.2813688212927,catapult,FF,1985,catapult_fpga_latency
Throughput,3802.2813688212927,catapult,DSP,0,catapult_fpga_latency
Throughput,3802.2813688212927,catapult,BRAM,0,catapult_fpga_latency
Throughput,3875.9689922480625,catapult,CLB,1097,catapult_fpga_latency
Throughput,3875.9689922480625,catapult,LUT,6967,catapult_fpga_latency
Throughput,3875.9689922480625,catapult,FF,1521,catapult_fpga_latency
Throughput,3875.9689922480625,catapult,DSP,0,catapult_fpga_latency
Throughput,3875.9689922480625,catapult,BRAM,0,catapult_fpga_latency
Throughput,3861.003861003861,catapult,CLB,901,catapult_fpga_latency
Throughput,3861.003861003861,catapult,LUT,5065,catapult_fpga_latency
Throughput,3861.003861003861,catapult,FF,1165,catapult_fpga_latency
Throughput,3861.003861003861,catapult,DSP,0,catapult_fpga_latency
Throughput,3861.003861003861,catapult,BRAM,0,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,CLB,965,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,LUT,4673,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,FF,1561,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,DSP,0,catapult_fpga_latency
Throughput,2832.8611898016998,catapult,BRAM,0,catapult_fpga_latency
Throughput,3095.9752321981423,catapult,CLB,892,catapult_fpga_latency
Throughput,3095.9752321981423,catapult,LUT,5297,catapult_fpga_latency
Throughput,3095.9752321981423,catapult,FF,1951,catapult_fpga_latency
Throughput,3095.9752321981423,catapult,DSP,0,catapult_fpga_latency
Throughput,3095.9752321981423,catapult,BRAM,0,catapult_fpga_latency
Throughput,3802.2813688212927,catapult,CLB,950,catapult_fpga_latency
Throughput,3802.2813688212927,catapult,LUT,5712,catapult_fpga_latency
Throughput,3802.2813688212927,catapult,FF,1980,catapult_fpga_latency
Throughput,3802.2813688212927,catapult,DSP,0,catapult_fpga_latency
Throughput,3802.2813688212927,catapult,BRAM,0,catapult_fpga_latency
Throughput,4219.409282700422,catapult,CLB,1094,catapult_fpga_latency
Throughput,4219.409282700422,catapult,LUT,6698,catapult_fpga_latency
Throughput,4219.409282700422,catapult,FF,1514,catapult_fpga_latency
Throughput,4219.409282700422,catapult,DSP,0,catapult_fpga_latency
Throughput,4219.409282700422,catapult,BRAM,0,catapult_fpga_latency
Throughput,3759.398496240601,catapult,CLB,913,catapult_fpga_latency
Throughput,3759.398496240601,catapult,LUT,5170,catapult_fpga_latency
Throughput,3759.398496240601,catapult,FF,1180,catapult_fpga_latency
Throughput,3759.398496240601,catapult,DSP,0,catapult_fpga_latency
Throughput,3759.398496240601,catapult,BRAM,0,catapult_fpga_latency
Throughput,2958.579881656805,catapult,CLB,1029,catapult_fpga_latency
Throughput,2958.579881656805,catapult,LUT,5509,catapult_fpga_latency
Throughput,2958.579881656805,catapult,FF,1503,catapult_fpga_latency
Throughput,2958.579881656805,catapult,DSP,0,catapult_fpga_latency
Throughput,2958.579881656805,catapult,BRAM,0,catapult_fpga_latency
Throughput,3257.328990228013,catapult,CLB,916,catapult_fpga_latency
Throughput,3257.328990228013,catapult,LUT,5442,catapult_fpga_latency
Throughput,3257.328990228013,catapult,FF,1954,catapult_fpga_latency
Throughput,3257.328990228013,catapult,DSP,0,catapult_fpga_latency
Throughput,3257.328990228013,catapult,BRAM,0,catapult_fpga_latency
Throughput,3952.569169960474,catapult,CLB,967,catapult_fpga_latency
Throughput,3952.569169960474,catapult,LUT,5661,catapult_fpga_latency
Throughput,3952.569169960474,catapult,FF,1973,catapult_fpga_latency
Throughput,3952.569169960474,catapult,DSP,0,catapult_fpga_latency
Throughput,3952.569169960474,catapult,BRAM,0,catapult_fpga_latency
Throughput,4000.0,catapult,CLB,856,catapult_fpga_latency
Throughput,4000.0,catapult,LUT,4954,catapult_fpga_latency
Throughput,4000.0,catapult,FF,1151,catapult_fpga_latency
Throughput,4000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,4000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,2816.9014084507044,catapult,CLB,936,catapult_fpga_latency
Throughput,2816.9014084507044,catapult,LUT,4564,catapult_fpga_latency
Throughput,2816.9014084507044,catapult,FF,1557,catapult_fpga_latency
Throughput,2816.9014084507044,catapult,DSP,0,catapult_fpga_latency
Throughput,2816.9014084507044,catapult,BRAM,0,catapult_fpga_latency
Throughput,3134.796238244514,catapult,CLB,811,catapult_fpga_latency
Throughput,3134.796238244514,catapult,LUT,4789,catapult_fpga_latency
Throughput,3134.796238244514,catapult,FF,1567,catapult_fpga_latency
Throughput,3134.796238244514,catapult,DSP,0,catapult_fpga_latency
Throughput,3134.796238244514,catapult,BRAM,0,catapult_fpga_latency
Throughput,3846.1538461538466,catapult,CLB,938,catapult_fpga_latency
Throughput,3846.1538461538466,catapult,LUT,5580,catapult_fpga_latency
Throughput,3846.1538461538466,catapult,FF,1971,catapult_fpga_latency
Throughput,3846.1538461538466,catapult,DSP,0,catapult_fpga_latency
Throughput,3846.1538461538466,catapult,BRAM,0,catapult_fpga_latency
Throughput,4149.377593360996,catapult,CLB,1316,catapult_fpga_latency
Throughput,4149.377593360996,catapult,LUT,7274,catapult_fpga_latency
Throughput,4149.377593360996,catapult,FF,1500,catapult_fpga_latency
Throughput,4149.377593360996,catapult,DSP,0,catapult_fpga_latency
Throughput,4149.377593360996,catapult,BRAM,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,308,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,1672,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,837,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,492,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,2547,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,1338,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,0,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,578,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,3571,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,1376,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,0,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,catapult_fpga_latency
Throughput,30303.0303030303,catapult,CLB,550,catapult_fpga_latency
Throughput,30303.0303030303,catapult,LUT,3401,catapult_fpga_latency
Throughput,30303.0303030303,catapult,FF,1536,catapult_fpga_latency
Throughput,30303.0303030303,catapult,DSP,0,catapult_fpga_latency
Throughput,30303.0303030303,catapult,BRAM,0,catapult_fpga_latency
Throughput,58823.529411764706,catapult,CLB,353,catapult_fpga_latency
Throughput,58823.529411764706,catapult,LUT,2071,catapult_fpga_latency
Throughput,58823.529411764706,catapult,FF,1228,catapult_fpga_latency
Throughput,58823.529411764706,catapult,DSP,0,catapult_fpga_latency
Throughput,58823.529411764706,catapult,BRAM,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,300,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,1682,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,820,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,422,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,1950,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,1328,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,0,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,531,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,3412,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,1371,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,0,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,541,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,3459,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,1520,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,0,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,catapult_fpga_latency
Throughput,49999.99999999999,catapult,CLB,355,catapult_fpga_latency
Throughput,49999.99999999999,catapult,LUT,2173,catapult_fpga_latency
Throughput,49999.99999999999,catapult,FF,1227,catapult_fpga_latency
Throughput,49999.99999999999,catapult,DSP,0,catapult_fpga_latency
Throughput,49999.99999999999,catapult,BRAM,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,320,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,1720,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,844,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,561,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,2775,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,1278,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,0,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,537,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,3238,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,1390,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,0,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,560,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,3506,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,1534,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,0,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,catapult_fpga_latency
Throughput,49999.99999999999,catapult,CLB,508,catapult_fpga_latency
Throughput,49999.99999999999,catapult,LUT,3238,catapult_fpga_latency
Throughput,49999.99999999999,catapult,FF,1441,catapult_fpga_latency
Throughput,49999.99999999999,catapult,DSP,0,catapult_fpga_latency
Throughput,49999.99999999999,catapult,BRAM,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,277,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,1577,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,812,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,406,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,1851,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,1324,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,0,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,409,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,2378,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,1371,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,0,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,505,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,3194,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,1517,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,catapult_fpga_latency
Throughput,52631.57894736842,catapult,CLB,302,catapult_fpga_latency
Throughput,52631.57894736842,catapult,LUT,1925,catapult_fpga_latency
Throughput,52631.57894736842,catapult,FF,1215,catapult_fpga_latency
Throughput,52631.57894736842,catapult,DSP,0,catapult_fpga_latency
Throughput,52631.57894736842,catapult,BRAM,0,catapult_fpga_latency
Throughput,21276.595744680853,catapult,CLB,304,catapult_fpga_latency
Throughput,21276.595744680853,catapult,LUT,1679,catapult_fpga_latency
Throughput,21276.595744680853,catapult,FF,877,catapult_fpga_latency
Throughput,21276.595744680853,catapult,DSP,0,catapult_fpga_latency
Throughput,21276.595744680853,catapult,BRAM,0,catapult_fpga_latency
Throughput,17857.14285714286,catapult,CLB,521,catapult_fpga_latency
Throughput,17857.14285714286,catapult,LUT,2652,catapult_fpga_latency
Throughput,17857.14285714286,catapult,FF,1349,catapult_fpga_latency
Throughput,17857.14285714286,catapult,DSP,0,catapult_fpga_latency
Throughput,17857.14285714286,catapult,BRAM,0,catapult_fpga_latency
Throughput,22222.222222222223,catapult,CLB,585,catapult_fpga_latency
Throughput,22222.222222222223,catapult,LUT,3337,catapult_fpga_latency
Throughput,22222.222222222223,catapult,FF,1763,catapult_fpga_latency
Throughput,22222.222222222223,catapult,DSP,0,catapult_fpga_latency
Throughput,22222.222222222223,catapult,BRAM,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,CLB,571,catapult_fpga_latency
Throughput,22727.272727272728,catapult,LUT,3339,catapult_fpga_latency
Throughput,22727.272727272728,catapult,FF,1794,catapult_fpga_latency
Throughput,22727.272727272728,catapult,DSP,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,BRAM,0,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,529,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,3108,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,1245,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,0,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,catapult_fpga_latency
Throughput,20408.163265306124,catapult,CLB,304,catapult_fpga_latency
Throughput,20408.163265306124,catapult,LUT,1626,catapult_fpga_latency
Throughput,20408.163265306124,catapult,FF,859,catapult_fpga_latency
Throughput,20408.163265306124,catapult,DSP,0,catapult_fpga_latency
Throughput,20408.163265306124,catapult,BRAM,0,catapult_fpga_latency
Throughput,17241.379310344826,catapult,CLB,447,catapult_fpga_latency
Throughput,17241.379310344826,catapult,LUT,2154,catapult_fpga_latency
Throughput,17241.379310344826,catapult,FF,1338,catapult_fpga_latency
Throughput,17241.379310344826,catapult,DSP,0,catapult_fpga_latency
Throughput,17241.379310344826,catapult,BRAM,0,catapult_fpga_latency
Throughput,21739.130434782608,catapult,CLB,509,catapult_fpga_latency
Throughput,21739.130434782608,catapult,LUT,3108,catapult_fpga_latency
Throughput,21739.130434782608,catapult,FF,1759,catapult_fpga_latency
Throughput,21739.130434782608,catapult,DSP,0,catapult_fpga_latency
Throughput,21739.130434782608,catapult,BRAM,0,catapult_fpga_latency
Throughput,21276.595744680853,catapult,CLB,510,catapult_fpga_latency
Throughput,21276.595744680853,catapult,LUT,3050,catapult_fpga_latency
Throughput,21276.595744680853,catapult,FF,1780,catapult_fpga_latency
Throughput,21276.595744680853,catapult,DSP,0,catapult_fpga_latency
Throughput,21276.595744680853,catapult,BRAM,0,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,523,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,2979,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,1234,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,0,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,catapult_fpga_latency
Throughput,21276.595744680853,catapult,CLB,315,catapult_fpga_latency
Throughput,21276.595744680853,catapult,LUT,1665,catapult_fpga_latency
Throughput,21276.595744680853,catapult,FF,883,catapult_fpga_latency
Throughput,21276.595744680853,catapult,DSP,0,catapult_fpga_latency
Throughput,21276.595744680853,catapult,BRAM,0,catapult_fpga_latency
Throughput,14084.507042253521,catapult,CLB,617,catapult_fpga_latency
Throughput,14084.507042253521,catapult,LUT,3409,catapult_fpga_latency
Throughput,14084.507042253521,catapult,FF,1293,catapult_fpga_latency
Throughput,14084.507042253521,catapult,DSP,0,catapult_fpga_latency
Throughput,14084.507042253521,catapult,BRAM,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,CLB,581,catapult_fpga_latency
Throughput,17543.859649122805,catapult,LUT,3455,catapult_fpga_latency
Throughput,17543.859649122805,catapult,FF,1775,catapult_fpga_latency
Throughput,17543.859649122805,catapult,DSP,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,BRAM,0,catapult_fpga_latency
Throughput,18181.81818181818,catapult,CLB,610,catapult_fpga_latency
Throughput,18181.81818181818,catapult,LUT,3564,catapult_fpga_latency
Throughput,18181.81818181818,catapult,FF,1795,catapult_fpga_latency
Throughput,18181.81818181818,catapult,DSP,0,catapult_fpga_latency
Throughput,18181.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,577,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,3538,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,1454,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,0,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,catapult_fpga_latency
Throughput,21276.595744680853,catapult,CLB,323,catapult_fpga_latency
Throughput,21276.595744680853,catapult,LUT,1710,catapult_fpga_latency
Throughput,21276.595744680853,catapult,FF,851,catapult_fpga_latency
Throughput,21276.595744680853,catapult,DSP,0,catapult_fpga_latency
Throughput,21276.595744680853,catapult,BRAM,0,catapult_fpga_latency
Throughput,16666.666666666668,catapult,CLB,485,catapult_fpga_latency
Throughput,16666.666666666668,catapult,LUT,2199,catapult_fpga_latency
Throughput,16666.666666666668,catapult,FF,1334,catapult_fpga_latency
Throughput,16666.666666666668,catapult,DSP,0,catapult_fpga_latency
Throughput,16666.666666666668,catapult,BRAM,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,CLB,448,catapult_fpga_latency
Throughput,22727.272727272728,catapult,LUT,2626,catapult_fpga_latency
Throughput,22727.272727272728,catapult,FF,1375,catapult_fpga_latency
Throughput,22727.272727272728,catapult,DSP,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,BRAM,0,catapult_fpga_latency
Throughput,23255.81395348837,catapult,CLB,497,catapult_fpga_latency
Throughput,23255.81395348837,catapult,LUT,2840,catapult_fpga_latency
Throughput,23255.81395348837,catapult,FF,1777,catapult_fpga_latency
Throughput,23255.81395348837,catapult,DSP,0,catapult_fpga_latency
Throughput,23255.81395348837,catapult,BRAM,0,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,437,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,2759,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,1226,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,0,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,catapult_fpga_latency
Throughput,13157.894736842105,catapult,CLB,547,catapult_fpga_latency
Throughput,13157.894736842105,catapult,LUT,3067,catapult_fpga_latency
Throughput,13157.894736842105,catapult,FF,929,catapult_fpga_latency
Throughput,13157.894736842105,catapult,DSP,0,catapult_fpga_latency
Throughput,13157.894736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,10000.0,catapult,CLB,628,catapult_fpga_latency
Throughput,10000.0,catapult,LUT,3420,catapult_fpga_latency
Throughput,10000.0,catapult,FF,1445,catapult_fpga_latency
Throughput,10000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,10000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,10000.0,catapult,CLB,634,catapult_fpga_latency
Throughput,10000.0,catapult,LUT,3855,catapult_fpga_latency
Throughput,10000.0,catapult,FF,1475,catapult_fpga_latency
Throughput,10000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,10000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,10309.278350515464,catapult,CLB,632,catapult_fpga_latency
Throughput,10309.278350515464,catapult,LUT,3996,catapult_fpga_latency
Throughput,10309.278350515464,catapult,FF,1633,catapult_fpga_latency
Throughput,10309.278350515464,catapult,DSP,0,catapult_fpga_latency
Throughput,10309.278350515464,catapult,BRAM,0,catapult_fpga_latency
Throughput,16949.15254237288,catapult,CLB,797,catapult_fpga_latency
Throughput,16949.15254237288,catapult,LUT,5020,catapult_fpga_latency
Throughput,16949.15254237288,catapult,FF,1356,catapult_fpga_latency
Throughput,16949.15254237288,catapult,DSP,0,catapult_fpga_latency
Throughput,16949.15254237288,catapult,BRAM,0,catapult_fpga_latency
Throughput,13513.513513513513,catapult,CLB,661,catapult_fpga_latency
Throughput,13513.513513513513,catapult,LUT,3686,catapult_fpga_latency
Throughput,13513.513513513513,catapult,FF,911,catapult_fpga_latency
Throughput,13513.513513513513,catapult,DSP,0,catapult_fpga_latency
Throughput,13513.513513513513,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.315789473683,catapult,CLB,650,catapult_fpga_latency
Throughput,10526.315789473683,catapult,LUT,3016,catapult_fpga_latency
Throughput,10526.315789473683,catapult,FF,1431,catapult_fpga_latency
Throughput,10526.315789473683,catapult,DSP,0,catapult_fpga_latency
Throughput,10526.315789473683,catapult,BRAM,0,catapult_fpga_latency
Throughput,10752.688172043012,catapult,CLB,641,catapult_fpga_latency
Throughput,10752.688172043012,catapult,LUT,3888,catapult_fpga_latency
Throughput,10752.688172043012,catapult,FF,1469,catapult_fpga_latency
Throughput,10752.688172043012,catapult,DSP,0,catapult_fpga_latency
Throughput,10752.688172043012,catapult,BRAM,0,catapult_fpga_latency
Throughput,11111.111111111111,catapult,CLB,637,catapult_fpga_latency
Throughput,11111.111111111111,catapult,LUT,3822,catapult_fpga_latency
Throughput,11111.111111111111,catapult,FF,1621,catapult_fpga_latency
Throughput,11111.111111111111,catapult,DSP,0,catapult_fpga_latency
Throughput,11111.111111111111,catapult,BRAM,0,catapult_fpga_latency
Throughput,16949.15254237288,catapult,CLB,719,catapult_fpga_latency
Throughput,16949.15254237288,catapult,LUT,4823,catapult_fpga_latency
Throughput,16949.15254237288,catapult,FF,1342,catapult_fpga_latency
Throughput,16949.15254237288,catapult,DSP,0,catapult_fpga_latency
Throughput,16949.15254237288,catapult,BRAM,0,catapult_fpga_latency
Throughput,13333.333333333334,catapult,CLB,489,catapult_fpga_latency
Throughput,13333.333333333334,catapult,LUT,2753,catapult_fpga_latency
Throughput,13333.333333333334,catapult,FF,935,catapult_fpga_latency
Throughput,13333.333333333334,catapult,DSP,0,catapult_fpga_latency
Throughput,13333.333333333334,catapult,BRAM,0,catapult_fpga_latency
Throughput,9615.384615384615,catapult,CLB,712,catapult_fpga_latency
Throughput,9615.384615384615,catapult,LUT,3797,catapult_fpga_latency
Throughput,9615.384615384615,catapult,FF,1381,catapult_fpga_latency
Throughput,9615.384615384615,catapult,DSP,0,catapult_fpga_latency
Throughput,9615.384615384615,catapult,BRAM,0,catapult_fpga_latency
Throughput,10000.0,catapult,CLB,639,catapult_fpga_latency
Throughput,10000.0,catapult,LUT,3911,catapult_fpga_latency
Throughput,10000.0,catapult,FF,1485,catapult_fpga_latency
Throughput,10000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,10000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,10638.297872340427,catapult,CLB,637,catapult_fpga_latency
Throughput,10638.297872340427,catapult,LUT,3859,catapult_fpga_latency
Throughput,10638.297872340427,catapult,FF,1630,catapult_fpga_latency
Throughput,10638.297872340427,catapult,DSP,0,catapult_fpga_latency
Throughput,10638.297872340427,catapult,BRAM,0,catapult_fpga_latency
Throughput,16949.15254237288,catapult,CLB,943,catapult_fpga_latency
Throughput,16949.15254237288,catapult,LUT,6274,catapult_fpga_latency
Throughput,16949.15254237288,catapult,FF,1505,catapult_fpga_latency
Throughput,16949.15254237288,catapult,DSP,0,catapult_fpga_latency
Throughput,16949.15254237288,catapult,BRAM,0,catapult_fpga_latency
Throughput,12820.51282051282,catapult,CLB,555,catapult_fpga_latency
Throughput,12820.51282051282,catapult,LUT,3144,catapult_fpga_latency
Throughput,12820.51282051282,catapult,FF,903,catapult_fpga_latency
Throughput,12820.51282051282,catapult,DSP,0,catapult_fpga_latency
Throughput,12820.51282051282,catapult,BRAM,0,catapult_fpga_latency
Throughput,10309.278350515464,catapult,CLB,571,catapult_fpga_latency
Throughput,10309.278350515464,catapult,LUT,2768,catapult_fpga_latency
Throughput,10309.278350515464,catapult,FF,1427,catapult_fpga_latency
Throughput,10309.278350515464,catapult,DSP,0,catapult_fpga_latency
Throughput,10309.278350515464,catapult,BRAM,0,catapult_fpga_latency
Throughput,10309.278350515464,catapult,CLB,604,catapult_fpga_latency
Throughput,10309.278350515464,catapult,LUT,3274,catapult_fpga_latency
Throughput,10309.278350515464,catapult,FF,1469,catapult_fpga_latency
Throughput,10309.278350515464,catapult,DSP,0,catapult_fpga_latency
Throughput,10309.278350515464,catapult,BRAM,0,catapult_fpga_latency
Throughput,11111.111111111111,catapult,CLB,595,catapult_fpga_latency
Throughput,11111.111111111111,catapult,LUT,3610,catapult_fpga_latency
Throughput,11111.111111111111,catapult,FF,1615,catapult_fpga_latency
Throughput,11111.111111111111,catapult,DSP,0,catapult_fpga_latency
Throughput,11111.111111111111,catapult,BRAM,0,catapult_fpga_latency
Throughput,17857.14285714286,catapult,CLB,729,catapult_fpga_latency
Throughput,17857.14285714286,catapult,LUT,4642,catapult_fpga_latency
Throughput,17857.14285714286,catapult,FF,1340,catapult_fpga_latency
Throughput,17857.14285714286,catapult,DSP,0,catapult_fpga_latency
Throughput,17857.14285714286,catapult,BRAM,0,catapult_fpga_latency
Throughput,9615.384615384615,catapult,CLB,561,catapult_fpga_latency
Throughput,9615.384615384615,catapult,LUT,2975,catapult_fpga_latency
Throughput,9615.384615384615,catapult,FF,1101,catapult_fpga_latency
Throughput,9615.384615384615,catapult,DSP,0,catapult_fpga_latency
Throughput,9615.384615384615,catapult,BRAM,0,catapult_fpga_latency
Throughput,7692.307692307693,catapult,CLB,718,catapult_fpga_latency
Throughput,7692.307692307693,catapult,LUT,3905,catapult_fpga_latency
Throughput,7692.307692307693,catapult,FF,1520,catapult_fpga_latency
Throughput,7692.307692307693,catapult,DSP,0,catapult_fpga_latency
Throughput,7692.307692307693,catapult,BRAM,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,CLB,728,catapult_fpga_latency
Throughput,8196.72131147541,catapult,LUT,4471,catapult_fpga_latency
Throughput,8196.72131147541,catapult,FF,1932,catapult_fpga_latency
Throughput,8196.72131147541,catapult,DSP,0,catapult_fpga_latency
Throughput,8196.72131147541,catapult,BRAM,0,catapult_fpga_latency
Throughput,10204.081632653062,catapult,CLB,722,catapult_fpga_latency
Throughput,10204.081632653062,catapult,LUT,4347,catapult_fpga_latency
Throughput,10204.081632653062,catapult,FF,1958,catapult_fpga_latency
Throughput,10204.081632653062,catapult,DSP,0,catapult_fpga_latency
Throughput,10204.081632653062,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.315789473683,catapult,CLB,873,catapult_fpga_latency
Throughput,10526.315789473683,catapult,LUT,5794,catapult_fpga_latency
Throughput,10526.315789473683,catapult,FF,1480,catapult_fpga_latency
Throughput,10526.315789473683,catapult,DSP,0,catapult_fpga_latency
Throughput,10526.315789473683,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.315789473683,catapult,CLB,555,catapult_fpga_latency
Throughput,10526.315789473683,catapult,LUT,3018,catapult_fpga_latency
Throughput,10526.315789473683,catapult,FF,1084,catapult_fpga_latency
Throughput,10526.315789473683,catapult,DSP,0,catapult_fpga_latency
Throughput,10526.315789473683,catapult,BRAM,0,catapult_fpga_latency
Throughput,7936.507936507936,catapult,CLB,656,catapult_fpga_latency
Throughput,7936.507936507936,catapult,LUT,3201,catapult_fpga_latency
Throughput,7936.507936507936,catapult,FF,1508,catapult_fpga_latency
Throughput,7936.507936507936,catapult,DSP,0,catapult_fpga_latency
Throughput,7936.507936507936,catapult,BRAM,0,catapult_fpga_latency
Throughput,8403.361344537814,catapult,CLB,653,catapult_fpga_latency
Throughput,8403.361344537814,catapult,LUT,4187,catapult_fpga_latency
Throughput,8403.361344537814,catapult,FF,1926,catapult_fpga_latency
Throughput,8403.361344537814,catapult,DSP,0,catapult_fpga_latency
Throughput,8403.361344537814,catapult,BRAM,0,catapult_fpga_latency
Throughput,9900.990099009901,catapult,CLB,677,catapult_fpga_latency
Throughput,9900.990099009901,catapult,LUT,3987,catapult_fpga_latency
Throughput,9900.990099009901,catapult,FF,1943,catapult_fpga_latency
Throughput,9900.990099009901,catapult,DSP,0,catapult_fpga_latency
Throughput,9900.990099009901,catapult,BRAM,0,catapult_fpga_latency
Throughput,10101.010101010103,catapult,CLB,871,catapult_fpga_latency
Throughput,10101.010101010103,catapult,LUT,5727,catapult_fpga_latency
Throughput,10101.010101010103,catapult,FF,1464,catapult_fpga_latency
Throughput,10101.010101010103,catapult,DSP,0,catapult_fpga_latency
Throughput,10101.010101010103,catapult,BRAM,0,catapult_fpga_latency
Throughput,10000.0,catapult,CLB,559,catapult_fpga_latency
Throughput,10000.0,catapult,LUT,3069,catapult_fpga_latency
Throughput,10000.0,catapult,FF,1108,catapult_fpga_latency
Throughput,10000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,10000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,7575.757575757575,catapult,CLB,734,catapult_fpga_latency
Throughput,7575.757575757575,catapult,LUT,4181,catapult_fpga_latency
Throughput,7575.757575757575,catapult,FF,1458,catapult_fpga_latency
Throughput,7575.757575757575,catapult,DSP,0,catapult_fpga_latency
Throughput,7575.757575757575,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.516129032258,catapult,CLB,679,catapult_fpga_latency
Throughput,8064.516129032258,catapult,LUT,4301,catapult_fpga_latency
Throughput,8064.516129032258,catapult,FF,1856,catapult_fpga_latency
Throughput,8064.516129032258,catapult,DSP,0,catapult_fpga_latency
Throughput,8064.516129032258,catapult,BRAM,0,catapult_fpga_latency
Throughput,9900.990099009901,catapult,CLB,730,catapult_fpga_latency
Throughput,9900.990099009901,catapult,LUT,4359,catapult_fpga_latency
Throughput,9900.990099009901,catapult,FF,1956,catapult_fpga_latency
Throughput,9900.990099009901,catapult,DSP,0,catapult_fpga_latency
Throughput,9900.990099009901,catapult,BRAM,0,catapult_fpga_latency
Throughput,10101.010101010103,catapult,CLB,1026,catapult_fpga_latency
Throughput,10101.010101010103,catapult,LUT,6661,catapult_fpga_latency
Throughput,10101.010101010103,catapult,FF,1505,catapult_fpga_latency
Throughput,10101.010101010103,catapult,DSP,0,catapult_fpga_latency
Throughput,10101.010101010103,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.921568627451,catapult,CLB,503,catapult_fpga_latency
Throughput,9803.921568627451,catapult,LUT,2843,catapult_fpga_latency
Throughput,9803.921568627451,catapult,FF,1076,catapult_fpga_latency
Throughput,9803.921568627451,catapult,DSP,0,catapult_fpga_latency
Throughput,9803.921568627451,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,622,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,3119,catapult_fpga_latency
Throughput,7812.5,catapult,FF,1504,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,0,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,8547.008547008547,catapult,CLB,639,catapult_fpga_latency
Throughput,8547.008547008547,catapult,LUT,3733,catapult_fpga_latency
Throughput,8547.008547008547,catapult,FF,1542,catapult_fpga_latency
Throughput,8547.008547008547,catapult,DSP,0,catapult_fpga_latency
Throughput,8547.008547008547,catapult,BRAM,0,catapult_fpga_latency
Throughput,9900.990099009901,catapult,CLB,633,catapult_fpga_latency
Throughput,9900.990099009901,catapult,LUT,3630,catapult_fpga_latency
Throughput,9900.990099009901,catapult,FF,1940,catapult_fpga_latency
Throughput,9900.990099009901,catapult,DSP,0,catapult_fpga_latency
Throughput,9900.990099009901,catapult,BRAM,0,catapult_fpga_latency
Throughput,10638.297872340427,catapult,CLB,890,catapult_fpga_latency
Throughput,10638.297872340427,catapult,LUT,5726,catapult_fpga_latency
Throughput,10638.297872340427,catapult,FF,1469,catapult_fpga_latency
Throughput,10638.297872340427,catapult,DSP,0,catapult_fpga_latency
Throughput,10638.297872340427,catapult,BRAM,0,catapult_fpga_latency
Throughput,21739.130434782608,catapult,CLB,459,catapult_fpga_latency
Throughput,21739.130434782608,catapult,LUT,2535,catapult_fpga_latency
Throughput,21739.130434782608,catapult,FF,873,catapult_fpga_latency
Throughput,21739.130434782608,catapult,DSP,0,catapult_fpga_latency
Throughput,21739.130434782608,catapult,BRAM,0,catapult_fpga_latency
Throughput,20000.0,catapult,CLB,651,catapult_fpga_latency
Throughput,20000.0,catapult,LUT,3390,catapult_fpga_latency
Throughput,20000.0,catapult,FF,1385,catapult_fpga_latency
Throughput,20000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,20000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,19607.843137254902,catapult,CLB,627,catapult_fpga_latency
Throughput,19607.843137254902,catapult,LUT,3826,catapult_fpga_latency
Throughput,19607.843137254902,catapult,FF,1428,catapult_fpga_latency
Throughput,19607.843137254902,catapult,DSP,0,catapult_fpga_latency
Throughput,19607.843137254902,catapult,BRAM,0,catapult_fpga_latency
Throughput,20000.0,catapult,CLB,711,catapult_fpga_latency
Throughput,20000.0,catapult,LUT,4446,catapult_fpga_latency
Throughput,20000.0,catapult,FF,1580,catapult_fpga_latency
Throughput,20000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,20000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,455,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,2586,catapult_fpga_latency
Throughput,31250.0,catapult,FF,1276,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,0,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,21739.130434782608,catapult,CLB,474,catapult_fpga_latency
Throughput,21739.130434782608,catapult,LUT,2584,catapult_fpga_latency
Throughput,21739.130434782608,catapult,FF,867,catapult_fpga_latency
Throughput,21739.130434782608,catapult,DSP,0,catapult_fpga_latency
Throughput,21739.130434782608,catapult,BRAM,0,catapult_fpga_latency
Throughput,18181.81818181818,catapult,CLB,568,catapult_fpga_latency
Throughput,18181.81818181818,catapult,LUT,2865,catapult_fpga_latency
Throughput,18181.81818181818,catapult,FF,1388,catapult_fpga_latency
Throughput,18181.81818181818,catapult,DSP,0,catapult_fpga_latency
Throughput,18181.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,20000.0,catapult,CLB,552,catapult_fpga_latency
Throughput,20000.0,catapult,LUT,3480,catapult_fpga_latency
Throughput,20000.0,catapult,FF,1432,catapult_fpga_latency
Throughput,20000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,20000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,20000.0,catapult,CLB,641,catapult_fpga_latency
Throughput,20000.0,catapult,LUT,4118,catapult_fpga_latency
Throughput,20000.0,catapult,FF,1573,catapult_fpga_latency
Throughput,20000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,20000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,28571.428571428572,catapult,CLB,412,catapult_fpga_latency
Throughput,28571.428571428572,catapult,LUT,2697,catapult_fpga_latency
Throughput,28571.428571428572,catapult,FF,1270,catapult_fpga_latency
Throughput,28571.428571428572,catapult,DSP,0,catapult_fpga_latency
Throughput,28571.428571428572,catapult,BRAM,0,catapult_fpga_latency
Throughput,21276.595744680853,catapult,CLB,472,catapult_fpga_latency
Throughput,21276.595744680853,catapult,LUT,2597,catapult_fpga_latency
Throughput,21276.595744680853,catapult,FF,888,catapult_fpga_latency
Throughput,21276.595744680853,catapult,DSP,0,catapult_fpga_latency
Throughput,21276.595744680853,catapult,BRAM,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,CLB,706,catapult_fpga_latency
Throughput,19230.76923076923,catapult,LUT,3480,catapult_fpga_latency
Throughput,19230.76923076923,catapult,FF,1331,catapult_fpga_latency
Throughput,19230.76923076923,catapult,DSP,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,BRAM,0,catapult_fpga_latency
Throughput,20408.163265306124,catapult,CLB,590,catapult_fpga_latency
Throughput,20408.163265306124,catapult,LUT,3546,catapult_fpga_latency
Throughput,20408.163265306124,catapult,FF,1445,catapult_fpga_latency
Throughput,20408.163265306124,catapult,DSP,0,catapult_fpga_latency
Throughput,20408.163265306124,catapult,BRAM,0,catapult_fpga_latency
Throughput,18181.81818181818,catapult,CLB,697,catapult_fpga_latency
Throughput,18181.81818181818,catapult,LUT,4323,catapult_fpga_latency
Throughput,18181.81818181818,catapult,FF,1583,catapult_fpga_latency
Throughput,18181.81818181818,catapult,DSP,0,catapult_fpga_latency
Throughput,18181.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,29411.764705882353,catapult,CLB,529,catapult_fpga_latency
Throughput,29411.764705882353,catapult,LUT,3007,catapult_fpga_latency
Throughput,29411.764705882353,catapult,FF,1476,catapult_fpga_latency
Throughput,29411.764705882353,catapult,DSP,0,catapult_fpga_latency
Throughput,29411.764705882353,catapult,BRAM,0,catapult_fpga_latency
Throughput,21739.130434782608,catapult,CLB,444,catapult_fpga_latency
Throughput,21739.130434782608,catapult,LUT,2403,catapult_fpga_latency
Throughput,21739.130434782608,catapult,FF,855,catapult_fpga_latency
Throughput,21739.130434782608,catapult,DSP,0,catapult_fpga_latency
Throughput,21739.130434782608,catapult,BRAM,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,CLB,609,catapult_fpga_latency
Throughput,18867.924528301886,catapult,LUT,2641,catapult_fpga_latency
Throughput,18867.924528301886,catapult,FF,1373,catapult_fpga_latency
Throughput,18867.924528301886,catapult,DSP,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,BRAM,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,CLB,539,catapult_fpga_latency
Throughput,18867.924528301886,catapult,LUT,2948,catapult_fpga_latency
Throughput,18867.924528301886,catapult,FF,1428,catapult_fpga_latency
Throughput,18867.924528301886,catapult,DSP,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,BRAM,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,CLB,610,catapult_fpga_latency
Throughput,19230.76923076923,catapult,LUT,3923,catapult_fpga_latency
Throughput,19230.76923076923,catapult,FF,1562,catapult_fpga_latency
Throughput,19230.76923076923,catapult,DSP,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,BRAM,0,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,350,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,2251,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,1248,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,0,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,catapult_fpga_latency
Throughput,12345.679012345678,catapult,CLB,536,catapult_fpga_latency
Throughput,12345.679012345678,catapult,LUT,3172,catapult_fpga_latency
Throughput,12345.679012345678,catapult,FF,951,catapult_fpga_latency
Throughput,12345.679012345678,catapult,DSP,0,catapult_fpga_latency
Throughput,12345.679012345678,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,750,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,3804,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,1422,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,13333.333333333334,catapult,CLB,686,catapult_fpga_latency
Throughput,13333.333333333334,catapult,LUT,4185,catapult_fpga_latency
Throughput,13333.333333333334,catapult,FF,1831,catapult_fpga_latency
Throughput,13333.333333333334,catapult,DSP,0,catapult_fpga_latency
Throughput,13333.333333333334,catapult,BRAM,0,catapult_fpga_latency
Throughput,12820.51282051282,catapult,CLB,801,catapult_fpga_latency
Throughput,12820.51282051282,catapult,LUT,4814,catapult_fpga_latency
Throughput,12820.51282051282,catapult,FF,1849,catapult_fpga_latency
Throughput,12820.51282051282,catapult,DSP,0,catapult_fpga_latency
Throughput,12820.51282051282,catapult,BRAM,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,CLB,578,catapult_fpga_latency
Throughput,17543.859649122805,catapult,LUT,3513,catapult_fpga_latency
Throughput,17543.859649122805,catapult,FF,1281,catapult_fpga_latency
Throughput,17543.859649122805,catapult,DSP,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,BRAM,0,catapult_fpga_latency
Throughput,12499.999999999998,catapult,CLB,541,catapult_fpga_latency
Throughput,12499.999999999998,catapult,LUT,3047,catapult_fpga_latency
Throughput,12499.999999999998,catapult,FF,921,catapult_fpga_latency
Throughput,12499.999999999998,catapult,DSP,0,catapult_fpga_latency
Throughput,12499.999999999998,catapult,BRAM,0,catapult_fpga_latency
Throughput,10101.010101010103,catapult,CLB,633,catapult_fpga_latency
Throughput,10101.010101010103,catapult,LUT,3253,catapult_fpga_latency
Throughput,10101.010101010103,catapult,FF,1398,catapult_fpga_latency
Throughput,10101.010101010103,catapult,DSP,0,catapult_fpga_latency
Throughput,10101.010101010103,catapult,BRAM,0,catapult_fpga_latency
Throughput,13333.333333333334,catapult,CLB,642,catapult_fpga_latency
Throughput,13333.333333333334,catapult,LUT,4082,catapult_fpga_latency
Throughput,13333.333333333334,catapult,FF,1822,catapult_fpga_latency
Throughput,13333.333333333334,catapult,DSP,0,catapult_fpga_latency
Throughput,13333.333333333334,catapult,BRAM,0,catapult_fpga_latency
Throughput,13513.513513513513,catapult,CLB,742,catapult_fpga_latency
Throughput,13513.513513513513,catapult,LUT,4488,catapult_fpga_latency
Throughput,13513.513513513513,catapult,FF,1834,catapult_fpga_latency
Throughput,13513.513513513513,catapult,DSP,0,catapult_fpga_latency
Throughput,13513.513513513513,catapult,BRAM,0,catapult_fpga_latency
Throughput,17857.14285714286,catapult,CLB,560,catapult_fpga_latency
Throughput,17857.14285714286,catapult,LUT,3452,catapult_fpga_latency
Throughput,17857.14285714286,catapult,FF,1272,catapult_fpga_latency
Throughput,17857.14285714286,catapult,DSP,0,catapult_fpga_latency
Throughput,17857.14285714286,catapult,BRAM,0,catapult_fpga_latency
Throughput,12820.51282051282,catapult,CLB,519,catapult_fpga_latency
Throughput,12820.51282051282,catapult,LUT,3017,catapult_fpga_latency
Throughput,12820.51282051282,catapult,FF,954,catapult_fpga_latency
Throughput,12820.51282051282,catapult,DSP,0,catapult_fpga_latency
Throughput,12820.51282051282,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.921568627451,catapult,CLB,740,catapult_fpga_latency
Throughput,9803.921568627451,catapult,LUT,3843,catapult_fpga_latency
Throughput,9803.921568627451,catapult,FF,1364,catapult_fpga_latency
Throughput,9803.921568627451,catapult,DSP,0,catapult_fpga_latency
Throughput,9803.921568627451,catapult,BRAM,0,catapult_fpga_latency
Throughput,12658.227848101267,catapult,CLB,699,catapult_fpga_latency
Throughput,12658.227848101267,catapult,LUT,4235,catapult_fpga_latency
Throughput,12658.227848101267,catapult,FF,1846,catapult_fpga_latency
Throughput,12658.227848101267,catapult,DSP,0,catapult_fpga_latency
Throughput,12658.227848101267,catapult,BRAM,0,catapult_fpga_latency
Throughput,12987.012987012988,catapult,CLB,758,catapult_fpga_latency
Throughput,12987.012987012988,catapult,LUT,4727,catapult_fpga_latency
Throughput,12987.012987012988,catapult,FF,1863,catapult_fpga_latency
Throughput,12987.012987012988,catapult,DSP,0,catapult_fpga_latency
Throughput,12987.012987012988,catapult,BRAM,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,CLB,705,catapult_fpga_latency
Throughput,17543.859649122805,catapult,LUT,4226,catapult_fpga_latency
Throughput,17543.859649122805,catapult,FF,1510,catapult_fpga_latency
Throughput,17543.859649122805,catapult,DSP,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,BRAM,0,catapult_fpga_latency
Throughput,12820.51282051282,catapult,CLB,565,catapult_fpga_latency
Throughput,12820.51282051282,catapult,LUT,3211,catapult_fpga_latency
Throughput,12820.51282051282,catapult,FF,915,catapult_fpga_latency
Throughput,12820.51282051282,catapult,DSP,0,catapult_fpga_latency
Throughput,12820.51282051282,catapult,BRAM,0,catapult_fpga_latency
Throughput,10101.010101010103,catapult,CLB,632,catapult_fpga_latency
Throughput,10101.010101010103,catapult,LUT,3203,catapult_fpga_latency
Throughput,10101.010101010103,catapult,FF,1397,catapult_fpga_latency
Throughput,10101.010101010103,catapult,DSP,0,catapult_fpga_latency
Throughput,10101.010101010103,catapult,BRAM,0,catapult_fpga_latency
Throughput,13513.513513513513,catapult,CLB,606,catapult_fpga_latency
Throughput,13513.513513513513,catapult,LUT,3667,catapult_fpga_latency
Throughput,13513.513513513513,catapult,FF,1442,catapult_fpga_latency
Throughput,13513.513513513513,catapult,DSP,0,catapult_fpga_latency
Throughput,13513.513513513513,catapult,BRAM,0,catapult_fpga_latency
Throughput,13513.513513513513,catapult,CLB,677,catapult_fpga_latency
Throughput,13513.513513513513,catapult,LUT,4198,catapult_fpga_latency
Throughput,13513.513513513513,catapult,FF,1831,catapult_fpga_latency
Throughput,13513.513513513513,catapult,DSP,0,catapult_fpga_latency
Throughput,13513.513513513513,catapult,BRAM,0,catapult_fpga_latency
Throughput,17857.14285714286,catapult,CLB,558,catapult_fpga_latency
Throughput,17857.14285714286,catapult,LUT,3426,catapult_fpga_latency
Throughput,17857.14285714286,catapult,FF,1268,catapult_fpga_latency
Throughput,17857.14285714286,catapult,DSP,0,catapult_fpga_latency
Throughput,17857.14285714286,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.557522123894,catapult,CLB,694,catapult_fpga_latency
Throughput,8849.557522123894,catapult,LUT,4077,catapult_fpga_latency
Throughput,8849.557522123894,catapult,FF,987,catapult_fpga_latency
Throughput,8849.557522123894,catapult,DSP,0,catapult_fpga_latency
Throughput,8849.557522123894,catapult,BRAM,0,catapult_fpga_latency
Throughput,6802.721088435374,catapult,CLB,863,catapult_fpga_latency
Throughput,6802.721088435374,catapult,LUT,4368,catapult_fpga_latency
Throughput,6802.721088435374,catapult,FF,1395,catapult_fpga_latency
Throughput,6802.721088435374,catapult,DSP,0,catapult_fpga_latency
Throughput,6802.721088435374,catapult,BRAM,0,catapult_fpga_latency
Throughput,7352.941176470588,catapult,CLB,761,catapult_fpga_latency
Throughput,7352.941176470588,catapult,LUT,4571,catapult_fpga_latency
Throughput,7352.941176470588,catapult,FF,1449,catapult_fpga_latency
Throughput,7352.941176470588,catapult,DSP,0,catapult_fpga_latency
Throughput,7352.941176470588,catapult,BRAM,0,catapult_fpga_latency
Throughput,7299.270072992701,catapult,CLB,868,catapult_fpga_latency
Throughput,7299.270072992701,catapult,LUT,5430,catapult_fpga_latency
Throughput,7299.270072992701,catapult,FF,1590,catapult_fpga_latency
Throughput,7299.270072992701,catapult,DSP,0,catapult_fpga_latency
Throughput,7299.270072992701,catapult,BRAM,0,catapult_fpga_latency
Throughput,10526.315789473683,catapult,CLB,1004,catapult_fpga_latency
Throughput,10526.315789473683,catapult,LUT,5319,catapult_fpga_latency
Throughput,10526.315789473683,catapult,FF,1454,catapult_fpga_latency
Throughput,10526.315789473683,catapult,DSP,0,catapult_fpga_latency
Throughput,10526.315789473683,catapult,BRAM,0,catapult_fpga_latency
Throughput,9259.25925925926,catapult,CLB,698,catapult_fpga_latency
Throughput,9259.25925925926,catapult,LUT,3798,catapult_fpga_latency
Throughput,9259.25925925926,catapult,FF,979,catapult_fpga_latency
Throughput,9259.25925925926,catapult,DSP,0,catapult_fpga_latency
Throughput,9259.25925925926,catapult,BRAM,0,catapult_fpga_latency
Throughput,7299.270072992701,catapult,CLB,799,catapult_fpga_latency
Throughput,7299.270072992701,catapult,LUT,4178,catapult_fpga_latency
Throughput,7299.270072992701,catapult,FF,1397,catapult_fpga_latency
Throughput,7299.270072992701,catapult,DSP,0,catapult_fpga_latency
Throughput,7299.270072992701,catapult,BRAM,0,catapult_fpga_latency
Throughput,7299.270072992701,catapult,CLB,718,catapult_fpga_latency
Throughput,7299.270072992701,catapult,LUT,4465,catapult_fpga_latency
Throughput,7299.270072992701,catapult,FF,1437,catapult_fpga_latency
Throughput,7299.270072992701,catapult,DSP,0,catapult_fpga_latency
Throughput,7299.270072992701,catapult,BRAM,0,catapult_fpga_latency
Throughput,7692.307692307693,catapult,CLB,804,catapult_fpga_latency
Throughput,7692.307692307693,catapult,LUT,5128,catapult_fpga_latency
Throughput,7692.307692307693,catapult,FF,1584,catapult_fpga_latency
Throughput,7692.307692307693,catapult,DSP,0,catapult_fpga_latency
Throughput,7692.307692307693,catapult,BRAM,0,catapult_fpga_latency
Throughput,11363.636363636364,catapult,CLB,868,catapult_fpga_latency
Throughput,11363.636363636364,catapult,LUT,5226,catapult_fpga_latency
Throughput,11363.636363636364,catapult,FF,1456,catapult_fpga_latency
Throughput,11363.636363636364,catapult,DSP,0,catapult_fpga_latency
Throughput,11363.636363636364,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.311926605504,catapult,CLB,681,catapult_fpga_latency
Throughput,9174.311926605504,catapult,LUT,3818,catapult_fpga_latency
Throughput,9174.311926605504,catapult,FF,1000,catapult_fpga_latency
Throughput,9174.311926605504,catapult,DSP,0,catapult_fpga_latency
Throughput,9174.311926605504,catapult,BRAM,0,catapult_fpga_latency
Throughput,7142.857142857143,catapult,CLB,913,catapult_fpga_latency
Throughput,7142.857142857143,catapult,LUT,4622,catapult_fpga_latency
Throughput,7142.857142857143,catapult,FF,1327,catapult_fpga_latency
Throughput,7142.857142857143,catapult,DSP,0,catapult_fpga_latency
Throughput,7142.857142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,6896.551724137931,catapult,CLB,726,catapult_fpga_latency
Throughput,6896.551724137931,catapult,LUT,4358,catapult_fpga_latency
Throughput,6896.551724137931,catapult,FF,1438,catapult_fpga_latency
Throughput,6896.551724137931,catapult,DSP,0,catapult_fpga_latency
Throughput,6896.551724137931,catapult,BRAM,0,catapult_fpga_latency
Throughput,6993.006993006993,catapult,CLB,864,catapult_fpga_latency
Throughput,6993.006993006993,catapult,LUT,5349,catapult_fpga_latency
Throughput,6993.006993006993,catapult,FF,1581,catapult_fpga_latency
Throughput,6993.006993006993,catapult,DSP,0,catapult_fpga_latency
Throughput,6993.006993006993,catapult,BRAM,0,catapult_fpga_latency
Throughput,11235.955056179775,catapult,CLB,983,catapult_fpga_latency
Throughput,11235.955056179775,catapult,LUT,6019,catapult_fpga_latency
Throughput,11235.955056179775,catapult,FF,1481,catapult_fpga_latency
Throughput,11235.955056179775,catapult,DSP,0,catapult_fpga_latency
Throughput,11235.955056179775,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.311926605504,catapult,CLB,692,catapult_fpga_latency
Throughput,9174.311926605504,catapult,LUT,3753,catapult_fpga_latency
Throughput,9174.311926605504,catapult,FF,970,catapult_fpga_latency
Throughput,9174.311926605504,catapult,DSP,0,catapult_fpga_latency
Throughput,9174.311926605504,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.587786259542,catapult,CLB,767,catapult_fpga_latency
Throughput,7633.587786259542,catapult,LUT,3974,catapult_fpga_latency
Throughput,7633.587786259542,catapult,FF,1387,catapult_fpga_latency
Throughput,7633.587786259542,catapult,DSP,0,catapult_fpga_latency
Throughput,7633.587786259542,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.407407407407,catapult,CLB,715,catapult_fpga_latency
Throughput,7407.407407407407,catapult,LUT,4010,catapult_fpga_latency
Throughput,7407.407407407407,catapult,FF,1442,catapult_fpga_latency
Throughput,7407.407407407407,catapult,DSP,0,catapult_fpga_latency
Throughput,7407.407407407407,catapult,BRAM,0,catapult_fpga_latency
Throughput,7518.796992481202,catapult,CLB,779,catapult_fpga_latency
Throughput,7518.796992481202,catapult,LUT,4854,catapult_fpga_latency
Throughput,7518.796992481202,catapult,FF,1589,catapult_fpga_latency
Throughput,7518.796992481202,catapult,DSP,0,catapult_fpga_latency
Throughput,7518.796992481202,catapult,BRAM,0,catapult_fpga_latency
Throughput,11363.636363636364,catapult,CLB,894,catapult_fpga_latency
Throughput,11363.636363636364,catapult,LUT,5281,catapult_fpga_latency
Throughput,11363.636363636364,catapult,FF,1451,catapult_fpga_latency
Throughput,11363.636363636364,catapult,DSP,0,catapult_fpga_latency
Throughput,11363.636363636364,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,CLB,786,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,LUT,4535,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,FF,1087,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,DSP,0,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.861878453038,catapult,CLB,849,catapult_fpga_latency
Throughput,5524.861878453038,catapult,LUT,4776,catapult_fpga_latency
Throughput,5524.861878453038,catapult,FF,1482,catapult_fpga_latency
Throughput,5524.861878453038,catapult,DSP,0,catapult_fpga_latency
Throughput,5524.861878453038,catapult,BRAM,0,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,CLB,915,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,LUT,5276,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,FF,1898,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,DSP,0,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.198581560283,catapult,CLB,991,catapult_fpga_latency
Throughput,7092.198581560283,catapult,LUT,5974,catapult_fpga_latency
Throughput,7092.198581560283,catapult,FF,1922,catapult_fpga_latency
Throughput,7092.198581560283,catapult,DSP,0,catapult_fpga_latency
Throughput,7092.198581560283,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.407407407407,catapult,CLB,925,catapult_fpga_latency
Throughput,7407.407407407407,catapult,LUT,5942,catapult_fpga_latency
Throughput,7407.407407407407,catapult,FF,1617,catapult_fpga_latency
Throughput,7407.407407407407,catapult,DSP,0,catapult_fpga_latency
Throughput,7407.407407407407,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.198581560283,catapult,CLB,810,catapult_fpga_latency
Throughput,7092.198581560283,catapult,LUT,4566,catapult_fpga_latency
Throughput,7092.198581560283,catapult,FF,1065,catapult_fpga_latency
Throughput,7092.198581560283,catapult,DSP,0,catapult_fpga_latency
Throughput,7092.198581560283,catapult,BRAM,0,catapult_fpga_latency
Throughput,5494.505494505494,catapult,CLB,826,catapult_fpga_latency
Throughput,5494.505494505494,catapult,LUT,4152,catapult_fpga_latency
Throughput,5494.505494505494,catapult,FF,1471,catapult_fpga_latency
Throughput,5494.505494505494,catapult,DSP,0,catapult_fpga_latency
Throughput,5494.505494505494,catapult,BRAM,0,catapult_fpga_latency
Throughput,5681.818181818182,catapult,CLB,843,catapult_fpga_latency
Throughput,5681.818181818182,catapult,LUT,4980,catapult_fpga_latency
Throughput,5681.818181818182,catapult,FF,1892,catapult_fpga_latency
Throughput,5681.818181818182,catapult,DSP,0,catapult_fpga_latency
Throughput,5681.818181818182,catapult,BRAM,0,catapult_fpga_latency
Throughput,7194.244604316547,catapult,CLB,932,catapult_fpga_latency
Throughput,7194.244604316547,catapult,LUT,5654,catapult_fpga_latency
Throughput,7194.244604316547,catapult,FF,1915,catapult_fpga_latency
Throughput,7194.244604316547,catapult,DSP,0,catapult_fpga_latency
Throughput,7194.244604316547,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.686567164179,catapult,CLB,995,catapult_fpga_latency
Throughput,7462.686567164179,catapult,LUT,6090,catapult_fpga_latency
Throughput,7462.686567164179,catapult,FF,1554,catapult_fpga_latency
Throughput,7462.686567164179,catapult,DSP,0,catapult_fpga_latency
Throughput,7462.686567164179,catapult,BRAM,0,catapult_fpga_latency
Throughput,7299.270072992701,catapult,CLB,808,catapult_fpga_latency
Throughput,7299.270072992701,catapult,LUT,4585,catapult_fpga_latency
Throughput,7299.270072992701,catapult,FF,1080,catapult_fpga_latency
Throughput,7299.270072992701,catapult,DSP,0,catapult_fpga_latency
Throughput,7299.270072992701,catapult,BRAM,0,catapult_fpga_latency
Throughput,5524.861878453038,catapult,CLB,929,catapult_fpga_latency
Throughput,5524.861878453038,catapult,LUT,5171,catapult_fpga_latency
Throughput,5524.861878453038,catapult,FF,1410,catapult_fpga_latency
Throughput,5524.861878453038,catapult,DSP,0,catapult_fpga_latency
Throughput,5524.861878453038,catapult,BRAM,0,catapult_fpga_latency
Throughput,5813.953488372093,catapult,CLB,849,catapult_fpga_latency
Throughput,5813.953488372093,catapult,LUT,4996,catapult_fpga_latency
Throughput,5813.953488372093,catapult,FF,1896,catapult_fpga_latency
Throughput,5813.953488372093,catapult,DSP,0,catapult_fpga_latency
Throughput,5813.953488372093,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.198581560283,catapult,CLB,991,catapult_fpga_latency
Throughput,7092.198581560283,catapult,LUT,5930,catapult_fpga_latency
Throughput,7092.198581560283,catapult,FF,1920,catapult_fpga_latency
Throughput,7092.198581560283,catapult,DSP,0,catapult_fpga_latency
Throughput,7092.198581560283,catapult,BRAM,0,catapult_fpga_latency
Throughput,7518.796992481202,catapult,CLB,1018,catapult_fpga_latency
Throughput,7518.796992481202,catapult,LUT,6650,catapult_fpga_latency
Throughput,7518.796992481202,catapult,FF,1581,catapult_fpga_latency
Throughput,7518.796992481202,catapult,DSP,0,catapult_fpga_latency
Throughput,7518.796992481202,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.407407407407,catapult,CLB,815,catapult_fpga_latency
Throughput,7407.407407407407,catapult,LUT,4474,catapult_fpga_latency
Throughput,7407.407407407407,catapult,FF,1056,catapult_fpga_latency
Throughput,7407.407407407407,catapult,DSP,0,catapult_fpga_latency
Throughput,7407.407407407407,catapult,BRAM,0,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,CLB,885,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,LUT,4398,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,FF,1465,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,DSP,0,catapult_fpga_latency
Throughput,5617.9775280898875,catapult,BRAM,0,catapult_fpga_latency
Throughput,5847.953216374269,catapult,CLB,790,catapult_fpga_latency
Throughput,5847.953216374269,catapult,LUT,4518,catapult_fpga_latency
Throughput,5847.953216374269,catapult,FF,1509,catapult_fpga_latency
Throughput,5847.953216374269,catapult,DSP,0,catapult_fpga_latency
Throughput,5847.953216374269,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.686567164179,catapult,CLB,908,catapult_fpga_latency
Throughput,7462.686567164179,catapult,LUT,5432,catapult_fpga_latency
Throughput,7462.686567164179,catapult,FF,1912,catapult_fpga_latency
Throughput,7462.686567164179,catapult,DSP,0,catapult_fpga_latency
Throughput,7462.686567164179,catapult,BRAM,0,catapult_fpga_latency
Throughput,7462.686567164179,catapult,CLB,855,catapult_fpga_latency
Throughput,7462.686567164179,catapult,LUT,5983,catapult_fpga_latency
Throughput,7462.686567164179,catapult,FF,1563,catapult_fpga_latency
Throughput,7462.686567164179,catapult,DSP,0,catapult_fpga_latency
Throughput,7462.686567164179,catapult,BRAM,0,catapult_fpga_latency
Throughput,13888.888888888889,catapult,CLB,498,catapult_fpga_latency
Throughput,13888.888888888889,catapult,LUT,2732,catapult_fpga_latency
Throughput,13888.888888888889,catapult,FF,897,catapult_fpga_latency
Throughput,13888.888888888889,catapult,DSP,0,catapult_fpga_latency
Throughput,13888.888888888889,catapult,BRAM,0,catapult_fpga_latency
Throughput,12820.51282051282,catapult,CLB,627,catapult_fpga_latency
Throughput,12820.51282051282,catapult,LUT,3473,catapult_fpga_latency
Throughput,12820.51282051282,catapult,FF,1408,catapult_fpga_latency
Throughput,12820.51282051282,catapult,DSP,0,catapult_fpga_latency
Throughput,12820.51282051282,catapult,BRAM,0,catapult_fpga_latency
Throughput,13888.888888888889,catapult,CLB,615,catapult_fpga_latency
Throughput,13888.888888888889,catapult,LUT,3712,catapult_fpga_latency
Throughput,13888.888888888889,catapult,FF,1443,catapult_fpga_latency
Throughput,13888.888888888889,catapult,DSP,0,catapult_fpga_latency
Throughput,13888.888888888889,catapult,BRAM,0,catapult_fpga_latency
Throughput,13513.513513513513,catapult,CLB,722,catapult_fpga_latency
Throughput,13513.513513513513,catapult,LUT,4600,catapult_fpga_latency
Throughput,13513.513513513513,catapult,FF,1602,catapult_fpga_latency
Throughput,13513.513513513513,catapult,DSP,0,catapult_fpga_latency
Throughput,13513.513513513513,catapult,BRAM,0,catapult_fpga_latency
Throughput,19607.843137254902,catapult,CLB,400,catapult_fpga_latency
Throughput,19607.843137254902,catapult,LUT,2417,catapult_fpga_latency
Throughput,19607.843137254902,catapult,FF,1276,catapult_fpga_latency
Throughput,19607.843137254902,catapult,DSP,0,catapult_fpga_latency
Throughput,19607.843137254902,catapult,BRAM,0,catapult_fpga_latency
Throughput,14084.507042253521,catapult,CLB,451,catapult_fpga_latency
Throughput,14084.507042253521,catapult,LUT,2569,catapult_fpga_latency
Throughput,14084.507042253521,catapult,FF,880,catapult_fpga_latency
Throughput,14084.507042253521,catapult,DSP,0,catapult_fpga_latency
Throughput,14084.507042253521,catapult,BRAM,0,catapult_fpga_latency
Throughput,13157.894736842105,catapult,CLB,561,catapult_fpga_latency
Throughput,13157.894736842105,catapult,LUT,2661,catapult_fpga_latency
Throughput,13157.894736842105,catapult,FF,1396,catapult_fpga_latency
Throughput,13157.894736842105,catapult,DSP,0,catapult_fpga_latency
Throughput,13157.894736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,12820.51282051282,catapult,CLB,579,catapult_fpga_latency
Throughput,12820.51282051282,catapult,LUT,3582,catapult_fpga_latency
Throughput,12820.51282051282,catapult,FF,1439,catapult_fpga_latency
Throughput,12820.51282051282,catapult,DSP,0,catapult_fpga_latency
Throughput,12820.51282051282,catapult,BRAM,0,catapult_fpga_latency
Throughput,13698.630136986301,catapult,CLB,678,catapult_fpga_latency
Throughput,13698.630136986301,catapult,LUT,4323,catapult_fpga_latency
Throughput,13698.630136986301,catapult,FF,1585,catapult_fpga_latency
Throughput,13698.630136986301,catapult,DSP,0,catapult_fpga_latency
Throughput,13698.630136986301,catapult,BRAM,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,CLB,360,catapult_fpga_latency
Throughput,20833.333333333332,catapult,LUT,2355,catapult_fpga_latency
Throughput,20833.333333333332,catapult,FF,1268,catapult_fpga_latency
Throughput,20833.333333333332,catapult,DSP,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,BRAM,0,catapult_fpga_latency
Throughput,14285.714285714286,catapult,CLB,477,catapult_fpga_latency
Throughput,14285.714285714286,catapult,LUT,2627,catapult_fpga_latency
Throughput,14285.714285714286,catapult,FF,903,catapult_fpga_latency
Throughput,14285.714285714286,catapult,DSP,0,catapult_fpga_latency
Throughput,14285.714285714286,catapult,BRAM,0,catapult_fpga_latency
Throughput,12195.121951219511,catapult,CLB,710,catapult_fpga_latency
Throughput,12195.121951219511,catapult,LUT,3640,catapult_fpga_latency
Throughput,12195.121951219511,catapult,FF,1347,catapult_fpga_latency
Throughput,12195.121951219511,catapult,DSP,0,catapult_fpga_latency
Throughput,12195.121951219511,catapult,BRAM,0,catapult_fpga_latency
Throughput,13157.894736842105,catapult,CLB,549,catapult_fpga_latency
Throughput,13157.894736842105,catapult,LUT,3563,catapult_fpga_latency
Throughput,13157.894736842105,catapult,FF,1455,catapult_fpga_latency
Throughput,13157.894736842105,catapult,DSP,0,catapult_fpga_latency
Throughput,13157.894736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,12987.012987012988,catapult,CLB,731,catapult_fpga_latency
Throughput,12987.012987012988,catapult,LUT,4534,catapult_fpga_latency
Throughput,12987.012987012988,catapult,FF,1607,catapult_fpga_latency
Throughput,12987.012987012988,catapult,DSP,0,catapult_fpga_latency
Throughput,12987.012987012988,catapult,BRAM,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,CLB,546,catapult_fpga_latency
Throughput,19230.76923076923,catapult,LUT,3469,catapult_fpga_latency
Throughput,19230.76923076923,catapult,FF,1500,catapult_fpga_latency
Throughput,19230.76923076923,catapult,DSP,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,BRAM,0,catapult_fpga_latency
Throughput,14492.753623188406,catapult,CLB,466,catapult_fpga_latency
Throughput,14492.753623188406,catapult,LUT,2559,catapult_fpga_latency
Throughput,14492.753623188406,catapult,FF,872,catapult_fpga_latency
Throughput,14492.753623188406,catapult,DSP,0,catapult_fpga_latency
Throughput,14492.753623188406,catapult,BRAM,0,catapult_fpga_latency
Throughput,13157.894736842105,catapult,CLB,557,catapult_fpga_latency
Throughput,13157.894736842105,catapult,LUT,2820,catapult_fpga_latency
Throughput,13157.894736842105,catapult,FF,1392,catapult_fpga_latency
Throughput,13157.894736842105,catapult,DSP,0,catapult_fpga_latency
Throughput,13157.894736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,11764.70588235294,catapult,CLB,544,catapult_fpga_latency
Throughput,11764.70588235294,catapult,LUT,3066,catapult_fpga_latency
Throughput,11764.70588235294,catapult,FF,1439,catapult_fpga_latency
Throughput,11764.70588235294,catapult,DSP,0,catapult_fpga_latency
Throughput,11764.70588235294,catapult,BRAM,0,catapult_fpga_latency
Throughput,12820.51282051282,catapult,CLB,638,catapult_fpga_latency
Throughput,12820.51282051282,catapult,LUT,4035,catapult_fpga_latency
Throughput,12820.51282051282,catapult,FF,1582,catapult_fpga_latency
Throughput,12820.51282051282,catapult,DSP,0,catapult_fpga_latency
Throughput,12820.51282051282,catapult,BRAM,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,CLB,301,catapult_fpga_latency
Throughput,19230.76923076923,catapult,LUT,1986,catapult_fpga_latency
Throughput,19230.76923076923,catapult,FF,1257,catapult_fpga_latency
Throughput,19230.76923076923,catapult,DSP,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.962264150943,catapult,CLB,552,catapult_fpga_latency
Throughput,9433.962264150943,catapult,LUT,3077,catapult_fpga_latency
Throughput,9433.962264150943,catapult,FF,849,catapult_fpga_latency
Throughput,9433.962264150943,catapult,DSP,0,catapult_fpga_latency
Throughput,9433.962264150943,catapult,BRAM,0,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,CLB,798,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,LUT,4017,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,FF,1306,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,DSP,0,catapult_fpga_latency
Throughput,7042.2535211267605,catapult,BRAM,0,catapult_fpga_latency
Throughput,9615.384615384615,catapult,CLB,722,catapult_fpga_latency
Throughput,9615.384615384615,catapult,LUT,4264,catapult_fpga_latency
Throughput,9615.384615384615,catapult,FF,1733,catapult_fpga_latency
Throughput,9615.384615384615,catapult,DSP,0,catapult_fpga_latency
Throughput,9615.384615384615,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.009009009009,catapult,CLB,843,catapult_fpga_latency
Throughput,9009.009009009009,catapult,LUT,5028,catapult_fpga_latency
Throughput,9009.009009009009,catapult,FF,1769,catapult_fpga_latency
Throughput,9009.009009009009,catapult,DSP,0,catapult_fpga_latency
Throughput,9009.009009009009,catapult,BRAM,0,catapult_fpga_latency
Throughput,11764.70588235294,catapult,CLB,583,catapult_fpga_latency
Throughput,11764.70588235294,catapult,LUT,3658,catapult_fpga_latency
Throughput,11764.70588235294,catapult,FF,1300,catapult_fpga_latency
Throughput,11764.70588235294,catapult,DSP,0,catapult_fpga_latency
Throughput,11764.70588235294,catapult,BRAM,0,catapult_fpga_latency
Throughput,8403.361344537814,catapult,CLB,569,catapult_fpga_latency
Throughput,8403.361344537814,catapult,LUT,3224,catapult_fpga_latency
Throughput,8403.361344537814,catapult,FF,835,catapult_fpga_latency
Throughput,8403.361344537814,catapult,DSP,0,catapult_fpga_latency
Throughput,8403.361344537814,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,768,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,3514,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,1296,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,9615.384615384615,catapult,CLB,662,catapult_fpga_latency
Throughput,9615.384615384615,catapult,LUT,4043,catapult_fpga_latency
Throughput,9615.384615384615,catapult,FF,1728,catapult_fpga_latency
Throughput,9615.384615384615,catapult,DSP,0,catapult_fpga_latency
Throughput,9615.384615384615,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.962264150943,catapult,CLB,761,catapult_fpga_latency
Throughput,9433.962264150943,catapult,LUT,4712,catapult_fpga_latency
Throughput,9433.962264150943,catapult,FF,1747,catapult_fpga_latency
Throughput,9433.962264150943,catapult,DSP,0,catapult_fpga_latency
Throughput,9433.962264150943,catapult,BRAM,0,catapult_fpga_latency
Throughput,12499.999999999998,catapult,CLB,629,catapult_fpga_latency
Throughput,12499.999999999998,catapult,LUT,3713,catapult_fpga_latency
Throughput,12499.999999999998,catapult,FF,1295,catapult_fpga_latency
Throughput,12499.999999999998,catapult,DSP,0,catapult_fpga_latency
Throughput,12499.999999999998,catapult,BRAM,0,catapult_fpga_latency
Throughput,8771.929824561403,catapult,CLB,557,catapult_fpga_latency
Throughput,8771.929824561403,catapult,LUT,3161,catapult_fpga_latency
Throughput,8771.929824561403,catapult,FF,847,catapult_fpga_latency
Throughput,8771.929824561403,catapult,DSP,0,catapult_fpga_latency
Throughput,8771.929824561403,catapult,BRAM,0,catapult_fpga_latency
Throughput,7194.244604316547,catapult,CLB,761,catapult_fpga_latency
Throughput,7194.244604316547,catapult,LUT,4178,catapult_fpga_latency
Throughput,7194.244604316547,catapult,FF,1239,catapult_fpga_latency
Throughput,7194.244604316547,catapult,DSP,0,catapult_fpga_latency
Throughput,7194.244604316547,catapult,BRAM,0,catapult_fpga_latency
Throughput,9345.794392523365,catapult,CLB,708,catapult_fpga_latency
Throughput,9345.794392523365,catapult,LUT,4363,catapult_fpga_latency
Throughput,9345.794392523365,catapult,FF,1738,catapult_fpga_latency
Throughput,9345.794392523365,catapult,DSP,0,catapult_fpga_latency
Throughput,9345.794392523365,catapult,BRAM,0,catapult_fpga_latency
Throughput,8620.689655172413,catapult,CLB,828,catapult_fpga_latency
Throughput,8620.689655172413,catapult,LUT,4977,catapult_fpga_latency
Throughput,8620.689655172413,catapult,FF,1750,catapult_fpga_latency
Throughput,8620.689655172413,catapult,DSP,0,catapult_fpga_latency
Throughput,8620.689655172413,catapult,BRAM,0,catapult_fpga_latency
Throughput,12048.192771084337,catapult,CLB,689,catapult_fpga_latency
Throughput,12048.192771084337,catapult,LUT,4172,catapult_fpga_latency
Throughput,12048.192771084337,catapult,FF,1520,catapult_fpga_latency
Throughput,12048.192771084337,catapult,DSP,0,catapult_fpga_latency
Throughput,12048.192771084337,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.809523809523,catapult,CLB,551,catapult_fpga_latency
Throughput,9523.809523809523,catapult,LUT,3036,catapult_fpga_latency
Throughput,9523.809523809523,catapult,FF,821,catapult_fpga_latency
Throughput,9523.809523809523,catapult,DSP,0,catapult_fpga_latency
Throughput,9523.809523809523,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.198581560283,catapult,CLB,721,catapult_fpga_latency
Throughput,7092.198581560283,catapult,LUT,3377,catapult_fpga_latency
Throughput,7092.198581560283,catapult,FF,1292,catapult_fpga_latency
Throughput,7092.198581560283,catapult,DSP,0,catapult_fpga_latency
Throughput,7092.198581560283,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.962264150943,catapult,CLB,609,catapult_fpga_latency
Throughput,9433.962264150943,catapult,LUT,3568,catapult_fpga_latency
Throughput,9433.962264150943,catapult,FF,1343,catapult_fpga_latency
Throughput,9433.962264150943,catapult,DSP,0,catapult_fpga_latency
Throughput,9433.962264150943,catapult,BRAM,0,catapult_fpga_latency
Throughput,8849.557522123894,catapult,CLB,746,catapult_fpga_latency
Throughput,8849.557522123894,catapult,LUT,4470,catapult_fpga_latency
Throughput,8849.557522123894,catapult,FF,1744,catapult_fpga_latency
Throughput,8849.557522123894,catapult,DSP,0,catapult_fpga_latency
Throughput,8849.557522123894,catapult,BRAM,0,catapult_fpga_latency
Throughput,12048.192771084337,catapult,CLB,526,catapult_fpga_latency
Throughput,12048.192771084337,catapult,LUT,3339,catapult_fpga_latency
Throughput,12048.192771084337,catapult,FF,1282,catapult_fpga_latency
Throughput,12048.192771084337,catapult,DSP,0,catapult_fpga_latency
Throughput,12048.192771084337,catapult,BRAM,0,catapult_fpga_latency
Throughput,6097.560975609756,catapult,CLB,782,catapult_fpga_latency
Throughput,6097.560975609756,catapult,LUT,4403,catapult_fpga_latency
Throughput,6097.560975609756,catapult,FF,885,catapult_fpga_latency
Throughput,6097.560975609756,catapult,DSP,0,catapult_fpga_latency
Throughput,6097.560975609756,catapult,BRAM,0,catapult_fpga_latency
Throughput,5025.125628140703,catapult,CLB,941,catapult_fpga_latency
Throughput,5025.125628140703,catapult,LUT,4683,catapult_fpga_latency
Throughput,5025.125628140703,catapult,FF,1391,catapult_fpga_latency
Throughput,5025.125628140703,catapult,DSP,0,catapult_fpga_latency
Throughput,5025.125628140703,catapult,BRAM,0,catapult_fpga_latency
Throughput,4761.9047619047615,catapult,CLB,890,catapult_fpga_latency
Throughput,4761.9047619047615,catapult,LUT,5187,catapult_fpga_latency
Throughput,4761.9047619047615,catapult,FF,1423,catapult_fpga_latency
Throughput,4761.9047619047615,catapult,DSP,0,catapult_fpga_latency
Throughput,4761.9047619047615,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.048780487805,catapult,CLB,972,catapult_fpga_latency
Throughput,4878.048780487805,catapult,LUT,5793,catapult_fpga_latency
Throughput,4878.048780487805,catapult,FF,1586,catapult_fpga_latency
Throughput,4878.048780487805,catapult,DSP,0,catapult_fpga_latency
Throughput,4878.048780487805,catapult,BRAM,0,catapult_fpga_latency
Throughput,7352.941176470588,catapult,CLB,902,catapult_fpga_latency
Throughput,7352.941176470588,catapult,LUT,5811,catapult_fpga_latency
Throughput,7352.941176470588,catapult,FF,1467,catapult_fpga_latency
Throughput,7352.941176470588,catapult,DSP,0,catapult_fpga_latency
Throughput,7352.941176470588,catapult,BRAM,0,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,CLB,785,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,LUT,4454,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,FF,869,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,DSP,0,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,BRAM,0,catapult_fpga_latency
Throughput,4950.495049504951,catapult,CLB,877,catapult_fpga_latency
Throughput,4950.495049504951,catapult,LUT,4239,catapult_fpga_latency
Throughput,4950.495049504951,catapult,FF,1380,catapult_fpga_latency
Throughput,4950.495049504951,catapult,DSP,0,catapult_fpga_latency
Throughput,4950.495049504951,catapult,BRAM,0,catapult_fpga_latency
Throughput,4950.495049504951,catapult,CLB,781,catapult_fpga_latency
Throughput,4950.495049504951,catapult,LUT,4777,catapult_fpga_latency
Throughput,4950.495049504951,catapult,FF,1418,catapult_fpga_latency
Throughput,4950.495049504951,catapult,DSP,0,catapult_fpga_latency
Throughput,4950.495049504951,catapult,BRAM,0,catapult_fpga_latency
Throughput,5000.0,catapult,CLB,886,catapult_fpga_latency
Throughput,5000.0,catapult,LUT,5384,catapult_fpga_latency
Throughput,5000.0,catapult,FF,1569,catapult_fpga_latency
Throughput,5000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,5000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,7246.376811594203,catapult,CLB,1005,catapult_fpga_latency
Throughput,7246.376811594203,catapult,LUT,6199,catapult_fpga_latency
Throughput,7246.376811594203,catapult,FF,1456,catapult_fpga_latency
Throughput,7246.376811594203,catapult,DSP,0,catapult_fpga_latency
Throughput,7246.376811594203,catapult,BRAM,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,CLB,776,catapult_fpga_latency
Throughput,6622.51655629139,catapult,LUT,4410,catapult_fpga_latency
Throughput,6622.51655629139,catapult,FF,886,catapult_fpga_latency
Throughput,6622.51655629139,catapult,DSP,0,catapult_fpga_latency
Throughput,6622.51655629139,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.048780487805,catapult,CLB,952,catapult_fpga_latency
Throughput,4878.048780487805,catapult,LUT,5032,catapult_fpga_latency
Throughput,4878.048780487805,catapult,FF,1325,catapult_fpga_latency
Throughput,4878.048780487805,catapult,DSP,0,catapult_fpga_latency
Throughput,4878.048780487805,catapult,BRAM,0,catapult_fpga_latency
Throughput,4878.048780487805,catapult,CLB,830,catapult_fpga_latency
Throughput,4878.048780487805,catapult,LUT,4823,catapult_fpga_latency
Throughput,4878.048780487805,catapult,FF,1432,catapult_fpga_latency
Throughput,4878.048780487805,catapult,DSP,0,catapult_fpga_latency
Throughput,4878.048780487805,catapult,BRAM,0,catapult_fpga_latency
Throughput,5000.0,catapult,CLB,1025,catapult_fpga_latency
Throughput,5000.0,catapult,LUT,6064,catapult_fpga_latency
Throughput,5000.0,catapult,FF,1584,catapult_fpga_latency
Throughput,5000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,5000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.198581560283,catapult,CLB,994,catapult_fpga_latency
Throughput,7092.198581560283,catapult,LUT,6587,catapult_fpga_latency
Throughput,7092.198581560283,catapult,FF,1625,catapult_fpga_latency
Throughput,7092.198581560283,catapult,DSP,0,catapult_fpga_latency
Throughput,7092.198581560283,catapult,BRAM,0,catapult_fpga_latency
Throughput,6097.560975609756,catapult,CLB,735,catapult_fpga_latency
Throughput,6097.560975609756,catapult,LUT,4329,catapult_fpga_latency
Throughput,6097.560975609756,catapult,FF,861,catapult_fpga_latency
Throughput,6097.560975609756,catapult,DSP,0,catapult_fpga_latency
Throughput,6097.560975609756,catapult,BRAM,0,catapult_fpga_latency
Throughput,4672.897196261682,catapult,CLB,795,catapult_fpga_latency
Throughput,4672.897196261682,catapult,LUT,4141,catapult_fpga_latency
Throughput,4672.897196261682,catapult,FF,1378,catapult_fpga_latency
Throughput,4672.897196261682,catapult,DSP,0,catapult_fpga_latency
Throughput,4672.897196261682,catapult,BRAM,0,catapult_fpga_latency
Throughput,4716.981132075472,catapult,CLB,769,catapult_fpga_latency
Throughput,4716.981132075472,catapult,LUT,4334,catapult_fpga_latency
Throughput,4716.981132075472,catapult,FF,1419,catapult_fpga_latency
Throughput,4716.981132075472,catapult,DSP,0,catapult_fpga_latency
Throughput,4716.981132075472,catapult,BRAM,0,catapult_fpga_latency
Throughput,4784.688995215311,catapult,CLB,842,catapult_fpga_latency
Throughput,4784.688995215311,catapult,LUT,5142,catapult_fpga_latency
Throughput,4784.688995215311,catapult,FF,1568,catapult_fpga_latency
Throughput,4784.688995215311,catapult,DSP,0,catapult_fpga_latency
Throughput,4784.688995215311,catapult,BRAM,0,catapult_fpga_latency
Throughput,7352.941176470588,catapult,CLB,852,catapult_fpga_latency
Throughput,7352.941176470588,catapult,LUT,5657,catapult_fpga_latency
Throughput,7352.941176470588,catapult,FF,1453,catapult_fpga_latency
Throughput,7352.941176470588,catapult,DSP,0,catapult_fpga_latency
Throughput,7352.941176470588,catapult,BRAM,0,catapult_fpga_latency
Throughput,4694.835680751174,catapult,CLB,867,catapult_fpga_latency
Throughput,4694.835680751174,catapult,LUT,4898,catapult_fpga_latency
Throughput,4694.835680751174,catapult,FF,1068,catapult_fpga_latency
Throughput,4694.835680751174,catapult,DSP,0,catapult_fpga_latency
Throughput,4694.835680751174,catapult,BRAM,0,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,CLB,915,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,LUT,5044,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,FF,1460,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,DSP,0,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,BRAM,0,catapult_fpga_latency
Throughput,4273.504273504273,catapult,CLB,918,catapult_fpga_latency
Throughput,4273.504273504273,catapult,LUT,5407,catapult_fpga_latency
Throughput,4273.504273504273,catapult,FF,1881,catapult_fpga_latency
Throughput,4273.504273504273,catapult,DSP,0,catapult_fpga_latency
Throughput,4273.504273504273,catapult,BRAM,0,catapult_fpga_latency
Throughput,4739.336492890995,catapult,CLB,1096,catapult_fpga_latency
Throughput,4739.336492890995,catapult,LUT,6454,catapult_fpga_latency
Throughput,4739.336492890995,catapult,FF,1911,catapult_fpga_latency
Throughput,4739.336492890995,catapult,DSP,0,catapult_fpga_latency
Throughput,4739.336492890995,catapult,BRAM,0,catapult_fpga_latency
Throughput,5235.602094240838,catapult,CLB,1027,catapult_fpga_latency
Throughput,5235.602094240838,catapult,LUT,6313,catapult_fpga_latency
Throughput,5235.602094240838,catapult,FF,1440,catapult_fpga_latency
Throughput,5235.602094240838,catapult,DSP,0,catapult_fpga_latency
Throughput,5235.602094240838,catapult,BRAM,0,catapult_fpga_latency
Throughput,4975.124378109453,catapult,CLB,871,catapult_fpga_latency
Throughput,4975.124378109453,catapult,LUT,4914,catapult_fpga_latency
Throughput,4975.124378109453,catapult,FF,1052,catapult_fpga_latency
Throughput,4975.124378109453,catapult,DSP,0,catapult_fpga_latency
Throughput,4975.124378109453,catapult,BRAM,0,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,CLB,867,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,LUT,4600,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,FF,1449,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,DSP,0,catapult_fpga_latency
Throughput,3663.0036630036625,catapult,BRAM,0,catapult_fpga_latency
Throughput,4310.3448275862065,catapult,CLB,823,catapult_fpga_latency
Throughput,4310.3448275862065,catapult,LUT,5068,catapult_fpga_latency
Throughput,4310.3448275862065,catapult,FF,1877,catapult_fpga_latency
Throughput,4310.3448275862065,catapult,DSP,0,catapult_fpga_latency
Throughput,4310.3448275862065,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.692307692308,catapult,CLB,1045,catapult_fpga_latency
Throughput,4807.692307692308,catapult,LUT,6279,catapult_fpga_latency
Throughput,4807.692307692308,catapult,FF,1900,catapult_fpga_latency
Throughput,4807.692307692308,catapult,DSP,0,catapult_fpga_latency
Throughput,4807.692307692308,catapult,BRAM,0,catapult_fpga_latency
Throughput,4950.495049504951,catapult,CLB,984,catapult_fpga_latency
Throughput,4950.495049504951,catapult,LUT,6120,catapult_fpga_latency
Throughput,4950.495049504951,catapult,FF,1428,catapult_fpga_latency
Throughput,4950.495049504951,catapult,DSP,0,catapult_fpga_latency
Throughput,4950.495049504951,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.692307692308,catapult,CLB,856,catapult_fpga_latency
Throughput,4807.692307692308,catapult,LUT,4870,catapult_fpga_latency
Throughput,4807.692307692308,catapult,FF,1070,catapult_fpga_latency
Throughput,4807.692307692308,catapult,DSP,0,catapult_fpga_latency
Throughput,4807.692307692308,catapult,BRAM,0,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,CLB,986,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,LUT,5480,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,FF,1391,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,DSP,0,catapult_fpga_latency
Throughput,3584.2293906810037,catapult,BRAM,0,catapult_fpga_latency
Throughput,4291.845493562232,catapult,CLB,885,catapult_fpga_latency
Throughput,4291.845493562232,catapult,LUT,5200,catapult_fpga_latency
Throughput,4291.845493562232,catapult,FF,1883,catapult_fpga_latency
Throughput,4291.845493562232,catapult,DSP,0,catapult_fpga_latency
Throughput,4291.845493562232,catapult,BRAM,0,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,CLB,1047,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,LUT,6444,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,FF,1908,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,DSP,0,catapult_fpga_latency
Throughput,4901.9607843137255,catapult,BRAM,0,catapult_fpga_latency
Throughput,4807.692307692308,catapult,CLB,1129,catapult_fpga_latency
Throughput,4807.692307692308,catapult,LUT,7308,catapult_fpga_latency
Throughput,4807.692307692308,catapult,FF,1480,catapult_fpga_latency
Throughput,4807.692307692308,catapult,DSP,0,catapult_fpga_latency
Throughput,4807.692307692308,catapult,BRAM,0,catapult_fpga_latency
Throughput,4926.108374384236,catapult,CLB,851,catapult_fpga_latency
Throughput,4926.108374384236,catapult,LUT,4913,catapult_fpga_latency
Throughput,4926.108374384236,catapult,FF,1039,catapult_fpga_latency
Throughput,4926.108374384236,catapult,DSP,0,catapult_fpga_latency
Throughput,4926.108374384236,catapult,BRAM,0,catapult_fpga_latency
Throughput,3759.398496240601,catapult,CLB,917,catapult_fpga_latency
Throughput,3759.398496240601,catapult,LUT,4467,catapult_fpga_latency
Throughput,3759.398496240601,catapult,FF,1443,catapult_fpga_latency
Throughput,3759.398496240601,catapult,DSP,0,catapult_fpga_latency
Throughput,3759.398496240601,catapult,BRAM,0,catapult_fpga_latency
Throughput,4273.504273504273,catapult,CLB,762,catapult_fpga_latency
Throughput,4273.504273504273,catapult,LUT,4544,catapult_fpga_latency
Throughput,4273.504273504273,catapult,FF,1492,catapult_fpga_latency
Throughput,4273.504273504273,catapult,DSP,0,catapult_fpga_latency
Throughput,4273.504273504273,catapult,BRAM,0,catapult_fpga_latency
Throughput,5000.0,catapult,CLB,1051,catapult_fpga_latency
Throughput,5000.0,catapult,LUT,6225,catapult_fpga_latency
Throughput,5000.0,catapult,FF,1899,catapult_fpga_latency
Throughput,5000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,5000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,5050.505050505051,catapult,CLB,879,catapult_fpga_latency
Throughput,5050.505050505051,catapult,LUT,5851,catapult_fpga_latency
Throughput,5050.505050505051,catapult,FF,1423,catapult_fpga_latency
Throughput,5050.505050505051,catapult,DSP,0,catapult_fpga_latency
Throughput,5050.505050505051,catapult,BRAM,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,CLB,594,catapult_fpga_latency
Throughput,20833.333333333332,catapult,LUT,3359,catapult_fpga_latency
Throughput,20833.333333333332,catapult,FF,845,catapult_fpga_latency
Throughput,20833.333333333332,catapult,DSP,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,BRAM,0,catapult_fpga_latency
Throughput,18181.81818181818,catapult,CLB,789,catapult_fpga_latency
Throughput,18181.81818181818,catapult,LUT,4064,catapult_fpga_latency
Throughput,18181.81818181818,catapult,FF,1356,catapult_fpga_latency
Throughput,18181.81818181818,catapult,DSP,0,catapult_fpga_latency
Throughput,18181.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,CLB,723,catapult_fpga_latency
Throughput,18867.924528301886,catapult,LUT,4382,catapult_fpga_latency
Throughput,18867.924528301886,catapult,FF,1392,catapult_fpga_latency
Throughput,18867.924528301886,catapult,DSP,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,BRAM,0,catapult_fpga_latency
Throughput,15873.015873015873,catapult,CLB,807,catapult_fpga_latency
Throughput,15873.015873015873,catapult,LUT,5127,catapult_fpga_latency
Throughput,15873.015873015873,catapult,FF,1541,catapult_fpga_latency
Throughput,15873.015873015873,catapult,DSP,0,catapult_fpga_latency
Throughput,15873.015873015873,catapult,BRAM,0,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,442,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,2610,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,1340,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,0,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,catapult_fpga_latency
Throughput,19607.843137254902,catapult,CLB,568,catapult_fpga_latency
Throughput,19607.843137254902,catapult,LUT,3171,catapult_fpga_latency
Throughput,19607.843137254902,catapult,FF,828,catapult_fpga_latency
Throughput,19607.843137254902,catapult,DSP,0,catapult_fpga_latency
Throughput,19607.843137254902,catapult,BRAM,0,catapult_fpga_latency
Throughput,17241.379310344826,catapult,CLB,689,catapult_fpga_latency
Throughput,17241.379310344826,catapult,LUT,3359,catapult_fpga_latency
Throughput,17241.379310344826,catapult,FF,1338,catapult_fpga_latency
Throughput,17241.379310344826,catapult,DSP,0,catapult_fpga_latency
Throughput,17241.379310344826,catapult,BRAM,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,CLB,649,catapult_fpga_latency
Throughput,17543.859649122805,catapult,LUT,4043,catapult_fpga_latency
Throughput,17543.859649122805,catapult,FF,1384,catapult_fpga_latency
Throughput,17543.859649122805,catapult,DSP,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,BRAM,0,catapult_fpga_latency
Throughput,17857.14285714286,catapult,CLB,827,catapult_fpga_latency
Throughput,17857.14285714286,catapult,LUT,5020,catapult_fpga_latency
Throughput,17857.14285714286,catapult,FF,1537,catapult_fpga_latency
Throughput,17857.14285714286,catapult,DSP,0,catapult_fpga_latency
Throughput,17857.14285714286,catapult,BRAM,0,catapult_fpga_latency
Throughput,23809.52380952381,catapult,CLB,451,catapult_fpga_latency
Throughput,23809.52380952381,catapult,LUT,3080,catapult_fpga_latency
Throughput,23809.52380952381,catapult,FF,1322,catapult_fpga_latency
Throughput,23809.52380952381,catapult,DSP,0,catapult_fpga_latency
Throughput,23809.52380952381,catapult,BRAM,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,CLB,570,catapult_fpga_latency
Throughput,20833.333333333332,catapult,LUT,3076,catapult_fpga_latency
Throughput,20833.333333333332,catapult,FF,839,catapult_fpga_latency
Throughput,20833.333333333332,catapult,DSP,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,BRAM,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,CLB,875,catapult_fpga_latency
Throughput,17543.859649122805,catapult,LUT,4362,catapult_fpga_latency
Throughput,17543.859649122805,catapult,FF,1273,catapult_fpga_latency
Throughput,17543.859649122805,catapult,DSP,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,BRAM,0,catapult_fpga_latency
Throughput,17241.379310344826,catapult,CLB,830,catapult_fpga_latency
Throughput,17241.379310344826,catapult,LUT,5145,catapult_fpga_latency
Throughput,17241.379310344826,catapult,FF,1386,catapult_fpga_latency
Throughput,17241.379310344826,catapult,DSP,0,catapult_fpga_latency
Throughput,17241.379310344826,catapult,BRAM,0,catapult_fpga_latency
Throughput,16666.666666666668,catapult,CLB,797,catapult_fpga_latency
Throughput,16666.666666666668,catapult,LUT,4867,catapult_fpga_latency
Throughput,16666.666666666668,catapult,FF,1537,catapult_fpga_latency
Throughput,16666.666666666668,catapult,DSP,0,catapult_fpga_latency
Throughput,16666.666666666668,catapult,BRAM,0,catapult_fpga_latency
Throughput,23809.52380952381,catapult,CLB,599,catapult_fpga_latency
Throughput,23809.52380952381,catapult,LUT,3845,catapult_fpga_latency
Throughput,23809.52380952381,catapult,FF,1561,catapult_fpga_latency
Throughput,23809.52380952381,catapult,DSP,0,catapult_fpga_latency
Throughput,23809.52380952381,catapult,BRAM,0,catapult_fpga_latency
Throughput,20408.163265306124,catapult,CLB,541,catapult_fpga_latency
Throughput,20408.163265306124,catapult,LUT,3025,catapult_fpga_latency
Throughput,20408.163265306124,catapult,FF,822,catapult_fpga_latency
Throughput,20408.163265306124,catapult,DSP,0,catapult_fpga_latency
Throughput,20408.163265306124,catapult,BRAM,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,CLB,771,catapult_fpga_latency
Throughput,17543.859649122805,catapult,LUT,3374,catapult_fpga_latency
Throughput,17543.859649122805,catapult,FF,1328,catapult_fpga_latency
Throughput,17543.859649122805,catapult,DSP,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,BRAM,0,catapult_fpga_latency
Throughput,17241.379310344826,catapult,CLB,638,catapult_fpga_latency
Throughput,17241.379310344826,catapult,LUT,3709,catapult_fpga_latency
Throughput,17241.379310344826,catapult,FF,1381,catapult_fpga_latency
Throughput,17241.379310344826,catapult,DSP,0,catapult_fpga_latency
Throughput,17241.379310344826,catapult,BRAM,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,CLB,830,catapult_fpga_latency
Throughput,17543.859649122805,catapult,LUT,5109,catapult_fpga_latency
Throughput,17543.859649122805,catapult,FF,1528,catapult_fpga_latency
Throughput,17543.859649122805,catapult,DSP,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,BRAM,0,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,363,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,2485,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,1318,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,0,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,catapult_fpga_latency
Throughput,11494.252873563219,catapult,CLB,695,catapult_fpga_latency
Throughput,11494.252873563219,catapult,LUT,4042,catapult_fpga_latency
Throughput,11494.252873563219,catapult,FF,896,catapult_fpga_latency
Throughput,11494.252873563219,catapult,DSP,0,catapult_fpga_latency
Throughput,11494.252873563219,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.311926605504,catapult,CLB,897,catapult_fpga_latency
Throughput,9174.311926605504,catapult,LUT,4488,catapult_fpga_latency
Throughput,9174.311926605504,catapult,FF,1356,catapult_fpga_latency
Throughput,9174.311926605504,catapult,DSP,0,catapult_fpga_latency
Throughput,9174.311926605504,catapult,BRAM,0,catapult_fpga_latency
Throughput,12195.121951219511,catapult,CLB,806,catapult_fpga_latency
Throughput,12195.121951219511,catapult,LUT,5018,catapult_fpga_latency
Throughput,12195.121951219511,catapult,FF,1777,catapult_fpga_latency
Throughput,12195.121951219511,catapult,DSP,0,catapult_fpga_latency
Throughput,12195.121951219511,catapult,BRAM,0,catapult_fpga_latency
Throughput,11494.252873563219,catapult,CLB,906,catapult_fpga_latency
Throughput,11494.252873563219,catapult,LUT,5328,catapult_fpga_latency
Throughput,11494.252873563219,catapult,FF,1806,catapult_fpga_latency
Throughput,11494.252873563219,catapult,DSP,0,catapult_fpga_latency
Throughput,11494.252873563219,catapult,BRAM,0,catapult_fpga_latency
Throughput,15384.615384615387,catapult,CLB,626,catapult_fpga_latency
Throughput,15384.615384615387,catapult,LUT,3866,catapult_fpga_latency
Throughput,15384.615384615387,catapult,FF,1366,catapult_fpga_latency
Throughput,15384.615384615387,catapult,DSP,0,catapult_fpga_latency
Throughput,15384.615384615387,catapult,BRAM,0,catapult_fpga_latency
Throughput,12195.121951219511,catapult,CLB,705,catapult_fpga_latency
Throughput,12195.121951219511,catapult,LUT,3974,catapult_fpga_latency
Throughput,12195.121951219511,catapult,FF,881,catapult_fpga_latency
Throughput,12195.121951219511,catapult,DSP,0,catapult_fpga_latency
Throughput,12195.121951219511,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.311926605504,catapult,CLB,877,catapult_fpga_latency
Throughput,9174.311926605504,catapult,LUT,4017,catapult_fpga_latency
Throughput,9174.311926605504,catapult,FF,1342,catapult_fpga_latency
Throughput,9174.311926605504,catapult,DSP,0,catapult_fpga_latency
Throughput,9174.311926605504,catapult,BRAM,0,catapult_fpga_latency
Throughput,11764.70588235294,catapult,CLB,778,catapult_fpga_latency
Throughput,11764.70588235294,catapult,LUT,4781,catapult_fpga_latency
Throughput,11764.70588235294,catapult,FF,1768,catapult_fpga_latency
Throughput,11764.70588235294,catapult,DSP,0,catapult_fpga_latency
Throughput,11764.70588235294,catapult,BRAM,0,catapult_fpga_latency
Throughput,11235.955056179775,catapult,CLB,865,catapult_fpga_latency
Throughput,11235.955056179775,catapult,LUT,5069,catapult_fpga_latency
Throughput,11235.955056179775,catapult,FF,1790,catapult_fpga_latency
Throughput,11235.955056179775,catapult,DSP,0,catapult_fpga_latency
Throughput,11235.955056179775,catapult,BRAM,0,catapult_fpga_latency
Throughput,15384.615384615387,catapult,CLB,620,catapult_fpga_latency
Throughput,15384.615384615387,catapult,LUT,3833,catapult_fpga_latency
Throughput,15384.615384615387,catapult,FF,1356,catapult_fpga_latency
Throughput,15384.615384615387,catapult,DSP,0,catapult_fpga_latency
Throughput,15384.615384615387,catapult,BRAM,0,catapult_fpga_latency
Throughput,12048.192771084337,catapult,CLB,683,catapult_fpga_latency
Throughput,12048.192771084337,catapult,LUT,3841,catapult_fpga_latency
Throughput,12048.192771084337,catapult,FF,892,catapult_fpga_latency
Throughput,12048.192771084337,catapult,DSP,0,catapult_fpga_latency
Throughput,12048.192771084337,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.962264150943,catapult,CLB,903,catapult_fpga_latency
Throughput,9433.962264150943,catapult,LUT,4666,catapult_fpga_latency
Throughput,9433.962264150943,catapult,FF,1274,catapult_fpga_latency
Throughput,9433.962264150943,catapult,DSP,0,catapult_fpga_latency
Throughput,9433.962264150943,catapult,BRAM,0,catapult_fpga_latency
Throughput,11235.955056179775,catapult,CLB,823,catapult_fpga_latency
Throughput,11235.955056179775,catapult,LUT,4911,catapult_fpga_latency
Throughput,11235.955056179775,catapult,FF,1764,catapult_fpga_latency
Throughput,11235.955056179775,catapult,DSP,0,catapult_fpga_latency
Throughput,11235.955056179775,catapult,BRAM,0,catapult_fpga_latency
Throughput,11494.252873563219,catapult,CLB,879,catapult_fpga_latency
Throughput,11494.252873563219,catapult,LUT,5242,catapult_fpga_latency
Throughput,11494.252873563219,catapult,FF,1796,catapult_fpga_latency
Throughput,11494.252873563219,catapult,DSP,0,catapult_fpga_latency
Throughput,11494.252873563219,catapult,BRAM,0,catapult_fpga_latency
Throughput,15151.51515151515,catapult,CLB,748,catapult_fpga_latency
Throughput,15151.51515151515,catapult,LUT,4744,catapult_fpga_latency
Throughput,15151.51515151515,catapult,FF,1584,catapult_fpga_latency
Throughput,15151.51515151515,catapult,DSP,0,catapult_fpga_latency
Throughput,15151.51515151515,catapult,BRAM,0,catapult_fpga_latency
Throughput,12345.679012345678,catapult,CLB,675,catapult_fpga_latency
Throughput,12345.679012345678,catapult,LUT,3777,catapult_fpga_latency
Throughput,12345.679012345678,catapult,FF,862,catapult_fpga_latency
Throughput,12345.679012345678,catapult,DSP,0,catapult_fpga_latency
Throughput,12345.679012345678,catapult,BRAM,0,catapult_fpga_latency
Throughput,9345.794392523365,catapult,CLB,831,catapult_fpga_latency
Throughput,9345.794392523365,catapult,LUT,3903,catapult_fpga_latency
Throughput,9345.794392523365,catapult,FF,1332,catapult_fpga_latency
Throughput,9345.794392523365,catapult,DSP,0,catapult_fpga_latency
Throughput,9345.794392523365,catapult,BRAM,0,catapult_fpga_latency
Throughput,11904.761904761905,catapult,CLB,687,catapult_fpga_latency
Throughput,11904.761904761905,catapult,LUT,4225,catapult_fpga_latency
Throughput,11904.761904761905,catapult,FF,1376,catapult_fpga_latency
Throughput,11904.761904761905,catapult,DSP,0,catapult_fpga_latency
Throughput,11904.761904761905,catapult,BRAM,0,catapult_fpga_latency
Throughput,12048.192771084337,catapult,CLB,810,catapult_fpga_latency
Throughput,12048.192771084337,catapult,LUT,4796,catapult_fpga_latency
Throughput,12048.192771084337,catapult,FF,1779,catapult_fpga_latency
Throughput,12048.192771084337,catapult,DSP,0,catapult_fpga_latency
Throughput,12048.192771084337,catapult,BRAM,0,catapult_fpga_latency
Throughput,16393.44262295082,catapult,CLB,534,catapult_fpga_latency
Throughput,16393.44262295082,catapult,LUT,3650,catapult_fpga_latency
Throughput,16393.44262295082,catapult,FF,1349,catapult_fpga_latency
Throughput,16393.44262295082,catapult,DSP,0,catapult_fpga_latency
Throughput,16393.44262295082,catapult,BRAM,0,catapult_fpga_latency
Throughput,8130.081300813007,catapult,CLB,927,catapult_fpga_latency
Throughput,8130.081300813007,catapult,LUT,5476,catapult_fpga_latency
Throughput,8130.081300813007,catapult,FF,936,catapult_fpga_latency
Throughput,8130.081300813007,catapult,DSP,0,catapult_fpga_latency
Throughput,8130.081300813007,catapult,BRAM,0,catapult_fpga_latency
Throughput,6211.180124223602,catapult,CLB,1031,catapult_fpga_latency
Throughput,6211.180124223602,catapult,LUT,5353,catapult_fpga_latency
Throughput,6211.180124223602,catapult,FF,1442,catapult_fpga_latency
Throughput,6211.180124223602,catapult,DSP,0,catapult_fpga_latency
Throughput,6211.180124223602,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.426751592357,catapult,CLB,943,catapult_fpga_latency
Throughput,6369.426751592357,catapult,LUT,5616,catapult_fpga_latency
Throughput,6369.426751592357,catapult,FF,1474,catapult_fpga_latency
Throughput,6369.426751592357,catapult,DSP,0,catapult_fpga_latency
Throughput,6369.426751592357,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.612903225807,catapult,CLB,1027,catapult_fpga_latency
Throughput,6451.612903225807,catapult,LUT,6153,catapult_fpga_latency
Throughput,6451.612903225807,catapult,FF,1632,catapult_fpga_latency
Throughput,6451.612903225807,catapult,DSP,0,catapult_fpga_latency
Throughput,6451.612903225807,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.311926605504,catapult,CLB,1019,catapult_fpga_latency
Throughput,9174.311926605504,catapult,LUT,6375,catapult_fpga_latency
Throughput,9174.311926605504,catapult,FF,1370,catapult_fpga_latency
Throughput,9174.311926605504,catapult,DSP,0,catapult_fpga_latency
Throughput,9174.311926605504,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,915,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,5334,catapult_fpga_latency
Throughput,7812.5,catapult,FF,919,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,0,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.612903225807,catapult,CLB,1006,catapult_fpga_latency
Throughput,6451.612903225807,catapult,LUT,4772,catapult_fpga_latency
Throughput,6451.612903225807,catapult,FF,1429,catapult_fpga_latency
Throughput,6451.612903225807,catapult,DSP,0,catapult_fpga_latency
Throughput,6451.612903225807,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,CLB,885,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,LUT,5234,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,FF,1469,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,DSP,0,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,960,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,5765,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,1616,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,9009.009009009009,catapult,CLB,988,catapult_fpga_latency
Throughput,9009.009009009009,catapult,LUT,6227,catapult_fpga_latency
Throughput,9009.009009009009,catapult,FF,1363,catapult_fpga_latency
Throughput,9009.009009009009,catapult,DSP,0,catapult_fpga_latency
Throughput,9009.009009009009,catapult,BRAM,0,catapult_fpga_latency
Throughput,8000.0,catapult,CLB,954,catapult_fpga_latency
Throughput,8000.0,catapult,LUT,5286,catapult_fpga_latency
Throughput,8000.0,catapult,FF,929,catapult_fpga_latency
Throughput,8000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,8000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,6060.606060606061,catapult,CLB,1092,catapult_fpga_latency
Throughput,6060.606060606061,catapult,LUT,5743,catapult_fpga_latency
Throughput,6060.606060606061,catapult,FF,1368,catapult_fpga_latency
Throughput,6060.606060606061,catapult,DSP,0,catapult_fpga_latency
Throughput,6060.606060606061,catapult,BRAM,0,catapult_fpga_latency
Throughput,6211.180124223602,catapult,CLB,880,catapult_fpga_latency
Throughput,6211.180124223602,catapult,LUT,5400,catapult_fpga_latency
Throughput,6211.180124223602,catapult,FF,1473,catapult_fpga_latency
Throughput,6211.180124223602,catapult,DSP,0,catapult_fpga_latency
Throughput,6211.180124223602,catapult,BRAM,0,catapult_fpga_latency
Throughput,6451.612903225807,catapult,CLB,999,catapult_fpga_latency
Throughput,6451.612903225807,catapult,LUT,6037,catapult_fpga_latency
Throughput,6451.612903225807,catapult,FF,1835,catapult_fpga_latency
Throughput,6451.612903225807,catapult,DSP,0,catapult_fpga_latency
Throughput,6451.612903225807,catapult,BRAM,0,catapult_fpga_latency
Throughput,9615.384615384615,catapult,CLB,1118,catapult_fpga_latency
Throughput,9615.384615384615,catapult,LUT,7022,catapult_fpga_latency
Throughput,9615.384615384615,catapult,FF,1519,catapult_fpga_latency
Throughput,9615.384615384615,catapult,DSP,0,catapult_fpga_latency
Throughput,9615.384615384615,catapult,BRAM,0,catapult_fpga_latency
Throughput,7936.507936507936,catapult,CLB,988,catapult_fpga_latency
Throughput,7936.507936507936,catapult,LUT,5422,catapult_fpga_latency
Throughput,7936.507936507936,catapult,FF,914,catapult_fpga_latency
Throughput,7936.507936507936,catapult,DSP,0,catapult_fpga_latency
Throughput,7936.507936507936,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.426751592357,catapult,CLB,976,catapult_fpga_latency
Throughput,6369.426751592357,catapult,LUT,4674,catapult_fpga_latency
Throughput,6369.426751592357,catapult,FF,1420,catapult_fpga_latency
Throughput,6369.426751592357,catapult,DSP,0,catapult_fpga_latency
Throughput,6369.426751592357,catapult,BRAM,0,catapult_fpga_latency
Throughput,6329.113924050634,catapult,CLB,809,catapult_fpga_latency
Throughput,6329.113924050634,catapult,LUT,4592,catapult_fpga_latency
Throughput,6329.113924050634,catapult,FF,1462,catapult_fpga_latency
Throughput,6329.113924050634,catapult,DSP,0,catapult_fpga_latency
Throughput,6329.113924050634,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.426751592357,catapult,CLB,951,catapult_fpga_latency
Throughput,6369.426751592357,catapult,LUT,5687,catapult_fpga_latency
Throughput,6369.426751592357,catapult,FF,1612,catapult_fpga_latency
Throughput,6369.426751592357,catapult,DSP,0,catapult_fpga_latency
Throughput,6369.426751592357,catapult,BRAM,0,catapult_fpga_latency
Throughput,6172.839506172839,catapult,CLB,1028,catapult_fpga_latency
Throughput,6172.839506172839,catapult,LUT,5950,catapult_fpga_latency
Throughput,6172.839506172839,catapult,FF,1117,catapult_fpga_latency
Throughput,6172.839506172839,catapult,DSP,0,catapult_fpga_latency
Throughput,6172.839506172839,catapult,BRAM,0,catapult_fpga_latency
Throughput,4761.9047619047615,catapult,CLB,1095,catapult_fpga_latency
Throughput,4761.9047619047615,catapult,LUT,5997,catapult_fpga_latency
Throughput,4761.9047619047615,catapult,FF,1513,catapult_fpga_latency
Throughput,4761.9047619047615,catapult,DSP,0,catapult_fpga_latency
Throughput,4761.9047619047615,catapult,BRAM,0,catapult_fpga_latency
Throughput,5235.602094240838,catapult,CLB,1022,catapult_fpga_latency
Throughput,5235.602094240838,catapult,LUT,5912,catapult_fpga_latency
Throughput,5235.602094240838,catapult,FF,1932,catapult_fpga_latency
Throughput,5235.602094240838,catapult,DSP,0,catapult_fpga_latency
Throughput,5235.602094240838,catapult,BRAM,0,catapult_fpga_latency
Throughput,6666.666666666667,catapult,CLB,1109,catapult_fpga_latency
Throughput,6666.666666666667,catapult,LUT,6882,catapult_fpga_latency
Throughput,6666.666666666667,catapult,FF,1502,catapult_fpga_latency
Throughput,6666.666666666667,catapult,DSP,0,catapult_fpga_latency
Throughput,6666.666666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,6369.426751592357,catapult,CLB,1047,catapult_fpga_latency
Throughput,6369.426751592357,catapult,LUT,5898,catapult_fpga_latency
Throughput,6369.426751592357,catapult,FF,1100,catapult_fpga_latency
Throughput,6369.426751592357,catapult,DSP,0,catapult_fpga_latency
Throughput,6369.426751592357,catapult,BRAM,0,catapult_fpga_latency
Throughput,4739.336492890995,catapult,CLB,1046,catapult_fpga_latency
Throughput,4739.336492890995,catapult,LUT,5250,catapult_fpga_latency
Throughput,4739.336492890995,catapult,FF,1503,catapult_fpga_latency
Throughput,4739.336492890995,catapult,DSP,0,catapult_fpga_latency
Throughput,4739.336492890995,catapult,BRAM,0,catapult_fpga_latency
Throughput,5405.405405405406,catapult,CLB,926,catapult_fpga_latency
Throughput,5405.405405405406,catapult,LUT,5565,catapult_fpga_latency
Throughput,5405.405405405406,catapult,FF,1926,catapult_fpga_latency
Throughput,5405.405405405406,catapult,DSP,0,catapult_fpga_latency
Throughput,5405.405405405406,catapult,BRAM,0,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,CLB,1091,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,LUT,6644,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,FF,1954,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,DSP,0,catapult_fpga_latency
Throughput,6134.9693251533745,catapult,BRAM,0,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,CLB,1291,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,LUT,7206,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,FF,1480,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,DSP,0,catapult_fpga_latency
Throughput,6711.4093959731545,catapult,BRAM,0,catapult_fpga_latency
Throughput,6249.999999999999,catapult,CLB,988,catapult_fpga_latency
Throughput,6249.999999999999,catapult,LUT,5721,catapult_fpga_latency
Throughput,6249.999999999999,catapult,FF,1115,catapult_fpga_latency
Throughput,6249.999999999999,catapult,DSP,0,catapult_fpga_latency
Throughput,6249.999999999999,catapult,BRAM,0,catapult_fpga_latency
Throughput,4716.981132075472,catapult,CLB,1160,catapult_fpga_latency
Throughput,4716.981132075472,catapult,LUT,6272,catapult_fpga_latency
Throughput,4716.981132075472,catapult,FF,1442,catapult_fpga_latency
Throughput,4716.981132075472,catapult,DSP,0,catapult_fpga_latency
Throughput,4716.981132075472,catapult,BRAM,0,catapult_fpga_latency
Throughput,5319.148936170213,catapult,CLB,971,catapult_fpga_latency
Throughput,5319.148936170213,catapult,LUT,5921,catapult_fpga_latency
Throughput,5319.148936170213,catapult,FF,1926,catapult_fpga_latency
Throughput,5319.148936170213,catapult,DSP,0,catapult_fpga_latency
Throughput,5319.148936170213,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,1155,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,6754,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,1958,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6944.444444444444,catapult,CLB,1286,catapult_fpga_latency
Throughput,6944.444444444444,catapult,LUT,8076,catapult_fpga_latency
Throughput,6944.444444444444,catapult,FF,1525,catapult_fpga_latency
Throughput,6944.444444444444,catapult,DSP,0,catapult_fpga_latency
Throughput,6944.444444444444,catapult,BRAM,0,catapult_fpga_latency
Throughput,6097.560975609756,catapult,CLB,1032,catapult_fpga_latency
Throughput,6097.560975609756,catapult,LUT,5838,catapult_fpga_latency
Throughput,6097.560975609756,catapult,FF,1088,catapult_fpga_latency
Throughput,6097.560975609756,catapult,DSP,0,catapult_fpga_latency
Throughput,6097.560975609756,catapult,BRAM,0,catapult_fpga_latency
Throughput,5235.602094240838,catapult,CLB,931,catapult_fpga_latency
Throughput,5235.602094240838,catapult,LUT,5509,catapult_fpga_latency
Throughput,5235.602094240838,catapult,FF,1544,catapult_fpga_latency
Throughput,5235.602094240838,catapult,DSP,0,catapult_fpga_latency
Throughput,5235.602094240838,catapult,BRAM,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,CLB,1068,catapult_fpga_latency
Throughput,6289.30817610063,catapult,LUT,6335,catapult_fpga_latency
Throughput,6289.30817610063,catapult,FF,1954,catapult_fpga_latency
Throughput,6289.30817610063,catapult,DSP,0,catapult_fpga_latency
Throughput,6289.30817610063,catapult,BRAM,0,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,CLB,1031,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,LUT,6893,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,FF,1476,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,DSP,0,catapult_fpga_latency
Throughput,6578.9473684210525,catapult,BRAM,0,catapult_fpga_latency
Throughput,66666.66666666667,catapult,CLB,316,catapult_fpga_latency
Throughput,66666.66666666667,catapult,LUT,1677,catapult_fpga_latency
Throughput,66666.66666666667,catapult,FF,856,catapult_fpga_latency
Throughput,66666.66666666667,catapult,DSP,0,catapult_fpga_latency
Throughput,66666.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,62500.0,catapult,CLB,576,catapult_fpga_latency
Throughput,62500.0,catapult,LUT,3206,catapult_fpga_latency
Throughput,62500.0,catapult,FF,1371,catapult_fpga_latency
Throughput,62500.0,catapult,DSP,0,catapult_fpga_latency
Throughput,62500.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,71428.57142857143,catapult,CLB,553,catapult_fpga_latency
Throughput,71428.57142857143,catapult,LUT,3245,catapult_fpga_latency
Throughput,71428.57142857143,catapult,FF,1399,catapult_fpga_latency
Throughput,71428.57142857143,catapult,DSP,0,catapult_fpga_latency
Throughput,71428.57142857143,catapult,BRAM,0,catapult_fpga_latency
Throughput,66666.66666666667,catapult,CLB,834,catapult_fpga_latency
Throughput,66666.66666666667,catapult,LUT,5167,catapult_fpga_latency
Throughput,66666.66666666667,catapult,FF,1555,catapult_fpga_latency
Throughput,66666.66666666667,catapult,DSP,0,catapult_fpga_latency
Throughput,66666.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,76923.07692307692,catapult,CLB,372,catapult_fpga_latency
Throughput,76923.07692307692,catapult,LUT,2166,catapult_fpga_latency
Throughput,76923.07692307692,catapult,FF,1214,catapult_fpga_latency
Throughput,76923.07692307692,catapult,DSP,0,catapult_fpga_latency
Throughput,76923.07692307692,catapult,BRAM,0,catapult_fpga_latency
Throughput,66666.66666666667,catapult,CLB,315,catapult_fpga_latency
Throughput,66666.66666666667,catapult,LUT,1694,catapult_fpga_latency
Throughput,66666.66666666667,catapult,FF,839,catapult_fpga_latency
Throughput,66666.66666666667,catapult,DSP,0,catapult_fpga_latency
Throughput,66666.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,49999.99999999999,catapult,CLB,425,catapult_fpga_latency
Throughput,49999.99999999999,catapult,LUT,1895,catapult_fpga_latency
Throughput,49999.99999999999,catapult,FF,1356,catapult_fpga_latency
Throughput,49999.99999999999,catapult,DSP,0,catapult_fpga_latency
Throughput,49999.99999999999,catapult,BRAM,0,catapult_fpga_latency
Throughput,52631.57894736842,catapult,CLB,447,catapult_fpga_latency
Throughput,52631.57894736842,catapult,LUT,2770,catapult_fpga_latency
Throughput,52631.57894736842,catapult,FF,1395,catapult_fpga_latency
Throughput,52631.57894736842,catapult,DSP,0,catapult_fpga_latency
Throughput,52631.57894736842,catapult,BRAM,0,catapult_fpga_latency
Throughput,52631.57894736842,catapult,CLB,542,catapult_fpga_latency
Throughput,52631.57894736842,catapult,LUT,3649,catapult_fpga_latency
Throughput,52631.57894736842,catapult,FF,1545,catapult_fpga_latency
Throughput,52631.57894736842,catapult,DSP,0,catapult_fpga_latency
Throughput,52631.57894736842,catapult,BRAM,0,catapult_fpga_latency
Throughput,90909.09090909091,catapult,CLB,381,catapult_fpga_latency
Throughput,90909.09090909091,catapult,LUT,2087,catapult_fpga_latency
Throughput,90909.09090909091,catapult,FF,1204,catapult_fpga_latency
Throughput,90909.09090909091,catapult,DSP,0,catapult_fpga_latency
Throughput,90909.09090909091,catapult,BRAM,0,catapult_fpga_latency
Throughput,55555.555555555555,catapult,CLB,392,catapult_fpga_latency
Throughput,55555.555555555555,catapult,LUT,2018,catapult_fpga_latency
Throughput,55555.555555555555,catapult,FF,865,catapult_fpga_latency
Throughput,55555.555555555555,catapult,DSP,0,catapult_fpga_latency
Throughput,55555.555555555555,catapult,BRAM,0,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,642,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,3295,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,1302,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,0,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,catapult_fpga_latency
Throughput,45454.545454545456,catapult,CLB,538,catapult_fpga_latency
Throughput,45454.545454545456,catapult,LUT,3355,catapult_fpga_latency
Throughput,45454.545454545456,catapult,FF,1415,catapult_fpga_latency
Throughput,45454.545454545456,catapult,DSP,0,catapult_fpga_latency
Throughput,45454.545454545456,catapult,BRAM,0,catapult_fpga_latency
Throughput,47619.04761904762,catapult,CLB,665,catapult_fpga_latency
Throughput,47619.04761904762,catapult,LUT,4147,catapult_fpga_latency
Throughput,47619.04761904762,catapult,FF,1560,catapult_fpga_latency
Throughput,47619.04761904762,catapult,DSP,0,catapult_fpga_latency
Throughput,47619.04761904762,catapult,BRAM,0,catapult_fpga_latency
Throughput,90909.09090909091,catapult,CLB,429,catapult_fpga_latency
Throughput,90909.09090909091,catapult,LUT,2604,catapult_fpga_latency
Throughput,90909.09090909091,catapult,FF,1427,catapult_fpga_latency
Throughput,90909.09090909091,catapult,DSP,0,catapult_fpga_latency
Throughput,90909.09090909091,catapult,BRAM,0,catapult_fpga_latency
Throughput,66666.66666666667,catapult,CLB,305,catapult_fpga_latency
Throughput,66666.66666666667,catapult,LUT,1668,catapult_fpga_latency
Throughput,66666.66666666667,catapult,FF,831,catapult_fpga_latency
Throughput,66666.66666666667,catapult,DSP,0,catapult_fpga_latency
Throughput,66666.66666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,52631.57894736842,catapult,CLB,453,catapult_fpga_latency
Throughput,52631.57894736842,catapult,LUT,1900,catapult_fpga_latency
Throughput,52631.57894736842,catapult,FF,1351,catapult_fpga_latency
Throughput,52631.57894736842,catapult,DSP,0,catapult_fpga_latency
Throughput,52631.57894736842,catapult,BRAM,0,catapult_fpga_latency
Throughput,49999.99999999999,catapult,CLB,474,catapult_fpga_latency
Throughput,49999.99999999999,catapult,LUT,2574,catapult_fpga_latency
Throughput,49999.99999999999,catapult,FF,1395,catapult_fpga_latency
Throughput,49999.99999999999,catapult,DSP,0,catapult_fpga_latency
Throughput,49999.99999999999,catapult,BRAM,0,catapult_fpga_latency
Throughput,55555.555555555555,catapult,CLB,556,catapult_fpga_latency
Throughput,55555.555555555555,catapult,LUT,3440,catapult_fpga_latency
Throughput,55555.555555555555,catapult,FF,1541,catapult_fpga_latency
Throughput,55555.555555555555,catapult,DSP,0,catapult_fpga_latency
Throughput,55555.555555555555,catapult,BRAM,0,catapult_fpga_latency
Throughput,83333.33333333333,catapult,CLB,315,catapult_fpga_latency
Throughput,83333.33333333333,catapult,LUT,1923,catapult_fpga_latency
Throughput,83333.33333333333,catapult,FF,1197,catapult_fpga_latency
Throughput,83333.33333333333,catapult,DSP,0,catapult_fpga_latency
Throughput,83333.33333333333,catapult,BRAM,0,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,484,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,2559,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,876,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,0,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,671,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,3711,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,1273,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,0,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,664,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,3977,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,1759,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,0,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,734,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,4523,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,1791,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,0,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,catapult_fpga_latency
Throughput,47619.04761904762,catapult,CLB,485,catapult_fpga_latency
Throughput,47619.04761904762,catapult,LUT,2918,catapult_fpga_latency
Throughput,47619.04761904762,catapult,FF,1227,catapult_fpga_latency
Throughput,47619.04761904762,catapult,DSP,0,catapult_fpga_latency
Throughput,47619.04761904762,catapult,BRAM,0,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,472,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,2489,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,856,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,0,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,catapult_fpga_latency
Throughput,30303.0303030303,catapult,CLB,502,catapult_fpga_latency
Throughput,30303.0303030303,catapult,LUT,2524,catapult_fpga_latency
Throughput,30303.0303030303,catapult,FF,1263,catapult_fpga_latency
Throughput,30303.0303030303,catapult,DSP,0,catapult_fpga_latency
Throughput,30303.0303030303,catapult,BRAM,0,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,626,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,3846,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,1753,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,0,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,723,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,4250,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,1770,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,0,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,catapult_fpga_latency
Throughput,49999.99999999999,catapult,CLB,485,catapult_fpga_latency
Throughput,49999.99999999999,catapult,LUT,2924,catapult_fpga_latency
Throughput,49999.99999999999,catapult,FF,1216,catapult_fpga_latency
Throughput,49999.99999999999,catapult,DSP,0,catapult_fpga_latency
Throughput,49999.99999999999,catapult,BRAM,0,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,493,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,2625,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,811,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,0,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,654,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,3625,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,1289,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,0,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,640,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,4002,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,1773,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,0,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,739,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,4425,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,1787,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,0,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,catapult_fpga_latency
Throughput,47619.04761904762,catapult,CLB,605,catapult_fpga_latency
Throughput,47619.04761904762,catapult,LUT,3719,catapult_fpga_latency
Throughput,47619.04761904762,catapult,FF,1447,catapult_fpga_latency
Throughput,47619.04761904762,catapult,DSP,0,catapult_fpga_latency
Throughput,47619.04761904762,catapult,BRAM,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,467,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,2508,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,848,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,catapult_fpga_latency
Throughput,30303.0303030303,catapult,CLB,562,catapult_fpga_latency
Throughput,30303.0303030303,catapult,LUT,2443,catapult_fpga_latency
Throughput,30303.0303030303,catapult,FF,1256,catapult_fpga_latency
Throughput,30303.0303030303,catapult,DSP,0,catapult_fpga_latency
Throughput,30303.0303030303,catapult,BRAM,0,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,557,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,3267,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,1369,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,0,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,673,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,3991,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,1768,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,0,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,catapult_fpga_latency
Throughput,49999.99999999999,catapult,CLB,470,catapult_fpga_latency
Throughput,49999.99999999999,catapult,LUT,2810,catapult_fpga_latency
Throughput,49999.99999999999,catapult,FF,1210,catapult_fpga_latency
Throughput,49999.99999999999,catapult,DSP,0,catapult_fpga_latency
Throughput,49999.99999999999,catapult,BRAM,0,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,579,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,3170,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,924,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,0,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,CLB,448,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,LUT,2725,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,FF,1454,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,CLB,448,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,LUT,2725,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,FF,1454,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,CLB,448,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,LUT,2725,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,FF,1454,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,CLB,448,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,LUT,2725,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,FF,1454,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,CLB,448,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,LUT,2725,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,FF,1454,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,CLB,448,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,LUT,2725,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,FF,1454,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,CLB,448,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,LUT,2725,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,FF,1454,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,CLB,448,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,LUT,2725,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,FF,1454,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41966165198969985,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,CLB,251,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,LUT,1616,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,FF,1221,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,CLB,251,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,LUT,1616,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,FF,1221,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,BRAM,0,catapult_fpga_latency
Throughput,20000.0,catapult,CLB,751,catapult_fpga_latency
Throughput,20000.0,catapult,LUT,3681,catapult_fpga_latency
Throughput,20000.0,catapult,FF,1441,catapult_fpga_latency
Throughput,20000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,20000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,CLB,251,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,LUT,1616,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,FF,1221,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,CLB,251,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,LUT,1616,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,FF,1221,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,CLB,251,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,LUT,1616,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,FF,1221,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,CLB,251,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,LUT,1616,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,FF,1221,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,CLB,251,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,LUT,1616,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,FF,1221,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,CLB,251,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,LUT,1616,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,FF,1221,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3950228698490499,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,CLB,483,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,LUT,2836,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,FF,1254,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,CLB,483,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,LUT,2836,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,FF,1254,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,CLB,483,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,LUT,2836,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,FF,1254,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,CLB,483,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,LUT,2836,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,FF,1254,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,BRAM,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,CLB,667,catapult_fpga_latency
Throughput,19230.76923076923,catapult,LUT,4095,catapult_fpga_latency
Throughput,19230.76923076923,catapult,FF,1477,catapult_fpga_latency
Throughput,19230.76923076923,catapult,DSP,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,CLB,483,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,LUT,2836,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,FF,1254,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,CLB,483,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,LUT,2836,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,FF,1254,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,CLB,483,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,LUT,2836,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,FF,1254,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,CLB,483,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,LUT,2836,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,FF,1254,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18361163348620838,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1804317442950189,catapult,CLB,492,catapult_fpga_latency
Throughput,0.1804317442950189,catapult,LUT,2773,catapult_fpga_latency
Throughput,0.1804317442950189,catapult,FF,1243,catapult_fpga_latency
Throughput,0.1804317442950189,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1804317442950189,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18219701911100972,catapult,CLB,493,catapult_fpga_latency
Throughput,0.18219701911100972,catapult,LUT,2773,catapult_fpga_latency
Throughput,0.18219701911100972,catapult,FF,1243,catapult_fpga_latency
Throughput,0.18219701911100972,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18219701911100972,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18219701911100972,catapult,CLB,493,catapult_fpga_latency
Throughput,0.18219701911100972,catapult,LUT,2773,catapult_fpga_latency
Throughput,0.18219701911100972,catapult,FF,1243,catapult_fpga_latency
Throughput,0.18219701911100972,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18219701911100972,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18219701911100972,catapult,CLB,493,catapult_fpga_latency
Throughput,0.18219701911100972,catapult,LUT,2773,catapult_fpga_latency
Throughput,0.18219701911100972,catapult,FF,1243,catapult_fpga_latency
Throughput,0.18219701911100972,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18219701911100972,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18219701911100972,catapult,CLB,493,catapult_fpga_latency
Throughput,0.18219701911100972,catapult,LUT,2773,catapult_fpga_latency
Throughput,0.18219701911100972,catapult,FF,1243,catapult_fpga_latency
Throughput,0.18219701911100972,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18219701911100972,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18219701911100972,catapult,CLB,493,catapult_fpga_latency
Throughput,0.18219701911100972,catapult,LUT,2773,catapult_fpga_latency
Throughput,0.18219701911100972,catapult,FF,1243,catapult_fpga_latency
Throughput,0.18219701911100972,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18219701911100972,catapult,BRAM,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,CLB,789,catapult_fpga_latency
Throughput,18867.924528301886,catapult,LUT,4868,catapult_fpga_latency
Throughput,18867.924528301886,catapult,FF,1628,catapult_fpga_latency
Throughput,18867.924528301886,catapult,DSP,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18219701911100972,catapult,CLB,493,catapult_fpga_latency
Throughput,0.18219701911100972,catapult,LUT,2773,catapult_fpga_latency
Throughput,0.18219701911100972,catapult,FF,1243,catapult_fpga_latency
Throughput,0.18219701911100972,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18219701911100972,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18219701911100972,catapult,CLB,493,catapult_fpga_latency
Throughput,0.18219701911100972,catapult,LUT,2773,catapult_fpga_latency
Throughput,0.18219701911100972,catapult,FF,1243,catapult_fpga_latency
Throughput,0.18219701911100972,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18219701911100972,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,CLB,633,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,LUT,3708,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,FF,1473,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,CLB,633,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,LUT,3708,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,FF,1473,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,CLB,633,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,LUT,3708,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,FF,1473,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,CLB,633,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,LUT,3708,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,FF,1473,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,CLB,633,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,LUT,3708,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,FF,1473,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,CLB,633,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,LUT,3708,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,FF,1473,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,CLB,633,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,LUT,3708,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,FF,1473,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,CLB,633,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,LUT,3708,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,FF,1473,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17098874928227473,catapult,BRAM,0,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,723,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,4422,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,1364,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,0,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,CLB,407,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,LUT,2574,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,FF,1231,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,CLB,407,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,LUT,2574,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,FF,1231,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,CLB,407,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,LUT,2574,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,FF,1231,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,CLB,407,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,LUT,2574,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,FF,1231,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,CLB,407,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,LUT,2574,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,FF,1231,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,CLB,407,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,LUT,2574,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,FF,1231,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,CLB,407,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,LUT,2574,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,FF,1231,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,CLB,407,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,LUT,2574,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,FF,1231,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1839744290261608,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,CLB,679,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,LUT,4182,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,FF,1385,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,CLB,679,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,LUT,4182,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,FF,1385,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,BRAM,0,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,574,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,3182,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,906,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,0,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,CLB,679,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,LUT,4182,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,FF,1385,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,CLB,679,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,LUT,4182,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,FF,1385,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,CLB,679,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,LUT,4182,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,FF,1385,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,CLB,679,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,LUT,4182,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,FF,1385,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,CLB,679,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,LUT,4182,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,FF,1385,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,CLB,679,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,LUT,4182,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,FF,1385,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10919556609219971,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1092628451039647,catapult,CLB,624,catapult_fpga_latency
Throughput,0.1092628451039647,catapult,LUT,4052,catapult_fpga_latency
Throughput,0.1092628451039647,catapult,FF,1370,catapult_fpga_latency
Throughput,0.1092628451039647,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1092628451039647,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1092628451039647,catapult,CLB,624,catapult_fpga_latency
Throughput,0.1092628451039647,catapult,LUT,4052,catapult_fpga_latency
Throughput,0.1092628451039647,catapult,FF,1370,catapult_fpga_latency
Throughput,0.1092628451039647,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1092628451039647,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1092628451039647,catapult,CLB,624,catapult_fpga_latency
Throughput,0.1092628451039647,catapult,LUT,4052,catapult_fpga_latency
Throughput,0.1092628451039647,catapult,FF,1370,catapult_fpga_latency
Throughput,0.1092628451039647,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1092628451039647,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1092628451039647,catapult,CLB,624,catapult_fpga_latency
Throughput,0.1092628451039647,catapult,LUT,4052,catapult_fpga_latency
Throughput,0.1092628451039647,catapult,FF,1370,catapult_fpga_latency
Throughput,0.1092628451039647,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1092628451039647,catapult,BRAM,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,CLB,682,catapult_fpga_latency
Throughput,19230.76923076923,catapult,LUT,3209,catapult_fpga_latency
Throughput,19230.76923076923,catapult,FF,1427,catapult_fpga_latency
Throughput,19230.76923076923,catapult,DSP,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1092628451039647,catapult,CLB,624,catapult_fpga_latency
Throughput,0.1092628451039647,catapult,LUT,4052,catapult_fpga_latency
Throughput,0.1092628451039647,catapult,FF,1370,catapult_fpga_latency
Throughput,0.1092628451039647,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1092628451039647,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1092628451039647,catapult,CLB,624,catapult_fpga_latency
Throughput,0.1092628451039647,catapult,LUT,4052,catapult_fpga_latency
Throughput,0.1092628451039647,catapult,FF,1370,catapult_fpga_latency
Throughput,0.1092628451039647,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1092628451039647,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1092628451039647,catapult,CLB,624,catapult_fpga_latency
Throughput,0.1092628451039647,catapult,LUT,4052,catapult_fpga_latency
Throughput,0.1092628451039647,catapult,FF,1370,catapult_fpga_latency
Throughput,0.1092628451039647,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1092628451039647,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10965689017007127,catapult,CLB,626,catapult_fpga_latency
Throughput,0.10965689017007127,catapult,LUT,4048,catapult_fpga_latency
Throughput,0.10965689017007127,catapult,FF,1370,catapult_fpga_latency
Throughput,0.10965689017007127,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10965689017007127,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,CLB,809,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,LUT,5219,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,FF,1522,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,CLB,809,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,LUT,5219,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,FF,1522,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,CLB,809,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,LUT,5219,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,FF,1522,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,CLB,809,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,LUT,5219,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,FF,1522,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,CLB,809,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,LUT,5219,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,FF,1522,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,CLB,809,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,LUT,5219,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,FF,1522,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,BRAM,0,catapult_fpga_latency
Throughput,19607.843137254902,catapult,CLB,589,catapult_fpga_latency
Throughput,19607.843137254902,catapult,LUT,3740,catapult_fpga_latency
Throughput,19607.843137254902,catapult,FF,1471,catapult_fpga_latency
Throughput,19607.843137254902,catapult,DSP,0,catapult_fpga_latency
Throughput,19607.843137254902,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,CLB,809,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,LUT,5219,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,FF,1522,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,CLB,809,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,LUT,5219,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,FF,1522,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10799878998155704,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,CLB,606,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,LUT,3812,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,FF,1366,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,CLB,606,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,LUT,3812,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,FF,1366,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,CLB,606,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,LUT,3812,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,FF,1366,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,CLB,606,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,LUT,3812,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,FF,1366,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,CLB,606,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,LUT,3812,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,FF,1366,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,CLB,606,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,LUT,3812,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,FF,1366,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,CLB,606,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,LUT,3812,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,FF,1366,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,CLB,606,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,LUT,3812,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,FF,1366,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1100651739921277,catapult,BRAM,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,CLB,712,catapult_fpga_latency
Throughput,18867.924528301886,catapult,LUT,4524,catapult_fpga_latency
Throughput,18867.924528301886,catapult,FF,1613,catapult_fpga_latency
Throughput,18867.924528301886,catapult,DSP,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,CLB,732,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,LUT,4834,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,FF,1440,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,CLB,732,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,LUT,4834,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,FF,1440,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,CLB,732,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,LUT,4834,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,FF,1440,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,CLB,732,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,LUT,4834,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,FF,1440,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,CLB,732,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,LUT,4834,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,FF,1440,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,CLB,732,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,LUT,4834,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,FF,1440,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,CLB,732,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,LUT,4834,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,FF,1440,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,CLB,732,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,LUT,4834,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,FF,1440,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07086921087133695,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,CLB,707,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,LUT,4791,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,FF,1427,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,CLB,707,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,LUT,4791,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,FF,1427,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,BRAM,0,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,687,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,4332,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,1321,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,0,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,CLB,707,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,LUT,4791,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,FF,1427,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,CLB,707,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,LUT,4791,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,FF,1427,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,CLB,707,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,LUT,4791,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,FF,1427,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,CLB,707,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,LUT,4791,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,FF,1427,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,CLB,707,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,LUT,4791,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,FF,1427,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,CLB,707,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,LUT,4791,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,FF,1427,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0687502010943382,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,CLB,808,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,LUT,5412,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,FF,1497,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,CLB,808,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,LUT,5412,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,FF,1497,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,CLB,808,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,LUT,5412,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,FF,1497,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,CLB,808,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,LUT,5412,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,FF,1497,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,BRAM,0,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,587,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,3315,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,849,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,0,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,CLB,808,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,LUT,5412,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,FF,1497,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,CLB,808,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,LUT,5412,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,FF,1497,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,CLB,808,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,LUT,5412,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,FF,1497,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,CLB,808,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,LUT,5412,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,FF,1497,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07148121223558207,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,CLB,697,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,LUT,4696,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,FF,1420,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,CLB,697,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,LUT,4696,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,FF,1420,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,CLB,697,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,LUT,4696,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,FF,1420,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,CLB,697,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,LUT,4696,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,FF,1420,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,CLB,697,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,LUT,4696,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,FF,1420,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,CLB,697,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,LUT,4696,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,FF,1420,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,BRAM,0,catapult_fpga_latency
Throughput,18181.81818181818,catapult,CLB,809,catapult_fpga_latency
Throughput,18181.81818181818,catapult,LUT,4190,catapult_fpga_latency
Throughput,18181.81818181818,catapult,FF,1381,catapult_fpga_latency
Throughput,18181.81818181818,catapult,DSP,0,catapult_fpga_latency
Throughput,18181.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,CLB,697,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,LUT,4696,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,FF,1420,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,CLB,697,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,LUT,4696,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,FF,1420,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06915225216783666,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19487980593089405,catapult,CLB,352,catapult_fpga_latency
Throughput,0.19487980593089405,catapult,LUT,2124,catapult_fpga_latency
Throughput,0.19487980593089405,catapult,FF,1283,catapult_fpga_latency
Throughput,0.19487980593089405,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19487980593089405,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18868892894125888,catapult,CLB,354,catapult_fpga_latency
Throughput,0.18868892894125888,catapult,LUT,2124,catapult_fpga_latency
Throughput,0.18868892894125888,catapult,FF,1283,catapult_fpga_latency
Throughput,0.18868892894125888,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18868892894125888,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18868892894125888,catapult,CLB,354,catapult_fpga_latency
Throughput,0.18868892894125888,catapult,LUT,2124,catapult_fpga_latency
Throughput,0.18868892894125888,catapult,FF,1283,catapult_fpga_latency
Throughput,0.18868892894125888,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18868892894125888,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19487980593089405,catapult,CLB,352,catapult_fpga_latency
Throughput,0.19487980593089405,catapult,LUT,2124,catapult_fpga_latency
Throughput,0.19487980593089405,catapult,FF,1283,catapult_fpga_latency
Throughput,0.19487980593089405,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19487980593089405,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18868892894125888,catapult,CLB,354,catapult_fpga_latency
Throughput,0.18868892894125888,catapult,LUT,2124,catapult_fpga_latency
Throughput,0.18868892894125888,catapult,FF,1283,catapult_fpga_latency
Throughput,0.18868892894125888,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18868892894125888,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18868892894125888,catapult,CLB,354,catapult_fpga_latency
Throughput,0.18868892894125888,catapult,LUT,2124,catapult_fpga_latency
Throughput,0.18868892894125888,catapult,FF,1283,catapult_fpga_latency
Throughput,0.18868892894125888,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18868892894125888,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18868892894125888,catapult,CLB,354,catapult_fpga_latency
Throughput,0.18868892894125888,catapult,LUT,2124,catapult_fpga_latency
Throughput,0.18868892894125888,catapult,FF,1283,catapult_fpga_latency
Throughput,0.18868892894125888,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18868892894125888,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18868892894125888,catapult,CLB,354,catapult_fpga_latency
Throughput,0.18868892894125888,catapult,LUT,2124,catapult_fpga_latency
Throughput,0.18868892894125888,catapult,FF,1283,catapult_fpga_latency
Throughput,0.18868892894125888,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18868892894125888,catapult,BRAM,0,catapult_fpga_latency
Throughput,19607.843137254902,catapult,CLB,645,catapult_fpga_latency
Throughput,19607.843137254902,catapult,LUT,4082,catapult_fpga_latency
Throughput,19607.843137254902,catapult,FF,1491,catapult_fpga_latency
Throughput,19607.843137254902,catapult,DSP,0,catapult_fpga_latency
Throughput,19607.843137254902,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18547504145830862,catapult,CLB,379,catapult_fpga_latency
Throughput,0.18547504145830862,catapult,LUT,2195,catapult_fpga_latency
Throughput,0.18547504145830862,catapult,FF,1270,catapult_fpga_latency
Throughput,0.18547504145830862,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18547504145830862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18547504145830862,catapult,CLB,379,catapult_fpga_latency
Throughput,0.18547504145830862,catapult,LUT,2195,catapult_fpga_latency
Throughput,0.18547504145830862,catapult,FF,1270,catapult_fpga_latency
Throughput,0.18547504145830862,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18547504145830862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18547504145830862,catapult,CLB,379,catapult_fpga_latency
Throughput,0.18547504145830862,catapult,LUT,2195,catapult_fpga_latency
Throughput,0.18547504145830862,catapult,FF,1270,catapult_fpga_latency
Throughput,0.18547504145830862,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18547504145830862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18547504145830862,catapult,CLB,379,catapult_fpga_latency
Throughput,0.18547504145830862,catapult,LUT,2195,catapult_fpga_latency
Throughput,0.18547504145830862,catapult,FF,1270,catapult_fpga_latency
Throughput,0.18547504145830862,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18547504145830862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18547504145830862,catapult,CLB,379,catapult_fpga_latency
Throughput,0.18547504145830862,catapult,LUT,2195,catapult_fpga_latency
Throughput,0.18547504145830862,catapult,FF,1270,catapult_fpga_latency
Throughput,0.18547504145830862,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18547504145830862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18547504145830862,catapult,CLB,379,catapult_fpga_latency
Throughput,0.18547504145830862,catapult,LUT,2195,catapult_fpga_latency
Throughput,0.18547504145830862,catapult,FF,1270,catapult_fpga_latency
Throughput,0.18547504145830862,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18547504145830862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18757700035864722,catapult,CLB,380,catapult_fpga_latency
Throughput,0.18757700035864722,catapult,LUT,2195,catapult_fpga_latency
Throughput,0.18757700035864722,catapult,FF,1270,catapult_fpga_latency
Throughput,0.18757700035864722,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18757700035864722,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18547504145830862,catapult,CLB,379,catapult_fpga_latency
Throughput,0.18547504145830862,catapult,LUT,2195,catapult_fpga_latency
Throughput,0.18547504145830862,catapult,FF,1270,catapult_fpga_latency
Throughput,0.18547504145830862,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18547504145830862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,CLB,429,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,LUT,2669,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,FF,1489,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,CLB,429,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,LUT,2669,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,FF,1489,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,BRAM,0,catapult_fpga_latency
Throughput,18518.51851851852,catapult,CLB,743,catapult_fpga_latency
Throughput,18518.51851851852,catapult,LUT,4576,catapult_fpga_latency
Throughput,18518.51851851852,catapult,FF,1630,catapult_fpga_latency
Throughput,18518.51851851852,catapult,DSP,0,catapult_fpga_latency
Throughput,18518.51851851852,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,CLB,429,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,LUT,2669,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,FF,1489,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,CLB,429,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,LUT,2669,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,FF,1489,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,CLB,429,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,LUT,2669,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,FF,1489,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,CLB,429,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,LUT,2669,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,FF,1489,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,CLB,429,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,LUT,2669,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,FF,1489,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,CLB,429,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,LUT,2669,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,FF,1489,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18845977853714505,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,CLB,316,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,LUT,2014,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,FF,1261,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,CLB,316,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,LUT,2014,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,FF,1261,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,CLB,316,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,LUT,2014,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,FF,1261,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,CLB,316,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,LUT,2014,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,FF,1261,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,BRAM,0,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,831,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,5337,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,1493,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,0,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,CLB,316,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,LUT,2014,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,FF,1261,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,CLB,316,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,LUT,2014,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,FF,1261,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,CLB,316,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,LUT,2014,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,FF,1261,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,CLB,316,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,LUT,2014,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,FF,1261,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19039640531586763,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,CLB,537,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,LUT,3222,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,FF,1309,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,CLB,537,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,LUT,3222,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,FF,1309,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,CLB,537,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,LUT,3222,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,FF,1309,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,CLB,537,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,LUT,3222,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,FF,1309,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,CLB,537,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,LUT,3222,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,FF,1309,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,CLB,537,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,LUT,3222,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,FF,1309,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,BRAM,0,catapult_fpga_latency
Throughput,23809.52380952381,catapult,CLB,558,catapult_fpga_latency
Throughput,23809.52380952381,catapult,LUT,3071,catapult_fpga_latency
Throughput,23809.52380952381,catapult,FF,898,catapult_fpga_latency
Throughput,23809.52380952381,catapult,DSP,0,catapult_fpga_latency
Throughput,23809.52380952381,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,CLB,537,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,LUT,3222,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,FF,1309,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,CLB,537,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,LUT,3222,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,FF,1309,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08441038166660533,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,CLB,549,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,LUT,3074,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,FF,1297,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,CLB,549,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,LUT,3074,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,FF,1297,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,CLB,549,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,LUT,3074,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,FF,1297,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,CLB,549,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,LUT,3074,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,FF,1297,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,CLB,549,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,LUT,3074,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,FF,1297,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,CLB,549,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,LUT,3074,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,FF,1297,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,CLB,549,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,LUT,3074,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,FF,1297,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,CLB,549,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,LUT,3074,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,FF,1297,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0845349125807562,catapult,BRAM,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,CLB,689,catapult_fpga_latency
Throughput,18867.924528301886,catapult,LUT,3114,catapult_fpga_latency
Throughput,18867.924528301886,catapult,FF,1423,catapult_fpga_latency
Throughput,18867.924528301886,catapult,DSP,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,CLB,611,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,LUT,3722,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,FF,1513,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,CLB,611,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,LUT,3722,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,FF,1513,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,CLB,611,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,LUT,3722,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,FF,1513,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,CLB,611,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,LUT,3722,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,FF,1513,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,CLB,611,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,LUT,3722,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,FF,1513,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,CLB,611,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,LUT,3722,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,FF,1513,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,CLB,611,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,LUT,3722,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,FF,1513,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,CLB,611,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,LUT,3722,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,FF,1513,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0883865234592859,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08212122406611744,catapult,CLB,491,catapult_fpga_latency
Throughput,0.08212122406611744,catapult,LUT,2948,catapult_fpga_latency
Throughput,0.08212122406611744,catapult,FF,1288,catapult_fpga_latency
Throughput,0.08212122406611744,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08212122406611744,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08212122406611744,catapult,CLB,491,catapult_fpga_latency
Throughput,0.08212122406611744,catapult,LUT,2948,catapult_fpga_latency
Throughput,0.08212122406611744,catapult,FF,1288,catapult_fpga_latency
Throughput,0.08212122406611744,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08212122406611744,catapult,BRAM,0,catapult_fpga_latency
Throughput,20000.0,catapult,CLB,585,catapult_fpga_latency
Throughput,20000.0,catapult,LUT,3315,catapult_fpga_latency
Throughput,20000.0,catapult,FF,1471,catapult_fpga_latency
Throughput,20000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,20000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08212122406611744,catapult,CLB,491,catapult_fpga_latency
Throughput,0.08212122406611744,catapult,LUT,2948,catapult_fpga_latency
Throughput,0.08212122406611744,catapult,FF,1288,catapult_fpga_latency
Throughput,0.08212122406611744,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08212122406611744,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08212122406611744,catapult,CLB,491,catapult_fpga_latency
Throughput,0.08212122406611744,catapult,LUT,2948,catapult_fpga_latency
Throughput,0.08212122406611744,catapult,FF,1288,catapult_fpga_latency
Throughput,0.08212122406611744,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08212122406611744,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08212122406611744,catapult,CLB,491,catapult_fpga_latency
Throughput,0.08212122406611744,catapult,LUT,2948,catapult_fpga_latency
Throughput,0.08212122406611744,catapult,FF,1288,catapult_fpga_latency
Throughput,0.08212122406611744,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08212122406611744,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08212122406611744,catapult,CLB,491,catapult_fpga_latency
Throughput,0.08212122406611744,catapult,LUT,2948,catapult_fpga_latency
Throughput,0.08212122406611744,catapult,FF,1288,catapult_fpga_latency
Throughput,0.08212122406611744,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08212122406611744,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08920149055690721,catapult,CLB,476,catapult_fpga_latency
Throughput,0.08920149055690721,catapult,LUT,2948,catapult_fpga_latency
Throughput,0.08920149055690721,catapult,FF,1288,catapult_fpga_latency
Throughput,0.08920149055690721,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08920149055690721,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08212122406611744,catapult,CLB,491,catapult_fpga_latency
Throughput,0.08212122406611744,catapult,LUT,2948,catapult_fpga_latency
Throughput,0.08212122406611744,catapult,FF,1288,catapult_fpga_latency
Throughput,0.08212122406611744,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08212122406611744,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,CLB,936,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,LUT,5081,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,FF,1456,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,CLB,936,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,LUT,5081,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,FF,1456,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,CLB,936,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,LUT,5081,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,FF,1456,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,CLB,936,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,LUT,5081,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,FF,1456,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,BRAM,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,CLB,695,catapult_fpga_latency
Throughput,18867.924528301886,catapult,LUT,4368,catapult_fpga_latency
Throughput,18867.924528301886,catapult,FF,1610,catapult_fpga_latency
Throughput,18867.924528301886,catapult,DSP,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,CLB,936,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,LUT,5081,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,FF,1456,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,CLB,936,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,LUT,5081,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,FF,1456,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,CLB,936,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,LUT,5081,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,FF,1456,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,CLB,936,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,LUT,5081,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,FF,1456,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04806817605546298,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,CLB,760,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,LUT,4879,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,FF,1441,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,CLB,760,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,LUT,4879,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,FF,1441,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,CLB,760,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,LUT,4879,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,FF,1441,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,CLB,760,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,LUT,4879,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,FF,1441,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,CLB,760,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,LUT,4879,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,FF,1441,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,CLB,760,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,LUT,4879,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,FF,1441,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,BRAM,0,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,712,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,4496,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,1321,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,0,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,CLB,760,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,LUT,4879,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,FF,1441,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,CLB,760,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,LUT,4879,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,FF,1441,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04721514677017234,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,CLB,910,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,LUT,5419,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,FF,1567,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,CLB,910,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,LUT,5419,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,FF,1567,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,CLB,910,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,LUT,5419,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,FF,1567,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,CLB,910,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,LUT,5419,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,FF,1567,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,CLB,910,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,LUT,5419,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,FF,1567,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,CLB,910,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,LUT,5419,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,FF,1567,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,CLB,910,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,LUT,5419,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,FF,1567,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,CLB,910,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,LUT,5419,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,FF,1567,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04688235393673705,catapult,BRAM,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,CLB,610,catapult_fpga_latency
Throughput,19230.76923076923,catapult,LUT,3380,catapult_fpga_latency
Throughput,19230.76923076923,catapult,FF,1103,catapult_fpga_latency
Throughput,19230.76923076923,catapult,DSP,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,CLB,860,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,LUT,4622,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,FF,1431,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,CLB,860,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,LUT,4622,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,FF,1431,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,CLB,860,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,LUT,4622,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,FF,1431,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,CLB,860,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,LUT,4622,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,FF,1431,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,CLB,860,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,LUT,4622,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,FF,1431,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,CLB,860,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,LUT,4622,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,FF,1431,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,CLB,860,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,LUT,4622,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,FF,1431,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,CLB,860,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,LUT,4622,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,FF,1431,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05029439826021617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,CLB,905,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,LUT,5814,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,FF,1525,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,CLB,905,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,LUT,5814,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,FF,1525,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,BRAM,0,catapult_fpga_latency
Throughput,15151.51515151515,catapult,CLB,756,catapult_fpga_latency
Throughput,15151.51515151515,catapult,LUT,4003,catapult_fpga_latency
Throughput,15151.51515151515,catapult,FF,1520,catapult_fpga_latency
Throughput,15151.51515151515,catapult,DSP,0,catapult_fpga_latency
Throughput,15151.51515151515,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,CLB,905,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,LUT,5814,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,FF,1525,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,CLB,905,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,LUT,5814,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,FF,1525,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,CLB,905,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,LUT,5814,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,FF,1525,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,CLB,905,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,LUT,5814,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,FF,1525,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,CLB,905,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,LUT,5814,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,FF,1525,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,CLB,905,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,LUT,5814,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,FF,1525,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03032080748433961,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.029969516805676274,catapult,CLB,883,catapult_fpga_latency
Throughput,0.029969516805676274,catapult,LUT,5906,catapult_fpga_latency
Throughput,0.029969516805676274,catapult,FF,1504,catapult_fpga_latency
Throughput,0.029969516805676274,catapult,DSP,0,catapult_fpga_latency
Throughput,0.029969516805676274,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.029969516805676274,catapult,CLB,883,catapult_fpga_latency
Throughput,0.029969516805676274,catapult,LUT,5906,catapult_fpga_latency
Throughput,0.029969516805676274,catapult,FF,1504,catapult_fpga_latency
Throughput,0.029969516805676274,catapult,DSP,0,catapult_fpga_latency
Throughput,0.029969516805676274,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.029969516805676274,catapult,CLB,883,catapult_fpga_latency
Throughput,0.029969516805676274,catapult,LUT,5906,catapult_fpga_latency
Throughput,0.029969516805676274,catapult,FF,1504,catapult_fpga_latency
Throughput,0.029969516805676274,catapult,DSP,0,catapult_fpga_latency
Throughput,0.029969516805676274,catapult,BRAM,0,catapult_fpga_latency
Throughput,16666.666666666668,catapult,CLB,730,catapult_fpga_latency
Throughput,16666.666666666668,catapult,LUT,4250,catapult_fpga_latency
Throughput,16666.666666666668,catapult,FF,1935,catapult_fpga_latency
Throughput,16666.666666666668,catapult,DSP,0,catapult_fpga_latency
Throughput,16666.666666666668,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.029969516805676274,catapult,CLB,883,catapult_fpga_latency
Throughput,0.029969516805676274,catapult,LUT,5906,catapult_fpga_latency
Throughput,0.029969516805676274,catapult,FF,1504,catapult_fpga_latency
Throughput,0.029969516805676274,catapult,DSP,0,catapult_fpga_latency
Throughput,0.029969516805676274,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.029969516805676274,catapult,CLB,883,catapult_fpga_latency
Throughput,0.029969516805676274,catapult,LUT,5906,catapult_fpga_latency
Throughput,0.029969516805676274,catapult,FF,1504,catapult_fpga_latency
Throughput,0.029969516805676274,catapult,DSP,0,catapult_fpga_latency
Throughput,0.029969516805676274,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.029969516805676274,catapult,CLB,883,catapult_fpga_latency
Throughput,0.029969516805676274,catapult,LUT,5906,catapult_fpga_latency
Throughput,0.029969516805676274,catapult,FF,1504,catapult_fpga_latency
Throughput,0.029969516805676274,catapult,DSP,0,catapult_fpga_latency
Throughput,0.029969516805676274,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.029969516805676274,catapult,CLB,883,catapult_fpga_latency
Throughput,0.029969516805676274,catapult,LUT,5906,catapult_fpga_latency
Throughput,0.029969516805676274,catapult,FF,1504,catapult_fpga_latency
Throughput,0.029969516805676274,catapult,DSP,0,catapult_fpga_latency
Throughput,0.029969516805676274,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03183684863081175,catapult,CLB,890,catapult_fpga_latency
Throughput,0.03183684863081175,catapult,LUT,5934,catapult_fpga_latency
Throughput,0.03183684863081175,catapult,FF,1558,catapult_fpga_latency
Throughput,0.03183684863081175,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03183684863081175,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03183684863081175,catapult,CLB,890,catapult_fpga_latency
Throughput,0.03183684863081175,catapult,LUT,5934,catapult_fpga_latency
Throughput,0.03183684863081175,catapult,FF,1558,catapult_fpga_latency
Throughput,0.03183684863081175,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03183684863081175,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03183684863081175,catapult,CLB,890,catapult_fpga_latency
Throughput,0.03183684863081175,catapult,LUT,5934,catapult_fpga_latency
Throughput,0.03183684863081175,catapult,FF,1558,catapult_fpga_latency
Throughput,0.03183684863081175,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03183684863081175,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03183684863081175,catapult,CLB,890,catapult_fpga_latency
Throughput,0.03183684863081175,catapult,LUT,5934,catapult_fpga_latency
Throughput,0.03183684863081175,catapult,FF,1558,catapult_fpga_latency
Throughput,0.03183684863081175,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03183684863081175,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03183684863081175,catapult,CLB,890,catapult_fpga_latency
Throughput,0.03183684863081175,catapult,LUT,5934,catapult_fpga_latency
Throughput,0.03183684863081175,catapult,FF,1558,catapult_fpga_latency
Throughput,0.03183684863081175,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03183684863081175,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03183684863081175,catapult,CLB,890,catapult_fpga_latency
Throughput,0.03183684863081175,catapult,LUT,5934,catapult_fpga_latency
Throughput,0.03183684863081175,catapult,FF,1558,catapult_fpga_latency
Throughput,0.03183684863081175,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03183684863081175,catapult,BRAM,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,CLB,860,catapult_fpga_latency
Throughput,19230.76923076923,catapult,LUT,5215,catapult_fpga_latency
Throughput,19230.76923076923,catapult,FF,1957,catapult_fpga_latency
Throughput,19230.76923076923,catapult,DSP,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03171486861544808,catapult,CLB,904,catapult_fpga_latency
Throughput,0.03171486861544808,catapult,LUT,5929,catapult_fpga_latency
Throughput,0.03171486861544808,catapult,FF,1551,catapult_fpga_latency
Throughput,0.03171486861544808,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03171486861544808,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03183684863081175,catapult,CLB,890,catapult_fpga_latency
Throughput,0.03183684863081175,catapult,LUT,5934,catapult_fpga_latency
Throughput,0.03183684863081175,catapult,FF,1558,catapult_fpga_latency
Throughput,0.03183684863081175,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03183684863081175,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.032563259993925,catapult,CLB,773,catapult_fpga_latency
Throughput,0.032563259993925,catapult,LUT,5140,catapult_fpga_latency
Throughput,0.032563259993925,catapult,FF,1501,catapult_fpga_latency
Throughput,0.032563259993925,catapult,DSP,0,catapult_fpga_latency
Throughput,0.032563259993925,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.032563259993925,catapult,CLB,773,catapult_fpga_latency
Throughput,0.032563259993925,catapult,LUT,5140,catapult_fpga_latency
Throughput,0.032563259993925,catapult,FF,1501,catapult_fpga_latency
Throughput,0.032563259993925,catapult,DSP,0,catapult_fpga_latency
Throughput,0.032563259993925,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.032563259993925,catapult,CLB,773,catapult_fpga_latency
Throughput,0.032563259993925,catapult,LUT,5140,catapult_fpga_latency
Throughput,0.032563259993925,catapult,FF,1501,catapult_fpga_latency
Throughput,0.032563259993925,catapult,DSP,0,catapult_fpga_latency
Throughput,0.032563259993925,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.032563259993925,catapult,CLB,773,catapult_fpga_latency
Throughput,0.032563259993925,catapult,LUT,5140,catapult_fpga_latency
Throughput,0.032563259993925,catapult,FF,1501,catapult_fpga_latency
Throughput,0.032563259993925,catapult,DSP,0,catapult_fpga_latency
Throughput,0.032563259993925,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.032563259993925,catapult,CLB,773,catapult_fpga_latency
Throughput,0.032563259993925,catapult,LUT,5140,catapult_fpga_latency
Throughput,0.032563259993925,catapult,FF,1501,catapult_fpga_latency
Throughput,0.032563259993925,catapult,DSP,0,catapult_fpga_latency
Throughput,0.032563259993925,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.032563259993925,catapult,CLB,773,catapult_fpga_latency
Throughput,0.032563259993925,catapult,LUT,5140,catapult_fpga_latency
Throughput,0.032563259993925,catapult,FF,1501,catapult_fpga_latency
Throughput,0.032563259993925,catapult,DSP,0,catapult_fpga_latency
Throughput,0.032563259993925,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.032563259993925,catapult,CLB,773,catapult_fpga_latency
Throughput,0.032563259993925,catapult,LUT,5140,catapult_fpga_latency
Throughput,0.032563259993925,catapult,FF,1501,catapult_fpga_latency
Throughput,0.032563259993925,catapult,DSP,0,catapult_fpga_latency
Throughput,0.032563259993925,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.032563259993925,catapult,CLB,773,catapult_fpga_latency
Throughput,0.032563259993925,catapult,LUT,5140,catapult_fpga_latency
Throughput,0.032563259993925,catapult,FF,1501,catapult_fpga_latency
Throughput,0.032563259993925,catapult,DSP,0,catapult_fpga_latency
Throughput,0.032563259993925,catapult,BRAM,0,catapult_fpga_latency
Throughput,21276.595744680853,catapult,CLB,822,catapult_fpga_latency
Throughput,21276.595744680853,catapult,LUT,5370,catapult_fpga_latency
Throughput,21276.595744680853,catapult,FF,1423,catapult_fpga_latency
Throughput,21276.595744680853,catapult,DSP,0,catapult_fpga_latency
Throughput,21276.595744680853,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,CLB,399,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,LUT,2381,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,FF,1287,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,CLB,399,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,LUT,2381,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,FF,1287,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,CLB,399,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,LUT,2381,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,FF,1287,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,CLB,399,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,LUT,2381,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,FF,1287,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,CLB,399,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,LUT,2381,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,FF,1287,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,CLB,399,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,LUT,2381,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,FF,1287,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,CLB,399,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,LUT,2381,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,FF,1287,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,CLB,399,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,LUT,2381,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,FF,1287,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09975834538414145,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,CLB,347,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,LUT,2181,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,FF,1271,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,CLB,347,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,LUT,2181,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,FF,1271,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,BRAM,0,catapult_fpga_latency
Throughput,19607.843137254902,catapult,CLB,582,catapult_fpga_latency
Throughput,19607.843137254902,catapult,LUT,3335,catapult_fpga_latency
Throughput,19607.843137254902,catapult,FF,1086,catapult_fpga_latency
Throughput,19607.843137254902,catapult,DSP,0,catapult_fpga_latency
Throughput,19607.843137254902,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,CLB,347,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,LUT,2181,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,FF,1271,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,CLB,347,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,LUT,2181,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,FF,1271,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,CLB,347,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,LUT,2181,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,FF,1271,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,CLB,347,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,LUT,2181,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,FF,1271,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,CLB,347,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,LUT,2181,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,FF,1271,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,CLB,347,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,LUT,2181,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,FF,1271,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1010248159378366,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09294646042218885,catapult,CLB,558,catapult_fpga_latency
Throughput,0.09294646042218885,catapult,LUT,3122,catapult_fpga_latency
Throughput,0.09294646042218885,catapult,FF,1509,catapult_fpga_latency
Throughput,0.09294646042218885,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09294646042218885,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09294646042218885,catapult,CLB,558,catapult_fpga_latency
Throughput,0.09294646042218885,catapult,LUT,3122,catapult_fpga_latency
Throughput,0.09294646042218885,catapult,FF,1509,catapult_fpga_latency
Throughput,0.09294646042218885,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09294646042218885,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09294646042218885,catapult,CLB,558,catapult_fpga_latency
Throughput,0.09294646042218885,catapult,LUT,3122,catapult_fpga_latency
Throughput,0.09294646042218885,catapult,FF,1509,catapult_fpga_latency
Throughput,0.09294646042218885,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09294646042218885,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09294646042218885,catapult,CLB,558,catapult_fpga_latency
Throughput,0.09294646042218885,catapult,LUT,3122,catapult_fpga_latency
Throughput,0.09294646042218885,catapult,FF,1509,catapult_fpga_latency
Throughput,0.09294646042218885,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09294646042218885,catapult,BRAM,0,catapult_fpga_latency
Throughput,15151.51515151515,catapult,CLB,666,catapult_fpga_latency
Throughput,15151.51515151515,catapult,LUT,3352,catapult_fpga_latency
Throughput,15151.51515151515,catapult,FF,1507,catapult_fpga_latency
Throughput,15151.51515151515,catapult,DSP,0,catapult_fpga_latency
Throughput,15151.51515151515,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09294646042218885,catapult,CLB,558,catapult_fpga_latency
Throughput,0.09294646042218885,catapult,LUT,3122,catapult_fpga_latency
Throughput,0.09294646042218885,catapult,FF,1509,catapult_fpga_latency
Throughput,0.09294646042218885,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09294646042218885,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09294646042218885,catapult,CLB,558,catapult_fpga_latency
Throughput,0.09294646042218885,catapult,LUT,3122,catapult_fpga_latency
Throughput,0.09294646042218885,catapult,FF,1509,catapult_fpga_latency
Throughput,0.09294646042218885,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09294646042218885,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09294646042218885,catapult,CLB,558,catapult_fpga_latency
Throughput,0.09294646042218885,catapult,LUT,3122,catapult_fpga_latency
Throughput,0.09294646042218885,catapult,FF,1509,catapult_fpga_latency
Throughput,0.09294646042218885,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09294646042218885,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09462557935693781,catapult,CLB,551,catapult_fpga_latency
Throughput,0.09462557935693781,catapult,LUT,3122,catapult_fpga_latency
Throughput,0.09462557935693781,catapult,FF,1509,catapult_fpga_latency
Throughput,0.09462557935693781,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09462557935693781,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,CLB,297,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,LUT,1896,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,FF,1268,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,CLB,297,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,LUT,1896,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,FF,1268,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,CLB,297,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,LUT,1896,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,FF,1268,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,CLB,297,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,LUT,1896,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,FF,1268,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,CLB,297,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,LUT,1896,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,FF,1268,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,CLB,297,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,LUT,1896,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,FF,1268,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,BRAM,0,catapult_fpga_latency
Throughput,15625.0,catapult,CLB,720,catapult_fpga_latency
Throughput,15625.0,catapult,LUT,4312,catapult_fpga_latency
Throughput,15625.0,catapult,FF,1929,catapult_fpga_latency
Throughput,15625.0,catapult,DSP,0,catapult_fpga_latency
Throughput,15625.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,CLB,297,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,LUT,1896,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,FF,1268,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,CLB,297,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,LUT,1896,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,FF,1268,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10010829715586322,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,CLB,575,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,LUT,3277,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,FF,1233,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,DSP,0,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,CLB,575,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,LUT,3277,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,FF,1233,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,DSP,0,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,CLB,575,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,LUT,3277,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,FF,1233,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,DSP,0,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,CLB,575,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,LUT,3277,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,FF,1233,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,DSP,0,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,CLB,575,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,LUT,3277,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,FF,1233,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,DSP,0,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,CLB,575,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,LUT,3277,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,FF,1233,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,DSP,0,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,CLB,575,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,LUT,3277,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,FF,1233,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,DSP,0,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,CLB,575,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,LUT,3277,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,FF,1233,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,DSP,0,catapult_fpga_latency
Throughput,0.053342257848686465,catapult,BRAM,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,CLB,822,catapult_fpga_latency
Throughput,18867.924528301886,catapult,LUT,5036,catapult_fpga_latency
Throughput,18867.924528301886,catapult,FF,1939,catapult_fpga_latency
Throughput,18867.924528301886,catapult,DSP,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,CLB,527,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,LUT,3106,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,FF,1214,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,CLB,527,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,LUT,3106,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,FF,1214,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,CLB,527,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,LUT,3106,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,FF,1214,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,CLB,527,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,LUT,3106,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,FF,1214,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,CLB,527,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,LUT,3106,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,FF,1214,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,CLB,527,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,LUT,3106,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,FF,1214,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,CLB,527,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,LUT,3106,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,FF,1214,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,CLB,527,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,LUT,3106,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,FF,1214,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05427502086603177,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,CLB,668,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,LUT,3825,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,FF,1519,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,CLB,668,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,LUT,3825,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,FF,1519,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,BRAM,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,CLB,829,catapult_fpga_latency
Throughput,20833.333333333332,catapult,LUT,5348,catapult_fpga_latency
Throughput,20833.333333333332,catapult,FF,1396,catapult_fpga_latency
Throughput,20833.333333333332,catapult,DSP,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,CLB,668,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,LUT,3825,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,FF,1519,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,CLB,668,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,LUT,3825,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,FF,1519,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,CLB,668,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,LUT,3825,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,FF,1519,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,CLB,668,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,LUT,3825,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,FF,1519,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,CLB,668,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,LUT,3825,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,FF,1519,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,CLB,668,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,LUT,3825,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,FF,1519,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0545193160028422,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0546152478672063,catapult,CLB,471,catapult_fpga_latency
Throughput,0.0546152478672063,catapult,LUT,2888,catapult_fpga_latency
Throughput,0.0546152478672063,catapult,FF,1214,catapult_fpga_latency
Throughput,0.0546152478672063,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0546152478672063,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0546152478672063,catapult,CLB,471,catapult_fpga_latency
Throughput,0.0546152478672063,catapult,LUT,2888,catapult_fpga_latency
Throughput,0.0546152478672063,catapult,FF,1214,catapult_fpga_latency
Throughput,0.0546152478672063,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0546152478672063,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0546152478672063,catapult,CLB,471,catapult_fpga_latency
Throughput,0.0546152478672063,catapult,LUT,2888,catapult_fpga_latency
Throughput,0.0546152478672063,catapult,FF,1214,catapult_fpga_latency
Throughput,0.0546152478672063,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0546152478672063,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0546152478672063,catapult,CLB,471,catapult_fpga_latency
Throughput,0.0546152478672063,catapult,LUT,2888,catapult_fpga_latency
Throughput,0.0546152478672063,catapult,FF,1214,catapult_fpga_latency
Throughput,0.0546152478672063,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0546152478672063,catapult,BRAM,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,CLB,689,catapult_fpga_latency
Throughput,18867.924528301886,catapult,LUT,3739,catapult_fpga_latency
Throughput,18867.924528301886,catapult,FF,1113,catapult_fpga_latency
Throughput,18867.924528301886,catapult,DSP,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05306865236827352,catapult,CLB,473,catapult_fpga_latency
Throughput,0.05306865236827352,catapult,LUT,2888,catapult_fpga_latency
Throughput,0.05306865236827352,catapult,FF,1214,catapult_fpga_latency
Throughput,0.05306865236827352,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05306865236827352,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0546152478672063,catapult,CLB,471,catapult_fpga_latency
Throughput,0.0546152478672063,catapult,LUT,2888,catapult_fpga_latency
Throughput,0.0546152478672063,catapult,FF,1214,catapult_fpga_latency
Throughput,0.0546152478672063,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0546152478672063,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0546152478672063,catapult,CLB,471,catapult_fpga_latency
Throughput,0.0546152478672063,catapult,LUT,2888,catapult_fpga_latency
Throughput,0.0546152478672063,catapult,FF,1214,catapult_fpga_latency
Throughput,0.0546152478672063,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0546152478672063,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0546152478672063,catapult,CLB,471,catapult_fpga_latency
Throughput,0.0546152478672063,catapult,LUT,2888,catapult_fpga_latency
Throughput,0.0546152478672063,catapult,FF,1214,catapult_fpga_latency
Throughput,0.0546152478672063,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0546152478672063,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,CLB,982,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,LUT,5984,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,FF,1364,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,CLB,982,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,LUT,5984,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,FF,1364,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,CLB,982,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,LUT,5984,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,FF,1364,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,CLB,982,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,LUT,5984,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,FF,1364,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,CLB,982,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,LUT,5984,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,FF,1364,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,CLB,982,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,LUT,5984,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,FF,1364,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,BRAM,0,catapult_fpga_latency
Throughput,14285.714285714286,catapult,CLB,751,catapult_fpga_latency
Throughput,14285.714285714286,catapult,LUT,4359,catapult_fpga_latency
Throughput,14285.714285714286,catapult,FF,1469,catapult_fpga_latency
Throughput,14285.714285714286,catapult,DSP,0,catapult_fpga_latency
Throughput,14285.714285714286,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,CLB,982,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,LUT,5984,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,FF,1364,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,CLB,982,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,LUT,5984,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,FF,1364,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03122748010754869,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03242634153854884,catapult,CLB,803,catapult_fpga_latency
Throughput,0.03242634153854884,catapult,LUT,5067,catapult_fpga_latency
Throughput,0.03242634153854884,catapult,FF,1353,catapult_fpga_latency
Throughput,0.03242634153854884,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03242634153854884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03242634153854884,catapult,CLB,803,catapult_fpga_latency
Throughput,0.03242634153854884,catapult,LUT,5067,catapult_fpga_latency
Throughput,0.03242634153854884,catapult,FF,1353,catapult_fpga_latency
Throughput,0.03242634153854884,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03242634153854884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03242634153854884,catapult,CLB,803,catapult_fpga_latency
Throughput,0.03242634153854884,catapult,LUT,5067,catapult_fpga_latency
Throughput,0.03242634153854884,catapult,FF,1353,catapult_fpga_latency
Throughput,0.03242634153854884,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03242634153854884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03242634153854884,catapult,CLB,803,catapult_fpga_latency
Throughput,0.03242634153854884,catapult,LUT,5067,catapult_fpga_latency
Throughput,0.03242634153854884,catapult,FF,1353,catapult_fpga_latency
Throughput,0.03242634153854884,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03242634153854884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03242634153854884,catapult,CLB,803,catapult_fpga_latency
Throughput,0.03242634153854884,catapult,LUT,5067,catapult_fpga_latency
Throughput,0.03242634153854884,catapult,FF,1353,catapult_fpga_latency
Throughput,0.03242634153854884,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03242634153854884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03242634153854884,catapult,CLB,803,catapult_fpga_latency
Throughput,0.03242634153854884,catapult,LUT,5067,catapult_fpga_latency
Throughput,0.03242634153854884,catapult,FF,1353,catapult_fpga_latency
Throughput,0.03242634153854884,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03242634153854884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03242634153854884,catapult,CLB,803,catapult_fpga_latency
Throughput,0.03242634153854884,catapult,LUT,5067,catapult_fpga_latency
Throughput,0.03242634153854884,catapult,FF,1353,catapult_fpga_latency
Throughput,0.03242634153854884,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03242634153854884,catapult,BRAM,0,catapult_fpga_latency
Throughput,15625.0,catapult,CLB,731,catapult_fpga_latency
Throughput,15625.0,catapult,LUT,4278,catapult_fpga_latency
Throughput,15625.0,catapult,FF,1949,catapult_fpga_latency
Throughput,15625.0,catapult,DSP,0,catapult_fpga_latency
Throughput,15625.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,CLB,887,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,LUT,5695,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,FF,1609,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,CLB,887,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,LUT,5695,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,FF,1609,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,CLB,887,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,LUT,5695,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,FF,1609,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,CLB,887,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,LUT,5695,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,FF,1609,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,CLB,887,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,LUT,5695,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,FF,1609,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,CLB,887,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,LUT,5695,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,FF,1609,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,CLB,887,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,LUT,5695,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,FF,1609,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,CLB,887,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,LUT,5695,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,FF,1609,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03117259940980917,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,CLB,704,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,LUT,4502,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,FF,1344,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,CLB,704,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,LUT,4502,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,FF,1344,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,BRAM,0,catapult_fpga_latency
Throughput,19607.843137254902,catapult,CLB,857,catapult_fpga_latency
Throughput,19607.843137254902,catapult,LUT,5122,catapult_fpga_latency
Throughput,19607.843137254902,catapult,FF,1955,catapult_fpga_latency
Throughput,19607.843137254902,catapult,DSP,0,catapult_fpga_latency
Throughput,19607.843137254902,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,CLB,704,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,LUT,4502,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,FF,1344,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,CLB,704,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,LUT,4502,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,FF,1344,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,CLB,704,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,LUT,4502,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,FF,1344,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,CLB,704,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,LUT,4502,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,FF,1344,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,CLB,704,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,LUT,4502,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,FF,1344,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,CLB,704,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,LUT,4502,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,FF,1344,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03052875902212599,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.021127103953210734,catapult,CLB,880,catapult_fpga_latency
Throughput,0.021127103953210734,catapult,LUT,5563,catapult_fpga_latency
Throughput,0.021127103953210734,catapult,FF,1587,catapult_fpga_latency
Throughput,0.021127103953210734,catapult,DSP,0,catapult_fpga_latency
Throughput,0.021127103953210734,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.021127103953210734,catapult,CLB,880,catapult_fpga_latency
Throughput,0.021127103953210734,catapult,LUT,5563,catapult_fpga_latency
Throughput,0.021127103953210734,catapult,FF,1587,catapult_fpga_latency
Throughput,0.021127103953210734,catapult,DSP,0,catapult_fpga_latency
Throughput,0.021127103953210734,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.021127103953210734,catapult,CLB,880,catapult_fpga_latency
Throughput,0.021127103953210734,catapult,LUT,5563,catapult_fpga_latency
Throughput,0.021127103953210734,catapult,FF,1587,catapult_fpga_latency
Throughput,0.021127103953210734,catapult,DSP,0,catapult_fpga_latency
Throughput,0.021127103953210734,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02138914542792258,catapult,CLB,870,catapult_fpga_latency
Throughput,0.02138914542792258,catapult,LUT,5553,catapult_fpga_latency
Throughput,0.02138914542792258,catapult,FF,1572,catapult_fpga_latency
Throughput,0.02138914542792258,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02138914542792258,catapult,BRAM,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,CLB,911,catapult_fpga_latency
Throughput,20833.333333333332,catapult,LUT,5858,catapult_fpga_latency
Throughput,20833.333333333332,catapult,FF,1431,catapult_fpga_latency
Throughput,20833.333333333332,catapult,DSP,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.021127103953210734,catapult,CLB,880,catapult_fpga_latency
Throughput,0.021127103953210734,catapult,LUT,5563,catapult_fpga_latency
Throughput,0.021127103953210734,catapult,FF,1587,catapult_fpga_latency
Throughput,0.021127103953210734,catapult,DSP,0,catapult_fpga_latency
Throughput,0.021127103953210734,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.021127103953210734,catapult,CLB,880,catapult_fpga_latency
Throughput,0.021127103953210734,catapult,LUT,5563,catapult_fpga_latency
Throughput,0.021127103953210734,catapult,FF,1587,catapult_fpga_latency
Throughput,0.021127103953210734,catapult,DSP,0,catapult_fpga_latency
Throughput,0.021127103953210734,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.021127103953210734,catapult,CLB,880,catapult_fpga_latency
Throughput,0.021127103953210734,catapult,LUT,5563,catapult_fpga_latency
Throughput,0.021127103953210734,catapult,FF,1587,catapult_fpga_latency
Throughput,0.021127103953210734,catapult,DSP,0,catapult_fpga_latency
Throughput,0.021127103953210734,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,CLB,808,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,LUT,5487,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,FF,1572,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,DSP,0,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,CLB,808,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,LUT,5487,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,FF,1572,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,DSP,0,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,CLB,808,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,LUT,5487,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,FF,1572,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,DSP,0,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,CLB,808,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,LUT,5487,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,FF,1572,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,DSP,0,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,CLB,808,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,LUT,5487,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,FF,1572,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,DSP,0,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,CLB,808,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,LUT,5487,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,FF,1572,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,DSP,0,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,BRAM,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,CLB,601,catapult_fpga_latency
Throughput,19230.76923076923,catapult,LUT,3364,catapult_fpga_latency
Throughput,19230.76923076923,catapult,FF,1075,catapult_fpga_latency
Throughput,19230.76923076923,catapult,DSP,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,CLB,808,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,LUT,5487,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,FF,1572,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,DSP,0,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,CLB,808,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,LUT,5487,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,FF,1572,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,DSP,0,catapult_fpga_latency
Throughput,0.021881045185758695,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,CLB,996,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,LUT,6333,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,FF,1607,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,DSP,0,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,CLB,996,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,LUT,6333,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,FF,1607,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,DSP,0,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,CLB,996,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,LUT,6333,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,FF,1607,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,DSP,0,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,CLB,996,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,LUT,6333,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,FF,1607,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,DSP,0,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,CLB,996,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,LUT,6333,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,FF,1607,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,DSP,0,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,CLB,996,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,LUT,6333,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,FF,1607,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,DSP,0,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,CLB,996,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,LUT,6333,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,FF,1607,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,DSP,0,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,CLB,996,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,LUT,6333,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,FF,1607,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,DSP,0,catapult_fpga_latency
Throughput,0.021985655590923633,catapult,BRAM,0,catapult_fpga_latency
Throughput,15151.51515151515,catapult,CLB,634,catapult_fpga_latency
Throughput,15151.51515151515,catapult,LUT,3218,catapult_fpga_latency
Throughput,15151.51515151515,catapult,FF,1503,catapult_fpga_latency
Throughput,15151.51515151515,catapult,DSP,0,catapult_fpga_latency
Throughput,15151.51515151515,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,CLB,806,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,LUT,5384,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,FF,1560,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,DSP,0,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,CLB,806,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,LUT,5384,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,FF,1560,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,DSP,0,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,CLB,806,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,LUT,5384,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,FF,1560,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,DSP,0,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,CLB,806,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,LUT,5384,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,FF,1560,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,DSP,0,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,CLB,806,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,LUT,5384,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,FF,1560,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,DSP,0,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,CLB,806,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,LUT,5384,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,FF,1560,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,DSP,0,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,CLB,806,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,LUT,5384,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,FF,1560,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,DSP,0,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,CLB,806,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,LUT,5384,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,FF,1560,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,DSP,0,catapult_fpga_latency
Throughput,0.022091271546417948,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.065165866353801,catapult,CLB,435,catapult_fpga_latency
Throughput,0.065165866353801,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.065165866353801,catapult,FF,1358,catapult_fpga_latency
Throughput,0.065165866353801,catapult,DSP,0,catapult_fpga_latency
Throughput,0.065165866353801,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.065165866353801,catapult,CLB,435,catapult_fpga_latency
Throughput,0.065165866353801,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.065165866353801,catapult,FF,1358,catapult_fpga_latency
Throughput,0.065165866353801,catapult,DSP,0,catapult_fpga_latency
Throughput,0.065165866353801,catapult,BRAM,0,catapult_fpga_latency
Throughput,16393.44262295082,catapult,CLB,621,catapult_fpga_latency
Throughput,16393.44262295082,catapult,LUT,3543,catapult_fpga_latency
Throughput,16393.44262295082,catapult,FF,1545,catapult_fpga_latency
Throughput,16393.44262295082,catapult,DSP,0,catapult_fpga_latency
Throughput,16393.44262295082,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.065165866353801,catapult,CLB,435,catapult_fpga_latency
Throughput,0.065165866353801,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.065165866353801,catapult,FF,1358,catapult_fpga_latency
Throughput,0.065165866353801,catapult,DSP,0,catapult_fpga_latency
Throughput,0.065165866353801,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.065165866353801,catapult,CLB,435,catapult_fpga_latency
Throughput,0.065165866353801,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.065165866353801,catapult,FF,1358,catapult_fpga_latency
Throughput,0.065165866353801,catapult,DSP,0,catapult_fpga_latency
Throughput,0.065165866353801,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.065165866353801,catapult,CLB,435,catapult_fpga_latency
Throughput,0.065165866353801,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.065165866353801,catapult,FF,1358,catapult_fpga_latency
Throughput,0.065165866353801,catapult,DSP,0,catapult_fpga_latency
Throughput,0.065165866353801,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.065165866353801,catapult,CLB,435,catapult_fpga_latency
Throughput,0.065165866353801,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.065165866353801,catapult,FF,1358,catapult_fpga_latency
Throughput,0.065165866353801,catapult,DSP,0,catapult_fpga_latency
Throughput,0.065165866353801,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.065165866353801,catapult,CLB,435,catapult_fpga_latency
Throughput,0.065165866353801,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.065165866353801,catapult,FF,1358,catapult_fpga_latency
Throughput,0.065165866353801,catapult,DSP,0,catapult_fpga_latency
Throughput,0.065165866353801,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.065165866353801,catapult,CLB,435,catapult_fpga_latency
Throughput,0.065165866353801,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.065165866353801,catapult,FF,1358,catapult_fpga_latency
Throughput,0.065165866353801,catapult,DSP,0,catapult_fpga_latency
Throughput,0.065165866353801,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,CLB,489,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,LUT,2757,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,FF,1343,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,CLB,489,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,LUT,2757,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,FF,1343,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,CLB,489,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,LUT,2757,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,FF,1343,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,CLB,489,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,LUT,2757,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,FF,1343,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,BRAM,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,CLB,782,catapult_fpga_latency
Throughput,18867.924528301886,catapult,LUT,4778,catapult_fpga_latency
Throughput,18867.924528301886,catapult,FF,1938,catapult_fpga_latency
Throughput,18867.924528301886,catapult,DSP,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,CLB,489,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,LUT,2757,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,FF,1343,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,CLB,489,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,LUT,2757,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,FF,1343,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,CLB,489,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,LUT,2757,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,FF,1343,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,CLB,489,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,LUT,2757,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,FF,1343,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07564037329129343,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,CLB,555,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,LUT,3285,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,FF,1569,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,CLB,555,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,LUT,3285,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,FF,1569,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,CLB,555,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,LUT,3285,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,FF,1569,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,CLB,555,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,LUT,3285,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,FF,1569,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,CLB,555,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,LUT,3285,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,FF,1569,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,CLB,555,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,LUT,3285,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,FF,1569,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,BRAM,0,catapult_fpga_latency
Throughput,20408.163265306124,catapult,CLB,766,catapult_fpga_latency
Throughput,20408.163265306124,catapult,LUT,4952,catapult_fpga_latency
Throughput,20408.163265306124,catapult,FF,1415,catapult_fpga_latency
Throughput,20408.163265306124,catapult,DSP,0,catapult_fpga_latency
Throughput,20408.163265306124,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,CLB,555,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,LUT,3285,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,FF,1569,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,CLB,555,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,LUT,3285,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,FF,1569,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07210791035313839,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,CLB,421,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,LUT,2590,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,FF,1336,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,CLB,421,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,LUT,2590,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,FF,1336,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,CLB,421,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,LUT,2590,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,FF,1336,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,CLB,421,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,LUT,2590,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,FF,1336,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,CLB,421,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,LUT,2590,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,FF,1336,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,CLB,421,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,LUT,2590,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,FF,1336,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,CLB,421,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,LUT,2590,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,FF,1336,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,CLB,421,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,LUT,2590,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,FF,1336,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07450544958935204,catapult,BRAM,0,catapult_fpga_latency
Throughput,40000.0,catapult,CLB,473,catapult_fpga_latency
Throughput,40000.0,catapult,LUT,2657,catapult_fpga_latency
Throughput,40000.0,catapult,FF,885,catapult_fpga_latency
Throughput,40000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,40000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,CLB,660,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,LUT,3920,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,FF,1384,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,DSP,0,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,CLB,660,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,LUT,3920,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,FF,1384,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,DSP,0,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,CLB,660,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,LUT,3920,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,FF,1384,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,DSP,0,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,CLB,660,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,LUT,3920,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,FF,1384,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,DSP,0,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,CLB,660,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,LUT,3920,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,FF,1384,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,DSP,0,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,CLB,660,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,LUT,3920,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,FF,1384,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,DSP,0,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,CLB,660,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,LUT,3920,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,FF,1384,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,DSP,0,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,CLB,660,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,LUT,3920,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,FF,1384,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,DSP,0,catapult_fpga_latency
Throughput,0.039942666296797574,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,CLB,671,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,LUT,4067,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,FF,1377,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,DSP,0,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,CLB,671,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,LUT,4067,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,FF,1377,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,DSP,0,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,BRAM,0,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,620,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,3439,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,1402,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,0,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,CLB,671,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,LUT,4067,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,FF,1377,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,DSP,0,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,CLB,671,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,LUT,4067,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,FF,1377,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,DSP,0,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,CLB,671,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,LUT,4067,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,FF,1377,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,DSP,0,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,CLB,671,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,LUT,4067,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,FF,1377,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,DSP,0,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,CLB,671,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,LUT,4067,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,FF,1377,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,DSP,0,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,CLB,671,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,LUT,4067,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,FF,1377,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,DSP,0,catapult_fpga_latency
Throughput,0.039239924237123885,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,CLB,718,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,LUT,4489,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,FF,1600,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,CLB,718,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,LUT,4489,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,FF,1600,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,CLB,718,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,LUT,4489,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,FF,1600,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,CLB,718,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,LUT,4489,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,FF,1600,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,BRAM,0,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,765,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,4483,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,1442,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,0,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,CLB,718,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,LUT,4489,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,FF,1600,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,CLB,718,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,LUT,4489,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,FF,1600,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,CLB,718,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,LUT,4489,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,FF,1600,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,CLB,718,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,LUT,4489,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,FF,1600,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0407734395291157,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,CLB,592,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,LUT,3827,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,FF,1361,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,CLB,592,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,LUT,3827,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,FF,1361,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,CLB,592,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,LUT,3827,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,FF,1361,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,CLB,592,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,LUT,3827,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,FF,1361,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,CLB,592,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,LUT,3827,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,FF,1361,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,CLB,592,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,LUT,3827,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,FF,1361,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,BRAM,0,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,964,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,5692,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,1589,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,0,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,CLB,592,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,LUT,3827,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,FF,1361,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,CLB,592,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,LUT,3827,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,FF,1361,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03945189793809784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.022798601260215483,catapult,CLB,1010,catapult_fpga_latency
Throughput,0.022798601260215483,catapult,LUT,5968,catapult_fpga_latency
Throughput,0.022798601260215483,catapult,FF,1563,catapult_fpga_latency
Throughput,0.022798601260215483,catapult,DSP,0,catapult_fpga_latency
Throughput,0.022798601260215483,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02266266404737639,catapult,CLB,1002,catapult_fpga_latency
Throughput,0.02266266404737639,catapult,LUT,5962,catapult_fpga_latency
Throughput,0.02266266404737639,catapult,FF,1556,catapult_fpga_latency
Throughput,0.02266266404737639,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02266266404737639,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.022798601260215483,catapult,CLB,1010,catapult_fpga_latency
Throughput,0.022798601260215483,catapult,LUT,5968,catapult_fpga_latency
Throughput,0.022798601260215483,catapult,FF,1563,catapult_fpga_latency
Throughput,0.022798601260215483,catapult,DSP,0,catapult_fpga_latency
Throughput,0.022798601260215483,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.022798601260215483,catapult,CLB,1010,catapult_fpga_latency
Throughput,0.022798601260215483,catapult,LUT,5968,catapult_fpga_latency
Throughput,0.022798601260215483,catapult,FF,1563,catapult_fpga_latency
Throughput,0.022798601260215483,catapult,DSP,0,catapult_fpga_latency
Throughput,0.022798601260215483,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.022798601260215483,catapult,CLB,1010,catapult_fpga_latency
Throughput,0.022798601260215483,catapult,LUT,5968,catapult_fpga_latency
Throughput,0.022798601260215483,catapult,FF,1563,catapult_fpga_latency
Throughput,0.022798601260215483,catapult,DSP,0,catapult_fpga_latency
Throughput,0.022798601260215483,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.022798601260215483,catapult,CLB,1010,catapult_fpga_latency
Throughput,0.022798601260215483,catapult,LUT,5968,catapult_fpga_latency
Throughput,0.022798601260215483,catapult,FF,1563,catapult_fpga_latency
Throughput,0.022798601260215483,catapult,DSP,0,catapult_fpga_latency
Throughput,0.022798601260215483,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02266266404737639,catapult,CLB,1002,catapult_fpga_latency
Throughput,0.02266266404737639,catapult,LUT,5962,catapult_fpga_latency
Throughput,0.02266266404737639,catapult,FF,1556,catapult_fpga_latency
Throughput,0.02266266404737639,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02266266404737639,catapult,BRAM,0,catapult_fpga_latency
Throughput,55555.555555555555,catapult,CLB,399,catapult_fpga_latency
Throughput,55555.555555555555,catapult,LUT,2474,catapult_fpga_latency
Throughput,55555.555555555555,catapult,FF,1236,catapult_fpga_latency
Throughput,55555.555555555555,catapult,DSP,0,catapult_fpga_latency
Throughput,55555.555555555555,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,CLB,997,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,LUT,6081,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,FF,1562,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,CLB,997,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,LUT,6081,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,FF,1562,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,CLB,997,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,LUT,6081,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,FF,1562,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,CLB,997,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,LUT,6081,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,FF,1562,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,CLB,997,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,LUT,6081,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,FF,1562,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,CLB,997,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,LUT,6081,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,FF,1562,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,CLB,997,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,LUT,6081,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,FF,1562,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,CLB,997,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,LUT,6081,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,FF,1562,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02268198453664777,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,CLB,1124,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,LUT,6962,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,FF,1677,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,DSP,0,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,CLB,1124,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,LUT,6962,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,FF,1677,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,DSP,0,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,BRAM,0,catapult_fpga_latency
Throughput,43478.260869565216,catapult,CLB,497,catapult_fpga_latency
Throughput,43478.260869565216,catapult,LUT,2817,catapult_fpga_latency
Throughput,43478.260869565216,catapult,FF,868,catapult_fpga_latency
Throughput,43478.260869565216,catapult,DSP,0,catapult_fpga_latency
Throughput,43478.260869565216,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,CLB,1124,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,LUT,6962,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,FF,1677,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,DSP,0,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,CLB,1124,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,LUT,6962,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,FF,1677,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,DSP,0,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,CLB,1124,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,LUT,6962,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,FF,1677,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,DSP,0,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,CLB,1124,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,LUT,6962,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,FF,1677,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,DSP,0,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,CLB,1124,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,LUT,6962,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,FF,1677,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,DSP,0,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,CLB,1124,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,LUT,6962,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,FF,1677,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,DSP,0,catapult_fpga_latency
Throughput,0.024275518394591997,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,CLB,947,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,LUT,5884,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,FF,1544,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,CLB,947,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,LUT,5884,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,FF,1544,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,CLB,947,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,LUT,5884,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,FF,1544,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,CLB,947,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,LUT,5884,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,FF,1544,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,BRAM,0,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,584,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,3106,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,1384,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,0,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,CLB,947,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,LUT,5884,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,FF,1544,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,CLB,947,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,LUT,5884,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,FF,1544,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,CLB,947,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,LUT,5884,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,FF,1544,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,CLB,947,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,LUT,5884,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,FF,1544,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02232044308400848,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.01610435156005591,catapult,CLB,1097,catapult_fpga_latency
Throughput,0.01610435156005591,catapult,LUT,6978,catapult_fpga_latency
Throughput,0.01610435156005591,catapult,FF,1528,catapult_fpga_latency
Throughput,0.01610435156005591,catapult,DSP,0,catapult_fpga_latency
Throughput,0.01610435156005591,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.01610435156005591,catapult,CLB,1097,catapult_fpga_latency
Throughput,0.01610435156005591,catapult,LUT,6978,catapult_fpga_latency
Throughput,0.01610435156005591,catapult,FF,1528,catapult_fpga_latency
Throughput,0.01610435156005591,catapult,DSP,0,catapult_fpga_latency
Throughput,0.01610435156005591,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.015618182663267484,catapult,CLB,1097,catapult_fpga_latency
Throughput,0.015618182663267484,catapult,LUT,6967,catapult_fpga_latency
Throughput,0.015618182663267484,catapult,FF,1521,catapult_fpga_latency
Throughput,0.015618182663267484,catapult,DSP,0,catapult_fpga_latency
Throughput,0.015618182663267484,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.015618182663267484,catapult,CLB,1097,catapult_fpga_latency
Throughput,0.015618182663267484,catapult,LUT,6967,catapult_fpga_latency
Throughput,0.015618182663267484,catapult,FF,1521,catapult_fpga_latency
Throughput,0.015618182663267484,catapult,DSP,0,catapult_fpga_latency
Throughput,0.015618182663267484,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.015618182663267484,catapult,CLB,1097,catapult_fpga_latency
Throughput,0.015618182663267484,catapult,LUT,6967,catapult_fpga_latency
Throughput,0.015618182663267484,catapult,FF,1521,catapult_fpga_latency
Throughput,0.015618182663267484,catapult,DSP,0,catapult_fpga_latency
Throughput,0.015618182663267484,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.015618182663267484,catapult,CLB,1097,catapult_fpga_latency
Throughput,0.015618182663267484,catapult,LUT,6967,catapult_fpga_latency
Throughput,0.015618182663267484,catapult,FF,1521,catapult_fpga_latency
Throughput,0.015618182663267484,catapult,DSP,0,catapult_fpga_latency
Throughput,0.015618182663267484,catapult,BRAM,0,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,625,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,3844,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,1430,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,0,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.015618182663267484,catapult,CLB,1097,catapult_fpga_latency
Throughput,0.015618182663267484,catapult,LUT,6967,catapult_fpga_latency
Throughput,0.015618182663267484,catapult,FF,1521,catapult_fpga_latency
Throughput,0.015618182663267484,catapult,DSP,0,catapult_fpga_latency
Throughput,0.015618182663267484,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.015618182663267484,catapult,CLB,1097,catapult_fpga_latency
Throughput,0.015618182663267484,catapult,LUT,6967,catapult_fpga_latency
Throughput,0.015618182663267484,catapult,FF,1521,catapult_fpga_latency
Throughput,0.015618182663267484,catapult,DSP,0,catapult_fpga_latency
Throughput,0.015618182663267484,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.016948478337649855,catapult,CLB,1094,catapult_fpga_latency
Throughput,0.016948478337649855,catapult,LUT,6698,catapult_fpga_latency
Throughput,0.016948478337649855,catapult,FF,1514,catapult_fpga_latency
Throughput,0.016948478337649855,catapult,DSP,0,catapult_fpga_latency
Throughput,0.016948478337649855,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.016948478337649855,catapult,CLB,1094,catapult_fpga_latency
Throughput,0.016948478337649855,catapult,LUT,6698,catapult_fpga_latency
Throughput,0.016948478337649855,catapult,FF,1514,catapult_fpga_latency
Throughput,0.016948478337649855,catapult,DSP,0,catapult_fpga_latency
Throughput,0.016948478337649855,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.016948478337649855,catapult,CLB,1094,catapult_fpga_latency
Throughput,0.016948478337649855,catapult,LUT,6698,catapult_fpga_latency
Throughput,0.016948478337649855,catapult,FF,1514,catapult_fpga_latency
Throughput,0.016948478337649855,catapult,DSP,0,catapult_fpga_latency
Throughput,0.016948478337649855,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.016948478337649855,catapult,CLB,1094,catapult_fpga_latency
Throughput,0.016948478337649855,catapult,LUT,6698,catapult_fpga_latency
Throughput,0.016948478337649855,catapult,FF,1514,catapult_fpga_latency
Throughput,0.016948478337649855,catapult,DSP,0,catapult_fpga_latency
Throughput,0.016948478337649855,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.016661909969068998,catapult,CLB,1099,catapult_fpga_latency
Throughput,0.016661909969068998,catapult,LUT,6709,catapult_fpga_latency
Throughput,0.016661909969068998,catapult,FF,1512,catapult_fpga_latency
Throughput,0.016661909969068998,catapult,DSP,0,catapult_fpga_latency
Throughput,0.016661909969068998,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.016948478337649855,catapult,CLB,1094,catapult_fpga_latency
Throughput,0.016948478337649855,catapult,LUT,6698,catapult_fpga_latency
Throughput,0.016948478337649855,catapult,FF,1514,catapult_fpga_latency
Throughput,0.016948478337649855,catapult,DSP,0,catapult_fpga_latency
Throughput,0.016948478337649855,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.016661909969068998,catapult,CLB,1099,catapult_fpga_latency
Throughput,0.016661909969068998,catapult,LUT,6709,catapult_fpga_latency
Throughput,0.016661909969068998,catapult,FF,1512,catapult_fpga_latency
Throughput,0.016661909969068998,catapult,DSP,0,catapult_fpga_latency
Throughput,0.016661909969068998,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.016948478337649855,catapult,CLB,1094,catapult_fpga_latency
Throughput,0.016948478337649855,catapult,LUT,6698,catapult_fpga_latency
Throughput,0.016948478337649855,catapult,FF,1514,catapult_fpga_latency
Throughput,0.016948478337649855,catapult,DSP,0,catapult_fpga_latency
Throughput,0.016948478337649855,catapult,BRAM,0,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,678,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,4340,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,1572,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,0,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.015748928564954637,catapult,CLB,1208,catapult_fpga_latency
Throughput,0.015748928564954637,catapult,LUT,7443,catapult_fpga_latency
Throughput,0.015748928564954637,catapult,FF,1539,catapult_fpga_latency
Throughput,0.015748928564954637,catapult,DSP,0,catapult_fpga_latency
Throughput,0.015748928564954637,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.015748928564954637,catapult,CLB,1208,catapult_fpga_latency
Throughput,0.015748928564954637,catapult,LUT,7443,catapult_fpga_latency
Throughput,0.015748928564954637,catapult,FF,1539,catapult_fpga_latency
Throughput,0.015748928564954637,catapult,DSP,0,catapult_fpga_latency
Throughput,0.015748928564954637,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.015748928564954637,catapult,CLB,1208,catapult_fpga_latency
Throughput,0.015748928564954637,catapult,LUT,7443,catapult_fpga_latency
Throughput,0.015748928564954637,catapult,FF,1539,catapult_fpga_latency
Throughput,0.015748928564954637,catapult,DSP,0,catapult_fpga_latency
Throughput,0.015748928564954637,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.015748928564954637,catapult,CLB,1208,catapult_fpga_latency
Throughput,0.015748928564954637,catapult,LUT,7443,catapult_fpga_latency
Throughput,0.015748928564954637,catapult,FF,1539,catapult_fpga_latency
Throughput,0.015748928564954637,catapult,DSP,0,catapult_fpga_latency
Throughput,0.015748928564954637,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.015748928564954637,catapult,CLB,1208,catapult_fpga_latency
Throughput,0.015748928564954637,catapult,LUT,7443,catapult_fpga_latency
Throughput,0.015748928564954637,catapult,FF,1539,catapult_fpga_latency
Throughput,0.015748928564954637,catapult,DSP,0,catapult_fpga_latency
Throughput,0.015748928564954637,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,CLB,1316,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,LUT,7274,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,FF,1500,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,DSP,0,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,CLB,1316,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,LUT,7274,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,FF,1500,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,DSP,0,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,BRAM,0,catapult_fpga_latency
Throughput,55555.555555555555,catapult,CLB,423,catapult_fpga_latency
Throughput,55555.555555555555,catapult,LUT,2467,catapult_fpga_latency
Throughput,55555.555555555555,catapult,FF,1230,catapult_fpga_latency
Throughput,55555.555555555555,catapult,DSP,0,catapult_fpga_latency
Throughput,55555.555555555555,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,CLB,1316,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,LUT,7274,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,FF,1500,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,DSP,0,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,CLB,1316,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,LUT,7274,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,FF,1500,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,DSP,0,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,CLB,1316,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,LUT,7274,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,FF,1500,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,DSP,0,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,CLB,1316,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,LUT,7274,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,FF,1500,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,DSP,0,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,CLB,1316,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,LUT,7274,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,FF,1500,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,DSP,0,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,CLB,1316,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,LUT,7274,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,FF,1500,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,DSP,0,catapult_fpga_latency
Throughput,0.016608420658609912,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,CLB,353,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,LUT,2071,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,FF,1228,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,CLB,353,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,LUT,2071,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,FF,1228,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,CLB,353,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,LUT,2071,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,FF,1228,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,CLB,353,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,LUT,2071,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,FF,1228,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,BRAM,0,catapult_fpga_latency
Throughput,41666.666666666664,catapult,CLB,502,catapult_fpga_latency
Throughput,41666.666666666664,catapult,LUT,2599,catapult_fpga_latency
Throughput,41666.666666666664,catapult,FF,894,catapult_fpga_latency
Throughput,41666.666666666664,catapult,DSP,0,catapult_fpga_latency
Throughput,41666.666666666664,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,CLB,353,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,LUT,2071,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,FF,1228,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,CLB,353,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,LUT,2071,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,FF,1228,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,CLB,353,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,LUT,2071,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,FF,1228,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,CLB,353,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,LUT,2071,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,FF,1228,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2713018773276005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,CLB,353,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,LUT,2172,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,FF,1227,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,DSP,0,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,CLB,353,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,LUT,2172,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,FF,1227,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,DSP,0,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,CLB,353,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,LUT,2172,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,FF,1227,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,DSP,0,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,CLB,353,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,LUT,2172,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,FF,1227,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,DSP,0,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,CLB,353,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,LUT,2172,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,FF,1227,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,DSP,0,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,CLB,353,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,LUT,2172,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,FF,1227,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,DSP,0,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,BRAM,0,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,610,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,3515,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,1341,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,0,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,CLB,353,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,LUT,2172,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,FF,1227,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,DSP,0,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,CLB,353,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,LUT,2172,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,FF,1227,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,DSP,0,catapult_fpga_latency
Throughput,0.23355618485972032,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,CLB,508,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,LUT,3238,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,FF,1441,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,CLB,508,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,LUT,3238,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,FF,1441,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,CLB,508,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,LUT,3238,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,FF,1441,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,CLB,508,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,LUT,3238,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,FF,1441,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,CLB,508,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,LUT,3238,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,FF,1441,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,CLB,508,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,LUT,3238,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,FF,1441,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,CLB,508,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,LUT,3238,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,FF,1441,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,CLB,508,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,LUT,3238,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,FF,1441,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2319199820401166,catapult,BRAM,0,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,628,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,3933,catapult_fpga_latency
Throughput,31250.0,catapult,FF,1450,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,0,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,CLB,302,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,LUT,1925,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,FF,1215,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,CLB,302,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,LUT,1925,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,FF,1215,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,CLB,302,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,LUT,1925,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,FF,1215,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,CLB,302,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,LUT,1925,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,FF,1215,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,CLB,302,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,LUT,1925,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,FF,1215,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,CLB,302,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,LUT,1925,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,FF,1215,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,CLB,302,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,LUT,1925,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,FF,1215,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,CLB,302,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,LUT,1925,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,FF,1215,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24079326934653522,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10821974408627798,catapult,CLB,529,catapult_fpga_latency
Throughput,0.10821974408627798,catapult,LUT,3108,catapult_fpga_latency
Throughput,0.10821974408627798,catapult,FF,1245,catapult_fpga_latency
Throughput,0.10821974408627798,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10821974408627798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10821974408627798,catapult,CLB,529,catapult_fpga_latency
Throughput,0.10821974408627798,catapult,LUT,3108,catapult_fpga_latency
Throughput,0.10821974408627798,catapult,FF,1245,catapult_fpga_latency
Throughput,0.10821974408627798,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10821974408627798,catapult,BRAM,0,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,729,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,4612,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,1594,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,0,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10821974408627798,catapult,CLB,529,catapult_fpga_latency
Throughput,0.10821974408627798,catapult,LUT,3108,catapult_fpga_latency
Throughput,0.10821974408627798,catapult,FF,1245,catapult_fpga_latency
Throughput,0.10821974408627798,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10821974408627798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10821974408627798,catapult,CLB,529,catapult_fpga_latency
Throughput,0.10821974408627798,catapult,LUT,3108,catapult_fpga_latency
Throughput,0.10821974408627798,catapult,FF,1245,catapult_fpga_latency
Throughput,0.10821974408627798,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10821974408627798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10821974408627798,catapult,CLB,529,catapult_fpga_latency
Throughput,0.10821974408627798,catapult,LUT,3108,catapult_fpga_latency
Throughput,0.10821974408627798,catapult,FF,1245,catapult_fpga_latency
Throughput,0.10821974408627798,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10821974408627798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10821974408627798,catapult,CLB,529,catapult_fpga_latency
Throughput,0.10821974408627798,catapult,LUT,3108,catapult_fpga_latency
Throughput,0.10821974408627798,catapult,FF,1245,catapult_fpga_latency
Throughput,0.10821974408627798,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10821974408627798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1092313607605998,catapult,CLB,532,catapult_fpga_latency
Throughput,0.1092313607605998,catapult,LUT,3107,catapult_fpga_latency
Throughput,0.1092313607605998,catapult,FF,1245,catapult_fpga_latency
Throughput,0.1092313607605998,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1092313607605998,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10821974408627798,catapult,CLB,529,catapult_fpga_latency
Throughput,0.10821974408627798,catapult,LUT,3108,catapult_fpga_latency
Throughput,0.10821974408627798,catapult,FF,1245,catapult_fpga_latency
Throughput,0.10821974408627798,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10821974408627798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,CLB,523,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,LUT,2979,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,FF,1234,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,CLB,523,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,LUT,2979,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,FF,1234,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,CLB,523,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,LUT,2979,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,FF,1234,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,CLB,523,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,LUT,2979,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,FF,1234,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,BRAM,0,catapult_fpga_latency
Throughput,55555.555555555555,catapult,CLB,507,catapult_fpga_latency
Throughput,55555.555555555555,catapult,LUT,3080,catapult_fpga_latency
Throughput,55555.555555555555,catapult,FF,1448,catapult_fpga_latency
Throughput,55555.555555555555,catapult,DSP,0,catapult_fpga_latency
Throughput,55555.555555555555,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,CLB,523,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,LUT,2979,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,FF,1234,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,CLB,523,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,LUT,2979,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,FF,1234,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,CLB,523,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,LUT,2979,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,FF,1234,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,CLB,523,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,LUT,2979,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,FF,1234,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10711106045948074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,CLB,577,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,LUT,3538,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,FF,1454,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,CLB,577,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,LUT,3538,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,FF,1454,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,CLB,577,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,LUT,3538,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,FF,1454,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,CLB,577,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,LUT,3538,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,FF,1454,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,CLB,577,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,LUT,3538,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,FF,1454,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,CLB,577,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,LUT,3538,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,FF,1454,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,BRAM,0,catapult_fpga_latency
Throughput,41666.666666666664,catapult,CLB,497,catapult_fpga_latency
Throughput,41666.666666666664,catapult,LUT,2667,catapult_fpga_latency
Throughput,41666.666666666664,catapult,FF,860,catapult_fpga_latency
Throughput,41666.666666666664,catapult,DSP,0,catapult_fpga_latency
Throughput,41666.666666666664,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,CLB,577,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,LUT,3538,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,FF,1454,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,CLB,577,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,LUT,3538,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,FF,1454,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10643387449636821,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,CLB,437,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,LUT,2759,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,FF,1226,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,CLB,437,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,LUT,2759,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,FF,1226,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,CLB,437,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,LUT,2759,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,FF,1226,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,CLB,437,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,LUT,2759,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,FF,1226,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,CLB,437,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,LUT,2759,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,FF,1226,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,CLB,437,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,LUT,2759,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,FF,1226,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,CLB,437,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,LUT,2759,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,FF,1226,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,CLB,437,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,LUT,2759,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,FF,1226,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10730780072984328,catapult,BRAM,0,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,562,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,2973,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,1381,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,0,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07124848579155571,catapult,CLB,797,catapult_fpga_latency
Throughput,0.07124848579155571,catapult,LUT,5020,catapult_fpga_latency
Throughput,0.07124848579155571,catapult,FF,1356,catapult_fpga_latency
Throughput,0.07124848579155571,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07124848579155571,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07124848579155571,catapult,CLB,797,catapult_fpga_latency
Throughput,0.07124848579155571,catapult,LUT,5020,catapult_fpga_latency
Throughput,0.07124848579155571,catapult,FF,1356,catapult_fpga_latency
Throughput,0.07124848579155571,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07124848579155571,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07124848579155571,catapult,CLB,797,catapult_fpga_latency
Throughput,0.07124848579155571,catapult,LUT,5020,catapult_fpga_latency
Throughput,0.07124848579155571,catapult,FF,1356,catapult_fpga_latency
Throughput,0.07124848579155571,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07124848579155571,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07124848579155571,catapult,CLB,797,catapult_fpga_latency
Throughput,0.07124848579155571,catapult,LUT,5020,catapult_fpga_latency
Throughput,0.07124848579155571,catapult,FF,1356,catapult_fpga_latency
Throughput,0.07124848579155571,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07124848579155571,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07124848579155571,catapult,CLB,797,catapult_fpga_latency
Throughput,0.07124848579155571,catapult,LUT,5020,catapult_fpga_latency
Throughput,0.07124848579155571,catapult,FF,1356,catapult_fpga_latency
Throughput,0.07124848579155571,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07124848579155571,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07124848579155571,catapult,CLB,797,catapult_fpga_latency
Throughput,0.07124848579155571,catapult,LUT,5020,catapult_fpga_latency
Throughput,0.07124848579155571,catapult,FF,1356,catapult_fpga_latency
Throughput,0.07124848579155571,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07124848579155571,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07124848579155571,catapult,CLB,797,catapult_fpga_latency
Throughput,0.07124848579155571,catapult,LUT,5020,catapult_fpga_latency
Throughput,0.07124848579155571,catapult,FF,1356,catapult_fpga_latency
Throughput,0.07124848579155571,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07124848579155571,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07017729521686293,catapult,CLB,719,catapult_fpga_latency
Throughput,0.07017729521686293,catapult,LUT,4823,catapult_fpga_latency
Throughput,0.07017729521686293,catapult,FF,1342,catapult_fpga_latency
Throughput,0.07017729521686293,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07017729521686293,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07017729521686293,catapult,CLB,719,catapult_fpga_latency
Throughput,0.07017729521686293,catapult,LUT,4823,catapult_fpga_latency
Throughput,0.07017729521686293,catapult,FF,1342,catapult_fpga_latency
Throughput,0.07017729521686293,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07017729521686293,catapult,BRAM,0,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,526,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,3021,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,1430,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,0,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07017729521686293,catapult,CLB,719,catapult_fpga_latency
Throughput,0.07017729521686293,catapult,LUT,4823,catapult_fpga_latency
Throughput,0.07017729521686293,catapult,FF,1342,catapult_fpga_latency
Throughput,0.07017729521686293,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07017729521686293,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07017729521686293,catapult,CLB,719,catapult_fpga_latency
Throughput,0.07017729521686293,catapult,LUT,4823,catapult_fpga_latency
Throughput,0.07017729521686293,catapult,FF,1342,catapult_fpga_latency
Throughput,0.07017729521686293,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07017729521686293,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07017729521686293,catapult,CLB,719,catapult_fpga_latency
Throughput,0.07017729521686293,catapult,LUT,4823,catapult_fpga_latency
Throughput,0.07017729521686293,catapult,FF,1342,catapult_fpga_latency
Throughput,0.07017729521686293,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07017729521686293,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07017729521686293,catapult,CLB,719,catapult_fpga_latency
Throughput,0.07017729521686293,catapult,LUT,4823,catapult_fpga_latency
Throughput,0.07017729521686293,catapult,FF,1342,catapult_fpga_latency
Throughput,0.07017729521686293,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07017729521686293,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07017729521686293,catapult,CLB,719,catapult_fpga_latency
Throughput,0.07017729521686293,catapult,LUT,4823,catapult_fpga_latency
Throughput,0.07017729521686293,catapult,FF,1342,catapult_fpga_latency
Throughput,0.07017729521686293,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07017729521686293,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06969474052125393,catapult,CLB,927,catapult_fpga_latency
Throughput,0.06969474052125393,catapult,LUT,6267,catapult_fpga_latency
Throughput,0.06969474052125393,catapult,FF,1507,catapult_fpga_latency
Throughput,0.06969474052125393,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06969474052125393,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06996966884825097,catapult,CLB,943,catapult_fpga_latency
Throughput,0.06996966884825097,catapult,LUT,6274,catapult_fpga_latency
Throughput,0.06996966884825097,catapult,FF,1505,catapult_fpga_latency
Throughput,0.06996966884825097,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06996966884825097,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06969474052125393,catapult,CLB,927,catapult_fpga_latency
Throughput,0.06969474052125393,catapult,LUT,6267,catapult_fpga_latency
Throughput,0.06969474052125393,catapult,FF,1507,catapult_fpga_latency
Throughput,0.06969474052125393,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06969474052125393,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06996966884825097,catapult,CLB,943,catapult_fpga_latency
Throughput,0.06996966884825097,catapult,LUT,6274,catapult_fpga_latency
Throughput,0.06996966884825097,catapult,FF,1505,catapult_fpga_latency
Throughput,0.06996966884825097,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06996966884825097,catapult,BRAM,0,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,745,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,4659,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,1569,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,0,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06996966884825097,catapult,CLB,943,catapult_fpga_latency
Throughput,0.06996966884825097,catapult,LUT,6274,catapult_fpga_latency
Throughput,0.06996966884825097,catapult,FF,1505,catapult_fpga_latency
Throughput,0.06996966884825097,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06996966884825097,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06996966884825097,catapult,CLB,943,catapult_fpga_latency
Throughput,0.06996966884825097,catapult,LUT,6274,catapult_fpga_latency
Throughput,0.06996966884825097,catapult,FF,1505,catapult_fpga_latency
Throughput,0.06996966884825097,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06996966884825097,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06996966884825097,catapult,CLB,943,catapult_fpga_latency
Throughput,0.06996966884825097,catapult,LUT,6274,catapult_fpga_latency
Throughput,0.06996966884825097,catapult,FF,1505,catapult_fpga_latency
Throughput,0.06996966884825097,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06996966884825097,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06996966884825097,catapult,CLB,943,catapult_fpga_latency
Throughput,0.06996966884825097,catapult,LUT,6274,catapult_fpga_latency
Throughput,0.06996966884825097,catapult,FF,1505,catapult_fpga_latency
Throughput,0.06996966884825097,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06996966884825097,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0734996876263276,catapult,CLB,729,catapult_fpga_latency
Throughput,0.0734996876263276,catapult,LUT,4642,catapult_fpga_latency
Throughput,0.0734996876263276,catapult,FF,1340,catapult_fpga_latency
Throughput,0.0734996876263276,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0734996876263276,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0734996876263276,catapult,CLB,729,catapult_fpga_latency
Throughput,0.0734996876263276,catapult,LUT,4642,catapult_fpga_latency
Throughput,0.0734996876263276,catapult,FF,1340,catapult_fpga_latency
Throughput,0.0734996876263276,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0734996876263276,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0734996876263276,catapult,CLB,729,catapult_fpga_latency
Throughput,0.0734996876263276,catapult,LUT,4642,catapult_fpga_latency
Throughput,0.0734996876263276,catapult,FF,1340,catapult_fpga_latency
Throughput,0.0734996876263276,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0734996876263276,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0734996876263276,catapult,CLB,729,catapult_fpga_latency
Throughput,0.0734996876263276,catapult,LUT,4642,catapult_fpga_latency
Throughput,0.0734996876263276,catapult,FF,1340,catapult_fpga_latency
Throughput,0.0734996876263276,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0734996876263276,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0734996876263276,catapult,CLB,729,catapult_fpga_latency
Throughput,0.0734996876263276,catapult,LUT,4642,catapult_fpga_latency
Throughput,0.0734996876263276,catapult,FF,1340,catapult_fpga_latency
Throughput,0.0734996876263276,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0734996876263276,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0734996876263276,catapult,CLB,729,catapult_fpga_latency
Throughput,0.0734996876263276,catapult,LUT,4642,catapult_fpga_latency
Throughput,0.0734996876263276,catapult,FF,1340,catapult_fpga_latency
Throughput,0.0734996876263276,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0734996876263276,catapult,BRAM,0,catapult_fpga_latency
Throughput,52631.57894736842,catapult,CLB,349,catapult_fpga_latency
Throughput,52631.57894736842,catapult,LUT,2223,catapult_fpga_latency
Throughput,52631.57894736842,catapult,FF,1220,catapult_fpga_latency
Throughput,52631.57894736842,catapult,DSP,0,catapult_fpga_latency
Throughput,52631.57894736842,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07222032282773186,catapult,CLB,721,catapult_fpga_latency
Throughput,0.07222032282773186,catapult,LUT,4651,catapult_fpga_latency
Throughput,0.07222032282773186,catapult,FF,1340,catapult_fpga_latency
Throughput,0.07222032282773186,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07222032282773186,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0734996876263276,catapult,CLB,729,catapult_fpga_latency
Throughput,0.0734996876263276,catapult,LUT,4642,catapult_fpga_latency
Throughput,0.0734996876263276,catapult,FF,1340,catapult_fpga_latency
Throughput,0.0734996876263276,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0734996876263276,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,CLB,873,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,LUT,5794,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,FF,1480,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,CLB,873,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,LUT,5794,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,FF,1480,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,CLB,873,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,LUT,5794,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,FF,1480,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,CLB,873,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,LUT,5794,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,FF,1480,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,CLB,873,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,LUT,5794,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,FF,1480,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,CLB,873,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,LUT,5794,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,FF,1480,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,CLB,873,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,LUT,5794,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,FF,1480,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,CLB,873,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,LUT,5794,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,FF,1480,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04311268777084468,catapult,BRAM,0,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,481,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,2819,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,916,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,0,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,CLB,871,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,LUT,5727,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,FF,1464,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,DSP,0,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,CLB,871,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,LUT,5727,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,FF,1464,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,DSP,0,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,CLB,871,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,LUT,5727,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,FF,1464,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,DSP,0,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,CLB,871,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,LUT,5727,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,FF,1464,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,DSP,0,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,CLB,871,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,LUT,5727,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,FF,1464,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,DSP,0,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,CLB,871,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,LUT,5727,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,FF,1464,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,DSP,0,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,CLB,871,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,LUT,5727,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,FF,1464,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,DSP,0,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,CLB,871,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,LUT,5727,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,FF,1464,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,DSP,0,catapult_fpga_latency
Throughput,0.040907518572831585,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,CLB,1045,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,LUT,6653,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,FF,1510,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,CLB,1045,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,LUT,6653,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,FF,1510,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,BRAM,0,catapult_fpga_latency
Throughput,20000.0,catapult,CLB,663,catapult_fpga_latency
Throughput,20000.0,catapult,LUT,3571,catapult_fpga_latency
Throughput,20000.0,catapult,FF,1389,catapult_fpga_latency
Throughput,20000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,20000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,CLB,1045,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,LUT,6653,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,FF,1510,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,CLB,1045,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,LUT,6653,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,FF,1510,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,CLB,1045,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,LUT,6653,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,FF,1510,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,CLB,1045,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,LUT,6653,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,FF,1510,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,CLB,1045,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,LUT,6653,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,FF,1510,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,CLB,1045,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,LUT,6653,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,FF,1510,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04007570300297262,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,CLB,890,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,LUT,5726,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,FF,1469,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,DSP,0,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,CLB,890,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,LUT,5726,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,FF,1469,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,DSP,0,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,CLB,890,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,LUT,5726,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,FF,1469,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,DSP,0,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,CLB,890,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,LUT,5726,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,FF,1469,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,DSP,0,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,BRAM,0,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,760,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,4429,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,1798,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,0,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,CLB,890,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,LUT,5726,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,FF,1469,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,DSP,0,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,CLB,890,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,LUT,5726,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,FF,1469,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,DSP,0,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,CLB,890,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,LUT,5726,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,FF,1469,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,DSP,0,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,CLB,890,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,LUT,5726,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,FF,1469,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,DSP,0,catapult_fpga_latency
Throughput,0.042944937032415524,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,CLB,455,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,LUT,2586,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,FF,1276,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,CLB,455,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,LUT,2586,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,FF,1276,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,CLB,455,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,LUT,2586,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,FF,1276,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,CLB,455,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,LUT,2586,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,FF,1276,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,CLB,455,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,LUT,2586,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,FF,1276,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,CLB,455,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,LUT,2586,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,FF,1276,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,BRAM,0,catapult_fpga_latency
Throughput,25641.02564102564,catapult,CLB,736,catapult_fpga_latency
Throughput,25641.02564102564,catapult,LUT,4457,catapult_fpga_latency
Throughput,25641.02564102564,catapult,FF,1824,catapult_fpga_latency
Throughput,25641.02564102564,catapult,DSP,0,catapult_fpga_latency
Throughput,25641.02564102564,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,CLB,455,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,LUT,2586,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,FF,1276,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,CLB,455,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,LUT,2586,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,FF,1276,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1502021570832183,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.134598867781244,catapult,CLB,412,catapult_fpga_latency
Throughput,0.134598867781244,catapult,LUT,2697,catapult_fpga_latency
Throughput,0.134598867781244,catapult,FF,1270,catapult_fpga_latency
Throughput,0.134598867781244,catapult,DSP,0,catapult_fpga_latency
Throughput,0.134598867781244,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.134598867781244,catapult,CLB,412,catapult_fpga_latency
Throughput,0.134598867781244,catapult,LUT,2697,catapult_fpga_latency
Throughput,0.134598867781244,catapult,FF,1270,catapult_fpga_latency
Throughput,0.134598867781244,catapult,DSP,0,catapult_fpga_latency
Throughput,0.134598867781244,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.134598867781244,catapult,CLB,412,catapult_fpga_latency
Throughput,0.134598867781244,catapult,LUT,2697,catapult_fpga_latency
Throughput,0.134598867781244,catapult,FF,1270,catapult_fpga_latency
Throughput,0.134598867781244,catapult,DSP,0,catapult_fpga_latency
Throughput,0.134598867781244,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.134598867781244,catapult,CLB,412,catapult_fpga_latency
Throughput,0.134598867781244,catapult,LUT,2697,catapult_fpga_latency
Throughput,0.134598867781244,catapult,FF,1270,catapult_fpga_latency
Throughput,0.134598867781244,catapult,DSP,0,catapult_fpga_latency
Throughput,0.134598867781244,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.134598867781244,catapult,CLB,412,catapult_fpga_latency
Throughput,0.134598867781244,catapult,LUT,2697,catapult_fpga_latency
Throughput,0.134598867781244,catapult,FF,1270,catapult_fpga_latency
Throughput,0.134598867781244,catapult,DSP,0,catapult_fpga_latency
Throughput,0.134598867781244,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.134598867781244,catapult,CLB,412,catapult_fpga_latency
Throughput,0.134598867781244,catapult,LUT,2697,catapult_fpga_latency
Throughput,0.134598867781244,catapult,FF,1270,catapult_fpga_latency
Throughput,0.134598867781244,catapult,DSP,0,catapult_fpga_latency
Throughput,0.134598867781244,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.134598867781244,catapult,CLB,412,catapult_fpga_latency
Throughput,0.134598867781244,catapult,LUT,2697,catapult_fpga_latency
Throughput,0.134598867781244,catapult,FF,1270,catapult_fpga_latency
Throughput,0.134598867781244,catapult,DSP,0,catapult_fpga_latency
Throughput,0.134598867781244,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.134598867781244,catapult,CLB,412,catapult_fpga_latency
Throughput,0.134598867781244,catapult,LUT,2697,catapult_fpga_latency
Throughput,0.134598867781244,catapult,FF,1270,catapult_fpga_latency
Throughput,0.134598867781244,catapult,DSP,0,catapult_fpga_latency
Throughput,0.134598867781244,catapult,BRAM,0,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,598,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,3561,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,1258,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,0,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,CLB,529,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,LUT,3007,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,FF,1476,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,CLB,529,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,LUT,3007,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,FF,1476,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,CLB,529,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,LUT,3007,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,FF,1476,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,CLB,529,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,LUT,3007,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,FF,1476,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,CLB,529,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,LUT,3007,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,FF,1476,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,CLB,529,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,LUT,3007,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,FF,1476,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,CLB,529,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,LUT,3007,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,FF,1476,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,CLB,529,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,LUT,3007,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,FF,1476,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13794962438386524,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,CLB,350,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,LUT,2251,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,FF,1248,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,CLB,350,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,LUT,2251,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,FF,1248,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,BRAM,0,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,487,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,2574,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,899,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,0,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,CLB,350,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,LUT,2251,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,FF,1248,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,CLB,350,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,LUT,2251,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,FF,1248,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,CLB,350,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,LUT,2251,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,FF,1248,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,CLB,350,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,LUT,2251,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,FF,1248,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,CLB,350,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,LUT,2251,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,FF,1248,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,CLB,350,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,LUT,2251,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,FF,1248,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13078398722711268,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,CLB,578,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,LUT,3513,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,FF,1281,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,CLB,578,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,LUT,3513,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,FF,1281,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,CLB,578,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,LUT,3513,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,FF,1281,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,CLB,578,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,LUT,3513,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,FF,1281,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,BRAM,0,catapult_fpga_latency
Throughput,20408.163265306124,catapult,CLB,614,catapult_fpga_latency
Throughput,20408.163265306124,catapult,LUT,2877,catapult_fpga_latency
Throughput,20408.163265306124,catapult,FF,1377,catapult_fpga_latency
Throughput,20408.163265306124,catapult,DSP,0,catapult_fpga_latency
Throughput,20408.163265306124,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,CLB,578,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,LUT,3513,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,FF,1281,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,CLB,578,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,LUT,3513,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,FF,1281,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,CLB,578,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,LUT,3513,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,FF,1281,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,CLB,578,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,LUT,3513,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,FF,1281,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07919662311934748,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07967953528345277,catapult,CLB,560,catapult_fpga_latency
Throughput,0.07967953528345277,catapult,LUT,3452,catapult_fpga_latency
Throughput,0.07967953528345277,catapult,FF,1272,catapult_fpga_latency
Throughput,0.07967953528345277,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07967953528345277,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07967953528345277,catapult,CLB,560,catapult_fpga_latency
Throughput,0.07967953528345277,catapult,LUT,3452,catapult_fpga_latency
Throughput,0.07967953528345277,catapult,FF,1272,catapult_fpga_latency
Throughput,0.07967953528345277,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07967953528345277,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07967953528345277,catapult,CLB,560,catapult_fpga_latency
Throughput,0.07967953528345277,catapult,LUT,3452,catapult_fpga_latency
Throughput,0.07967953528345277,catapult,FF,1272,catapult_fpga_latency
Throughput,0.07967953528345277,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07967953528345277,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07967953528345277,catapult,CLB,560,catapult_fpga_latency
Throughput,0.07967953528345277,catapult,LUT,3452,catapult_fpga_latency
Throughput,0.07967953528345277,catapult,FF,1272,catapult_fpga_latency
Throughput,0.07967953528345277,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07967953528345277,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07967953528345277,catapult,CLB,560,catapult_fpga_latency
Throughput,0.07967953528345277,catapult,LUT,3452,catapult_fpga_latency
Throughput,0.07967953528345277,catapult,FF,1272,catapult_fpga_latency
Throughput,0.07967953528345277,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07967953528345277,catapult,BRAM,0,catapult_fpga_latency
Throughput,24999.999999999996,catapult,CLB,706,catapult_fpga_latency
Throughput,24999.999999999996,catapult,LUT,4100,catapult_fpga_latency
Throughput,24999.999999999996,catapult,FF,1793,catapult_fpga_latency
Throughput,24999.999999999996,catapult,DSP,0,catapult_fpga_latency
Throughput,24999.999999999996,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07967953528345277,catapult,CLB,560,catapult_fpga_latency
Throughput,0.07967953528345277,catapult,LUT,3452,catapult_fpga_latency
Throughput,0.07967953528345277,catapult,FF,1272,catapult_fpga_latency
Throughput,0.07967953528345277,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07967953528345277,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07967953528345277,catapult,CLB,560,catapult_fpga_latency
Throughput,0.07967953528345277,catapult,LUT,3452,catapult_fpga_latency
Throughput,0.07967953528345277,catapult,FF,1272,catapult_fpga_latency
Throughput,0.07967953528345277,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07967953528345277,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,CLB,705,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,LUT,4226,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,FF,1510,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,CLB,705,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,LUT,4226,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,FF,1510,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,CLB,705,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,LUT,4226,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,FF,1510,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,CLB,705,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,LUT,4226,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,FF,1510,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,CLB,705,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,LUT,4226,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,FF,1510,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,CLB,705,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,LUT,4226,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,FF,1510,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,CLB,705,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,LUT,4226,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,FF,1510,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,CLB,705,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,LUT,4226,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,FF,1510,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0779044391429608,catapult,BRAM,0,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,724,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,4308,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,1807,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,0,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,CLB,558,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,LUT,3426,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,FF,1268,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,CLB,558,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,LUT,3426,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,FF,1268,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,CLB,558,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,LUT,3426,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,FF,1268,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,CLB,558,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,LUT,3426,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,FF,1268,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,CLB,558,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,LUT,3426,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,FF,1268,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,CLB,558,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,LUT,3426,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,FF,1268,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,CLB,558,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,LUT,3426,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,FF,1268,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,CLB,558,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,LUT,3426,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,FF,1268,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07933159639447414,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,CLB,1004,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,LUT,5319,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,FF,1454,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,CLB,1004,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,LUT,5319,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,FF,1454,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,BRAM,0,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,585,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,3483,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,1248,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,0,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,CLB,1004,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,LUT,5319,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,FF,1454,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,CLB,1004,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,LUT,5319,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,FF,1454,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,CLB,1004,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,LUT,5319,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,FF,1454,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,CLB,1004,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,LUT,5319,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,FF,1454,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,CLB,1004,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,LUT,5319,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,FF,1454,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,CLB,1004,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,LUT,5319,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,FF,1454,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04642728572438033,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,CLB,868,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,LUT,5226,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,FF,1456,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,CLB,868,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,LUT,5226,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,FF,1456,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,CLB,868,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,LUT,5226,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,FF,1456,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,CLB,868,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,LUT,5226,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,FF,1456,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,BRAM,0,catapult_fpga_latency
Throughput,23809.52380952381,catapult,CLB,567,catapult_fpga_latency
Throughput,23809.52380952381,catapult,LUT,3118,catapult_fpga_latency
Throughput,23809.52380952381,catapult,FF,924,catapult_fpga_latency
Throughput,23809.52380952381,catapult,DSP,0,catapult_fpga_latency
Throughput,23809.52380952381,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,CLB,868,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,LUT,5226,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,FF,1456,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,CLB,868,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,LUT,5226,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,FF,1456,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,CLB,868,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,LUT,5226,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,FF,1456,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,CLB,868,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,LUT,5226,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,FF,1456,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04926451041816308,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,CLB,983,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,LUT,6019,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,FF,1481,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,CLB,983,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,LUT,6019,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,FF,1481,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,CLB,983,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,LUT,6019,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,FF,1481,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,CLB,983,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,LUT,6019,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,FF,1481,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,CLB,983,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,LUT,6019,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,FF,1481,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,CLB,983,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,LUT,6019,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,FF,1481,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,BRAM,0,catapult_fpga_latency
Throughput,20000.0,catapult,CLB,843,catapult_fpga_latency
Throughput,20000.0,catapult,LUT,4138,catapult_fpga_latency
Throughput,20000.0,catapult,FF,1214,catapult_fpga_latency
Throughput,20000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,20000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,CLB,983,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,LUT,6019,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,FF,1481,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,CLB,983,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,LUT,6019,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,FF,1481,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04899233064257655,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,CLB,894,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,LUT,5281,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,FF,1451,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,CLB,894,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,LUT,5281,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,FF,1451,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,CLB,894,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,LUT,5281,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,FF,1451,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,CLB,894,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,LUT,5281,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,FF,1451,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,CLB,894,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,LUT,5281,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,FF,1451,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,CLB,894,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,LUT,5281,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,FF,1451,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,CLB,894,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,LUT,5281,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,FF,1451,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,CLB,894,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,LUT,5281,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,FF,1451,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04899233304282513,catapult,BRAM,0,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,747,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,4548,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,1824,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,0,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,CLB,925,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,LUT,5942,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,FF,1617,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,DSP,0,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,CLB,925,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,LUT,5942,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,FF,1617,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,DSP,0,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,CLB,925,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,LUT,5942,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,FF,1617,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,DSP,0,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,CLB,925,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,LUT,5942,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,FF,1617,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,DSP,0,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,CLB,925,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,LUT,5942,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,FF,1617,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,DSP,0,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,CLB,925,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,LUT,5942,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,FF,1617,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,DSP,0,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,CLB,925,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,LUT,5942,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,FF,1617,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,DSP,0,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,CLB,925,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,LUT,5942,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,FF,1617,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,DSP,0,catapult_fpga_latency
Throughput,0.031906916548448884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03200562377216425,catapult,CLB,995,catapult_fpga_latency
Throughput,0.03200562377216425,catapult,LUT,6090,catapult_fpga_latency
Throughput,0.03200562377216425,catapult,FF,1554,catapult_fpga_latency
Throughput,0.03200562377216425,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03200562377216425,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03200562377216425,catapult,CLB,995,catapult_fpga_latency
Throughput,0.03200562377216425,catapult,LUT,6090,catapult_fpga_latency
Throughput,0.03200562377216425,catapult,FF,1554,catapult_fpga_latency
Throughput,0.03200562377216425,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03200562377216425,catapult,BRAM,0,catapult_fpga_latency
Throughput,23255.81395348837,catapult,CLB,800,catapult_fpga_latency
Throughput,23255.81395348837,catapult,LUT,4836,catapult_fpga_latency
Throughput,23255.81395348837,catapult,FF,1829,catapult_fpga_latency
Throughput,23255.81395348837,catapult,DSP,0,catapult_fpga_latency
Throughput,23255.81395348837,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03200562377216425,catapult,CLB,995,catapult_fpga_latency
Throughput,0.03200562377216425,catapult,LUT,6090,catapult_fpga_latency
Throughput,0.03200562377216425,catapult,FF,1554,catapult_fpga_latency
Throughput,0.03200562377216425,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03200562377216425,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03200562377216425,catapult,CLB,995,catapult_fpga_latency
Throughput,0.03200562377216425,catapult,LUT,6090,catapult_fpga_latency
Throughput,0.03200562377216425,catapult,FF,1554,catapult_fpga_latency
Throughput,0.03200562377216425,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03200562377216425,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03208005539327325,catapult,CLB,975,catapult_fpga_latency
Throughput,0.03208005539327325,catapult,LUT,6099,catapult_fpga_latency
Throughput,0.03208005539327325,catapult,FF,1573,catapult_fpga_latency
Throughput,0.03208005539327325,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03208005539327325,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03200562377216425,catapult,CLB,995,catapult_fpga_latency
Throughput,0.03200562377216425,catapult,LUT,6090,catapult_fpga_latency
Throughput,0.03200562377216425,catapult,FF,1554,catapult_fpga_latency
Throughput,0.03200562377216425,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03200562377216425,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03208005539327325,catapult,CLB,975,catapult_fpga_latency
Throughput,0.03208005539327325,catapult,LUT,6099,catapult_fpga_latency
Throughput,0.03208005539327325,catapult,FF,1573,catapult_fpga_latency
Throughput,0.03208005539327325,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03208005539327325,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03200562377216425,catapult,CLB,995,catapult_fpga_latency
Throughput,0.03200562377216425,catapult,LUT,6090,catapult_fpga_latency
Throughput,0.03200562377216425,catapult,FF,1554,catapult_fpga_latency
Throughput,0.03200562377216425,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03200562377216425,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,CLB,1018,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,LUT,6650,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,FF,1581,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,CLB,1018,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,LUT,6650,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,FF,1581,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,CLB,1018,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,LUT,6650,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,FF,1581,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,CLB,1018,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,LUT,6650,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,FF,1581,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,BRAM,0,catapult_fpga_latency
Throughput,34482.75862068965,catapult,CLB,758,catapult_fpga_latency
Throughput,34482.75862068965,catapult,LUT,4304,catapult_fpga_latency
Throughput,34482.75862068965,catapult,FF,1480,catapult_fpga_latency
Throughput,34482.75862068965,catapult,DSP,0,catapult_fpga_latency
Throughput,34482.75862068965,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,CLB,1018,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,LUT,6650,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,FF,1581,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,CLB,1018,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,LUT,6650,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,FF,1581,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,CLB,1018,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,LUT,6650,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,FF,1581,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,CLB,1018,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,LUT,6650,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,FF,1581,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03215483401465675,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,CLB,855,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,LUT,5983,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,FF,1563,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,CLB,855,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,LUT,5983,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,FF,1563,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,CLB,855,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,LUT,5983,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,FF,1563,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,CLB,855,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,LUT,5983,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,FF,1563,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,CLB,855,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,LUT,5983,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,FF,1563,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,CLB,855,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,LUT,5983,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,FF,1563,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,BRAM,0,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,487,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,2790,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,890,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,0,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,CLB,855,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,LUT,5983,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,FF,1563,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,CLB,855,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,LUT,5983,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,FF,1563,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03175999404436591,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,CLB,400,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,LUT,2417,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,FF,1276,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,CLB,400,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,LUT,2417,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,FF,1276,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,CLB,400,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,LUT,2417,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,FF,1276,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,CLB,400,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,LUT,2417,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,FF,1276,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,CLB,400,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,LUT,2417,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,FF,1276,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,CLB,400,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,LUT,2417,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,FF,1276,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,CLB,400,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,LUT,2417,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,FF,1276,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,CLB,400,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,LUT,2417,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,FF,1276,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09242179198645761,catapult,BRAM,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,CLB,671,catapult_fpga_latency
Throughput,19230.76923076923,catapult,LUT,2846,catapult_fpga_latency
Throughput,19230.76923076923,catapult,FF,1373,catapult_fpga_latency
Throughput,19230.76923076923,catapult,DSP,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09650668014414625,catapult,CLB,360,catapult_fpga_latency
Throughput,0.09650668014414625,catapult,LUT,2355,catapult_fpga_latency
Throughput,0.09650668014414625,catapult,FF,1268,catapult_fpga_latency
Throughput,0.09650668014414625,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09650668014414625,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09650668014414625,catapult,CLB,360,catapult_fpga_latency
Throughput,0.09650668014414625,catapult,LUT,2355,catapult_fpga_latency
Throughput,0.09650668014414625,catapult,FF,1268,catapult_fpga_latency
Throughput,0.09650668014414625,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09650668014414625,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09692489299734126,catapult,CLB,357,catapult_fpga_latency
Throughput,0.09692489299734126,catapult,LUT,2357,catapult_fpga_latency
Throughput,0.09692489299734126,catapult,FF,1268,catapult_fpga_latency
Throughput,0.09692489299734126,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09692489299734126,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09650668014414625,catapult,CLB,360,catapult_fpga_latency
Throughput,0.09650668014414625,catapult,LUT,2355,catapult_fpga_latency
Throughput,0.09650668014414625,catapult,FF,1268,catapult_fpga_latency
Throughput,0.09650668014414625,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09650668014414625,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09650668014414625,catapult,CLB,360,catapult_fpga_latency
Throughput,0.09650668014414625,catapult,LUT,2355,catapult_fpga_latency
Throughput,0.09650668014414625,catapult,FF,1268,catapult_fpga_latency
Throughput,0.09650668014414625,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09650668014414625,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09650668014414625,catapult,CLB,360,catapult_fpga_latency
Throughput,0.09650668014414625,catapult,LUT,2355,catapult_fpga_latency
Throughput,0.09650668014414625,catapult,FF,1268,catapult_fpga_latency
Throughput,0.09650668014414625,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09650668014414625,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09650668014414625,catapult,CLB,360,catapult_fpga_latency
Throughput,0.09650668014414625,catapult,LUT,2355,catapult_fpga_latency
Throughput,0.09650668014414625,catapult,FF,1268,catapult_fpga_latency
Throughput,0.09650668014414625,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09650668014414625,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09650668014414625,catapult,CLB,360,catapult_fpga_latency
Throughput,0.09650668014414625,catapult,LUT,2355,catapult_fpga_latency
Throughput,0.09650668014414625,catapult,FF,1268,catapult_fpga_latency
Throughput,0.09650668014414625,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09650668014414625,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,CLB,546,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,LUT,3469,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,FF,1500,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,CLB,546,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,LUT,3469,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,FF,1500,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,BRAM,0,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,547,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,3164,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,1409,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,0,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,CLB,546,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,LUT,3469,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,FF,1500,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,CLB,546,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,LUT,3469,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,FF,1500,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,CLB,546,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,LUT,3469,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,FF,1500,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,CLB,546,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,LUT,3469,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,FF,1500,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,CLB,546,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,LUT,3469,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,FF,1500,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,CLB,546,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,LUT,3469,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,FF,1500,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08971647351457557,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,CLB,301,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,LUT,1986,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,FF,1257,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,CLB,301,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,LUT,1986,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,FF,1257,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,CLB,301,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,LUT,1986,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,FF,1257,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,CLB,301,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,LUT,1986,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,FF,1257,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,BRAM,0,catapult_fpga_latency
Throughput,27777.777777777777,catapult,CLB,666,catapult_fpga_latency
Throughput,27777.777777777777,catapult,LUT,3988,catapult_fpga_latency
Throughput,27777.777777777777,catapult,FF,1805,catapult_fpga_latency
Throughput,27777.777777777777,catapult,DSP,0,catapult_fpga_latency
Throughput,27777.777777777777,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,CLB,301,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,LUT,1986,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,FF,1257,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,CLB,301,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,LUT,1986,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,FF,1257,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,CLB,301,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,LUT,1986,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,FF,1257,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,CLB,301,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,LUT,1986,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,FF,1257,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08862120558338409,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,CLB,583,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,LUT,3658,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,FF,1300,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,CLB,583,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,LUT,3658,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,FF,1300,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,CLB,583,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,LUT,3658,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,FF,1300,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,CLB,583,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,LUT,3658,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,FF,1300,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,CLB,583,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,LUT,3658,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,FF,1300,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,CLB,583,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,LUT,3658,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,FF,1300,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,BRAM,0,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,534,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,3149,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,1239,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,0,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,CLB,583,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,LUT,3658,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,FF,1300,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,CLB,583,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,LUT,3658,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,FF,1300,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05191115053589957,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,CLB,629,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,LUT,3713,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,FF,1295,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,CLB,629,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,LUT,3713,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,FF,1295,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,CLB,629,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,LUT,3713,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,FF,1295,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,CLB,629,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,LUT,3713,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,FF,1295,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,CLB,629,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,LUT,3713,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,FF,1295,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,CLB,629,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,LUT,3713,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,FF,1295,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,CLB,629,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,LUT,3713,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,FF,1295,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,CLB,629,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,LUT,3713,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,FF,1295,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05423570261457848,catapult,BRAM,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,CLB,769,catapult_fpga_latency
Throughput,17543.859649122805,catapult,LUT,4294,catapult_fpga_latency
Throughput,17543.859649122805,catapult,FF,855,catapult_fpga_latency
Throughput,17543.859649122805,catapult,DSP,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,CLB,689,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,LUT,4172,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,FF,1520,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,CLB,689,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,LUT,4172,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,FF,1520,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,CLB,689,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,LUT,4172,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,FF,1520,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,CLB,689,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,LUT,4172,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,FF,1520,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,CLB,689,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,LUT,4172,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,FF,1520,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,CLB,689,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,LUT,4172,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,FF,1520,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,CLB,689,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,LUT,4172,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,FF,1520,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,CLB,689,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,LUT,4172,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,FF,1520,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05239865863625783,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,CLB,526,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,LUT,3339,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,FF,1282,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,CLB,526,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,LUT,3339,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,FF,1282,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,BRAM,0,catapult_fpga_latency
Throughput,13333.333333333334,catapult,CLB,881,catapult_fpga_latency
Throughput,13333.333333333334,catapult,LUT,4522,catapult_fpga_latency
Throughput,13333.333333333334,catapult,FF,1359,catapult_fpga_latency
Throughput,13333.333333333334,catapult,DSP,0,catapult_fpga_latency
Throughput,13333.333333333334,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,CLB,526,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,LUT,3339,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,FF,1282,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,CLB,526,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,LUT,3339,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,FF,1282,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,CLB,526,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,LUT,3339,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,FF,1282,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,CLB,526,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,LUT,3339,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,FF,1282,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,CLB,526,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,LUT,3339,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,FF,1282,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,CLB,526,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,LUT,3339,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,FF,1282,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05201446563900993,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,CLB,902,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,LUT,5811,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,FF,1467,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,CLB,902,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,LUT,5811,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,FF,1467,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,CLB,902,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,LUT,5811,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,FF,1467,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,CLB,902,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,LUT,5811,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,FF,1467,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,BRAM,0,catapult_fpga_latency
Throughput,14925.373134328358,catapult,CLB,751,catapult_fpga_latency
Throughput,14925.373134328358,catapult,LUT,4540,catapult_fpga_latency
Throughput,14925.373134328358,catapult,FF,1399,catapult_fpga_latency
Throughput,14925.373134328358,catapult,DSP,0,catapult_fpga_latency
Throughput,14925.373134328358,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,CLB,902,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,LUT,5811,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,FF,1467,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,CLB,902,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,LUT,5811,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,FF,1467,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,CLB,902,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,LUT,5811,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,FF,1467,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,CLB,902,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,LUT,5811,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,FF,1467,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03147456908324841,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,CLB,1005,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,LUT,6199,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,FF,1456,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,CLB,1005,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,LUT,6199,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,FF,1456,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,CLB,1005,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,LUT,6199,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,FF,1456,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,CLB,1005,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,LUT,6199,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,FF,1456,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,CLB,1005,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,LUT,6199,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,FF,1456,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,CLB,1005,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,LUT,6199,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,FF,1456,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,BRAM,0,catapult_fpga_latency
Throughput,13698.630136986301,catapult,CLB,896,catapult_fpga_latency
Throughput,13698.630136986301,catapult,LUT,5527,catapult_fpga_latency
Throughput,13698.630136986301,catapult,FF,1555,catapult_fpga_latency
Throughput,13698.630136986301,catapult,DSP,0,catapult_fpga_latency
Throughput,13698.630136986301,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,CLB,1005,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,LUT,6199,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,FF,1456,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,CLB,1005,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,LUT,6199,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,FF,1456,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03081828019573553,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03008637829294282,catapult,CLB,994,catapult_fpga_latency
Throughput,0.03008637829294282,catapult,LUT,6587,catapult_fpga_latency
Throughput,0.03008637829294282,catapult,FF,1625,catapult_fpga_latency
Throughput,0.03008637829294282,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03008637829294282,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.030137502354492373,catapult,CLB,1000,catapult_fpga_latency
Throughput,0.030137502354492373,catapult,LUT,6599,catapult_fpga_latency
Throughput,0.030137502354492373,catapult,FF,1612,catapult_fpga_latency
Throughput,0.030137502354492373,catapult,DSP,0,catapult_fpga_latency
Throughput,0.030137502354492373,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03008637829294282,catapult,CLB,994,catapult_fpga_latency
Throughput,0.03008637829294282,catapult,LUT,6587,catapult_fpga_latency
Throughput,0.03008637829294282,catapult,FF,1625,catapult_fpga_latency
Throughput,0.03008637829294282,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03008637829294282,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03008637829294282,catapult,CLB,994,catapult_fpga_latency
Throughput,0.03008637829294282,catapult,LUT,6587,catapult_fpga_latency
Throughput,0.03008637829294282,catapult,FF,1625,catapult_fpga_latency
Throughput,0.03008637829294282,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03008637829294282,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03008637829294282,catapult,CLB,994,catapult_fpga_latency
Throughput,0.03008637829294282,catapult,LUT,6587,catapult_fpga_latency
Throughput,0.03008637829294282,catapult,FF,1625,catapult_fpga_latency
Throughput,0.03008637829294282,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03008637829294282,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03008637829294282,catapult,CLB,994,catapult_fpga_latency
Throughput,0.03008637829294282,catapult,LUT,6587,catapult_fpga_latency
Throughput,0.03008637829294282,catapult,FF,1625,catapult_fpga_latency
Throughput,0.03008637829294282,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03008637829294282,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03008637829294282,catapult,CLB,994,catapult_fpga_latency
Throughput,0.03008637829294282,catapult,LUT,6587,catapult_fpga_latency
Throughput,0.03008637829294282,catapult,FF,1625,catapult_fpga_latency
Throughput,0.03008637829294282,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03008637829294282,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03008637829294282,catapult,CLB,994,catapult_fpga_latency
Throughput,0.03008637829294282,catapult,LUT,6587,catapult_fpga_latency
Throughput,0.03008637829294282,catapult,FF,1625,catapult_fpga_latency
Throughput,0.03008637829294282,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03008637829294282,catapult,BRAM,0,catapult_fpga_latency
Throughput,23809.52380952381,catapult,CLB,830,catapult_fpga_latency
Throughput,23809.52380952381,catapult,LUT,4939,catapult_fpga_latency
Throughput,23809.52380952381,catapult,FF,1375,catapult_fpga_latency
Throughput,23809.52380952381,catapult,DSP,0,catapult_fpga_latency
Throughput,23809.52380952381,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.031115649432299646,catapult,CLB,852,catapult_fpga_latency
Throughput,0.031115649432299646,catapult,LUT,5657,catapult_fpga_latency
Throughput,0.031115649432299646,catapult,FF,1453,catapult_fpga_latency
Throughput,0.031115649432299646,catapult,DSP,0,catapult_fpga_latency
Throughput,0.031115649432299646,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.031115649432299646,catapult,CLB,852,catapult_fpga_latency
Throughput,0.031115649432299646,catapult,LUT,5657,catapult_fpga_latency
Throughput,0.031115649432299646,catapult,FF,1453,catapult_fpga_latency
Throughput,0.031115649432299646,catapult,DSP,0,catapult_fpga_latency
Throughput,0.031115649432299646,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.031115649432299646,catapult,CLB,852,catapult_fpga_latency
Throughput,0.031115649432299646,catapult,LUT,5657,catapult_fpga_latency
Throughput,0.031115649432299646,catapult,FF,1453,catapult_fpga_latency
Throughput,0.031115649432299646,catapult,DSP,0,catapult_fpga_latency
Throughput,0.031115649432299646,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.031115649432299646,catapult,CLB,852,catapult_fpga_latency
Throughput,0.031115649432299646,catapult,LUT,5657,catapult_fpga_latency
Throughput,0.031115649432299646,catapult,FF,1453,catapult_fpga_latency
Throughput,0.031115649432299646,catapult,DSP,0,catapult_fpga_latency
Throughput,0.031115649432299646,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.031115649432299646,catapult,CLB,852,catapult_fpga_latency
Throughput,0.031115649432299646,catapult,LUT,5657,catapult_fpga_latency
Throughput,0.031115649432299646,catapult,FF,1453,catapult_fpga_latency
Throughput,0.031115649432299646,catapult,DSP,0,catapult_fpga_latency
Throughput,0.031115649432299646,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.031115649432299646,catapult,CLB,852,catapult_fpga_latency
Throughput,0.031115649432299646,catapult,LUT,5657,catapult_fpga_latency
Throughput,0.031115649432299646,catapult,FF,1453,catapult_fpga_latency
Throughput,0.031115649432299646,catapult,DSP,0,catapult_fpga_latency
Throughput,0.031115649432299646,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.031115649432299646,catapult,CLB,852,catapult_fpga_latency
Throughput,0.031115649432299646,catapult,LUT,5657,catapult_fpga_latency
Throughput,0.031115649432299646,catapult,FF,1453,catapult_fpga_latency
Throughput,0.031115649432299646,catapult,DSP,0,catapult_fpga_latency
Throughput,0.031115649432299646,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.030552833977000073,catapult,CLB,866,catapult_fpga_latency
Throughput,0.030552833977000073,catapult,LUT,5656,catapult_fpga_latency
Throughput,0.030552833977000073,catapult,FF,1459,catapult_fpga_latency
Throughput,0.030552833977000073,catapult,DSP,0,catapult_fpga_latency
Throughput,0.030552833977000073,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,CLB,1027,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,LUT,6313,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,FF,1440,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,CLB,1027,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,LUT,6313,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,FF,1440,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,BRAM,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,CLB,732,catapult_fpga_latency
Throughput,18867.924528301886,catapult,LUT,4112,catapult_fpga_latency
Throughput,18867.924528301886,catapult,FF,840,catapult_fpga_latency
Throughput,18867.924528301886,catapult,DSP,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,CLB,1027,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,LUT,6313,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,FF,1440,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,CLB,1027,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,LUT,6313,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,FF,1440,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,CLB,1027,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,LUT,6313,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,FF,1440,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,CLB,1027,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,LUT,6313,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,FF,1440,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,CLB,1027,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,LUT,6313,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,FF,1440,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,CLB,1027,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,LUT,6313,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,FF,1440,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02203669237092575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,CLB,984,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,LUT,6120,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,FF,1428,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,DSP,0,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,CLB,984,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,LUT,6120,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,FF,1428,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,DSP,0,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,CLB,984,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,LUT,6120,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,FF,1428,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,DSP,0,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,CLB,984,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,LUT,6120,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,FF,1428,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,DSP,0,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,BRAM,0,catapult_fpga_latency
Throughput,14084.507042253521,catapult,CLB,842,catapult_fpga_latency
Throughput,14084.507042253521,catapult,LUT,3899,catapult_fpga_latency
Throughput,14084.507042253521,catapult,FF,1349,catapult_fpga_latency
Throughput,14084.507042253521,catapult,DSP,0,catapult_fpga_latency
Throughput,14084.507042253521,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,CLB,984,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,LUT,6120,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,FF,1428,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,DSP,0,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,CLB,984,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,LUT,6120,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,FF,1428,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,DSP,0,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,CLB,984,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,LUT,6120,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,FF,1428,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,DSP,0,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,CLB,984,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,LUT,6120,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,FF,1428,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,DSP,0,catapult_fpga_latency
Throughput,0.020728730115291954,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,CLB,1129,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,LUT,7308,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,FF,1480,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,CLB,1129,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,LUT,7308,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,FF,1480,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,CLB,1129,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,LUT,7308,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,FF,1480,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,CLB,1129,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,LUT,7308,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,FF,1480,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,CLB,1129,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,LUT,7308,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,FF,1480,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,CLB,1129,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,LUT,7308,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,FF,1480,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,BRAM,0,catapult_fpga_latency
Throughput,14084.507042253521,catapult,CLB,728,catapult_fpga_latency
Throughput,14084.507042253521,catapult,LUT,4448,catapult_fpga_latency
Throughput,14084.507042253521,catapult,FF,1394,catapult_fpga_latency
Throughput,14084.507042253521,catapult,DSP,0,catapult_fpga_latency
Throughput,14084.507042253521,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,CLB,1129,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,LUT,7308,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,FF,1480,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,CLB,1129,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,LUT,7308,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,FF,1480,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0201680844460284,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,CLB,879,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,LUT,5851,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,FF,1423,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,DSP,0,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,CLB,879,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,LUT,5851,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,FF,1423,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,DSP,0,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,CLB,879,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,LUT,5851,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,FF,1423,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,DSP,0,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,CLB,879,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,LUT,5851,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,FF,1423,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,DSP,0,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,CLB,879,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,LUT,5851,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,FF,1423,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,DSP,0,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,CLB,879,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,LUT,5851,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,FF,1423,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,DSP,0,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,CLB,879,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,LUT,5851,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,FF,1423,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,DSP,0,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,CLB,879,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,LUT,5851,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,FF,1423,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,DSP,0,catapult_fpga_latency
Throughput,0.021061022733794465,catapult,BRAM,0,catapult_fpga_latency
Throughput,14705.882352941177,catapult,CLB,807,catapult_fpga_latency
Throughput,14705.882352941177,catapult,LUT,5020,catapult_fpga_latency
Throughput,14705.882352941177,catapult,FF,1541,catapult_fpga_latency
Throughput,14705.882352941177,catapult,DSP,0,catapult_fpga_latency
Throughput,14705.882352941177,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,CLB,442,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,LUT,2610,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,FF,1340,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,CLB,442,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,LUT,2610,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,FF,1340,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,CLB,442,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,LUT,2610,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,FF,1340,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,CLB,442,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,LUT,2610,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,FF,1340,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,CLB,442,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,LUT,2610,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,FF,1340,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,CLB,442,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,LUT,2610,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,FF,1340,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,CLB,442,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,LUT,2610,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,FF,1340,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,CLB,442,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,LUT,2610,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,FF,1340,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13590433530752502,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,CLB,451,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,LUT,3080,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,FF,1322,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,CLB,451,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,LUT,3080,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,FF,1322,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,BRAM,0,catapult_fpga_latency
Throughput,22222.222222222223,catapult,CLB,863,catapult_fpga_latency
Throughput,22222.222222222223,catapult,LUT,5208,catapult_fpga_latency
Throughput,22222.222222222223,catapult,FF,1375,catapult_fpga_latency
Throughput,22222.222222222223,catapult,DSP,0,catapult_fpga_latency
Throughput,22222.222222222223,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,CLB,451,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,LUT,3080,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,FF,1322,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,CLB,451,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,LUT,3080,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,FF,1322,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,CLB,451,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,LUT,3080,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,FF,1322,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,CLB,451,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,LUT,3080,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,FF,1322,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,CLB,451,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,LUT,3080,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,FF,1322,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,CLB,451,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,LUT,3080,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,FF,1322,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12547448175274803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,CLB,599,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,LUT,3845,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,FF,1561,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,CLB,599,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,LUT,3845,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,FF,1561,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,CLB,599,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,LUT,3845,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,FF,1561,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,CLB,599,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,LUT,3845,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,FF,1561,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,BRAM,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,CLB,737,catapult_fpga_latency
Throughput,17543.859649122805,catapult,LUT,4278,catapult_fpga_latency
Throughput,17543.859649122805,catapult,FF,856,catapult_fpga_latency
Throughput,17543.859649122805,catapult,DSP,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,CLB,599,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,LUT,3845,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,FF,1561,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,CLB,599,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,LUT,3845,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,FF,1561,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,CLB,599,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,LUT,3845,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,FF,1561,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,CLB,599,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,LUT,3845,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,FF,1561,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1268857442089981,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1364123045535655,catapult,CLB,363,catapult_fpga_latency
Throughput,0.1364123045535655,catapult,LUT,2485,catapult_fpga_latency
Throughput,0.1364123045535655,catapult,FF,1318,catapult_fpga_latency
Throughput,0.1364123045535655,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1364123045535655,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1364123045535655,catapult,CLB,363,catapult_fpga_latency
Throughput,0.1364123045535655,catapult,LUT,2485,catapult_fpga_latency
Throughput,0.1364123045535655,catapult,FF,1318,catapult_fpga_latency
Throughput,0.1364123045535655,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1364123045535655,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1364123045535655,catapult,CLB,363,catapult_fpga_latency
Throughput,0.1364123045535655,catapult,LUT,2485,catapult_fpga_latency
Throughput,0.1364123045535655,catapult,FF,1318,catapult_fpga_latency
Throughput,0.1364123045535655,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1364123045535655,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1364123045535655,catapult,CLB,363,catapult_fpga_latency
Throughput,0.1364123045535655,catapult,LUT,2485,catapult_fpga_latency
Throughput,0.1364123045535655,catapult,FF,1318,catapult_fpga_latency
Throughput,0.1364123045535655,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1364123045535655,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1364123045535655,catapult,CLB,363,catapult_fpga_latency
Throughput,0.1364123045535655,catapult,LUT,2485,catapult_fpga_latency
Throughput,0.1364123045535655,catapult,FF,1318,catapult_fpga_latency
Throughput,0.1364123045535655,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1364123045535655,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13211357275395366,catapult,CLB,366,catapult_fpga_latency
Throughput,0.13211357275395366,catapult,LUT,2481,catapult_fpga_latency
Throughput,0.13211357275395366,catapult,FF,1318,catapult_fpga_latency
Throughput,0.13211357275395366,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13211357275395366,catapult,BRAM,0,catapult_fpga_latency
Throughput,13333.333333333334,catapult,CLB,902,catapult_fpga_latency
Throughput,13333.333333333334,catapult,LUT,4937,catapult_fpga_latency
Throughput,13333.333333333334,catapult,FF,1287,catapult_fpga_latency
Throughput,13333.333333333334,catapult,DSP,0,catapult_fpga_latency
Throughput,13333.333333333334,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1364123045535655,catapult,CLB,363,catapult_fpga_latency
Throughput,0.1364123045535655,catapult,LUT,2485,catapult_fpga_latency
Throughput,0.1364123045535655,catapult,FF,1318,catapult_fpga_latency
Throughput,0.1364123045535655,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1364123045535655,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1364123045535655,catapult,CLB,363,catapult_fpga_latency
Throughput,0.1364123045535655,catapult,LUT,2485,catapult_fpga_latency
Throughput,0.1364123045535655,catapult,FF,1318,catapult_fpga_latency
Throughput,0.1364123045535655,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1364123045535655,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,CLB,626,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,LUT,3866,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,FF,1366,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,CLB,626,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,LUT,3866,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,FF,1366,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,CLB,626,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,LUT,3866,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,FF,1366,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,CLB,626,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,LUT,3866,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,FF,1366,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,CLB,626,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,LUT,3866,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,FF,1366,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,CLB,626,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,LUT,3866,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,FF,1366,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,CLB,626,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,LUT,3866,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,FF,1366,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,CLB,626,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,LUT,3866,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,FF,1366,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07783562175250328,catapult,BRAM,0,catapult_fpga_latency
Throughput,13513.513513513513,catapult,CLB,746,catapult_fpga_latency
Throughput,13513.513513513513,catapult,LUT,4581,catapult_fpga_latency
Throughput,13513.513513513513,catapult,FF,1400,catapult_fpga_latency
Throughput,13513.513513513513,catapult,DSP,0,catapult_fpga_latency
Throughput,13513.513513513513,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,CLB,620,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,LUT,3833,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,FF,1356,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,CLB,620,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,LUT,3833,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,FF,1356,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,CLB,620,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,LUT,3833,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,FF,1356,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,CLB,620,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,LUT,3833,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,FF,1356,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,CLB,620,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,LUT,3833,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,FF,1356,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,CLB,620,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,LUT,3833,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,FF,1356,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,CLB,620,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,LUT,3833,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,FF,1356,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,CLB,620,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,LUT,3833,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,FF,1356,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07691112020200552,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,CLB,748,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,LUT,4744,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,FF,1584,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,CLB,748,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,LUT,4744,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,FF,1584,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,BRAM,0,catapult_fpga_latency
Throughput,14492.753623188406,catapult,CLB,872,catapult_fpga_latency
Throughput,14492.753623188406,catapult,LUT,5437,catapult_fpga_latency
Throughput,14492.753623188406,catapult,FF,1547,catapult_fpga_latency
Throughput,14492.753623188406,catapult,DSP,0,catapult_fpga_latency
Throughput,14492.753623188406,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,CLB,748,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,LUT,4744,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,FF,1584,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,CLB,748,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,LUT,4744,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,FF,1584,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,CLB,748,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,LUT,4744,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,FF,1584,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,CLB,748,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,LUT,4744,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,FF,1584,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,CLB,748,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,LUT,4744,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,FF,1584,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,CLB,748,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,LUT,4744,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,FF,1584,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07600055875610798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,CLB,534,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,LUT,3650,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,FF,1349,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,CLB,534,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,LUT,3650,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,FF,1349,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,CLB,534,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,LUT,3650,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,FF,1349,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,CLB,534,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,LUT,3650,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,FF,1349,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,BRAM,0,catapult_fpga_latency
Throughput,23255.81395348837,catapult,CLB,1015,catapult_fpga_latency
Throughput,23255.81395348837,catapult,LUT,6055,catapult_fpga_latency
Throughput,23255.81395348837,catapult,FF,1560,catapult_fpga_latency
Throughput,23255.81395348837,catapult,DSP,0,catapult_fpga_latency
Throughput,23255.81395348837,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,CLB,534,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,LUT,3650,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,FF,1349,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,CLB,534,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,LUT,3650,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,FF,1349,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,CLB,534,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,LUT,3650,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,FF,1349,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,CLB,534,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,LUT,3650,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,FF,1349,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08099341993257785,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,CLB,1019,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,LUT,6375,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,FF,1370,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,CLB,1019,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,LUT,6375,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,FF,1370,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,CLB,1019,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,LUT,6375,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,FF,1370,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,CLB,1019,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,LUT,6375,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,FF,1370,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,CLB,1019,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,LUT,6375,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,FF,1370,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,CLB,1019,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,LUT,6375,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,FF,1370,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,BRAM,0,catapult_fpga_latency
Throughput,18518.51851851852,catapult,CLB,698,catapult_fpga_latency
Throughput,18518.51851851852,catapult,LUT,3980,catapult_fpga_latency
Throughput,18518.51851851852,catapult,FF,832,catapult_fpga_latency
Throughput,18518.51851851852,catapult,DSP,0,catapult_fpga_latency
Throughput,18518.51851851852,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,CLB,1019,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,LUT,6375,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,FF,1370,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,CLB,1019,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,LUT,6375,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,FF,1370,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04523148024180388,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,CLB,988,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,LUT,6227,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,FF,1363,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,CLB,988,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,LUT,6227,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,FF,1363,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,CLB,988,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,LUT,6227,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,FF,1363,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,CLB,988,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,LUT,6227,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,FF,1363,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,CLB,988,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,LUT,6227,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,FF,1363,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,CLB,988,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,LUT,6227,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,FF,1363,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,CLB,988,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,LUT,6227,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,FF,1363,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,CLB,988,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,LUT,6227,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,FF,1363,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04392421386418616,catapult,BRAM,0,catapult_fpga_latency
Throughput,14925.373134328358,catapult,CLB,733,catapult_fpga_latency
Throughput,14925.373134328358,catapult,LUT,3874,catapult_fpga_latency
Throughput,14925.373134328358,catapult,FF,1348,catapult_fpga_latency
Throughput,14925.373134328358,catapult,DSP,0,catapult_fpga_latency
Throughput,14925.373134328358,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,CLB,1118,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,LUT,7022,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,FF,1519,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,CLB,1118,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,LUT,7022,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,FF,1519,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,CLB,1118,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,LUT,7022,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,FF,1519,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,CLB,1118,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,LUT,7022,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,FF,1519,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,CLB,1118,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,LUT,7022,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,FF,1519,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,CLB,1118,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,LUT,7022,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,FF,1519,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,CLB,1118,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,LUT,7022,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,FF,1519,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,CLB,1118,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,LUT,7022,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,FF,1519,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0470311426587655,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,CLB,955,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,LUT,6069,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,FF,1365,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,CLB,955,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,LUT,6069,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,FF,1365,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,BRAM,0,catapult_fpga_latency
Throughput,14285.714285714286,catapult,CLB,708,catapult_fpga_latency
Throughput,14285.714285714286,catapult,LUT,3937,catapult_fpga_latency
Throughput,14285.714285714286,catapult,FF,1398,catapult_fpga_latency
Throughput,14285.714285714286,catapult,DSP,0,catapult_fpga_latency
Throughput,14285.714285714286,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,CLB,955,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,LUT,6069,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,FF,1365,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,CLB,955,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,LUT,6069,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,FF,1365,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,CLB,955,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,LUT,6069,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,FF,1365,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,CLB,955,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,LUT,6069,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,FF,1365,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,CLB,955,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,LUT,6069,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,FF,1365,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,CLB,955,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,LUT,6069,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,FF,1365,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04279342283920068,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,CLB,1109,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,LUT,6882,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,FF,1502,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,CLB,1109,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,LUT,6882,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,FF,1502,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,CLB,1109,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,LUT,6882,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,FF,1502,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,CLB,1109,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,LUT,6882,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,FF,1502,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,BRAM,0,catapult_fpga_latency
Throughput,14705.882352941177,catapult,CLB,777,catapult_fpga_latency
Throughput,14705.882352941177,catapult,LUT,4886,catapult_fpga_latency
Throughput,14705.882352941177,catapult,FF,1536,catapult_fpga_latency
Throughput,14705.882352941177,catapult,DSP,0,catapult_fpga_latency
Throughput,14705.882352941177,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,CLB,1109,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,LUT,6882,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,FF,1502,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,CLB,1109,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,LUT,6882,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,FF,1502,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,CLB,1109,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,LUT,6882,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,FF,1502,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,CLB,1109,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,LUT,6882,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,FF,1502,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03227214558197231,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,CLB,1291,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,LUT,7206,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,FF,1480,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,DSP,0,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,CLB,1291,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,LUT,7206,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,FF,1480,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,DSP,0,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,CLB,1291,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,LUT,7206,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,FF,1480,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,DSP,0,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,CLB,1291,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,LUT,7206,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,FF,1480,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,DSP,0,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,CLB,1291,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,LUT,7206,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,FF,1480,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,DSP,0,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,CLB,1291,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,LUT,7206,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,FF,1480,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,DSP,0,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,BRAM,0,catapult_fpga_latency
Throughput,22222.222222222223,catapult,CLB,805,catapult_fpga_latency
Throughput,22222.222222222223,catapult,LUT,5146,catapult_fpga_latency
Throughput,22222.222222222223,catapult,FF,1406,catapult_fpga_latency
Throughput,22222.222222222223,catapult,DSP,0,catapult_fpga_latency
Throughput,22222.222222222223,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,CLB,1291,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,LUT,7206,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,FF,1480,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,DSP,0,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,CLB,1291,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,LUT,7206,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,FF,1480,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,DSP,0,catapult_fpga_latency
Throughput,0.032096890498184184,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,CLB,1286,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,LUT,8076,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,FF,1525,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,CLB,1286,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,LUT,8076,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,FF,1525,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,CLB,1286,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,LUT,8076,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,FF,1525,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,CLB,1286,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,LUT,8076,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,FF,1525,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,CLB,1286,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,LUT,8076,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,FF,1525,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,CLB,1286,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,LUT,8076,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,FF,1525,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,CLB,1286,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,LUT,8076,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,FF,1525,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,CLB,1286,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,LUT,8076,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,FF,1525,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03328470770384878,catapult,BRAM,0,catapult_fpga_latency
Throughput,13698.630136986301,catapult,CLB,859,catapult_fpga_latency
Throughput,13698.630136986301,catapult,LUT,5019,catapult_fpga_latency
Throughput,13698.630136986301,catapult,FF,1037,catapult_fpga_latency
Throughput,13698.630136986301,catapult,DSP,0,catapult_fpga_latency
Throughput,13698.630136986301,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,CLB,1031,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,LUT,6893,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,FF,1476,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,DSP,0,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,CLB,1031,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,LUT,6893,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,FF,1476,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,DSP,0,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,CLB,1031,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,LUT,6893,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,FF,1476,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,DSP,0,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,CLB,1031,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,LUT,6893,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,FF,1476,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,DSP,0,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,CLB,1031,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,LUT,6893,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,FF,1476,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,DSP,0,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,CLB,1031,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,LUT,6893,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,FF,1476,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,DSP,0,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,CLB,1031,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,LUT,6893,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,FF,1476,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,DSP,0,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,CLB,1031,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,LUT,6893,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,FF,1476,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,DSP,0,catapult_fpga_latency
Throughput,0.031486219457816114,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,CLB,372,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,LUT,2166,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,FF,1214,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,DSP,0,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,CLB,372,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,LUT,2166,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,FF,1214,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,DSP,0,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,BRAM,0,catapult_fpga_latency
Throughput,11494.252873563219,catapult,CLB,961,catapult_fpga_latency
Throughput,11494.252873563219,catapult,LUT,4989,catapult_fpga_latency
Throughput,11494.252873563219,catapult,FF,1423,catapult_fpga_latency
Throughput,11494.252873563219,catapult,DSP,0,catapult_fpga_latency
Throughput,11494.252873563219,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,CLB,372,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,LUT,2166,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,FF,1214,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,DSP,0,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,CLB,372,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,LUT,2166,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,FF,1214,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,DSP,0,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,CLB,372,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,LUT,2166,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,FF,1214,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,DSP,0,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,CLB,372,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,LUT,2166,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,FF,1214,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,DSP,0,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,CLB,372,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,LUT,2166,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,FF,1214,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,DSP,0,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,CLB,372,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,LUT,2166,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,FF,1214,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,DSP,0,catapult_fpga_latency
Throughput,0.39520068290678007,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4405377556275394,catapult,CLB,381,catapult_fpga_latency
Throughput,0.4405377556275394,catapult,LUT,2087,catapult_fpga_latency
Throughput,0.4405377556275394,catapult,FF,1204,catapult_fpga_latency
Throughput,0.4405377556275394,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4405377556275394,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4405377556275394,catapult,CLB,381,catapult_fpga_latency
Throughput,0.4405377556275394,catapult,LUT,2087,catapult_fpga_latency
Throughput,0.4405377556275394,catapult,FF,1204,catapult_fpga_latency
Throughput,0.4405377556275394,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4405377556275394,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4405377556275394,catapult,CLB,381,catapult_fpga_latency
Throughput,0.4405377556275394,catapult,LUT,2087,catapult_fpga_latency
Throughput,0.4405377556275394,catapult,FF,1204,catapult_fpga_latency
Throughput,0.4405377556275394,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4405377556275394,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4405377556275394,catapult,CLB,381,catapult_fpga_latency
Throughput,0.4405377556275394,catapult,LUT,2087,catapult_fpga_latency
Throughput,0.4405377556275394,catapult,FF,1204,catapult_fpga_latency
Throughput,0.4405377556275394,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4405377556275394,catapult,BRAM,0,catapult_fpga_latency
Throughput,11363.636363636364,catapult,CLB,804,catapult_fpga_latency
Throughput,11363.636363636364,catapult,LUT,4800,catapult_fpga_latency
Throughput,11363.636363636364,catapult,FF,1458,catapult_fpga_latency
Throughput,11363.636363636364,catapult,DSP,0,catapult_fpga_latency
Throughput,11363.636363636364,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4405377556275394,catapult,CLB,381,catapult_fpga_latency
Throughput,0.4405377556275394,catapult,LUT,2087,catapult_fpga_latency
Throughput,0.4405377556275394,catapult,FF,1204,catapult_fpga_latency
Throughput,0.4405377556275394,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4405377556275394,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4405377556275394,catapult,CLB,381,catapult_fpga_latency
Throughput,0.4405377556275394,catapult,LUT,2087,catapult_fpga_latency
Throughput,0.4405377556275394,catapult,FF,1204,catapult_fpga_latency
Throughput,0.4405377556275394,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4405377556275394,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.43084747267026774,catapult,CLB,381,catapult_fpga_latency
Throughput,0.43084747267026774,catapult,LUT,2088,catapult_fpga_latency
Throughput,0.43084747267026774,catapult,FF,1204,catapult_fpga_latency
Throughput,0.43084747267026774,catapult,DSP,0,catapult_fpga_latency
Throughput,0.43084747267026774,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4405377556275394,catapult,CLB,381,catapult_fpga_latency
Throughput,0.4405377556275394,catapult,LUT,2087,catapult_fpga_latency
Throughput,0.4405377556275394,catapult,FF,1204,catapult_fpga_latency
Throughput,0.4405377556275394,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4405377556275394,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,CLB,429,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,FF,1427,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,CLB,429,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,FF,1427,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,CLB,429,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,FF,1427,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,CLB,429,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,FF,1427,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,CLB,429,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,FF,1427,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,CLB,429,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,FF,1427,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,CLB,429,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,FF,1427,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,CLB,429,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,FF,1427,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41538468568048525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,CLB,315,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,LUT,1923,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,FF,1197,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,CLB,315,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,LUT,1923,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,FF,1197,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,CLB,315,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,LUT,1923,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,FF,1197,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,CLB,315,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,LUT,1923,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,FF,1197,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,CLB,315,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,LUT,1923,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,FF,1197,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,CLB,315,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,LUT,1923,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,FF,1197,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,CLB,315,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,LUT,1923,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,FF,1197,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,CLB,315,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,LUT,1923,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,FF,1197,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3949649863539597,catapult,BRAM,0,catapult_fpga_latency
Throughput,14925.373134328358,catapult,CLB,1013,catapult_fpga_latency
Throughput,14925.373134328358,catapult,LUT,5921,catapult_fpga_latency
Throughput,14925.373134328358,catapult,FF,1475,catapult_fpga_latency
Throughput,14925.373134328358,catapult,DSP,0,catapult_fpga_latency
Throughput,14925.373134328358,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,CLB,485,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,LUT,2918,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,FF,1227,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,CLB,485,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,LUT,2918,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,FF,1227,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,CLB,485,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,LUT,2918,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,FF,1227,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,CLB,485,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,LUT,2918,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,FF,1227,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,CLB,485,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,LUT,2918,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,FF,1227,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,CLB,485,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,LUT,2918,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,FF,1227,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,CLB,485,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,LUT,2918,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,FF,1227,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,CLB,485,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,LUT,2918,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,FF,1227,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21574195708590435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,CLB,485,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,LUT,2924,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,FF,1216,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,CLB,485,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,LUT,2924,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,FF,1216,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,BRAM,0,catapult_fpga_latency
Throughput,14084.507042253521,catapult,CLB,869,catapult_fpga_latency
Throughput,14084.507042253521,catapult,LUT,4987,catapult_fpga_latency
Throughput,14084.507042253521,catapult,FF,1017,catapult_fpga_latency
Throughput,14084.507042253521,catapult,DSP,0,catapult_fpga_latency
Throughput,14084.507042253521,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,CLB,485,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,LUT,2924,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,FF,1216,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,CLB,485,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,LUT,2924,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,FF,1216,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,CLB,485,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,LUT,2924,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,FF,1216,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,CLB,485,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,LUT,2924,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,FF,1216,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,CLB,485,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,LUT,2924,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,FF,1216,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,CLB,485,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,LUT,2924,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,FF,1216,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21680160398498693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2101720762857382,catapult,CLB,605,catapult_fpga_latency
Throughput,0.2101720762857382,catapult,LUT,3719,catapult_fpga_latency
Throughput,0.2101720762857382,catapult,FF,1447,catapult_fpga_latency
Throughput,0.2101720762857382,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2101720762857382,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2101720762857382,catapult,CLB,605,catapult_fpga_latency
Throughput,0.2101720762857382,catapult,LUT,3719,catapult_fpga_latency
Throughput,0.2101720762857382,catapult,FF,1447,catapult_fpga_latency
Throughput,0.2101720762857382,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2101720762857382,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2101720762857382,catapult,CLB,605,catapult_fpga_latency
Throughput,0.2101720762857382,catapult,LUT,3719,catapult_fpga_latency
Throughput,0.2101720762857382,catapult,FF,1447,catapult_fpga_latency
Throughput,0.2101720762857382,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2101720762857382,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2101720762857382,catapult,CLB,605,catapult_fpga_latency
Throughput,0.2101720762857382,catapult,LUT,3719,catapult_fpga_latency
Throughput,0.2101720762857382,catapult,FF,1447,catapult_fpga_latency
Throughput,0.2101720762857382,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2101720762857382,catapult,BRAM,0,catapult_fpga_latency
Throughput,10638.297872340427,catapult,CLB,889,catapult_fpga_latency
Throughput,10638.297872340427,catapult,LUT,4229,catapult_fpga_latency
Throughput,10638.297872340427,catapult,FF,1414,catapult_fpga_latency
Throughput,10638.297872340427,catapult,DSP,0,catapult_fpga_latency
Throughput,10638.297872340427,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2101720762857382,catapult,CLB,605,catapult_fpga_latency
Throughput,0.2101720762857382,catapult,LUT,3719,catapult_fpga_latency
Throughput,0.2101720762857382,catapult,FF,1447,catapult_fpga_latency
Throughput,0.2101720762857382,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2101720762857382,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2101720762857382,catapult,CLB,605,catapult_fpga_latency
Throughput,0.2101720762857382,catapult,LUT,3719,catapult_fpga_latency
Throughput,0.2101720762857382,catapult,FF,1447,catapult_fpga_latency
Throughput,0.2101720762857382,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2101720762857382,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2101720762857382,catapult,CLB,605,catapult_fpga_latency
Throughput,0.2101720762857382,catapult,LUT,3719,catapult_fpga_latency
Throughput,0.2101720762857382,catapult,FF,1447,catapult_fpga_latency
Throughput,0.2101720762857382,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2101720762857382,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,CLB,470,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,LUT,2810,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,FF,1210,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,CLB,470,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,LUT,2810,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,FF,1210,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,CLB,470,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,LUT,2810,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,FF,1210,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,CLB,470,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,LUT,2810,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,FF,1210,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,CLB,470,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,LUT,2810,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,FF,1210,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,CLB,470,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,LUT,2810,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,FF,1210,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,BRAM,0,catapult_fpga_latency
Throughput,10989.010989010989,catapult,CLB,724,catapult_fpga_latency
Throughput,10989.010989010989,catapult,LUT,4443,catapult_fpga_latency
Throughput,10989.010989010989,catapult,FF,1453,catapult_fpga_latency
Throughput,10989.010989010989,catapult,DSP,0,catapult_fpga_latency
Throughput,10989.010989010989,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,CLB,470,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,LUT,2810,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,FF,1210,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,CLB,470,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,LUT,2810,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,FF,1210,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.22168933033638916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,CLB,723,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,FF,1364,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,CLB,723,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,FF,1364,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,CLB,723,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,FF,1364,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,CLB,723,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,FF,1364,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,CLB,723,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,FF,1364,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,CLB,723,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,FF,1364,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,CLB,723,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,FF,1364,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,CLB,723,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,FF,1364,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14254344546038325,catapult,BRAM,0,catapult_fpga_latency
Throughput,13888.888888888889,catapult,CLB,968,catapult_fpga_latency
Throughput,13888.888888888889,catapult,LUT,5872,catapult_fpga_latency
Throughput,13888.888888888889,catapult,FF,1869,catapult_fpga_latency
Throughput,13888.888888888889,catapult,DSP,0,catapult_fpga_latency
Throughput,13888.888888888889,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,CLB,687,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,LUT,4332,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,FF,1321,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,CLB,687,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,LUT,4332,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,FF,1321,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,CLB,687,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,LUT,4332,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,FF,1321,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,CLB,687,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,LUT,4332,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,FF,1321,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,CLB,687,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,LUT,4332,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,FF,1321,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,CLB,687,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,LUT,4332,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,FF,1321,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,CLB,687,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,LUT,4332,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,FF,1321,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,CLB,687,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,LUT,4332,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,FF,1321,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14470959100438877,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,CLB,831,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,LUT,5337,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,FF,1493,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,CLB,831,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,LUT,5337,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,FF,1493,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,BRAM,0,catapult_fpga_latency
Throughput,14705.882352941177,catapult,CLB,930,catapult_fpga_latency
Throughput,14705.882352941177,catapult,LUT,5857,catapult_fpga_latency
Throughput,14705.882352941177,catapult,FF,1487,catapult_fpga_latency
Throughput,14705.882352941177,catapult,DSP,0,catapult_fpga_latency
Throughput,14705.882352941177,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,CLB,831,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,LUT,5337,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,FF,1493,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,CLB,831,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,LUT,5337,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,FF,1493,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,CLB,831,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,LUT,5337,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,FF,1493,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,CLB,831,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,LUT,5337,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,FF,1493,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,CLB,831,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,LUT,5337,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,FF,1493,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,CLB,831,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,LUT,5337,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,FF,1493,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14445913272803992,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,CLB,712,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,LUT,4496,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,FF,1321,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,CLB,712,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,LUT,4496,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,FF,1321,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,CLB,712,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,LUT,4496,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,FF,1321,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,CLB,712,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,LUT,4496,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,FF,1321,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,BRAM,0,catapult_fpga_latency
Throughput,13157.894736842105,catapult,CLB,904,catapult_fpga_latency
Throughput,13157.894736842105,catapult,LUT,5258,catapult_fpga_latency
Throughput,13157.894736842105,catapult,FF,1037,catapult_fpga_latency
Throughput,13157.894736842105,catapult,DSP,0,catapult_fpga_latency
Throughput,13157.894736842105,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,CLB,712,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,LUT,4496,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,FF,1321,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,CLB,712,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,LUT,4496,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,FF,1321,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,CLB,712,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,LUT,4496,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,FF,1321,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,CLB,712,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,LUT,4496,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,FF,1321,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14329203418088185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09105610512973675,catapult,CLB,822,catapult_fpga_latency
Throughput,0.09105610512973675,catapult,LUT,5370,catapult_fpga_latency
Throughput,0.09105610512973675,catapult,FF,1423,catapult_fpga_latency
Throughput,0.09105610512973675,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09105610512973675,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09105610512973675,catapult,CLB,822,catapult_fpga_latency
Throughput,0.09105610512973675,catapult,LUT,5370,catapult_fpga_latency
Throughput,0.09105610512973675,catapult,FF,1423,catapult_fpga_latency
Throughput,0.09105610512973675,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09105610512973675,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09105610512973675,catapult,CLB,822,catapult_fpga_latency
Throughput,0.09105610512973675,catapult,LUT,5370,catapult_fpga_latency
Throughput,0.09105610512973675,catapult,FF,1423,catapult_fpga_latency
Throughput,0.09105610512973675,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09105610512973675,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09105610512973675,catapult,CLB,822,catapult_fpga_latency
Throughput,0.09105610512973675,catapult,LUT,5370,catapult_fpga_latency
Throughput,0.09105610512973675,catapult,FF,1423,catapult_fpga_latency
Throughput,0.09105610512973675,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09105610512973675,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09105610512973675,catapult,CLB,822,catapult_fpga_latency
Throughput,0.09105610512973675,catapult,LUT,5370,catapult_fpga_latency
Throughput,0.09105610512973675,catapult,FF,1423,catapult_fpga_latency
Throughput,0.09105610512973675,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09105610512973675,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09105610512973675,catapult,CLB,822,catapult_fpga_latency
Throughput,0.09105610512973675,catapult,LUT,5370,catapult_fpga_latency
Throughput,0.09105610512973675,catapult,FF,1423,catapult_fpga_latency
Throughput,0.09105610512973675,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09105610512973675,catapult,BRAM,0,catapult_fpga_latency
Throughput,10638.297872340427,catapult,CLB,989,catapult_fpga_latency
Throughput,10638.297872340427,catapult,LUT,5485,catapult_fpga_latency
Throughput,10638.297872340427,catapult,FF,1359,catapult_fpga_latency
Throughput,10638.297872340427,catapult,DSP,0,catapult_fpga_latency
Throughput,10638.297872340427,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09016339861914754,catapult,CLB,817,catapult_fpga_latency
Throughput,0.09016339861914754,catapult,LUT,5372,catapult_fpga_latency
Throughput,0.09016339861914754,catapult,FF,1418,catapult_fpga_latency
Throughput,0.09016339861914754,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09016339861914754,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09105610512973675,catapult,CLB,822,catapult_fpga_latency
Throughput,0.09105610512973675,catapult,LUT,5370,catapult_fpga_latency
Throughput,0.09105610512973675,catapult,FF,1423,catapult_fpga_latency
Throughput,0.09105610512973675,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09105610512973675,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,CLB,829,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,LUT,5348,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,FF,1396,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,CLB,829,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,LUT,5348,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,FF,1396,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,CLB,829,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,LUT,5348,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,FF,1396,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,CLB,829,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,LUT,5348,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,FF,1396,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,CLB,829,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,LUT,5348,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,FF,1396,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,CLB,829,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,LUT,5348,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,FF,1396,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,CLB,829,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,LUT,5348,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,FF,1396,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,CLB,829,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,LUT,5348,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,FF,1396,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0877265549246749,catapult,BRAM,0,catapult_fpga_latency
Throughput,10416.666666666666,catapult,CLB,807,catapult_fpga_latency
Throughput,10416.666666666666,catapult,LUT,5033,catapult_fpga_latency
Throughput,10416.666666666666,catapult,FF,1462,catapult_fpga_latency
Throughput,10416.666666666666,catapult,DSP,0,catapult_fpga_latency
Throughput,10416.666666666666,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,CLB,911,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,LUT,5858,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,FF,1431,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,CLB,911,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,LUT,5858,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,FF,1431,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,CLB,911,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,LUT,5858,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,FF,1431,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,CLB,911,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,LUT,5858,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,FF,1431,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,CLB,911,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,LUT,5858,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,FF,1431,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,CLB,911,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,LUT,5858,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,FF,1431,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,CLB,911,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,LUT,5858,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,FF,1431,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,CLB,911,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,LUT,5858,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,FF,1431,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08878519567236096,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,CLB,766,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,LUT,4952,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,FF,1415,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,CLB,766,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,LUT,4952,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,FF,1415,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,BRAM,0,catapult_fpga_latency
Throughput,14084.507042253521,catapult,CLB,993,catapult_fpga_latency
Throughput,14084.507042253521,catapult,LUT,5902,catapult_fpga_latency
Throughput,14084.507042253521,catapult,FF,1864,catapult_fpga_latency
Throughput,14084.507042253521,catapult,DSP,0,catapult_fpga_latency
Throughput,14084.507042253521,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,CLB,766,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,LUT,4952,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,FF,1415,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,CLB,766,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,LUT,4952,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,FF,1415,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,CLB,766,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,LUT,4952,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,FF,1415,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,CLB,766,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,LUT,4952,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,FF,1415,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,CLB,766,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,LUT,4952,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,FF,1415,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,CLB,766,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,LUT,4952,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,FF,1415,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08642130333523143,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.273065650716811,catapult,CLB,399,catapult_fpga_latency
Throughput,0.273065650716811,catapult,LUT,2474,catapult_fpga_latency
Throughput,0.273065650716811,catapult,FF,1236,catapult_fpga_latency
Throughput,0.273065650716811,catapult,DSP,0,catapult_fpga_latency
Throughput,0.273065650716811,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.273065650716811,catapult,CLB,399,catapult_fpga_latency
Throughput,0.273065650716811,catapult,LUT,2474,catapult_fpga_latency
Throughput,0.273065650716811,catapult,FF,1236,catapult_fpga_latency
Throughput,0.273065650716811,catapult,DSP,0,catapult_fpga_latency
Throughput,0.273065650716811,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.273065650716811,catapult,CLB,399,catapult_fpga_latency
Throughput,0.273065650716811,catapult,LUT,2474,catapult_fpga_latency
Throughput,0.273065650716811,catapult,FF,1236,catapult_fpga_latency
Throughput,0.273065650716811,catapult,DSP,0,catapult_fpga_latency
Throughput,0.273065650716811,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.273065650716811,catapult,CLB,399,catapult_fpga_latency
Throughput,0.273065650716811,catapult,LUT,2474,catapult_fpga_latency
Throughput,0.273065650716811,catapult,FF,1236,catapult_fpga_latency
Throughput,0.273065650716811,catapult,DSP,0,catapult_fpga_latency
Throughput,0.273065650716811,catapult,BRAM,0,catapult_fpga_latency
Throughput,13698.630136986301,catapult,CLB,1088,catapult_fpga_latency
Throughput,13698.630136986301,catapult,LUT,6918,catapult_fpga_latency
Throughput,13698.630136986301,catapult,FF,1541,catapult_fpga_latency
Throughput,13698.630136986301,catapult,DSP,0,catapult_fpga_latency
Throughput,13698.630136986301,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.273065650716811,catapult,CLB,399,catapult_fpga_latency
Throughput,0.273065650716811,catapult,LUT,2474,catapult_fpga_latency
Throughput,0.273065650716811,catapult,FF,1236,catapult_fpga_latency
Throughput,0.273065650716811,catapult,DSP,0,catapult_fpga_latency
Throughput,0.273065650716811,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.273065650716811,catapult,CLB,399,catapult_fpga_latency
Throughput,0.273065650716811,catapult,LUT,2474,catapult_fpga_latency
Throughput,0.273065650716811,catapult,FF,1236,catapult_fpga_latency
Throughput,0.273065650716811,catapult,DSP,0,catapult_fpga_latency
Throughput,0.273065650716811,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.273065650716811,catapult,CLB,399,catapult_fpga_latency
Throughput,0.273065650716811,catapult,LUT,2474,catapult_fpga_latency
Throughput,0.273065650716811,catapult,FF,1236,catapult_fpga_latency
Throughput,0.273065650716811,catapult,DSP,0,catapult_fpga_latency
Throughput,0.273065650716811,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.273065650716811,catapult,CLB,399,catapult_fpga_latency
Throughput,0.273065650716811,catapult,LUT,2474,catapult_fpga_latency
Throughput,0.273065650716811,catapult,FF,1236,catapult_fpga_latency
Throughput,0.273065650716811,catapult,DSP,0,catapult_fpga_latency
Throughput,0.273065650716811,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,CLB,423,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,LUT,2467,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,FF,1230,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,CLB,423,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,LUT,2467,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,FF,1230,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,CLB,423,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,LUT,2467,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,FF,1230,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,CLB,423,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,LUT,2467,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,FF,1230,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,CLB,423,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,LUT,2467,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,FF,1230,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,CLB,423,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,LUT,2467,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,FF,1230,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,BRAM,0,catapult_fpga_latency
Throughput,13888.888888888889,catapult,CLB,875,catapult_fpga_latency
Throughput,13888.888888888889,catapult,LUT,4913,catapult_fpga_latency
Throughput,13888.888888888889,catapult,FF,1011,catapult_fpga_latency
Throughput,13888.888888888889,catapult,DSP,0,catapult_fpga_latency
Throughput,13888.888888888889,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,CLB,423,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,LUT,2467,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,FF,1230,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,CLB,423,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,LUT,2467,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,FF,1230,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2658428374363074,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,CLB,507,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,LUT,3080,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,FF,1448,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,CLB,507,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,LUT,3080,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,FF,1448,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,CLB,507,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,LUT,3080,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,FF,1448,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,CLB,507,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,LUT,3080,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,FF,1448,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,CLB,507,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,LUT,3080,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,FF,1448,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,CLB,507,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,LUT,3080,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,FF,1448,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,CLB,507,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,LUT,3080,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,FF,1448,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,CLB,507,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,LUT,3080,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,FF,1448,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26561525524032337,catapult,BRAM,0,catapult_fpga_latency
Throughput,11111.111111111111,catapult,CLB,864,catapult_fpga_latency
Throughput,11111.111111111111,catapult,LUT,4229,catapult_fpga_latency
Throughput,11111.111111111111,catapult,FF,1410,catapult_fpga_latency
Throughput,11111.111111111111,catapult,DSP,0,catapult_fpga_latency
Throughput,11111.111111111111,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,CLB,349,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,LUT,2223,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,FF,1220,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,DSP,0,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,CLB,349,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,LUT,2223,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,FF,1220,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,DSP,0,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,CLB,349,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,LUT,2223,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,FF,1220,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,DSP,0,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,CLB,349,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,LUT,2223,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,FF,1220,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,DSP,0,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,CLB,349,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,LUT,2223,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,FF,1220,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,DSP,0,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,CLB,349,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,LUT,2223,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,FF,1220,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,DSP,0,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,CLB,349,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,LUT,2223,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,FF,1220,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,DSP,0,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,CLB,349,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,LUT,2223,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,FF,1220,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,DSP,0,catapult_fpga_latency
Throughput,0.25923565921295016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,CLB,598,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,LUT,3561,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,FF,1258,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,CLB,598,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,LUT,3561,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,FF,1258,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,BRAM,0,catapult_fpga_latency
Throughput,11235.955056179775,catapult,CLB,684,catapult_fpga_latency
Throughput,11235.955056179775,catapult,LUT,3759,catapult_fpga_latency
Throughput,11235.955056179775,catapult,FF,1455,catapult_fpga_latency
Throughput,11235.955056179775,catapult,DSP,0,catapult_fpga_latency
Throughput,11235.955056179775,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,CLB,598,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,LUT,3561,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,FF,1258,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,CLB,598,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,LUT,3561,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,FF,1258,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,CLB,598,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,LUT,3561,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,FF,1258,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,CLB,598,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,LUT,3561,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,FF,1258,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,CLB,598,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,LUT,3561,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,FF,1258,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,CLB,598,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,LUT,3561,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,FF,1258,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1536636723251265,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,CLB,585,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,LUT,3483,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,FF,1248,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,CLB,585,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,LUT,3483,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,FF,1248,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,CLB,585,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,LUT,3483,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,FF,1248,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,CLB,585,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,LUT,3483,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,FF,1248,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,BRAM,0,catapult_fpga_latency
Throughput,14492.753623188406,catapult,CLB,886,catapult_fpga_latency
Throughput,14492.753623188406,catapult,LUT,5361,catapult_fpga_latency
Throughput,14492.753623188406,catapult,FF,1861,catapult_fpga_latency
Throughput,14492.753623188406,catapult,DSP,0,catapult_fpga_latency
Throughput,14492.753623188406,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,CLB,585,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,LUT,3483,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,FF,1248,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,CLB,585,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,LUT,3483,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,FF,1248,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,CLB,585,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,LUT,3483,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,FF,1248,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,CLB,585,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,LUT,3483,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,FF,1248,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15547604510608828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15815009931035487,catapult,CLB,758,catapult_fpga_latency
Throughput,0.15815009931035487,catapult,LUT,4304,catapult_fpga_latency
Throughput,0.15815009931035487,catapult,FF,1480,catapult_fpga_latency
Throughput,0.15815009931035487,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15815009931035487,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15815009931035487,catapult,CLB,758,catapult_fpga_latency
Throughput,0.15815009931035487,catapult,LUT,4304,catapult_fpga_latency
Throughput,0.15815009931035487,catapult,FF,1480,catapult_fpga_latency
Throughput,0.15815009931035487,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15815009931035487,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15815009931035487,catapult,CLB,758,catapult_fpga_latency
Throughput,0.15815009931035487,catapult,LUT,4304,catapult_fpga_latency
Throughput,0.15815009931035487,catapult,FF,1480,catapult_fpga_latency
Throughput,0.15815009931035487,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15815009931035487,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15815009931035487,catapult,CLB,758,catapult_fpga_latency
Throughput,0.15815009931035487,catapult,LUT,4304,catapult_fpga_latency
Throughput,0.15815009931035487,catapult,FF,1480,catapult_fpga_latency
Throughput,0.15815009931035487,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15815009931035487,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15815009931035487,catapult,CLB,758,catapult_fpga_latency
Throughput,0.15815009931035487,catapult,LUT,4304,catapult_fpga_latency
Throughput,0.15815009931035487,catapult,FF,1480,catapult_fpga_latency
Throughput,0.15815009931035487,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15815009931035487,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15877380892651757,catapult,CLB,759,catapult_fpga_latency
Throughput,0.15877380892651757,catapult,LUT,4304,catapult_fpga_latency
Throughput,0.15877380892651757,catapult,FF,1480,catapult_fpga_latency
Throughput,0.15877380892651757,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15877380892651757,catapult,BRAM,0,catapult_fpga_latency
Throughput,14492.753623188406,catapult,CLB,868,catapult_fpga_latency
Throughput,14492.753623188406,catapult,LUT,5796,catapult_fpga_latency
Throughput,14492.753623188406,catapult,FF,1461,catapult_fpga_latency
Throughput,14492.753623188406,catapult,DSP,0,catapult_fpga_latency
Throughput,14492.753623188406,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15815009931035487,catapult,CLB,758,catapult_fpga_latency
Throughput,0.15815009931035487,catapult,LUT,4304,catapult_fpga_latency
Throughput,0.15815009931035487,catapult,FF,1480,catapult_fpga_latency
Throughput,0.15815009931035487,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15815009931035487,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15815009931035487,catapult,CLB,758,catapult_fpga_latency
Throughput,0.15815009931035487,catapult,LUT,4304,catapult_fpga_latency
Throughput,0.15815009931035487,catapult,FF,1480,catapult_fpga_latency
Throughput,0.15815009931035487,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15815009931035487,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,CLB,534,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,LUT,3149,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,FF,1239,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,CLB,534,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,LUT,3149,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,FF,1239,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,CLB,534,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,LUT,3149,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,FF,1239,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,CLB,534,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,LUT,3149,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,FF,1239,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,CLB,534,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,LUT,3149,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,FF,1239,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,CLB,534,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,LUT,3149,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,FF,1239,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,CLB,534,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,LUT,3149,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,FF,1239,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,CLB,534,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,LUT,3149,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,FF,1239,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15984718609009785,catapult,BRAM,0,catapult_fpga_latency
Throughput,29411.764705882353,catapult,CLB,498,catapult_fpga_latency
Throughput,29411.764705882353,catapult,LUT,2852,catapult_fpga_latency
Throughput,29411.764705882353,catapult,FF,915,catapult_fpga_latency
Throughput,29411.764705882353,catapult,DSP,0,catapult_fpga_latency
Throughput,29411.764705882353,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,CLB,830,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,LUT,4939,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,FF,1375,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,CLB,830,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,LUT,4939,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,FF,1375,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,CLB,830,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,LUT,4939,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,FF,1375,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,CLB,830,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,LUT,4939,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,FF,1375,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,CLB,830,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,LUT,4939,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,FF,1375,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,CLB,830,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,LUT,4939,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,FF,1375,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,CLB,830,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,LUT,4939,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,FF,1375,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,CLB,830,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,LUT,4939,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,FF,1375,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10695121965566627,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,CLB,863,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,LUT,5208,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,FF,1375,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,CLB,863,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,LUT,5208,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,FF,1375,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,BRAM,0,catapult_fpga_latency
Throughput,23255.81395348837,catapult,CLB,653,catapult_fpga_latency
Throughput,23255.81395348837,catapult,LUT,3523,catapult_fpga_latency
Throughput,23255.81395348837,catapult,FF,1321,catapult_fpga_latency
Throughput,23255.81395348837,catapult,DSP,0,catapult_fpga_latency
Throughput,23255.81395348837,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,CLB,863,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,LUT,5208,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,FF,1375,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,CLB,863,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,LUT,5208,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,FF,1375,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,CLB,863,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,LUT,5208,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,FF,1375,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,CLB,863,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,LUT,5208,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,FF,1375,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,CLB,863,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,LUT,5208,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,FF,1375,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,CLB,863,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,LUT,5208,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,FF,1375,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1001937647215951,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,CLB,1015,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,LUT,6055,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,FF,1560,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,CLB,1015,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,LUT,6055,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,FF,1560,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,CLB,1015,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,LUT,6055,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,FF,1560,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,CLB,1015,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,LUT,6055,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,FF,1560,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,BRAM,0,catapult_fpga_latency
Throughput,23255.81395348837,catapult,CLB,630,catapult_fpga_latency
Throughput,23255.81395348837,catapult,LUT,3803,catapult_fpga_latency
Throughput,23255.81395348837,catapult,FF,1352,catapult_fpga_latency
Throughput,23255.81395348837,catapult,DSP,0,catapult_fpga_latency
Throughput,23255.81395348837,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,CLB,1015,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,LUT,6055,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,FF,1560,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,CLB,1015,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,LUT,6055,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,FF,1560,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,CLB,1015,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,LUT,6055,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,FF,1560,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,CLB,1015,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,LUT,6055,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,FF,1560,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10411523807719146,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,CLB,805,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,LUT,5146,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,FF,1406,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,CLB,805,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,LUT,5146,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,FF,1406,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,CLB,805,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,LUT,5146,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,FF,1406,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,CLB,805,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,LUT,5146,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,FF,1406,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,CLB,805,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,LUT,5146,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,FF,1406,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,CLB,805,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,LUT,5146,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,FF,1406,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,BRAM,0,catapult_fpga_latency
Throughput,22222.222222222223,catapult,CLB,793,catapult_fpga_latency
Throughput,22222.222222222223,catapult,LUT,5159,catapult_fpga_latency
Throughput,22222.222222222223,catapult,FF,1620,catapult_fpga_latency
Throughput,22222.222222222223,catapult,DSP,0,catapult_fpga_latency
Throughput,22222.222222222223,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,CLB,805,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,LUT,5146,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,FF,1406,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,CLB,805,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,LUT,5146,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,FF,1406,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09889012644388237,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,CLB,1013,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,LUT,5921,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,FF,1475,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,CLB,1013,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,LUT,5921,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,FF,1475,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,CLB,1013,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,LUT,5921,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,FF,1475,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,CLB,1013,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,LUT,5921,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,FF,1475,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,CLB,1013,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,LUT,5921,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,FF,1475,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,CLB,1013,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,LUT,5921,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,FF,1475,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,CLB,1013,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,LUT,5921,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,FF,1475,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,CLB,1013,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,LUT,5921,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,FF,1475,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06690545670199988,catapult,BRAM,0,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,415,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,2515,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,1174,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,0,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,CLB,930,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,LUT,5857,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,FF,1487,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,CLB,930,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,LUT,5857,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,FF,1487,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,CLB,930,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,LUT,5857,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,FF,1487,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,CLB,930,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,LUT,5857,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,FF,1487,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,CLB,930,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,LUT,5857,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,FF,1487,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,CLB,930,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,LUT,5857,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,FF,1487,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,CLB,930,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,LUT,5857,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,FF,1487,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,CLB,930,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,LUT,5857,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,FF,1487,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06501339763591782,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,CLB,1088,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,LUT,6918,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,FF,1541,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,CLB,1088,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,LUT,6918,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,FF,1541,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,BRAM,0,catapult_fpga_latency
Throughput,28571.428571428572,catapult,CLB,516,catapult_fpga_latency
Throughput,28571.428571428572,catapult,LUT,2884,catapult_fpga_latency
Throughput,28571.428571428572,catapult,FF,895,catapult_fpga_latency
Throughput,28571.428571428572,catapult,DSP,0,catapult_fpga_latency
Throughput,28571.428571428572,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,CLB,1088,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,LUT,6918,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,FF,1541,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,CLB,1088,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,LUT,6918,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,FF,1541,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,CLB,1088,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,LUT,6918,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,FF,1541,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,CLB,1088,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,LUT,6918,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,FF,1541,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,CLB,1088,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,LUT,6918,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,FF,1541,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,CLB,1088,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,LUT,6918,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,FF,1541,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06010316106565309,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,CLB,868,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,LUT,5796,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,FF,1461,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,CLB,868,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,LUT,5796,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,FF,1461,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,CLB,868,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,LUT,5796,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,FF,1461,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,CLB,868,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,LUT,5796,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,FF,1461,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,BRAM,0,catapult_fpga_latency
Throughput,23809.52380952381,catapult,CLB,699,catapult_fpga_latency
Throughput,23809.52380952381,catapult,LUT,3122,catapult_fpga_latency
Throughput,23809.52380952381,catapult,FF,1304,catapult_fpga_latency
Throughput,23809.52380952381,catapult,DSP,0,catapult_fpga_latency
Throughput,23809.52380952381,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,CLB,868,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,LUT,5796,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,FF,1461,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,CLB,868,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,LUT,5796,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,FF,1461,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,CLB,868,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,LUT,5796,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,FF,1461,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,CLB,868,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,LUT,5796,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,FF,1461,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06346783288386472,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,CLB,415,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,LUT,2515,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,FF,1174,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,CLB,415,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,LUT,2515,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,FF,1174,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,CLB,415,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,LUT,2515,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,FF,1174,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,CLB,415,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,LUT,2515,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,FF,1174,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,CLB,415,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,LUT,2515,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,FF,1174,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,CLB,415,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,LUT,2515,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,FF,1174,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,CLB,415,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,LUT,2515,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,FF,1174,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,CLB,415,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,LUT,2515,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,FF,1174,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1763863481905318,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.171951510361884,catapult,CLB,444,catapult_fpga_latency
Throughput,0.171951510361884,catapult,LUT,2507,catapult_fpga_latency
Throughput,0.171951510361884,catapult,FF,1165,catapult_fpga_latency
Throughput,0.171951510361884,catapult,DSP,0,catapult_fpga_latency
Throughput,0.171951510361884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.171951510361884,catapult,CLB,444,catapult_fpga_latency
Throughput,0.171951510361884,catapult,LUT,2507,catapult_fpga_latency
Throughput,0.171951510361884,catapult,FF,1165,catapult_fpga_latency
Throughput,0.171951510361884,catapult,DSP,0,catapult_fpga_latency
Throughput,0.171951510361884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.171951510361884,catapult,CLB,444,catapult_fpga_latency
Throughput,0.171951510361884,catapult,LUT,2507,catapult_fpga_latency
Throughput,0.171951510361884,catapult,FF,1165,catapult_fpga_latency
Throughput,0.171951510361884,catapult,DSP,0,catapult_fpga_latency
Throughput,0.171951510361884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.171951510361884,catapult,CLB,444,catapult_fpga_latency
Throughput,0.171951510361884,catapult,LUT,2507,catapult_fpga_latency
Throughput,0.171951510361884,catapult,FF,1165,catapult_fpga_latency
Throughput,0.171951510361884,catapult,DSP,0,catapult_fpga_latency
Throughput,0.171951510361884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.171951510361884,catapult,CLB,444,catapult_fpga_latency
Throughput,0.171951510361884,catapult,LUT,2507,catapult_fpga_latency
Throughput,0.171951510361884,catapult,FF,1165,catapult_fpga_latency
Throughput,0.171951510361884,catapult,DSP,0,catapult_fpga_latency
Throughput,0.171951510361884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.171951510361884,catapult,CLB,444,catapult_fpga_latency
Throughput,0.171951510361884,catapult,LUT,2507,catapult_fpga_latency
Throughput,0.171951510361884,catapult,FF,1165,catapult_fpga_latency
Throughput,0.171951510361884,catapult,DSP,0,catapult_fpga_latency
Throughput,0.171951510361884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.171951510361884,catapult,CLB,444,catapult_fpga_latency
Throughput,0.171951510361884,catapult,LUT,2507,catapult_fpga_latency
Throughput,0.171951510361884,catapult,FF,1165,catapult_fpga_latency
Throughput,0.171951510361884,catapult,DSP,0,catapult_fpga_latency
Throughput,0.171951510361884,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.171951510361884,catapult,CLB,444,catapult_fpga_latency
Throughput,0.171951510361884,catapult,LUT,2507,catapult_fpga_latency
Throughput,0.171951510361884,catapult,FF,1165,catapult_fpga_latency
Throughput,0.171951510361884,catapult,DSP,0,catapult_fpga_latency
Throughput,0.171951510361884,catapult,BRAM,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,CLB,705,catapult_fpga_latency
Throughput,22727.272727272728,catapult,LUT,4548,catapult_fpga_latency
Throughput,22727.272727272728,catapult,FF,1602,catapult_fpga_latency
Throughput,22727.272727272728,catapult,DSP,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,CLB,502,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,LUT,3130,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,FF,1471,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,CLB,502,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,LUT,3130,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,FF,1471,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,CLB,502,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,LUT,3130,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,FF,1471,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,CLB,502,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,LUT,3130,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,FF,1471,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,CLB,502,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,LUT,3130,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,FF,1471,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,CLB,502,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,LUT,3130,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,FF,1471,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,CLB,502,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,LUT,3130,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,FF,1471,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,CLB,502,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,LUT,3130,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,FF,1471,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17310253226501374,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,CLB,341,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,LUT,2125,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,FF,1153,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,CLB,341,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,LUT,2125,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,FF,1153,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,BRAM,0,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,444,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,2507,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,1165,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,0,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,CLB,341,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,LUT,2125,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,FF,1153,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,CLB,341,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,LUT,2125,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,FF,1153,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,CLB,341,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,LUT,2125,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,FF,1153,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,CLB,341,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,LUT,2125,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,FF,1153,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,CLB,341,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,LUT,2125,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,FF,1153,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,CLB,341,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,LUT,2125,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,FF,1153,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1753213464959925,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,CLB,613,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,LUT,3629,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,FF,1285,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,CLB,613,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,LUT,3629,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,FF,1285,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,CLB,613,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,LUT,3629,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,FF,1285,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,CLB,613,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,LUT,3629,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,FF,1285,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,BRAM,0,catapult_fpga_latency
Throughput,27027.027027027027,catapult,CLB,505,catapult_fpga_latency
Throughput,27027.027027027027,catapult,LUT,2845,catapult_fpga_latency
Throughput,27027.027027027027,catapult,FF,921,catapult_fpga_latency
Throughput,27027.027027027027,catapult,DSP,0,catapult_fpga_latency
Throughput,27027.027027027027,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,CLB,613,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,LUT,3629,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,FF,1285,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,CLB,613,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,LUT,3629,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,FF,1285,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,CLB,613,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,LUT,3629,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,FF,1285,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,CLB,613,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,LUT,3629,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,FF,1285,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10480453325720332,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,CLB,603,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,LUT,3480,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,FF,1273,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,CLB,603,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,LUT,3480,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,FF,1273,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,CLB,603,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,LUT,3480,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,FF,1273,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,CLB,603,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,LUT,3480,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,FF,1273,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,CLB,603,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,LUT,3480,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,FF,1273,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,CLB,603,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,LUT,3480,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,FF,1273,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,BRAM,0,catapult_fpga_latency
Throughput,23809.52380952381,catapult,CLB,754,catapult_fpga_latency
Throughput,23809.52380952381,catapult,LUT,3998,catapult_fpga_latency
Throughput,23809.52380952381,catapult,FF,1243,catapult_fpga_latency
Throughput,23809.52380952381,catapult,DSP,0,catapult_fpga_latency
Throughput,23809.52380952381,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,CLB,603,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,LUT,3480,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,FF,1273,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,CLB,603,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,LUT,3480,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,FF,1273,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10193244549493759,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,CLB,683,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,LUT,4060,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,FF,1501,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,CLB,683,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,LUT,4060,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,FF,1501,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,CLB,683,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,LUT,4060,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,FF,1501,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,CLB,683,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,LUT,4060,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,FF,1501,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,CLB,683,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,LUT,4060,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,FF,1501,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,CLB,683,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,LUT,4060,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,FF,1501,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,CLB,683,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,LUT,4060,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,FF,1501,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,CLB,683,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,LUT,4060,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,FF,1501,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10440788150039555,catapult,BRAM,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,CLB,638,catapult_fpga_latency
Throughput,22727.272727272728,catapult,LUT,3930,catapult_fpga_latency
Throughput,22727.272727272728,catapult,FF,1350,catapult_fpga_latency
Throughput,22727.272727272728,catapult,DSP,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,CLB,558,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,LUT,3397,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,FF,1268,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,CLB,558,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,LUT,3397,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,FF,1268,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,CLB,558,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,LUT,3397,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,FF,1268,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,CLB,558,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,LUT,3397,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,FF,1268,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,CLB,558,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,LUT,3397,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,FF,1268,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,CLB,558,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,LUT,3397,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,FF,1268,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,CLB,558,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,LUT,3397,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,FF,1268,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,CLB,558,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,LUT,3397,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,FF,1268,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10257465460292993,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,CLB,947,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,LUT,5705,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,FF,1421,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,CLB,947,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,LUT,5705,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,FF,1421,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,BRAM,0,catapult_fpga_latency
Throughput,26315.78947368421,catapult,CLB,817,catapult_fpga_latency
Throughput,26315.78947368421,catapult,LUT,5004,catapult_fpga_latency
Throughput,26315.78947368421,catapult,FF,1493,catapult_fpga_latency
Throughput,26315.78947368421,catapult,DSP,0,catapult_fpga_latency
Throughput,26315.78947368421,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,CLB,947,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,LUT,5705,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,FF,1421,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,CLB,947,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,LUT,5705,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,FF,1421,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,CLB,947,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,LUT,5705,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,FF,1421,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,CLB,947,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,LUT,5705,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,FF,1421,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,CLB,947,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,LUT,5705,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,FF,1421,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,CLB,947,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,LUT,5705,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,FF,1421,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0695499962234352,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,CLB,959,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,LUT,5845,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,FF,1412,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,CLB,959,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,LUT,5845,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,FF,1412,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,CLB,959,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,LUT,5845,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,FF,1412,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,CLB,959,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,LUT,5845,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,FF,1412,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,BRAM,0,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,502,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,3130,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,1471,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,0,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,CLB,959,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,LUT,5845,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,FF,1412,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,CLB,959,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,LUT,5845,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,FF,1412,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,CLB,959,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,LUT,5845,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,FF,1412,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,CLB,959,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,LUT,5845,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,FF,1412,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07171552573719617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,CLB,1057,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,LUT,6380,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,FF,1446,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,CLB,1057,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,LUT,6380,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,FF,1446,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,CLB,1057,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,LUT,6380,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,FF,1446,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,CLB,1057,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,LUT,6380,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,FF,1446,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,CLB,1057,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,LUT,6380,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,FF,1446,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,CLB,1057,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,LUT,6380,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,FF,1446,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,BRAM,0,catapult_fpga_latency
Throughput,29411.764705882353,catapult,CLB,552,catapult_fpga_latency
Throughput,29411.764705882353,catapult,LUT,3112,catapult_fpga_latency
Throughput,29411.764705882353,catapult,FF,887,catapult_fpga_latency
Throughput,29411.764705882353,catapult,DSP,0,catapult_fpga_latency
Throughput,29411.764705882353,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,CLB,1057,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,LUT,6380,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,FF,1446,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,CLB,1057,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,LUT,6380,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,FF,1446,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07136203652408936,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07087012999070112,catapult,CLB,992,catapult_fpga_latency
Throughput,0.07087012999070112,catapult,LUT,6041,catapult_fpga_latency
Throughput,0.07087012999070112,catapult,FF,1403,catapult_fpga_latency
Throughput,0.07087012999070112,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07087012999070112,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07087012999070112,catapult,CLB,992,catapult_fpga_latency
Throughput,0.07087012999070112,catapult,LUT,6041,catapult_fpga_latency
Throughput,0.07087012999070112,catapult,FF,1403,catapult_fpga_latency
Throughput,0.07087012999070112,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07087012999070112,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07087012999070112,catapult,CLB,992,catapult_fpga_latency
Throughput,0.07087012999070112,catapult,LUT,6041,catapult_fpga_latency
Throughput,0.07087012999070112,catapult,FF,1403,catapult_fpga_latency
Throughput,0.07087012999070112,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07087012999070112,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07087012999070112,catapult,CLB,992,catapult_fpga_latency
Throughput,0.07087012999070112,catapult,LUT,6041,catapult_fpga_latency
Throughput,0.07087012999070112,catapult,FF,1403,catapult_fpga_latency
Throughput,0.07087012999070112,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07087012999070112,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07087012999070112,catapult,CLB,992,catapult_fpga_latency
Throughput,0.07087012999070112,catapult,LUT,6041,catapult_fpga_latency
Throughput,0.07087012999070112,catapult,FF,1403,catapult_fpga_latency
Throughput,0.07087012999070112,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07087012999070112,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07016914060836224,catapult,CLB,984,catapult_fpga_latency
Throughput,0.07016914060836224,catapult,LUT,6042,catapult_fpga_latency
Throughput,0.07016914060836224,catapult,FF,1401,catapult_fpga_latency
Throughput,0.07016914060836224,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07016914060836224,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07087012999070112,catapult,CLB,992,catapult_fpga_latency
Throughput,0.07087012999070112,catapult,LUT,6041,catapult_fpga_latency
Throughput,0.07087012999070112,catapult,FF,1403,catapult_fpga_latency
Throughput,0.07087012999070112,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07087012999070112,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07087012999070112,catapult,CLB,992,catapult_fpga_latency
Throughput,0.07087012999070112,catapult,LUT,6041,catapult_fpga_latency
Throughput,0.07087012999070112,catapult,FF,1403,catapult_fpga_latency
Throughput,0.07087012999070112,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07087012999070112,catapult,BRAM,0,catapult_fpga_latency
Throughput,23255.81395348837,catapult,CLB,694,catapult_fpga_latency
Throughput,23255.81395348837,catapult,LUT,3186,catapult_fpga_latency
Throughput,23255.81395348837,catapult,FF,1305,catapult_fpga_latency
Throughput,23255.81395348837,catapult,DSP,0,catapult_fpga_latency
Throughput,23255.81395348837,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04241180317089302,catapult,CLB,990,catapult_fpga_latency
Throughput,0.04241180317089302,catapult,LUT,6152,catapult_fpga_latency
Throughput,0.04241180317089302,catapult,FF,1385,catapult_fpga_latency
Throughput,0.04241180317089302,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04241180317089302,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04231423132115482,catapult,CLB,989,catapult_fpga_latency
Throughput,0.04231423132115482,catapult,LUT,6133,catapult_fpga_latency
Throughput,0.04231423132115482,catapult,FF,1384,catapult_fpga_latency
Throughput,0.04231423132115482,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04231423132115482,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04241180317089302,catapult,CLB,990,catapult_fpga_latency
Throughput,0.04241180317089302,catapult,LUT,6152,catapult_fpga_latency
Throughput,0.04241180317089302,catapult,FF,1385,catapult_fpga_latency
Throughput,0.04241180317089302,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04241180317089302,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04241180317089302,catapult,CLB,990,catapult_fpga_latency
Throughput,0.04241180317089302,catapult,LUT,6152,catapult_fpga_latency
Throughput,0.04241180317089302,catapult,FF,1385,catapult_fpga_latency
Throughput,0.04241180317089302,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04241180317089302,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04241180317089302,catapult,CLB,990,catapult_fpga_latency
Throughput,0.04241180317089302,catapult,LUT,6152,catapult_fpga_latency
Throughput,0.04241180317089302,catapult,FF,1385,catapult_fpga_latency
Throughput,0.04241180317089302,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04241180317089302,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04241180317089302,catapult,CLB,990,catapult_fpga_latency
Throughput,0.04241180317089302,catapult,LUT,6152,catapult_fpga_latency
Throughput,0.04241180317089302,catapult,FF,1385,catapult_fpga_latency
Throughput,0.04241180317089302,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04241180317089302,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04241180317089302,catapult,CLB,990,catapult_fpga_latency
Throughput,0.04241180317089302,catapult,LUT,6152,catapult_fpga_latency
Throughput,0.04241180317089302,catapult,FF,1385,catapult_fpga_latency
Throughput,0.04241180317089302,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04241180317089302,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04241180317089302,catapult,CLB,990,catapult_fpga_latency
Throughput,0.04241180317089302,catapult,LUT,6152,catapult_fpga_latency
Throughput,0.04241180317089302,catapult,FF,1385,catapult_fpga_latency
Throughput,0.04241180317089302,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04241180317089302,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,CLB,993,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,LUT,6455,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,FF,1374,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,CLB,993,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,LUT,6455,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,FF,1374,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,BRAM,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,CLB,712,catapult_fpga_latency
Throughput,22727.272727272728,catapult,LUT,4037,catapult_fpga_latency
Throughput,22727.272727272728,catapult,FF,1341,catapult_fpga_latency
Throughput,22727.272727272728,catapult,DSP,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,CLB,993,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,LUT,6455,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,FF,1374,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,CLB,993,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,LUT,6455,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,FF,1374,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,CLB,993,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,LUT,6455,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,FF,1374,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,CLB,993,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,LUT,6455,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,FF,1374,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,CLB,993,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,LUT,6455,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,FF,1374,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,CLB,993,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,LUT,6455,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,FF,1374,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04293988986519408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,CLB,1132,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,LUT,7141,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,FF,1434,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,DSP,0,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,CLB,1132,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,LUT,7141,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,FF,1434,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,DSP,0,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,CLB,1132,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,LUT,7141,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,FF,1434,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,DSP,0,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,CLB,1132,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,LUT,7141,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,FF,1434,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,DSP,0,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,BRAM,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,CLB,725,catapult_fpga_latency
Throughput,22727.272727272728,catapult,LUT,4564,catapult_fpga_latency
Throughput,22727.272727272728,catapult,FF,1597,catapult_fpga_latency
Throughput,22727.272727272728,catapult,DSP,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,CLB,1132,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,LUT,7141,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,FF,1434,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,DSP,0,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,CLB,1132,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,LUT,7141,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,FF,1434,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,DSP,0,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,CLB,1132,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,LUT,7141,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,FF,1434,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,DSP,0,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,CLB,1132,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,LUT,7141,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,FF,1434,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,DSP,0,catapult_fpga_latency
Throughput,0.041269826334094595,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,CLB,952,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,LUT,6038,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,FF,1371,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,CLB,952,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,LUT,6038,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,FF,1371,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,CLB,952,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,LUT,6038,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,FF,1371,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,CLB,952,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,LUT,6038,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,FF,1371,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,CLB,952,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,LUT,6038,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,FF,1371,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,CLB,952,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,LUT,6038,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,FF,1371,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,BRAM,0,catapult_fpga_latency
Throughput,37037.03703703704,catapult,CLB,341,catapult_fpga_latency
Throughput,37037.03703703704,catapult,LUT,2125,catapult_fpga_latency
Throughput,37037.03703703704,catapult,FF,1153,catapult_fpga_latency
Throughput,37037.03703703704,catapult,DSP,0,catapult_fpga_latency
Throughput,37037.03703703704,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,CLB,952,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,LUT,6038,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,FF,1371,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,CLB,952,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,LUT,6038,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,FF,1371,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04290650004299232,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,CLB,407,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,LUT,2490,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,FF,1269,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,CLB,407,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,LUT,2490,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,FF,1269,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,CLB,407,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,LUT,2490,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,FF,1269,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,CLB,407,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,LUT,2490,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,FF,1269,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,CLB,407,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,LUT,2490,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,FF,1269,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,CLB,407,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,LUT,2490,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,FF,1269,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,CLB,407,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,LUT,2490,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,FF,1269,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,CLB,407,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,LUT,2490,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,FF,1269,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2565759781766736,catapult,BRAM,0,catapult_fpga_latency
Throughput,17241.379310344826,catapult,CLB,549,catapult_fpga_latency
Throughput,17241.379310344826,catapult,LUT,3100,catapult_fpga_latency
Throughput,17241.379310344826,catapult,FF,820,catapult_fpga_latency
Throughput,17241.379310344826,catapult,DSP,0,catapult_fpga_latency
Throughput,17241.379310344826,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,CLB,356,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,LUT,2272,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,FF,1251,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,DSP,0,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,CLB,356,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,LUT,2272,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,FF,1251,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,DSP,0,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,CLB,356,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,LUT,2272,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,FF,1251,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,DSP,0,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,CLB,356,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,LUT,2272,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,FF,1251,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,DSP,0,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,CLB,356,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,LUT,2272,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,FF,1251,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,DSP,0,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,CLB,356,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,LUT,2272,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,FF,1251,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,DSP,0,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,CLB,356,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,LUT,2272,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,FF,1251,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,DSP,0,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,CLB,356,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,LUT,2272,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,FF,1251,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,DSP,0,catapult_fpga_latency
Throughput,0.25950017152961335,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,CLB,545,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,LUT,3156,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,FF,1480,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,CLB,545,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,LUT,3156,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,FF,1480,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,BRAM,0,catapult_fpga_latency
Throughput,14492.753623188406,catapult,CLB,803,catapult_fpga_latency
Throughput,14492.753623188406,catapult,LUT,3925,catapult_fpga_latency
Throughput,14492.753623188406,catapult,FF,1284,catapult_fpga_latency
Throughput,14492.753623188406,catapult,DSP,0,catapult_fpga_latency
Throughput,14492.753623188406,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,CLB,545,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,LUT,3156,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,FF,1480,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,CLB,545,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,LUT,3156,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,FF,1480,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,CLB,545,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,LUT,3156,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,FF,1480,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,CLB,545,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,LUT,3156,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,FF,1480,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,CLB,545,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,LUT,3156,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,FF,1480,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,CLB,545,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,LUT,3156,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,FF,1480,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2510987453348992,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,CLB,381,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,LUT,2331,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,FF,1252,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,CLB,381,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,LUT,2331,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,FF,1252,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,CLB,381,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,LUT,2331,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,FF,1252,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,CLB,381,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,LUT,2331,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,FF,1252,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,BRAM,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,CLB,689,catapult_fpga_latency
Throughput,17543.859649122805,catapult,LUT,4123,catapult_fpga_latency
Throughput,17543.859649122805,catapult,FF,1702,catapult_fpga_latency
Throughput,17543.859649122805,catapult,DSP,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,CLB,381,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,LUT,2331,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,FF,1252,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,CLB,381,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,LUT,2331,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,FF,1252,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,CLB,381,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,LUT,2331,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,FF,1252,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,CLB,381,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,LUT,2331,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,FF,1252,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26377512853762014,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,CLB,660,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,LUT,3792,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,FF,1186,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,CLB,660,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,LUT,3792,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,FF,1186,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,CLB,660,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,LUT,3792,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,FF,1186,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,CLB,660,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,LUT,3792,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,FF,1186,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,CLB,660,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,LUT,3792,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,FF,1186,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,CLB,660,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,LUT,3792,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,FF,1186,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,BRAM,0,catapult_fpga_latency
Throughput,17857.14285714286,catapult,CLB,847,catapult_fpga_latency
Throughput,17857.14285714286,catapult,LUT,4934,catapult_fpga_latency
Throughput,17857.14285714286,catapult,FF,1740,catapult_fpga_latency
Throughput,17857.14285714286,catapult,DSP,0,catapult_fpga_latency
Throughput,17857.14285714286,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,CLB,660,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,LUT,3792,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,FF,1186,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,CLB,660,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,LUT,3792,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,FF,1186,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1660269096415147,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17183125552115303,catapult,CLB,567,catapult_fpga_latency
Throughput,0.17183125552115303,catapult,LUT,3461,catapult_fpga_latency
Throughput,0.17183125552115303,catapult,FF,1172,catapult_fpga_latency
Throughput,0.17183125552115303,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17183125552115303,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17183125552115303,catapult,CLB,567,catapult_fpga_latency
Throughput,0.17183125552115303,catapult,LUT,3461,catapult_fpga_latency
Throughput,0.17183125552115303,catapult,FF,1172,catapult_fpga_latency
Throughput,0.17183125552115303,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17183125552115303,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17183125552115303,catapult,CLB,567,catapult_fpga_latency
Throughput,0.17183125552115303,catapult,LUT,3461,catapult_fpga_latency
Throughput,0.17183125552115303,catapult,FF,1172,catapult_fpga_latency
Throughput,0.17183125552115303,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17183125552115303,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17183125552115303,catapult,CLB,567,catapult_fpga_latency
Throughput,0.17183125552115303,catapult,LUT,3461,catapult_fpga_latency
Throughput,0.17183125552115303,catapult,FF,1172,catapult_fpga_latency
Throughput,0.17183125552115303,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17183125552115303,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17183125552115303,catapult,CLB,567,catapult_fpga_latency
Throughput,0.17183125552115303,catapult,LUT,3461,catapult_fpga_latency
Throughput,0.17183125552115303,catapult,FF,1172,catapult_fpga_latency
Throughput,0.17183125552115303,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17183125552115303,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17183125552115303,catapult,CLB,567,catapult_fpga_latency
Throughput,0.17183125552115303,catapult,LUT,3461,catapult_fpga_latency
Throughput,0.17183125552115303,catapult,FF,1172,catapult_fpga_latency
Throughput,0.17183125552115303,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17183125552115303,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17183125552115303,catapult,CLB,567,catapult_fpga_latency
Throughput,0.17183125552115303,catapult,LUT,3461,catapult_fpga_latency
Throughput,0.17183125552115303,catapult,FF,1172,catapult_fpga_latency
Throughput,0.17183125552115303,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17183125552115303,catapult,BRAM,0,catapult_fpga_latency
Throughput,23255.81395348837,catapult,CLB,613,catapult_fpga_latency
Throughput,23255.81395348837,catapult,LUT,3629,catapult_fpga_latency
Throughput,23255.81395348837,catapult,FF,1285,catapult_fpga_latency
Throughput,23255.81395348837,catapult,DSP,0,catapult_fpga_latency
Throughput,23255.81395348837,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15717798866872446,catapult,CLB,789,catapult_fpga_latency
Throughput,0.15717798866872446,catapult,LUT,4676,catapult_fpga_latency
Throughput,0.15717798866872446,catapult,FF,1402,catapult_fpga_latency
Throughput,0.15717798866872446,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15717798866872446,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15617254817688853,catapult,CLB,802,catapult_fpga_latency
Throughput,0.15617254817688853,catapult,LUT,4677,catapult_fpga_latency
Throughput,0.15617254817688853,catapult,FF,1402,catapult_fpga_latency
Throughput,0.15617254817688853,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15617254817688853,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15717798866872446,catapult,CLB,789,catapult_fpga_latency
Throughput,0.15717798866872446,catapult,LUT,4676,catapult_fpga_latency
Throughput,0.15717798866872446,catapult,FF,1402,catapult_fpga_latency
Throughput,0.15717798866872446,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15717798866872446,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15717798866872446,catapult,CLB,789,catapult_fpga_latency
Throughput,0.15717798866872446,catapult,LUT,4676,catapult_fpga_latency
Throughput,0.15717798866872446,catapult,FF,1402,catapult_fpga_latency
Throughput,0.15717798866872446,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15717798866872446,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15717798866872446,catapult,CLB,789,catapult_fpga_latency
Throughput,0.15717798866872446,catapult,LUT,4676,catapult_fpga_latency
Throughput,0.15717798866872446,catapult,FF,1402,catapult_fpga_latency
Throughput,0.15717798866872446,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15717798866872446,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15717798866872446,catapult,CLB,789,catapult_fpga_latency
Throughput,0.15717798866872446,catapult,LUT,4676,catapult_fpga_latency
Throughput,0.15717798866872446,catapult,FF,1402,catapult_fpga_latency
Throughput,0.15717798866872446,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15717798866872446,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15717798866872446,catapult,CLB,789,catapult_fpga_latency
Throughput,0.15717798866872446,catapult,LUT,4676,catapult_fpga_latency
Throughput,0.15717798866872446,catapult,FF,1402,catapult_fpga_latency
Throughput,0.15717798866872446,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15717798866872446,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15717798866872446,catapult,CLB,789,catapult_fpga_latency
Throughput,0.15717798866872446,catapult,LUT,4676,catapult_fpga_latency
Throughput,0.15717798866872446,catapult,FF,1402,catapult_fpga_latency
Throughput,0.15717798866872446,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15717798866872446,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,CLB,555,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,LUT,3330,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,FF,1170,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,CLB,555,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,LUT,3330,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,FF,1170,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,BRAM,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,CLB,584,catapult_fpga_latency
Throughput,17543.859649122805,catapult,LUT,3168,catapult_fpga_latency
Throughput,17543.859649122805,catapult,FF,810,catapult_fpga_latency
Throughput,17543.859649122805,catapult,DSP,0,catapult_fpga_latency
Throughput,17543.859649122805,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,CLB,555,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,LUT,3330,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,FF,1170,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,CLB,555,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,LUT,3330,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,FF,1170,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,CLB,555,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,LUT,3330,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,FF,1170,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,CLB,555,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,LUT,3330,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,FF,1170,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,CLB,555,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,LUT,3330,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,FF,1170,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,CLB,555,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,LUT,3330,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,FF,1170,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15951815308606213,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,CLB,927,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,LUT,5559,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,FF,1266,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,CLB,927,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,LUT,5559,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,FF,1266,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,CLB,927,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,LUT,5559,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,FF,1266,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,CLB,927,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,LUT,5559,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,FF,1266,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,BRAM,0,catapult_fpga_latency
Throughput,14285.714285714286,catapult,CLB,792,catapult_fpga_latency
Throughput,14285.714285714286,catapult,LUT,3361,catapult_fpga_latency
Throughput,14285.714285714286,catapult,FF,1271,catapult_fpga_latency
Throughput,14285.714285714286,catapult,DSP,0,catapult_fpga_latency
Throughput,14285.714285714286,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,CLB,927,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,LUT,5559,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,FF,1266,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,CLB,927,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,LUT,5559,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,FF,1266,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,CLB,927,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,LUT,5559,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,FF,1266,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,CLB,927,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,LUT,5559,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,FF,1266,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10388697263596364,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,CLB,895,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,LUT,5371,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,FF,1249,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,CLB,895,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,LUT,5371,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,FF,1249,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,CLB,895,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,LUT,5371,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,FF,1249,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,CLB,895,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,LUT,5371,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,FF,1249,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,CLB,895,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,LUT,5371,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,FF,1249,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,CLB,895,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,LUT,5371,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,FF,1249,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,BRAM,0,catapult_fpga_latency
Throughput,16949.15254237288,catapult,CLB,763,catapult_fpga_latency
Throughput,16949.15254237288,catapult,LUT,4505,catapult_fpga_latency
Throughput,16949.15254237288,catapult,FF,1696,catapult_fpga_latency
Throughput,16949.15254237288,catapult,DSP,0,catapult_fpga_latency
Throughput,16949.15254237288,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,CLB,895,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,LUT,5371,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,FF,1249,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,CLB,895,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,LUT,5371,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,FF,1249,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10318163672283978,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10409027958128644,catapult,CLB,1040,catapult_fpga_latency
Throughput,0.10409027958128644,catapult,LUT,6191,catapult_fpga_latency
Throughput,0.10409027958128644,catapult,FF,1452,catapult_fpga_latency
Throughput,0.10409027958128644,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10409027958128644,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10409027958128644,catapult,CLB,1040,catapult_fpga_latency
Throughput,0.10409027958128644,catapult,LUT,6191,catapult_fpga_latency
Throughput,0.10409027958128644,catapult,FF,1452,catapult_fpga_latency
Throughput,0.10409027958128644,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10409027958128644,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10409027958128644,catapult,CLB,1040,catapult_fpga_latency
Throughput,0.10409027958128644,catapult,LUT,6191,catapult_fpga_latency
Throughput,0.10409027958128644,catapult,FF,1452,catapult_fpga_latency
Throughput,0.10409027958128644,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10409027958128644,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10409027958128644,catapult,CLB,1040,catapult_fpga_latency
Throughput,0.10409027958128644,catapult,LUT,6191,catapult_fpga_latency
Throughput,0.10409027958128644,catapult,FF,1452,catapult_fpga_latency
Throughput,0.10409027958128644,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10409027958128644,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10409027958128644,catapult,CLB,1040,catapult_fpga_latency
Throughput,0.10409027958128644,catapult,LUT,6191,catapult_fpga_latency
Throughput,0.10409027958128644,catapult,FF,1452,catapult_fpga_latency
Throughput,0.10409027958128644,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10409027958128644,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10409027958128644,catapult,CLB,1040,catapult_fpga_latency
Throughput,0.10409027958128644,catapult,LUT,6191,catapult_fpga_latency
Throughput,0.10409027958128644,catapult,FF,1452,catapult_fpga_latency
Throughput,0.10409027958128644,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10409027958128644,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10409027958128644,catapult,CLB,1040,catapult_fpga_latency
Throughput,0.10409027958128644,catapult,LUT,6191,catapult_fpga_latency
Throughput,0.10409027958128644,catapult,FF,1452,catapult_fpga_latency
Throughput,0.10409027958128644,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10409027958128644,catapult,BRAM,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,CLB,742,catapult_fpga_latency
Throughput,19230.76923076923,catapult,LUT,4437,catapult_fpga_latency
Throughput,19230.76923076923,catapult,FF,1724,catapult_fpga_latency
Throughput,19230.76923076923,catapult,DSP,0,catapult_fpga_latency
Throughput,19230.76923076923,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,CLB,889,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,LUT,5353,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,FF,1246,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,CLB,889,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,LUT,5353,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,FF,1246,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,CLB,889,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,LUT,5353,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,FF,1246,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,CLB,889,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,LUT,5353,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,FF,1246,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,CLB,889,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,LUT,5353,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,FF,1246,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,CLB,889,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,LUT,5353,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,FF,1246,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,CLB,889,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,LUT,5353,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,FF,1246,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,CLB,889,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,LUT,5353,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,FF,1246,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10278287723602864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,CLB,1134,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,LUT,6643,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,FF,1375,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,CLB,1134,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,LUT,6643,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,FF,1375,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,BRAM,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,CLB,603,catapult_fpga_latency
Throughput,22727.272727272728,catapult,LUT,3480,catapult_fpga_latency
Throughput,22727.272727272728,catapult,FF,1273,catapult_fpga_latency
Throughput,22727.272727272728,catapult,DSP,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,CLB,1134,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,LUT,6643,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,FF,1375,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,CLB,1134,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,LUT,6643,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,FF,1375,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,CLB,1134,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,LUT,6643,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,FF,1375,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,CLB,1134,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,LUT,6643,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,FF,1375,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,CLB,1134,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,LUT,6643,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,FF,1375,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,CLB,1134,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,LUT,6643,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,FF,1375,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06561628123663069,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,CLB,1060,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,LUT,6580,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,FF,1375,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,CLB,1060,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,LUT,6580,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,FF,1375,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,CLB,1060,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,LUT,6580,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,FF,1375,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,CLB,1060,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,LUT,6580,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,FF,1375,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,BRAM,0,catapult_fpga_latency
Throughput,16949.15254237288,catapult,CLB,555,catapult_fpga_latency
Throughput,16949.15254237288,catapult,LUT,3053,catapult_fpga_latency
Throughput,16949.15254237288,catapult,FF,815,catapult_fpga_latency
Throughput,16949.15254237288,catapult,DSP,0,catapult_fpga_latency
Throughput,16949.15254237288,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,CLB,1060,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,LUT,6580,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,FF,1375,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,CLB,1060,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,LUT,6580,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,FF,1375,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,CLB,1060,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,LUT,6580,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,FF,1375,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,CLB,1060,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,LUT,6580,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,FF,1375,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06765505744218825,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.062494059158501244,catapult,CLB,1163,catapult_fpga_latency
Throughput,0.062494059158501244,catapult,LUT,7189,catapult_fpga_latency
Throughput,0.062494059158501244,catapult,FF,1435,catapult_fpga_latency
Throughput,0.062494059158501244,catapult,DSP,0,catapult_fpga_latency
Throughput,0.062494059158501244,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.062494059158501244,catapult,CLB,1163,catapult_fpga_latency
Throughput,0.062494059158501244,catapult,LUT,7189,catapult_fpga_latency
Throughput,0.062494059158501244,catapult,FF,1435,catapult_fpga_latency
Throughput,0.062494059158501244,catapult,DSP,0,catapult_fpga_latency
Throughput,0.062494059158501244,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.062494059158501244,catapult,CLB,1163,catapult_fpga_latency
Throughput,0.062494059158501244,catapult,LUT,7189,catapult_fpga_latency
Throughput,0.062494059158501244,catapult,FF,1435,catapult_fpga_latency
Throughput,0.062494059158501244,catapult,DSP,0,catapult_fpga_latency
Throughput,0.062494059158501244,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.062494059158501244,catapult,CLB,1163,catapult_fpga_latency
Throughput,0.062494059158501244,catapult,LUT,7189,catapult_fpga_latency
Throughput,0.062494059158501244,catapult,FF,1435,catapult_fpga_latency
Throughput,0.062494059158501244,catapult,DSP,0,catapult_fpga_latency
Throughput,0.062494059158501244,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.062494059158501244,catapult,CLB,1163,catapult_fpga_latency
Throughput,0.062494059158501244,catapult,LUT,7189,catapult_fpga_latency
Throughput,0.062494059158501244,catapult,FF,1435,catapult_fpga_latency
Throughput,0.062494059158501244,catapult,DSP,0,catapult_fpga_latency
Throughput,0.062494059158501244,catapult,BRAM,0,catapult_fpga_latency
Throughput,14492.753623188406,catapult,CLB,767,catapult_fpga_latency
Throughput,14492.753623188406,catapult,LUT,4577,catapult_fpga_latency
Throughput,14492.753623188406,catapult,FF,1213,catapult_fpga_latency
Throughput,14492.753623188406,catapult,DSP,0,catapult_fpga_latency
Throughput,14492.753623188406,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.062494059158501244,catapult,CLB,1163,catapult_fpga_latency
Throughput,0.062494059158501244,catapult,LUT,7189,catapult_fpga_latency
Throughput,0.062494059158501244,catapult,FF,1435,catapult_fpga_latency
Throughput,0.062494059158501244,catapult,DSP,0,catapult_fpga_latency
Throughput,0.062494059158501244,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.062494059158501244,catapult,CLB,1163,catapult_fpga_latency
Throughput,0.062494059158501244,catapult,LUT,7189,catapult_fpga_latency
Throughput,0.062494059158501244,catapult,FF,1435,catapult_fpga_latency
Throughput,0.062494059158501244,catapult,DSP,0,catapult_fpga_latency
Throughput,0.062494059158501244,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,CLB,941,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,LUT,6304,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,FF,1366,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,CLB,941,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,LUT,6304,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,FF,1366,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,CLB,941,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,LUT,6304,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,FF,1366,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,CLB,941,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,LUT,6304,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,FF,1366,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,CLB,941,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,LUT,6304,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,FF,1366,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,CLB,941,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,LUT,6304,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,FF,1366,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,CLB,941,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,LUT,6304,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,FF,1366,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,CLB,941,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,LUT,6304,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,FF,1366,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06306565557285027,catapult,BRAM,0,catapult_fpga_latency
Throughput,17857.14285714286,catapult,CLB,774,catapult_fpga_latency
Throughput,17857.14285714286,catapult,LUT,4600,catapult_fpga_latency
Throughput,17857.14285714286,catapult,FF,1706,catapult_fpga_latency
Throughput,17857.14285714286,catapult,DSP,0,catapult_fpga_latency
Throughput,17857.14285714286,catapult,BRAM,0,catapult_fpga_latency
Throughput,17241.379310344826,catapult,CLB,837,catapult_fpga_latency
Throughput,17241.379310344826,catapult,LUT,4925,catapult_fpga_latency
Throughput,17241.379310344826,catapult,FF,1728,catapult_fpga_latency
Throughput,17241.379310344826,catapult,DSP,0,catapult_fpga_latency
Throughput,17241.379310344826,catapult,BRAM,0,catapult_fpga_latency
Throughput,23255.81395348837,catapult,CLB,683,catapult_fpga_latency
Throughput,23255.81395348837,catapult,LUT,4060,catapult_fpga_latency
Throughput,23255.81395348837,catapult,FF,1501,catapult_fpga_latency
Throughput,23255.81395348837,catapult,DSP,0,catapult_fpga_latency
Throughput,23255.81395348837,catapult,BRAM,0,catapult_fpga_latency
Throughput,16949.15254237288,catapult,CLB,597,catapult_fpga_latency
Throughput,16949.15254237288,catapult,LUT,3177,catapult_fpga_latency
Throughput,16949.15254237288,catapult,FF,793,catapult_fpga_latency
Throughput,16949.15254237288,catapult,DSP,0,catapult_fpga_latency
Throughput,16949.15254237288,catapult,BRAM,0,catapult_fpga_latency
Throughput,14084.507042253521,catapult,CLB,766,catapult_fpga_latency
Throughput,14084.507042253521,catapult,LUT,3438,catapult_fpga_latency
Throughput,14084.507042253521,catapult,FF,1267,catapult_fpga_latency
Throughput,14084.507042253521,catapult,DSP,0,catapult_fpga_latency
Throughput,14084.507042253521,catapult,BRAM,0,catapult_fpga_latency
Throughput,17857.14285714286,catapult,CLB,723,catapult_fpga_latency
Throughput,17857.14285714286,catapult,LUT,4093,catapult_fpga_latency
Throughput,17857.14285714286,catapult,FF,1314,catapult_fpga_latency
Throughput,17857.14285714286,catapult,DSP,0,catapult_fpga_latency
Throughput,17857.14285714286,catapult,BRAM,0,catapult_fpga_latency
Throughput,18181.81818181818,catapult,CLB,747,catapult_fpga_latency
Throughput,18181.81818181818,catapult,LUT,4368,catapult_fpga_latency
Throughput,18181.81818181818,catapult,FF,1723,catapult_fpga_latency
Throughput,18181.81818181818,catapult,DSP,0,catapult_fpga_latency
Throughput,18181.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,23255.81395348837,catapult,CLB,558,catapult_fpga_latency
Throughput,23255.81395348837,catapult,LUT,3397,catapult_fpga_latency
Throughput,23255.81395348837,catapult,FF,1268,catapult_fpga_latency
Throughput,23255.81395348837,catapult,DSP,0,catapult_fpga_latency
Throughput,23255.81395348837,catapult,BRAM,0,catapult_fpga_latency
Throughput,12658.227848101267,catapult,CLB,763,catapult_fpga_latency
Throughput,12658.227848101267,catapult,LUT,4372,catapult_fpga_latency
Throughput,12658.227848101267,catapult,FF,862,catapult_fpga_latency
Throughput,12658.227848101267,catapult,DSP,0,catapult_fpga_latency
Throughput,12658.227848101267,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.921568627451,catapult,CLB,936,catapult_fpga_latency
Throughput,9803.921568627451,catapult,LUT,4675,catapult_fpga_latency
Throughput,9803.921568627451,catapult,FF,1369,catapult_fpga_latency
Throughput,9803.921568627451,catapult,DSP,0,catapult_fpga_latency
Throughput,9803.921568627451,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,776,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,4650,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,1397,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.962264150943,catapult,CLB,970,catapult_fpga_latency
Throughput,9433.962264150943,catapult,LUT,6003,catapult_fpga_latency
Throughput,9433.962264150943,catapult,FF,1561,catapult_fpga_latency
Throughput,9433.962264150943,catapult,DSP,0,catapult_fpga_latency
Throughput,9433.962264150943,catapult,BRAM,0,catapult_fpga_latency
Throughput,15873.015873015873,catapult,CLB,947,catapult_fpga_latency
Throughput,15873.015873015873,catapult,LUT,5705,catapult_fpga_latency
Throughput,15873.015873015873,catapult,FF,1421,catapult_fpga_latency
Throughput,15873.015873015873,catapult,DSP,0,catapult_fpga_latency
Throughput,15873.015873015873,catapult,BRAM,0,catapult_fpga_latency
Throughput,12499.999999999998,catapult,CLB,849,catapult_fpga_latency
Throughput,12499.999999999998,catapult,LUT,4753,catapult_fpga_latency
Throughput,12499.999999999998,catapult,FF,848,catapult_fpga_latency
Throughput,12499.999999999998,catapult,DSP,0,catapult_fpga_latency
Throughput,12499.999999999998,catapult,BRAM,0,catapult_fpga_latency
Throughput,9433.962264150943,catapult,CLB,868,catapult_fpga_latency
Throughput,9433.962264150943,catapult,LUT,4181,catapult_fpga_latency
Throughput,9433.962264150943,catapult,FF,1357,catapult_fpga_latency
Throughput,9433.962264150943,catapult,DSP,0,catapult_fpga_latency
Throughput,9433.962264150943,catapult,BRAM,0,catapult_fpga_latency
Throughput,10000.0,catapult,CLB,784,catapult_fpga_latency
Throughput,10000.0,catapult,LUT,4808,catapult_fpga_latency
Throughput,10000.0,catapult,FF,1392,catapult_fpga_latency
Throughput,10000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,10000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.921568627451,catapult,CLB,862,catapult_fpga_latency
Throughput,9803.921568627451,catapult,LUT,5330,catapult_fpga_latency
Throughput,9803.921568627451,catapult,FF,1542,catapult_fpga_latency
Throughput,9803.921568627451,catapult,DSP,0,catapult_fpga_latency
Throughput,9803.921568627451,catapult,BRAM,0,catapult_fpga_latency
Throughput,16666.666666666668,catapult,CLB,963,catapult_fpga_latency
Throughput,16666.666666666668,catapult,LUT,5841,catapult_fpga_latency
Throughput,16666.666666666668,catapult,FF,1410,catapult_fpga_latency
Throughput,16666.666666666668,catapult,DSP,0,catapult_fpga_latency
Throughput,16666.666666666668,catapult,BRAM,0,catapult_fpga_latency
Throughput,12195.121951219511,catapult,CLB,795,catapult_fpga_latency
Throughput,12195.121951219511,catapult,LUT,4534,catapult_fpga_latency
Throughput,12195.121951219511,catapult,FF,866,catapult_fpga_latency
Throughput,12195.121951219511,catapult,DSP,0,catapult_fpga_latency
Throughput,12195.121951219511,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.809523809523,catapult,CLB,915,catapult_fpga_latency
Throughput,9523.809523809523,catapult,LUT,5280,catapult_fpga_latency
Throughput,9523.809523809523,catapult,FF,1294,catapult_fpga_latency
Throughput,9523.809523809523,catapult,DSP,0,catapult_fpga_latency
Throughput,9523.809523809523,catapult,BRAM,0,catapult_fpga_latency
Throughput,9345.794392523365,catapult,CLB,763,catapult_fpga_latency
Throughput,9345.794392523365,catapult,LUT,4681,catapult_fpga_latency
Throughput,9345.794392523365,catapult,FF,1397,catapult_fpga_latency
Throughput,9345.794392523365,catapult,DSP,0,catapult_fpga_latency
Throughput,9345.794392523365,catapult,BRAM,0,catapult_fpga_latency
Throughput,9615.384615384615,catapult,CLB,919,catapult_fpga_latency
Throughput,9615.384615384615,catapult,LUT,5732,catapult_fpga_latency
Throughput,9615.384615384615,catapult,FF,1546,catapult_fpga_latency
Throughput,9615.384615384615,catapult,DSP,0,catapult_fpga_latency
Throughput,9615.384615384615,catapult,BRAM,0,catapult_fpga_latency
Throughput,16393.44262295082,catapult,CLB,1057,catapult_fpga_latency
Throughput,16393.44262295082,catapult,LUT,6380,catapult_fpga_latency
Throughput,16393.44262295082,catapult,FF,1446,catapult_fpga_latency
Throughput,16393.44262295082,catapult,DSP,0,catapult_fpga_latency
Throughput,16393.44262295082,catapult,BRAM,0,catapult_fpga_latency
Throughput,12345.679012345678,catapult,CLB,833,catapult_fpga_latency
Throughput,12345.679012345678,catapult,LUT,4580,catapult_fpga_latency
Throughput,12345.679012345678,catapult,FF,839,catapult_fpga_latency
Throughput,12345.679012345678,catapult,DSP,0,catapult_fpga_latency
Throughput,12345.679012345678,catapult,BRAM,0,catapult_fpga_latency
Throughput,9615.384615384615,catapult,CLB,884,catapult_fpga_latency
Throughput,9615.384615384615,catapult,LUT,4199,catapult_fpga_latency
Throughput,9615.384615384615,catapult,FF,1352,catapult_fpga_latency
Throughput,9615.384615384615,catapult,DSP,0,catapult_fpga_latency
Throughput,9615.384615384615,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,736,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,4243,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,1392,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.809523809523,catapult,CLB,864,catapult_fpga_latency
Throughput,9523.809523809523,catapult,LUT,5341,catapult_fpga_latency
Throughput,9523.809523809523,catapult,FF,1540,catapult_fpga_latency
Throughput,9523.809523809523,catapult,DSP,0,catapult_fpga_latency
Throughput,9523.809523809523,catapult,BRAM,0,catapult_fpga_latency
Throughput,16393.44262295082,catapult,CLB,992,catapult_fpga_latency
Throughput,16393.44262295082,catapult,LUT,6041,catapult_fpga_latency
Throughput,16393.44262295082,catapult,FF,1403,catapult_fpga_latency
Throughput,16393.44262295082,catapult,DSP,0,catapult_fpga_latency
Throughput,16393.44262295082,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.921568627451,catapult,CLB,907,catapult_fpga_latency
Throughput,9803.921568627451,catapult,LUT,5233,catapult_fpga_latency
Throughput,9803.921568627451,catapult,FF,1043,catapult_fpga_latency
Throughput,9803.921568627451,catapult,DSP,0,catapult_fpga_latency
Throughput,9803.921568627451,catapult,BRAM,0,catapult_fpga_latency
Throughput,7407.407407407407,catapult,CLB,982,catapult_fpga_latency
Throughput,7407.407407407407,catapult,LUT,5294,catapult_fpga_latency
Throughput,7407.407407407407,catapult,FF,1443,catapult_fpga_latency
Throughput,7407.407407407407,catapult,DSP,0,catapult_fpga_latency
Throughput,7407.407407407407,catapult,BRAM,0,catapult_fpga_latency
Throughput,7812.5,catapult,CLB,905,catapult_fpga_latency
Throughput,7812.5,catapult,LUT,5411,catapult_fpga_latency
Throughput,7812.5,catapult,FF,1858,catapult_fpga_latency
Throughput,7812.5,catapult,DSP,0,catapult_fpga_latency
Throughput,7812.5,catapult,BRAM,0,catapult_fpga_latency
Throughput,9259.25925925926,catapult,CLB,1083,catapult_fpga_latency
Throughput,9259.25925925926,catapult,LUT,6472,catapult_fpga_latency
Throughput,9259.25925925926,catapult,FF,1892,catapult_fpga_latency
Throughput,9259.25925925926,catapult,DSP,0,catapult_fpga_latency
Throughput,9259.25925925926,catapult,BRAM,0,catapult_fpga_latency
Throughput,9803.921568627451,catapult,CLB,990,catapult_fpga_latency
Throughput,9803.921568627451,catapult,LUT,6152,catapult_fpga_latency
Throughput,9803.921568627451,catapult,FF,1385,catapult_fpga_latency
Throughput,9803.921568627451,catapult,DSP,0,catapult_fpga_latency
Throughput,9803.921568627451,catapult,BRAM,0,catapult_fpga_latency
Throughput,10101.010101010103,catapult,CLB,855,catapult_fpga_latency
Throughput,10101.010101010103,catapult,LUT,4888,catapult_fpga_latency
Throughput,10101.010101010103,catapult,FF,1021,catapult_fpga_latency
Throughput,10101.010101010103,catapult,DSP,0,catapult_fpga_latency
Throughput,10101.010101010103,catapult,BRAM,0,catapult_fpga_latency
Throughput,7633.587786259542,catapult,CLB,952,catapult_fpga_latency
Throughput,7633.587786259542,catapult,LUT,4710,catapult_fpga_latency
Throughput,7633.587786259542,catapult,FF,1426,catapult_fpga_latency
Throughput,7633.587786259542,catapult,DSP,0,catapult_fpga_latency
Throughput,7633.587786259542,catapult,BRAM,0,catapult_fpga_latency
Throughput,8771.929824561403,catapult,CLB,829,catapult_fpga_latency
Throughput,8771.929824561403,catapult,LUT,5037,catapult_fpga_latency
Throughput,8771.929824561403,catapult,FF,1851,catapult_fpga_latency
Throughput,8771.929824561403,catapult,DSP,0,catapult_fpga_latency
Throughput,8771.929824561403,catapult,BRAM,0,catapult_fpga_latency
Throughput,9174.311926605504,catapult,CLB,1114,catapult_fpga_latency
Throughput,9174.311926605504,catapult,LUT,6382,catapult_fpga_latency
Throughput,9174.311926605504,catapult,FF,1872,catapult_fpga_latency
Throughput,9174.311926605504,catapult,DSP,0,catapult_fpga_latency
Throughput,9174.311926605504,catapult,BRAM,0,catapult_fpga_latency
Throughput,10000.0,catapult,CLB,993,catapult_fpga_latency
Throughput,10000.0,catapult,LUT,6455,catapult_fpga_latency
Throughput,10000.0,catapult,FF,1374,catapult_fpga_latency
Throughput,10000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,10000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,CLB,871,catapult_fpga_latency
Throughput,9708.73786407767,catapult,LUT,5093,catapult_fpga_latency
Throughput,9708.73786407767,catapult,FF,1040,catapult_fpga_latency
Throughput,9708.73786407767,catapult,DSP,0,catapult_fpga_latency
Throughput,9708.73786407767,catapult,BRAM,0,catapult_fpga_latency
Throughput,7092.198581560283,catapult,CLB,1040,catapult_fpga_latency
Throughput,7092.198581560283,catapult,LUT,5713,catapult_fpga_latency
Throughput,7092.198581560283,catapult,FF,1371,catapult_fpga_latency
Throughput,7092.198581560283,catapult,DSP,0,catapult_fpga_latency
Throughput,7092.198581560283,catapult,BRAM,0,catapult_fpga_latency
Throughput,8064.516129032258,catapult,CLB,917,catapult_fpga_latency
Throughput,8064.516129032258,catapult,LUT,5330,catapult_fpga_latency
Throughput,8064.516129032258,catapult,FF,1860,catapult_fpga_latency
Throughput,8064.516129032258,catapult,DSP,0,catapult_fpga_latency
Throughput,8064.516129032258,catapult,BRAM,0,catapult_fpga_latency
Throughput,9345.794392523365,catapult,CLB,1050,catapult_fpga_latency
Throughput,9345.794392523365,catapult,LUT,6240,catapult_fpga_latency
Throughput,9345.794392523365,catapult,FF,1875,catapult_fpga_latency
Throughput,9345.794392523365,catapult,DSP,0,catapult_fpga_latency
Throughput,9345.794392523365,catapult,BRAM,0,catapult_fpga_latency
Throughput,9615.384615384615,catapult,CLB,1132,catapult_fpga_latency
Throughput,9615.384615384615,catapult,LUT,7141,catapult_fpga_latency
Throughput,9615.384615384615,catapult,FF,1434,catapult_fpga_latency
Throughput,9615.384615384615,catapult,DSP,0,catapult_fpga_latency
Throughput,9615.384615384615,catapult,BRAM,0,catapult_fpga_latency
Throughput,9615.384615384615,catapult,CLB,893,catapult_fpga_latency
Throughput,9615.384615384615,catapult,LUT,5109,catapult_fpga_latency
Throughput,9615.384615384615,catapult,FF,1012,catapult_fpga_latency
Throughput,9615.384615384615,catapult,DSP,0,catapult_fpga_latency
Throughput,9615.384615384615,catapult,BRAM,0,catapult_fpga_latency
Throughput,7299.270072992701,catapult,CLB,965,catapult_fpga_latency
Throughput,7299.270072992701,catapult,LUT,4747,catapult_fpga_latency
Throughput,7299.270072992701,catapult,FF,1420,catapult_fpga_latency
Throughput,7299.270072992701,catapult,DSP,0,catapult_fpga_latency
Throughput,7299.270072992701,catapult,BRAM,0,catapult_fpga_latency
Throughput,8620.689655172413,catapult,CLB,820,catapult_fpga_latency
Throughput,8620.689655172413,catapult,LUT,4745,catapult_fpga_latency
Throughput,8620.689655172413,catapult,FF,1467,catapult_fpga_latency
Throughput,8620.689655172413,catapult,DSP,0,catapult_fpga_latency
Throughput,8620.689655172413,catapult,BRAM,0,catapult_fpga_latency
Throughput,9615.384615384615,catapult,CLB,1047,catapult_fpga_latency
Throughput,9615.384615384615,catapult,LUT,6325,catapult_fpga_latency
Throughput,9615.384615384615,catapult,FF,1869,catapult_fpga_latency
Throughput,9615.384615384615,catapult,DSP,0,catapult_fpga_latency
Throughput,9615.384615384615,catapult,BRAM,0,catapult_fpga_latency
Throughput,10101.010101010103,catapult,CLB,952,catapult_fpga_latency
Throughput,10101.010101010103,catapult,LUT,6038,catapult_fpga_latency
Throughput,10101.010101010103,catapult,FF,1371,catapult_fpga_latency
Throughput,10101.010101010103,catapult,DSP,0,catapult_fpga_latency
Throughput,10101.010101010103,catapult,BRAM,0,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,591,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,3274,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,810,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,0,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,catapult_fpga_latency
Throughput,29411.764705882353,catapult,CLB,896,catapult_fpga_latency
Throughput,29411.764705882353,catapult,LUT,4878,catapult_fpga_latency
Throughput,29411.764705882353,catapult,FF,1315,catapult_fpga_latency
Throughput,29411.764705882353,catapult,DSP,0,catapult_fpga_latency
Throughput,29411.764705882353,catapult,BRAM,0,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,680,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,4174,catapult_fpga_latency
Throughput,31250.0,catapult,FF,1351,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,0,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,28571.428571428572,catapult,CLB,818,catapult_fpga_latency
Throughput,28571.428571428572,catapult,LUT,5405,catapult_fpga_latency
Throughput,28571.428571428572,catapult,FF,1507,catapult_fpga_latency
Throughput,28571.428571428572,catapult,DSP,0,catapult_fpga_latency
Throughput,28571.428571428572,catapult,BRAM,0,catapult_fpga_latency
Throughput,45454.545454545456,catapult,CLB,407,catapult_fpga_latency
Throughput,45454.545454545456,catapult,LUT,2490,catapult_fpga_latency
Throughput,45454.545454545456,catapult,FF,1269,catapult_fpga_latency
Throughput,45454.545454545456,catapult,DSP,0,catapult_fpga_latency
Throughput,45454.545454545456,catapult,BRAM,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,490,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,2885,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,794,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,677,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,3269,catapult_fpga_latency
Throughput,31250.0,catapult,FF,1303,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,0,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,728,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,4351,catapult_fpga_latency
Throughput,31250.0,catapult,FF,1349,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,0,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,30303.0303030303,catapult,CLB,735,catapult_fpga_latency
Throughput,30303.0303030303,catapult,LUT,4754,catapult_fpga_latency
Throughput,30303.0303030303,catapult,FF,1496,catapult_fpga_latency
Throughput,30303.0303030303,catapult,DSP,0,catapult_fpga_latency
Throughput,30303.0303030303,catapult,BRAM,0,catapult_fpga_latency
Throughput,47619.04761904762,catapult,CLB,356,catapult_fpga_latency
Throughput,47619.04761904762,catapult,LUT,2272,catapult_fpga_latency
Throughput,47619.04761904762,catapult,FF,1251,catapult_fpga_latency
Throughput,47619.04761904762,catapult,DSP,0,catapult_fpga_latency
Throughput,47619.04761904762,catapult,BRAM,0,catapult_fpga_latency
Throughput,35714.28571428572,catapult,CLB,592,catapult_fpga_latency
Throughput,35714.28571428572,catapult,LUT,3375,catapult_fpga_latency
Throughput,35714.28571428572,catapult,FF,812,catapult_fpga_latency
Throughput,35714.28571428572,catapult,DSP,0,catapult_fpga_latency
Throughput,35714.28571428572,catapult,BRAM,0,catapult_fpga_latency
Throughput,30303.0303030303,catapult,CLB,805,catapult_fpga_latency
Throughput,30303.0303030303,catapult,LUT,4459,catapult_fpga_latency
Throughput,30303.0303030303,catapult,FF,1252,catapult_fpga_latency
Throughput,30303.0303030303,catapult,DSP,0,catapult_fpga_latency
Throughput,30303.0303030303,catapult,BRAM,0,catapult_fpga_latency
Throughput,29411.764705882353,catapult,CLB,708,catapult_fpga_latency
Throughput,29411.764705882353,catapult,LUT,4367,catapult_fpga_latency
Throughput,29411.764705882353,catapult,FF,1349,catapult_fpga_latency
Throughput,29411.764705882353,catapult,DSP,0,catapult_fpga_latency
Throughput,29411.764705882353,catapult,BRAM,0,catapult_fpga_latency
Throughput,29411.764705882353,catapult,CLB,798,catapult_fpga_latency
Throughput,29411.764705882353,catapult,LUT,5066,catapult_fpga_latency
Throughput,29411.764705882353,catapult,FF,1494,catapult_fpga_latency
Throughput,29411.764705882353,catapult,DSP,0,catapult_fpga_latency
Throughput,29411.764705882353,catapult,BRAM,0,catapult_fpga_latency
Throughput,45454.545454545456,catapult,CLB,545,catapult_fpga_latency
Throughput,45454.545454545456,catapult,LUT,3156,catapult_fpga_latency
Throughput,45454.545454545456,catapult,FF,1480,catapult_fpga_latency
Throughput,45454.545454545456,catapult,DSP,0,catapult_fpga_latency
Throughput,45454.545454545456,catapult,BRAM,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,CLB,525,catapult_fpga_latency
Throughput,38461.53846153846,catapult,LUT,3003,catapult_fpga_latency
Throughput,38461.53846153846,catapult,FF,787,catapult_fpga_latency
Throughput,38461.53846153846,catapult,DSP,0,catapult_fpga_latency
Throughput,38461.53846153846,catapult,BRAM,0,catapult_fpga_latency
Throughput,30303.0303030303,catapult,CLB,688,catapult_fpga_latency
Throughput,30303.0303030303,catapult,LUT,3307,catapult_fpga_latency
Throughput,30303.0303030303,catapult,FF,1298,catapult_fpga_latency
Throughput,30303.0303030303,catapult,DSP,0,catapult_fpga_latency
Throughput,30303.0303030303,catapult,BRAM,0,catapult_fpga_latency
Throughput,30303.0303030303,catapult,CLB,667,catapult_fpga_latency
Throughput,30303.0303030303,catapult,LUT,3849,catapult_fpga_latency
Throughput,30303.0303030303,catapult,FF,1345,catapult_fpga_latency
Throughput,30303.0303030303,catapult,DSP,0,catapult_fpga_latency
Throughput,30303.0303030303,catapult,BRAM,0,catapult_fpga_latency
Throughput,30303.0303030303,catapult,CLB,785,catapult_fpga_latency
Throughput,30303.0303030303,catapult,LUT,4990,catapult_fpga_latency
Throughput,30303.0303030303,catapult,FF,1486,catapult_fpga_latency
Throughput,30303.0303030303,catapult,DSP,0,catapult_fpga_latency
Throughput,30303.0303030303,catapult,BRAM,0,catapult_fpga_latency
Throughput,49999.99999999999,catapult,CLB,381,catapult_fpga_latency
Throughput,49999.99999999999,catapult,LUT,2331,catapult_fpga_latency
Throughput,49999.99999999999,catapult,FF,1252,catapult_fpga_latency
Throughput,49999.99999999999,catapult,DSP,0,catapult_fpga_latency
Throughput,49999.99999999999,catapult,BRAM,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,CLB,663,catapult_fpga_latency
Throughput,22727.272727272728,catapult,LUT,3684,catapult_fpga_latency
Throughput,22727.272727272728,catapult,FF,821,catapult_fpga_latency
Throughput,22727.272727272728,catapult,DSP,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,BRAM,0,catapult_fpga_latency
Throughput,17857.14285714286,catapult,CLB,824,catapult_fpga_latency
Throughput,17857.14285714286,catapult,LUT,4183,catapult_fpga_latency
Throughput,17857.14285714286,catapult,FF,1281,catapult_fpga_latency
Throughput,17857.14285714286,catapult,DSP,0,catapult_fpga_latency
Throughput,17857.14285714286,catapult,BRAM,0,catapult_fpga_latency
Throughput,23255.81395348837,catapult,CLB,801,catapult_fpga_latency
Throughput,23255.81395348837,catapult,LUT,4842,catapult_fpga_latency
Throughput,23255.81395348837,catapult,FF,1711,catapult_fpga_latency
Throughput,23255.81395348837,catapult,DSP,0,catapult_fpga_latency
Throughput,23255.81395348837,catapult,BRAM,0,catapult_fpga_latency
Throughput,22222.222222222223,catapult,CLB,874,catapult_fpga_latency
Throughput,22222.222222222223,catapult,LUT,5256,catapult_fpga_latency
Throughput,22222.222222222223,catapult,FF,1730,catapult_fpga_latency
Throughput,22222.222222222223,catapult,DSP,0,catapult_fpga_latency
Throughput,22222.222222222223,catapult,BRAM,0,catapult_fpga_latency
Throughput,32258.06451612903,catapult,CLB,660,catapult_fpga_latency
Throughput,32258.06451612903,catapult,LUT,3792,catapult_fpga_latency
Throughput,32258.06451612903,catapult,FF,1186,catapult_fpga_latency
Throughput,32258.06451612903,catapult,DSP,0,catapult_fpga_latency
Throughput,32258.06451612903,catapult,BRAM,0,catapult_fpga_latency
Throughput,23255.81395348837,catapult,CLB,683,catapult_fpga_latency
Throughput,23255.81395348837,catapult,LUT,3685,catapult_fpga_latency
Throughput,23255.81395348837,catapult,FF,807,catapult_fpga_latency
Throughput,23255.81395348837,catapult,DSP,0,catapult_fpga_latency
Throughput,23255.81395348837,catapult,BRAM,0,catapult_fpga_latency
Throughput,18181.81818181818,catapult,CLB,831,catapult_fpga_latency
Throughput,18181.81818181818,catapult,LUT,3672,catapult_fpga_latency
Throughput,18181.81818181818,catapult,FF,1269,catapult_fpga_latency
Throughput,18181.81818181818,catapult,DSP,0,catapult_fpga_latency
Throughput,18181.81818181818,catapult,BRAM,0,catapult_fpga_latency
Throughput,22222.222222222223,catapult,CLB,744,catapult_fpga_latency
Throughput,22222.222222222223,catapult,LUT,4465,catapult_fpga_latency
Throughput,22222.222222222223,catapult,FF,1701,catapult_fpga_latency
Throughput,22222.222222222223,catapult,DSP,0,catapult_fpga_latency
Throughput,22222.222222222223,catapult,BRAM,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,CLB,818,catapult_fpga_latency
Throughput,22727.272727272728,catapult,LUT,4911,catapult_fpga_latency
Throughput,22727.272727272728,catapult,FF,1721,catapult_fpga_latency
Throughput,22727.272727272728,catapult,DSP,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,BRAM,0,catapult_fpga_latency
Throughput,33333.333333333336,catapult,CLB,567,catapult_fpga_latency
Throughput,33333.333333333336,catapult,LUT,3461,catapult_fpga_latency
Throughput,33333.333333333336,catapult,FF,1172,catapult_fpga_latency
Throughput,33333.333333333336,catapult,DSP,0,catapult_fpga_latency
Throughput,33333.333333333336,catapult,BRAM,0,catapult_fpga_latency
Throughput,21276.595744680853,catapult,CLB,635,catapult_fpga_latency
Throughput,21276.595744680853,catapult,LUT,3721,catapult_fpga_latency
Throughput,21276.595744680853,catapult,FF,820,catapult_fpga_latency
Throughput,21276.595744680853,catapult,DSP,0,catapult_fpga_latency
Throughput,21276.595744680853,catapult,BRAM,0,catapult_fpga_latency
Throughput,16949.15254237288,catapult,CLB,902,catapult_fpga_latency
Throughput,16949.15254237288,catapult,LUT,4813,catapult_fpga_latency
Throughput,16949.15254237288,catapult,FF,1220,catapult_fpga_latency
Throughput,16949.15254237288,catapult,DSP,0,catapult_fpga_latency
Throughput,16949.15254237288,catapult,BRAM,0,catapult_fpga_latency
Throughput,21739.130434782608,catapult,CLB,965,catapult_fpga_latency
Throughput,21739.130434782608,catapult,LUT,5664,catapult_fpga_latency
Throughput,21739.130434782608,catapult,FF,1884,catapult_fpga_latency
Throughput,21739.130434782608,catapult,DSP,0,catapult_fpga_latency
Throughput,21739.130434782608,catapult,BRAM,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,CLB,906,catapult_fpga_latency
Throughput,22727.272727272728,catapult,LUT,5330,catapult_fpga_latency
Throughput,22727.272727272728,catapult,FF,1715,catapult_fpga_latency
Throughput,22727.272727272728,catapult,DSP,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,BRAM,0,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,789,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,4676,catapult_fpga_latency
Throughput,31250.0,catapult,FF,1402,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,0,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,23809.52380952381,catapult,CLB,662,catapult_fpga_latency
Throughput,23809.52380952381,catapult,LUT,3605,catapult_fpga_latency
Throughput,23809.52380952381,catapult,FF,800,catapult_fpga_latency
Throughput,23809.52380952381,catapult,DSP,0,catapult_fpga_latency
Throughput,23809.52380952381,catapult,BRAM,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,CLB,794,catapult_fpga_latency
Throughput,18867.924528301886,catapult,LUT,3557,catapult_fpga_latency
Throughput,18867.924528301886,catapult,FF,1266,catapult_fpga_latency
Throughput,18867.924528301886,catapult,DSP,0,catapult_fpga_latency
Throughput,18867.924528301886,catapult,BRAM,0,catapult_fpga_latency
Throughput,24390.243902439022,catapult,CLB,651,catapult_fpga_latency
Throughput,24390.243902439022,catapult,LUT,3989,catapult_fpga_latency
Throughput,24390.243902439022,catapult,FF,1321,catapult_fpga_latency
Throughput,24390.243902439022,catapult,DSP,0,catapult_fpga_latency
Throughput,24390.243902439022,catapult,BRAM,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,CLB,799,catapult_fpga_latency
Throughput,22727.272727272728,catapult,LUT,4764,catapult_fpga_latency
Throughput,22727.272727272728,catapult,FF,1711,catapult_fpga_latency
Throughput,22727.272727272728,catapult,DSP,0,catapult_fpga_latency
Throughput,22727.272727272728,catapult,BRAM,0,catapult_fpga_latency
Throughput,31250.0,catapult,CLB,555,catapult_fpga_latency
Throughput,31250.0,catapult,LUT,3330,catapult_fpga_latency
Throughput,31250.0,catapult,FF,1170,catapult_fpga_latency
Throughput,31250.0,catapult,DSP,0,catapult_fpga_latency
Throughput,31250.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,15873.015873015873,catapult,CLB,859,catapult_fpga_latency
Throughput,15873.015873015873,catapult,LUT,4950,catapult_fpga_latency
Throughput,15873.015873015873,catapult,FF,870,catapult_fpga_latency
Throughput,15873.015873015873,catapult,DSP,0,catapult_fpga_latency
Throughput,15873.015873015873,catapult,BRAM,0,catapult_fpga_latency
Throughput,12048.192771084337,catapult,CLB,906,catapult_fpga_latency
Throughput,12048.192771084337,catapult,LUT,4864,catapult_fpga_latency
Throughput,12048.192771084337,catapult,FF,1367,catapult_fpga_latency
Throughput,12048.192771084337,catapult,DSP,0,catapult_fpga_latency
Throughput,12048.192771084337,catapult,BRAM,0,catapult_fpga_latency
Throughput,12195.121951219511,catapult,CLB,818,catapult_fpga_latency
Throughput,12195.121951219511,catapult,LUT,4862,catapult_fpga_latency
Throughput,12195.121951219511,catapult,FF,1406,catapult_fpga_latency
Throughput,12195.121951219511,catapult,DSP,0,catapult_fpga_latency
Throughput,12195.121951219511,catapult,BRAM,0,catapult_fpga_latency
Throughput,12048.192771084337,catapult,CLB,956,catapult_fpga_latency
Throughput,12048.192771084337,catapult,LUT,5837,catapult_fpga_latency
Throughput,12048.192771084337,catapult,FF,1558,catapult_fpga_latency
Throughput,12048.192771084337,catapult,DSP,0,catapult_fpga_latency
Throughput,12048.192771084337,catapult,BRAM,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,CLB,927,catapult_fpga_latency
Throughput,20833.333333333332,catapult,LUT,5559,catapult_fpga_latency
Throughput,20833.333333333332,catapult,FF,1266,catapult_fpga_latency
Throughput,20833.333333333332,catapult,DSP,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,BRAM,0,catapult_fpga_latency
Throughput,16129.032258064515,catapult,CLB,870,catapult_fpga_latency
Throughput,16129.032258064515,catapult,LUT,4856,catapult_fpga_latency
Throughput,16129.032258064515,catapult,FF,858,catapult_fpga_latency
Throughput,16129.032258064515,catapult,DSP,0,catapult_fpga_latency
Throughput,16129.032258064515,catapult,BRAM,0,catapult_fpga_latency
Throughput,12820.51282051282,catapult,CLB,871,catapult_fpga_latency
Throughput,12820.51282051282,catapult,LUT,4099,catapult_fpga_latency
Throughput,12820.51282051282,catapult,FF,1353,catapult_fpga_latency
Throughput,12820.51282051282,catapult,DSP,0,catapult_fpga_latency
Throughput,12820.51282051282,catapult,BRAM,0,catapult_fpga_latency
Throughput,13333.333333333334,catapult,CLB,725,catapult_fpga_latency
Throughput,13333.333333333334,catapult,LUT,4437,catapult_fpga_latency
Throughput,13333.333333333334,catapult,FF,1400,catapult_fpga_latency
Throughput,13333.333333333334,catapult,DSP,0,catapult_fpga_latency
Throughput,13333.333333333334,catapult,BRAM,0,catapult_fpga_latency
Throughput,12345.679012345678,catapult,CLB,875,catapult_fpga_latency
Throughput,12345.679012345678,catapult,LUT,5467,catapult_fpga_latency
Throughput,12345.679012345678,catapult,FF,1541,catapult_fpga_latency
Throughput,12345.679012345678,catapult,DSP,0,catapult_fpga_latency
Throughput,12345.679012345678,catapult,BRAM,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,CLB,895,catapult_fpga_latency
Throughput,20833.333333333332,catapult,LUT,5371,catapult_fpga_latency
Throughput,20833.333333333332,catapult,FF,1249,catapult_fpga_latency
Throughput,20833.333333333332,catapult,DSP,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,BRAM,0,catapult_fpga_latency
Throughput,15384.615384615387,catapult,CLB,882,catapult_fpga_latency
Throughput,15384.615384615387,catapult,LUT,5090,catapult_fpga_latency
Throughput,15384.615384615387,catapult,FF,872,catapult_fpga_latency
Throughput,15384.615384615387,catapult,DSP,0,catapult_fpga_latency
Throughput,15384.615384615387,catapult,BRAM,0,catapult_fpga_latency
Throughput,11764.70588235294,catapult,CLB,1262,catapult_fpga_latency
Throughput,11764.70588235294,catapult,LUT,5898,catapult_fpga_latency
Throughput,11764.70588235294,catapult,FF,1294,catapult_fpga_latency
Throughput,11764.70588235294,catapult,DSP,0,catapult_fpga_latency
Throughput,11764.70588235294,catapult,BRAM,0,catapult_fpga_latency
Throughput,12048.192771084337,catapult,CLB,836,catapult_fpga_latency
Throughput,12048.192771084337,catapult,LUT,5084,catapult_fpga_latency
Throughput,12048.192771084337,catapult,FF,1405,catapult_fpga_latency
Throughput,12048.192771084337,catapult,DSP,0,catapult_fpga_latency
Throughput,12048.192771084337,catapult,BRAM,0,catapult_fpga_latency
Throughput,12195.121951219511,catapult,CLB,963,catapult_fpga_latency
Throughput,12195.121951219511,catapult,LUT,5739,catapult_fpga_latency
Throughput,12195.121951219511,catapult,FF,1545,catapult_fpga_latency
Throughput,12195.121951219511,catapult,DSP,0,catapult_fpga_latency
Throughput,12195.121951219511,catapult,BRAM,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,CLB,1040,catapult_fpga_latency
Throughput,20833.333333333332,catapult,LUT,6191,catapult_fpga_latency
Throughput,20833.333333333332,catapult,FF,1452,catapult_fpga_latency
Throughput,20833.333333333332,catapult,DSP,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,BRAM,0,catapult_fpga_latency
Throughput,16393.44262295082,catapult,CLB,835,catapult_fpga_latency
Throughput,16393.44262295082,catapult,LUT,4956,catapult_fpga_latency
Throughput,16393.44262295082,catapult,FF,847,catapult_fpga_latency
Throughput,16393.44262295082,catapult,DSP,0,catapult_fpga_latency
Throughput,16393.44262295082,catapult,BRAM,0,catapult_fpga_latency
Throughput,12195.121951219511,catapult,CLB,888,catapult_fpga_latency
Throughput,12195.121951219511,catapult,LUT,4340,catapult_fpga_latency
Throughput,12195.121951219511,catapult,FF,1352,catapult_fpga_latency
Throughput,12195.121951219511,catapult,DSP,0,catapult_fpga_latency
Throughput,12195.121951219511,catapult,BRAM,0,catapult_fpga_latency
Throughput,12820.51282051282,catapult,CLB,729,catapult_fpga_latency
Throughput,12820.51282051282,catapult,LUT,4019,catapult_fpga_latency
Throughput,12820.51282051282,catapult,FF,1402,catapult_fpga_latency
Throughput,12820.51282051282,catapult,DSP,0,catapult_fpga_latency
Throughput,12820.51282051282,catapult,BRAM,0,catapult_fpga_latency
Throughput,12499.999999999998,catapult,CLB,902,catapult_fpga_latency
Throughput,12499.999999999998,catapult,LUT,5597,catapult_fpga_latency
Throughput,12499.999999999998,catapult,FF,1541,catapult_fpga_latency
Throughput,12499.999999999998,catapult,DSP,0,catapult_fpga_latency
Throughput,12499.999999999998,catapult,BRAM,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,CLB,889,catapult_fpga_latency
Throughput,20833.333333333332,catapult,LUT,5353,catapult_fpga_latency
Throughput,20833.333333333332,catapult,FF,1246,catapult_fpga_latency
Throughput,20833.333333333332,catapult,DSP,0,catapult_fpga_latency
Throughput,20833.333333333332,catapult,BRAM,0,catapult_fpga_latency
Throughput,12499.999999999998,catapult,CLB,960,catapult_fpga_latency
Throughput,12499.999999999998,catapult,LUT,5518,catapult_fpga_latency
Throughput,12499.999999999998,catapult,FF,1049,catapult_fpga_latency
Throughput,12499.999999999998,catapult,DSP,0,catapult_fpga_latency
Throughput,12499.999999999998,catapult,BRAM,0,catapult_fpga_latency
Throughput,9259.25925925926,catapult,CLB,1080,catapult_fpga_latency
Throughput,9259.25925925926,catapult,LUT,5774,catapult_fpga_latency
Throughput,9259.25925925926,catapult,FF,1438,catapult_fpga_latency
Throughput,9259.25925925926,catapult,DSP,0,catapult_fpga_latency
Throughput,9259.25925925926,catapult,BRAM,0,catapult_fpga_latency
Throughput,9615.384615384615,catapult,CLB,858,catapult_fpga_latency
Throughput,9615.384615384615,catapult,LUT,5210,catapult_fpga_latency
Throughput,9615.384615384615,catapult,FF,1475,catapult_fpga_latency
Throughput,9615.384615384615,catapult,DSP,0,catapult_fpga_latency
Throughput,9615.384615384615,catapult,BRAM,0,catapult_fpga_latency
Throughput,12820.51282051282,catapult,CLB,1104,catapult_fpga_latency
Throughput,12820.51282051282,catapult,LUT,6533,catapult_fpga_latency
Throughput,12820.51282051282,catapult,FF,1894,catapult_fpga_latency
Throughput,12820.51282051282,catapult,DSP,0,catapult_fpga_latency
Throughput,12820.51282051282,catapult,BRAM,0,catapult_fpga_latency
Throughput,13333.333333333334,catapult,CLB,1121,catapult_fpga_latency
Throughput,13333.333333333334,catapult,LUT,6645,catapult_fpga_latency
Throughput,13333.333333333334,catapult,FF,1378,catapult_fpga_latency
Throughput,13333.333333333334,catapult,DSP,0,catapult_fpga_latency
Throughput,13333.333333333334,catapult,BRAM,0,catapult_fpga_latency
Throughput,13698.630136986301,catapult,CLB,949,catapult_fpga_latency
Throughput,13698.630136986301,catapult,LUT,5567,catapult_fpga_latency
Throughput,13698.630136986301,catapult,FF,1035,catapult_fpga_latency
Throughput,13698.630136986301,catapult,DSP,0,catapult_fpga_latency
Throughput,13698.630136986301,catapult,BRAM,0,catapult_fpga_latency
Throughput,10000.0,catapult,CLB,1018,catapult_fpga_latency
Throughput,10000.0,catapult,LUT,5189,catapult_fpga_latency
Throughput,10000.0,catapult,FF,1427,catapult_fpga_latency
Throughput,10000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,10000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,10309.278350515464,catapult,CLB,833,catapult_fpga_latency
Throughput,10309.278350515464,catapult,LUT,4965,catapult_fpga_latency
Throughput,10309.278350515464,catapult,FF,1470,catapult_fpga_latency
Throughput,10309.278350515464,catapult,DSP,0,catapult_fpga_latency
Throughput,10309.278350515464,catapult,BRAM,0,catapult_fpga_latency
Throughput,12658.227848101267,catapult,CLB,1008,catapult_fpga_latency
Throughput,12658.227848101267,catapult,LUT,6080,catapult_fpga_latency
Throughput,12658.227848101267,catapult,FF,1876,catapult_fpga_latency
Throughput,12658.227848101267,catapult,DSP,0,catapult_fpga_latency
Throughput,12658.227848101267,catapult,BRAM,0,catapult_fpga_latency
Throughput,13888.888888888889,catapult,CLB,1060,catapult_fpga_latency
Throughput,13888.888888888889,catapult,LUT,6580,catapult_fpga_latency
Throughput,13888.888888888889,catapult,FF,1375,catapult_fpga_latency
Throughput,13888.888888888889,catapult,DSP,0,catapult_fpga_latency
Throughput,13888.888888888889,catapult,BRAM,0,catapult_fpga_latency
Throughput,12048.192771084337,catapult,CLB,1002,catapult_fpga_latency
Throughput,12048.192771084337,catapult,LUT,5816,catapult_fpga_latency
Throughput,12048.192771084337,catapult,FF,1050,catapult_fpga_latency
Throughput,12048.192771084337,catapult,DSP,0,catapult_fpga_latency
Throughput,12048.192771084337,catapult,BRAM,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,CLB,1109,catapult_fpga_latency
Throughput,9090.90909090909,catapult,LUT,6323,catapult_fpga_latency
Throughput,9090.90909090909,catapult,FF,1375,catapult_fpga_latency
Throughput,9090.90909090909,catapult,DSP,0,catapult_fpga_latency
Throughput,9090.90909090909,catapult,BRAM,0,catapult_fpga_latency
Throughput,9523.809523809523,catapult,CLB,885,catapult_fpga_latency
Throughput,9523.809523809523,catapult,LUT,5264,catapult_fpga_latency
Throughput,9523.809523809523,catapult,FF,1475,catapult_fpga_latency
Throughput,9523.809523809523,catapult,DSP,0,catapult_fpga_latency
Throughput,9523.809523809523,catapult,BRAM,0,catapult_fpga_latency
Throughput,12499.999999999998,catapult,CLB,1119,catapult_fpga_latency
Throughput,12499.999999999998,catapult,LUT,6669,catapult_fpga_latency
Throughput,12499.999999999998,catapult,FF,1877,catapult_fpga_latency
Throughput,12499.999999999998,catapult,DSP,0,catapult_fpga_latency
Throughput,12499.999999999998,catapult,BRAM,0,catapult_fpga_latency
Throughput,12820.51282051282,catapult,CLB,1163,catapult_fpga_latency
Throughput,12820.51282051282,catapult,LUT,7189,catapult_fpga_latency
Throughput,12820.51282051282,catapult,FF,1435,catapult_fpga_latency
Throughput,12820.51282051282,catapult,DSP,0,catapult_fpga_latency
Throughput,12820.51282051282,catapult,BRAM,0,catapult_fpga_latency
Throughput,12820.51282051282,catapult,CLB,936,catapult_fpga_latency
Throughput,12820.51282051282,catapult,LUT,5398,catapult_fpga_latency
Throughput,12820.51282051282,catapult,FF,1025,catapult_fpga_latency
Throughput,12820.51282051282,catapult,DSP,0,catapult_fpga_latency
Throughput,12820.51282051282,catapult,BRAM,0,catapult_fpga_latency
Throughput,10000.0,catapult,CLB,1030,catapult_fpga_latency
Throughput,10000.0,catapult,LUT,5251,catapult_fpga_latency
Throughput,10000.0,catapult,FF,1426,catapult_fpga_latency
Throughput,10000.0,catapult,DSP,0,catapult_fpga_latency
Throughput,10000.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,12820.51282051282,catapult,CLB,1016,catapult_fpga_latency
Throughput,12820.51282051282,catapult,LUT,6000,catapult_fpga_latency
Throughput,12820.51282051282,catapult,FF,1875,catapult_fpga_latency
Throughput,12820.51282051282,catapult,DSP,0,catapult_fpga_latency
Throughput,12820.51282051282,catapult,BRAM,0,catapult_fpga_latency
Throughput,12987.012987012988,catapult,CLB,941,catapult_fpga_latency
Throughput,12987.012987012988,catapult,LUT,6304,catapult_fpga_latency
Throughput,12987.012987012988,catapult,FF,1366,catapult_fpga_latency
Throughput,12987.012987012988,catapult,DSP,0,catapult_fpga_latency
Throughput,12987.012987012988,catapult,BRAM,0,catapult_fpga_latency
Throughput,283.60748723766307,catapult,CLB,401,catapult_fpga_latency
Throughput,283.60748723766307,catapult,LUT,2092,catapult_fpga_latency
Throughput,283.60748723766307,catapult,FF,1314,catapult_fpga_latency
Throughput,283.60748723766307,catapult,DSP,0,catapult_fpga_latency
Throughput,283.60748723766307,catapult,BRAM,0,catapult_fpga_latency
Throughput,277.31558513588465,catapult,CLB,444,catapult_fpga_latency
Throughput,277.31558513588465,catapult,LUT,2748,catapult_fpga_latency
Throughput,277.31558513588465,catapult,FF,1351,catapult_fpga_latency
Throughput,277.31558513588465,catapult,DSP,0,catapult_fpga_latency
Throughput,277.31558513588465,catapult,BRAM,0,catapult_fpga_latency
Throughput,292.654375182909,catapult,CLB,451,catapult_fpga_latency
Throughput,292.654375182909,catapult,LUT,2940,catapult_fpga_latency
Throughput,292.654375182909,catapult,FF,1512,catapult_fpga_latency
Throughput,292.654375182909,catapult,DSP,0,catapult_fpga_latency
Throughput,292.654375182909,catapult,BRAM,0,catapult_fpga_latency
Throughput,400.4805766920304,catapult,CLB,318,catapult_fpga_latency
Throughput,400.4805766920304,catapult,LUT,1845,catapult_fpga_latency
Throughput,400.4805766920304,catapult,FF,1214,catapult_fpga_latency
Throughput,400.4805766920304,catapult,DSP,0,catapult_fpga_latency
Throughput,400.4805766920304,catapult,BRAM,0,catapult_fpga_latency
Throughput,400.4805766920304,catapult,CLB,318,catapult_fpga_latency
Throughput,400.4805766920304,catapult,LUT,1845,catapult_fpga_latency
Throughput,400.4805766920304,catapult,FF,1214,catapult_fpga_latency
Throughput,400.4805766920304,catapult,DSP,0,catapult_fpga_latency
Throughput,400.4805766920304,catapult,BRAM,0,catapult_fpga_latency
Throughput,400.4805766920304,catapult,CLB,318,catapult_fpga_latency
Throughput,400.4805766920304,catapult,LUT,1845,catapult_fpga_latency
Throughput,400.4805766920304,catapult,FF,1214,catapult_fpga_latency
Throughput,400.4805766920304,catapult,DSP,0,catapult_fpga_latency
Throughput,400.4805766920304,catapult,BRAM,0,catapult_fpga_latency
Throughput,400.4805766920304,catapult,CLB,318,catapult_fpga_latency
Throughput,400.4805766920304,catapult,LUT,1845,catapult_fpga_latency
Throughput,400.4805766920304,catapult,FF,1214,catapult_fpga_latency
Throughput,400.4805766920304,catapult,DSP,0,catapult_fpga_latency
Throughput,400.4805766920304,catapult,BRAM,0,catapult_fpga_latency
Throughput,400.4805766920304,catapult,CLB,318,catapult_fpga_latency
Throughput,400.4805766920304,catapult,LUT,1845,catapult_fpga_latency
Throughput,400.4805766920304,catapult,FF,1214,catapult_fpga_latency
Throughput,400.4805766920304,catapult,DSP,0,catapult_fpga_latency
Throughput,400.4805766920304,catapult,BRAM,0,catapult_fpga_latency
Throughput,218.8662727073758,catapult,CLB,401,catapult_fpga_latency
Throughput,218.8662727073758,catapult,LUT,1812,catapult_fpga_latency
Throughput,218.8662727073758,catapult,FF,1297,catapult_fpga_latency
Throughput,218.8662727073758,catapult,DSP,0,catapult_fpga_latency
Throughput,218.8662727073758,catapult,BRAM,0,catapult_fpga_latency
Throughput,245.27839097375522,catapult,CLB,433,catapult_fpga_latency
Throughput,245.27839097375522,catapult,LUT,2808,catapult_fpga_latency
Throughput,245.27839097375522,catapult,FF,1344,catapult_fpga_latency
Throughput,245.27839097375522,catapult,DSP,0,catapult_fpga_latency
Throughput,245.27839097375522,catapult,BRAM,0,catapult_fpga_latency
Throughput,245.27839097375522,catapult,CLB,447,catapult_fpga_latency
Throughput,245.27839097375522,catapult,LUT,2828,catapult_fpga_latency
Throughput,245.27839097375522,catapult,FF,1498,catapult_fpga_latency
Throughput,245.27839097375522,catapult,DSP,0,catapult_fpga_latency
Throughput,245.27839097375522,catapult,BRAM,0,catapult_fpga_latency
Throughput,379.794910748196,catapult,CLB,262,catapult_fpga_latency
Throughput,379.794910748196,catapult,LUT,1684,catapult_fpga_latency
Throughput,379.794910748196,catapult,FF,1195,catapult_fpga_latency
Throughput,379.794910748196,catapult,DSP,0,catapult_fpga_latency
Throughput,379.794910748196,catapult,BRAM,0,catapult_fpga_latency
Throughput,379.794910748196,catapult,CLB,262,catapult_fpga_latency
Throughput,379.794910748196,catapult,LUT,1684,catapult_fpga_latency
Throughput,379.794910748196,catapult,FF,1195,catapult_fpga_latency
Throughput,379.794910748196,catapult,DSP,0,catapult_fpga_latency
Throughput,379.794910748196,catapult,BRAM,0,catapult_fpga_latency
Throughput,379.794910748196,catapult,CLB,262,catapult_fpga_latency
Throughput,379.794910748196,catapult,LUT,1684,catapult_fpga_latency
Throughput,379.794910748196,catapult,FF,1195,catapult_fpga_latency
Throughput,379.794910748196,catapult,DSP,0,catapult_fpga_latency
Throughput,379.794910748196,catapult,BRAM,0,catapult_fpga_latency
Throughput,379.794910748196,catapult,CLB,262,catapult_fpga_latency
Throughput,379.794910748196,catapult,LUT,1684,catapult_fpga_latency
Throughput,379.794910748196,catapult,FF,1195,catapult_fpga_latency
Throughput,379.794910748196,catapult,DSP,0,catapult_fpga_latency
Throughput,379.794910748196,catapult,BRAM,0,catapult_fpga_latency
Throughput,379.794910748196,catapult,CLB,262,catapult_fpga_latency
Throughput,379.794910748196,catapult,LUT,1684,catapult_fpga_latency
Throughput,379.794910748196,catapult,FF,1195,catapult_fpga_latency
Throughput,379.794910748196,catapult,DSP,0,catapult_fpga_latency
Throughput,379.794910748196,catapult,BRAM,0,catapult_fpga_latency
Throughput,250.25025025025022,catapult,CLB,463,catapult_fpga_latency
Throughput,250.25025025025022,catapult,LUT,2253,catapult_fpga_latency
Throughput,250.25025025025022,catapult,FF,1242,catapult_fpga_latency
Throughput,250.25025025025022,catapult,DSP,0,catapult_fpga_latency
Throughput,250.25025025025022,catapult,BRAM,0,catapult_fpga_latency
Throughput,249.3143854400399,catapult,CLB,413,catapult_fpga_latency
Throughput,249.3143854400399,catapult,LUT,2659,catapult_fpga_latency
Throughput,249.3143854400399,catapult,FF,1356,catapult_fpga_latency
Throughput,249.3143854400399,catapult,DSP,0,catapult_fpga_latency
Throughput,249.3143854400399,catapult,BRAM,0,catapult_fpga_latency
Throughput,261.5062761506276,catapult,CLB,446,catapult_fpga_latency
Throughput,261.5062761506276,catapult,LUT,2909,catapult_fpga_latency
Throughput,261.5062761506276,catapult,FF,1499,catapult_fpga_latency
Throughput,261.5062761506276,catapult,DSP,0,catapult_fpga_latency
Throughput,261.5062761506276,catapult,BRAM,0,catapult_fpga_latency
Throughput,417.1881518564873,catapult,CLB,345,catapult_fpga_latency
Throughput,417.1881518564873,catapult,LUT,2078,catapult_fpga_latency
Throughput,417.1881518564873,catapult,FF,1431,catapult_fpga_latency
Throughput,417.1881518564873,catapult,DSP,0,catapult_fpga_latency
Throughput,417.1881518564873,catapult,BRAM,0,catapult_fpga_latency
Throughput,417.1881518564873,catapult,CLB,345,catapult_fpga_latency
Throughput,417.1881518564873,catapult,LUT,2078,catapult_fpga_latency
Throughput,417.1881518564873,catapult,FF,1431,catapult_fpga_latency
Throughput,417.1881518564873,catapult,DSP,0,catapult_fpga_latency
Throughput,417.1881518564873,catapult,BRAM,0,catapult_fpga_latency
Throughput,417.1881518564873,catapult,CLB,345,catapult_fpga_latency
Throughput,417.1881518564873,catapult,LUT,2078,catapult_fpga_latency
Throughput,417.1881518564873,catapult,FF,1431,catapult_fpga_latency
Throughput,417.1881518564873,catapult,DSP,0,catapult_fpga_latency
Throughput,417.1881518564873,catapult,BRAM,0,catapult_fpga_latency
Throughput,417.1881518564873,catapult,CLB,345,catapult_fpga_latency
Throughput,417.1881518564873,catapult,LUT,2078,catapult_fpga_latency
Throughput,417.1881518564873,catapult,FF,1431,catapult_fpga_latency
Throughput,417.1881518564873,catapult,DSP,0,catapult_fpga_latency
Throughput,417.1881518564873,catapult,BRAM,0,catapult_fpga_latency
Throughput,417.1881518564873,catapult,CLB,345,catapult_fpga_latency
Throughput,417.1881518564873,catapult,LUT,2078,catapult_fpga_latency
Throughput,417.1881518564873,catapult,FF,1431,catapult_fpga_latency
Throughput,417.1881518564873,catapult,DSP,0,catapult_fpga_latency
Throughput,417.1881518564873,catapult,BRAM,0,catapult_fpga_latency
Throughput,216.82567215958372,catapult,CLB,308,catapult_fpga_latency
Throughput,216.82567215958372,catapult,LUT,1505,catapult_fpga_latency
Throughput,216.82567215958372,catapult,FF,1293,catapult_fpga_latency
Throughput,216.82567215958372,catapult,DSP,0,catapult_fpga_latency
Throughput,216.82567215958372,catapult,BRAM,0,catapult_fpga_latency
Throughput,207.29684908789386,catapult,CLB,328,catapult_fpga_latency
Throughput,207.29684908789386,catapult,LUT,1811,catapult_fpga_latency
Throughput,207.29684908789386,catapult,FF,1344,catapult_fpga_latency
Throughput,207.29684908789386,catapult,DSP,0,catapult_fpga_latency
Throughput,207.29684908789386,catapult,BRAM,0,catapult_fpga_latency
Throughput,230.89355806972986,catapult,CLB,391,catapult_fpga_latency
Throughput,230.89355806972986,catapult,LUT,2686,catapult_fpga_latency
Throughput,230.89355806972986,catapult,FF,1491,catapult_fpga_latency
Throughput,230.89355806972986,catapult,DSP,0,catapult_fpga_latency
Throughput,230.89355806972986,catapult,BRAM,0,catapult_fpga_latency
Throughput,446.62795891022773,catapult,CLB,270,catapult_fpga_latency
Throughput,446.62795891022773,catapult,LUT,1741,catapult_fpga_latency
Throughput,446.62795891022773,catapult,FF,1193,catapult_fpga_latency
Throughput,446.62795891022773,catapult,DSP,0,catapult_fpga_latency
Throughput,446.62795891022773,catapult,BRAM,0,catapult_fpga_latency
Throughput,446.62795891022773,catapult,CLB,270,catapult_fpga_latency
Throughput,446.62795891022773,catapult,LUT,1741,catapult_fpga_latency
Throughput,446.62795891022773,catapult,FF,1193,catapult_fpga_latency
Throughput,446.62795891022773,catapult,DSP,0,catapult_fpga_latency
Throughput,446.62795891022773,catapult,BRAM,0,catapult_fpga_latency
Throughput,446.62795891022773,catapult,CLB,270,catapult_fpga_latency
Throughput,446.62795891022773,catapult,LUT,1741,catapult_fpga_latency
Throughput,446.62795891022773,catapult,FF,1193,catapult_fpga_latency
Throughput,446.62795891022773,catapult,DSP,0,catapult_fpga_latency
Throughput,446.62795891022773,catapult,BRAM,0,catapult_fpga_latency
Throughput,446.62795891022773,catapult,CLB,270,catapult_fpga_latency
Throughput,446.62795891022773,catapult,LUT,1741,catapult_fpga_latency
Throughput,446.62795891022773,catapult,FF,1193,catapult_fpga_latency
Throughput,446.62795891022773,catapult,DSP,0,catapult_fpga_latency
Throughput,446.62795891022773,catapult,BRAM,0,catapult_fpga_latency
Throughput,446.62795891022773,catapult,CLB,270,catapult_fpga_latency
Throughput,446.62795891022773,catapult,LUT,1741,catapult_fpga_latency
Throughput,446.62795891022773,catapult,FF,1193,catapult_fpga_latency
Throughput,446.62795891022773,catapult,DSP,0,catapult_fpga_latency
Throughput,446.62795891022773,catapult,BRAM,0,catapult_fpga_latency
Throughput,143.26647564469914,catapult,CLB,412,catapult_fpga_latency
Throughput,143.26647564469914,catapult,LUT,2248,catapult_fpga_latency
Throughput,143.26647564469914,catapult,FF,1321,catapult_fpga_latency
Throughput,143.26647564469914,catapult,DSP,0,catapult_fpga_latency
Throughput,143.26647564469914,catapult,BRAM,0,catapult_fpga_latency
Throughput,161.23831022250886,catapult,CLB,449,catapult_fpga_latency
Throughput,161.23831022250886,catapult,LUT,2467,catapult_fpga_latency
Throughput,161.23831022250886,catapult,FF,1723,catapult_fpga_latency
Throughput,161.23831022250886,catapult,DSP,0,catapult_fpga_latency
Throughput,161.23831022250886,catapult,BRAM,0,catapult_fpga_latency
Throughput,171.58544955387782,catapult,CLB,426,catapult_fpga_latency
Throughput,171.58544955387782,catapult,LUT,2749,catapult_fpga_latency
Throughput,171.58544955387782,catapult,FF,1749,catapult_fpga_latency
Throughput,171.58544955387782,catapult,DSP,0,catapult_fpga_latency
Throughput,171.58544955387782,catapult,BRAM,0,catapult_fpga_latency
Throughput,166.27868307283006,catapult,CLB,461,catapult_fpga_latency
Throughput,166.27868307283006,catapult,LUT,2587,catapult_fpga_latency
Throughput,166.27868307283006,catapult,FF,1210,catapult_fpga_latency
Throughput,166.27868307283006,catapult,DSP,0,catapult_fpga_latency
Throughput,166.27868307283006,catapult,BRAM,0,catapult_fpga_latency
Throughput,166.27868307283006,catapult,CLB,461,catapult_fpga_latency
Throughput,166.27868307283006,catapult,LUT,2587,catapult_fpga_latency
Throughput,166.27868307283006,catapult,FF,1210,catapult_fpga_latency
Throughput,166.27868307283006,catapult,DSP,0,catapult_fpga_latency
Throughput,166.27868307283006,catapult,BRAM,0,catapult_fpga_latency
Throughput,166.27868307283006,catapult,CLB,461,catapult_fpga_latency
Throughput,166.27868307283006,catapult,LUT,2587,catapult_fpga_latency
Throughput,166.27868307283006,catapult,FF,1210,catapult_fpga_latency
Throughput,166.27868307283006,catapult,DSP,0,catapult_fpga_latency
Throughput,166.27868307283006,catapult,BRAM,0,catapult_fpga_latency
Throughput,166.27868307283006,catapult,CLB,461,catapult_fpga_latency
Throughput,166.27868307283006,catapult,LUT,2587,catapult_fpga_latency
Throughput,166.27868307283006,catapult,FF,1210,catapult_fpga_latency
Throughput,166.27868307283006,catapult,DSP,0,catapult_fpga_latency
Throughput,166.27868307283006,catapult,BRAM,0,catapult_fpga_latency
Throughput,166.27868307283006,catapult,CLB,461,catapult_fpga_latency
Throughput,166.27868307283006,catapult,LUT,2587,catapult_fpga_latency
Throughput,166.27868307283006,catapult,FF,1210,catapult_fpga_latency
Throughput,166.27868307283006,catapult,DSP,0,catapult_fpga_latency
Throughput,166.27868307283006,catapult,BRAM,0,catapult_fpga_latency
Throughput,124.37810945273631,catapult,CLB,375,catapult_fpga_latency
Throughput,124.37810945273631,catapult,LUT,1689,catapult_fpga_latency
Throughput,124.37810945273631,catapult,FF,1309,catapult_fpga_latency
Throughput,124.37810945273631,catapult,DSP,0,catapult_fpga_latency
Throughput,124.37810945273631,catapult,BRAM,0,catapult_fpga_latency
Throughput,166.97278343629986,catapult,CLB,390,catapult_fpga_latency
Throughput,166.97278343629986,catapult,LUT,2400,catapult_fpga_latency
Throughput,166.97278343629986,catapult,FF,1715,catapult_fpga_latency
Throughput,166.97278343629986,catapult,DSP,0,catapult_fpga_latency
Throughput,166.97278343629986,catapult,BRAM,0,catapult_fpga_latency
Throughput,161.89088554314392,catapult,CLB,392,catapult_fpga_latency
Throughput,161.89088554314392,catapult,LUT,2366,catapult_fpga_latency
Throughput,161.89088554314392,catapult,FF,1736,catapult_fpga_latency
Throughput,161.89088554314392,catapult,DSP,0,catapult_fpga_latency
Throughput,161.89088554314392,catapult,BRAM,0,catapult_fpga_latency
Throughput,194.40124416796266,catapult,CLB,431,catapult_fpga_latency
Throughput,194.40124416796266,catapult,LUT,2772,catapult_fpga_latency
Throughput,194.40124416796266,catapult,FF,1201,catapult_fpga_latency
Throughput,194.40124416796266,catapult,DSP,0,catapult_fpga_latency
Throughput,194.40124416796266,catapult,BRAM,0,catapult_fpga_latency
Throughput,194.40124416796266,catapult,CLB,431,catapult_fpga_latency
Throughput,194.40124416796266,catapult,LUT,2772,catapult_fpga_latency
Throughput,194.40124416796266,catapult,FF,1201,catapult_fpga_latency
Throughput,194.40124416796266,catapult,DSP,0,catapult_fpga_latency
Throughput,194.40124416796266,catapult,BRAM,0,catapult_fpga_latency
Throughput,194.40124416796266,catapult,CLB,431,catapult_fpga_latency
Throughput,194.40124416796266,catapult,LUT,2772,catapult_fpga_latency
Throughput,194.40124416796266,catapult,FF,1201,catapult_fpga_latency
Throughput,194.40124416796266,catapult,DSP,0,catapult_fpga_latency
Throughput,194.40124416796266,catapult,BRAM,0,catapult_fpga_latency
Throughput,194.40124416796266,catapult,CLB,431,catapult_fpga_latency
Throughput,194.40124416796266,catapult,LUT,2772,catapult_fpga_latency
Throughput,194.40124416796266,catapult,FF,1201,catapult_fpga_latency
Throughput,194.40124416796266,catapult,DSP,0,catapult_fpga_latency
Throughput,194.40124416796266,catapult,BRAM,0,catapult_fpga_latency
Throughput,194.40124416796266,catapult,CLB,431,catapult_fpga_latency
Throughput,194.40124416796266,catapult,LUT,2772,catapult_fpga_latency
Throughput,194.40124416796266,catapult,FF,1201,catapult_fpga_latency
Throughput,194.40124416796266,catapult,DSP,0,catapult_fpga_latency
Throughput,194.40124416796266,catapult,BRAM,0,catapult_fpga_latency
Throughput,117.06860220088973,catapult,CLB,473,catapult_fpga_latency
Throughput,117.06860220088973,catapult,LUT,2342,catapult_fpga_latency
Throughput,117.06860220088973,catapult,FF,1251,catapult_fpga_latency
Throughput,117.06860220088973,catapult,DSP,0,catapult_fpga_latency
Throughput,117.06860220088973,catapult,BRAM,0,catapult_fpga_latency
Throughput,155.4001554001554,catapult,CLB,425,catapult_fpga_latency
Throughput,155.4001554001554,catapult,LUT,2509,catapult_fpga_latency
Throughput,155.4001554001554,catapult,FF,1743,catapult_fpga_latency
Throughput,155.4001554001554,catapult,DSP,0,catapult_fpga_latency
Throughput,155.4001554001554,catapult,BRAM,0,catapult_fpga_latency
Throughput,154.5595054095827,catapult,CLB,406,catapult_fpga_latency
Throughput,154.5595054095827,catapult,LUT,2404,catapult_fpga_latency
Throughput,154.5595054095827,catapult,FF,1756,catapult_fpga_latency
Throughput,154.5595054095827,catapult,DSP,0,catapult_fpga_latency
Throughput,154.5595054095827,catapult,BRAM,0,catapult_fpga_latency
Throughput,166.19577862722286,catapult,CLB,474,catapult_fpga_latency
Throughput,166.19577862722286,catapult,LUT,2858,catapult_fpga_latency
Throughput,166.19577862722286,catapult,FF,1424,catapult_fpga_latency
Throughput,166.19577862722286,catapult,DSP,0,catapult_fpga_latency
Throughput,166.19577862722286,catapult,BRAM,0,catapult_fpga_latency
Throughput,166.19577862722286,catapult,CLB,474,catapult_fpga_latency
Throughput,166.19577862722286,catapult,LUT,2858,catapult_fpga_latency
Throughput,166.19577862722286,catapult,FF,1424,catapult_fpga_latency
Throughput,166.19577862722286,catapult,DSP,0,catapult_fpga_latency
Throughput,166.19577862722286,catapult,BRAM,0,catapult_fpga_latency
Throughput,166.19577862722286,catapult,CLB,474,catapult_fpga_latency
Throughput,166.19577862722286,catapult,LUT,2858,catapult_fpga_latency
Throughput,166.19577862722286,catapult,FF,1424,catapult_fpga_latency
Throughput,166.19577862722286,catapult,DSP,0,catapult_fpga_latency
Throughput,166.19577862722286,catapult,BRAM,0,catapult_fpga_latency
Throughput,166.19577862722286,catapult,CLB,474,catapult_fpga_latency
Throughput,166.19577862722286,catapult,LUT,2858,catapult_fpga_latency
Throughput,166.19577862722286,catapult,FF,1424,catapult_fpga_latency
Throughput,166.19577862722286,catapult,DSP,0,catapult_fpga_latency
Throughput,166.19577862722286,catapult,BRAM,0,catapult_fpga_latency
Throughput,166.19577862722286,catapult,CLB,474,catapult_fpga_latency
Throughput,166.19577862722286,catapult,LUT,2858,catapult_fpga_latency
Throughput,166.19577862722286,catapult,FF,1424,catapult_fpga_latency
Throughput,166.19577862722286,catapult,DSP,0,catapult_fpga_latency
Throughput,166.19577862722286,catapult,BRAM,0,catapult_fpga_latency
Throughput,141.7233560090703,catapult,CLB,366,catapult_fpga_latency
Throughput,141.7233560090703,catapult,LUT,1661,catapult_fpga_latency
Throughput,141.7233560090703,catapult,FF,1305,catapult_fpga_latency
Throughput,141.7233560090703,catapult,DSP,0,catapult_fpga_latency
Throughput,141.7233560090703,catapult,BRAM,0,catapult_fpga_latency
Throughput,172.2652885443583,catapult,CLB,309,catapult_fpga_latency
Throughput,172.2652885443583,catapult,LUT,1746,catapult_fpga_latency
Throughput,172.2652885443583,catapult,FF,1328,catapult_fpga_latency
Throughput,172.2652885443583,catapult,DSP,0,catapult_fpga_latency
Throughput,172.2652885443583,catapult,BRAM,0,catapult_fpga_latency
Throughput,163.66612111292963,catapult,CLB,349,catapult_fpga_latency
Throughput,163.66612111292963,catapult,LUT,2121,catapult_fpga_latency
Throughput,163.66612111292963,catapult,FF,1734,catapult_fpga_latency
Throughput,163.66612111292963,catapult,DSP,0,catapult_fpga_latency
Throughput,163.66612111292963,catapult,BRAM,0,catapult_fpga_latency
Throughput,173.01038062283735,catapult,CLB,400,catapult_fpga_latency
Throughput,173.01038062283735,catapult,LUT,2495,catapult_fpga_latency
Throughput,173.01038062283735,catapult,FF,1189,catapult_fpga_latency
Throughput,173.01038062283735,catapult,DSP,0,catapult_fpga_latency
Throughput,173.01038062283735,catapult,BRAM,0,catapult_fpga_latency
Throughput,173.01038062283735,catapult,CLB,400,catapult_fpga_latency
Throughput,173.01038062283735,catapult,LUT,2495,catapult_fpga_latency
Throughput,173.01038062283735,catapult,FF,1189,catapult_fpga_latency
Throughput,173.01038062283735,catapult,DSP,0,catapult_fpga_latency
Throughput,173.01038062283735,catapult,BRAM,0,catapult_fpga_latency
Throughput,173.01038062283735,catapult,CLB,400,catapult_fpga_latency
Throughput,173.01038062283735,catapult,LUT,2495,catapult_fpga_latency
Throughput,173.01038062283735,catapult,FF,1189,catapult_fpga_latency
Throughput,173.01038062283735,catapult,DSP,0,catapult_fpga_latency
Throughput,173.01038062283735,catapult,BRAM,0,catapult_fpga_latency
Throughput,173.01038062283735,catapult,CLB,400,catapult_fpga_latency
Throughput,173.01038062283735,catapult,LUT,2495,catapult_fpga_latency
Throughput,173.01038062283735,catapult,FF,1189,catapult_fpga_latency
Throughput,173.01038062283735,catapult,DSP,0,catapult_fpga_latency
Throughput,173.01038062283735,catapult,BRAM,0,catapult_fpga_latency
Throughput,173.01038062283735,catapult,CLB,400,catapult_fpga_latency
Throughput,173.01038062283735,catapult,LUT,2495,catapult_fpga_latency
Throughput,173.01038062283735,catapult,FF,1189,catapult_fpga_latency
Throughput,173.01038062283735,catapult,DSP,0,catapult_fpga_latency
Throughput,173.01038062283735,catapult,BRAM,0,catapult_fpga_latency
Throughput,80.52178114179885,catapult,CLB,452,catapult_fpga_latency
Throughput,80.52178114179885,catapult,LUT,2532,catapult_fpga_latency
Throughput,80.52178114179885,catapult,FF,1397,catapult_fpga_latency
Throughput,80.52178114179885,catapult,DSP,0,catapult_fpga_latency
Throughput,80.52178114179885,catapult,BRAM,0,catapult_fpga_latency
Throughput,89.58165367732688,catapult,CLB,448,catapult_fpga_latency
Throughput,89.58165367732688,catapult,LUT,2726,catapult_fpga_latency
Throughput,89.58165367732688,catapult,FF,1431,catapult_fpga_latency
Throughput,89.58165367732688,catapult,DSP,0,catapult_fpga_latency
Throughput,89.58165367732688,catapult,BRAM,0,catapult_fpga_latency
Throughput,86.73026886383347,catapult,CLB,532,catapult_fpga_latency
Throughput,86.73026886383347,catapult,LUT,3291,catapult_fpga_latency
Throughput,86.73026886383347,catapult,FF,1598,catapult_fpga_latency
Throughput,86.73026886383347,catapult,DSP,0,catapult_fpga_latency
Throughput,86.73026886383347,catapult,BRAM,0,catapult_fpga_latency
Throughput,109.54102311315587,catapult,CLB,669,catapult_fpga_latency
Throughput,109.54102311315587,catapult,LUT,4225,catapult_fpga_latency
Throughput,109.54102311315587,catapult,FF,1308,catapult_fpga_latency
Throughput,109.54102311315587,catapult,DSP,0,catapult_fpga_latency
Throughput,109.54102311315587,catapult,BRAM,0,catapult_fpga_latency
Throughput,109.54102311315587,catapult,CLB,669,catapult_fpga_latency
Throughput,109.54102311315587,catapult,LUT,4225,catapult_fpga_latency
Throughput,109.54102311315587,catapult,FF,1308,catapult_fpga_latency
Throughput,109.54102311315587,catapult,DSP,0,catapult_fpga_latency
Throughput,109.54102311315587,catapult,BRAM,0,catapult_fpga_latency
Throughput,109.54102311315587,catapult,CLB,669,catapult_fpga_latency
Throughput,109.54102311315587,catapult,LUT,4225,catapult_fpga_latency
Throughput,109.54102311315587,catapult,FF,1308,catapult_fpga_latency
Throughput,109.54102311315587,catapult,DSP,0,catapult_fpga_latency
Throughput,109.54102311315587,catapult,BRAM,0,catapult_fpga_latency
Throughput,109.54102311315587,catapult,CLB,669,catapult_fpga_latency
Throughput,109.54102311315587,catapult,LUT,4225,catapult_fpga_latency
Throughput,109.54102311315587,catapult,FF,1308,catapult_fpga_latency
Throughput,109.54102311315587,catapult,DSP,0,catapult_fpga_latency
Throughput,109.54102311315587,catapult,BRAM,0,catapult_fpga_latency
Throughput,109.54102311315587,catapult,CLB,669,catapult_fpga_latency
Throughput,109.54102311315587,catapult,LUT,4225,catapult_fpga_latency
Throughput,109.54102311315587,catapult,FF,1308,catapult_fpga_latency
Throughput,109.54102311315587,catapult,DSP,0,catapult_fpga_latency
Throughput,109.54102311315587,catapult,BRAM,0,catapult_fpga_latency
Throughput,83.68901163277262,catapult,CLB,392,catapult_fpga_latency
Throughput,83.68901163277262,catapult,LUT,1919,catapult_fpga_latency
Throughput,83.68901163277262,catapult,FF,1381,catapult_fpga_latency
Throughput,83.68901163277262,catapult,DSP,0,catapult_fpga_latency
Throughput,83.68901163277262,catapult,BRAM,0,catapult_fpga_latency
Throughput,86.05851979345955,catapult,CLB,455,catapult_fpga_latency
Throughput,86.05851979345955,catapult,LUT,2897,catapult_fpga_latency
Throughput,86.05851979345955,catapult,FF,1429,catapult_fpga_latency
Throughput,86.05851979345955,catapult,DSP,0,catapult_fpga_latency
Throughput,86.05851979345955,catapult,BRAM,0,catapult_fpga_latency
Throughput,89.53353030710001,catapult,CLB,481,catapult_fpga_latency
Throughput,89.53353030710001,catapult,LUT,3000,catapult_fpga_latency
Throughput,89.53353030710001,catapult,FF,1579,catapult_fpga_latency
Throughput,89.53353030710001,catapult,DSP,0,catapult_fpga_latency
Throughput,89.53353030710001,catapult,BRAM,0,catapult_fpga_latency
Throughput,114.11617026132603,catapult,CLB,701,catapult_fpga_latency
Throughput,114.11617026132603,catapult,LUT,4174,catapult_fpga_latency
Throughput,114.11617026132603,catapult,FF,1294,catapult_fpga_latency
Throughput,114.11617026132603,catapult,DSP,0,catapult_fpga_latency
Throughput,114.11617026132603,catapult,BRAM,0,catapult_fpga_latency
Throughput,114.11617026132603,catapult,CLB,701,catapult_fpga_latency
Throughput,114.11617026132603,catapult,LUT,4174,catapult_fpga_latency
Throughput,114.11617026132603,catapult,FF,1294,catapult_fpga_latency
Throughput,114.11617026132603,catapult,DSP,0,catapult_fpga_latency
Throughput,114.11617026132603,catapult,BRAM,0,catapult_fpga_latency
Throughput,114.11617026132603,catapult,CLB,701,catapult_fpga_latency
Throughput,114.11617026132603,catapult,LUT,4174,catapult_fpga_latency
Throughput,114.11617026132603,catapult,FF,1294,catapult_fpga_latency
Throughput,114.11617026132603,catapult,DSP,0,catapult_fpga_latency
Throughput,114.11617026132603,catapult,BRAM,0,catapult_fpga_latency
Throughput,114.11617026132603,catapult,CLB,701,catapult_fpga_latency
Throughput,114.11617026132603,catapult,LUT,4174,catapult_fpga_latency
Throughput,114.11617026132603,catapult,FF,1294,catapult_fpga_latency
Throughput,114.11617026132603,catapult,DSP,0,catapult_fpga_latency
Throughput,114.11617026132603,catapult,BRAM,0,catapult_fpga_latency
Throughput,114.11617026132603,catapult,CLB,701,catapult_fpga_latency
Throughput,114.11617026132603,catapult,LUT,4174,catapult_fpga_latency
Throughput,114.11617026132603,catapult,FF,1294,catapult_fpga_latency
Throughput,114.11617026132603,catapult,DSP,0,catapult_fpga_latency
Throughput,114.11617026132603,catapult,BRAM,0,catapult_fpga_latency
Throughput,84.30281571404485,catapult,CLB,552,catapult_fpga_latency
Throughput,84.30281571404485,catapult,LUT,2787,catapult_fpga_latency
Throughput,84.30281571404485,catapult,FF,1328,catapult_fpga_latency
Throughput,84.30281571404485,catapult,DSP,0,catapult_fpga_latency
Throughput,84.30281571404485,catapult,BRAM,0,catapult_fpga_latency
Throughput,87.10042679209128,catapult,CLB,411,catapult_fpga_latency
Throughput,87.10042679209128,catapult,LUT,2684,catapult_fpga_latency
Throughput,87.10042679209128,catapult,FF,1435,catapult_fpga_latency
Throughput,87.10042679209128,catapult,DSP,0,catapult_fpga_latency
Throughput,87.10042679209128,catapult,BRAM,0,catapult_fpga_latency
Throughput,85.88851670531649,catapult,CLB,514,catapult_fpga_latency
Throughput,85.88851670531649,catapult,LUT,3131,catapult_fpga_latency
Throughput,85.88851670531649,catapult,FF,1578,catapult_fpga_latency
Throughput,85.88851670531649,catapult,DSP,0,catapult_fpga_latency
Throughput,85.88851670531649,catapult,BRAM,0,catapult_fpga_latency
Throughput,109.01558922925977,catapult,CLB,687,catapult_fpga_latency
Throughput,109.01558922925977,catapult,LUT,4389,catapult_fpga_latency
Throughput,109.01558922925977,catapult,FF,1496,catapult_fpga_latency
Throughput,109.01558922925977,catapult,DSP,0,catapult_fpga_latency
Throughput,109.01558922925977,catapult,BRAM,0,catapult_fpga_latency
Throughput,109.01558922925977,catapult,CLB,687,catapult_fpga_latency
Throughput,109.01558922925977,catapult,LUT,4389,catapult_fpga_latency
Throughput,109.01558922925977,catapult,FF,1496,catapult_fpga_latency
Throughput,109.01558922925977,catapult,DSP,0,catapult_fpga_latency
Throughput,109.01558922925977,catapult,BRAM,0,catapult_fpga_latency
Throughput,109.01558922925977,catapult,CLB,687,catapult_fpga_latency
Throughput,109.01558922925977,catapult,LUT,4389,catapult_fpga_latency
Throughput,109.01558922925977,catapult,FF,1496,catapult_fpga_latency
Throughput,109.01558922925977,catapult,DSP,0,catapult_fpga_latency
Throughput,109.01558922925977,catapult,BRAM,0,catapult_fpga_latency
Throughput,109.01558922925977,catapult,CLB,687,catapult_fpga_latency
Throughput,109.01558922925977,catapult,LUT,4389,catapult_fpga_latency
Throughput,109.01558922925977,catapult,FF,1496,catapult_fpga_latency
Throughput,109.01558922925977,catapult,DSP,0,catapult_fpga_latency
Throughput,109.01558922925977,catapult,BRAM,0,catapult_fpga_latency
Throughput,109.01558922925977,catapult,CLB,687,catapult_fpga_latency
Throughput,109.01558922925977,catapult,LUT,4389,catapult_fpga_latency
Throughput,109.01558922925977,catapult,FF,1496,catapult_fpga_latency
Throughput,109.01558922925977,catapult,DSP,0,catapult_fpga_latency
Throughput,109.01558922925977,catapult,BRAM,0,catapult_fpga_latency
Throughput,84.28150021070374,catapult,CLB,372,catapult_fpga_latency
Throughput,84.28150021070374,catapult,LUT,1820,catapult_fpga_latency
Throughput,84.28150021070374,catapult,FF,1379,catapult_fpga_latency
Throughput,84.28150021070374,catapult,DSP,0,catapult_fpga_latency
Throughput,84.28150021070374,catapult,BRAM,0,catapult_fpga_latency
Throughput,87.0170553428472,catapult,CLB,373,catapult_fpga_latency
Throughput,87.0170553428472,catapult,LUT,2028,catapult_fpga_latency
Throughput,87.0170553428472,catapult,FF,1421,catapult_fpga_latency
Throughput,87.0170553428472,catapult,DSP,0,catapult_fpga_latency
Throughput,87.0170553428472,catapult,BRAM,0,catapult_fpga_latency
Throughput,83.40979230961715,catapult,CLB,483,catapult_fpga_latency
Throughput,83.40979230961715,catapult,LUT,3047,catapult_fpga_latency
Throughput,83.40979230961715,catapult,FF,1576,catapult_fpga_latency
Throughput,83.40979230961715,catapult,DSP,0,catapult_fpga_latency
Throughput,83.40979230961715,catapult,BRAM,0,catapult_fpga_latency
Throughput,114.39029970258522,catapult,CLB,616,catapult_fpga_latency
Throughput,114.39029970258522,catapult,LUT,3989,catapult_fpga_latency
Throughput,114.39029970258522,catapult,FF,1287,catapult_fpga_latency
Throughput,114.39029970258522,catapult,DSP,0,catapult_fpga_latency
Throughput,114.39029970258522,catapult,BRAM,0,catapult_fpga_latency
Throughput,114.39029970258522,catapult,CLB,616,catapult_fpga_latency
Throughput,114.39029970258522,catapult,LUT,3989,catapult_fpga_latency
Throughput,114.39029970258522,catapult,FF,1287,catapult_fpga_latency
Throughput,114.39029970258522,catapult,DSP,0,catapult_fpga_latency
Throughput,114.39029970258522,catapult,BRAM,0,catapult_fpga_latency
Throughput,114.39029970258522,catapult,CLB,616,catapult_fpga_latency
Throughput,114.39029970258522,catapult,LUT,3989,catapult_fpga_latency
Throughput,114.39029970258522,catapult,FF,1287,catapult_fpga_latency
Throughput,114.39029970258522,catapult,DSP,0,catapult_fpga_latency
Throughput,114.39029970258522,catapult,BRAM,0,catapult_fpga_latency
Throughput,114.39029970258522,catapult,CLB,616,catapult_fpga_latency
Throughput,114.39029970258522,catapult,LUT,3989,catapult_fpga_latency
Throughput,114.39029970258522,catapult,FF,1287,catapult_fpga_latency
Throughput,114.39029970258522,catapult,DSP,0,catapult_fpga_latency
Throughput,114.39029970258522,catapult,BRAM,0,catapult_fpga_latency
Throughput,114.39029970258522,catapult,CLB,616,catapult_fpga_latency
Throughput,114.39029970258522,catapult,LUT,3989,catapult_fpga_latency
Throughput,114.39029970258522,catapult,FF,1287,catapult_fpga_latency
Throughput,114.39029970258522,catapult,DSP,0,catapult_fpga_latency
Throughput,114.39029970258522,catapult,BRAM,0,catapult_fpga_latency
Throughput,63.62537379907108,catapult,CLB,477,catapult_fpga_latency
Throughput,63.62537379907108,catapult,LUT,2557,catapult_fpga_latency
Throughput,63.62537379907108,catapult,FF,1458,catapult_fpga_latency
Throughput,63.62537379907108,catapult,DSP,0,catapult_fpga_latency
Throughput,63.62537379907108,catapult,BRAM,0,catapult_fpga_latency
Throughput,74.9512816669165,catapult,CLB,559,catapult_fpga_latency
Throughput,74.9512816669165,catapult,LUT,3269,catapult_fpga_latency
Throughput,74.9512816669165,catapult,FF,1853,catapult_fpga_latency
Throughput,74.9512816669165,catapult,DSP,0,catapult_fpga_latency
Throughput,74.9512816669165,catapult,BRAM,0,catapult_fpga_latency
Throughput,78.57311228097744,catapult,CLB,520,catapult_fpga_latency
Throughput,78.57311228097744,catapult,LUT,3094,catapult_fpga_latency
Throughput,78.57311228097744,catapult,FF,1884,catapult_fpga_latency
Throughput,78.57311228097744,catapult,DSP,0,catapult_fpga_latency
Throughput,78.57311228097744,catapult,BRAM,0,catapult_fpga_latency
Throughput,78.93905904641616,catapult,CLB,680,catapult_fpga_latency
Throughput,78.93905904641616,catapult,LUT,4389,catapult_fpga_latency
Throughput,78.93905904641616,catapult,FF,1369,catapult_fpga_latency
Throughput,78.93905904641616,catapult,DSP,0,catapult_fpga_latency
Throughput,78.93905904641616,catapult,BRAM,0,catapult_fpga_latency
Throughput,78.93905904641616,catapult,CLB,680,catapult_fpga_latency
Throughput,78.93905904641616,catapult,LUT,4389,catapult_fpga_latency
Throughput,78.93905904641616,catapult,FF,1369,catapult_fpga_latency
Throughput,78.93905904641616,catapult,DSP,0,catapult_fpga_latency
Throughput,78.93905904641616,catapult,BRAM,0,catapult_fpga_latency
Throughput,78.93905904641616,catapult,CLB,680,catapult_fpga_latency
Throughput,78.93905904641616,catapult,LUT,4389,catapult_fpga_latency
Throughput,78.93905904641616,catapult,FF,1369,catapult_fpga_latency
Throughput,78.93905904641616,catapult,DSP,0,catapult_fpga_latency
Throughput,78.93905904641616,catapult,BRAM,0,catapult_fpga_latency
Throughput,78.93905904641616,catapult,CLB,680,catapult_fpga_latency
Throughput,78.93905904641616,catapult,LUT,4389,catapult_fpga_latency
Throughput,78.93905904641616,catapult,FF,1369,catapult_fpga_latency
Throughput,78.93905904641616,catapult,DSP,0,catapult_fpga_latency
Throughput,78.93905904641616,catapult,BRAM,0,catapult_fpga_latency
Throughput,78.93905904641616,catapult,CLB,680,catapult_fpga_latency
Throughput,78.93905904641616,catapult,LUT,4389,catapult_fpga_latency
Throughput,78.93905904641616,catapult,FF,1369,catapult_fpga_latency
Throughput,78.93905904641616,catapult,DSP,0,catapult_fpga_latency
Throughput,78.93905904641616,catapult,BRAM,0,catapult_fpga_latency
Throughput,57.826866362111836,catapult,CLB,445,catapult_fpga_latency
Throughput,57.826866362111836,catapult,LUT,2093,catapult_fpga_latency
Throughput,57.826866362111836,catapult,FF,1452,catapult_fpga_latency
Throughput,57.826866362111836,catapult,DSP,0,catapult_fpga_latency
Throughput,57.826866362111836,catapult,BRAM,0,catapult_fpga_latency
Throughput,73.05669199298656,catapult,CLB,500,catapult_fpga_latency
Throughput,73.05669199298656,catapult,LUT,2966,catapult_fpga_latency
Throughput,73.05669199298656,catapult,FF,1848,catapult_fpga_latency
Throughput,73.05669199298656,catapult,DSP,0,catapult_fpga_latency
Throughput,73.05669199298656,catapult,BRAM,0,catapult_fpga_latency
Throughput,77.86949073353061,catapult,CLB,461,catapult_fpga_latency
Throughput,77.86949073353061,catapult,LUT,2762,catapult_fpga_latency
Throughput,77.86949073353061,catapult,FF,1863,catapult_fpga_latency
Throughput,77.86949073353061,catapult,DSP,0,catapult_fpga_latency
Throughput,77.86949073353061,catapult,BRAM,0,catapult_fpga_latency
Throughput,80.52826542116283,catapult,CLB,654,catapult_fpga_latency
Throughput,80.52826542116283,catapult,LUT,4268,catapult_fpga_latency
Throughput,80.52826542116283,catapult,FF,1365,catapult_fpga_latency
Throughput,80.52826542116283,catapult,DSP,0,catapult_fpga_latency
Throughput,80.52826542116283,catapult,BRAM,0,catapult_fpga_latency
Throughput,80.52826542116283,catapult,CLB,654,catapult_fpga_latency
Throughput,80.52826542116283,catapult,LUT,4268,catapult_fpga_latency
Throughput,80.52826542116283,catapult,FF,1365,catapult_fpga_latency
Throughput,80.52826542116283,catapult,DSP,0,catapult_fpga_latency
Throughput,80.52826542116283,catapult,BRAM,0,catapult_fpga_latency
Throughput,80.52826542116283,catapult,CLB,654,catapult_fpga_latency
Throughput,80.52826542116283,catapult,LUT,4268,catapult_fpga_latency
Throughput,80.52826542116283,catapult,FF,1365,catapult_fpga_latency
Throughput,80.52826542116283,catapult,DSP,0,catapult_fpga_latency
Throughput,80.52826542116283,catapult,BRAM,0,catapult_fpga_latency
Throughput,80.52826542116283,catapult,CLB,654,catapult_fpga_latency
Throughput,80.52826542116283,catapult,LUT,4268,catapult_fpga_latency
Throughput,80.52826542116283,catapult,FF,1365,catapult_fpga_latency
Throughput,80.52826542116283,catapult,DSP,0,catapult_fpga_latency
Throughput,80.52826542116283,catapult,BRAM,0,catapult_fpga_latency
Throughput,80.52826542116283,catapult,CLB,654,catapult_fpga_latency
Throughput,80.52826542116283,catapult,LUT,4268,catapult_fpga_latency
Throughput,80.52826542116283,catapult,FF,1365,catapult_fpga_latency
Throughput,80.52826542116283,catapult,DSP,0,catapult_fpga_latency
Throughput,80.52826542116283,catapult,BRAM,0,catapult_fpga_latency
Throughput,55.2761041401802,catapult,CLB,571,catapult_fpga_latency
Throughput,55.2761041401802,catapult,LUT,2911,catapult_fpga_latency
Throughput,55.2761041401802,catapult,FF,1395,catapult_fpga_latency
Throughput,55.2761041401802,catapult,DSP,0,catapult_fpga_latency
Throughput,55.2761041401802,catapult,BRAM,0,catapult_fpga_latency
Throughput,66.07201850016519,catapult,CLB,532,catapult_fpga_latency
Throughput,66.07201850016519,catapult,LUT,3154,catapult_fpga_latency
Throughput,66.07201850016519,catapult,FF,1858,catapult_fpga_latency
Throughput,66.07201850016519,catapult,DSP,0,catapult_fpga_latency
Throughput,66.07201850016519,catapult,BRAM,0,catapult_fpga_latency
Throughput,63.767376610126256,catapult,CLB,482,catapult_fpga_latency
Throughput,63.767376610126256,catapult,LUT,2985,catapult_fpga_latency
Throughput,63.767376610126256,catapult,FF,1866,catapult_fpga_latency
Throughput,63.767376610126256,catapult,DSP,0,catapult_fpga_latency
Throughput,63.767376610126256,catapult,BRAM,0,catapult_fpga_latency
Throughput,76.44675483525724,catapult,CLB,737,catapult_fpga_latency
Throughput,76.44675483525724,catapult,LUT,4977,catapult_fpga_latency
Throughput,76.44675483525724,catapult,FF,1476,catapult_fpga_latency
Throughput,76.44675483525724,catapult,DSP,0,catapult_fpga_latency
Throughput,76.44675483525724,catapult,BRAM,0,catapult_fpga_latency
Throughput,76.44675483525724,catapult,CLB,737,catapult_fpga_latency
Throughput,76.44675483525724,catapult,LUT,4977,catapult_fpga_latency
Throughput,76.44675483525724,catapult,FF,1476,catapult_fpga_latency
Throughput,76.44675483525724,catapult,DSP,0,catapult_fpga_latency
Throughput,76.44675483525724,catapult,BRAM,0,catapult_fpga_latency
Throughput,76.44675483525724,catapult,CLB,737,catapult_fpga_latency
Throughput,76.44675483525724,catapult,LUT,4977,catapult_fpga_latency
Throughput,76.44675483525724,catapult,FF,1476,catapult_fpga_latency
Throughput,76.44675483525724,catapult,DSP,0,catapult_fpga_latency
Throughput,76.44675483525724,catapult,BRAM,0,catapult_fpga_latency
Throughput,76.44675483525724,catapult,CLB,737,catapult_fpga_latency
Throughput,76.44675483525724,catapult,LUT,4977,catapult_fpga_latency
Throughput,76.44675483525724,catapult,FF,1476,catapult_fpga_latency
Throughput,76.44675483525724,catapult,DSP,0,catapult_fpga_latency
Throughput,76.44675483525724,catapult,BRAM,0,catapult_fpga_latency
Throughput,76.44675483525724,catapult,CLB,737,catapult_fpga_latency
Throughput,76.44675483525724,catapult,LUT,4977,catapult_fpga_latency
Throughput,76.44675483525724,catapult,FF,1476,catapult_fpga_latency
Throughput,76.44675483525724,catapult,DSP,0,catapult_fpga_latency
Throughput,76.44675483525724,catapult,BRAM,0,catapult_fpga_latency
Throughput,63.836578359399944,catapult,CLB,424,catapult_fpga_latency
Throughput,63.836578359399944,catapult,LUT,2132,catapult_fpga_latency
Throughput,63.836578359399944,catapult,FF,1450,catapult_fpga_latency
Throughput,63.836578359399944,catapult,DSP,0,catapult_fpga_latency
Throughput,63.836578359399944,catapult,BRAM,0,catapult_fpga_latency
Throughput,71.55635062611807,catapult,CLB,442,catapult_fpga_latency
Throughput,71.55635062611807,catapult,LUT,2481,catapult_fpga_latency
Throughput,71.55635062611807,catapult,FF,1462,catapult_fpga_latency
Throughput,71.55635062611807,catapult,DSP,0,catapult_fpga_latency
Throughput,71.55635062611807,catapult,BRAM,0,catapult_fpga_latency
Throughput,83.9560070523046,catapult,CLB,446,catapult_fpga_latency
Throughput,83.9560070523046,catapult,LUT,2768,catapult_fpga_latency
Throughput,83.9560070523046,catapult,FF,1861,catapult_fpga_latency
Throughput,83.9560070523046,catapult,DSP,0,catapult_fpga_latency
Throughput,83.9560070523046,catapult,BRAM,0,catapult_fpga_latency
Throughput,77.7121541809139,catapult,CLB,629,catapult_fpga_latency
Throughput,77.7121541809139,catapult,LUT,4159,catapult_fpga_latency
Throughput,77.7121541809139,catapult,FF,1363,catapult_fpga_latency
Throughput,77.7121541809139,catapult,DSP,0,catapult_fpga_latency
Throughput,77.7121541809139,catapult,BRAM,0,catapult_fpga_latency
Throughput,77.7121541809139,catapult,CLB,629,catapult_fpga_latency
Throughput,77.7121541809139,catapult,LUT,4159,catapult_fpga_latency
Throughput,77.7121541809139,catapult,FF,1363,catapult_fpga_latency
Throughput,77.7121541809139,catapult,DSP,0,catapult_fpga_latency
Throughput,77.7121541809139,catapult,BRAM,0,catapult_fpga_latency
Throughput,77.7121541809139,catapult,CLB,629,catapult_fpga_latency
Throughput,77.7121541809139,catapult,LUT,4159,catapult_fpga_latency
Throughput,77.7121541809139,catapult,FF,1363,catapult_fpga_latency
Throughput,77.7121541809139,catapult,DSP,0,catapult_fpga_latency
Throughput,77.7121541809139,catapult,BRAM,0,catapult_fpga_latency
Throughput,77.7121541809139,catapult,CLB,629,catapult_fpga_latency
Throughput,77.7121541809139,catapult,LUT,4159,catapult_fpga_latency
Throughput,77.7121541809139,catapult,FF,1363,catapult_fpga_latency
Throughput,77.7121541809139,catapult,DSP,0,catapult_fpga_latency
Throughput,77.7121541809139,catapult,BRAM,0,catapult_fpga_latency
Throughput,77.7121541809139,catapult,CLB,629,catapult_fpga_latency
Throughput,77.7121541809139,catapult,LUT,4159,catapult_fpga_latency
Throughput,77.7121541809139,catapult,FF,1363,catapult_fpga_latency
Throughput,77.7121541809139,catapult,DSP,0,catapult_fpga_latency
Throughput,77.7121541809139,catapult,BRAM,0,catapult_fpga_latency
Throughput,129.11555842479018,catapult,CLB,414,catapult_fpga_latency
Throughput,129.11555842479018,catapult,LUT,2179,catapult_fpga_latency
Throughput,129.11555842479018,catapult,FF,1345,catapult_fpga_latency
Throughput,129.11555842479018,catapult,DSP,0,catapult_fpga_latency
Throughput,129.11555842479018,catapult,BRAM,0,catapult_fpga_latency
Throughput,122.15978499877839,catapult,CLB,419,catapult_fpga_latency
Throughput,122.15978499877839,catapult,LUT,2622,catapult_fpga_latency
Throughput,122.15978499877839,catapult,FF,1382,catapult_fpga_latency
Throughput,122.15978499877839,catapult,DSP,0,catapult_fpga_latency
Throughput,122.15978499877839,catapult,BRAM,0,catapult_fpga_latency
Throughput,131.33701076963487,catapult,CLB,480,catapult_fpga_latency
Throughput,131.33701076963487,catapult,LUT,2982,catapult_fpga_latency
Throughput,131.33701076963487,catapult,FF,1539,catapult_fpga_latency
Throughput,131.33701076963487,catapult,DSP,0,catapult_fpga_latency
Throughput,131.33701076963487,catapult,BRAM,0,catapult_fpga_latency
Throughput,171.43836790673754,catapult,CLB,346,catapult_fpga_latency
Throughput,171.43836790673754,catapult,LUT,1996,catapult_fpga_latency
Throughput,171.43836790673754,catapult,FF,1242,catapult_fpga_latency
Throughput,171.43836790673754,catapult,DSP,0,catapult_fpga_latency
Throughput,171.43836790673754,catapult,BRAM,0,catapult_fpga_latency
Throughput,171.43836790673754,catapult,CLB,346,catapult_fpga_latency
Throughput,171.43836790673754,catapult,LUT,1996,catapult_fpga_latency
Throughput,171.43836790673754,catapult,FF,1242,catapult_fpga_latency
Throughput,171.43836790673754,catapult,DSP,0,catapult_fpga_latency
Throughput,171.43836790673754,catapult,BRAM,0,catapult_fpga_latency
Throughput,171.43836790673754,catapult,CLB,346,catapult_fpga_latency
Throughput,171.43836790673754,catapult,LUT,1996,catapult_fpga_latency
Throughput,171.43836790673754,catapult,FF,1242,catapult_fpga_latency
Throughput,171.43836790673754,catapult,DSP,0,catapult_fpga_latency
Throughput,171.43836790673754,catapult,BRAM,0,catapult_fpga_latency
Throughput,171.43836790673754,catapult,CLB,346,catapult_fpga_latency
Throughput,171.43836790673754,catapult,LUT,1996,catapult_fpga_latency
Throughput,171.43836790673754,catapult,FF,1242,catapult_fpga_latency
Throughput,171.43836790673754,catapult,DSP,0,catapult_fpga_latency
Throughput,171.43836790673754,catapult,BRAM,0,catapult_fpga_latency
Throughput,171.43836790673754,catapult,CLB,346,catapult_fpga_latency
Throughput,171.43836790673754,catapult,LUT,1996,catapult_fpga_latency
Throughput,171.43836790673754,catapult,FF,1242,catapult_fpga_latency
Throughput,171.43836790673754,catapult,DSP,0,catapult_fpga_latency
Throughput,171.43836790673754,catapult,BRAM,0,catapult_fpga_latency
Throughput,105.80890911014708,catapult,CLB,370,catapult_fpga_latency
Throughput,105.80890911014708,catapult,LUT,1646,catapult_fpga_latency
Throughput,105.80890911014708,catapult,FF,1337,catapult_fpga_latency
Throughput,105.80890911014708,catapult,DSP,0,catapult_fpga_latency
Throughput,105.80890911014708,catapult,BRAM,0,catapult_fpga_latency
Throughput,124.13108242303872,catapult,CLB,364,catapult_fpga_latency
Throughput,124.13108242303872,catapult,LUT,2490,catapult_fpga_latency
Throughput,124.13108242303872,catapult,FF,1381,catapult_fpga_latency
Throughput,124.13108242303872,catapult,DSP,0,catapult_fpga_latency
Throughput,124.13108242303872,catapult,BRAM,0,catapult_fpga_latency
Throughput,119.03344839900011,catapult,CLB,428,catapult_fpga_latency
Throughput,119.03344839900011,catapult,LUT,2692,catapult_fpga_latency
Throughput,119.03344839900011,catapult,FF,1529,catapult_fpga_latency
Throughput,119.03344839900011,catapult,DSP,0,catapult_fpga_latency
Throughput,119.03344839900011,catapult,BRAM,0,catapult_fpga_latency
Throughput,202.22446916076845,catapult,CLB,271,catapult_fpga_latency
Throughput,202.22446916076845,catapult,LUT,1803,catapult_fpga_latency
Throughput,202.22446916076845,catapult,FF,1224,catapult_fpga_latency
Throughput,202.22446916076845,catapult,DSP,0,catapult_fpga_latency
Throughput,202.22446916076845,catapult,BRAM,0,catapult_fpga_latency
Throughput,202.22446916076845,catapult,CLB,271,catapult_fpga_latency
Throughput,202.22446916076845,catapult,LUT,1803,catapult_fpga_latency
Throughput,202.22446916076845,catapult,FF,1224,catapult_fpga_latency
Throughput,202.22446916076845,catapult,DSP,0,catapult_fpga_latency
Throughput,202.22446916076845,catapult,BRAM,0,catapult_fpga_latency
Throughput,202.22446916076845,catapult,CLB,271,catapult_fpga_latency
Throughput,202.22446916076845,catapult,LUT,1803,catapult_fpga_latency
Throughput,202.22446916076845,catapult,FF,1224,catapult_fpga_latency
Throughput,202.22446916076845,catapult,DSP,0,catapult_fpga_latency
Throughput,202.22446916076845,catapult,BRAM,0,catapult_fpga_latency
Throughput,202.22446916076845,catapult,CLB,271,catapult_fpga_latency
Throughput,202.22446916076845,catapult,LUT,1803,catapult_fpga_latency
Throughput,202.22446916076845,catapult,FF,1224,catapult_fpga_latency
Throughput,202.22446916076845,catapult,DSP,0,catapult_fpga_latency
Throughput,202.22446916076845,catapult,BRAM,0,catapult_fpga_latency
Throughput,202.22446916076845,catapult,CLB,271,catapult_fpga_latency
Throughput,202.22446916076845,catapult,LUT,1803,catapult_fpga_latency
Throughput,202.22446916076845,catapult,FF,1224,catapult_fpga_latency
Throughput,202.22446916076845,catapult,DSP,0,catapult_fpga_latency
Throughput,202.22446916076845,catapult,BRAM,0,catapult_fpga_latency
Throughput,114.49507671170139,catapult,CLB,497,catapult_fpga_latency
Throughput,114.49507671170139,catapult,LUT,2447,catapult_fpga_latency
Throughput,114.49507671170139,catapult,FF,1279,catapult_fpga_latency
Throughput,114.49507671170139,catapult,DSP,0,catapult_fpga_latency
Throughput,114.49507671170139,catapult,BRAM,0,catapult_fpga_latency
Throughput,108.45986984815617,catapult,CLB,405,catapult_fpga_latency
Throughput,108.45986984815617,catapult,LUT,2601,catapult_fpga_latency
Throughput,108.45986984815617,catapult,FF,1394,catapult_fpga_latency
Throughput,108.45986984815617,catapult,DSP,0,catapult_fpga_latency
Throughput,108.45986984815617,catapult,BRAM,0,catapult_fpga_latency
Throughput,114.66574934067195,catapult,CLB,467,catapult_fpga_latency
Throughput,114.66574934067195,catapult,LUT,2852,catapult_fpga_latency
Throughput,114.66574934067195,catapult,FF,1536,catapult_fpga_latency
Throughput,114.66574934067195,catapult,DSP,0,catapult_fpga_latency
Throughput,114.66574934067195,catapult,BRAM,0,catapult_fpga_latency
Throughput,184.945441094877,catapult,CLB,345,catapult_fpga_latency
Throughput,184.945441094877,catapult,LUT,2211,catapult_fpga_latency
Throughput,184.945441094877,catapult,FF,1461,catapult_fpga_latency
Throughput,184.945441094877,catapult,DSP,0,catapult_fpga_latency
Throughput,184.945441094877,catapult,BRAM,0,catapult_fpga_latency
Throughput,184.945441094877,catapult,CLB,345,catapult_fpga_latency
Throughput,184.945441094877,catapult,LUT,2211,catapult_fpga_latency
Throughput,184.945441094877,catapult,FF,1461,catapult_fpga_latency
Throughput,184.945441094877,catapult,DSP,0,catapult_fpga_latency
Throughput,184.945441094877,catapult,BRAM,0,catapult_fpga_latency
Throughput,184.945441094877,catapult,CLB,345,catapult_fpga_latency
Throughput,184.945441094877,catapult,LUT,2211,catapult_fpga_latency
Throughput,184.945441094877,catapult,FF,1461,catapult_fpga_latency
Throughput,184.945441094877,catapult,DSP,0,catapult_fpga_latency
Throughput,184.945441094877,catapult,BRAM,0,catapult_fpga_latency
Throughput,184.945441094877,catapult,CLB,345,catapult_fpga_latency
Throughput,184.945441094877,catapult,LUT,2211,catapult_fpga_latency
Throughput,184.945441094877,catapult,FF,1461,catapult_fpga_latency
Throughput,184.945441094877,catapult,DSP,0,catapult_fpga_latency
Throughput,184.945441094877,catapult,BRAM,0,catapult_fpga_latency
Throughput,184.945441094877,catapult,CLB,345,catapult_fpga_latency
Throughput,184.945441094877,catapult,LUT,2211,catapult_fpga_latency
Throughput,184.945441094877,catapult,FF,1461,catapult_fpga_latency
Throughput,184.945441094877,catapult,DSP,0,catapult_fpga_latency
Throughput,184.945441094877,catapult,BRAM,0,catapult_fpga_latency
Throughput,111.16051578479323,catapult,CLB,365,catapult_fpga_latency
Throughput,111.16051578479323,catapult,LUT,1668,catapult_fpga_latency
Throughput,111.16051578479323,catapult,FF,1333,catapult_fpga_latency
Throughput,111.16051578479323,catapult,DSP,0,catapult_fpga_latency
Throughput,111.16051578479323,catapult,BRAM,0,catapult_fpga_latency
Throughput,112.34692731153804,catapult,CLB,436,catapult_fpga_latency
Throughput,112.34692731153804,catapult,LUT,2441,catapult_fpga_latency
Throughput,112.34692731153804,catapult,FF,1379,catapult_fpga_latency
Throughput,112.34692731153804,catapult,DSP,0,catapult_fpga_latency
Throughput,112.34692731153804,catapult,BRAM,0,catapult_fpga_latency
Throughput,135.61160835367508,catapult,CLB,381,catapult_fpga_latency
Throughput,135.61160835367508,catapult,LUT,2458,catapult_fpga_latency
Throughput,135.61160835367508,catapult,FF,1518,catapult_fpga_latency
Throughput,135.61160835367508,catapult,DSP,0,catapult_fpga_latency
Throughput,135.61160835367508,catapult,BRAM,0,catapult_fpga_latency
Throughput,179.72681524083393,catapult,CLB,266,catapult_fpga_latency
Throughput,179.72681524083393,catapult,LUT,1633,catapult_fpga_latency
Throughput,179.72681524083393,catapult,FF,1226,catapult_fpga_latency
Throughput,179.72681524083393,catapult,DSP,0,catapult_fpga_latency
Throughput,179.72681524083393,catapult,BRAM,0,catapult_fpga_latency
Throughput,179.72681524083393,catapult,CLB,266,catapult_fpga_latency
Throughput,179.72681524083393,catapult,LUT,1633,catapult_fpga_latency
Throughput,179.72681524083393,catapult,FF,1226,catapult_fpga_latency
Throughput,179.72681524083393,catapult,DSP,0,catapult_fpga_latency
Throughput,179.72681524083393,catapult,BRAM,0,catapult_fpga_latency
Throughput,179.72681524083393,catapult,CLB,266,catapult_fpga_latency
Throughput,179.72681524083393,catapult,LUT,1633,catapult_fpga_latency
Throughput,179.72681524083393,catapult,FF,1226,catapult_fpga_latency
Throughput,179.72681524083393,catapult,DSP,0,catapult_fpga_latency
Throughput,179.72681524083393,catapult,BRAM,0,catapult_fpga_latency
Throughput,179.72681524083393,catapult,CLB,266,catapult_fpga_latency
Throughput,179.72681524083393,catapult,LUT,1633,catapult_fpga_latency
Throughput,179.72681524083393,catapult,FF,1226,catapult_fpga_latency
Throughput,179.72681524083393,catapult,DSP,0,catapult_fpga_latency
Throughput,179.72681524083393,catapult,BRAM,0,catapult_fpga_latency
Throughput,179.72681524083393,catapult,CLB,266,catapult_fpga_latency
Throughput,179.72681524083393,catapult,LUT,1633,catapult_fpga_latency
Throughput,179.72681524083393,catapult,FF,1226,catapult_fpga_latency
Throughput,179.72681524083393,catapult,DSP,0,catapult_fpga_latency
Throughput,179.72681524083393,catapult,BRAM,0,catapult_fpga_latency
Throughput,60.04202942059442,catapult,CLB,445,catapult_fpga_latency
Throughput,60.04202942059442,catapult,LUT,2385,catapult_fpga_latency
Throughput,60.04202942059442,catapult,FF,1349,catapult_fpga_latency
Throughput,60.04202942059442,catapult,DSP,0,catapult_fpga_latency
Throughput,60.04202942059442,catapult,BRAM,0,catapult_fpga_latency
Throughput,80.97165991902834,catapult,CLB,510,catapult_fpga_latency
Throughput,80.97165991902834,catapult,LUT,2905,catapult_fpga_latency
Throughput,80.97165991902834,catapult,FF,1766,catapult_fpga_latency
Throughput,80.97165991902834,catapult,DSP,0,catapult_fpga_latency
Throughput,80.97165991902834,catapult,BRAM,0,catapult_fpga_latency
Throughput,85.75593859874796,catapult,CLB,485,catapult_fpga_latency
Throughput,85.75593859874796,catapult,LUT,2926,catapult_fpga_latency
Throughput,85.75593859874796,catapult,FF,1799,catapult_fpga_latency
Throughput,85.75593859874796,catapult,DSP,0,catapult_fpga_latency
Throughput,85.75593859874796,catapult,BRAM,0,catapult_fpga_latency
Throughput,93.06654257794324,catapult,CLB,479,catapult_fpga_latency
Throughput,93.06654257794324,catapult,LUT,2830,catapult_fpga_latency
Throughput,93.06654257794324,catapult,FF,1261,catapult_fpga_latency
Throughput,93.06654257794324,catapult,DSP,0,catapult_fpga_latency
Throughput,93.06654257794324,catapult,BRAM,0,catapult_fpga_latency
Throughput,93.06654257794324,catapult,CLB,479,catapult_fpga_latency
Throughput,93.06654257794324,catapult,LUT,2830,catapult_fpga_latency
Throughput,93.06654257794324,catapult,FF,1261,catapult_fpga_latency
Throughput,93.06654257794324,catapult,DSP,0,catapult_fpga_latency
Throughput,93.06654257794324,catapult,BRAM,0,catapult_fpga_latency
Throughput,93.06654257794324,catapult,CLB,479,catapult_fpga_latency
Throughput,93.06654257794324,catapult,LUT,2830,catapult_fpga_latency
Throughput,93.06654257794324,catapult,FF,1261,catapult_fpga_latency
Throughput,93.06654257794324,catapult,DSP,0,catapult_fpga_latency
Throughput,93.06654257794324,catapult,BRAM,0,catapult_fpga_latency
Throughput,93.06654257794324,catapult,CLB,479,catapult_fpga_latency
Throughput,93.06654257794324,catapult,LUT,2830,catapult_fpga_latency
Throughput,93.06654257794324,catapult,FF,1261,catapult_fpga_latency
Throughput,93.06654257794324,catapult,DSP,0,catapult_fpga_latency
Throughput,93.06654257794324,catapult,BRAM,0,catapult_fpga_latency
Throughput,93.06654257794324,catapult,CLB,479,catapult_fpga_latency
Throughput,93.06654257794324,catapult,LUT,2830,catapult_fpga_latency
Throughput,93.06654257794324,catapult,FF,1261,catapult_fpga_latency
Throughput,93.06654257794324,catapult,DSP,0,catapult_fpga_latency
Throughput,93.06654257794324,catapult,BRAM,0,catapult_fpga_latency
Throughput,59.73715651135006,catapult,CLB,399,catapult_fpga_latency
Throughput,59.73715651135006,catapult,LUT,1775,catapult_fpga_latency
Throughput,59.73715651135006,catapult,FF,1339,catapult_fpga_latency
Throughput,59.73715651135006,catapult,DSP,0,catapult_fpga_latency
Throughput,59.73715651135006,catapult,BRAM,0,catapult_fpga_latency
Throughput,85.1063829787234,catapult,CLB,457,catapult_fpga_latency
Throughput,85.1063829787234,catapult,LUT,2787,catapult_fpga_latency
Throughput,85.1063829787234,catapult,FF,1762,catapult_fpga_latency
Throughput,85.1063829787234,catapult,DSP,0,catapult_fpga_latency
Throughput,85.1063829787234,catapult,BRAM,0,catapult_fpga_latency
Throughput,86.25894936599673,catapult,CLB,423,catapult_fpga_latency
Throughput,86.25894936599673,catapult,LUT,2579,catapult_fpga_latency
Throughput,86.25894936599673,catapult,FF,1781,catapult_fpga_latency
Throughput,86.25894936599673,catapult,DSP,0,catapult_fpga_latency
Throughput,86.25894936599673,catapult,BRAM,0,catapult_fpga_latency
Throughput,93.37940050424876,catapult,CLB,428,catapult_fpga_latency
Throughput,93.37940050424876,catapult,LUT,2651,catapult_fpga_latency
Throughput,93.37940050424876,catapult,FF,1228,catapult_fpga_latency
Throughput,93.37940050424876,catapult,DSP,0,catapult_fpga_latency
Throughput,93.37940050424876,catapult,BRAM,0,catapult_fpga_latency
Throughput,93.37940050424876,catapult,CLB,428,catapult_fpga_latency
Throughput,93.37940050424876,catapult,LUT,2651,catapult_fpga_latency
Throughput,93.37940050424876,catapult,FF,1228,catapult_fpga_latency
Throughput,93.37940050424876,catapult,DSP,0,catapult_fpga_latency
Throughput,93.37940050424876,catapult,BRAM,0,catapult_fpga_latency
Throughput,93.37940050424876,catapult,CLB,428,catapult_fpga_latency
Throughput,93.37940050424876,catapult,LUT,2651,catapult_fpga_latency
Throughput,93.37940050424876,catapult,FF,1228,catapult_fpga_latency
Throughput,93.37940050424876,catapult,DSP,0,catapult_fpga_latency
Throughput,93.37940050424876,catapult,BRAM,0,catapult_fpga_latency
Throughput,93.37940050424876,catapult,CLB,428,catapult_fpga_latency
Throughput,93.37940050424876,catapult,LUT,2651,catapult_fpga_latency
Throughput,93.37940050424876,catapult,FF,1228,catapult_fpga_latency
Throughput,93.37940050424876,catapult,DSP,0,catapult_fpga_latency
Throughput,93.37940050424876,catapult,BRAM,0,catapult_fpga_latency
Throughput,93.37940050424876,catapult,CLB,428,catapult_fpga_latency
Throughput,93.37940050424876,catapult,LUT,2651,catapult_fpga_latency
Throughput,93.37940050424876,catapult,FF,1228,catapult_fpga_latency
Throughput,93.37940050424876,catapult,DSP,0,catapult_fpga_latency
Throughput,93.37940050424876,catapult,BRAM,0,catapult_fpga_latency
Throughput,58.315838581758804,catapult,CLB,521,catapult_fpga_latency
Throughput,58.315838581758804,catapult,LUT,2517,catapult_fpga_latency
Throughput,58.315838581758804,catapult,FF,1290,catapult_fpga_latency
Throughput,58.315838581758804,catapult,DSP,0,catapult_fpga_latency
Throughput,58.315838581758804,catapult,BRAM,0,catapult_fpga_latency
Throughput,78.78358150161506,catapult,CLB,486,catapult_fpga_latency
Throughput,78.78358150161506,catapult,LUT,2782,catapult_fpga_latency
Throughput,78.78358150161506,catapult,FF,1779,catapult_fpga_latency
Throughput,78.78358150161506,catapult,DSP,0,catapult_fpga_latency
Throughput,78.78358150161506,catapult,BRAM,0,catapult_fpga_latency
Throughput,82.89124668435014,catapult,CLB,464,catapult_fpga_latency
Throughput,82.89124668435014,catapult,LUT,2777,catapult_fpga_latency
Throughput,82.89124668435014,catapult,FF,1794,catapult_fpga_latency
Throughput,82.89124668435014,catapult,DSP,0,catapult_fpga_latency
Throughput,82.89124668435014,catapult,BRAM,0,catapult_fpga_latency
Throughput,89.1583452211127,catapult,CLB,549,catapult_fpga_latency
Throughput,89.1583452211127,catapult,LUT,3184,catapult_fpga_latency
Throughput,89.1583452211127,catapult,FF,1477,catapult_fpga_latency
Throughput,89.1583452211127,catapult,DSP,0,catapult_fpga_latency
Throughput,89.1583452211127,catapult,BRAM,0,catapult_fpga_latency
Throughput,89.1583452211127,catapult,CLB,549,catapult_fpga_latency
Throughput,89.1583452211127,catapult,LUT,3184,catapult_fpga_latency
Throughput,89.1583452211127,catapult,FF,1477,catapult_fpga_latency
Throughput,89.1583452211127,catapult,DSP,0,catapult_fpga_latency
Throughput,89.1583452211127,catapult,BRAM,0,catapult_fpga_latency
Throughput,89.1583452211127,catapult,CLB,549,catapult_fpga_latency
Throughput,89.1583452211127,catapult,LUT,3184,catapult_fpga_latency
Throughput,89.1583452211127,catapult,FF,1477,catapult_fpga_latency
Throughput,89.1583452211127,catapult,DSP,0,catapult_fpga_latency
Throughput,89.1583452211127,catapult,BRAM,0,catapult_fpga_latency
Throughput,89.1583452211127,catapult,CLB,549,catapult_fpga_latency
Throughput,89.1583452211127,catapult,LUT,3184,catapult_fpga_latency
Throughput,89.1583452211127,catapult,FF,1477,catapult_fpga_latency
Throughput,89.1583452211127,catapult,DSP,0,catapult_fpga_latency
Throughput,89.1583452211127,catapult,BRAM,0,catapult_fpga_latency
Throughput,89.1583452211127,catapult,CLB,549,catapult_fpga_latency
Throughput,89.1583452211127,catapult,LUT,3184,catapult_fpga_latency
Throughput,89.1583452211127,catapult,FF,1477,catapult_fpga_latency
Throughput,89.1583452211127,catapult,DSP,0,catapult_fpga_latency
Throughput,89.1583452211127,catapult,BRAM,0,catapult_fpga_latency
Throughput,63.11537490532694,catapult,CLB,365,catapult_fpga_latency
Throughput,63.11537490532694,catapult,LUT,1773,catapult_fpga_latency
Throughput,63.11537490532694,catapult,FF,1339,catapult_fpga_latency
Throughput,63.11537490532694,catapult,DSP,0,catapult_fpga_latency
Throughput,63.11537490532694,catapult,BRAM,0,catapult_fpga_latency
Throughput,81.39345596614032,catapult,CLB,399,catapult_fpga_latency
Throughput,81.39345596614032,catapult,LUT,2321,catapult_fpga_latency
Throughput,81.39345596614032,catapult,FF,1385,catapult_fpga_latency
Throughput,81.39345596614032,catapult,DSP,0,catapult_fpga_latency
Throughput,81.39345596614032,catapult,BRAM,0,catapult_fpga_latency
Throughput,83.45852111500585,catapult,CLB,387,catapult_fpga_latency
Throughput,83.45852111500585,catapult,LUT,2325,catapult_fpga_latency
Throughput,83.45852111500585,catapult,FF,1775,catapult_fpga_latency
Throughput,83.45852111500585,catapult,DSP,0,catapult_fpga_latency
Throughput,83.45852111500585,catapult,BRAM,0,catapult_fpga_latency
Throughput,97.65624999999999,catapult,CLB,426,catapult_fpga_latency
Throughput,97.65624999999999,catapult,LUT,2548,catapult_fpga_latency
Throughput,97.65624999999999,catapult,FF,1237,catapult_fpga_latency
Throughput,97.65624999999999,catapult,DSP,0,catapult_fpga_latency
Throughput,97.65624999999999,catapult,BRAM,0,catapult_fpga_latency
Throughput,97.65624999999999,catapult,CLB,426,catapult_fpga_latency
Throughput,97.65624999999999,catapult,LUT,2548,catapult_fpga_latency
Throughput,97.65624999999999,catapult,FF,1237,catapult_fpga_latency
Throughput,97.65624999999999,catapult,DSP,0,catapult_fpga_latency
Throughput,97.65624999999999,catapult,BRAM,0,catapult_fpga_latency
Throughput,97.65624999999999,catapult,CLB,426,catapult_fpga_latency
Throughput,97.65624999999999,catapult,LUT,2548,catapult_fpga_latency
Throughput,97.65624999999999,catapult,FF,1237,catapult_fpga_latency
Throughput,97.65624999999999,catapult,DSP,0,catapult_fpga_latency
Throughput,97.65624999999999,catapult,BRAM,0,catapult_fpga_latency
Throughput,97.65624999999999,catapult,CLB,426,catapult_fpga_latency
Throughput,97.65624999999999,catapult,LUT,2548,catapult_fpga_latency
Throughput,97.65624999999999,catapult,FF,1237,catapult_fpga_latency
Throughput,97.65624999999999,catapult,DSP,0,catapult_fpga_latency
Throughput,97.65624999999999,catapult,BRAM,0,catapult_fpga_latency
Throughput,97.65624999999999,catapult,CLB,426,catapult_fpga_latency
Throughput,97.65624999999999,catapult,LUT,2548,catapult_fpga_latency
Throughput,97.65624999999999,catapult,FF,1237,catapult_fpga_latency
Throughput,97.65624999999999,catapult,DSP,0,catapult_fpga_latency
Throughput,97.65624999999999,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.0533430920911,catapult,CLB,475,catapult_fpga_latency
Throughput,43.0533430920911,catapult,LUT,2500,catapult_fpga_latency
Throughput,43.0533430920911,catapult,FF,1435,catapult_fpga_latency
Throughput,43.0533430920911,catapult,DSP,0,catapult_fpga_latency
Throughput,43.0533430920911,catapult,BRAM,0,catapult_fpga_latency
Throughput,40.95004095004095,catapult,CLB,507,catapult_fpga_latency
Throughput,40.95004095004095,catapult,LUT,3038,catapult_fpga_latency
Throughput,40.95004095004095,catapult,FF,1468,catapult_fpga_latency
Throughput,40.95004095004095,catapult,DSP,0,catapult_fpga_latency
Throughput,40.95004095004095,catapult,BRAM,0,catapult_fpga_latency
Throughput,42.36211132762857,catapult,CLB,537,catapult_fpga_latency
Throughput,42.36211132762857,catapult,LUT,3312,catapult_fpga_latency
Throughput,42.36211132762857,catapult,FF,1632,catapult_fpga_latency
Throughput,42.36211132762857,catapult,DSP,0,catapult_fpga_latency
Throughput,42.36211132762857,catapult,BRAM,0,catapult_fpga_latency
Throughput,57.29017473503295,catapult,CLB,722,catapult_fpga_latency
Throughput,57.29017473503295,catapult,LUT,4422,catapult_fpga_latency
Throughput,57.29017473503295,catapult,FF,1395,catapult_fpga_latency
Throughput,57.29017473503295,catapult,DSP,0,catapult_fpga_latency
Throughput,57.29017473503295,catapult,BRAM,0,catapult_fpga_latency
Throughput,57.29017473503295,catapult,CLB,722,catapult_fpga_latency
Throughput,57.29017473503295,catapult,LUT,4422,catapult_fpga_latency
Throughput,57.29017473503295,catapult,FF,1395,catapult_fpga_latency
Throughput,57.29017473503295,catapult,DSP,0,catapult_fpga_latency
Throughput,57.29017473503295,catapult,BRAM,0,catapult_fpga_latency
Throughput,57.29017473503295,catapult,CLB,722,catapult_fpga_latency
Throughput,57.29017473503295,catapult,LUT,4422,catapult_fpga_latency
Throughput,57.29017473503295,catapult,FF,1395,catapult_fpga_latency
Throughput,57.29017473503295,catapult,DSP,0,catapult_fpga_latency
Throughput,57.29017473503295,catapult,BRAM,0,catapult_fpga_latency
Throughput,57.29017473503295,catapult,CLB,722,catapult_fpga_latency
Throughput,57.29017473503295,catapult,LUT,4422,catapult_fpga_latency
Throughput,57.29017473503295,catapult,FF,1395,catapult_fpga_latency
Throughput,57.29017473503295,catapult,DSP,0,catapult_fpga_latency
Throughput,57.29017473503295,catapult,BRAM,0,catapult_fpga_latency
Throughput,57.29017473503295,catapult,CLB,722,catapult_fpga_latency
Throughput,57.29017473503295,catapult,LUT,4422,catapult_fpga_latency
Throughput,57.29017473503295,catapult,FF,1395,catapult_fpga_latency
Throughput,57.29017473503295,catapult,DSP,0,catapult_fpga_latency
Throughput,57.29017473503295,catapult,BRAM,0,catapult_fpga_latency
Throughput,39.01221082198728,catapult,CLB,474,catapult_fpga_latency
Throughput,39.01221082198728,catapult,LUT,2053,catapult_fpga_latency
Throughput,39.01221082198728,catapult,FF,1424,catapult_fpga_latency
Throughput,39.01221082198728,catapult,DSP,0,catapult_fpga_latency
Throughput,39.01221082198728,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.37265787647467,catapult,CLB,459,catapult_fpga_latency
Throughput,43.37265787647467,catapult,LUT,2847,catapult_fpga_latency
Throughput,43.37265787647467,catapult,FF,1464,catapult_fpga_latency
Throughput,43.37265787647467,catapult,DSP,0,catapult_fpga_latency
Throughput,43.37265787647467,catapult,BRAM,0,catapult_fpga_latency
Throughput,42.9978071118373,catapult,CLB,493,catapult_fpga_latency
Throughput,42.9978071118373,catapult,LUT,2914,catapult_fpga_latency
Throughput,42.9978071118373,catapult,FF,1612,catapult_fpga_latency
Throughput,42.9978071118373,catapult,DSP,0,catapult_fpga_latency
Throughput,42.9978071118373,catapult,BRAM,0,catapult_fpga_latency
Throughput,56.98330389195966,catapult,CLB,682,catapult_fpga_latency
Throughput,56.98330389195966,catapult,LUT,4175,catapult_fpga_latency
Throughput,56.98330389195966,catapult,FF,1368,catapult_fpga_latency
Throughput,56.98330389195966,catapult,DSP,0,catapult_fpga_latency
Throughput,56.98330389195966,catapult,BRAM,0,catapult_fpga_latency
Throughput,56.98330389195966,catapult,CLB,682,catapult_fpga_latency
Throughput,56.98330389195966,catapult,LUT,4175,catapult_fpga_latency
Throughput,56.98330389195966,catapult,FF,1368,catapult_fpga_latency
Throughput,56.98330389195966,catapult,DSP,0,catapult_fpga_latency
Throughput,56.98330389195966,catapult,BRAM,0,catapult_fpga_latency
Throughput,56.98330389195966,catapult,CLB,682,catapult_fpga_latency
Throughput,56.98330389195966,catapult,LUT,4175,catapult_fpga_latency
Throughput,56.98330389195966,catapult,FF,1368,catapult_fpga_latency
Throughput,56.98330389195966,catapult,DSP,0,catapult_fpga_latency
Throughput,56.98330389195966,catapult,BRAM,0,catapult_fpga_latency
Throughput,56.98330389195966,catapult,CLB,682,catapult_fpga_latency
Throughput,56.98330389195966,catapult,LUT,4175,catapult_fpga_latency
Throughput,56.98330389195966,catapult,FF,1368,catapult_fpga_latency
Throughput,56.98330389195966,catapult,DSP,0,catapult_fpga_latency
Throughput,56.98330389195966,catapult,BRAM,0,catapult_fpga_latency
Throughput,56.98330389195966,catapult,CLB,682,catapult_fpga_latency
Throughput,56.98330389195966,catapult,LUT,4175,catapult_fpga_latency
Throughput,56.98330389195966,catapult,FF,1368,catapult_fpga_latency
Throughput,56.98330389195966,catapult,DSP,0,catapult_fpga_latency
Throughput,56.98330389195966,catapult,BRAM,0,catapult_fpga_latency
Throughput,40.700040700040695,catapult,CLB,566,catapult_fpga_latency
Throughput,40.700040700040695,catapult,LUT,2798,catapult_fpga_latency
Throughput,40.700040700040695,catapult,FF,1369,catapult_fpga_latency
Throughput,40.700040700040695,catapult,DSP,0,catapult_fpga_latency
Throughput,40.700040700040695,catapult,BRAM,0,catapult_fpga_latency
Throughput,41.09983149069089,catapult,CLB,501,catapult_fpga_latency
Throughput,41.09983149069089,catapult,LUT,3095,catapult_fpga_latency
Throughput,41.09983149069089,catapult,FF,1473,catapult_fpga_latency
Throughput,41.09983149069089,catapult,DSP,0,catapult_fpga_latency
Throughput,41.09983149069089,catapult,BRAM,0,catapult_fpga_latency
Throughput,37.738697260170575,catapult,CLB,517,catapult_fpga_latency
Throughput,37.738697260170575,catapult,LUT,3094,catapult_fpga_latency
Throughput,37.738697260170575,catapult,FF,1615,catapult_fpga_latency
Throughput,37.738697260170575,catapult,DSP,0,catapult_fpga_latency
Throughput,37.738697260170575,catapult,BRAM,0,catapult_fpga_latency
Throughput,55.657594478766626,catapult,CLB,716,catapult_fpga_latency
Throughput,55.657594478766626,catapult,LUT,4635,catapult_fpga_latency
Throughput,55.657594478766626,catapult,FF,1514,catapult_fpga_latency
Throughput,55.657594478766626,catapult,DSP,0,catapult_fpga_latency
Throughput,55.657594478766626,catapult,BRAM,0,catapult_fpga_latency
Throughput,54.987352908830964,catapult,CLB,721,catapult_fpga_latency
Throughput,54.987352908830964,catapult,LUT,4639,catapult_fpga_latency
Throughput,54.987352908830964,catapult,FF,1514,catapult_fpga_latency
Throughput,54.987352908830964,catapult,DSP,0,catapult_fpga_latency
Throughput,54.987352908830964,catapult,BRAM,0,catapult_fpga_latency
Throughput,55.657594478766626,catapult,CLB,716,catapult_fpga_latency
Throughput,55.657594478766626,catapult,LUT,4635,catapult_fpga_latency
Throughput,55.657594478766626,catapult,FF,1514,catapult_fpga_latency
Throughput,55.657594478766626,catapult,DSP,0,catapult_fpga_latency
Throughput,55.657594478766626,catapult,BRAM,0,catapult_fpga_latency
Throughput,55.657594478766626,catapult,CLB,716,catapult_fpga_latency
Throughput,55.657594478766626,catapult,LUT,4635,catapult_fpga_latency
Throughput,55.657594478766626,catapult,FF,1514,catapult_fpga_latency
Throughput,55.657594478766626,catapult,DSP,0,catapult_fpga_latency
Throughput,55.657594478766626,catapult,BRAM,0,catapult_fpga_latency
Throughput,55.657594478766626,catapult,CLB,716,catapult_fpga_latency
Throughput,55.657594478766626,catapult,LUT,4635,catapult_fpga_latency
Throughput,55.657594478766626,catapult,FF,1514,catapult_fpga_latency
Throughput,55.657594478766626,catapult,DSP,0,catapult_fpga_latency
Throughput,55.657594478766626,catapult,BRAM,0,catapult_fpga_latency
Throughput,38.71916986099818,catapult,CLB,470,catapult_fpga_latency
Throughput,38.71916986099818,catapult,LUT,1980,catapult_fpga_latency
Throughput,38.71916986099818,catapult,FF,1416,catapult_fpga_latency
Throughput,38.71916986099818,catapult,DSP,0,catapult_fpga_latency
Throughput,38.71916986099818,catapult,BRAM,0,catapult_fpga_latency
Throughput,40.859687831984964,catapult,CLB,439,catapult_fpga_latency
Throughput,40.859687831984964,catapult,LUT,2399,catapult_fpga_latency
Throughput,40.859687831984964,catapult,FF,1460,catapult_fpga_latency
Throughput,40.859687831984964,catapult,DSP,0,catapult_fpga_latency
Throughput,40.859687831984964,catapult,BRAM,0,catapult_fpga_latency
Throughput,40.17032216598377,catapult,CLB,464,catapult_fpga_latency
Throughput,40.17032216598377,catapult,LUT,2742,catapult_fpga_latency
Throughput,40.17032216598377,catapult,FF,1611,catapult_fpga_latency
Throughput,40.17032216598377,catapult,DSP,0,catapult_fpga_latency
Throughput,40.17032216598377,catapult,BRAM,0,catapult_fpga_latency
Throughput,56.29362756136006,catapult,CLB,604,catapult_fpga_latency
Throughput,56.29362756136006,catapult,LUT,3775,catapult_fpga_latency
Throughput,56.29362756136006,catapult,FF,1367,catapult_fpga_latency
Throughput,56.29362756136006,catapult,DSP,0,catapult_fpga_latency
Throughput,56.29362756136006,catapult,BRAM,0,catapult_fpga_latency
Throughput,56.29362756136006,catapult,CLB,604,catapult_fpga_latency
Throughput,56.29362756136006,catapult,LUT,3775,catapult_fpga_latency
Throughput,56.29362756136006,catapult,FF,1367,catapult_fpga_latency
Throughput,56.29362756136006,catapult,DSP,0,catapult_fpga_latency
Throughput,56.29362756136006,catapult,BRAM,0,catapult_fpga_latency
Throughput,56.29362756136006,catapult,CLB,604,catapult_fpga_latency
Throughput,56.29362756136006,catapult,LUT,3775,catapult_fpga_latency
Throughput,56.29362756136006,catapult,FF,1367,catapult_fpga_latency
Throughput,56.29362756136006,catapult,DSP,0,catapult_fpga_latency
Throughput,56.29362756136006,catapult,BRAM,0,catapult_fpga_latency
Throughput,56.29362756136006,catapult,CLB,604,catapult_fpga_latency
Throughput,56.29362756136006,catapult,LUT,3775,catapult_fpga_latency
Throughput,56.29362756136006,catapult,FF,1367,catapult_fpga_latency
Throughput,56.29362756136006,catapult,DSP,0,catapult_fpga_latency
Throughput,56.29362756136006,catapult,BRAM,0,catapult_fpga_latency
Throughput,56.29362756136006,catapult,CLB,604,catapult_fpga_latency
Throughput,56.29362756136006,catapult,LUT,3775,catapult_fpga_latency
Throughput,56.29362756136006,catapult,FF,1367,catapult_fpga_latency
Throughput,56.29362756136006,catapult,DSP,0,catapult_fpga_latency
Throughput,56.29362756136006,catapult,BRAM,0,catapult_fpga_latency
Throughput,27.72771384999307,catapult,CLB,566,catapult_fpga_latency
Throughput,27.72771384999307,catapult,LUT,2911,catapult_fpga_latency
Throughput,27.72771384999307,catapult,FF,1506,catapult_fpga_latency
Throughput,27.72771384999307,catapult,DSP,0,catapult_fpga_latency
Throughput,27.72771384999307,catapult,BRAM,0,catapult_fpga_latency
Throughput,33.42245989304813,catapult,CLB,621,catapult_fpga_latency
Throughput,33.42245989304813,catapult,LUT,3693,catapult_fpga_latency
Throughput,33.42245989304813,catapult,FF,1923,catapult_fpga_latency
Throughput,33.42245989304813,catapult,DSP,0,catapult_fpga_latency
Throughput,33.42245989304813,catapult,BRAM,0,catapult_fpga_latency
Throughput,36.67033370003667,catapult,CLB,556,catapult_fpga_latency
Throughput,36.67033370003667,catapult,LUT,3385,catapult_fpga_latency
Throughput,36.67033370003667,catapult,FF,1919,catapult_fpga_latency
Throughput,36.67033370003667,catapult,DSP,0,catapult_fpga_latency
Throughput,36.67033370003667,catapult,BRAM,0,catapult_fpga_latency
Throughput,35.321959662322065,catapult,CLB,725,catapult_fpga_latency
Throughput,35.321959662322065,catapult,LUT,4814,catapult_fpga_latency
Throughput,35.321959662322065,catapult,FF,1451,catapult_fpga_latency
Throughput,35.321959662322065,catapult,DSP,0,catapult_fpga_latency
Throughput,35.321959662322065,catapult,BRAM,0,catapult_fpga_latency
Throughput,35.321959662322065,catapult,CLB,725,catapult_fpga_latency
Throughput,35.321959662322065,catapult,LUT,4814,catapult_fpga_latency
Throughput,35.321959662322065,catapult,FF,1451,catapult_fpga_latency
Throughput,35.321959662322065,catapult,DSP,0,catapult_fpga_latency
Throughput,35.321959662322065,catapult,BRAM,0,catapult_fpga_latency
Throughput,35.321959662322065,catapult,CLB,725,catapult_fpga_latency
Throughput,35.321959662322065,catapult,LUT,4814,catapult_fpga_latency
Throughput,35.321959662322065,catapult,FF,1451,catapult_fpga_latency
Throughput,35.321959662322065,catapult,DSP,0,catapult_fpga_latency
Throughput,35.321959662322065,catapult,BRAM,0,catapult_fpga_latency
Throughput,35.321959662322065,catapult,CLB,725,catapult_fpga_latency
Throughput,35.321959662322065,catapult,LUT,4814,catapult_fpga_latency
Throughput,35.321959662322065,catapult,FF,1451,catapult_fpga_latency
Throughput,35.321959662322065,catapult,DSP,0,catapult_fpga_latency
Throughput,35.321959662322065,catapult,BRAM,0,catapult_fpga_latency
Throughput,35.321959662322065,catapult,CLB,725,catapult_fpga_latency
Throughput,35.321959662322065,catapult,LUT,4814,catapult_fpga_latency
Throughput,35.321959662322065,catapult,FF,1451,catapult_fpga_latency
Throughput,35.321959662322065,catapult,DSP,0,catapult_fpga_latency
Throughput,35.321959662322065,catapult,BRAM,0,catapult_fpga_latency
Throughput,28.599210661785737,catapult,CLB,552,catapult_fpga_latency
Throughput,28.599210661785737,catapult,LUT,2818,catapult_fpga_latency
Throughput,28.599210661785737,catapult,FF,1505,catapult_fpga_latency
Throughput,28.599210661785737,catapult,DSP,0,catapult_fpga_latency
Throughput,28.599210661785737,catapult,BRAM,0,catapult_fpga_latency
Throughput,30.29385034837928,catapult,CLB,594,catapult_fpga_latency
Throughput,30.29385034837928,catapult,LUT,3700,catapult_fpga_latency
Throughput,30.29385034837928,catapult,FF,1923,catapult_fpga_latency
Throughput,30.29385034837928,catapult,DSP,0,catapult_fpga_latency
Throughput,30.29385034837928,catapult,BRAM,0,catapult_fpga_latency
Throughput,36.87859566307715,catapult,CLB,522,catapult_fpga_latency
Throughput,36.87859566307715,catapult,LUT,3198,catapult_fpga_latency
Throughput,36.87859566307715,catapult,FF,1903,catapult_fpga_latency
Throughput,36.87859566307715,catapult,DSP,0,catapult_fpga_latency
Throughput,36.87859566307715,catapult,BRAM,0,catapult_fpga_latency
Throughput,35.86286042174724,catapult,CLB,731,catapult_fpga_latency
Throughput,35.86286042174724,catapult,LUT,4681,catapult_fpga_latency
Throughput,35.86286042174724,catapult,FF,1427,catapult_fpga_latency
Throughput,35.86286042174724,catapult,DSP,0,catapult_fpga_latency
Throughput,35.86286042174724,catapult,BRAM,0,catapult_fpga_latency
Throughput,35.86286042174724,catapult,CLB,731,catapult_fpga_latency
Throughput,35.86286042174724,catapult,LUT,4681,catapult_fpga_latency
Throughput,35.86286042174724,catapult,FF,1427,catapult_fpga_latency
Throughput,35.86286042174724,catapult,DSP,0,catapult_fpga_latency
Throughput,35.86286042174724,catapult,BRAM,0,catapult_fpga_latency
Throughput,36.86500036865,catapult,CLB,729,catapult_fpga_latency
Throughput,36.86500036865,catapult,LUT,4688,catapult_fpga_latency
Throughput,36.86500036865,catapult,FF,1423,catapult_fpga_latency
Throughput,36.86500036865,catapult,DSP,0,catapult_fpga_latency
Throughput,36.86500036865,catapult,BRAM,0,catapult_fpga_latency
Throughput,35.86286042174724,catapult,CLB,731,catapult_fpga_latency
Throughput,35.86286042174724,catapult,LUT,4681,catapult_fpga_latency
Throughput,35.86286042174724,catapult,FF,1427,catapult_fpga_latency
Throughput,35.86286042174724,catapult,DSP,0,catapult_fpga_latency
Throughput,35.86286042174724,catapult,BRAM,0,catapult_fpga_latency
Throughput,35.86286042174724,catapult,CLB,731,catapult_fpga_latency
Throughput,35.86286042174724,catapult,LUT,4681,catapult_fpga_latency
Throughput,35.86286042174724,catapult,FF,1427,catapult_fpga_latency
Throughput,35.86286042174724,catapult,DSP,0,catapult_fpga_latency
Throughput,35.86286042174724,catapult,BRAM,0,catapult_fpga_latency
Throughput,27.0929287455974,catapult,CLB,548,catapult_fpga_latency
Throughput,27.0929287455974,catapult,LUT,3085,catapult_fpga_latency
Throughput,27.0929287455974,catapult,FF,1448,catapult_fpga_latency
Throughput,27.0929287455974,catapult,DSP,0,catapult_fpga_latency
Throughput,27.0929287455974,catapult,BRAM,0,catapult_fpga_latency
Throughput,34.22079255355554,catapult,CLB,566,catapult_fpga_latency
Throughput,34.22079255355554,catapult,LUT,3515,catapult_fpga_latency
Throughput,34.22079255355554,catapult,FF,1934,catapult_fpga_latency
Throughput,34.22079255355554,catapult,DSP,0,catapult_fpga_latency
Throughput,34.22079255355554,catapult,BRAM,0,catapult_fpga_latency
Throughput,36.405999708752006,catapult,CLB,575,catapult_fpga_latency
Throughput,36.405999708752006,catapult,LUT,3226,catapult_fpga_latency
Throughput,36.405999708752006,catapult,FF,1915,catapult_fpga_latency
Throughput,36.405999708752006,catapult,DSP,0,catapult_fpga_latency
Throughput,36.405999708752006,catapult,BRAM,0,catapult_fpga_latency
Throughput,34.51489317640562,catapult,CLB,748,catapult_fpga_latency
Throughput,34.51489317640562,catapult,LUT,4960,catapult_fpga_latency
Throughput,34.51489317640562,catapult,FF,1495,catapult_fpga_latency
Throughput,34.51489317640562,catapult,DSP,0,catapult_fpga_latency
Throughput,34.51489317640562,catapult,BRAM,0,catapult_fpga_latency
Throughput,34.51489317640562,catapult,CLB,748,catapult_fpga_latency
Throughput,34.51489317640562,catapult,LUT,4960,catapult_fpga_latency
Throughput,34.51489317640562,catapult,FF,1495,catapult_fpga_latency
Throughput,34.51489317640562,catapult,DSP,0,catapult_fpga_latency
Throughput,34.51489317640562,catapult,BRAM,0,catapult_fpga_latency
Throughput,34.51489317640562,catapult,CLB,748,catapult_fpga_latency
Throughput,34.51489317640562,catapult,LUT,4960,catapult_fpga_latency
Throughput,34.51489317640562,catapult,FF,1495,catapult_fpga_latency
Throughput,34.51489317640562,catapult,DSP,0,catapult_fpga_latency
Throughput,34.51489317640562,catapult,BRAM,0,catapult_fpga_latency
Throughput,34.51489317640562,catapult,CLB,748,catapult_fpga_latency
Throughput,34.51489317640562,catapult,LUT,4960,catapult_fpga_latency
Throughput,34.51489317640562,catapult,FF,1495,catapult_fpga_latency
Throughput,34.51489317640562,catapult,DSP,0,catapult_fpga_latency
Throughput,34.51489317640562,catapult,BRAM,0,catapult_fpga_latency
Throughput,34.51489317640562,catapult,CLB,748,catapult_fpga_latency
Throughput,34.51489317640562,catapult,LUT,4960,catapult_fpga_latency
Throughput,34.51489317640562,catapult,FF,1495,catapult_fpga_latency
Throughput,34.51489317640562,catapult,DSP,0,catapult_fpga_latency
Throughput,34.51489317640562,catapult,BRAM,0,catapult_fpga_latency
Throughput,27.911130959026462,catapult,CLB,541,catapult_fpga_latency
Throughput,27.911130959026462,catapult,LUT,2814,catapult_fpga_latency
Throughput,27.911130959026462,catapult,FF,1500,catapult_fpga_latency
Throughput,27.911130959026462,catapult,DSP,0,catapult_fpga_latency
Throughput,27.911130959026462,catapult,BRAM,0,catapult_fpga_latency
Throughput,33.887966383137346,catapult,CLB,504,catapult_fpga_latency
Throughput,33.887966383137346,catapult,LUT,3001,catapult_fpga_latency
Throughput,33.887966383137346,catapult,FF,1530,catapult_fpga_latency
Throughput,33.887966383137346,catapult,DSP,0,catapult_fpga_latency
Throughput,33.887966383137346,catapult,BRAM,0,catapult_fpga_latency
Throughput,41.42158893215144,catapult,CLB,490,catapult_fpga_latency
Throughput,41.42158893215144,catapult,LUT,2872,catapult_fpga_latency
Throughput,41.42158893215144,catapult,FF,1902,catapult_fpga_latency
Throughput,41.42158893215144,catapult,DSP,0,catapult_fpga_latency
Throughput,41.42158893215144,catapult,BRAM,0,catapult_fpga_latency
Throughput,36.04772719080062,catapult,CLB,678,catapult_fpga_latency
Throughput,36.04772719080062,catapult,LUT,4545,catapult_fpga_latency
Throughput,36.04772719080062,catapult,FF,1413,catapult_fpga_latency
Throughput,36.04772719080062,catapult,DSP,0,catapult_fpga_latency
Throughput,36.04772719080062,catapult,BRAM,0,catapult_fpga_latency
Throughput,36.04772719080062,catapult,CLB,678,catapult_fpga_latency
Throughput,36.04772719080062,catapult,LUT,4545,catapult_fpga_latency
Throughput,36.04772719080062,catapult,FF,1413,catapult_fpga_latency
Throughput,36.04772719080062,catapult,DSP,0,catapult_fpga_latency
Throughput,36.04772719080062,catapult,BRAM,0,catapult_fpga_latency
Throughput,36.04772719080062,catapult,CLB,678,catapult_fpga_latency
Throughput,36.04772719080062,catapult,LUT,4545,catapult_fpga_latency
Throughput,36.04772719080062,catapult,FF,1413,catapult_fpga_latency
Throughput,36.04772719080062,catapult,DSP,0,catapult_fpga_latency
Throughput,36.04772719080062,catapult,BRAM,0,catapult_fpga_latency
Throughput,36.04772719080062,catapult,CLB,678,catapult_fpga_latency
Throughput,36.04772719080062,catapult,LUT,4545,catapult_fpga_latency
Throughput,36.04772719080062,catapult,FF,1413,catapult_fpga_latency
Throughput,36.04772719080062,catapult,DSP,0,catapult_fpga_latency
Throughput,36.04772719080062,catapult,BRAM,0,catapult_fpga_latency
Throughput,36.04772719080062,catapult,CLB,678,catapult_fpga_latency
Throughput,36.04772719080062,catapult,LUT,4545,catapult_fpga_latency
Throughput,36.04772719080062,catapult,FF,1413,catapult_fpga_latency
Throughput,36.04772719080062,catapult,DSP,0,catapult_fpga_latency
Throughput,36.04772719080062,catapult,BRAM,0,catapult_fpga_latency
Throughput,79.73845785822502,catapult,CLB,424,catapult_fpga_latency
Throughput,79.73845785822502,catapult,LUT,2199,catapult_fpga_latency
Throughput,79.73845785822502,catapult,FF,1336,catapult_fpga_latency
Throughput,79.73845785822502,catapult,DSP,0,catapult_fpga_latency
Throughput,79.73845785822502,catapult,BRAM,0,catapult_fpga_latency
Throughput,78.22277847309137,catapult,CLB,422,catapult_fpga_latency
Throughput,78.22277847309137,catapult,LUT,2666,catapult_fpga_latency
Throughput,78.22277847309137,catapult,FF,1374,catapult_fpga_latency
Throughput,78.22277847309137,catapult,DSP,0,catapult_fpga_latency
Throughput,78.22277847309137,catapult,BRAM,0,catapult_fpga_latency
Throughput,75.2049334436339,catapult,CLB,482,catapult_fpga_latency
Throughput,75.2049334436339,catapult,LUT,3035,catapult_fpga_latency
Throughput,75.2049334436339,catapult,FF,1536,catapult_fpga_latency
Throughput,75.2049334436339,catapult,DSP,0,catapult_fpga_latency
Throughput,75.2049334436339,catapult,BRAM,0,catapult_fpga_latency
Throughput,120.48192771084337,catapult,CLB,338,catapult_fpga_latency
Throughput,120.48192771084337,catapult,LUT,1977,catapult_fpga_latency
Throughput,120.48192771084337,catapult,FF,1232,catapult_fpga_latency
Throughput,120.48192771084337,catapult,DSP,0,catapult_fpga_latency
Throughput,120.48192771084337,catapult,BRAM,0,catapult_fpga_latency
Throughput,120.48192771084337,catapult,CLB,338,catapult_fpga_latency
Throughput,120.48192771084337,catapult,LUT,1977,catapult_fpga_latency
Throughput,120.48192771084337,catapult,FF,1232,catapult_fpga_latency
Throughput,120.48192771084337,catapult,DSP,0,catapult_fpga_latency
Throughput,120.48192771084337,catapult,BRAM,0,catapult_fpga_latency
Throughput,120.48192771084337,catapult,CLB,338,catapult_fpga_latency
Throughput,120.48192771084337,catapult,LUT,1977,catapult_fpga_latency
Throughput,120.48192771084337,catapult,FF,1232,catapult_fpga_latency
Throughput,120.48192771084337,catapult,DSP,0,catapult_fpga_latency
Throughput,120.48192771084337,catapult,BRAM,0,catapult_fpga_latency
Throughput,120.48192771084337,catapult,CLB,338,catapult_fpga_latency
Throughput,120.48192771084337,catapult,LUT,1977,catapult_fpga_latency
Throughput,120.48192771084337,catapult,FF,1232,catapult_fpga_latency
Throughput,120.48192771084337,catapult,DSP,0,catapult_fpga_latency
Throughput,120.48192771084337,catapult,BRAM,0,catapult_fpga_latency
Throughput,120.48192771084337,catapult,CLB,338,catapult_fpga_latency
Throughput,120.48192771084337,catapult,LUT,1977,catapult_fpga_latency
Throughput,120.48192771084337,catapult,FF,1232,catapult_fpga_latency
Throughput,120.48192771084337,catapult,DSP,0,catapult_fpga_latency
Throughput,120.48192771084337,catapult,BRAM,0,catapult_fpga_latency
Throughput,69.76906439684643,catapult,CLB,381,catapult_fpga_latency
Throughput,69.76906439684643,catapult,LUT,1653,catapult_fpga_latency
Throughput,69.76906439684643,catapult,FF,1325,catapult_fpga_latency
Throughput,69.76906439684643,catapult,DSP,0,catapult_fpga_latency
Throughput,69.76906439684643,catapult,BRAM,0,catapult_fpga_latency
Throughput,66.96578048617157,catapult,CLB,375,catapult_fpga_latency
Throughput,66.96578048617157,catapult,LUT,2506,catapult_fpga_latency
Throughput,66.96578048617157,catapult,FF,1371,catapult_fpga_latency
Throughput,66.96578048617157,catapult,DSP,0,catapult_fpga_latency
Throughput,66.96578048617157,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.57947452460444,catapult,CLB,428,catapult_fpga_latency
Throughput,72.57947452460444,catapult,LUT,2849,catapult_fpga_latency
Throughput,72.57947452460444,catapult,FF,1521,catapult_fpga_latency
Throughput,72.57947452460444,catapult,DSP,0,catapult_fpga_latency
Throughput,72.57947452460444,catapult,BRAM,0,catapult_fpga_latency
Throughput,109.25379656943079,catapult,CLB,305,catapult_fpga_latency
Throughput,109.25379656943079,catapult,LUT,1913,catapult_fpga_latency
Throughput,109.25379656943079,catapult,FF,1219,catapult_fpga_latency
Throughput,109.25379656943079,catapult,DSP,0,catapult_fpga_latency
Throughput,109.25379656943079,catapult,BRAM,0,catapult_fpga_latency
Throughput,109.25379656943079,catapult,CLB,305,catapult_fpga_latency
Throughput,109.25379656943079,catapult,LUT,1913,catapult_fpga_latency
Throughput,109.25379656943079,catapult,FF,1219,catapult_fpga_latency
Throughput,109.25379656943079,catapult,DSP,0,catapult_fpga_latency
Throughput,109.25379656943079,catapult,BRAM,0,catapult_fpga_latency
Throughput,109.25379656943079,catapult,CLB,305,catapult_fpga_latency
Throughput,109.25379656943079,catapult,LUT,1913,catapult_fpga_latency
Throughput,109.25379656943079,catapult,FF,1219,catapult_fpga_latency
Throughput,109.25379656943079,catapult,DSP,0,catapult_fpga_latency
Throughput,109.25379656943079,catapult,BRAM,0,catapult_fpga_latency
Throughput,109.25379656943079,catapult,CLB,305,catapult_fpga_latency
Throughput,109.25379656943079,catapult,LUT,1913,catapult_fpga_latency
Throughput,109.25379656943079,catapult,FF,1219,catapult_fpga_latency
Throughput,109.25379656943079,catapult,DSP,0,catapult_fpga_latency
Throughput,109.25379656943079,catapult,BRAM,0,catapult_fpga_latency
Throughput,109.25379656943079,catapult,CLB,305,catapult_fpga_latency
Throughput,109.25379656943079,catapult,LUT,1913,catapult_fpga_latency
Throughput,109.25379656943079,catapult,FF,1219,catapult_fpga_latency
Throughput,109.25379656943079,catapult,DSP,0,catapult_fpga_latency
Throughput,109.25379656943079,catapult,BRAM,0,catapult_fpga_latency
Throughput,67.34913793103448,catapult,CLB,490,catapult_fpga_latency
Throughput,67.34913793103448,catapult,LUT,2444,catapult_fpga_latency
Throughput,67.34913793103448,catapult,FF,1270,catapult_fpga_latency
Throughput,67.34913793103448,catapult,DSP,0,catapult_fpga_latency
Throughput,67.34913793103448,catapult,BRAM,0,catapult_fpga_latency
Throughput,71.22507122507122,catapult,CLB,388,catapult_fpga_latency
Throughput,71.22507122507122,catapult,LUT,2492,catapult_fpga_latency
Throughput,71.22507122507122,catapult,FF,1381,catapult_fpga_latency
Throughput,71.22507122507122,catapult,DSP,0,catapult_fpga_latency
Throughput,71.22507122507122,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.02535292422932,catapult,CLB,466,catapult_fpga_latency
Throughput,72.02535292422932,catapult,LUT,2877,catapult_fpga_latency
Throughput,72.02535292422932,catapult,FF,1524,catapult_fpga_latency
Throughput,72.02535292422932,catapult,DSP,0,catapult_fpga_latency
Throughput,72.02535292422932,catapult,BRAM,0,catapult_fpga_latency
Throughput,120.48192771084337,catapult,CLB,427,catapult_fpga_latency
Throughput,120.48192771084337,catapult,LUT,2587,catapult_fpga_latency
Throughput,120.48192771084337,catapult,FF,1449,catapult_fpga_latency
Throughput,120.48192771084337,catapult,DSP,0,catapult_fpga_latency
Throughput,120.48192771084337,catapult,BRAM,0,catapult_fpga_latency
Throughput,120.48192771084337,catapult,CLB,427,catapult_fpga_latency
Throughput,120.48192771084337,catapult,LUT,2587,catapult_fpga_latency
Throughput,120.48192771084337,catapult,FF,1449,catapult_fpga_latency
Throughput,120.48192771084337,catapult,DSP,0,catapult_fpga_latency
Throughput,120.48192771084337,catapult,BRAM,0,catapult_fpga_latency
Throughput,120.48192771084337,catapult,CLB,427,catapult_fpga_latency
Throughput,120.48192771084337,catapult,LUT,2587,catapult_fpga_latency
Throughput,120.48192771084337,catapult,FF,1449,catapult_fpga_latency
Throughput,120.48192771084337,catapult,DSP,0,catapult_fpga_latency
Throughput,120.48192771084337,catapult,BRAM,0,catapult_fpga_latency
Throughput,120.48192771084337,catapult,CLB,427,catapult_fpga_latency
Throughput,120.48192771084337,catapult,LUT,2587,catapult_fpga_latency
Throughput,120.48192771084337,catapult,FF,1449,catapult_fpga_latency
Throughput,120.48192771084337,catapult,DSP,0,catapult_fpga_latency
Throughput,120.48192771084337,catapult,BRAM,0,catapult_fpga_latency
Throughput,120.48192771084337,catapult,CLB,427,catapult_fpga_latency
Throughput,120.48192771084337,catapult,LUT,2587,catapult_fpga_latency
Throughput,120.48192771084337,catapult,FF,1449,catapult_fpga_latency
Throughput,120.48192771084337,catapult,DSP,0,catapult_fpga_latency
Throughput,120.48192771084337,catapult,BRAM,0,catapult_fpga_latency
Throughput,66.66666666666667,catapult,CLB,399,catapult_fpga_latency
Throughput,66.66666666666667,catapult,LUT,1649,catapult_fpga_latency
Throughput,66.66666666666667,catapult,FF,1323,catapult_fpga_latency
Throughput,66.66666666666667,catapult,DSP,0,catapult_fpga_latency
Throughput,66.66666666666667,catapult,BRAM,0,catapult_fpga_latency
Throughput,65.67713122290819,catapult,CLB,342,catapult_fpga_latency
Throughput,65.67713122290819,catapult,LUT,1980,catapult_fpga_latency
Throughput,65.67713122290819,catapult,FF,1371,catapult_fpga_latency
Throughput,65.67713122290819,catapult,DSP,0,catapult_fpga_latency
Throughput,65.67713122290819,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.83321194464676,catapult,CLB,419,catapult_fpga_latency
Throughput,72.83321194464676,catapult,LUT,2846,catapult_fpga_latency
Throughput,72.83321194464676,catapult,FF,1521,catapult_fpga_latency
Throughput,72.83321194464676,catapult,DSP,0,catapult_fpga_latency
Throughput,72.83321194464676,catapult,BRAM,0,catapult_fpga_latency
Throughput,126.21481761958854,catapult,CLB,292,catapult_fpga_latency
Throughput,126.21481761958854,catapult,LUT,1838,catapult_fpga_latency
Throughput,126.21481761958854,catapult,FF,1217,catapult_fpga_latency
Throughput,126.21481761958854,catapult,DSP,0,catapult_fpga_latency
Throughput,126.21481761958854,catapult,BRAM,0,catapult_fpga_latency
Throughput,126.21481761958854,catapult,CLB,292,catapult_fpga_latency
Throughput,126.21481761958854,catapult,LUT,1838,catapult_fpga_latency
Throughput,126.21481761958854,catapult,FF,1217,catapult_fpga_latency
Throughput,126.21481761958854,catapult,DSP,0,catapult_fpga_latency
Throughput,126.21481761958854,catapult,BRAM,0,catapult_fpga_latency
Throughput,126.21481761958854,catapult,CLB,292,catapult_fpga_latency
Throughput,126.21481761958854,catapult,LUT,1838,catapult_fpga_latency
Throughput,126.21481761958854,catapult,FF,1217,catapult_fpga_latency
Throughput,126.21481761958854,catapult,DSP,0,catapult_fpga_latency
Throughput,126.21481761958854,catapult,BRAM,0,catapult_fpga_latency
Throughput,126.21481761958854,catapult,CLB,292,catapult_fpga_latency
Throughput,126.21481761958854,catapult,LUT,1838,catapult_fpga_latency
Throughput,126.21481761958854,catapult,FF,1217,catapult_fpga_latency
Throughput,126.21481761958854,catapult,DSP,0,catapult_fpga_latency
Throughput,126.21481761958854,catapult,BRAM,0,catapult_fpga_latency
Throughput,126.21481761958854,catapult,CLB,292,catapult_fpga_latency
Throughput,126.21481761958854,catapult,LUT,1838,catapult_fpga_latency
Throughput,126.21481761958854,catapult,FF,1217,catapult_fpga_latency
Throughput,126.21481761958854,catapult,DSP,0,catapult_fpga_latency
Throughput,126.21481761958854,catapult,BRAM,0,catapult_fpga_latency
Throughput,36.7728175332794,catapult,CLB,397,catapult_fpga_latency
Throughput,36.7728175332794,catapult,LUT,2273,catapult_fpga_latency
Throughput,36.7728175332794,catapult,FF,1343,catapult_fpga_latency
Throughput,36.7728175332794,catapult,DSP,0,catapult_fpga_latency
Throughput,36.7728175332794,catapult,BRAM,0,catapult_fpga_latency
Throughput,51.42445747197367,catapult,CLB,395,catapult_fpga_latency
Throughput,51.42445747197367,catapult,LUT,2385,catapult_fpga_latency
Throughput,51.42445747197367,catapult,FF,1763,catapult_fpga_latency
Throughput,51.42445747197367,catapult,DSP,0,catapult_fpga_latency
Throughput,51.42445747197367,catapult,BRAM,0,catapult_fpga_latency
Throughput,50.91649694501018,catapult,CLB,430,catapult_fpga_latency
Throughput,50.91649694501018,catapult,LUT,2489,catapult_fpga_latency
Throughput,50.91649694501018,catapult,FF,1788,catapult_fpga_latency
Throughput,50.91649694501018,catapult,DSP,0,catapult_fpga_latency
Throughput,50.91649694501018,catapult,BRAM,0,catapult_fpga_latency
Throughput,60.94216588457554,catapult,CLB,465,catapult_fpga_latency
Throughput,60.94216588457554,catapult,LUT,2707,catapult_fpga_latency
Throughput,60.94216588457554,catapult,FF,1244,catapult_fpga_latency
Throughput,60.94216588457554,catapult,DSP,0,catapult_fpga_latency
Throughput,60.94216588457554,catapult,BRAM,0,catapult_fpga_latency
Throughput,60.94216588457554,catapult,CLB,465,catapult_fpga_latency
Throughput,60.94216588457554,catapult,LUT,2707,catapult_fpga_latency
Throughput,60.94216588457554,catapult,FF,1244,catapult_fpga_latency
Throughput,60.94216588457554,catapult,DSP,0,catapult_fpga_latency
Throughput,60.94216588457554,catapult,BRAM,0,catapult_fpga_latency
Throughput,60.94216588457554,catapult,CLB,465,catapult_fpga_latency
Throughput,60.94216588457554,catapult,LUT,2707,catapult_fpga_latency
Throughput,60.94216588457554,catapult,FF,1244,catapult_fpga_latency
Throughput,60.94216588457554,catapult,DSP,0,catapult_fpga_latency
Throughput,60.94216588457554,catapult,BRAM,0,catapult_fpga_latency
Throughput,60.94216588457554,catapult,CLB,465,catapult_fpga_latency
Throughput,60.94216588457554,catapult,LUT,2707,catapult_fpga_latency
Throughput,60.94216588457554,catapult,FF,1244,catapult_fpga_latency
Throughput,60.94216588457554,catapult,DSP,0,catapult_fpga_latency
Throughput,60.94216588457554,catapult,BRAM,0,catapult_fpga_latency
Throughput,60.94216588457554,catapult,CLB,465,catapult_fpga_latency
Throughput,60.94216588457554,catapult,LUT,2707,catapult_fpga_latency
Throughput,60.94216588457554,catapult,FF,1244,catapult_fpga_latency
Throughput,60.94216588457554,catapult,DSP,0,catapult_fpga_latency
Throughput,60.94216588457554,catapult,BRAM,0,catapult_fpga_latency
Throughput,36.66226719460331,catapult,CLB,361,catapult_fpga_latency
Throughput,36.66226719460331,catapult,LUT,1658,catapult_fpga_latency
Throughput,36.66226719460331,catapult,FF,1340,catapult_fpga_latency
Throughput,36.66226719460331,catapult,DSP,0,catapult_fpga_latency
Throughput,36.66226719460331,catapult,BRAM,0,catapult_fpga_latency
Throughput,48.569624556802175,catapult,CLB,394,catapult_fpga_latency
Throughput,48.569624556802175,catapult,LUT,2416,catapult_fpga_latency
Throughput,48.569624556802175,catapult,FF,1760,catapult_fpga_latency
Throughput,48.569624556802175,catapult,DSP,0,catapult_fpga_latency
Throughput,48.569624556802175,catapult,BRAM,0,catapult_fpga_latency
Throughput,50.96839959225281,catapult,CLB,379,catapult_fpga_latency
Throughput,50.96839959225281,catapult,LUT,2272,catapult_fpga_latency
Throughput,50.96839959225281,catapult,FF,1781,catapult_fpga_latency
Throughput,50.96839959225281,catapult,DSP,0,catapult_fpga_latency
Throughput,50.96839959225281,catapult,BRAM,0,catapult_fpga_latency
Throughput,61.73220569170936,catapult,CLB,480,catapult_fpga_latency
Throughput,61.73220569170936,catapult,LUT,2711,catapult_fpga_latency
Throughput,61.73220569170936,catapult,FF,1235,catapult_fpga_latency
Throughput,61.73220569170936,catapult,DSP,0,catapult_fpga_latency
Throughput,61.73220569170936,catapult,BRAM,0,catapult_fpga_latency
Throughput,61.73220569170936,catapult,CLB,480,catapult_fpga_latency
Throughput,61.73220569170936,catapult,LUT,2711,catapult_fpga_latency
Throughput,61.73220569170936,catapult,FF,1235,catapult_fpga_latency
Throughput,61.73220569170936,catapult,DSP,0,catapult_fpga_latency
Throughput,61.73220569170936,catapult,BRAM,0,catapult_fpga_latency
Throughput,61.73220569170936,catapult,CLB,480,catapult_fpga_latency
Throughput,61.73220569170936,catapult,LUT,2711,catapult_fpga_latency
Throughput,61.73220569170936,catapult,FF,1235,catapult_fpga_latency
Throughput,61.73220569170936,catapult,DSP,0,catapult_fpga_latency
Throughput,61.73220569170936,catapult,BRAM,0,catapult_fpga_latency
Throughput,61.73220569170936,catapult,CLB,480,catapult_fpga_latency
Throughput,61.73220569170936,catapult,LUT,2711,catapult_fpga_latency
Throughput,61.73220569170936,catapult,FF,1235,catapult_fpga_latency
Throughput,61.73220569170936,catapult,DSP,0,catapult_fpga_latency
Throughput,61.73220569170936,catapult,BRAM,0,catapult_fpga_latency
Throughput,61.73220569170936,catapult,CLB,480,catapult_fpga_latency
Throughput,61.73220569170936,catapult,LUT,2711,catapult_fpga_latency
Throughput,61.73220569170936,catapult,FF,1235,catapult_fpga_latency
Throughput,61.73220569170936,catapult,DSP,0,catapult_fpga_latency
Throughput,61.73220569170936,catapult,BRAM,0,catapult_fpga_latency
Throughput,30.525962330962482,catapult,CLB,485,catapult_fpga_latency
Throughput,30.525962330962482,catapult,LUT,2661,catapult_fpga_latency
Throughput,30.525962330962482,catapult,FF,1281,catapult_fpga_latency
Throughput,30.525962330962482,catapult,DSP,0,catapult_fpga_latency
Throughput,30.525962330962482,catapult,BRAM,0,catapult_fpga_latency
Throughput,52.960491473360875,catapult,CLB,415,catapult_fpga_latency
Throughput,52.960491473360875,catapult,LUT,2389,catapult_fpga_latency
Throughput,52.960491473360875,catapult,FF,1770,catapult_fpga_latency
Throughput,52.960491473360875,catapult,DSP,0,catapult_fpga_latency
Throughput,52.960491473360875,catapult,BRAM,0,catapult_fpga_latency
Throughput,44.44246922359006,catapult,CLB,437,catapult_fpga_latency
Throughput,44.44246922359006,catapult,LUT,2484,catapult_fpga_latency
Throughput,44.44246922359006,catapult,FF,1785,catapult_fpga_latency
Throughput,44.44246922359006,catapult,DSP,0,catapult_fpga_latency
Throughput,44.44246922359006,catapult,BRAM,0,catapult_fpga_latency
Throughput,59.224163458691145,catapult,CLB,491,catapult_fpga_latency
Throughput,59.224163458691145,catapult,LUT,2897,catapult_fpga_latency
Throughput,59.224163458691145,catapult,FF,1467,catapult_fpga_latency
Throughput,59.224163458691145,catapult,DSP,0,catapult_fpga_latency
Throughput,59.224163458691145,catapult,BRAM,0,catapult_fpga_latency
Throughput,59.224163458691145,catapult,CLB,491,catapult_fpga_latency
Throughput,59.224163458691145,catapult,LUT,2897,catapult_fpga_latency
Throughput,59.224163458691145,catapult,FF,1467,catapult_fpga_latency
Throughput,59.224163458691145,catapult,DSP,0,catapult_fpga_latency
Throughput,59.224163458691145,catapult,BRAM,0,catapult_fpga_latency
Throughput,59.224163458691145,catapult,CLB,491,catapult_fpga_latency
Throughput,59.224163458691145,catapult,LUT,2897,catapult_fpga_latency
Throughput,59.224163458691145,catapult,FF,1467,catapult_fpga_latency
Throughput,59.224163458691145,catapult,DSP,0,catapult_fpga_latency
Throughput,59.224163458691145,catapult,BRAM,0,catapult_fpga_latency
Throughput,59.224163458691145,catapult,CLB,491,catapult_fpga_latency
Throughput,59.224163458691145,catapult,LUT,2897,catapult_fpga_latency
Throughput,59.224163458691145,catapult,FF,1467,catapult_fpga_latency
Throughput,59.224163458691145,catapult,DSP,0,catapult_fpga_latency
Throughput,59.224163458691145,catapult,BRAM,0,catapult_fpga_latency
Throughput,58.941412236237184,catapult,CLB,494,catapult_fpga_latency
Throughput,58.941412236237184,catapult,LUT,2899,catapult_fpga_latency
Throughput,58.941412236237184,catapult,FF,1467,catapult_fpga_latency
Throughput,58.941412236237184,catapult,DSP,0,catapult_fpga_latency
Throughput,58.941412236237184,catapult,BRAM,0,catapult_fpga_latency
Throughput,39.31126660901015,catapult,CLB,375,catapult_fpga_latency
Throughput,39.31126660901015,catapult,LUT,1724,catapult_fpga_latency
Throughput,39.31126660901015,catapult,FF,1338,catapult_fpga_latency
Throughput,39.31126660901015,catapult,DSP,0,catapult_fpga_latency
Throughput,39.31126660901015,catapult,BRAM,0,catapult_fpga_latency
Throughput,50.53312446308555,catapult,CLB,347,catapult_fpga_latency
Throughput,50.53312446308555,catapult,LUT,1781,catapult_fpga_latency
Throughput,50.53312446308555,catapult,FF,1376,catapult_fpga_latency
Throughput,50.53312446308555,catapult,DSP,0,catapult_fpga_latency
Throughput,50.53312446308555,catapult,BRAM,0,catapult_fpga_latency
Throughput,50.0726052776526,catapult,CLB,367,catapult_fpga_latency
Throughput,50.0726052776526,catapult,LUT,2271,catapult_fpga_latency
Throughput,50.0726052776526,catapult,FF,1780,catapult_fpga_latency
Throughput,50.0726052776526,catapult,DSP,0,catapult_fpga_latency
Throughput,50.0726052776526,catapult,BRAM,0,catapult_fpga_latency
Throughput,62.59780907668232,catapult,CLB,407,catapult_fpga_latency
Throughput,62.59780907668232,catapult,LUT,2604,catapult_fpga_latency
Throughput,62.59780907668232,catapult,FF,1227,catapult_fpga_latency
Throughput,62.59780907668232,catapult,DSP,0,catapult_fpga_latency
Throughput,62.59780907668232,catapult,BRAM,0,catapult_fpga_latency
Throughput,62.59780907668232,catapult,CLB,407,catapult_fpga_latency
Throughput,62.59780907668232,catapult,LUT,2604,catapult_fpga_latency
Throughput,62.59780907668232,catapult,FF,1227,catapult_fpga_latency
Throughput,62.59780907668232,catapult,DSP,0,catapult_fpga_latency
Throughput,62.59780907668232,catapult,BRAM,0,catapult_fpga_latency
Throughput,62.59780907668232,catapult,CLB,407,catapult_fpga_latency
Throughput,62.59780907668232,catapult,LUT,2604,catapult_fpga_latency
Throughput,62.59780907668232,catapult,FF,1227,catapult_fpga_latency
Throughput,62.59780907668232,catapult,DSP,0,catapult_fpga_latency
Throughput,62.59780907668232,catapult,BRAM,0,catapult_fpga_latency
Throughput,62.59780907668232,catapult,CLB,407,catapult_fpga_latency
Throughput,62.59780907668232,catapult,LUT,2604,catapult_fpga_latency
Throughput,62.59780907668232,catapult,FF,1227,catapult_fpga_latency
Throughput,62.59780907668232,catapult,DSP,0,catapult_fpga_latency
Throughput,62.59780907668232,catapult,BRAM,0,catapult_fpga_latency
Throughput,63.950885719767214,catapult,CLB,404,catapult_fpga_latency
Throughput,63.950885719767214,catapult,LUT,2605,catapult_fpga_latency
Throughput,63.950885719767214,catapult,FF,1227,catapult_fpga_latency
Throughput,63.950885719767214,catapult,DSP,0,catapult_fpga_latency
Throughput,63.950885719767214,catapult,BRAM,0,catapult_fpga_latency
Throughput,23.259059403637718,catapult,CLB,507,catapult_fpga_latency
Throughput,23.259059403637718,catapult,LUT,3032,catapult_fpga_latency
Throughput,23.259059403637718,catapult,FF,1470,catapult_fpga_latency
Throughput,23.259059403637718,catapult,DSP,0,catapult_fpga_latency
Throughput,23.259059403637718,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.656727915354463,catapult,CLB,596,catapult_fpga_latency
Throughput,22.656727915354463,catapult,LUT,3529,catapult_fpga_latency
Throughput,22.656727915354463,catapult,FF,1631,catapult_fpga_latency
Throughput,22.656727915354463,catapult,DSP,0,catapult_fpga_latency
Throughput,22.656727915354463,catapult,BRAM,0,catapult_fpga_latency
Throughput,36.58313517468447,catapult,CLB,693,catapult_fpga_latency
Throughput,36.58313517468447,catapult,LUT,4429,catapult_fpga_latency
Throughput,36.58313517468447,catapult,FF,1380,catapult_fpga_latency
Throughput,36.58313517468447,catapult,DSP,0,catapult_fpga_latency
Throughput,36.58313517468447,catapult,BRAM,0,catapult_fpga_latency
Throughput,36.58313517468447,catapult,CLB,693,catapult_fpga_latency
Throughput,36.58313517468447,catapult,LUT,4429,catapult_fpga_latency
Throughput,36.58313517468447,catapult,FF,1380,catapult_fpga_latency
Throughput,36.58313517468447,catapult,DSP,0,catapult_fpga_latency
Throughput,36.58313517468447,catapult,BRAM,0,catapult_fpga_latency
Throughput,36.58313517468447,catapult,CLB,693,catapult_fpga_latency
Throughput,36.58313517468447,catapult,LUT,4429,catapult_fpga_latency
Throughput,36.58313517468447,catapult,FF,1380,catapult_fpga_latency
Throughput,36.58313517468447,catapult,DSP,0,catapult_fpga_latency
Throughput,36.58313517468447,catapult,BRAM,0,catapult_fpga_latency
Throughput,36.58313517468447,catapult,CLB,693,catapult_fpga_latency
Throughput,36.58313517468447,catapult,LUT,4429,catapult_fpga_latency
Throughput,36.58313517468447,catapult,FF,1380,catapult_fpga_latency
Throughput,36.58313517468447,catapult,DSP,0,catapult_fpga_latency
Throughput,36.58313517468447,catapult,BRAM,0,catapult_fpga_latency
Throughput,36.58313517468447,catapult,CLB,693,catapult_fpga_latency
Throughput,36.58313517468447,catapult,LUT,4429,catapult_fpga_latency
Throughput,36.58313517468447,catapult,FF,1380,catapult_fpga_latency
Throughput,36.58313517468447,catapult,DSP,0,catapult_fpga_latency
Throughput,36.58313517468447,catapult,BRAM,0,catapult_fpga_latency
Throughput,20.921815176684728,catapult,CLB,535,catapult_fpga_latency
Throughput,20.921815176684728,catapult,LUT,2274,catapult_fpga_latency
Throughput,20.921815176684728,catapult,FF,1426,catapult_fpga_latency
Throughput,20.921815176684728,catapult,DSP,0,catapult_fpga_latency
Throughput,20.921815176684728,catapult,BRAM,0,catapult_fpga_latency
Throughput,21.543366797363092,catapult,CLB,447,catapult_fpga_latency
Throughput,21.543366797363092,catapult,LUT,2814,catapult_fpga_latency
Throughput,21.543366797363092,catapult,FF,1466,catapult_fpga_latency
Throughput,21.543366797363092,catapult,DSP,0,catapult_fpga_latency
Throughput,21.543366797363092,catapult,BRAM,0,catapult_fpga_latency
Throughput,21.003108460052086,catapult,CLB,519,catapult_fpga_latency
Throughput,21.003108460052086,catapult,LUT,3233,catapult_fpga_latency
Throughput,21.003108460052086,catapult,FF,1615,catapult_fpga_latency
Throughput,21.003108460052086,catapult,DSP,0,catapult_fpga_latency
Throughput,21.003108460052086,catapult,BRAM,0,catapult_fpga_latency
Throughput,37.30090641202581,catapult,CLB,665,catapult_fpga_latency
Throughput,37.30090641202581,catapult,LUT,4342,catapult_fpga_latency
Throughput,37.30090641202581,catapult,FF,1375,catapult_fpga_latency
Throughput,37.30090641202581,catapult,DSP,0,catapult_fpga_latency
Throughput,37.30090641202581,catapult,BRAM,0,catapult_fpga_latency
Throughput,37.30090641202581,catapult,CLB,665,catapult_fpga_latency
Throughput,37.30090641202581,catapult,LUT,4342,catapult_fpga_latency
Throughput,37.30090641202581,catapult,FF,1375,catapult_fpga_latency
Throughput,37.30090641202581,catapult,DSP,0,catapult_fpga_latency
Throughput,37.30090641202581,catapult,BRAM,0,catapult_fpga_latency
Throughput,37.30090641202581,catapult,CLB,665,catapult_fpga_latency
Throughput,37.30090641202581,catapult,LUT,4342,catapult_fpga_latency
Throughput,37.30090641202581,catapult,FF,1375,catapult_fpga_latency
Throughput,37.30090641202581,catapult,DSP,0,catapult_fpga_latency
Throughput,37.30090641202581,catapult,BRAM,0,catapult_fpga_latency
Throughput,37.30090641202581,catapult,CLB,665,catapult_fpga_latency
Throughput,37.30090641202581,catapult,LUT,4342,catapult_fpga_latency
Throughput,37.30090641202581,catapult,FF,1375,catapult_fpga_latency
Throughput,37.30090641202581,catapult,DSP,0,catapult_fpga_latency
Throughput,37.30090641202581,catapult,BRAM,0,catapult_fpga_latency
Throughput,37.40834954361814,catapult,CLB,669,catapult_fpga_latency
Throughput,37.40834954361814,catapult,LUT,4343,catapult_fpga_latency
Throughput,37.40834954361814,catapult,FF,1375,catapult_fpga_latency
Throughput,37.40834954361814,catapult,DSP,0,catapult_fpga_latency
Throughput,37.40834954361814,catapult,BRAM,0,catapult_fpga_latency
Throughput,23.0091346264467,catapult,CLB,659,catapult_fpga_latency
Throughput,23.0091346264467,catapult,LUT,3003,catapult_fpga_latency
Throughput,23.0091346264467,catapult,FF,1300,catapult_fpga_latency
Throughput,23.0091346264467,catapult,DSP,0,catapult_fpga_latency
Throughput,23.0091346264467,catapult,BRAM,0,catapult_fpga_latency
Throughput,24.596010527092506,catapult,CLB,469,catapult_fpga_latency
Throughput,24.596010527092506,catapult,LUT,2918,catapult_fpga_latency
Throughput,24.596010527092506,catapult,FF,1406,catapult_fpga_latency
Throughput,24.596010527092506,catapult,DSP,0,catapult_fpga_latency
Throughput,24.596010527092506,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.233091733736494,catapult,CLB,533,catapult_fpga_latency
Throughput,22.233091733736494,catapult,LUT,3259,catapult_fpga_latency
Throughput,22.233091733736494,catapult,FF,1550,catapult_fpga_latency
Throughput,22.233091733736494,catapult,DSP,0,catapult_fpga_latency
Throughput,22.233091733736494,catapult,BRAM,0,catapult_fpga_latency
Throughput,37.74439495734883,catapult,CLB,720,catapult_fpga_latency
Throughput,37.74439495734883,catapult,LUT,4408,catapult_fpga_latency
Throughput,37.74439495734883,catapult,FF,1503,catapult_fpga_latency
Throughput,37.74439495734883,catapult,DSP,0,catapult_fpga_latency
Throughput,37.74439495734883,catapult,BRAM,0,catapult_fpga_latency
Throughput,37.74439495734883,catapult,CLB,720,catapult_fpga_latency
Throughput,37.74439495734883,catapult,LUT,4408,catapult_fpga_latency
Throughput,37.74439495734883,catapult,FF,1503,catapult_fpga_latency
Throughput,37.74439495734883,catapult,DSP,0,catapult_fpga_latency
Throughput,37.74439495734883,catapult,BRAM,0,catapult_fpga_latency
Throughput,37.74439495734883,catapult,CLB,720,catapult_fpga_latency
Throughput,37.74439495734883,catapult,LUT,4408,catapult_fpga_latency
Throughput,37.74439495734883,catapult,FF,1503,catapult_fpga_latency
Throughput,37.74439495734883,catapult,DSP,0,catapult_fpga_latency
Throughput,37.74439495734883,catapult,BRAM,0,catapult_fpga_latency
Throughput,37.74439495734883,catapult,CLB,720,catapult_fpga_latency
Throughput,37.74439495734883,catapult,LUT,4408,catapult_fpga_latency
Throughput,37.74439495734883,catapult,FF,1503,catapult_fpga_latency
Throughput,37.74439495734883,catapult,DSP,0,catapult_fpga_latency
Throughput,37.74439495734883,catapult,BRAM,0,catapult_fpga_latency
Throughput,37.74439495734883,catapult,CLB,720,catapult_fpga_latency
Throughput,37.74439495734883,catapult,LUT,4408,catapult_fpga_latency
Throughput,37.74439495734883,catapult,FF,1503,catapult_fpga_latency
Throughput,37.74439495734883,catapult,DSP,0,catapult_fpga_latency
Throughput,37.74439495734883,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.012855507616447,catapult,CLB,566,catapult_fpga_latency
Throughput,22.012855507616447,catapult,LUT,2304,catapult_fpga_latency
Throughput,22.012855507616447,catapult,FF,1424,catapult_fpga_latency
Throughput,22.012855507616447,catapult,DSP,0,catapult_fpga_latency
Throughput,22.012855507616447,catapult,BRAM,0,catapult_fpga_latency
Throughput,21.51972282597,catapult,CLB,439,catapult_fpga_latency
Throughput,21.51972282597,catapult,LUT,2384,catapult_fpga_latency
Throughput,21.51972282597,catapult,FF,1466,catapult_fpga_latency
Throughput,21.51972282597,catapult,DSP,0,catapult_fpga_latency
Throughput,21.51972282597,catapult,BRAM,0,catapult_fpga_latency
Throughput,20.177562550443906,catapult,CLB,527,catapult_fpga_latency
Throughput,20.177562550443906,catapult,LUT,3141,catapult_fpga_latency
Throughput,20.177562550443906,catapult,FF,1615,catapult_fpga_latency
Throughput,20.177562550443906,catapult,DSP,0,catapult_fpga_latency
Throughput,20.177562550443906,catapult,BRAM,0,catapult_fpga_latency
Throughput,37.166431279268565,catapult,CLB,623,catapult_fpga_latency
Throughput,37.166431279268565,catapult,LUT,3989,catapult_fpga_latency
Throughput,37.166431279268565,catapult,FF,1363,catapult_fpga_latency
Throughput,37.166431279268565,catapult,DSP,0,catapult_fpga_latency
Throughput,37.166431279268565,catapult,BRAM,0,catapult_fpga_latency
Throughput,37.166431279268565,catapult,CLB,623,catapult_fpga_latency
Throughput,37.166431279268565,catapult,LUT,3989,catapult_fpga_latency
Throughput,37.166431279268565,catapult,FF,1363,catapult_fpga_latency
Throughput,37.166431279268565,catapult,DSP,0,catapult_fpga_latency
Throughput,37.166431279268565,catapult,BRAM,0,catapult_fpga_latency
Throughput,37.166431279268565,catapult,CLB,623,catapult_fpga_latency
Throughput,37.166431279268565,catapult,LUT,3989,catapult_fpga_latency
Throughput,37.166431279268565,catapult,FF,1363,catapult_fpga_latency
Throughput,37.166431279268565,catapult,DSP,0,catapult_fpga_latency
Throughput,37.166431279268565,catapult,BRAM,0,catapult_fpga_latency
Throughput,37.166431279268565,catapult,CLB,623,catapult_fpga_latency
Throughput,37.166431279268565,catapult,LUT,3989,catapult_fpga_latency
Throughput,37.166431279268565,catapult,FF,1363,catapult_fpga_latency
Throughput,37.166431279268565,catapult,DSP,0,catapult_fpga_latency
Throughput,37.166431279268565,catapult,BRAM,0,catapult_fpga_latency
Throughput,37.166431279268565,catapult,CLB,623,catapult_fpga_latency
Throughput,37.166431279268565,catapult,LUT,3989,catapult_fpga_latency
Throughput,37.166431279268565,catapult,FF,1363,catapult_fpga_latency
Throughput,37.166431279268565,catapult,DSP,0,catapult_fpga_latency
Throughput,37.166431279268565,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.598887874512407,catapult,CLB,627,catapult_fpga_latency
Throughput,16.598887874512407,catapult,LUT,3146,catapult_fpga_latency
Throughput,16.598887874512407,catapult,FF,1520,catapult_fpga_latency
Throughput,16.598887874512407,catapult,DSP,0,catapult_fpga_latency
Throughput,16.598887874512407,catapult,BRAM,0,catapult_fpga_latency
Throughput,20.66457265663746,catapult,CLB,645,catapult_fpga_latency
Throughput,20.66457265663746,catapult,LUT,3713,catapult_fpga_latency
Throughput,20.66457265663746,catapult,FF,1890,catapult_fpga_latency
Throughput,20.66457265663746,catapult,DSP,0,catapult_fpga_latency
Throughput,20.66457265663746,catapult,BRAM,0,catapult_fpga_latency
Throughput,20.644948181180066,catapult,CLB,624,catapult_fpga_latency
Throughput,20.644948181180066,catapult,LUT,3711,catapult_fpga_latency
Throughput,20.644948181180066,catapult,FF,1924,catapult_fpga_latency
Throughput,20.644948181180066,catapult,DSP,0,catapult_fpga_latency
Throughput,20.644948181180066,catapult,BRAM,0,catapult_fpga_latency
Throughput,24.218939210462583,catapult,CLB,770,catapult_fpga_latency
Throughput,24.218939210462583,catapult,LUT,4928,catapult_fpga_latency
Throughput,24.218939210462583,catapult,FF,1450,catapult_fpga_latency
Throughput,24.218939210462583,catapult,DSP,0,catapult_fpga_latency
Throughput,24.218939210462583,catapult,BRAM,0,catapult_fpga_latency
Throughput,24.218939210462583,catapult,CLB,770,catapult_fpga_latency
Throughput,24.218939210462583,catapult,LUT,4928,catapult_fpga_latency
Throughput,24.218939210462583,catapult,FF,1450,catapult_fpga_latency
Throughput,24.218939210462583,catapult,DSP,0,catapult_fpga_latency
Throughput,24.218939210462583,catapult,BRAM,0,catapult_fpga_latency
Throughput,24.218939210462583,catapult,CLB,770,catapult_fpga_latency
Throughput,24.218939210462583,catapult,LUT,4928,catapult_fpga_latency
Throughput,24.218939210462583,catapult,FF,1450,catapult_fpga_latency
Throughput,24.218939210462583,catapult,DSP,0,catapult_fpga_latency
Throughput,24.218939210462583,catapult,BRAM,0,catapult_fpga_latency
Throughput,24.218939210462583,catapult,CLB,770,catapult_fpga_latency
Throughput,24.218939210462583,catapult,LUT,4928,catapult_fpga_latency
Throughput,24.218939210462583,catapult,FF,1450,catapult_fpga_latency
Throughput,24.218939210462583,catapult,DSP,0,catapult_fpga_latency
Throughput,24.218939210462583,catapult,BRAM,0,catapult_fpga_latency
Throughput,24.218939210462583,catapult,CLB,770,catapult_fpga_latency
Throughput,24.218939210462583,catapult,LUT,4928,catapult_fpga_latency
Throughput,24.218939210462583,catapult,FF,1450,catapult_fpga_latency
Throughput,24.218939210462583,catapult,DSP,0,catapult_fpga_latency
Throughput,24.218939210462583,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.97648756472286,catapult,CLB,572,catapult_fpga_latency
Throughput,16.97648756472286,catapult,LUT,2486,catapult_fpga_latency
Throughput,16.97648756472286,catapult,FF,1506,catapult_fpga_latency
Throughput,16.97648756472286,catapult,DSP,0,catapult_fpga_latency
Throughput,16.97648756472286,catapult,BRAM,0,catapult_fpga_latency
Throughput,20.51492460765207,catapult,CLB,596,catapult_fpga_latency
Throughput,20.51492460765207,catapult,LUT,3436,catapult_fpga_latency
Throughput,20.51492460765207,catapult,FF,1886,catapult_fpga_latency
Throughput,20.51492460765207,catapult,DSP,0,catapult_fpga_latency
Throughput,20.51492460765207,catapult,BRAM,0,catapult_fpga_latency
Throughput,20.252754374594943,catapult,CLB,568,catapult_fpga_latency
Throughput,20.252754374594943,catapult,LUT,3426,catapult_fpga_latency
Throughput,20.252754374594943,catapult,FF,1907,catapult_fpga_latency
Throughput,20.252754374594943,catapult,DSP,0,catapult_fpga_latency
Throughput,20.252754374594943,catapult,BRAM,0,catapult_fpga_latency
Throughput,24.535662585568122,catapult,CLB,739,catapult_fpga_latency
Throughput,24.535662585568122,catapult,LUT,4925,catapult_fpga_latency
Throughput,24.535662585568122,catapult,FF,1458,catapult_fpga_latency
Throughput,24.535662585568122,catapult,DSP,0,catapult_fpga_latency
Throughput,24.535662585568122,catapult,BRAM,0,catapult_fpga_latency
Throughput,24.535662585568122,catapult,CLB,739,catapult_fpga_latency
Throughput,24.535662585568122,catapult,LUT,4925,catapult_fpga_latency
Throughput,24.535662585568122,catapult,FF,1458,catapult_fpga_latency
Throughput,24.535662585568122,catapult,DSP,0,catapult_fpga_latency
Throughput,24.535662585568122,catapult,BRAM,0,catapult_fpga_latency
Throughput,24.535662585568122,catapult,CLB,739,catapult_fpga_latency
Throughput,24.535662585568122,catapult,LUT,4925,catapult_fpga_latency
Throughput,24.535662585568122,catapult,FF,1458,catapult_fpga_latency
Throughput,24.535662585568122,catapult,DSP,0,catapult_fpga_latency
Throughput,24.535662585568122,catapult,BRAM,0,catapult_fpga_latency
Throughput,24.535662585568122,catapult,CLB,739,catapult_fpga_latency
Throughput,24.535662585568122,catapult,LUT,4925,catapult_fpga_latency
Throughput,24.535662585568122,catapult,FF,1458,catapult_fpga_latency
Throughput,24.535662585568122,catapult,DSP,0,catapult_fpga_latency
Throughput,24.535662585568122,catapult,BRAM,0,catapult_fpga_latency
Throughput,24.535662585568122,catapult,CLB,739,catapult_fpga_latency
Throughput,24.535662585568122,catapult,LUT,4925,catapult_fpga_latency
Throughput,24.535662585568122,catapult,FF,1458,catapult_fpga_latency
Throughput,24.535662585568122,catapult,DSP,0,catapult_fpga_latency
Throughput,24.535662585568122,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.98542129577825,catapult,CLB,642,catapult_fpga_latency
Throughput,15.98542129577825,catapult,LUT,3311,catapult_fpga_latency
Throughput,15.98542129577825,catapult,FF,1448,catapult_fpga_latency
Throughput,15.98542129577825,catapult,DSP,0,catapult_fpga_latency
Throughput,15.98542129577825,catapult,BRAM,0,catapult_fpga_latency
Throughput,21.196769612311087,catapult,CLB,598,catapult_fpga_latency
Throughput,21.196769612311087,catapult,LUT,3519,catapult_fpga_latency
Throughput,21.196769612311087,catapult,FF,1826,catapult_fpga_latency
Throughput,21.196769612311087,catapult,DSP,0,catapult_fpga_latency
Throughput,21.196769612311087,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.751575546606603,catapult,CLB,816,catapult_fpga_latency
Throughput,22.751575546606603,catapult,LUT,5276,catapult_fpga_latency
Throughput,22.751575546606603,catapult,FF,1511,catapult_fpga_latency
Throughput,22.751575546606603,catapult,DSP,0,catapult_fpga_latency
Throughput,22.751575546606603,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.751575546606603,catapult,CLB,816,catapult_fpga_latency
Throughput,22.751575546606603,catapult,LUT,5276,catapult_fpga_latency
Throughput,22.751575546606603,catapult,FF,1511,catapult_fpga_latency
Throughput,22.751575546606603,catapult,DSP,0,catapult_fpga_latency
Throughput,22.751575546606603,catapult,BRAM,0,catapult_fpga_latency
Throughput,23.669759515243324,catapult,CLB,822,catapult_fpga_latency
Throughput,23.669759515243324,catapult,LUT,5279,catapult_fpga_latency
Throughput,23.669759515243324,catapult,FF,1509,catapult_fpga_latency
Throughput,23.669759515243324,catapult,DSP,0,catapult_fpga_latency
Throughput,23.669759515243324,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.751575546606603,catapult,CLB,816,catapult_fpga_latency
Throughput,22.751575546606603,catapult,LUT,5276,catapult_fpga_latency
Throughput,22.751575546606603,catapult,FF,1511,catapult_fpga_latency
Throughput,22.751575546606603,catapult,DSP,0,catapult_fpga_latency
Throughput,22.751575546606603,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.751575546606603,catapult,CLB,816,catapult_fpga_latency
Throughput,22.751575546606603,catapult,LUT,5276,catapult_fpga_latency
Throughput,22.751575546606603,catapult,FF,1511,catapult_fpga_latency
Throughput,22.751575546606603,catapult,DSP,0,catapult_fpga_latency
Throughput,22.751575546606603,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.185158209921504,catapult,CLB,566,catapult_fpga_latency
Throughput,16.185158209921504,catapult,LUT,2588,catapult_fpga_latency
Throughput,16.185158209921504,catapult,FF,1504,catapult_fpga_latency
Throughput,16.185158209921504,catapult,DSP,0,catapult_fpga_latency
Throughput,16.185158209921504,catapult,BRAM,0,catapult_fpga_latency
Throughput,20.625786358104904,catapult,CLB,524,catapult_fpga_latency
Throughput,20.625786358104904,catapult,LUT,2983,catapult_fpga_latency
Throughput,20.625786358104904,catapult,FF,1502,catapult_fpga_latency
Throughput,20.625786358104904,catapult,DSP,0,catapult_fpga_latency
Throughput,20.625786358104904,catapult,BRAM,0,catapult_fpga_latency
Throughput,20.702219277906593,catapult,CLB,598,catapult_fpga_latency
Throughput,20.702219277906593,catapult,LUT,3449,catapult_fpga_latency
Throughput,20.702219277906593,catapult,FF,1906,catapult_fpga_latency
Throughput,20.702219277906593,catapult,DSP,0,catapult_fpga_latency
Throughput,20.702219277906593,catapult,BRAM,0,catapult_fpga_latency
Throughput,23.789699060306887,catapult,CLB,752,catapult_fpga_latency
Throughput,23.789699060306887,catapult,LUT,4862,catapult_fpga_latency
Throughput,23.789699060306887,catapult,FF,1448,catapult_fpga_latency
Throughput,23.789699060306887,catapult,DSP,0,catapult_fpga_latency
Throughput,23.789699060306887,catapult,BRAM,0,catapult_fpga_latency
Throughput,23.789699060306887,catapult,CLB,752,catapult_fpga_latency
Throughput,23.789699060306887,catapult,LUT,4862,catapult_fpga_latency
Throughput,23.789699060306887,catapult,FF,1448,catapult_fpga_latency
Throughput,23.789699060306887,catapult,DSP,0,catapult_fpga_latency
Throughput,23.789699060306887,catapult,BRAM,0,catapult_fpga_latency
Throughput,23.789699060306887,catapult,CLB,752,catapult_fpga_latency
Throughput,23.789699060306887,catapult,LUT,4862,catapult_fpga_latency
Throughput,23.789699060306887,catapult,FF,1448,catapult_fpga_latency
Throughput,23.789699060306887,catapult,DSP,0,catapult_fpga_latency
Throughput,23.789699060306887,catapult,BRAM,0,catapult_fpga_latency
Throughput,23.789699060306887,catapult,CLB,752,catapult_fpga_latency
Throughput,23.789699060306887,catapult,LUT,4862,catapult_fpga_latency
Throughput,23.789699060306887,catapult,FF,1448,catapult_fpga_latency
Throughput,23.789699060306887,catapult,DSP,0,catapult_fpga_latency
Throughput,23.789699060306887,catapult,BRAM,0,catapult_fpga_latency
Throughput,23.789699060306887,catapult,CLB,752,catapult_fpga_latency
Throughput,23.789699060306887,catapult,LUT,4862,catapult_fpga_latency
Throughput,23.789699060306887,catapult,FF,1448,catapult_fpga_latency
Throughput,23.789699060306887,catapult,DSP,0,catapult_fpga_latency
Throughput,23.789699060306887,catapult,BRAM,0,catapult_fpga_latency
Throughput,50.25378159706518,catapult,CLB,433,catapult_fpga_latency
Throughput,50.25378159706518,catapult,LUT,2405,catapult_fpga_latency
Throughput,50.25378159706518,catapult,FF,1392,catapult_fpga_latency
Throughput,50.25378159706518,catapult,DSP,0,catapult_fpga_latency
Throughput,50.25378159706518,catapult,BRAM,0,catapult_fpga_latency
Throughput,52.178450300026086,catapult,CLB,409,catapult_fpga_latency
Throughput,52.178450300026086,catapult,LUT,2698,catapult_fpga_latency
Throughput,52.178450300026086,catapult,FF,1436,catapult_fpga_latency
Throughput,52.178450300026086,catapult,DSP,0,catapult_fpga_latency
Throughput,52.178450300026086,catapult,BRAM,0,catapult_fpga_latency
Throughput,56.03810591202017,catapult,CLB,537,catapult_fpga_latency
Throughput,56.03810591202017,catapult,LUT,3286,catapult_fpga_latency
Throughput,56.03810591202017,catapult,FF,1599,catapult_fpga_latency
Throughput,56.03810591202017,catapult,DSP,0,catapult_fpga_latency
Throughput,56.03810591202017,catapult,BRAM,0,catapult_fpga_latency
Throughput,74.00281210686006,catapult,CLB,351,catapult_fpga_latency
Throughput,74.00281210686006,catapult,LUT,2118,catapult_fpga_latency
Throughput,74.00281210686006,catapult,FF,1291,catapult_fpga_latency
Throughput,74.00281210686006,catapult,DSP,0,catapult_fpga_latency
Throughput,74.00281210686006,catapult,BRAM,0,catapult_fpga_latency
Throughput,74.00281210686006,catapult,CLB,351,catapult_fpga_latency
Throughput,74.00281210686006,catapult,LUT,2118,catapult_fpga_latency
Throughput,74.00281210686006,catapult,FF,1291,catapult_fpga_latency
Throughput,74.00281210686006,catapult,DSP,0,catapult_fpga_latency
Throughput,74.00281210686006,catapult,BRAM,0,catapult_fpga_latency
Throughput,74.00281210686006,catapult,CLB,351,catapult_fpga_latency
Throughput,74.00281210686006,catapult,LUT,2118,catapult_fpga_latency
Throughput,74.00281210686006,catapult,FF,1291,catapult_fpga_latency
Throughput,74.00281210686006,catapult,DSP,0,catapult_fpga_latency
Throughput,74.00281210686006,catapult,BRAM,0,catapult_fpga_latency
Throughput,74.00281210686006,catapult,CLB,351,catapult_fpga_latency
Throughput,74.00281210686006,catapult,LUT,2118,catapult_fpga_latency
Throughput,74.00281210686006,catapult,FF,1291,catapult_fpga_latency
Throughput,74.00281210686006,catapult,DSP,0,catapult_fpga_latency
Throughput,74.00281210686006,catapult,BRAM,0,catapult_fpga_latency
Throughput,74.00281210686006,catapult,CLB,351,catapult_fpga_latency
Throughput,74.00281210686006,catapult,LUT,2118,catapult_fpga_latency
Throughput,74.00281210686006,catapult,FF,1291,catapult_fpga_latency
Throughput,74.00281210686006,catapult,DSP,0,catapult_fpga_latency
Throughput,74.00281210686006,catapult,BRAM,0,catapult_fpga_latency
Throughput,46.01721043670333,catapult,CLB,398,catapult_fpga_latency
Throughput,46.01721043670333,catapult,LUT,1881,catapult_fpga_latency
Throughput,46.01721043670333,catapult,FF,1391,catapult_fpga_latency
Throughput,46.01721043670333,catapult,DSP,0,catapult_fpga_latency
Throughput,46.01721043670333,catapult,BRAM,0,catapult_fpga_latency
Throughput,48.38631634973629,catapult,CLB,393,catapult_fpga_latency
Throughput,48.38631634973629,catapult,LUT,2558,catapult_fpga_latency
Throughput,48.38631634973629,catapult,FF,1434,catapult_fpga_latency
Throughput,48.38631634973629,catapult,DSP,0,catapult_fpga_latency
Throughput,48.38631634973629,catapult,BRAM,0,catapult_fpga_latency
Throughput,53.191489361702125,catapult,CLB,491,catapult_fpga_latency
Throughput,53.191489361702125,catapult,LUT,3038,catapult_fpga_latency
Throughput,53.191489361702125,catapult,FF,1583,catapult_fpga_latency
Throughput,53.191489361702125,catapult,DSP,0,catapult_fpga_latency
Throughput,53.191489361702125,catapult,BRAM,0,catapult_fpga_latency
Throughput,73.80073800738008,catapult,CLB,291,catapult_fpga_latency
Throughput,73.80073800738008,catapult,LUT,1987,catapult_fpga_latency
Throughput,73.80073800738008,catapult,FF,1275,catapult_fpga_latency
Throughput,73.80073800738008,catapult,DSP,0,catapult_fpga_latency
Throughput,73.80073800738008,catapult,BRAM,0,catapult_fpga_latency
Throughput,73.80073800738008,catapult,CLB,291,catapult_fpga_latency
Throughput,73.80073800738008,catapult,LUT,1987,catapult_fpga_latency
Throughput,73.80073800738008,catapult,FF,1275,catapult_fpga_latency
Throughput,73.80073800738008,catapult,DSP,0,catapult_fpga_latency
Throughput,73.80073800738008,catapult,BRAM,0,catapult_fpga_latency
Throughput,73.80073800738008,catapult,CLB,291,catapult_fpga_latency
Throughput,73.80073800738008,catapult,LUT,1987,catapult_fpga_latency
Throughput,73.80073800738008,catapult,FF,1275,catapult_fpga_latency
Throughput,73.80073800738008,catapult,DSP,0,catapult_fpga_latency
Throughput,73.80073800738008,catapult,BRAM,0,catapult_fpga_latency
Throughput,73.80073800738008,catapult,CLB,291,catapult_fpga_latency
Throughput,73.80073800738008,catapult,LUT,1987,catapult_fpga_latency
Throughput,73.80073800738008,catapult,FF,1275,catapult_fpga_latency
Throughput,73.80073800738008,catapult,DSP,0,catapult_fpga_latency
Throughput,73.80073800738008,catapult,BRAM,0,catapult_fpga_latency
Throughput,73.80073800738008,catapult,CLB,291,catapult_fpga_latency
Throughput,73.80073800738008,catapult,LUT,1987,catapult_fpga_latency
Throughput,73.80073800738008,catapult,FF,1275,catapult_fpga_latency
Throughput,73.80073800738008,catapult,DSP,0,catapult_fpga_latency
Throughput,73.80073800738008,catapult,BRAM,0,catapult_fpga_latency
Throughput,48.274197441467535,catapult,CLB,618,catapult_fpga_latency
Throughput,48.274197441467535,catapult,LUT,2940,catapult_fpga_latency
Throughput,48.274197441467535,catapult,FF,1318,catapult_fpga_latency
Throughput,48.274197441467535,catapult,DSP,0,catapult_fpga_latency
Throughput,48.274197441467535,catapult,BRAM,0,catapult_fpga_latency
Throughput,47.54659566375048,catapult,CLB,524,catapult_fpga_latency
Throughput,47.54659566375048,catapult,LUT,3231,catapult_fpga_latency
Throughput,47.54659566375048,catapult,FF,1430,catapult_fpga_latency
Throughput,47.54659566375048,catapult,DSP,0,catapult_fpga_latency
Throughput,47.54659566375048,catapult,BRAM,0,catapult_fpga_latency
Throughput,44.63289444320464,catapult,CLB,554,catapult_fpga_latency
Throughput,44.63289444320464,catapult,LUT,3510,catapult_fpga_latency
Throughput,44.63289444320464,catapult,FF,1584,catapult_fpga_latency
Throughput,44.63289444320464,catapult,DSP,0,catapult_fpga_latency
Throughput,44.63289444320464,catapult,BRAM,0,catapult_fpga_latency
Throughput,99.05894006934126,catapult,CLB,392,catapult_fpga_latency
Throughput,99.05894006934126,catapult,LUT,2409,catapult_fpga_latency
Throughput,99.05894006934126,catapult,FF,1496,catapult_fpga_latency
Throughput,99.05894006934126,catapult,DSP,0,catapult_fpga_latency
Throughput,99.05894006934126,catapult,BRAM,0,catapult_fpga_latency
Throughput,99.05894006934126,catapult,CLB,392,catapult_fpga_latency
Throughput,99.05894006934126,catapult,LUT,2409,catapult_fpga_latency
Throughput,99.05894006934126,catapult,FF,1496,catapult_fpga_latency
Throughput,99.05894006934126,catapult,DSP,0,catapult_fpga_latency
Throughput,99.05894006934126,catapult,BRAM,0,catapult_fpga_latency
Throughput,99.05894006934126,catapult,CLB,392,catapult_fpga_latency
Throughput,99.05894006934126,catapult,LUT,2409,catapult_fpga_latency
Throughput,99.05894006934126,catapult,FF,1496,catapult_fpga_latency
Throughput,99.05894006934126,catapult,DSP,0,catapult_fpga_latency
Throughput,99.05894006934126,catapult,BRAM,0,catapult_fpga_latency
Throughput,99.05894006934126,catapult,CLB,392,catapult_fpga_latency
Throughput,99.05894006934126,catapult,LUT,2409,catapult_fpga_latency
Throughput,99.05894006934126,catapult,FF,1496,catapult_fpga_latency
Throughput,99.05894006934126,catapult,DSP,0,catapult_fpga_latency
Throughput,99.05894006934126,catapult,BRAM,0,catapult_fpga_latency
Throughput,50.7330931966922,catapult,CLB,408,catapult_fpga_latency
Throughput,50.7330931966922,catapult,LUT,1926,catapult_fpga_latency
Throughput,50.7330931966922,catapult,FF,1384,catapult_fpga_latency
Throughput,50.7330931966922,catapult,DSP,0,catapult_fpga_latency
Throughput,50.7330931966922,catapult,BRAM,0,catapult_fpga_latency
Throughput,56.711847104860205,catapult,CLB,411,catapult_fpga_latency
Throughput,56.711847104860205,catapult,LUT,2243,catapult_fpga_latency
Throughput,56.711847104860205,catapult,FF,1431,catapult_fpga_latency
Throughput,56.711847104860205,catapult,DSP,0,catapult_fpga_latency
Throughput,56.711847104860205,catapult,BRAM,0,catapult_fpga_latency
Throughput,55.53087516659263,catapult,CLB,442,catapult_fpga_latency
Throughput,55.53087516659263,catapult,LUT,2676,catapult_fpga_latency
Throughput,55.53087516659263,catapult,FF,1580,catapult_fpga_latency
Throughput,55.53087516659263,catapult,DSP,0,catapult_fpga_latency
Throughput,55.53087516659263,catapult,BRAM,0,catapult_fpga_latency
Throughput,99.38382031405287,catapult,CLB,283,catapult_fpga_latency
Throughput,99.38382031405287,catapult,LUT,1744,catapult_fpga_latency
Throughput,99.38382031405287,catapult,FF,1267,catapult_fpga_latency
Throughput,99.38382031405287,catapult,DSP,0,catapult_fpga_latency
Throughput,99.38382031405287,catapult,BRAM,0,catapult_fpga_latency
Throughput,99.38382031405287,catapult,CLB,283,catapult_fpga_latency
Throughput,99.38382031405287,catapult,LUT,1744,catapult_fpga_latency
Throughput,99.38382031405287,catapult,FF,1267,catapult_fpga_latency
Throughput,99.38382031405287,catapult,DSP,0,catapult_fpga_latency
Throughput,99.38382031405287,catapult,BRAM,0,catapult_fpga_latency
Throughput,94.65215333648841,catapult,CLB,278,catapult_fpga_latency
Throughput,94.65215333648841,catapult,LUT,1744,catapult_fpga_latency
Throughput,94.65215333648841,catapult,FF,1267,catapult_fpga_latency
Throughput,94.65215333648841,catapult,DSP,0,catapult_fpga_latency
Throughput,94.65215333648841,catapult,BRAM,0,catapult_fpga_latency
Throughput,99.38382031405287,catapult,CLB,283,catapult_fpga_latency
Throughput,99.38382031405287,catapult,LUT,1744,catapult_fpga_latency
Throughput,99.38382031405287,catapult,FF,1267,catapult_fpga_latency
Throughput,99.38382031405287,catapult,DSP,0,catapult_fpga_latency
Throughput,99.38382031405287,catapult,BRAM,0,catapult_fpga_latency
Throughput,94.65215333648841,catapult,CLB,278,catapult_fpga_latency
Throughput,94.65215333648841,catapult,LUT,1744,catapult_fpga_latency
Throughput,94.65215333648841,catapult,FF,1267,catapult_fpga_latency
Throughput,94.65215333648841,catapult,DSP,0,catapult_fpga_latency
Throughput,94.65215333648841,catapult,BRAM,0,catapult_fpga_latency
Throughput,24.800357125142604,catapult,CLB,531,catapult_fpga_latency
Throughput,24.800357125142604,catapult,LUT,2946,catapult_fpga_latency
Throughput,24.800357125142604,catapult,FF,1406,catapult_fpga_latency
Throughput,24.800357125142604,catapult,DSP,0,catapult_fpga_latency
Throughput,24.800357125142604,catapult,BRAM,0,catapult_fpga_latency
Throughput,35.09018176714155,catapult,CLB,546,catapult_fpga_latency
Throughput,35.09018176714155,catapult,LUT,3293,catapult_fpga_latency
Throughput,35.09018176714155,catapult,FF,1816,catapult_fpga_latency
Throughput,35.09018176714155,catapult,DSP,0,catapult_fpga_latency
Throughput,35.09018176714155,catapult,BRAM,0,catapult_fpga_latency
Throughput,34.43051921222972,catapult,CLB,547,catapult_fpga_latency
Throughput,34.43051921222972,catapult,LUT,3203,catapult_fpga_latency
Throughput,34.43051921222972,catapult,FF,1847,catapult_fpga_latency
Throughput,34.43051921222972,catapult,DSP,0,catapult_fpga_latency
Throughput,34.43051921222972,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.75793112501641,catapult,CLB,557,catapult_fpga_latency
Throughput,43.75793112501641,catapult,LUT,3263,catapult_fpga_latency
Throughput,43.75793112501641,catapult,FF,1306,catapult_fpga_latency
Throughput,43.75793112501641,catapult,DSP,0,catapult_fpga_latency
Throughput,43.75793112501641,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.75793112501641,catapult,CLB,557,catapult_fpga_latency
Throughput,43.75793112501641,catapult,LUT,3263,catapult_fpga_latency
Throughput,43.75793112501641,catapult,FF,1306,catapult_fpga_latency
Throughput,43.75793112501641,catapult,DSP,0,catapult_fpga_latency
Throughput,43.75793112501641,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.75793112501641,catapult,CLB,557,catapult_fpga_latency
Throughput,43.75793112501641,catapult,LUT,3263,catapult_fpga_latency
Throughput,43.75793112501641,catapult,FF,1306,catapult_fpga_latency
Throughput,43.75793112501641,catapult,DSP,0,catapult_fpga_latency
Throughput,43.75793112501641,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.75793112501641,catapult,CLB,557,catapult_fpga_latency
Throughput,43.75793112501641,catapult,LUT,3263,catapult_fpga_latency
Throughput,43.75793112501641,catapult,FF,1306,catapult_fpga_latency
Throughput,43.75793112501641,catapult,DSP,0,catapult_fpga_latency
Throughput,43.75793112501641,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.75793112501641,catapult,CLB,557,catapult_fpga_latency
Throughput,43.75793112501641,catapult,LUT,3263,catapult_fpga_latency
Throughput,43.75793112501641,catapult,FF,1306,catapult_fpga_latency
Throughput,43.75793112501641,catapult,DSP,0,catapult_fpga_latency
Throughput,43.75793112501641,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.709584533113944,catapult,CLB,516,catapult_fpga_latency
Throughput,25.709584533113944,catapult,LUT,2380,catapult_fpga_latency
Throughput,25.709584533113944,catapult,FF,1396,catapult_fpga_latency
Throughput,25.709584533113944,catapult,DSP,0,catapult_fpga_latency
Throughput,25.709584533113944,catapult,BRAM,0,catapult_fpga_latency
Throughput,33.879929529746576,catapult,CLB,472,catapult_fpga_latency
Throughput,33.879929529746576,catapult,LUT,3006,catapult_fpga_latency
Throughput,33.879929529746576,catapult,FF,1814,catapult_fpga_latency
Throughput,33.879929529746576,catapult,DSP,0,catapult_fpga_latency
Throughput,33.879929529746576,catapult,BRAM,0,catapult_fpga_latency
Throughput,33.33777837044939,catapult,CLB,456,catapult_fpga_latency
Throughput,33.33777837044939,catapult,LUT,2845,catapult_fpga_latency
Throughput,33.33777837044939,catapult,FF,1833,catapult_fpga_latency
Throughput,33.33777837044939,catapult,DSP,0,catapult_fpga_latency
Throughput,33.33777837044939,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.205875999135884,catapult,CLB,449,catapult_fpga_latency
Throughput,43.205875999135884,catapult,LUT,2831,catapult_fpga_latency
Throughput,43.205875999135884,catapult,FF,1287,catapult_fpga_latency
Throughput,43.205875999135884,catapult,DSP,0,catapult_fpga_latency
Throughput,43.205875999135884,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.205875999135884,catapult,CLB,449,catapult_fpga_latency
Throughput,43.205875999135884,catapult,LUT,2831,catapult_fpga_latency
Throughput,43.205875999135884,catapult,FF,1287,catapult_fpga_latency
Throughput,43.205875999135884,catapult,DSP,0,catapult_fpga_latency
Throughput,43.205875999135884,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.205875999135884,catapult,CLB,449,catapult_fpga_latency
Throughput,43.205875999135884,catapult,LUT,2831,catapult_fpga_latency
Throughput,43.205875999135884,catapult,FF,1287,catapult_fpga_latency
Throughput,43.205875999135884,catapult,DSP,0,catapult_fpga_latency
Throughput,43.205875999135884,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.205875999135884,catapult,CLB,449,catapult_fpga_latency
Throughput,43.205875999135884,catapult,LUT,2831,catapult_fpga_latency
Throughput,43.205875999135884,catapult,FF,1287,catapult_fpga_latency
Throughput,43.205875999135884,catapult,DSP,0,catapult_fpga_latency
Throughput,43.205875999135884,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.205875999135884,catapult,CLB,449,catapult_fpga_latency
Throughput,43.205875999135884,catapult,LUT,2831,catapult_fpga_latency
Throughput,43.205875999135884,catapult,FF,1287,catapult_fpga_latency
Throughput,43.205875999135884,catapult,DSP,0,catapult_fpga_latency
Throughput,43.205875999135884,catapult,BRAM,0,catapult_fpga_latency
Throughput,23.567674577549433,catapult,CLB,609,catapult_fpga_latency
Throughput,23.567674577549433,catapult,LUT,3216,catapult_fpga_latency
Throughput,23.567674577549433,catapult,FF,1334,catapult_fpga_latency
Throughput,23.567674577549433,catapult,DSP,0,catapult_fpga_latency
Throughput,23.567674577549433,catapult,BRAM,0,catapult_fpga_latency
Throughput,34.02402095879691,catapult,CLB,532,catapult_fpga_latency
Throughput,34.02402095879691,catapult,LUT,3250,catapult_fpga_latency
Throughput,34.02402095879691,catapult,FF,1818,catapult_fpga_latency
Throughput,34.02402095879691,catapult,DSP,0,catapult_fpga_latency
Throughput,34.02402095879691,catapult,BRAM,0,catapult_fpga_latency
Throughput,35.21250748265784,catapult,CLB,538,catapult_fpga_latency
Throughput,35.21250748265784,catapult,LUT,3017,catapult_fpga_latency
Throughput,35.21250748265784,catapult,FF,1833,catapult_fpga_latency
Throughput,35.21250748265784,catapult,DSP,0,catapult_fpga_latency
Throughput,35.21250748265784,catapult,BRAM,0,catapult_fpga_latency
Throughput,42.70949004868882,catapult,CLB,518,catapult_fpga_latency
Throughput,42.70949004868882,catapult,LUT,3167,catapult_fpga_latency
Throughput,42.70949004868882,catapult,FF,1519,catapult_fpga_latency
Throughput,42.70949004868882,catapult,DSP,0,catapult_fpga_latency
Throughput,42.70949004868882,catapult,BRAM,0,catapult_fpga_latency
Throughput,42.70949004868882,catapult,CLB,518,catapult_fpga_latency
Throughput,42.70949004868882,catapult,LUT,3167,catapult_fpga_latency
Throughput,42.70949004868882,catapult,FF,1519,catapult_fpga_latency
Throughput,42.70949004868882,catapult,DSP,0,catapult_fpga_latency
Throughput,42.70949004868882,catapult,BRAM,0,catapult_fpga_latency
Throughput,42.70949004868882,catapult,CLB,518,catapult_fpga_latency
Throughput,42.70949004868882,catapult,LUT,3167,catapult_fpga_latency
Throughput,42.70949004868882,catapult,FF,1519,catapult_fpga_latency
Throughput,42.70949004868882,catapult,DSP,0,catapult_fpga_latency
Throughput,42.70949004868882,catapult,BRAM,0,catapult_fpga_latency
Throughput,42.70949004868882,catapult,CLB,518,catapult_fpga_latency
Throughput,42.70949004868882,catapult,LUT,3167,catapult_fpga_latency
Throughput,42.70949004868882,catapult,FF,1519,catapult_fpga_latency
Throughput,42.70949004868882,catapult,DSP,0,catapult_fpga_latency
Throughput,42.70949004868882,catapult,BRAM,0,catapult_fpga_latency
Throughput,42.70949004868882,catapult,CLB,518,catapult_fpga_latency
Throughput,42.70949004868882,catapult,LUT,3167,catapult_fpga_latency
Throughput,42.70949004868882,catapult,FF,1519,catapult_fpga_latency
Throughput,42.70949004868882,catapult,DSP,0,catapult_fpga_latency
Throughput,42.70949004868882,catapult,BRAM,0,catapult_fpga_latency
Throughput,27.22866633992267,catapult,CLB,517,catapult_fpga_latency
Throughput,27.22866633992267,catapult,LUT,2463,catapult_fpga_latency
Throughput,27.22866633992267,catapult,FF,1391,catapult_fpga_latency
Throughput,27.22866633992267,catapult,DSP,0,catapult_fpga_latency
Throughput,27.22866633992267,catapult,BRAM,0,catapult_fpga_latency
Throughput,35.06311360448808,catapult,CLB,446,catapult_fpga_latency
Throughput,35.06311360448808,catapult,LUT,2549,catapult_fpga_latency
Throughput,35.06311360448808,catapult,FF,1434,catapult_fpga_latency
Throughput,35.06311360448808,catapult,DSP,0,catapult_fpga_latency
Throughput,35.06311360448808,catapult,BRAM,0,catapult_fpga_latency
Throughput,34.13202266366305,catapult,CLB,464,catapult_fpga_latency
Throughput,34.13202266366305,catapult,LUT,2650,catapult_fpga_latency
Throughput,34.13202266366305,catapult,FF,1834,catapult_fpga_latency
Throughput,34.13202266366305,catapult,DSP,0,catapult_fpga_latency
Throughput,34.13202266366305,catapult,BRAM,0,catapult_fpga_latency
Throughput,44.85713004081999,catapult,CLB,449,catapult_fpga_latency
Throughput,44.85713004081999,catapult,LUT,2754,catapult_fpga_latency
Throughput,44.85713004081999,catapult,FF,1283,catapult_fpga_latency
Throughput,44.85713004081999,catapult,DSP,0,catapult_fpga_latency
Throughput,44.85713004081999,catapult,BRAM,0,catapult_fpga_latency
Throughput,44.85713004081999,catapult,CLB,449,catapult_fpga_latency
Throughput,44.85713004081999,catapult,LUT,2754,catapult_fpga_latency
Throughput,44.85713004081999,catapult,FF,1283,catapult_fpga_latency
Throughput,44.85713004081999,catapult,DSP,0,catapult_fpga_latency
Throughput,44.85713004081999,catapult,BRAM,0,catapult_fpga_latency
Throughput,44.85713004081999,catapult,CLB,449,catapult_fpga_latency
Throughput,44.85713004081999,catapult,LUT,2754,catapult_fpga_latency
Throughput,44.85713004081999,catapult,FF,1283,catapult_fpga_latency
Throughput,44.85713004081999,catapult,DSP,0,catapult_fpga_latency
Throughput,44.85713004081999,catapult,BRAM,0,catapult_fpga_latency
Throughput,44.85713004081999,catapult,CLB,449,catapult_fpga_latency
Throughput,44.85713004081999,catapult,LUT,2754,catapult_fpga_latency
Throughput,44.85713004081999,catapult,FF,1283,catapult_fpga_latency
Throughput,44.85713004081999,catapult,DSP,0,catapult_fpga_latency
Throughput,44.85713004081999,catapult,BRAM,0,catapult_fpga_latency
Throughput,44.85713004081999,catapult,CLB,449,catapult_fpga_latency
Throughput,44.85713004081999,catapult,LUT,2754,catapult_fpga_latency
Throughput,44.85713004081999,catapult,FF,1283,catapult_fpga_latency
Throughput,44.85713004081999,catapult,DSP,0,catapult_fpga_latency
Throughput,44.85713004081999,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.12227130558153,catapult,CLB,687,catapult_fpga_latency
Throughput,16.12227130558153,catapult,LUT,3404,catapult_fpga_latency
Throughput,16.12227130558153,catapult,FF,1501,catapult_fpga_latency
Throughput,16.12227130558153,catapult,DSP,0,catapult_fpga_latency
Throughput,16.12227130558153,catapult,BRAM,0,catapult_fpga_latency
Throughput,17.110103516126273,catapult,CLB,718,catapult_fpga_latency
Throughput,17.110103516126273,catapult,LUT,4119,catapult_fpga_latency
Throughput,17.110103516126273,catapult,FF,1529,catapult_fpga_latency
Throughput,17.110103516126273,catapult,DSP,0,catapult_fpga_latency
Throughput,17.110103516126273,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.957107295589456,catapult,CLB,632,catapult_fpga_latency
Throughput,15.957107295589456,catapult,LUT,3813,catapult_fpga_latency
Throughput,15.957107295589456,catapult,FF,1689,catapult_fpga_latency
Throughput,15.957107295589456,catapult,DSP,0,catapult_fpga_latency
Throughput,15.957107295589456,catapult,BRAM,0,catapult_fpga_latency
Throughput,27.75310834813499,catapult,CLB,821,catapult_fpga_latency
Throughput,27.75310834813499,catapult,LUT,4777,catapult_fpga_latency
Throughput,27.75310834813499,catapult,FF,1443,catapult_fpga_latency
Throughput,27.75310834813499,catapult,DSP,0,catapult_fpga_latency
Throughput,27.75310834813499,catapult,BRAM,0,catapult_fpga_latency
Throughput,27.75310834813499,catapult,CLB,821,catapult_fpga_latency
Throughput,27.75310834813499,catapult,LUT,4777,catapult_fpga_latency
Throughput,27.75310834813499,catapult,FF,1443,catapult_fpga_latency
Throughput,27.75310834813499,catapult,DSP,0,catapult_fpga_latency
Throughput,27.75310834813499,catapult,BRAM,0,catapult_fpga_latency
Throughput,27.75310834813499,catapult,CLB,821,catapult_fpga_latency
Throughput,27.75310834813499,catapult,LUT,4777,catapult_fpga_latency
Throughput,27.75310834813499,catapult,FF,1443,catapult_fpga_latency
Throughput,27.75310834813499,catapult,DSP,0,catapult_fpga_latency
Throughput,27.75310834813499,catapult,BRAM,0,catapult_fpga_latency
Throughput,27.75310834813499,catapult,CLB,821,catapult_fpga_latency
Throughput,27.75310834813499,catapult,LUT,4777,catapult_fpga_latency
Throughput,27.75310834813499,catapult,FF,1443,catapult_fpga_latency
Throughput,27.75310834813499,catapult,DSP,0,catapult_fpga_latency
Throughput,27.75310834813499,catapult,BRAM,0,catapult_fpga_latency
Throughput,27.75310834813499,catapult,CLB,821,catapult_fpga_latency
Throughput,27.75310834813499,catapult,LUT,4777,catapult_fpga_latency
Throughput,27.75310834813499,catapult,FF,1443,catapult_fpga_latency
Throughput,27.75310834813499,catapult,DSP,0,catapult_fpga_latency
Throughput,27.75310834813499,catapult,BRAM,0,catapult_fpga_latency
Throughput,17.13032753186241,catapult,CLB,606,catapult_fpga_latency
Throughput,17.13032753186241,catapult,LUT,2746,catapult_fpga_latency
Throughput,17.13032753186241,catapult,FF,1487,catapult_fpga_latency
Throughput,17.13032753186241,catapult,DSP,0,catapult_fpga_latency
Throughput,17.13032753186241,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.055229991169625,catapult,CLB,561,catapult_fpga_latency
Throughput,16.055229991169625,catapult,LUT,3537,catapult_fpga_latency
Throughput,16.055229991169625,catapult,FF,1525,catapult_fpga_latency
Throughput,16.055229991169625,catapult,DSP,0,catapult_fpga_latency
Throughput,16.055229991169625,catapult,BRAM,0,catapult_fpga_latency
Throughput,17.070381181611786,catapult,CLB,599,catapult_fpga_latency
Throughput,17.070381181611786,catapult,LUT,3599,catapult_fpga_latency
Throughput,17.070381181611786,catapult,FF,1673,catapult_fpga_latency
Throughput,17.070381181611786,catapult,DSP,0,catapult_fpga_latency
Throughput,17.070381181611786,catapult,BRAM,0,catapult_fpga_latency
Throughput,27.38375595596692,catapult,CLB,682,catapult_fpga_latency
Throughput,27.38375595596692,catapult,LUT,4337,catapult_fpga_latency
Throughput,27.38375595596692,catapult,FF,1429,catapult_fpga_latency
Throughput,27.38375595596692,catapult,DSP,0,catapult_fpga_latency
Throughput,27.38375595596692,catapult,BRAM,0,catapult_fpga_latency
Throughput,27.38375595596692,catapult,CLB,682,catapult_fpga_latency
Throughput,27.38375595596692,catapult,LUT,4337,catapult_fpga_latency
Throughput,27.38375595596692,catapult,FF,1429,catapult_fpga_latency
Throughput,27.38375595596692,catapult,DSP,0,catapult_fpga_latency
Throughput,27.38375595596692,catapult,BRAM,0,catapult_fpga_latency
Throughput,27.38375595596692,catapult,CLB,682,catapult_fpga_latency
Throughput,27.38375595596692,catapult,LUT,4337,catapult_fpga_latency
Throughput,27.38375595596692,catapult,FF,1429,catapult_fpga_latency
Throughput,27.38375595596692,catapult,DSP,0,catapult_fpga_latency
Throughput,27.38375595596692,catapult,BRAM,0,catapult_fpga_latency
Throughput,27.38375595596692,catapult,CLB,682,catapult_fpga_latency
Throughput,27.38375595596692,catapult,LUT,4337,catapult_fpga_latency
Throughput,27.38375595596692,catapult,FF,1429,catapult_fpga_latency
Throughput,27.38375595596692,catapult,DSP,0,catapult_fpga_latency
Throughput,27.38375595596692,catapult,BRAM,0,catapult_fpga_latency
Throughput,27.38375595596692,catapult,CLB,682,catapult_fpga_latency
Throughput,27.38375595596692,catapult,LUT,4337,catapult_fpga_latency
Throughput,27.38375595596692,catapult,FF,1429,catapult_fpga_latency
Throughput,27.38375595596692,catapult,DSP,0,catapult_fpga_latency
Throughput,27.38375595596692,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.742005692281936,catapult,CLB,770,catapult_fpga_latency
Throughput,16.742005692281936,catapult,LUT,3652,catapult_fpga_latency
Throughput,16.742005692281936,catapult,FF,1428,catapult_fpga_latency
Throughput,16.742005692281936,catapult,DSP,0,catapult_fpga_latency
Throughput,16.742005692281936,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.342005490913845,catapult,CLB,608,catapult_fpga_latency
Throughput,16.342005490913845,catapult,LUT,3776,catapult_fpga_latency
Throughput,16.342005490913845,catapult,FF,1532,catapult_fpga_latency
Throughput,16.342005490913845,catapult,DSP,0,catapult_fpga_latency
Throughput,16.342005490913845,catapult,BRAM,0,catapult_fpga_latency
Throughput,17.022725338326666,catapult,CLB,644,catapult_fpga_latency
Throughput,17.022725338326666,catapult,LUT,3829,catapult_fpga_latency
Throughput,17.022725338326666,catapult,FF,1675,catapult_fpga_latency
Throughput,17.022725338326666,catapult,DSP,0,catapult_fpga_latency
Throughput,17.022725338326666,catapult,BRAM,0,catapult_fpga_latency
Throughput,27.406270554702918,catapult,CLB,732,catapult_fpga_latency
Throughput,27.406270554702918,catapult,LUT,4610,catapult_fpga_latency
Throughput,27.406270554702918,catapult,FF,1564,catapult_fpga_latency
Throughput,27.406270554702918,catapult,DSP,0,catapult_fpga_latency
Throughput,27.406270554702918,catapult,BRAM,0,catapult_fpga_latency
Throughput,27.406270554702918,catapult,CLB,732,catapult_fpga_latency
Throughput,27.406270554702918,catapult,LUT,4610,catapult_fpga_latency
Throughput,27.406270554702918,catapult,FF,1564,catapult_fpga_latency
Throughput,27.406270554702918,catapult,DSP,0,catapult_fpga_latency
Throughput,27.406270554702918,catapult,BRAM,0,catapult_fpga_latency
Throughput,27.406270554702918,catapult,CLB,732,catapult_fpga_latency
Throughput,27.406270554702918,catapult,LUT,4610,catapult_fpga_latency
Throughput,27.406270554702918,catapult,FF,1564,catapult_fpga_latency
Throughput,27.406270554702918,catapult,DSP,0,catapult_fpga_latency
Throughput,27.406270554702918,catapult,BRAM,0,catapult_fpga_latency
Throughput,27.406270554702918,catapult,CLB,732,catapult_fpga_latency
Throughput,27.406270554702918,catapult,LUT,4610,catapult_fpga_latency
Throughput,27.406270554702918,catapult,FF,1564,catapult_fpga_latency
Throughput,27.406270554702918,catapult,DSP,0,catapult_fpga_latency
Throughput,27.406270554702918,catapult,BRAM,0,catapult_fpga_latency
Throughput,27.406270554702918,catapult,CLB,732,catapult_fpga_latency
Throughput,27.406270554702918,catapult,LUT,4610,catapult_fpga_latency
Throughput,27.406270554702918,catapult,FF,1564,catapult_fpga_latency
Throughput,27.406270554702918,catapult,DSP,0,catapult_fpga_latency
Throughput,27.406270554702918,catapult,BRAM,0,catapult_fpga_latency
Throughput,17.070672584499828,catapult,CLB,576,catapult_fpga_latency
Throughput,17.070672584499828,catapult,LUT,2701,catapult_fpga_latency
Throughput,17.070672584499828,catapult,FF,1483,catapult_fpga_latency
Throughput,17.070672584499828,catapult,DSP,0,catapult_fpga_latency
Throughput,17.070672584499828,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.871657302896864,catapult,CLB,571,catapult_fpga_latency
Throughput,16.871657302896864,catapult,LUT,3209,catapult_fpga_latency
Throughput,16.871657302896864,catapult,FF,1525,catapult_fpga_latency
Throughput,16.871657302896864,catapult,DSP,0,catapult_fpga_latency
Throughput,16.871657302896864,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.783326493891852,catapult,CLB,540,catapult_fpga_latency
Throughput,15.783326493891852,catapult,LUT,3295,catapult_fpga_latency
Throughput,15.783326493891852,catapult,FF,1670,catapult_fpga_latency
Throughput,15.783326493891852,catapult,DSP,0,catapult_fpga_latency
Throughput,15.783326493891852,catapult,BRAM,0,catapult_fpga_latency
Throughput,28.130977832789466,catapult,CLB,618,catapult_fpga_latency
Throughput,28.130977832789466,catapult,LUT,3927,catapult_fpga_latency
Throughput,28.130977832789466,catapult,FF,1419,catapult_fpga_latency
Throughput,28.130977832789466,catapult,DSP,0,catapult_fpga_latency
Throughput,28.130977832789466,catapult,BRAM,0,catapult_fpga_latency
Throughput,28.130977832789466,catapult,CLB,618,catapult_fpga_latency
Throughput,28.130977832789466,catapult,LUT,3927,catapult_fpga_latency
Throughput,28.130977832789466,catapult,FF,1419,catapult_fpga_latency
Throughput,28.130977832789466,catapult,DSP,0,catapult_fpga_latency
Throughput,28.130977832789466,catapult,BRAM,0,catapult_fpga_latency
Throughput,28.130977832789466,catapult,CLB,618,catapult_fpga_latency
Throughput,28.130977832789466,catapult,LUT,3927,catapult_fpga_latency
Throughput,28.130977832789466,catapult,FF,1419,catapult_fpga_latency
Throughput,28.130977832789466,catapult,DSP,0,catapult_fpga_latency
Throughput,28.130977832789466,catapult,BRAM,0,catapult_fpga_latency
Throughput,28.130977832789466,catapult,CLB,618,catapult_fpga_latency
Throughput,28.130977832789466,catapult,LUT,3927,catapult_fpga_latency
Throughput,28.130977832789466,catapult,FF,1419,catapult_fpga_latency
Throughput,28.130977832789466,catapult,DSP,0,catapult_fpga_latency
Throughput,28.130977832789466,catapult,BRAM,0,catapult_fpga_latency
Throughput,28.130977832789466,catapult,CLB,618,catapult_fpga_latency
Throughput,28.130977832789466,catapult,LUT,3927,catapult_fpga_latency
Throughput,28.130977832789466,catapult,FF,1419,catapult_fpga_latency
Throughput,28.130977832789466,catapult,DSP,0,catapult_fpga_latency
Throughput,28.130977832789466,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.112696528501173,catapult,CLB,670,catapult_fpga_latency
Throughput,12.112696528501173,catapult,LUT,3722,catapult_fpga_latency
Throughput,12.112696528501173,catapult,FF,1584,catapult_fpga_latency
Throughput,12.112696528501173,catapult,DSP,0,catapult_fpga_latency
Throughput,12.112696528501173,catapult,BRAM,0,catapult_fpga_latency
Throughput,13.192786184514306,catapult,CLB,707,catapult_fpga_latency
Throughput,13.192786184514306,catapult,LUT,4204,catapult_fpga_latency
Throughput,13.192786184514306,catapult,FF,1989,catapult_fpga_latency
Throughput,13.192786184514306,catapult,DSP,0,catapult_fpga_latency
Throughput,13.192786184514306,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.278426201754815,catapult,CLB,712,catapult_fpga_latency
Throughput,16.278426201754815,catapult,LUT,4134,catapult_fpga_latency
Throughput,16.278426201754815,catapult,FF,1990,catapult_fpga_latency
Throughput,16.278426201754815,catapult,DSP,0,catapult_fpga_latency
Throughput,16.278426201754815,catapult,BRAM,0,catapult_fpga_latency
Throughput,17.812611328820804,catapult,CLB,893,catapult_fpga_latency
Throughput,17.812611328820804,catapult,LUT,5648,catapult_fpga_latency
Throughput,17.812611328820804,catapult,FF,1481,catapult_fpga_latency
Throughput,17.812611328820804,catapult,DSP,0,catapult_fpga_latency
Throughput,17.812611328820804,catapult,BRAM,0,catapult_fpga_latency
Throughput,17.812611328820804,catapult,CLB,893,catapult_fpga_latency
Throughput,17.812611328820804,catapult,LUT,5648,catapult_fpga_latency
Throughput,17.812611328820804,catapult,FF,1481,catapult_fpga_latency
Throughput,17.812611328820804,catapult,DSP,0,catapult_fpga_latency
Throughput,17.812611328820804,catapult,BRAM,0,catapult_fpga_latency
Throughput,17.812611328820804,catapult,CLB,893,catapult_fpga_latency
Throughput,17.812611328820804,catapult,LUT,5648,catapult_fpga_latency
Throughput,17.812611328820804,catapult,FF,1481,catapult_fpga_latency
Throughput,17.812611328820804,catapult,DSP,0,catapult_fpga_latency
Throughput,17.812611328820804,catapult,BRAM,0,catapult_fpga_latency
Throughput,17.812611328820804,catapult,CLB,893,catapult_fpga_latency
Throughput,17.812611328820804,catapult,LUT,5648,catapult_fpga_latency
Throughput,17.812611328820804,catapult,FF,1481,catapult_fpga_latency
Throughput,17.812611328820804,catapult,DSP,0,catapult_fpga_latency
Throughput,17.812611328820804,catapult,BRAM,0,catapult_fpga_latency
Throughput,17.812611328820804,catapult,CLB,893,catapult_fpga_latency
Throughput,17.812611328820804,catapult,LUT,5648,catapult_fpga_latency
Throughput,17.812611328820804,catapult,FF,1481,catapult_fpga_latency
Throughput,17.812611328820804,catapult,DSP,0,catapult_fpga_latency
Throughput,17.812611328820804,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.460593373456444,catapult,CLB,650,catapult_fpga_latency
Throughput,12.460593373456444,catapult,LUT,3026,catapult_fpga_latency
Throughput,12.460593373456444,catapult,FF,1573,catapult_fpga_latency
Throughput,12.460593373456444,catapult,DSP,0,catapult_fpga_latency
Throughput,12.460593373456444,catapult,BRAM,0,catapult_fpga_latency
Throughput,14.154281670205236,catapult,CLB,623,catapult_fpga_latency
Throughput,14.154281670205236,catapult,LUT,3970,catapult_fpga_latency
Throughput,14.154281670205236,catapult,FF,1984,catapult_fpga_latency
Throughput,14.154281670205236,catapult,DSP,0,catapult_fpga_latency
Throughput,14.154281670205236,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.427099242529426,catapult,CLB,653,catapult_fpga_latency
Throughput,15.427099242529426,catapult,LUT,3981,catapult_fpga_latency
Throughput,15.427099242529426,catapult,FF,1977,catapult_fpga_latency
Throughput,15.427099242529426,catapult,DSP,0,catapult_fpga_latency
Throughput,15.427099242529426,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.397881251539788,catapult,CLB,995,catapult_fpga_latency
Throughput,15.397881251539788,catapult,LUT,6532,catapult_fpga_latency
Throughput,15.397881251539788,catapult,FF,1468,catapult_fpga_latency
Throughput,15.397881251539788,catapult,DSP,0,catapult_fpga_latency
Throughput,15.397881251539788,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.397881251539788,catapult,CLB,995,catapult_fpga_latency
Throughput,15.397881251539788,catapult,LUT,6532,catapult_fpga_latency
Throughput,15.397881251539788,catapult,FF,1468,catapult_fpga_latency
Throughput,15.397881251539788,catapult,DSP,0,catapult_fpga_latency
Throughput,15.397881251539788,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.397881251539788,catapult,CLB,995,catapult_fpga_latency
Throughput,15.397881251539788,catapult,LUT,6532,catapult_fpga_latency
Throughput,15.397881251539788,catapult,FF,1468,catapult_fpga_latency
Throughput,15.397881251539788,catapult,DSP,0,catapult_fpga_latency
Throughput,15.397881251539788,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.397881251539788,catapult,CLB,995,catapult_fpga_latency
Throughput,15.397881251539788,catapult,LUT,6532,catapult_fpga_latency
Throughput,15.397881251539788,catapult,FF,1468,catapult_fpga_latency
Throughput,15.397881251539788,catapult,DSP,0,catapult_fpga_latency
Throughput,15.397881251539788,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.742081732888359,catapult,CLB,993,catapult_fpga_latency
Throughput,15.742081732888359,catapult,LUT,6537,catapult_fpga_latency
Throughput,15.742081732888359,catapult,FF,1455,catapult_fpga_latency
Throughput,15.742081732888359,catapult,DSP,0,catapult_fpga_latency
Throughput,15.742081732888359,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.13489145339595,catapult,CLB,711,catapult_fpga_latency
Throughput,12.13489145339595,catapult,LUT,3926,catapult_fpga_latency
Throughput,12.13489145339595,catapult,FF,1512,catapult_fpga_latency
Throughput,12.13489145339595,catapult,DSP,0,catapult_fpga_latency
Throughput,12.13489145339595,catapult,BRAM,0,catapult_fpga_latency
Throughput,14.161898827394777,catapult,CLB,676,catapult_fpga_latency
Throughput,14.161898827394777,catapult,LUT,4040,catapult_fpga_latency
Throughput,14.161898827394777,catapult,FF,1992,catapult_fpga_latency
Throughput,14.161898827394777,catapult,DSP,0,catapult_fpga_latency
Throughput,14.161898827394777,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.012310094277307,catapult,CLB,648,catapult_fpga_latency
Throughput,15.012310094277307,catapult,LUT,3915,catapult_fpga_latency
Throughput,15.012310094277307,catapult,FF,1981,catapult_fpga_latency
Throughput,15.012310094277307,catapult,DSP,0,catapult_fpga_latency
Throughput,15.012310094277307,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.820009082804905,catapult,CLB,793,catapult_fpga_latency
Throughput,16.820009082804905,catapult,LUT,5478,catapult_fpga_latency
Throughput,16.820009082804905,catapult,FF,1559,catapult_fpga_latency
Throughput,16.820009082804905,catapult,DSP,0,catapult_fpga_latency
Throughput,16.820009082804905,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.820009082804905,catapult,CLB,793,catapult_fpga_latency
Throughput,16.820009082804905,catapult,LUT,5478,catapult_fpga_latency
Throughput,16.820009082804905,catapult,FF,1559,catapult_fpga_latency
Throughput,16.820009082804905,catapult,DSP,0,catapult_fpga_latency
Throughput,16.820009082804905,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.820009082804905,catapult,CLB,793,catapult_fpga_latency
Throughput,16.820009082804905,catapult,LUT,5478,catapult_fpga_latency
Throughput,16.820009082804905,catapult,FF,1559,catapult_fpga_latency
Throughput,16.820009082804905,catapult,DSP,0,catapult_fpga_latency
Throughput,16.820009082804905,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.820009082804905,catapult,CLB,793,catapult_fpga_latency
Throughput,16.820009082804905,catapult,LUT,5478,catapult_fpga_latency
Throughput,16.820009082804905,catapult,FF,1559,catapult_fpga_latency
Throughput,16.820009082804905,catapult,DSP,0,catapult_fpga_latency
Throughput,16.820009082804905,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.820009082804905,catapult,CLB,793,catapult_fpga_latency
Throughput,16.820009082804905,catapult,LUT,5478,catapult_fpga_latency
Throughput,16.820009082804905,catapult,FF,1559,catapult_fpga_latency
Throughput,16.820009082804905,catapult,DSP,0,catapult_fpga_latency
Throughput,16.820009082804905,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.52193199755735,catapult,CLB,623,catapult_fpga_latency
Throughput,11.52193199755735,catapult,LUT,2955,catapult_fpga_latency
Throughput,11.52193199755735,catapult,FF,1567,catapult_fpga_latency
Throughput,11.52193199755735,catapult,DSP,0,catapult_fpga_latency
Throughput,11.52193199755735,catapult,BRAM,0,catapult_fpga_latency
Throughput,13.417595835178252,catapult,CLB,590,catapult_fpga_latency
Throughput,13.417595835178252,catapult,LUT,3467,catapult_fpga_latency
Throughput,13.417595835178252,catapult,FF,1600,catapult_fpga_latency
Throughput,13.417595835178252,catapult,DSP,0,catapult_fpga_latency
Throughput,13.417595835178252,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.783326493891852,catapult,CLB,636,catapult_fpga_latency
Throughput,15.783326493891852,catapult,LUT,3791,catapult_fpga_latency
Throughput,15.783326493891852,catapult,FF,1973,catapult_fpga_latency
Throughput,15.783326493891852,catapult,DSP,0,catapult_fpga_latency
Throughput,15.783326493891852,catapult,BRAM,0,catapult_fpga_latency
Throughput,17.619903442929132,catapult,CLB,675,catapult_fpga_latency
Throughput,17.619903442929132,catapult,LUT,4636,catapult_fpga_latency
Throughput,17.619903442929132,catapult,FF,1449,catapult_fpga_latency
Throughput,17.619903442929132,catapult,DSP,0,catapult_fpga_latency
Throughput,17.619903442929132,catapult,BRAM,0,catapult_fpga_latency
Throughput,17.619903442929132,catapult,CLB,675,catapult_fpga_latency
Throughput,17.619903442929132,catapult,LUT,4636,catapult_fpga_latency
Throughput,17.619903442929132,catapult,FF,1449,catapult_fpga_latency
Throughput,17.619903442929132,catapult,DSP,0,catapult_fpga_latency
Throughput,17.619903442929132,catapult,BRAM,0,catapult_fpga_latency
Throughput,17.619903442929132,catapult,CLB,675,catapult_fpga_latency
Throughput,17.619903442929132,catapult,LUT,4636,catapult_fpga_latency
Throughput,17.619903442929132,catapult,FF,1449,catapult_fpga_latency
Throughput,17.619903442929132,catapult,DSP,0,catapult_fpga_latency
Throughput,17.619903442929132,catapult,BRAM,0,catapult_fpga_latency
Throughput,17.79802797849998,catapult,CLB,675,catapult_fpga_latency
Throughput,17.79802797849998,catapult,LUT,4636,catapult_fpga_latency
Throughput,17.79802797849998,catapult,FF,1449,catapult_fpga_latency
Throughput,17.79802797849998,catapult,DSP,0,catapult_fpga_latency
Throughput,17.79802797849998,catapult,BRAM,0,catapult_fpga_latency
Throughput,17.619903442929132,catapult,CLB,675,catapult_fpga_latency
Throughput,17.619903442929132,catapult,LUT,4636,catapult_fpga_latency
Throughput,17.619903442929132,catapult,FF,1449,catapult_fpga_latency
Throughput,17.619903442929132,catapult,DSP,0,catapult_fpga_latency
Throughput,17.619903442929132,catapult,BRAM,0,catapult_fpga_latency
Throughput,258.79917184265014,catapult,CLB,434,catapult_fpga_latency
Throughput,258.79917184265014,catapult,LUT,2267,catapult_fpga_latency
Throughput,258.79917184265014,catapult,FF,1339,catapult_fpga_latency
Throughput,258.79917184265014,catapult,DSP,0,catapult_fpga_latency
Throughput,258.79917184265014,catapult,BRAM,0,catapult_fpga_latency
Throughput,267.23677177979687,catapult,CLB,488,catapult_fpga_latency
Throughput,267.23677177979687,catapult,LUT,2905,catapult_fpga_latency
Throughput,267.23677177979687,catapult,FF,1380,catapult_fpga_latency
Throughput,267.23677177979687,catapult,DSP,0,catapult_fpga_latency
Throughput,267.23677177979687,catapult,BRAM,0,catapult_fpga_latency
Throughput,254.51768897938405,catapult,CLB,479,catapult_fpga_latency
Throughput,254.51768897938405,catapult,LUT,3015,catapult_fpga_latency
Throughput,254.51768897938405,catapult,FF,1539,catapult_fpga_latency
Throughput,254.51768897938405,catapult,DSP,0,catapult_fpga_latency
Throughput,254.51768897938405,catapult,BRAM,0,catapult_fpga_latency
Throughput,344.1156228492773,catapult,CLB,333,catapult_fpga_latency
Throughput,344.1156228492773,catapult,LUT,2006,catapult_fpga_latency
Throughput,344.1156228492773,catapult,FF,1241,catapult_fpga_latency
Throughput,344.1156228492773,catapult,DSP,0,catapult_fpga_latency
Throughput,344.1156228492773,catapult,BRAM,0,catapult_fpga_latency
Throughput,344.1156228492773,catapult,CLB,333,catapult_fpga_latency
Throughput,344.1156228492773,catapult,LUT,2006,catapult_fpga_latency
Throughput,344.1156228492773,catapult,FF,1241,catapult_fpga_latency
Throughput,344.1156228492773,catapult,DSP,0,catapult_fpga_latency
Throughput,344.1156228492773,catapult,BRAM,0,catapult_fpga_latency
Throughput,344.1156228492773,catapult,CLB,333,catapult_fpga_latency
Throughput,344.1156228492773,catapult,LUT,2006,catapult_fpga_latency
Throughput,344.1156228492773,catapult,FF,1241,catapult_fpga_latency
Throughput,344.1156228492773,catapult,DSP,0,catapult_fpga_latency
Throughput,344.1156228492773,catapult,BRAM,0,catapult_fpga_latency
Throughput,344.1156228492773,catapult,CLB,333,catapult_fpga_latency
Throughput,344.1156228492773,catapult,LUT,2006,catapult_fpga_latency
Throughput,344.1156228492773,catapult,FF,1241,catapult_fpga_latency
Throughput,344.1156228492773,catapult,DSP,0,catapult_fpga_latency
Throughput,344.1156228492773,catapult,BRAM,0,catapult_fpga_latency
Throughput,344.1156228492773,catapult,CLB,333,catapult_fpga_latency
Throughput,344.1156228492773,catapult,LUT,2006,catapult_fpga_latency
Throughput,344.1156228492773,catapult,FF,1241,catapult_fpga_latency
Throughput,344.1156228492773,catapult,DSP,0,catapult_fpga_latency
Throughput,344.1156228492773,catapult,BRAM,0,catapult_fpga_latency
Throughput,209.68756552736423,catapult,CLB,366,catapult_fpga_latency
Throughput,209.68756552736423,catapult,LUT,1680,catapult_fpga_latency
Throughput,209.68756552736423,catapult,FF,1328,catapult_fpga_latency
Throughput,209.68756552736423,catapult,DSP,0,catapult_fpga_latency
Throughput,209.68756552736423,catapult,BRAM,0,catapult_fpga_latency
Throughput,235.57126030624266,catapult,CLB,432,catapult_fpga_latency
Throughput,235.57126030624266,catapult,LUT,2763,catapult_fpga_latency
Throughput,235.57126030624266,catapult,FF,1375,catapult_fpga_latency
Throughput,235.57126030624266,catapult,DSP,0,catapult_fpga_latency
Throughput,235.57126030624266,catapult,BRAM,0,catapult_fpga_latency
Throughput,263.4351949420443,catapult,CLB,448,catapult_fpga_latency
Throughput,263.4351949420443,catapult,LUT,2798,catapult_fpga_latency
Throughput,263.4351949420443,catapult,FF,1525,catapult_fpga_latency
Throughput,263.4351949420443,catapult,DSP,0,catapult_fpga_latency
Throughput,263.4351949420443,catapult,BRAM,0,catapult_fpga_latency
Throughput,360.49026676279743,catapult,CLB,297,catapult_fpga_latency
Throughput,360.49026676279743,catapult,LUT,1936,catapult_fpga_latency
Throughput,360.49026676279743,catapult,FF,1225,catapult_fpga_latency
Throughput,360.49026676279743,catapult,DSP,0,catapult_fpga_latency
Throughput,360.49026676279743,catapult,BRAM,0,catapult_fpga_latency
Throughput,360.49026676279743,catapult,CLB,297,catapult_fpga_latency
Throughput,360.49026676279743,catapult,LUT,1936,catapult_fpga_latency
Throughput,360.49026676279743,catapult,FF,1225,catapult_fpga_latency
Throughput,360.49026676279743,catapult,DSP,0,catapult_fpga_latency
Throughput,360.49026676279743,catapult,BRAM,0,catapult_fpga_latency
Throughput,360.49026676279743,catapult,CLB,297,catapult_fpga_latency
Throughput,360.49026676279743,catapult,LUT,1936,catapult_fpga_latency
Throughput,360.49026676279743,catapult,FF,1225,catapult_fpga_latency
Throughput,360.49026676279743,catapult,DSP,0,catapult_fpga_latency
Throughput,360.49026676279743,catapult,BRAM,0,catapult_fpga_latency
Throughput,360.49026676279743,catapult,CLB,297,catapult_fpga_latency
Throughput,360.49026676279743,catapult,LUT,1936,catapult_fpga_latency
Throughput,360.49026676279743,catapult,FF,1225,catapult_fpga_latency
Throughput,360.49026676279743,catapult,DSP,0,catapult_fpga_latency
Throughput,360.49026676279743,catapult,BRAM,0,catapult_fpga_latency
Throughput,360.49026676279743,catapult,CLB,297,catapult_fpga_latency
Throughput,360.49026676279743,catapult,LUT,1936,catapult_fpga_latency
Throughput,360.49026676279743,catapult,FF,1225,catapult_fpga_latency
Throughput,360.49026676279743,catapult,DSP,0,catapult_fpga_latency
Throughput,360.49026676279743,catapult,BRAM,0,catapult_fpga_latency
Throughput,249.06600249066,catapult,CLB,447,catapult_fpga_latency
Throughput,249.06600249066,catapult,LUT,2538,catapult_fpga_latency
Throughput,249.06600249066,catapult,FF,1274,catapult_fpga_latency
Throughput,249.06600249066,catapult,DSP,0,catapult_fpga_latency
Throughput,249.06600249066,catapult,BRAM,0,catapult_fpga_latency
Throughput,252.84450063211125,catapult,CLB,456,catapult_fpga_latency
Throughput,252.84450063211125,catapult,LUT,2948,catapult_fpga_latency
Throughput,252.84450063211125,catapult,FF,1392,catapult_fpga_latency
Throughput,252.84450063211125,catapult,DSP,0,catapult_fpga_latency
Throughput,252.84450063211125,catapult,BRAM,0,catapult_fpga_latency
Throughput,235.2387673488591,catapult,CLB,475,catapult_fpga_latency
Throughput,235.2387673488591,catapult,LUT,2974,catapult_fpga_latency
Throughput,235.2387673488591,catapult,FF,1533,catapult_fpga_latency
Throughput,235.2387673488591,catapult,DSP,0,catapult_fpga_latency
Throughput,235.2387673488591,catapult,BRAM,0,catapult_fpga_latency
Throughput,425.35091450446623,catapult,CLB,448,catapult_fpga_latency
Throughput,425.35091450446623,catapult,LUT,2725,catapult_fpga_latency
Throughput,425.35091450446623,catapult,FF,1454,catapult_fpga_latency
Throughput,425.35091450446623,catapult,DSP,0,catapult_fpga_latency
Throughput,425.35091450446623,catapult,BRAM,0,catapult_fpga_latency
Throughput,425.35091450446623,catapult,CLB,448,catapult_fpga_latency
Throughput,425.35091450446623,catapult,LUT,2725,catapult_fpga_latency
Throughput,425.35091450446623,catapult,FF,1454,catapult_fpga_latency
Throughput,425.35091450446623,catapult,DSP,0,catapult_fpga_latency
Throughput,425.35091450446623,catapult,BRAM,0,catapult_fpga_latency
Throughput,425.35091450446623,catapult,CLB,448,catapult_fpga_latency
Throughput,425.35091450446623,catapult,LUT,2725,catapult_fpga_latency
Throughput,425.35091450446623,catapult,FF,1454,catapult_fpga_latency
Throughput,425.35091450446623,catapult,DSP,0,catapult_fpga_latency
Throughput,425.35091450446623,catapult,BRAM,0,catapult_fpga_latency
Throughput,425.35091450446623,catapult,CLB,448,catapult_fpga_latency
Throughput,425.35091450446623,catapult,LUT,2725,catapult_fpga_latency
Throughput,425.35091450446623,catapult,FF,1454,catapult_fpga_latency
Throughput,425.35091450446623,catapult,DSP,0,catapult_fpga_latency
Throughput,425.35091450446623,catapult,BRAM,0,catapult_fpga_latency
Throughput,425.35091450446623,catapult,CLB,448,catapult_fpga_latency
Throughput,425.35091450446623,catapult,LUT,2725,catapult_fpga_latency
Throughput,425.35091450446623,catapult,FF,1454,catapult_fpga_latency
Throughput,425.35091450446623,catapult,DSP,0,catapult_fpga_latency
Throughput,425.35091450446623,catapult,BRAM,0,catapult_fpga_latency
Throughput,234.19203747072598,catapult,CLB,378,catapult_fpga_latency
Throughput,234.19203747072598,catapult,LUT,1708,catapult_fpga_latency
Throughput,234.19203747072598,catapult,FF,1324,catapult_fpga_latency
Throughput,234.19203747072598,catapult,DSP,0,catapult_fpga_latency
Throughput,234.19203747072598,catapult,BRAM,0,catapult_fpga_latency
Throughput,215.8428663932657,catapult,CLB,351,catapult_fpga_latency
Throughput,215.8428663932657,catapult,LUT,2041,catapult_fpga_latency
Throughput,215.8428663932657,catapult,FF,1375,catapult_fpga_latency
Throughput,215.8428663932657,catapult,DSP,0,catapult_fpga_latency
Throughput,215.8428663932657,catapult,BRAM,0,catapult_fpga_latency
Throughput,270.85590465872156,catapult,CLB,409,catapult_fpga_latency
Throughput,270.85590465872156,catapult,LUT,2685,catapult_fpga_latency
Throughput,270.85590465872156,catapult,FF,1521,catapult_fpga_latency
Throughput,270.85590465872156,catapult,DSP,0,catapult_fpga_latency
Throughput,270.85590465872156,catapult,BRAM,0,catapult_fpga_latency
Throughput,400.4805766920304,catapult,CLB,251,catapult_fpga_latency
Throughput,400.4805766920304,catapult,LUT,1616,catapult_fpga_latency
Throughput,400.4805766920304,catapult,FF,1221,catapult_fpga_latency
Throughput,400.4805766920304,catapult,DSP,0,catapult_fpga_latency
Throughput,400.4805766920304,catapult,BRAM,0,catapult_fpga_latency
Throughput,400.4805766920304,catapult,CLB,251,catapult_fpga_latency
Throughput,400.4805766920304,catapult,LUT,1616,catapult_fpga_latency
Throughput,400.4805766920304,catapult,FF,1221,catapult_fpga_latency
Throughput,400.4805766920304,catapult,DSP,0,catapult_fpga_latency
Throughput,400.4805766920304,catapult,BRAM,0,catapult_fpga_latency
Throughput,400.4805766920304,catapult,CLB,251,catapult_fpga_latency
Throughput,400.4805766920304,catapult,LUT,1616,catapult_fpga_latency
Throughput,400.4805766920304,catapult,FF,1221,catapult_fpga_latency
Throughput,400.4805766920304,catapult,DSP,0,catapult_fpga_latency
Throughput,400.4805766920304,catapult,BRAM,0,catapult_fpga_latency
Throughput,400.4805766920304,catapult,CLB,251,catapult_fpga_latency
Throughput,400.4805766920304,catapult,LUT,1616,catapult_fpga_latency
Throughput,400.4805766920304,catapult,FF,1221,catapult_fpga_latency
Throughput,400.4805766920304,catapult,DSP,0,catapult_fpga_latency
Throughput,400.4805766920304,catapult,BRAM,0,catapult_fpga_latency
Throughput,400.4805766920304,catapult,CLB,251,catapult_fpga_latency
Throughput,400.4805766920304,catapult,LUT,1616,catapult_fpga_latency
Throughput,400.4805766920304,catapult,FF,1221,catapult_fpga_latency
Throughput,400.4805766920304,catapult,DSP,0,catapult_fpga_latency
Throughput,400.4805766920304,catapult,BRAM,0,catapult_fpga_latency
Throughput,126.13521695257317,catapult,CLB,425,catapult_fpga_latency
Throughput,126.13521695257317,catapult,LUT,2286,catapult_fpga_latency
Throughput,126.13521695257317,catapult,FF,1341,catapult_fpga_latency
Throughput,126.13521695257317,catapult,DSP,0,catapult_fpga_latency
Throughput,126.13521695257317,catapult,BRAM,0,catapult_fpga_latency
Throughput,168.63406408094434,catapult,CLB,531,catapult_fpga_latency
Throughput,168.63406408094434,catapult,LUT,2978,catapult_fpga_latency
Throughput,168.63406408094434,catapult,FF,1766,catapult_fpga_latency
Throughput,168.63406408094434,catapult,DSP,0,catapult_fpga_latency
Throughput,168.63406408094434,catapult,BRAM,0,catapult_fpga_latency
Throughput,149.52153110047846,catapult,CLB,477,catapult_fpga_latency
Throughput,149.52153110047846,catapult,LUT,2899,catapult_fpga_latency
Throughput,149.52153110047846,catapult,FF,1797,catapult_fpga_latency
Throughput,149.52153110047846,catapult,DSP,0,catapult_fpga_latency
Throughput,149.52153110047846,catapult,BRAM,0,catapult_fpga_latency
Throughput,186.84603886397608,catapult,CLB,483,catapult_fpga_latency
Throughput,186.84603886397608,catapult,LUT,2836,catapult_fpga_latency
Throughput,186.84603886397608,catapult,FF,1254,catapult_fpga_latency
Throughput,186.84603886397608,catapult,DSP,0,catapult_fpga_latency
Throughput,186.84603886397608,catapult,BRAM,0,catapult_fpga_latency
Throughput,186.84603886397608,catapult,CLB,483,catapult_fpga_latency
Throughput,186.84603886397608,catapult,LUT,2836,catapult_fpga_latency
Throughput,186.84603886397608,catapult,FF,1254,catapult_fpga_latency
Throughput,186.84603886397608,catapult,DSP,0,catapult_fpga_latency
Throughput,186.84603886397608,catapult,BRAM,0,catapult_fpga_latency
Throughput,186.84603886397608,catapult,CLB,483,catapult_fpga_latency
Throughput,186.84603886397608,catapult,LUT,2836,catapult_fpga_latency
Throughput,186.84603886397608,catapult,FF,1254,catapult_fpga_latency
Throughput,186.84603886397608,catapult,DSP,0,catapult_fpga_latency
Throughput,186.84603886397608,catapult,BRAM,0,catapult_fpga_latency
Throughput,186.84603886397608,catapult,CLB,483,catapult_fpga_latency
Throughput,186.84603886397608,catapult,LUT,2836,catapult_fpga_latency
Throughput,186.84603886397608,catapult,FF,1254,catapult_fpga_latency
Throughput,186.84603886397608,catapult,DSP,0,catapult_fpga_latency
Throughput,186.84603886397608,catapult,BRAM,0,catapult_fpga_latency
Throughput,186.84603886397608,catapult,CLB,483,catapult_fpga_latency
Throughput,186.84603886397608,catapult,LUT,2836,catapult_fpga_latency
Throughput,186.84603886397608,catapult,FF,1254,catapult_fpga_latency
Throughput,186.84603886397608,catapult,DSP,0,catapult_fpga_latency
Throughput,186.84603886397608,catapult,BRAM,0,catapult_fpga_latency
Throughput,138.44662882458812,catapult,CLB,383,catapult_fpga_latency
Throughput,138.44662882458812,catapult,LUT,1770,catapult_fpga_latency
Throughput,138.44662882458812,catapult,FF,1337,catapult_fpga_latency
Throughput,138.44662882458812,catapult,DSP,0,catapult_fpga_latency
Throughput,138.44662882458812,catapult,BRAM,0,catapult_fpga_latency
Throughput,159.8721023181455,catapult,CLB,454,catapult_fpga_latency
Throughput,159.8721023181455,catapult,LUT,2847,catapult_fpga_latency
Throughput,159.8721023181455,catapult,FF,1760,catapult_fpga_latency
Throughput,159.8721023181455,catapult,DSP,0,catapult_fpga_latency
Throughput,159.8721023181455,catapult,BRAM,0,catapult_fpga_latency
Throughput,167.39203213927016,catapult,CLB,427,catapult_fpga_latency
Throughput,167.39203213927016,catapult,LUT,2621,catapult_fpga_latency
Throughput,167.39203213927016,catapult,FF,1782,catapult_fpga_latency
Throughput,167.39203213927016,catapult,DSP,0,catapult_fpga_latency
Throughput,167.39203213927016,catapult,BRAM,0,catapult_fpga_latency
Throughput,185.4255516410161,catapult,CLB,493,catapult_fpga_latency
Throughput,185.4255516410161,catapult,LUT,2773,catapult_fpga_latency
Throughput,185.4255516410161,catapult,FF,1243,catapult_fpga_latency
Throughput,185.4255516410161,catapult,DSP,0,catapult_fpga_latency
Throughput,185.4255516410161,catapult,BRAM,0,catapult_fpga_latency
Throughput,185.4255516410161,catapult,CLB,493,catapult_fpga_latency
Throughput,185.4255516410161,catapult,LUT,2773,catapult_fpga_latency
Throughput,185.4255516410161,catapult,FF,1243,catapult_fpga_latency
Throughput,185.4255516410161,catapult,DSP,0,catapult_fpga_latency
Throughput,185.4255516410161,catapult,BRAM,0,catapult_fpga_latency
Throughput,185.4255516410161,catapult,CLB,493,catapult_fpga_latency
Throughput,185.4255516410161,catapult,LUT,2773,catapult_fpga_latency
Throughput,185.4255516410161,catapult,FF,1243,catapult_fpga_latency
Throughput,185.4255516410161,catapult,DSP,0,catapult_fpga_latency
Throughput,185.4255516410161,catapult,BRAM,0,catapult_fpga_latency
Throughput,185.4255516410161,catapult,CLB,493,catapult_fpga_latency
Throughput,185.4255516410161,catapult,LUT,2773,catapult_fpga_latency
Throughput,185.4255516410161,catapult,FF,1243,catapult_fpga_latency
Throughput,185.4255516410161,catapult,DSP,0,catapult_fpga_latency
Throughput,185.4255516410161,catapult,BRAM,0,catapult_fpga_latency
Throughput,185.4255516410161,catapult,CLB,493,catapult_fpga_latency
Throughput,185.4255516410161,catapult,LUT,2773,catapult_fpga_latency
Throughput,185.4255516410161,catapult,FF,1243,catapult_fpga_latency
Throughput,185.4255516410161,catapult,DSP,0,catapult_fpga_latency
Throughput,185.4255516410161,catapult,BRAM,0,catapult_fpga_latency
Throughput,120.49644535486202,catapult,CLB,486,catapult_fpga_latency
Throughput,120.49644535486202,catapult,LUT,2633,catapult_fpga_latency
Throughput,120.49644535486202,catapult,FF,1286,catapult_fpga_latency
Throughput,120.49644535486202,catapult,DSP,0,catapult_fpga_latency
Throughput,120.49644535486202,catapult,BRAM,0,catapult_fpga_latency
Throughput,146.02803738317758,catapult,CLB,495,catapult_fpga_latency
Throughput,146.02803738317758,catapult,LUT,2874,catapult_fpga_latency
Throughput,146.02803738317758,catapult,FF,1778,catapult_fpga_latency
Throughput,146.02803738317758,catapult,DSP,0,catapult_fpga_latency
Throughput,146.02803738317758,catapult,BRAM,0,catapult_fpga_latency
Throughput,159.15963711602737,catapult,CLB,457,catapult_fpga_latency
Throughput,159.15963711602737,catapult,LUT,2797,catapult_fpga_latency
Throughput,159.15963711602737,catapult,FF,1790,catapult_fpga_latency
Throughput,159.15963711602737,catapult,DSP,0,catapult_fpga_latency
Throughput,159.15963711602737,catapult,BRAM,0,catapult_fpga_latency
Throughput,174.00382808421784,catapult,CLB,633,catapult_fpga_latency
Throughput,174.00382808421784,catapult,LUT,3708,catapult_fpga_latency
Throughput,174.00382808421784,catapult,FF,1473,catapult_fpga_latency
Throughput,174.00382808421784,catapult,DSP,0,catapult_fpga_latency
Throughput,174.00382808421784,catapult,BRAM,0,catapult_fpga_latency
Throughput,174.00382808421784,catapult,CLB,633,catapult_fpga_latency
Throughput,174.00382808421784,catapult,LUT,3708,catapult_fpga_latency
Throughput,174.00382808421784,catapult,FF,1473,catapult_fpga_latency
Throughput,174.00382808421784,catapult,DSP,0,catapult_fpga_latency
Throughput,174.00382808421784,catapult,BRAM,0,catapult_fpga_latency
Throughput,174.00382808421784,catapult,CLB,633,catapult_fpga_latency
Throughput,174.00382808421784,catapult,LUT,3708,catapult_fpga_latency
Throughput,174.00382808421784,catapult,FF,1473,catapult_fpga_latency
Throughput,174.00382808421784,catapult,DSP,0,catapult_fpga_latency
Throughput,174.00382808421784,catapult,BRAM,0,catapult_fpga_latency
Throughput,174.00382808421784,catapult,CLB,633,catapult_fpga_latency
Throughput,174.00382808421784,catapult,LUT,3708,catapult_fpga_latency
Throughput,174.00382808421784,catapult,FF,1473,catapult_fpga_latency
Throughput,174.00382808421784,catapult,DSP,0,catapult_fpga_latency
Throughput,174.00382808421784,catapult,BRAM,0,catapult_fpga_latency
Throughput,174.00382808421784,catapult,CLB,633,catapult_fpga_latency
Throughput,174.00382808421784,catapult,LUT,3708,catapult_fpga_latency
Throughput,174.00382808421784,catapult,FF,1473,catapult_fpga_latency
Throughput,174.00382808421784,catapult,DSP,0,catapult_fpga_latency
Throughput,174.00382808421784,catapult,BRAM,0,catapult_fpga_latency
Throughput,111.42061281337047,catapult,CLB,407,catapult_fpga_latency
Throughput,111.42061281337047,catapult,LUT,1794,catapult_fpga_latency
Throughput,111.42061281337047,catapult,FF,1333,catapult_fpga_latency
Throughput,111.42061281337047,catapult,DSP,0,catapult_fpga_latency
Throughput,111.42061281337047,catapult,BRAM,0,catapult_fpga_latency
Throughput,153.11590874291838,catapult,CLB,393,catapult_fpga_latency
Throughput,153.11590874291838,catapult,LUT,2245,catapult_fpga_latency
Throughput,153.11590874291838,catapult,FF,1376,catapult_fpga_latency
Throughput,153.11590874291838,catapult,DSP,0,catapult_fpga_latency
Throughput,153.11590874291838,catapult,BRAM,0,catapult_fpga_latency
Throughput,161.62922256343947,catapult,CLB,411,catapult_fpga_latency
Throughput,161.62922256343947,catapult,LUT,2451,catapult_fpga_latency
Throughput,161.62922256343947,catapult,FF,1779,catapult_fpga_latency
Throughput,161.62922256343947,catapult,DSP,0,catapult_fpga_latency
Throughput,161.62922256343947,catapult,BRAM,0,catapult_fpga_latency
Throughput,187.23085564501028,catapult,CLB,407,catapult_fpga_latency
Throughput,187.23085564501028,catapult,LUT,2574,catapult_fpga_latency
Throughput,187.23085564501028,catapult,FF,1231,catapult_fpga_latency
Throughput,187.23085564501028,catapult,DSP,0,catapult_fpga_latency
Throughput,187.23085564501028,catapult,BRAM,0,catapult_fpga_latency
Throughput,187.23085564501028,catapult,CLB,407,catapult_fpga_latency
Throughput,187.23085564501028,catapult,LUT,2574,catapult_fpga_latency
Throughput,187.23085564501028,catapult,FF,1231,catapult_fpga_latency
Throughput,187.23085564501028,catapult,DSP,0,catapult_fpga_latency
Throughput,187.23085564501028,catapult,BRAM,0,catapult_fpga_latency
Throughput,187.23085564501028,catapult,CLB,407,catapult_fpga_latency
Throughput,187.23085564501028,catapult,LUT,2574,catapult_fpga_latency
Throughput,187.23085564501028,catapult,FF,1231,catapult_fpga_latency
Throughput,187.23085564501028,catapult,DSP,0,catapult_fpga_latency
Throughput,187.23085564501028,catapult,BRAM,0,catapult_fpga_latency
Throughput,187.23085564501028,catapult,CLB,407,catapult_fpga_latency
Throughput,187.23085564501028,catapult,LUT,2574,catapult_fpga_latency
Throughput,187.23085564501028,catapult,FF,1231,catapult_fpga_latency
Throughput,187.23085564501028,catapult,DSP,0,catapult_fpga_latency
Throughput,187.23085564501028,catapult,BRAM,0,catapult_fpga_latency
Throughput,187.23085564501028,catapult,CLB,407,catapult_fpga_latency
Throughput,187.23085564501028,catapult,LUT,2574,catapult_fpga_latency
Throughput,187.23085564501028,catapult,FF,1231,catapult_fpga_latency
Throughput,187.23085564501028,catapult,DSP,0,catapult_fpga_latency
Throughput,187.23085564501028,catapult,BRAM,0,catapult_fpga_latency
Throughput,76.21951219512195,catapult,CLB,486,catapult_fpga_latency
Throughput,76.21951219512195,catapult,LUT,2613,catapult_fpga_latency
Throughput,76.21951219512195,catapult,FF,1427,catapult_fpga_latency
Throughput,76.21951219512195,catapult,DSP,0,catapult_fpga_latency
Throughput,76.21951219512195,catapult,BRAM,0,catapult_fpga_latency
Throughput,81.92020971573686,catapult,CLB,540,catapult_fpga_latency
Throughput,81.92020971573686,catapult,LUT,3231,catapult_fpga_latency
Throughput,81.92020971573686,catapult,FF,1468,catapult_fpga_latency
Throughput,81.92020971573686,catapult,DSP,0,catapult_fpga_latency
Throughput,81.92020971573686,catapult,BRAM,0,catapult_fpga_latency
Throughput,74.04116688879016,catapult,CLB,527,catapult_fpga_latency
Throughput,74.04116688879016,catapult,LUT,3247,catapult_fpga_latency
Throughput,74.04116688879016,catapult,FF,1626,catapult_fpga_latency
Throughput,74.04116688879016,catapult,DSP,0,catapult_fpga_latency
Throughput,74.04116688879016,catapult,BRAM,0,catapult_fpga_latency
Throughput,111.32138483802738,catapult,CLB,679,catapult_fpga_latency
Throughput,111.32138483802738,catapult,LUT,4182,catapult_fpga_latency
Throughput,111.32138483802738,catapult,FF,1385,catapult_fpga_latency
Throughput,111.32138483802738,catapult,DSP,0,catapult_fpga_latency
Throughput,111.32138483802738,catapult,BRAM,0,catapult_fpga_latency
Throughput,111.32138483802738,catapult,CLB,679,catapult_fpga_latency
Throughput,111.32138483802738,catapult,LUT,4182,catapult_fpga_latency
Throughput,111.32138483802738,catapult,FF,1385,catapult_fpga_latency
Throughput,111.32138483802738,catapult,DSP,0,catapult_fpga_latency
Throughput,111.32138483802738,catapult,BRAM,0,catapult_fpga_latency
Throughput,111.32138483802738,catapult,CLB,679,catapult_fpga_latency
Throughput,111.32138483802738,catapult,LUT,4182,catapult_fpga_latency
Throughput,111.32138483802738,catapult,FF,1385,catapult_fpga_latency
Throughput,111.32138483802738,catapult,DSP,0,catapult_fpga_latency
Throughput,111.32138483802738,catapult,BRAM,0,catapult_fpga_latency
Throughput,111.32138483802738,catapult,CLB,679,catapult_fpga_latency
Throughput,111.32138483802738,catapult,LUT,4182,catapult_fpga_latency
Throughput,111.32138483802738,catapult,FF,1385,catapult_fpga_latency
Throughput,111.32138483802738,catapult,DSP,0,catapult_fpga_latency
Throughput,111.32138483802738,catapult,BRAM,0,catapult_fpga_latency
Throughput,111.32138483802738,catapult,CLB,679,catapult_fpga_latency
Throughput,111.32138483802738,catapult,LUT,4182,catapult_fpga_latency
Throughput,111.32138483802738,catapult,FF,1385,catapult_fpga_latency
Throughput,111.32138483802738,catapult,DSP,0,catapult_fpga_latency
Throughput,111.32138483802738,catapult,BRAM,0,catapult_fpga_latency
Throughput,78.04573480059315,catapult,CLB,429,catapult_fpga_latency
Throughput,78.04573480059315,catapult,LUT,1912,catapult_fpga_latency
Throughput,78.04573480059315,catapult,FF,1419,catapult_fpga_latency
Throughput,78.04573480059315,catapult,DSP,0,catapult_fpga_latency
Throughput,78.04573480059315,catapult,BRAM,0,catapult_fpga_latency
Throughput,81.98065256599442,catapult,CLB,427,catapult_fpga_latency
Throughput,81.98065256599442,catapult,LUT,2773,catapult_fpga_latency
Throughput,81.98065256599442,catapult,FF,1462,catapult_fpga_latency
Throughput,81.98065256599442,catapult,DSP,0,catapult_fpga_latency
Throughput,81.98065256599442,catapult,BRAM,0,catapult_fpga_latency
Throughput,80.67769261799113,catapult,CLB,465,catapult_fpga_latency
Throughput,80.67769261799113,catapult,LUT,2880,catapult_fpga_latency
Throughput,80.67769261799113,catapult,FF,1612,catapult_fpga_latency
Throughput,80.67769261799113,catapult,DSP,0,catapult_fpga_latency
Throughput,80.67769261799113,catapult,BRAM,0,catapult_fpga_latency
Throughput,111.39578923916675,catapult,CLB,624,catapult_fpga_latency
Throughput,111.39578923916675,catapult,LUT,4052,catapult_fpga_latency
Throughput,111.39578923916675,catapult,FF,1370,catapult_fpga_latency
Throughput,111.39578923916675,catapult,DSP,0,catapult_fpga_latency
Throughput,111.39578923916675,catapult,BRAM,0,catapult_fpga_latency
Throughput,111.39578923916675,catapult,CLB,624,catapult_fpga_latency
Throughput,111.39578923916675,catapult,LUT,4052,catapult_fpga_latency
Throughput,111.39578923916675,catapult,FF,1370,catapult_fpga_latency
Throughput,111.39578923916675,catapult,DSP,0,catapult_fpga_latency
Throughput,111.39578923916675,catapult,BRAM,0,catapult_fpga_latency
Throughput,111.39578923916675,catapult,CLB,624,catapult_fpga_latency
Throughput,111.39578923916675,catapult,LUT,4052,catapult_fpga_latency
Throughput,111.39578923916675,catapult,FF,1370,catapult_fpga_latency
Throughput,111.39578923916675,catapult,DSP,0,catapult_fpga_latency
Throughput,111.39578923916675,catapult,BRAM,0,catapult_fpga_latency
Throughput,111.39578923916675,catapult,CLB,624,catapult_fpga_latency
Throughput,111.39578923916675,catapult,LUT,4052,catapult_fpga_latency
Throughput,111.39578923916675,catapult,FF,1370,catapult_fpga_latency
Throughput,111.39578923916675,catapult,DSP,0,catapult_fpga_latency
Throughput,111.39578923916675,catapult,BRAM,0,catapult_fpga_latency
Throughput,111.39578923916675,catapult,CLB,624,catapult_fpga_latency
Throughput,111.39578923916675,catapult,LUT,4052,catapult_fpga_latency
Throughput,111.39578923916675,catapult,FF,1370,catapult_fpga_latency
Throughput,111.39578923916675,catapult,DSP,0,catapult_fpga_latency
Throughput,111.39578923916675,catapult,BRAM,0,catapult_fpga_latency
Throughput,73.1528895391368,catapult,CLB,552,catapult_fpga_latency
Throughput,73.1528895391368,catapult,LUT,2910,catapult_fpga_latency
Throughput,73.1528895391368,catapult,FF,1369,catapult_fpga_latency
Throughput,73.1528895391368,catapult,DSP,0,catapult_fpga_latency
Throughput,73.1528895391368,catapult,BRAM,0,catapult_fpga_latency
Throughput,81.57937673356176,catapult,CLB,505,catapult_fpga_latency
Throughput,81.57937673356176,catapult,LUT,3100,catapult_fpga_latency
Throughput,81.57937673356176,catapult,FF,1480,catapult_fpga_latency
Throughput,81.57937673356176,catapult,DSP,0,catapult_fpga_latency
Throughput,81.57937673356176,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.78020378457059,catapult,CLB,540,catapult_fpga_latency
Throughput,72.78020378457059,catapult,LUT,3216,catapult_fpga_latency
Throughput,72.78020378457059,catapult,FF,1620,catapult_fpga_latency
Throughput,72.78020378457059,catapult,DSP,0,catapult_fpga_latency
Throughput,72.78020378457059,catapult,BRAM,0,catapult_fpga_latency
Throughput,110.20498126515318,catapult,CLB,819,catapult_fpga_latency
Throughput,110.20498126515318,catapult,LUT,5222,catapult_fpga_latency
Throughput,110.20498126515318,catapult,FF,1522,catapult_fpga_latency
Throughput,110.20498126515318,catapult,DSP,0,catapult_fpga_latency
Throughput,110.20498126515318,catapult,BRAM,0,catapult_fpga_latency
Throughput,110.10790574763269,catapult,CLB,809,catapult_fpga_latency
Throughput,110.10790574763269,catapult,LUT,5219,catapult_fpga_latency
Throughput,110.10790574763269,catapult,FF,1522,catapult_fpga_latency
Throughput,110.10790574763269,catapult,DSP,0,catapult_fpga_latency
Throughput,110.10790574763269,catapult,BRAM,0,catapult_fpga_latency
Throughput,110.10790574763269,catapult,CLB,809,catapult_fpga_latency
Throughput,110.10790574763269,catapult,LUT,5219,catapult_fpga_latency
Throughput,110.10790574763269,catapult,FF,1522,catapult_fpga_latency
Throughput,110.10790574763269,catapult,DSP,0,catapult_fpga_latency
Throughput,110.10790574763269,catapult,BRAM,0,catapult_fpga_latency
Throughput,110.10790574763269,catapult,CLB,809,catapult_fpga_latency
Throughput,110.10790574763269,catapult,LUT,5219,catapult_fpga_latency
Throughput,110.10790574763269,catapult,FF,1522,catapult_fpga_latency
Throughput,110.10790574763269,catapult,DSP,0,catapult_fpga_latency
Throughput,110.10790574763269,catapult,BRAM,0,catapult_fpga_latency
Throughput,110.10790574763269,catapult,CLB,809,catapult_fpga_latency
Throughput,110.10790574763269,catapult,LUT,5219,catapult_fpga_latency
Throughput,110.10790574763269,catapult,FF,1522,catapult_fpga_latency
Throughput,110.10790574763269,catapult,DSP,0,catapult_fpga_latency
Throughput,110.10790574763269,catapult,BRAM,0,catapult_fpga_latency
Throughput,78.7897888433659,catapult,CLB,426,catapult_fpga_latency
Throughput,78.7897888433659,catapult,LUT,1922,catapult_fpga_latency
Throughput,78.7897888433659,catapult,FF,1415,catapult_fpga_latency
Throughput,78.7897888433659,catapult,DSP,0,catapult_fpga_latency
Throughput,78.7897888433659,catapult,BRAM,0,catapult_fpga_latency
Throughput,77.99095304944626,catapult,CLB,400,catapult_fpga_latency
Throughput,77.99095304944626,catapult,LUT,2220,catapult_fpga_latency
Throughput,77.99095304944626,catapult,FF,1462,catapult_fpga_latency
Throughput,77.99095304944626,catapult,DSP,0,catapult_fpga_latency
Throughput,77.99095304944626,catapult,BRAM,0,catapult_fpga_latency
Throughput,78.40062720501764,catapult,CLB,455,catapult_fpga_latency
Throughput,78.40062720501764,catapult,LUT,2722,catapult_fpga_latency
Throughput,78.40062720501764,catapult,FF,1609,catapult_fpga_latency
Throughput,78.40062720501764,catapult,DSP,0,catapult_fpga_latency
Throughput,78.40062720501764,catapult,BRAM,0,catapult_fpga_latency
Throughput,112.22085063404779,catapult,CLB,606,catapult_fpga_latency
Throughput,112.22085063404779,catapult,LUT,3812,catapult_fpga_latency
Throughput,112.22085063404779,catapult,FF,1366,catapult_fpga_latency
Throughput,112.22085063404779,catapult,DSP,0,catapult_fpga_latency
Throughput,112.22085063404779,catapult,BRAM,0,catapult_fpga_latency
Throughput,112.22085063404779,catapult,CLB,606,catapult_fpga_latency
Throughput,112.22085063404779,catapult,LUT,3812,catapult_fpga_latency
Throughput,112.22085063404779,catapult,FF,1366,catapult_fpga_latency
Throughput,112.22085063404779,catapult,DSP,0,catapult_fpga_latency
Throughput,112.22085063404779,catapult,BRAM,0,catapult_fpga_latency
Throughput,112.22085063404779,catapult,CLB,606,catapult_fpga_latency
Throughput,112.22085063404779,catapult,LUT,3812,catapult_fpga_latency
Throughput,112.22085063404779,catapult,FF,1366,catapult_fpga_latency
Throughput,112.22085063404779,catapult,DSP,0,catapult_fpga_latency
Throughput,112.22085063404779,catapult,BRAM,0,catapult_fpga_latency
Throughput,112.22085063404779,catapult,CLB,606,catapult_fpga_latency
Throughput,112.22085063404779,catapult,LUT,3812,catapult_fpga_latency
Throughput,112.22085063404779,catapult,FF,1366,catapult_fpga_latency
Throughput,112.22085063404779,catapult,DSP,0,catapult_fpga_latency
Throughput,112.22085063404779,catapult,BRAM,0,catapult_fpga_latency
Throughput,112.22085063404779,catapult,CLB,606,catapult_fpga_latency
Throughput,112.22085063404779,catapult,LUT,3812,catapult_fpga_latency
Throughput,112.22085063404779,catapult,FF,1366,catapult_fpga_latency
Throughput,112.22085063404779,catapult,DSP,0,catapult_fpga_latency
Throughput,112.22085063404779,catapult,BRAM,0,catapult_fpga_latency
Throughput,55.90339892665474,catapult,CLB,578,catapult_fpga_latency
Throughput,55.90339892665474,catapult,LUT,3034,catapult_fpga_latency
Throughput,55.90339892665474,catapult,FF,1506,catapult_fpga_latency
Throughput,55.90339892665474,catapult,DSP,0,catapult_fpga_latency
Throughput,55.90339892665474,catapult,BRAM,0,catapult_fpga_latency
Throughput,64.41638752898737,catapult,CLB,621,catapult_fpga_latency
Throughput,64.41638752898737,catapult,LUT,3665,catapult_fpga_latency
Throughput,64.41638752898737,catapult,FF,1920,catapult_fpga_latency
Throughput,64.41638752898737,catapult,DSP,0,catapult_fpga_latency
Throughput,64.41638752898737,catapult,BRAM,0,catapult_fpga_latency
Throughput,73.78984651711924,catapult,CLB,606,catapult_fpga_latency
Throughput,73.78984651711924,catapult,LUT,3740,catapult_fpga_latency
Throughput,73.78984651711924,catapult,FF,1914,catapult_fpga_latency
Throughput,73.78984651711924,catapult,DSP,0,catapult_fpga_latency
Throughput,73.78984651711924,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.31703789412785,catapult,CLB,732,catapult_fpga_latency
Throughput,72.31703789412785,catapult,LUT,4834,catapult_fpga_latency
Throughput,72.31703789412785,catapult,FF,1440,catapult_fpga_latency
Throughput,72.31703789412785,catapult,DSP,0,catapult_fpga_latency
Throughput,72.31703789412785,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.31703789412785,catapult,CLB,732,catapult_fpga_latency
Throughput,72.31703789412785,catapult,LUT,4834,catapult_fpga_latency
Throughput,72.31703789412785,catapult,FF,1440,catapult_fpga_latency
Throughput,72.31703789412785,catapult,DSP,0,catapult_fpga_latency
Throughput,72.31703789412785,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.31703789412785,catapult,CLB,732,catapult_fpga_latency
Throughput,72.31703789412785,catapult,LUT,4834,catapult_fpga_latency
Throughput,72.31703789412785,catapult,FF,1440,catapult_fpga_latency
Throughput,72.31703789412785,catapult,DSP,0,catapult_fpga_latency
Throughput,72.31703789412785,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.31703789412785,catapult,CLB,732,catapult_fpga_latency
Throughput,72.31703789412785,catapult,LUT,4834,catapult_fpga_latency
Throughput,72.31703789412785,catapult,FF,1440,catapult_fpga_latency
Throughput,72.31703789412785,catapult,DSP,0,catapult_fpga_latency
Throughput,72.31703789412785,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.31703789412785,catapult,CLB,732,catapult_fpga_latency
Throughput,72.31703789412785,catapult,LUT,4834,catapult_fpga_latency
Throughput,72.31703789412785,catapult,FF,1440,catapult_fpga_latency
Throughput,72.31703789412785,catapult,DSP,0,catapult_fpga_latency
Throughput,72.31703789412785,catapult,BRAM,0,catapult_fpga_latency
Throughput,54.25935973955508,catapult,CLB,483,catapult_fpga_latency
Throughput,54.25935973955508,catapult,LUT,2497,catapult_fpga_latency
Throughput,54.25935973955508,catapult,FF,1495,catapult_fpga_latency
Throughput,54.25935973955508,catapult,DSP,0,catapult_fpga_latency
Throughput,54.25935973955508,catapult,BRAM,0,catapult_fpga_latency
Throughput,65.07027589796981,catapult,CLB,602,catapult_fpga_latency
Throughput,65.07027589796981,catapult,LUT,3691,catapult_fpga_latency
Throughput,65.07027589796981,catapult,FF,1916,catapult_fpga_latency
Throughput,65.07027589796981,catapult,DSP,0,catapult_fpga_latency
Throughput,65.07027589796981,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.50054375407815,catapult,CLB,508,catapult_fpga_latency
Throughput,72.50054375407815,catapult,LUT,3034,catapult_fpga_latency
Throughput,72.50054375407815,catapult,FF,1903,catapult_fpga_latency
Throughput,72.50054375407815,catapult,DSP,0,catapult_fpga_latency
Throughput,72.50054375407815,catapult,BRAM,0,catapult_fpga_latency
Throughput,70.16066792955868,catapult,CLB,707,catapult_fpga_latency
Throughput,70.16066792955868,catapult,LUT,4791,catapult_fpga_latency
Throughput,70.16066792955868,catapult,FF,1427,catapult_fpga_latency
Throughput,70.16066792955868,catapult,DSP,0,catapult_fpga_latency
Throughput,70.16066792955868,catapult,BRAM,0,catapult_fpga_latency
Throughput,70.16066792955868,catapult,CLB,707,catapult_fpga_latency
Throughput,70.16066792955868,catapult,LUT,4791,catapult_fpga_latency
Throughput,70.16066792955868,catapult,FF,1427,catapult_fpga_latency
Throughput,70.16066792955868,catapult,DSP,0,catapult_fpga_latency
Throughput,70.16066792955868,catapult,BRAM,0,catapult_fpga_latency
Throughput,70.16066792955868,catapult,CLB,707,catapult_fpga_latency
Throughput,70.16066792955868,catapult,LUT,4791,catapult_fpga_latency
Throughput,70.16066792955868,catapult,FF,1427,catapult_fpga_latency
Throughput,70.16066792955868,catapult,DSP,0,catapult_fpga_latency
Throughput,70.16066792955868,catapult,BRAM,0,catapult_fpga_latency
Throughput,70.16066792955868,catapult,CLB,707,catapult_fpga_latency
Throughput,70.16066792955868,catapult,LUT,4791,catapult_fpga_latency
Throughput,70.16066792955868,catapult,FF,1427,catapult_fpga_latency
Throughput,70.16066792955868,catapult,DSP,0,catapult_fpga_latency
Throughput,70.16066792955868,catapult,BRAM,0,catapult_fpga_latency
Throughput,70.16066792955868,catapult,CLB,707,catapult_fpga_latency
Throughput,70.16066792955868,catapult,LUT,4791,catapult_fpga_latency
Throughput,70.16066792955868,catapult,FF,1427,catapult_fpga_latency
Throughput,70.16066792955868,catapult,DSP,0,catapult_fpga_latency
Throughput,70.16066792955868,catapult,BRAM,0,catapult_fpga_latency
Throughput,50.37529595486373,catapult,CLB,602,catapult_fpga_latency
Throughput,50.37529595486373,catapult,LUT,3444,catapult_fpga_latency
Throughput,50.37529595486373,catapult,FF,1441,catapult_fpga_latency
Throughput,50.37529595486373,catapult,DSP,0,catapult_fpga_latency
Throughput,50.37529595486373,catapult,BRAM,0,catapult_fpga_latency
Throughput,58.92404690354134,catapult,CLB,603,catapult_fpga_latency
Throughput,58.92404690354134,catapult,LUT,3708,catapult_fpga_latency
Throughput,58.92404690354134,catapult,FF,1928,catapult_fpga_latency
Throughput,58.92404690354134,catapult,DSP,0,catapult_fpga_latency
Throughput,58.92404690354134,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.20216606498195,catapult,CLB,604,catapult_fpga_latency
Throughput,72.20216606498195,catapult,LUT,3694,catapult_fpga_latency
Throughput,72.20216606498195,catapult,FF,1911,catapult_fpga_latency
Throughput,72.20216606498195,catapult,DSP,0,catapult_fpga_latency
Throughput,72.20216606498195,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.94478080093369,catapult,CLB,808,catapult_fpga_latency
Throughput,72.94478080093369,catapult,LUT,5412,catapult_fpga_latency
Throughput,72.94478080093369,catapult,FF,1497,catapult_fpga_latency
Throughput,72.94478080093369,catapult,DSP,0,catapult_fpga_latency
Throughput,72.94478080093369,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.94478080093369,catapult,CLB,808,catapult_fpga_latency
Throughput,72.94478080093369,catapult,LUT,5412,catapult_fpga_latency
Throughput,72.94478080093369,catapult,FF,1497,catapult_fpga_latency
Throughput,72.94478080093369,catapult,DSP,0,catapult_fpga_latency
Throughput,72.94478080093369,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.19695328857122,catapult,CLB,824,catapult_fpga_latency
Throughput,72.19695328857122,catapult,LUT,5410,catapult_fpga_latency
Throughput,72.19695328857122,catapult,FF,1498,catapult_fpga_latency
Throughput,72.19695328857122,catapult,DSP,0,catapult_fpga_latency
Throughput,72.19695328857122,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.94478080093369,catapult,CLB,808,catapult_fpga_latency
Throughput,72.94478080093369,catapult,LUT,5412,catapult_fpga_latency
Throughput,72.94478080093369,catapult,FF,1497,catapult_fpga_latency
Throughput,72.94478080093369,catapult,DSP,0,catapult_fpga_latency
Throughput,72.94478080093369,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.94478080093369,catapult,CLB,808,catapult_fpga_latency
Throughput,72.94478080093369,catapult,LUT,5412,catapult_fpga_latency
Throughput,72.94478080093369,catapult,FF,1497,catapult_fpga_latency
Throughput,72.94478080093369,catapult,DSP,0,catapult_fpga_latency
Throughput,72.94478080093369,catapult,BRAM,0,catapult_fpga_latency
Throughput,59.10165484633569,catapult,CLB,525,catapult_fpga_latency
Throughput,59.10165484633569,catapult,LUT,2452,catapult_fpga_latency
Throughput,59.10165484633569,catapult,FF,1491,catapult_fpga_latency
Throughput,59.10165484633569,catapult,DSP,0,catapult_fpga_latency
Throughput,59.10165484633569,catapult,BRAM,0,catapult_fpga_latency
Throughput,63.45982992765579,catapult,CLB,490,catapult_fpga_latency
Throughput,63.45982992765579,catapult,LUT,2959,catapult_fpga_latency
Throughput,63.45982992765579,catapult,FF,1530,catapult_fpga_latency
Throughput,63.45982992765579,catapult,DSP,0,catapult_fpga_latency
Throughput,63.45982992765579,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.38508867173363,catapult,CLB,503,catapult_fpga_latency
Throughput,72.38508867173363,catapult,LUT,3015,catapult_fpga_latency
Throughput,72.38508867173363,catapult,FF,1900,catapult_fpga_latency
Throughput,72.38508867173363,catapult,DSP,0,catapult_fpga_latency
Throughput,72.38508867173363,catapult,BRAM,0,catapult_fpga_latency
Throughput,70.57163020465772,catapult,CLB,697,catapult_fpga_latency
Throughput,70.57163020465772,catapult,LUT,4696,catapult_fpga_latency
Throughput,70.57163020465772,catapult,FF,1420,catapult_fpga_latency
Throughput,70.57163020465772,catapult,DSP,0,catapult_fpga_latency
Throughput,70.57163020465772,catapult,BRAM,0,catapult_fpga_latency
Throughput,70.57163020465772,catapult,CLB,697,catapult_fpga_latency
Throughput,70.57163020465772,catapult,LUT,4696,catapult_fpga_latency
Throughput,70.57163020465772,catapult,FF,1420,catapult_fpga_latency
Throughput,70.57163020465772,catapult,DSP,0,catapult_fpga_latency
Throughput,70.57163020465772,catapult,BRAM,0,catapult_fpga_latency
Throughput,70.57163020465772,catapult,CLB,697,catapult_fpga_latency
Throughput,70.57163020465772,catapult,LUT,4696,catapult_fpga_latency
Throughput,70.57163020465772,catapult,FF,1420,catapult_fpga_latency
Throughput,70.57163020465772,catapult,DSP,0,catapult_fpga_latency
Throughput,70.57163020465772,catapult,BRAM,0,catapult_fpga_latency
Throughput,70.57163020465772,catapult,CLB,697,catapult_fpga_latency
Throughput,70.57163020465772,catapult,LUT,4696,catapult_fpga_latency
Throughput,70.57163020465772,catapult,FF,1420,catapult_fpga_latency
Throughput,70.57163020465772,catapult,DSP,0,catapult_fpga_latency
Throughput,70.57163020465772,catapult,BRAM,0,catapult_fpga_latency
Throughput,70.57163020465772,catapult,CLB,697,catapult_fpga_latency
Throughput,70.57163020465772,catapult,LUT,4696,catapult_fpga_latency
Throughput,70.57163020465772,catapult,FF,1420,catapult_fpga_latency
Throughput,70.57163020465772,catapult,DSP,0,catapult_fpga_latency
Throughput,70.57163020465772,catapult,BRAM,0,catapult_fpga_latency
Throughput,99.19650828290844,catapult,CLB,524,catapult_fpga_latency
Throughput,99.19650828290844,catapult,LUT,2682,catapult_fpga_latency
Throughput,99.19650828290844,catapult,FF,1394,catapult_fpga_latency
Throughput,99.19650828290844,catapult,DSP,0,catapult_fpga_latency
Throughput,99.19650828290844,catapult,BRAM,0,catapult_fpga_latency
Throughput,90.44862518089725,catapult,CLB,506,catapult_fpga_latency
Throughput,90.44862518089725,catapult,LUT,3093,catapult_fpga_latency
Throughput,90.44862518089725,catapult,FF,1433,catapult_fpga_latency
Throughput,90.44862518089725,catapult,DSP,0,catapult_fpga_latency
Throughput,90.44862518089725,catapult,BRAM,0,catapult_fpga_latency
Throughput,92.50693802035153,catapult,CLB,569,catapult_fpga_latency
Throughput,92.50693802035153,catapult,LUT,3469,catapult_fpga_latency
Throughput,92.50693802035153,catapult,FF,1590,catapult_fpga_latency
Throughput,92.50693802035153,catapult,DSP,0,catapult_fpga_latency
Throughput,92.50693802035153,catapult,BRAM,0,catapult_fpga_latency
Throughput,191.38755980861245,catapult,CLB,354,catapult_fpga_latency
Throughput,191.38755980861245,catapult,LUT,2124,catapult_fpga_latency
Throughput,191.38755980861245,catapult,FF,1283,catapult_fpga_latency
Throughput,191.38755980861245,catapult,DSP,0,catapult_fpga_latency
Throughput,191.38755980861245,catapult,BRAM,0,catapult_fpga_latency
Throughput,191.38755980861245,catapult,CLB,354,catapult_fpga_latency
Throughput,191.38755980861245,catapult,LUT,2124,catapult_fpga_latency
Throughput,191.38755980861245,catapult,FF,1283,catapult_fpga_latency
Throughput,191.38755980861245,catapult,DSP,0,catapult_fpga_latency
Throughput,191.38755980861245,catapult,BRAM,0,catapult_fpga_latency
Throughput,191.38755980861245,catapult,CLB,354,catapult_fpga_latency
Throughput,191.38755980861245,catapult,LUT,2124,catapult_fpga_latency
Throughput,191.38755980861245,catapult,FF,1283,catapult_fpga_latency
Throughput,191.38755980861245,catapult,DSP,0,catapult_fpga_latency
Throughput,191.38755980861245,catapult,BRAM,0,catapult_fpga_latency
Throughput,191.38755980861245,catapult,CLB,354,catapult_fpga_latency
Throughput,191.38755980861245,catapult,LUT,2124,catapult_fpga_latency
Throughput,191.38755980861245,catapult,FF,1283,catapult_fpga_latency
Throughput,191.38755980861245,catapult,DSP,0,catapult_fpga_latency
Throughput,191.38755980861245,catapult,BRAM,0,catapult_fpga_latency
Throughput,191.38755980861245,catapult,CLB,354,catapult_fpga_latency
Throughput,191.38755980861245,catapult,LUT,2124,catapult_fpga_latency
Throughput,191.38755980861245,catapult,FF,1283,catapult_fpga_latency
Throughput,191.38755980861245,catapult,DSP,0,catapult_fpga_latency
Throughput,191.38755980861245,catapult,BRAM,0,catapult_fpga_latency
Throughput,98.29942003342181,catapult,CLB,516,catapult_fpga_latency
Throughput,98.29942003342181,catapult,LUT,2286,catapult_fpga_latency
Throughput,98.29942003342181,catapult,FF,1381,catapult_fpga_latency
Throughput,98.29942003342181,catapult,DSP,0,catapult_fpga_latency
Throughput,98.29942003342181,catapult,BRAM,0,catapult_fpga_latency
Throughput,98.73617693522907,catapult,CLB,496,catapult_fpga_latency
Throughput,98.73617693522907,catapult,LUT,3118,catapult_fpga_latency
Throughput,98.73617693522907,catapult,FF,1420,catapult_fpga_latency
Throughput,98.73617693522907,catapult,DSP,0,catapult_fpga_latency
Throughput,98.73617693522907,catapult,BRAM,0,catapult_fpga_latency
Throughput,95.51098376313276,catapult,CLB,524,catapult_fpga_latency
Throughput,95.51098376313276,catapult,LUT,3216,catapult_fpga_latency
Throughput,95.51098376313276,catapult,FF,1574,catapult_fpga_latency
Throughput,95.51098376313276,catapult,DSP,0,catapult_fpga_latency
Throughput,95.51098376313276,catapult,BRAM,0,catapult_fpga_latency
Throughput,188.1467544684854,catapult,CLB,379,catapult_fpga_latency
Throughput,188.1467544684854,catapult,LUT,2195,catapult_fpga_latency
Throughput,188.1467544684854,catapult,FF,1270,catapult_fpga_latency
Throughput,188.1467544684854,catapult,DSP,0,catapult_fpga_latency
Throughput,188.1467544684854,catapult,BRAM,0,catapult_fpga_latency
Throughput,188.1467544684854,catapult,CLB,379,catapult_fpga_latency
Throughput,188.1467544684854,catapult,LUT,2195,catapult_fpga_latency
Throughput,188.1467544684854,catapult,FF,1270,catapult_fpga_latency
Throughput,188.1467544684854,catapult,DSP,0,catapult_fpga_latency
Throughput,188.1467544684854,catapult,BRAM,0,catapult_fpga_latency
Throughput,188.1467544684854,catapult,CLB,379,catapult_fpga_latency
Throughput,188.1467544684854,catapult,LUT,2195,catapult_fpga_latency
Throughput,188.1467544684854,catapult,FF,1270,catapult_fpga_latency
Throughput,188.1467544684854,catapult,DSP,0,catapult_fpga_latency
Throughput,188.1467544684854,catapult,BRAM,0,catapult_fpga_latency
Throughput,188.1467544684854,catapult,CLB,379,catapult_fpga_latency
Throughput,188.1467544684854,catapult,LUT,2195,catapult_fpga_latency
Throughput,188.1467544684854,catapult,FF,1270,catapult_fpga_latency
Throughput,188.1467544684854,catapult,DSP,0,catapult_fpga_latency
Throughput,188.1467544684854,catapult,BRAM,0,catapult_fpga_latency
Throughput,188.1467544684854,catapult,CLB,379,catapult_fpga_latency
Throughput,188.1467544684854,catapult,LUT,2195,catapult_fpga_latency
Throughput,188.1467544684854,catapult,FF,1270,catapult_fpga_latency
Throughput,188.1467544684854,catapult,DSP,0,catapult_fpga_latency
Throughput,188.1467544684854,catapult,BRAM,0,catapult_fpga_latency
Throughput,97.84735812133073,catapult,CLB,666,catapult_fpga_latency
Throughput,97.84735812133073,catapult,LUT,3066,catapult_fpga_latency
Throughput,97.84735812133073,catapult,FF,1326,catapult_fpga_latency
Throughput,97.84735812133073,catapult,DSP,0,catapult_fpga_latency
Throughput,97.84735812133073,catapult,BRAM,0,catapult_fpga_latency
Throughput,97.80907668231612,catapult,CLB,538,catapult_fpga_latency
Throughput,97.80907668231612,catapult,LUT,3272,catapult_fpga_latency
Throughput,97.80907668231612,catapult,FF,1439,catapult_fpga_latency
Throughput,97.80907668231612,catapult,DSP,0,catapult_fpga_latency
Throughput,97.80907668231612,catapult,BRAM,0,catapult_fpga_latency
Throughput,92.31905465288035,catapult,CLB,581,catapult_fpga_latency
Throughput,92.31905465288035,catapult,LUT,3462,catapult_fpga_latency
Throughput,92.31905465288035,catapult,FF,1580,catapult_fpga_latency
Throughput,92.31905465288035,catapult,DSP,0,catapult_fpga_latency
Throughput,92.31905465288035,catapult,BRAM,0,catapult_fpga_latency
Throughput,191.16803670426305,catapult,CLB,429,catapult_fpga_latency
Throughput,191.16803670426305,catapult,LUT,2669,catapult_fpga_latency
Throughput,191.16803670426305,catapult,FF,1489,catapult_fpga_latency
Throughput,191.16803670426305,catapult,DSP,0,catapult_fpga_latency
Throughput,191.16803670426305,catapult,BRAM,0,catapult_fpga_latency
Throughput,191.16803670426305,catapult,CLB,429,catapult_fpga_latency
Throughput,191.16803670426305,catapult,LUT,2669,catapult_fpga_latency
Throughput,191.16803670426305,catapult,FF,1489,catapult_fpga_latency
Throughput,191.16803670426305,catapult,DSP,0,catapult_fpga_latency
Throughput,191.16803670426305,catapult,BRAM,0,catapult_fpga_latency
Throughput,191.16803670426305,catapult,CLB,429,catapult_fpga_latency
Throughput,191.16803670426305,catapult,LUT,2669,catapult_fpga_latency
Throughput,191.16803670426305,catapult,FF,1489,catapult_fpga_latency
Throughput,191.16803670426305,catapult,DSP,0,catapult_fpga_latency
Throughput,191.16803670426305,catapult,BRAM,0,catapult_fpga_latency
Throughput,191.16803670426305,catapult,CLB,429,catapult_fpga_latency
Throughput,191.16803670426305,catapult,LUT,2669,catapult_fpga_latency
Throughput,191.16803670426305,catapult,FF,1489,catapult_fpga_latency
Throughput,191.16803670426305,catapult,DSP,0,catapult_fpga_latency
Throughput,191.16803670426305,catapult,BRAM,0,catapult_fpga_latency
Throughput,191.16803670426305,catapult,CLB,429,catapult_fpga_latency
Throughput,191.16803670426305,catapult,LUT,2669,catapult_fpga_latency
Throughput,191.16803670426305,catapult,FF,1489,catapult_fpga_latency
Throughput,191.16803670426305,catapult,DSP,0,catapult_fpga_latency
Throughput,191.16803670426305,catapult,BRAM,0,catapult_fpga_latency
Throughput,99.35419771485346,catapult,CLB,477,catapult_fpga_latency
Throughput,99.35419771485346,catapult,LUT,2125,catapult_fpga_latency
Throughput,99.35419771485346,catapult,FF,1377,catapult_fpga_latency
Throughput,99.35419771485346,catapult,DSP,0,catapult_fpga_latency
Throughput,99.35419771485346,catapult,BRAM,0,catapult_fpga_latency
Throughput,91.10787172011662,catapult,CLB,409,catapult_fpga_latency
Throughput,91.10787172011662,catapult,LUT,2311,catapult_fpga_latency
Throughput,91.10787172011662,catapult,FF,1430,catapult_fpga_latency
Throughput,91.10787172011662,catapult,DSP,0,catapult_fpga_latency
Throughput,91.10787172011662,catapult,BRAM,0,catapult_fpga_latency
Throughput,95.4653937947494,catapult,CLB,486,catapult_fpga_latency
Throughput,95.4653937947494,catapult,LUT,2932,catapult_fpga_latency
Throughput,95.4653937947494,catapult,FF,1572,catapult_fpga_latency
Throughput,95.4653937947494,catapult,DSP,0,catapult_fpga_latency
Throughput,95.4653937947494,catapult,BRAM,0,catapult_fpga_latency
Throughput,193.12475859405174,catapult,CLB,316,catapult_fpga_latency
Throughput,193.12475859405174,catapult,LUT,2014,catapult_fpga_latency
Throughput,193.12475859405174,catapult,FF,1261,catapult_fpga_latency
Throughput,193.12475859405174,catapult,DSP,0,catapult_fpga_latency
Throughput,193.12475859405174,catapult,BRAM,0,catapult_fpga_latency
Throughput,193.12475859405174,catapult,CLB,316,catapult_fpga_latency
Throughput,193.12475859405174,catapult,LUT,2014,catapult_fpga_latency
Throughput,193.12475859405174,catapult,FF,1261,catapult_fpga_latency
Throughput,193.12475859405174,catapult,DSP,0,catapult_fpga_latency
Throughput,193.12475859405174,catapult,BRAM,0,catapult_fpga_latency
Throughput,193.12475859405174,catapult,CLB,316,catapult_fpga_latency
Throughput,193.12475859405174,catapult,LUT,2014,catapult_fpga_latency
Throughput,193.12475859405174,catapult,FF,1261,catapult_fpga_latency
Throughput,193.12475859405174,catapult,DSP,0,catapult_fpga_latency
Throughput,193.12475859405174,catapult,BRAM,0,catapult_fpga_latency
Throughput,193.12475859405174,catapult,CLB,316,catapult_fpga_latency
Throughput,193.12475859405174,catapult,LUT,2014,catapult_fpga_latency
Throughput,193.12475859405174,catapult,FF,1261,catapult_fpga_latency
Throughput,193.12475859405174,catapult,DSP,0,catapult_fpga_latency
Throughput,193.12475859405174,catapult,BRAM,0,catapult_fpga_latency
Throughput,193.12475859405174,catapult,CLB,316,catapult_fpga_latency
Throughput,193.12475859405174,catapult,LUT,2014,catapult_fpga_latency
Throughput,193.12475859405174,catapult,FF,1261,catapult_fpga_latency
Throughput,193.12475859405174,catapult,DSP,0,catapult_fpga_latency
Throughput,193.12475859405174,catapult,BRAM,0,catapult_fpga_latency
Throughput,51.99396869963084,catapult,CLB,514,catapult_fpga_latency
Throughput,51.99396869963084,catapult,LUT,2896,catapult_fpga_latency
Throughput,51.99396869963084,catapult,FF,1337,catapult_fpga_latency
Throughput,51.99396869963084,catapult,DSP,0,catapult_fpga_latency
Throughput,51.99396869963084,catapult,BRAM,0,catapult_fpga_latency
Throughput,69.09417536101707,catapult,CLB,597,catapult_fpga_latency
Throughput,69.09417536101707,catapult,LUT,3471,catapult_fpga_latency
Throughput,69.09417536101707,catapult,FF,1824,catapult_fpga_latency
Throughput,69.09417536101707,catapult,DSP,0,catapult_fpga_latency
Throughput,69.09417536101707,catapult,BRAM,0,catapult_fpga_latency
Throughput,60.41565973900435,catapult,CLB,589,catapult_fpga_latency
Throughput,60.41565973900435,catapult,LUT,3442,catapult_fpga_latency
Throughput,60.41565973900435,catapult,FF,1852,catapult_fpga_latency
Throughput,60.41565973900435,catapult,DSP,0,catapult_fpga_latency
Throughput,60.41565973900435,catapult,BRAM,0,catapult_fpga_latency
Throughput,85.94018563080095,catapult,CLB,537,catapult_fpga_latency
Throughput,85.94018563080095,catapult,LUT,3222,catapult_fpga_latency
Throughput,85.94018563080095,catapult,FF,1309,catapult_fpga_latency
Throughput,85.94018563080095,catapult,DSP,0,catapult_fpga_latency
Throughput,85.94018563080095,catapult,BRAM,0,catapult_fpga_latency
Throughput,85.94018563080095,catapult,CLB,537,catapult_fpga_latency
Throughput,85.94018563080095,catapult,LUT,3222,catapult_fpga_latency
Throughput,85.94018563080095,catapult,FF,1309,catapult_fpga_latency
Throughput,85.94018563080095,catapult,DSP,0,catapult_fpga_latency
Throughput,85.94018563080095,catapult,BRAM,0,catapult_fpga_latency
Throughput,85.94018563080095,catapult,CLB,537,catapult_fpga_latency
Throughput,85.94018563080095,catapult,LUT,3222,catapult_fpga_latency
Throughput,85.94018563080095,catapult,FF,1309,catapult_fpga_latency
Throughput,85.94018563080095,catapult,DSP,0,catapult_fpga_latency
Throughput,85.94018563080095,catapult,BRAM,0,catapult_fpga_latency
Throughput,85.94018563080095,catapult,CLB,537,catapult_fpga_latency
Throughput,85.94018563080095,catapult,LUT,3222,catapult_fpga_latency
Throughput,85.94018563080095,catapult,FF,1309,catapult_fpga_latency
Throughput,85.94018563080095,catapult,DSP,0,catapult_fpga_latency
Throughput,85.94018563080095,catapult,BRAM,0,catapult_fpga_latency
Throughput,85.94018563080095,catapult,CLB,537,catapult_fpga_latency
Throughput,85.94018563080095,catapult,LUT,3222,catapult_fpga_latency
Throughput,85.94018563080095,catapult,FF,1309,catapult_fpga_latency
Throughput,85.94018563080095,catapult,DSP,0,catapult_fpga_latency
Throughput,85.94018563080095,catapult,BRAM,0,catapult_fpga_latency
Throughput,50.643168236604886,catapult,CLB,492,catapult_fpga_latency
Throughput,50.643168236604886,catapult,LUT,2283,catapult_fpga_latency
Throughput,50.643168236604886,catapult,FF,1326,catapult_fpga_latency
Throughput,50.643168236604886,catapult,DSP,0,catapult_fpga_latency
Throughput,50.643168236604886,catapult,BRAM,0,catapult_fpga_latency
Throughput,71.68458781362007,catapult,CLB,519,catapult_fpga_latency
Throughput,71.68458781362007,catapult,LUT,3191,catapult_fpga_latency
Throughput,71.68458781362007,catapult,FF,1813,catapult_fpga_latency
Throughput,71.68458781362007,catapult,DSP,0,catapult_fpga_latency
Throughput,71.68458781362007,catapult,BRAM,0,catapult_fpga_latency
Throughput,64.97303618998116,catapult,CLB,514,catapult_fpga_latency
Throughput,64.97303618998116,catapult,LUT,3046,catapult_fpga_latency
Throughput,64.97303618998116,catapult,FF,1833,catapult_fpga_latency
Throughput,64.97303618998116,catapult,DSP,0,catapult_fpga_latency
Throughput,64.97303618998116,catapult,BRAM,0,catapult_fpga_latency
Throughput,86.07333448097779,catapult,CLB,549,catapult_fpga_latency
Throughput,86.07333448097779,catapult,LUT,3074,catapult_fpga_latency
Throughput,86.07333448097779,catapult,FF,1297,catapult_fpga_latency
Throughput,86.07333448097779,catapult,DSP,0,catapult_fpga_latency
Throughput,86.07333448097779,catapult,BRAM,0,catapult_fpga_latency
Throughput,86.07333448097779,catapult,CLB,549,catapult_fpga_latency
Throughput,86.07333448097779,catapult,LUT,3074,catapult_fpga_latency
Throughput,86.07333448097779,catapult,FF,1297,catapult_fpga_latency
Throughput,86.07333448097779,catapult,DSP,0,catapult_fpga_latency
Throughput,86.07333448097779,catapult,BRAM,0,catapult_fpga_latency
Throughput,86.07333448097779,catapult,CLB,549,catapult_fpga_latency
Throughput,86.07333448097779,catapult,LUT,3074,catapult_fpga_latency
Throughput,86.07333448097779,catapult,FF,1297,catapult_fpga_latency
Throughput,86.07333448097779,catapult,DSP,0,catapult_fpga_latency
Throughput,86.07333448097779,catapult,BRAM,0,catapult_fpga_latency
Throughput,86.07333448097779,catapult,CLB,549,catapult_fpga_latency
Throughput,86.07333448097779,catapult,LUT,3074,catapult_fpga_latency
Throughput,86.07333448097779,catapult,FF,1297,catapult_fpga_latency
Throughput,86.07333448097779,catapult,DSP,0,catapult_fpga_latency
Throughput,86.07333448097779,catapult,BRAM,0,catapult_fpga_latency
Throughput,86.07333448097779,catapult,CLB,549,catapult_fpga_latency
Throughput,86.07333448097779,catapult,LUT,3074,catapult_fpga_latency
Throughput,86.07333448097779,catapult,FF,1297,catapult_fpga_latency
Throughput,86.07333448097779,catapult,DSP,0,catapult_fpga_latency
Throughput,86.07333448097779,catapult,BRAM,0,catapult_fpga_latency
Throughput,48.095421315890725,catapult,CLB,604,catapult_fpga_latency
Throughput,48.095421315890725,catapult,LUT,3071,catapult_fpga_latency
Throughput,48.095421315890725,catapult,FF,1342,catapult_fpga_latency
Throughput,48.095421315890725,catapult,DSP,0,catapult_fpga_latency
Throughput,48.095421315890725,catapult,BRAM,0,catapult_fpga_latency
Throughput,69.40106877645916,catapult,CLB,533,catapult_fpga_latency
Throughput,69.40106877645916,catapult,LUT,3264,catapult_fpga_latency
Throughput,69.40106877645916,catapult,FF,1757,catapult_fpga_latency
Throughput,69.40106877645916,catapult,DSP,0,catapult_fpga_latency
Throughput,69.40106877645916,catapult,BRAM,0,catapult_fpga_latency
Throughput,62.72738677706686,catapult,CLB,562,catapult_fpga_latency
Throughput,62.72738677706686,catapult,LUT,3355,catapult_fpga_latency
Throughput,62.72738677706686,catapult,FF,1774,catapult_fpga_latency
Throughput,62.72738677706686,catapult,DSP,0,catapult_fpga_latency
Throughput,62.72738677706686,catapult,BRAM,0,catapult_fpga_latency
Throughput,89.99280057595392,catapult,CLB,611,catapult_fpga_latency
Throughput,89.99280057595392,catapult,LUT,3722,catapult_fpga_latency
Throughput,89.99280057595392,catapult,FF,1513,catapult_fpga_latency
Throughput,89.99280057595392,catapult,DSP,0,catapult_fpga_latency
Throughput,89.99280057595392,catapult,BRAM,0,catapult_fpga_latency
Throughput,89.99280057595392,catapult,CLB,611,catapult_fpga_latency
Throughput,89.99280057595392,catapult,LUT,3722,catapult_fpga_latency
Throughput,89.99280057595392,catapult,FF,1513,catapult_fpga_latency
Throughput,89.99280057595392,catapult,DSP,0,catapult_fpga_latency
Throughput,89.99280057595392,catapult,BRAM,0,catapult_fpga_latency
Throughput,89.99280057595392,catapult,CLB,611,catapult_fpga_latency
Throughput,89.99280057595392,catapult,LUT,3722,catapult_fpga_latency
Throughput,89.99280057595392,catapult,FF,1513,catapult_fpga_latency
Throughput,89.99280057595392,catapult,DSP,0,catapult_fpga_latency
Throughput,89.99280057595392,catapult,BRAM,0,catapult_fpga_latency
Throughput,89.99280057595392,catapult,CLB,611,catapult_fpga_latency
Throughput,89.99280057595392,catapult,LUT,3722,catapult_fpga_latency
Throughput,89.99280057595392,catapult,FF,1513,catapult_fpga_latency
Throughput,89.99280057595392,catapult,DSP,0,catapult_fpga_latency
Throughput,89.99280057595392,catapult,BRAM,0,catapult_fpga_latency
Throughput,89.99280057595392,catapult,CLB,611,catapult_fpga_latency
Throughput,89.99280057595392,catapult,LUT,3722,catapult_fpga_latency
Throughput,89.99280057595392,catapult,FF,1513,catapult_fpga_latency
Throughput,89.99280057595392,catapult,DSP,0,catapult_fpga_latency
Throughput,89.99280057595392,catapult,BRAM,0,catapult_fpga_latency
Throughput,53.041956187344184,catapult,CLB,524,catapult_fpga_latency
Throughput,53.041956187344184,catapult,LUT,2447,catapult_fpga_latency
Throughput,53.041956187344184,catapult,FF,1322,catapult_fpga_latency
Throughput,53.041956187344184,catapult,DSP,0,catapult_fpga_latency
Throughput,53.041956187344184,catapult,BRAM,0,catapult_fpga_latency
Throughput,66.21201085876979,catapult,CLB,512,catapult_fpga_latency
Throughput,66.21201085876979,catapult,LUT,2982,catapult_fpga_latency
Throughput,66.21201085876979,catapult,FF,1434,catapult_fpga_latency
Throughput,66.21201085876979,catapult,DSP,0,catapult_fpga_latency
Throughput,66.21201085876979,catapult,BRAM,0,catapult_fpga_latency
Throughput,62.63701847792045,catapult,CLB,506,catapult_fpga_latency
Throughput,62.63701847792045,catapult,LUT,2919,catapult_fpga_latency
Throughput,62.63701847792045,catapult,FF,1834,catapult_fpga_latency
Throughput,62.63701847792045,catapult,DSP,0,catapult_fpga_latency
Throughput,62.63701847792045,catapult,BRAM,0,catapult_fpga_latency
Throughput,83.61204013377926,catapult,CLB,491,catapult_fpga_latency
Throughput,83.61204013377926,catapult,LUT,2948,catapult_fpga_latency
Throughput,83.61204013377926,catapult,FF,1288,catapult_fpga_latency
Throughput,83.61204013377926,catapult,DSP,0,catapult_fpga_latency
Throughput,83.61204013377926,catapult,BRAM,0,catapult_fpga_latency
Throughput,83.61204013377926,catapult,CLB,491,catapult_fpga_latency
Throughput,83.61204013377926,catapult,LUT,2948,catapult_fpga_latency
Throughput,83.61204013377926,catapult,FF,1288,catapult_fpga_latency
Throughput,83.61204013377926,catapult,DSP,0,catapult_fpga_latency
Throughput,83.61204013377926,catapult,BRAM,0,catapult_fpga_latency
Throughput,83.61204013377926,catapult,CLB,491,catapult_fpga_latency
Throughput,83.61204013377926,catapult,LUT,2948,catapult_fpga_latency
Throughput,83.61204013377926,catapult,FF,1288,catapult_fpga_latency
Throughput,83.61204013377926,catapult,DSP,0,catapult_fpga_latency
Throughput,83.61204013377926,catapult,BRAM,0,catapult_fpga_latency
Throughput,90.8265213442325,catapult,CLB,476,catapult_fpga_latency
Throughput,90.8265213442325,catapult,LUT,2948,catapult_fpga_latency
Throughput,90.8265213442325,catapult,FF,1288,catapult_fpga_latency
Throughput,90.8265213442325,catapult,DSP,0,catapult_fpga_latency
Throughput,90.8265213442325,catapult,BRAM,0,catapult_fpga_latency
Throughput,83.61204013377926,catapult,CLB,491,catapult_fpga_latency
Throughput,83.61204013377926,catapult,LUT,2948,catapult_fpga_latency
Throughput,83.61204013377926,catapult,FF,1288,catapult_fpga_latency
Throughput,83.61204013377926,catapult,DSP,0,catapult_fpga_latency
Throughput,83.61204013377926,catapult,BRAM,0,catapult_fpga_latency
Throughput,33.884521550555704,catapult,CLB,685,catapult_fpga_latency
Throughput,33.884521550555704,catapult,LUT,3518,catapult_fpga_latency
Throughput,33.884521550555704,catapult,FF,1416,catapult_fpga_latency
Throughput,33.884521550555704,catapult,DSP,0,catapult_fpga_latency
Throughput,33.884521550555704,catapult,BRAM,0,catapult_fpga_latency
Throughput,35.255958256945426,catapult,CLB,665,catapult_fpga_latency
Throughput,35.255958256945426,catapult,LUT,3938,catapult_fpga_latency
Throughput,35.255958256945426,catapult,FF,1453,catapult_fpga_latency
Throughput,35.255958256945426,catapult,DSP,0,catapult_fpga_latency
Throughput,35.255958256945426,catapult,BRAM,0,catapult_fpga_latency
Throughput,35.06557262080089,catapult,CLB,653,catapult_fpga_latency
Throughput,35.06557262080089,catapult,LUT,4014,catapult_fpga_latency
Throughput,35.06557262080089,catapult,FF,1609,catapult_fpga_latency
Throughput,35.06557262080089,catapult,DSP,0,catapult_fpga_latency
Throughput,35.06557262080089,catapult,BRAM,0,catapult_fpga_latency
Throughput,49.01960784313725,catapult,CLB,936,catapult_fpga_latency
Throughput,49.01960784313725,catapult,LUT,5081,catapult_fpga_latency
Throughput,49.01960784313725,catapult,FF,1456,catapult_fpga_latency
Throughput,49.01960784313725,catapult,DSP,0,catapult_fpga_latency
Throughput,49.01960784313725,catapult,BRAM,0,catapult_fpga_latency
Throughput,49.01960784313725,catapult,CLB,936,catapult_fpga_latency
Throughput,49.01960784313725,catapult,LUT,5081,catapult_fpga_latency
Throughput,49.01960784313725,catapult,FF,1456,catapult_fpga_latency
Throughput,49.01960784313725,catapult,DSP,0,catapult_fpga_latency
Throughput,49.01960784313725,catapult,BRAM,0,catapult_fpga_latency
Throughput,49.01960784313725,catapult,CLB,936,catapult_fpga_latency
Throughput,49.01960784313725,catapult,LUT,5081,catapult_fpga_latency
Throughput,49.01960784313725,catapult,FF,1456,catapult_fpga_latency
Throughput,49.01960784313725,catapult,DSP,0,catapult_fpga_latency
Throughput,49.01960784313725,catapult,BRAM,0,catapult_fpga_latency
Throughput,49.01960784313725,catapult,CLB,936,catapult_fpga_latency
Throughput,49.01960784313725,catapult,LUT,5081,catapult_fpga_latency
Throughput,49.01960784313725,catapult,FF,1456,catapult_fpga_latency
Throughput,49.01960784313725,catapult,DSP,0,catapult_fpga_latency
Throughput,49.01960784313725,catapult,BRAM,0,catapult_fpga_latency
Throughput,49.01960784313725,catapult,CLB,936,catapult_fpga_latency
Throughput,49.01960784313725,catapult,LUT,5081,catapult_fpga_latency
Throughput,49.01960784313725,catapult,FF,1456,catapult_fpga_latency
Throughput,49.01960784313725,catapult,DSP,0,catapult_fpga_latency
Throughput,49.01960784313725,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.91314221768752,catapult,CLB,614,catapult_fpga_latency
Throughput,32.91314221768752,catapult,LUT,2796,catapult_fpga_latency
Throughput,32.91314221768752,catapult,FF,1401,catapult_fpga_latency
Throughput,32.91314221768752,catapult,DSP,0,catapult_fpga_latency
Throughput,32.91314221768752,catapult,BRAM,0,catapult_fpga_latency
Throughput,33.85354954466976,catapult,CLB,592,catapult_fpga_latency
Throughput,33.85354954466976,catapult,LUT,3691,catapult_fpga_latency
Throughput,33.85354954466976,catapult,FF,1440,catapult_fpga_latency
Throughput,33.85354954466976,catapult,DSP,0,catapult_fpga_latency
Throughput,33.85354954466976,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.99897603276695,catapult,CLB,595,catapult_fpga_latency
Throughput,31.99897603276695,catapult,LUT,3678,catapult_fpga_latency
Throughput,31.99897603276695,catapult,FF,1590,catapult_fpga_latency
Throughput,31.99897603276695,catapult,DSP,0,catapult_fpga_latency
Throughput,31.99897603276695,catapult,BRAM,0,catapult_fpga_latency
Throughput,48.151001540832056,catapult,CLB,760,catapult_fpga_latency
Throughput,48.151001540832056,catapult,LUT,4879,catapult_fpga_latency
Throughput,48.151001540832056,catapult,FF,1441,catapult_fpga_latency
Throughput,48.151001540832056,catapult,DSP,0,catapult_fpga_latency
Throughput,48.151001540832056,catapult,BRAM,0,catapult_fpga_latency
Throughput,48.151001540832056,catapult,CLB,760,catapult_fpga_latency
Throughput,48.151001540832056,catapult,LUT,4879,catapult_fpga_latency
Throughput,48.151001540832056,catapult,FF,1441,catapult_fpga_latency
Throughput,48.151001540832056,catapult,DSP,0,catapult_fpga_latency
Throughput,48.151001540832056,catapult,BRAM,0,catapult_fpga_latency
Throughput,48.151001540832056,catapult,CLB,760,catapult_fpga_latency
Throughput,48.151001540832056,catapult,LUT,4879,catapult_fpga_latency
Throughput,48.151001540832056,catapult,FF,1441,catapult_fpga_latency
Throughput,48.151001540832056,catapult,DSP,0,catapult_fpga_latency
Throughput,48.151001540832056,catapult,BRAM,0,catapult_fpga_latency
Throughput,48.151001540832056,catapult,CLB,760,catapult_fpga_latency
Throughput,48.151001540832056,catapult,LUT,4879,catapult_fpga_latency
Throughput,48.151001540832056,catapult,FF,1441,catapult_fpga_latency
Throughput,48.151001540832056,catapult,DSP,0,catapult_fpga_latency
Throughput,48.151001540832056,catapult,BRAM,0,catapult_fpga_latency
Throughput,48.151001540832056,catapult,CLB,760,catapult_fpga_latency
Throughput,48.151001540832056,catapult,LUT,4879,catapult_fpga_latency
Throughput,48.151001540832056,catapult,FF,1441,catapult_fpga_latency
Throughput,48.151001540832056,catapult,DSP,0,catapult_fpga_latency
Throughput,48.151001540832056,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.69149040504757,catapult,CLB,709,catapult_fpga_latency
Throughput,32.69149040504757,catapult,LUT,3670,catapult_fpga_latency
Throughput,32.69149040504757,catapult,FF,1439,catapult_fpga_latency
Throughput,32.69149040504757,catapult,DSP,0,catapult_fpga_latency
Throughput,32.69149040504757,catapult,BRAM,0,catapult_fpga_latency
Throughput,33.591991669186065,catapult,CLB,627,catapult_fpga_latency
Throughput,33.591991669186065,catapult,LUT,3838,catapult_fpga_latency
Throughput,33.591991669186065,catapult,FF,1545,catapult_fpga_latency
Throughput,33.591991669186065,catapult,DSP,0,catapult_fpga_latency
Throughput,33.591991669186065,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.99023489047242,catapult,CLB,640,catapult_fpga_latency
Throughput,32.99023489047242,catapult,LUT,3903,catapult_fpga_latency
Throughput,32.99023489047242,catapult,FF,1687,catapult_fpga_latency
Throughput,32.99023489047242,catapult,DSP,0,catapult_fpga_latency
Throughput,32.99023489047242,catapult,BRAM,0,catapult_fpga_latency
Throughput,47.81257470714798,catapult,CLB,910,catapult_fpga_latency
Throughput,47.81257470714798,catapult,LUT,5419,catapult_fpga_latency
Throughput,47.81257470714798,catapult,FF,1567,catapult_fpga_latency
Throughput,47.81257470714798,catapult,DSP,0,catapult_fpga_latency
Throughput,47.81257470714798,catapult,BRAM,0,catapult_fpga_latency
Throughput,47.81257470714798,catapult,CLB,910,catapult_fpga_latency
Throughput,47.81257470714798,catapult,LUT,5419,catapult_fpga_latency
Throughput,47.81257470714798,catapult,FF,1567,catapult_fpga_latency
Throughput,47.81257470714798,catapult,DSP,0,catapult_fpga_latency
Throughput,47.81257470714798,catapult,BRAM,0,catapult_fpga_latency
Throughput,47.81257470714798,catapult,CLB,910,catapult_fpga_latency
Throughput,47.81257470714798,catapult,LUT,5419,catapult_fpga_latency
Throughput,47.81257470714798,catapult,FF,1567,catapult_fpga_latency
Throughput,47.81257470714798,catapult,DSP,0,catapult_fpga_latency
Throughput,47.81257470714798,catapult,BRAM,0,catapult_fpga_latency
Throughput,47.81257470714798,catapult,CLB,910,catapult_fpga_latency
Throughput,47.81257470714798,catapult,LUT,5419,catapult_fpga_latency
Throughput,47.81257470714798,catapult,FF,1567,catapult_fpga_latency
Throughput,47.81257470714798,catapult,DSP,0,catapult_fpga_latency
Throughput,47.81257470714798,catapult,BRAM,0,catapult_fpga_latency
Throughput,47.81257470714798,catapult,CLB,910,catapult_fpga_latency
Throughput,47.81257470714798,catapult,LUT,5419,catapult_fpga_latency
Throughput,47.81257470714798,catapult,FF,1567,catapult_fpga_latency
Throughput,47.81257470714798,catapult,DSP,0,catapult_fpga_latency
Throughput,47.81257470714798,catapult,BRAM,0,catapult_fpga_latency
Throughput,33.608926530886606,catapult,CLB,670,catapult_fpga_latency
Throughput,33.608926530886606,catapult,LUT,2817,catapult_fpga_latency
Throughput,33.608926530886606,catapult,FF,1401,catapult_fpga_latency
Throughput,33.608926530886606,catapult,DSP,0,catapult_fpga_latency
Throughput,33.608926530886606,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.317486992211485,catapult,CLB,501,catapult_fpga_latency
Throughput,32.317486992211485,catapult,LUT,2962,catapult_fpga_latency
Throughput,32.317486992211485,catapult,FF,1440,catapult_fpga_latency
Throughput,32.317486992211485,catapult,DSP,0,catapult_fpga_latency
Throughput,32.317486992211485,catapult,BRAM,0,catapult_fpga_latency
Throughput,34.00319630045224,catapult,CLB,625,catapult_fpga_latency
Throughput,34.00319630045224,catapult,LUT,3595,catapult_fpga_latency
Throughput,34.00319630045224,catapult,FF,1591,catapult_fpga_latency
Throughput,34.00319630045224,catapult,DSP,0,catapult_fpga_latency
Throughput,34.00319630045224,catapult,BRAM,0,catapult_fpga_latency
Throughput,51.29257283545343,catapult,CLB,860,catapult_fpga_latency
Throughput,51.29257283545343,catapult,LUT,4622,catapult_fpga_latency
Throughput,51.29257283545343,catapult,FF,1431,catapult_fpga_latency
Throughput,51.29257283545343,catapult,DSP,0,catapult_fpga_latency
Throughput,51.29257283545343,catapult,BRAM,0,catapult_fpga_latency
Throughput,51.29257283545343,catapult,CLB,860,catapult_fpga_latency
Throughput,51.29257283545343,catapult,LUT,4622,catapult_fpga_latency
Throughput,51.29257283545343,catapult,FF,1431,catapult_fpga_latency
Throughput,51.29257283545343,catapult,DSP,0,catapult_fpga_latency
Throughput,51.29257283545343,catapult,BRAM,0,catapult_fpga_latency
Throughput,51.29257283545343,catapult,CLB,860,catapult_fpga_latency
Throughput,51.29257283545343,catapult,LUT,4622,catapult_fpga_latency
Throughput,51.29257283545343,catapult,FF,1431,catapult_fpga_latency
Throughput,51.29257283545343,catapult,DSP,0,catapult_fpga_latency
Throughput,51.29257283545343,catapult,BRAM,0,catapult_fpga_latency
Throughput,51.29257283545343,catapult,CLB,860,catapult_fpga_latency
Throughput,51.29257283545343,catapult,LUT,4622,catapult_fpga_latency
Throughput,51.29257283545343,catapult,FF,1431,catapult_fpga_latency
Throughput,51.29257283545343,catapult,DSP,0,catapult_fpga_latency
Throughput,51.29257283545343,catapult,BRAM,0,catapult_fpga_latency
Throughput,51.29257283545343,catapult,CLB,860,catapult_fpga_latency
Throughput,51.29257283545343,catapult,LUT,4622,catapult_fpga_latency
Throughput,51.29257283545343,catapult,FF,1431,catapult_fpga_latency
Throughput,51.29257283545343,catapult,DSP,0,catapult_fpga_latency
Throughput,51.29257283545343,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.584069197588022,catapult,CLB,736,catapult_fpga_latency
Throughput,22.584069197588022,catapult,LUT,3717,catapult_fpga_latency
Throughput,22.584069197588022,catapult,FF,1587,catapult_fpga_latency
Throughput,22.584069197588022,catapult,DSP,0,catapult_fpga_latency
Throughput,22.584069197588022,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.19716783833497,catapult,CLB,736,catapult_fpga_latency
Throughput,25.19716783833497,catapult,LUT,4318,catapult_fpga_latency
Throughput,25.19716783833497,catapult,FF,1997,catapult_fpga_latency
Throughput,25.19716783833497,catapult,DSP,0,catapult_fpga_latency
Throughput,25.19716783833497,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.615786040443574,catapult,CLB,693,catapult_fpga_latency
Throughput,32.615786040443574,catapult,LUT,4169,catapult_fpga_latency
Throughput,32.615786040443574,catapult,FF,1906,catapult_fpga_latency
Throughput,32.615786040443574,catapult,DSP,0,catapult_fpga_latency
Throughput,32.615786040443574,catapult,BRAM,0,catapult_fpga_latency
Throughput,30.949212342545884,catapult,CLB,905,catapult_fpga_latency
Throughput,30.949212342545884,catapult,LUT,5814,catapult_fpga_latency
Throughput,30.949212342545884,catapult,FF,1525,catapult_fpga_latency
Throughput,30.949212342545884,catapult,DSP,0,catapult_fpga_latency
Throughput,30.949212342545884,catapult,BRAM,0,catapult_fpga_latency
Throughput,30.949212342545884,catapult,CLB,905,catapult_fpga_latency
Throughput,30.949212342545884,catapult,LUT,5814,catapult_fpga_latency
Throughput,30.949212342545884,catapult,FF,1525,catapult_fpga_latency
Throughput,30.949212342545884,catapult,DSP,0,catapult_fpga_latency
Throughput,30.949212342545884,catapult,BRAM,0,catapult_fpga_latency
Throughput,30.949212342545884,catapult,CLB,905,catapult_fpga_latency
Throughput,30.949212342545884,catapult,LUT,5814,catapult_fpga_latency
Throughput,30.949212342545884,catapult,FF,1525,catapult_fpga_latency
Throughput,30.949212342545884,catapult,DSP,0,catapult_fpga_latency
Throughput,30.949212342545884,catapult,BRAM,0,catapult_fpga_latency
Throughput,30.949212342545884,catapult,CLB,905,catapult_fpga_latency
Throughput,30.949212342545884,catapult,LUT,5814,catapult_fpga_latency
Throughput,30.949212342545884,catapult,FF,1525,catapult_fpga_latency
Throughput,30.949212342545884,catapult,DSP,0,catapult_fpga_latency
Throughput,30.949212342545884,catapult,BRAM,0,catapult_fpga_latency
Throughput,30.949212342545884,catapult,CLB,905,catapult_fpga_latency
Throughput,30.949212342545884,catapult,LUT,5814,catapult_fpga_latency
Throughput,30.949212342545884,catapult,FF,1525,catapult_fpga_latency
Throughput,30.949212342545884,catapult,DSP,0,catapult_fpga_latency
Throughput,30.949212342545884,catapult,BRAM,0,catapult_fpga_latency
Throughput,24.184966624746057,catapult,CLB,653,catapult_fpga_latency
Throughput,24.184966624746057,catapult,LUT,3243,catapult_fpga_latency
Throughput,24.184966624746057,catapult,FF,1576,catapult_fpga_latency
Throughput,24.184966624746057,catapult,DSP,0,catapult_fpga_latency
Throughput,24.184966624746057,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.801124929046907,catapult,CLB,668,catapult_fpga_latency
Throughput,25.801124929046907,catapult,LUT,4007,catapult_fpga_latency
Throughput,25.801124929046907,catapult,FF,1993,catapult_fpga_latency
Throughput,25.801124929046907,catapult,DSP,0,catapult_fpga_latency
Throughput,25.801124929046907,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.539372640895486,catapult,CLB,652,catapult_fpga_latency
Throughput,32.539372640895486,catapult,LUT,3849,catapult_fpga_latency
Throughput,32.539372640895486,catapult,FF,1882,catapult_fpga_latency
Throughput,32.539372640895486,catapult,DSP,0,catapult_fpga_latency
Throughput,32.539372640895486,catapult,BRAM,0,catapult_fpga_latency
Throughput,30.59133041695983,catapult,CLB,883,catapult_fpga_latency
Throughput,30.59133041695983,catapult,LUT,5906,catapult_fpga_latency
Throughput,30.59133041695983,catapult,FF,1504,catapult_fpga_latency
Throughput,30.59133041695983,catapult,DSP,0,catapult_fpga_latency
Throughput,30.59133041695983,catapult,BRAM,0,catapult_fpga_latency
Throughput,30.59133041695983,catapult,CLB,883,catapult_fpga_latency
Throughput,30.59133041695983,catapult,LUT,5906,catapult_fpga_latency
Throughput,30.59133041695983,catapult,FF,1504,catapult_fpga_latency
Throughput,30.59133041695983,catapult,DSP,0,catapult_fpga_latency
Throughput,30.59133041695983,catapult,BRAM,0,catapult_fpga_latency
Throughput,30.59133041695983,catapult,CLB,883,catapult_fpga_latency
Throughput,30.59133041695983,catapult,LUT,5906,catapult_fpga_latency
Throughput,30.59133041695983,catapult,FF,1504,catapult_fpga_latency
Throughput,30.59133041695983,catapult,DSP,0,catapult_fpga_latency
Throughput,30.59133041695983,catapult,BRAM,0,catapult_fpga_latency
Throughput,30.59133041695983,catapult,CLB,883,catapult_fpga_latency
Throughput,30.59133041695983,catapult,LUT,5906,catapult_fpga_latency
Throughput,30.59133041695983,catapult,FF,1504,catapult_fpga_latency
Throughput,30.59133041695983,catapult,DSP,0,catapult_fpga_latency
Throughput,30.59133041695983,catapult,BRAM,0,catapult_fpga_latency
Throughput,30.59133041695983,catapult,CLB,883,catapult_fpga_latency
Throughput,30.59133041695983,catapult,LUT,5906,catapult_fpga_latency
Throughput,30.59133041695983,catapult,FF,1504,catapult_fpga_latency
Throughput,30.59133041695983,catapult,DSP,0,catapult_fpga_latency
Throughput,30.59133041695983,catapult,BRAM,0,catapult_fpga_latency
Throughput,24.103355187042037,catapult,CLB,724,catapult_fpga_latency
Throughput,24.103355187042037,catapult,LUT,3844,catapult_fpga_latency
Throughput,24.103355187042037,catapult,FF,1520,catapult_fpga_latency
Throughput,24.103355187042037,catapult,DSP,0,catapult_fpga_latency
Throughput,24.103355187042037,catapult,BRAM,0,catapult_fpga_latency
Throughput,24.982512241430996,catapult,CLB,675,catapult_fpga_latency
Throughput,24.982512241430996,catapult,LUT,4052,catapult_fpga_latency
Throughput,24.982512241430996,catapult,FF,2002,catapult_fpga_latency
Throughput,24.982512241430996,catapult,DSP,0,catapult_fpga_latency
Throughput,24.982512241430996,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.869462680859197,catapult,CLB,658,catapult_fpga_latency
Throughput,31.869462680859197,catapult,LUT,3951,catapult_fpga_latency
Throughput,31.869462680859197,catapult,FF,1986,catapult_fpga_latency
Throughput,31.869462680859197,catapult,DSP,0,catapult_fpga_latency
Throughput,31.869462680859197,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.49707526322631,catapult,CLB,890,catapult_fpga_latency
Throughput,32.49707526322631,catapult,LUT,5934,catapult_fpga_latency
Throughput,32.49707526322631,catapult,FF,1558,catapult_fpga_latency
Throughput,32.49707526322631,catapult,DSP,0,catapult_fpga_latency
Throughput,32.49707526322631,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.49707526322631,catapult,CLB,890,catapult_fpga_latency
Throughput,32.49707526322631,catapult,LUT,5934,catapult_fpga_latency
Throughput,32.49707526322631,catapult,FF,1558,catapult_fpga_latency
Throughput,32.49707526322631,catapult,DSP,0,catapult_fpga_latency
Throughput,32.49707526322631,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.49707526322631,catapult,CLB,890,catapult_fpga_latency
Throughput,32.49707526322631,catapult,LUT,5934,catapult_fpga_latency
Throughput,32.49707526322631,catapult,FF,1558,catapult_fpga_latency
Throughput,32.49707526322631,catapult,DSP,0,catapult_fpga_latency
Throughput,32.49707526322631,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.49707526322631,catapult,CLB,890,catapult_fpga_latency
Throughput,32.49707526322631,catapult,LUT,5934,catapult_fpga_latency
Throughput,32.49707526322631,catapult,FF,1558,catapult_fpga_latency
Throughput,32.49707526322631,catapult,DSP,0,catapult_fpga_latency
Throughput,32.49707526322631,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.49707526322631,catapult,CLB,890,catapult_fpga_latency
Throughput,32.49707526322631,catapult,LUT,5934,catapult_fpga_latency
Throughput,32.49707526322631,catapult,FF,1558,catapult_fpga_latency
Throughput,32.49707526322631,catapult,DSP,0,catapult_fpga_latency
Throughput,32.49707526322631,catapult,BRAM,0,catapult_fpga_latency
Throughput,24.62932860450224,catapult,CLB,623,catapult_fpga_latency
Throughput,24.62932860450224,catapult,LUT,3216,catapult_fpga_latency
Throughput,24.62932860450224,catapult,FF,1572,catapult_fpga_latency
Throughput,24.62932860450224,catapult,DSP,0,catapult_fpga_latency
Throughput,24.62932860450224,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.009378516943855,catapult,CLB,647,catapult_fpga_latency
Throughput,25.009378516943855,catapult,LUT,3650,catapult_fpga_latency
Throughput,25.009378516943855,catapult,FF,1609,catapult_fpga_latency
Throughput,25.009378516943855,catapult,DSP,0,catapult_fpga_latency
Throughput,25.009378516943855,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.48546275541695,catapult,CLB,612,catapult_fpga_latency
Throughput,32.48546275541695,catapult,LUT,3583,catapult_fpga_latency
Throughput,32.48546275541695,catapult,FF,1883,catapult_fpga_latency
Throughput,32.48546275541695,catapult,DSP,0,catapult_fpga_latency
Throughput,32.48546275541695,catapult,BRAM,0,catapult_fpga_latency
Throughput,33.239155725444576,catapult,CLB,773,catapult_fpga_latency
Throughput,33.239155725444576,catapult,LUT,5140,catapult_fpga_latency
Throughput,33.239155725444576,catapult,FF,1501,catapult_fpga_latency
Throughput,33.239155725444576,catapult,DSP,0,catapult_fpga_latency
Throughput,33.239155725444576,catapult,BRAM,0,catapult_fpga_latency
Throughput,33.239155725444576,catapult,CLB,773,catapult_fpga_latency
Throughput,33.239155725444576,catapult,LUT,5140,catapult_fpga_latency
Throughput,33.239155725444576,catapult,FF,1501,catapult_fpga_latency
Throughput,33.239155725444576,catapult,DSP,0,catapult_fpga_latency
Throughput,33.239155725444576,catapult,BRAM,0,catapult_fpga_latency
Throughput,33.239155725444576,catapult,CLB,773,catapult_fpga_latency
Throughput,33.239155725444576,catapult,LUT,5140,catapult_fpga_latency
Throughput,33.239155725444576,catapult,FF,1501,catapult_fpga_latency
Throughput,33.239155725444576,catapult,DSP,0,catapult_fpga_latency
Throughput,33.239155725444576,catapult,BRAM,0,catapult_fpga_latency
Throughput,33.239155725444576,catapult,CLB,773,catapult_fpga_latency
Throughput,33.239155725444576,catapult,LUT,5140,catapult_fpga_latency
Throughput,33.239155725444576,catapult,FF,1501,catapult_fpga_latency
Throughput,33.239155725444576,catapult,DSP,0,catapult_fpga_latency
Throughput,33.239155725444576,catapult,BRAM,0,catapult_fpga_latency
Throughput,33.239155725444576,catapult,CLB,773,catapult_fpga_latency
Throughput,33.239155725444576,catapult,LUT,5140,catapult_fpga_latency
Throughput,33.239155725444576,catapult,FF,1501,catapult_fpga_latency
Throughput,33.239155725444576,catapult,DSP,0,catapult_fpga_latency
Throughput,33.239155725444576,catapult,BRAM,0,catapult_fpga_latency
Throughput,65.1508241579256,catapult,CLB,523,catapult_fpga_latency
Throughput,65.1508241579256,catapult,LUT,2856,catapult_fpga_latency
Throughput,65.1508241579256,catapult,FF,1319,catapult_fpga_latency
Throughput,65.1508241579256,catapult,DSP,0,catapult_fpga_latency
Throughput,65.1508241579256,catapult,BRAM,0,catapult_fpga_latency
Throughput,68.69547296833139,catapult,CLB,567,catapult_fpga_latency
Throughput,68.69547296833139,catapult,LUT,3489,catapult_fpga_latency
Throughput,68.69547296833139,catapult,FF,1359,catapult_fpga_latency
Throughput,68.69547296833139,catapult,DSP,0,catapult_fpga_latency
Throughput,68.69547296833139,catapult,BRAM,0,catapult_fpga_latency
Throughput,66.33939233116624,catapult,CLB,576,catapult_fpga_latency
Throughput,66.33939233116624,catapult,LUT,3612,catapult_fpga_latency
Throughput,66.33939233116624,catapult,FF,1519,catapult_fpga_latency
Throughput,66.33939233116624,catapult,DSP,0,catapult_fpga_latency
Throughput,66.33939233116624,catapult,BRAM,0,catapult_fpga_latency
Throughput,101.20433154539015,catapult,CLB,399,catapult_fpga_latency
Throughput,101.20433154539015,catapult,LUT,2381,catapult_fpga_latency
Throughput,101.20433154539015,catapult,FF,1287,catapult_fpga_latency
Throughput,101.20433154539015,catapult,DSP,0,catapult_fpga_latency
Throughput,101.20433154539015,catapult,BRAM,0,catapult_fpga_latency
Throughput,101.20433154539015,catapult,CLB,399,catapult_fpga_latency
Throughput,101.20433154539015,catapult,LUT,2381,catapult_fpga_latency
Throughput,101.20433154539015,catapult,FF,1287,catapult_fpga_latency
Throughput,101.20433154539015,catapult,DSP,0,catapult_fpga_latency
Throughput,101.20433154539015,catapult,BRAM,0,catapult_fpga_latency
Throughput,101.20433154539015,catapult,CLB,399,catapult_fpga_latency
Throughput,101.20433154539015,catapult,LUT,2381,catapult_fpga_latency
Throughput,101.20433154539015,catapult,FF,1287,catapult_fpga_latency
Throughput,101.20433154539015,catapult,DSP,0,catapult_fpga_latency
Throughput,101.20433154539015,catapult,BRAM,0,catapult_fpga_latency
Throughput,101.20433154539015,catapult,CLB,399,catapult_fpga_latency
Throughput,101.20433154539015,catapult,LUT,2381,catapult_fpga_latency
Throughput,101.20433154539015,catapult,FF,1287,catapult_fpga_latency
Throughput,101.20433154539015,catapult,DSP,0,catapult_fpga_latency
Throughput,101.20433154539015,catapult,BRAM,0,catapult_fpga_latency
Throughput,101.20433154539015,catapult,CLB,399,catapult_fpga_latency
Throughput,101.20433154539015,catapult,LUT,2381,catapult_fpga_latency
Throughput,101.20433154539015,catapult,FF,1287,catapult_fpga_latency
Throughput,101.20433154539015,catapult,DSP,0,catapult_fpga_latency
Throughput,101.20433154539015,catapult,BRAM,0,catapult_fpga_latency
Throughput,66.5601703940362,catapult,CLB,461,catapult_fpga_latency
Throughput,66.5601703940362,catapult,LUT,2236,catapult_fpga_latency
Throughput,66.5601703940362,catapult,FF,1305,catapult_fpga_latency
Throughput,66.5601703940362,catapult,DSP,0,catapult_fpga_latency
Throughput,66.5601703940362,catapult,BRAM,0,catapult_fpga_latency
Throughput,70.09182028457279,catapult,CLB,452,catapult_fpga_latency
Throughput,70.09182028457279,catapult,LUT,2836,catapult_fpga_latency
Throughput,70.09182028457279,catapult,FF,1354,catapult_fpga_latency
Throughput,70.09182028457279,catapult,DSP,0,catapult_fpga_latency
Throughput,70.09182028457279,catapult,BRAM,0,catapult_fpga_latency
Throughput,57.54071005236205,catapult,CLB,531,catapult_fpga_latency
Throughput,57.54071005236205,catapult,LUT,3269,catapult_fpga_latency
Throughput,57.54071005236205,catapult,FF,1503,catapult_fpga_latency
Throughput,57.54071005236205,catapult,DSP,0,catapult_fpga_latency
Throughput,57.54071005236205,catapult,BRAM,0,catapult_fpga_latency
Throughput,102.50102501025009,catapult,CLB,347,catapult_fpga_latency
Throughput,102.50102501025009,catapult,LUT,2181,catapult_fpga_latency
Throughput,102.50102501025009,catapult,FF,1271,catapult_fpga_latency
Throughput,102.50102501025009,catapult,DSP,0,catapult_fpga_latency
Throughput,102.50102501025009,catapult,BRAM,0,catapult_fpga_latency
Throughput,102.50102501025009,catapult,CLB,347,catapult_fpga_latency
Throughput,102.50102501025009,catapult,LUT,2181,catapult_fpga_latency
Throughput,102.50102501025009,catapult,FF,1271,catapult_fpga_latency
Throughput,102.50102501025009,catapult,DSP,0,catapult_fpga_latency
Throughput,102.50102501025009,catapult,BRAM,0,catapult_fpga_latency
Throughput,102.50102501025009,catapult,CLB,347,catapult_fpga_latency
Throughput,102.50102501025009,catapult,LUT,2181,catapult_fpga_latency
Throughput,102.50102501025009,catapult,FF,1271,catapult_fpga_latency
Throughput,102.50102501025009,catapult,DSP,0,catapult_fpga_latency
Throughput,102.50102501025009,catapult,BRAM,0,catapult_fpga_latency
Throughput,102.50102501025009,catapult,CLB,347,catapult_fpga_latency
Throughput,102.50102501025009,catapult,LUT,2181,catapult_fpga_latency
Throughput,102.50102501025009,catapult,FF,1271,catapult_fpga_latency
Throughput,102.50102501025009,catapult,DSP,0,catapult_fpga_latency
Throughput,102.50102501025009,catapult,BRAM,0,catapult_fpga_latency
Throughput,102.50102501025009,catapult,CLB,347,catapult_fpga_latency
Throughput,102.50102501025009,catapult,LUT,2181,catapult_fpga_latency
Throughput,102.50102501025009,catapult,FF,1271,catapult_fpga_latency
Throughput,102.50102501025009,catapult,DSP,0,catapult_fpga_latency
Throughput,102.50102501025009,catapult,BRAM,0,catapult_fpga_latency
Throughput,58.63383172090296,catapult,CLB,618,catapult_fpga_latency
Throughput,58.63383172090296,catapult,LUT,3009,catapult_fpga_latency
Throughput,58.63383172090296,catapult,FF,1335,catapult_fpga_latency
Throughput,58.63383172090296,catapult,DSP,0,catapult_fpga_latency
Throughput,58.63383172090296,catapult,BRAM,0,catapult_fpga_latency
Throughput,63.588960956377974,catapult,CLB,474,catapult_fpga_latency
Throughput,63.588960956377974,catapult,LUT,2974,catapult_fpga_latency
Throughput,63.588960956377974,catapult,FF,1452,catapult_fpga_latency
Throughput,63.588960956377974,catapult,DSP,0,catapult_fpga_latency
Throughput,63.588960956377974,catapult,BRAM,0,catapult_fpga_latency
Throughput,61.3421666053245,catapult,CLB,580,catapult_fpga_latency
Throughput,61.3421666053245,catapult,LUT,3510,catapult_fpga_latency
Throughput,61.3421666053245,catapult,FF,1594,catapult_fpga_latency
Throughput,61.3421666053245,catapult,DSP,0,catapult_fpga_latency
Throughput,61.3421666053245,catapult,BRAM,0,catapult_fpga_latency
Throughput,94.2951438000943,catapult,CLB,558,catapult_fpga_latency
Throughput,94.2951438000943,catapult,LUT,3122,catapult_fpga_latency
Throughput,94.2951438000943,catapult,FF,1509,catapult_fpga_latency
Throughput,94.2951438000943,catapult,DSP,0,catapult_fpga_latency
Throughput,94.2951438000943,catapult,BRAM,0,catapult_fpga_latency
Throughput,94.2951438000943,catapult,CLB,558,catapult_fpga_latency
Throughput,94.2951438000943,catapult,LUT,3122,catapult_fpga_latency
Throughput,94.2951438000943,catapult,FF,1509,catapult_fpga_latency
Throughput,94.2951438000943,catapult,DSP,0,catapult_fpga_latency
Throughput,94.2951438000943,catapult,BRAM,0,catapult_fpga_latency
Throughput,94.2951438000943,catapult,CLB,558,catapult_fpga_latency
Throughput,94.2951438000943,catapult,LUT,3122,catapult_fpga_latency
Throughput,94.2951438000943,catapult,FF,1509,catapult_fpga_latency
Throughput,94.2951438000943,catapult,DSP,0,catapult_fpga_latency
Throughput,94.2951438000943,catapult,BRAM,0,catapult_fpga_latency
Throughput,94.2951438000943,catapult,CLB,558,catapult_fpga_latency
Throughput,94.2951438000943,catapult,LUT,3122,catapult_fpga_latency
Throughput,94.2951438000943,catapult,FF,1509,catapult_fpga_latency
Throughput,94.2951438000943,catapult,DSP,0,catapult_fpga_latency
Throughput,94.2951438000943,catapult,BRAM,0,catapult_fpga_latency
Throughput,94.2951438000943,catapult,CLB,558,catapult_fpga_latency
Throughput,94.2951438000943,catapult,LUT,3122,catapult_fpga_latency
Throughput,94.2951438000943,catapult,FF,1509,catapult_fpga_latency
Throughput,94.2951438000943,catapult,DSP,0,catapult_fpga_latency
Throughput,94.2951438000943,catapult,BRAM,0,catapult_fpga_latency
Throughput,65.4150585464774,catapult,CLB,499,catapult_fpga_latency
Throughput,65.4150585464774,catapult,LUT,2340,catapult_fpga_latency
Throughput,65.4150585464774,catapult,FF,1302,catapult_fpga_latency
Throughput,65.4150585464774,catapult,DSP,0,catapult_fpga_latency
Throughput,65.4150585464774,catapult,BRAM,0,catapult_fpga_latency
Throughput,59.58765343820761,catapult,CLB,427,catapult_fpga_latency
Throughput,59.58765343820761,catapult,LUT,2436,catapult_fpga_latency
Throughput,59.58765343820761,catapult,FF,1354,catapult_fpga_latency
Throughput,59.58765343820761,catapult,DSP,0,catapult_fpga_latency
Throughput,59.58765343820761,catapult,BRAM,0,catapult_fpga_latency
Throughput,62.35191420376606,catapult,CLB,489,catapult_fpga_latency
Throughput,62.35191420376606,catapult,LUT,3043,catapult_fpga_latency
Throughput,62.35191420376606,catapult,FF,1501,catapult_fpga_latency
Throughput,62.35191420376606,catapult,DSP,0,catapult_fpga_latency
Throughput,62.35191420376606,catapult,BRAM,0,catapult_fpga_latency
Throughput,101.56408693885841,catapult,CLB,297,catapult_fpga_latency
Throughput,101.56408693885841,catapult,LUT,1896,catapult_fpga_latency
Throughput,101.56408693885841,catapult,FF,1268,catapult_fpga_latency
Throughput,101.56408693885841,catapult,DSP,0,catapult_fpga_latency
Throughput,101.56408693885841,catapult,BRAM,0,catapult_fpga_latency
Throughput,101.56408693885841,catapult,CLB,297,catapult_fpga_latency
Throughput,101.56408693885841,catapult,LUT,1896,catapult_fpga_latency
Throughput,101.56408693885841,catapult,FF,1268,catapult_fpga_latency
Throughput,101.56408693885841,catapult,DSP,0,catapult_fpga_latency
Throughput,101.56408693885841,catapult,BRAM,0,catapult_fpga_latency
Throughput,101.56408693885841,catapult,CLB,297,catapult_fpga_latency
Throughput,101.56408693885841,catapult,LUT,1896,catapult_fpga_latency
Throughput,101.56408693885841,catapult,FF,1268,catapult_fpga_latency
Throughput,101.56408693885841,catapult,DSP,0,catapult_fpga_latency
Throughput,101.56408693885841,catapult,BRAM,0,catapult_fpga_latency
Throughput,101.56408693885841,catapult,CLB,297,catapult_fpga_latency
Throughput,101.56408693885841,catapult,LUT,1896,catapult_fpga_latency
Throughput,101.56408693885841,catapult,FF,1268,catapult_fpga_latency
Throughput,101.56408693885841,catapult,DSP,0,catapult_fpga_latency
Throughput,101.56408693885841,catapult,BRAM,0,catapult_fpga_latency
Throughput,101.56408693885841,catapult,CLB,297,catapult_fpga_latency
Throughput,101.56408693885841,catapult,LUT,1896,catapult_fpga_latency
Throughput,101.56408693885841,catapult,FF,1268,catapult_fpga_latency
Throughput,101.56408693885841,catapult,DSP,0,catapult_fpga_latency
Throughput,101.56408693885841,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.7075292732387,catapult,CLB,616,catapult_fpga_latency
Throughput,32.7075292732387,catapult,LUT,3042,catapult_fpga_latency
Throughput,32.7075292732387,catapult,FF,1421,catapult_fpga_latency
Throughput,32.7075292732387,catapult,DSP,0,catapult_fpga_latency
Throughput,32.7075292732387,catapult,BRAM,0,catapult_fpga_latency
Throughput,46.13823013749193,catapult,CLB,578,catapult_fpga_latency
Throughput,46.13823013749193,catapult,LUT,3497,catapult_fpga_latency
Throughput,46.13823013749193,catapult,FF,1843,catapult_fpga_latency
Throughput,46.13823013749193,catapult,DSP,0,catapult_fpga_latency
Throughput,46.13823013749193,catapult,BRAM,0,catapult_fpga_latency
Throughput,41.597337770382694,catapult,CLB,592,catapult_fpga_latency
Throughput,41.597337770382694,catapult,LUT,3439,catapult_fpga_latency
Throughput,41.597337770382694,catapult,FF,1864,catapult_fpga_latency
Throughput,41.597337770382694,catapult,DSP,0,catapult_fpga_latency
Throughput,41.597337770382694,catapult,BRAM,0,catapult_fpga_latency
Throughput,54.31830526887561,catapult,CLB,575,catapult_fpga_latency
Throughput,54.31830526887561,catapult,LUT,3277,catapult_fpga_latency
Throughput,54.31830526887561,catapult,FF,1233,catapult_fpga_latency
Throughput,54.31830526887561,catapult,DSP,0,catapult_fpga_latency
Throughput,54.31830526887561,catapult,BRAM,0,catapult_fpga_latency
Throughput,54.31830526887561,catapult,CLB,575,catapult_fpga_latency
Throughput,54.31830526887561,catapult,LUT,3277,catapult_fpga_latency
Throughput,54.31830526887561,catapult,FF,1233,catapult_fpga_latency
Throughput,54.31830526887561,catapult,DSP,0,catapult_fpga_latency
Throughput,54.31830526887561,catapult,BRAM,0,catapult_fpga_latency
Throughput,54.31830526887561,catapult,CLB,575,catapult_fpga_latency
Throughput,54.31830526887561,catapult,LUT,3277,catapult_fpga_latency
Throughput,54.31830526887561,catapult,FF,1233,catapult_fpga_latency
Throughput,54.31830526887561,catapult,DSP,0,catapult_fpga_latency
Throughput,54.31830526887561,catapult,BRAM,0,catapult_fpga_latency
Throughput,54.31830526887561,catapult,CLB,575,catapult_fpga_latency
Throughput,54.31830526887561,catapult,LUT,3277,catapult_fpga_latency
Throughput,54.31830526887561,catapult,FF,1233,catapult_fpga_latency
Throughput,54.31830526887561,catapult,DSP,0,catapult_fpga_latency
Throughput,54.31830526887561,catapult,BRAM,0,catapult_fpga_latency
Throughput,30.68990915786889,catapult,CLB,567,catapult_fpga_latency
Throughput,30.68990915786889,catapult,LUT,2443,catapult_fpga_latency
Throughput,30.68990915786889,catapult,FF,1411,catapult_fpga_latency
Throughput,30.68990915786889,catapult,DSP,0,catapult_fpga_latency
Throughput,30.68990915786889,catapult,BRAM,0,catapult_fpga_latency
Throughput,44.624927484492844,catapult,CLB,520,catapult_fpga_latency
Throughput,44.624927484492844,catapult,LUT,3149,catapult_fpga_latency
Throughput,44.624927484492844,catapult,FF,1829,catapult_fpga_latency
Throughput,44.624927484492844,catapult,DSP,0,catapult_fpga_latency
Throughput,44.624927484492844,catapult,BRAM,0,catapult_fpga_latency
Throughput,39.45551390806865,catapult,CLB,536,catapult_fpga_latency
Throughput,39.45551390806865,catapult,LUT,3130,catapult_fpga_latency
Throughput,39.45551390806865,catapult,FF,1851,catapult_fpga_latency
Throughput,39.45551390806865,catapult,DSP,0,catapult_fpga_latency
Throughput,39.45551390806865,catapult,BRAM,0,catapult_fpga_latency
Throughput,55.269993920300664,catapult,CLB,527,catapult_fpga_latency
Throughput,55.269993920300664,catapult,LUT,3106,catapult_fpga_latency
Throughput,55.269993920300664,catapult,FF,1214,catapult_fpga_latency
Throughput,55.269993920300664,catapult,DSP,0,catapult_fpga_latency
Throughput,55.269993920300664,catapult,BRAM,0,catapult_fpga_latency
Throughput,55.269993920300664,catapult,CLB,527,catapult_fpga_latency
Throughput,55.269993920300664,catapult,LUT,3106,catapult_fpga_latency
Throughput,55.269993920300664,catapult,FF,1214,catapult_fpga_latency
Throughput,55.269993920300664,catapult,DSP,0,catapult_fpga_latency
Throughput,55.269993920300664,catapult,BRAM,0,catapult_fpga_latency
Throughput,55.269993920300664,catapult,CLB,527,catapult_fpga_latency
Throughput,55.269993920300664,catapult,LUT,3106,catapult_fpga_latency
Throughput,55.269993920300664,catapult,FF,1214,catapult_fpga_latency
Throughput,55.269993920300664,catapult,DSP,0,catapult_fpga_latency
Throughput,55.269993920300664,catapult,BRAM,0,catapult_fpga_latency
Throughput,55.269993920300664,catapult,CLB,527,catapult_fpga_latency
Throughput,55.269993920300664,catapult,LUT,3106,catapult_fpga_latency
Throughput,55.269993920300664,catapult,FF,1214,catapult_fpga_latency
Throughput,55.269993920300664,catapult,DSP,0,catapult_fpga_latency
Throughput,55.269993920300664,catapult,BRAM,0,catapult_fpga_latency
Throughput,55.269993920300664,catapult,CLB,527,catapult_fpga_latency
Throughput,55.269993920300664,catapult,LUT,3106,catapult_fpga_latency
Throughput,55.269993920300664,catapult,FF,1214,catapult_fpga_latency
Throughput,55.269993920300664,catapult,DSP,0,catapult_fpga_latency
Throughput,55.269993920300664,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.2393448965117,catapult,CLB,622,catapult_fpga_latency
Throughput,32.2393448965117,catapult,LUT,3337,catapult_fpga_latency
Throughput,32.2393448965117,catapult,FF,1355,catapult_fpga_latency
Throughput,32.2393448965117,catapult,DSP,0,catapult_fpga_latency
Throughput,32.2393448965117,catapult,BRAM,0,catapult_fpga_latency
Throughput,36.46840013128624,catapult,CLB,545,catapult_fpga_latency
Throughput,36.46840013128624,catapult,LUT,3285,catapult_fpga_latency
Throughput,36.46840013128624,catapult,FF,1842,catapult_fpga_latency
Throughput,36.46840013128624,catapult,DSP,0,catapult_fpga_latency
Throughput,36.46840013128624,catapult,BRAM,0,catapult_fpga_latency
Throughput,41.54549231408392,catapult,CLB,572,catapult_fpga_latency
Throughput,41.54549231408392,catapult,LUT,3315,catapult_fpga_latency
Throughput,41.54549231408392,catapult,FF,1857,catapult_fpga_latency
Throughput,41.54549231408392,catapult,DSP,0,catapult_fpga_latency
Throughput,41.54549231408392,catapult,BRAM,0,catapult_fpga_latency
Throughput,55.5185431934266,catapult,CLB,668,catapult_fpga_latency
Throughput,55.5185431934266,catapult,LUT,3825,catapult_fpga_latency
Throughput,55.5185431934266,catapult,FF,1519,catapult_fpga_latency
Throughput,55.5185431934266,catapult,DSP,0,catapult_fpga_latency
Throughput,55.5185431934266,catapult,BRAM,0,catapult_fpga_latency
Throughput,55.5185431934266,catapult,CLB,668,catapult_fpga_latency
Throughput,55.5185431934266,catapult,LUT,3825,catapult_fpga_latency
Throughput,55.5185431934266,catapult,FF,1519,catapult_fpga_latency
Throughput,55.5185431934266,catapult,DSP,0,catapult_fpga_latency
Throughput,55.5185431934266,catapult,BRAM,0,catapult_fpga_latency
Throughput,55.5185431934266,catapult,CLB,668,catapult_fpga_latency
Throughput,55.5185431934266,catapult,LUT,3825,catapult_fpga_latency
Throughput,55.5185431934266,catapult,FF,1519,catapult_fpga_latency
Throughput,55.5185431934266,catapult,DSP,0,catapult_fpga_latency
Throughput,55.5185431934266,catapult,BRAM,0,catapult_fpga_latency
Throughput,55.5185431934266,catapult,CLB,668,catapult_fpga_latency
Throughput,55.5185431934266,catapult,LUT,3825,catapult_fpga_latency
Throughput,55.5185431934266,catapult,FF,1519,catapult_fpga_latency
Throughput,55.5185431934266,catapult,DSP,0,catapult_fpga_latency
Throughput,55.5185431934266,catapult,BRAM,0,catapult_fpga_latency
Throughput,55.5185431934266,catapult,CLB,668,catapult_fpga_latency
Throughput,55.5185431934266,catapult,LUT,3825,catapult_fpga_latency
Throughput,55.5185431934266,catapult,FF,1519,catapult_fpga_latency
Throughput,55.5185431934266,catapult,DSP,0,catapult_fpga_latency
Throughput,55.5185431934266,catapult,BRAM,0,catapult_fpga_latency
Throughput,33.34000133360006,catapult,CLB,549,catapult_fpga_latency
Throughput,33.34000133360006,catapult,LUT,2519,catapult_fpga_latency
Throughput,33.34000133360006,catapult,FF,1407,catapult_fpga_latency
Throughput,33.34000133360006,catapult,DSP,0,catapult_fpga_latency
Throughput,33.34000133360006,catapult,BRAM,0,catapult_fpga_latency
Throughput,44.379354724182306,catapult,CLB,464,catapult_fpga_latency
Throughput,44.379354724182306,catapult,LUT,2622,catapult_fpga_latency
Throughput,44.379354724182306,catapult,FF,1440,catapult_fpga_latency
Throughput,44.379354724182306,catapult,DSP,0,catapult_fpga_latency
Throughput,44.379354724182306,catapult,BRAM,0,catapult_fpga_latency
Throughput,41.86903366270307,catapult,CLB,474,catapult_fpga_latency
Throughput,41.86903366270307,catapult,LUT,2821,catapult_fpga_latency
Throughput,41.86903366270307,catapult,FF,1848,catapult_fpga_latency
Throughput,41.86903366270307,catapult,DSP,0,catapult_fpga_latency
Throughput,41.86903366270307,catapult,BRAM,0,catapult_fpga_latency
Throughput,55.61735261401557,catapult,CLB,471,catapult_fpga_latency
Throughput,55.61735261401557,catapult,LUT,2888,catapult_fpga_latency
Throughput,55.61735261401557,catapult,FF,1214,catapult_fpga_latency
Throughput,55.61735261401557,catapult,DSP,0,catapult_fpga_latency
Throughput,55.61735261401557,catapult,BRAM,0,catapult_fpga_latency
Throughput,55.61735261401557,catapult,CLB,471,catapult_fpga_latency
Throughput,55.61735261401557,catapult,LUT,2888,catapult_fpga_latency
Throughput,55.61735261401557,catapult,FF,1214,catapult_fpga_latency
Throughput,55.61735261401557,catapult,DSP,0,catapult_fpga_latency
Throughput,55.61735261401557,catapult,BRAM,0,catapult_fpga_latency
Throughput,55.61735261401557,catapult,CLB,471,catapult_fpga_latency
Throughput,55.61735261401557,catapult,LUT,2888,catapult_fpga_latency
Throughput,55.61735261401557,catapult,FF,1214,catapult_fpga_latency
Throughput,55.61735261401557,catapult,DSP,0,catapult_fpga_latency
Throughput,55.61735261401557,catapult,BRAM,0,catapult_fpga_latency
Throughput,55.61735261401557,catapult,CLB,471,catapult_fpga_latency
Throughput,55.61735261401557,catapult,LUT,2888,catapult_fpga_latency
Throughput,55.61735261401557,catapult,FF,1214,catapult_fpga_latency
Throughput,55.61735261401557,catapult,DSP,0,catapult_fpga_latency
Throughput,55.61735261401557,catapult,BRAM,0,catapult_fpga_latency
Throughput,55.61735261401557,catapult,CLB,471,catapult_fpga_latency
Throughput,55.61735261401557,catapult,LUT,2888,catapult_fpga_latency
Throughput,55.61735261401557,catapult,FF,1214,catapult_fpga_latency
Throughput,55.61735261401557,catapult,DSP,0,catapult_fpga_latency
Throughput,55.61735261401557,catapult,BRAM,0,catapult_fpga_latency
Throughput,20.6011413032282,catapult,CLB,737,catapult_fpga_latency
Throughput,20.6011413032282,catapult,LUT,3773,catapult_fpga_latency
Throughput,20.6011413032282,catapult,FF,1405,catapult_fpga_latency
Throughput,20.6011413032282,catapult,DSP,0,catapult_fpga_latency
Throughput,20.6011413032282,catapult,BRAM,0,catapult_fpga_latency
Throughput,23.028209556706965,catapult,CLB,654,catapult_fpga_latency
Throughput,23.028209556706965,catapult,LUT,3865,catapult_fpga_latency
Throughput,23.028209556706965,catapult,FF,1437,catapult_fpga_latency
Throughput,23.028209556706965,catapult,DSP,0,catapult_fpga_latency
Throughput,23.028209556706965,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.53622698487819,catapult,CLB,701,catapult_fpga_latency
Throughput,22.53622698487819,catapult,LUT,4211,catapult_fpga_latency
Throughput,22.53622698487819,catapult,FF,1597,catapult_fpga_latency
Throughput,22.53622698487819,catapult,DSP,0,catapult_fpga_latency
Throughput,22.53622698487819,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.849162367029745,catapult,CLB,982,catapult_fpga_latency
Throughput,31.849162367029745,catapult,LUT,5984,catapult_fpga_latency
Throughput,31.849162367029745,catapult,FF,1364,catapult_fpga_latency
Throughput,31.849162367029745,catapult,DSP,0,catapult_fpga_latency
Throughput,31.849162367029745,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.849162367029745,catapult,CLB,982,catapult_fpga_latency
Throughput,31.849162367029745,catapult,LUT,5984,catapult_fpga_latency
Throughput,31.849162367029745,catapult,FF,1364,catapult_fpga_latency
Throughput,31.849162367029745,catapult,DSP,0,catapult_fpga_latency
Throughput,31.849162367029745,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.849162367029745,catapult,CLB,982,catapult_fpga_latency
Throughput,31.849162367029745,catapult,LUT,5984,catapult_fpga_latency
Throughput,31.849162367029745,catapult,FF,1364,catapult_fpga_latency
Throughput,31.849162367029745,catapult,DSP,0,catapult_fpga_latency
Throughput,31.849162367029745,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.849162367029745,catapult,CLB,982,catapult_fpga_latency
Throughput,31.849162367029745,catapult,LUT,5984,catapult_fpga_latency
Throughput,31.849162367029745,catapult,FF,1364,catapult_fpga_latency
Throughput,31.849162367029745,catapult,DSP,0,catapult_fpga_latency
Throughput,31.849162367029745,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.849162367029745,catapult,CLB,982,catapult_fpga_latency
Throughput,31.849162367029745,catapult,LUT,5984,catapult_fpga_latency
Throughput,31.849162367029745,catapult,FF,1364,catapult_fpga_latency
Throughput,31.849162367029745,catapult,DSP,0,catapult_fpga_latency
Throughput,31.849162367029745,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.396918184057874,catapult,CLB,738,catapult_fpga_latency
Throughput,22.396918184057874,catapult,LUT,3170,catapult_fpga_latency
Throughput,22.396918184057874,catapult,FF,1392,catapult_fpga_latency
Throughput,22.396918184057874,catapult,DSP,0,catapult_fpga_latency
Throughput,22.396918184057874,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.507821467960113,catapult,CLB,634,catapult_fpga_latency
Throughput,22.507821467960113,catapult,LUT,3895,catapult_fpga_latency
Throughput,22.507821467960113,catapult,FF,1432,catapult_fpga_latency
Throughput,22.507821467960113,catapult,DSP,0,catapult_fpga_latency
Throughput,22.507821467960113,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.709724303946953,catapult,CLB,652,catapult_fpga_latency
Throughput,22.709724303946953,catapult,LUT,3864,catapult_fpga_latency
Throughput,22.709724303946953,catapult,FF,1584,catapult_fpga_latency
Throughput,22.709724303946953,catapult,DSP,0,catapult_fpga_latency
Throughput,22.709724303946953,catapult,BRAM,0,catapult_fpga_latency
Throughput,33.07315782510914,catapult,CLB,803,catapult_fpga_latency
Throughput,33.07315782510914,catapult,LUT,5067,catapult_fpga_latency
Throughput,33.07315782510914,catapult,FF,1353,catapult_fpga_latency
Throughput,33.07315782510914,catapult,DSP,0,catapult_fpga_latency
Throughput,33.07315782510914,catapult,BRAM,0,catapult_fpga_latency
Throughput,33.07315782510914,catapult,CLB,803,catapult_fpga_latency
Throughput,33.07315782510914,catapult,LUT,5067,catapult_fpga_latency
Throughput,33.07315782510914,catapult,FF,1353,catapult_fpga_latency
Throughput,33.07315782510914,catapult,DSP,0,catapult_fpga_latency
Throughput,33.07315782510914,catapult,BRAM,0,catapult_fpga_latency
Throughput,33.07315782510914,catapult,CLB,803,catapult_fpga_latency
Throughput,33.07315782510914,catapult,LUT,5067,catapult_fpga_latency
Throughput,33.07315782510914,catapult,FF,1353,catapult_fpga_latency
Throughput,33.07315782510914,catapult,DSP,0,catapult_fpga_latency
Throughput,33.07315782510914,catapult,BRAM,0,catapult_fpga_latency
Throughput,33.07315782510914,catapult,CLB,803,catapult_fpga_latency
Throughput,33.07315782510914,catapult,LUT,5067,catapult_fpga_latency
Throughput,33.07315782510914,catapult,FF,1353,catapult_fpga_latency
Throughput,33.07315782510914,catapult,DSP,0,catapult_fpga_latency
Throughput,33.07315782510914,catapult,BRAM,0,catapult_fpga_latency
Throughput,21.476740689832912,catapult,CLB,810,catapult_fpga_latency
Throughput,21.476740689832912,catapult,LUT,4034,catapult_fpga_latency
Throughput,21.476740689832912,catapult,FF,1334,catapult_fpga_latency
Throughput,21.476740689832912,catapult,DSP,0,catapult_fpga_latency
Throughput,21.476740689832912,catapult,BRAM,0,catapult_fpga_latency
Throughput,20.98900176307615,catapult,CLB,692,catapult_fpga_latency
Throughput,20.98900176307615,catapult,LUT,4137,catapult_fpga_latency
Throughput,20.98900176307615,catapult,FF,1580,catapult_fpga_latency
Throughput,20.98900176307615,catapult,DSP,0,catapult_fpga_latency
Throughput,20.98900176307615,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.793469621339774,catapult,CLB,887,catapult_fpga_latency
Throughput,31.793469621339774,catapult,LUT,5695,catapult_fpga_latency
Throughput,31.793469621339774,catapult,FF,1609,catapult_fpga_latency
Throughput,31.793469621339774,catapult,DSP,0,catapult_fpga_latency
Throughput,31.793469621339774,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.793469621339774,catapult,CLB,887,catapult_fpga_latency
Throughput,31.793469621339774,catapult,LUT,5695,catapult_fpga_latency
Throughput,31.793469621339774,catapult,FF,1609,catapult_fpga_latency
Throughput,31.793469621339774,catapult,DSP,0,catapult_fpga_latency
Throughput,31.793469621339774,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.793469621339774,catapult,CLB,887,catapult_fpga_latency
Throughput,31.793469621339774,catapult,LUT,5695,catapult_fpga_latency
Throughput,31.793469621339774,catapult,FF,1609,catapult_fpga_latency
Throughput,31.793469621339774,catapult,DSP,0,catapult_fpga_latency
Throughput,31.793469621339774,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.793469621339774,catapult,CLB,887,catapult_fpga_latency
Throughput,31.793469621339774,catapult,LUT,5695,catapult_fpga_latency
Throughput,31.793469621339774,catapult,FF,1609,catapult_fpga_latency
Throughput,31.793469621339774,catapult,DSP,0,catapult_fpga_latency
Throughput,31.793469621339774,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.793469621339774,catapult,CLB,887,catapult_fpga_latency
Throughput,31.793469621339774,catapult,LUT,5695,catapult_fpga_latency
Throughput,31.793469621339774,catapult,FF,1609,catapult_fpga_latency
Throughput,31.793469621339774,catapult,DSP,0,catapult_fpga_latency
Throughput,31.793469621339774,catapult,BRAM,0,catapult_fpga_latency
Throughput,20.603688060162767,catapult,CLB,734,catapult_fpga_latency
Throughput,20.603688060162767,catapult,LUT,3224,catapult_fpga_latency
Throughput,20.603688060162767,catapult,FF,1393,catapult_fpga_latency
Throughput,20.603688060162767,catapult,DSP,0,catapult_fpga_latency
Throughput,20.603688060162767,catapult,BRAM,0,catapult_fpga_latency
Throughput,20.881622084403517,catapult,CLB,564,catapult_fpga_latency
Throughput,20.881622084403517,catapult,LUT,3213,catapult_fpga_latency
Throughput,20.881622084403517,catapult,FF,1435,catapult_fpga_latency
Throughput,20.881622084403517,catapult,DSP,0,catapult_fpga_latency
Throughput,20.881622084403517,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.89639381797367,catapult,CLB,609,catapult_fpga_latency
Throughput,22.89639381797367,catapult,LUT,3655,catapult_fpga_latency
Throughput,22.89639381797367,catapult,FF,1583,catapult_fpga_latency
Throughput,22.89639381797367,catapult,DSP,0,catapult_fpga_latency
Throughput,22.89639381797367,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.13809746224506,catapult,CLB,704,catapult_fpga_latency
Throughput,31.13809746224506,catapult,LUT,4502,catapult_fpga_latency
Throughput,31.13809746224506,catapult,FF,1344,catapult_fpga_latency
Throughput,31.13809746224506,catapult,DSP,0,catapult_fpga_latency
Throughput,31.13809746224506,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.13809746224506,catapult,CLB,704,catapult_fpga_latency
Throughput,31.13809746224506,catapult,LUT,4502,catapult_fpga_latency
Throughput,31.13809746224506,catapult,FF,1344,catapult_fpga_latency
Throughput,31.13809746224506,catapult,DSP,0,catapult_fpga_latency
Throughput,31.13809746224506,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.47913215758875,catapult,CLB,709,catapult_fpga_latency
Throughput,32.47913215758875,catapult,LUT,4513,catapult_fpga_latency
Throughput,32.47913215758875,catapult,FF,1344,catapult_fpga_latency
Throughput,32.47913215758875,catapult,DSP,0,catapult_fpga_latency
Throughput,32.47913215758875,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.13809746224506,catapult,CLB,704,catapult_fpga_latency
Throughput,31.13809746224506,catapult,LUT,4502,catapult_fpga_latency
Throughput,31.13809746224506,catapult,FF,1344,catapult_fpga_latency
Throughput,31.13809746224506,catapult,DSP,0,catapult_fpga_latency
Throughput,31.13809746224506,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.13809746224506,catapult,CLB,704,catapult_fpga_latency
Throughput,31.13809746224506,catapult,LUT,4502,catapult_fpga_latency
Throughput,31.13809746224506,catapult,FF,1344,catapult_fpga_latency
Throughput,31.13809746224506,catapult,DSP,0,catapult_fpga_latency
Throughput,31.13809746224506,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.292482648505977,catapult,CLB,801,catapult_fpga_latency
Throughput,16.292482648505977,catapult,LUT,4156,catapult_fpga_latency
Throughput,16.292482648505977,catapult,FF,1475,catapult_fpga_latency
Throughput,16.292482648505977,catapult,DSP,0,catapult_fpga_latency
Throughput,16.292482648505977,catapult,BRAM,0,catapult_fpga_latency
Throughput,18.063257527862575,catapult,CLB,799,catapult_fpga_latency
Throughput,18.063257527862575,catapult,LUT,4633,catapult_fpga_latency
Throughput,18.063257527862575,catapult,FF,1894,catapult_fpga_latency
Throughput,18.063257527862575,catapult,DSP,0,catapult_fpga_latency
Throughput,18.063257527862575,catapult,BRAM,0,catapult_fpga_latency
Throughput,20.49936451969989,catapult,CLB,765,catapult_fpga_latency
Throughput,20.49936451969989,catapult,LUT,4598,catapult_fpga_latency
Throughput,20.49936451969989,catapult,FF,1891,catapult_fpga_latency
Throughput,20.49936451969989,catapult,DSP,0,catapult_fpga_latency
Throughput,20.49936451969989,catapult,BRAM,0,catapult_fpga_latency
Throughput,21.56706278171976,catapult,CLB,880,catapult_fpga_latency
Throughput,21.56706278171976,catapult,LUT,5563,catapult_fpga_latency
Throughput,21.56706278171976,catapult,FF,1587,catapult_fpga_latency
Throughput,21.56706278171976,catapult,DSP,0,catapult_fpga_latency
Throughput,21.56706278171976,catapult,BRAM,0,catapult_fpga_latency
Throughput,21.56706278171976,catapult,CLB,880,catapult_fpga_latency
Throughput,21.56706278171976,catapult,LUT,5563,catapult_fpga_latency
Throughput,21.56706278171976,catapult,FF,1587,catapult_fpga_latency
Throughput,21.56706278171976,catapult,DSP,0,catapult_fpga_latency
Throughput,21.56706278171976,catapult,BRAM,0,catapult_fpga_latency
Throughput,21.56706278171976,catapult,CLB,880,catapult_fpga_latency
Throughput,21.56706278171976,catapult,LUT,5563,catapult_fpga_latency
Throughput,21.56706278171976,catapult,FF,1587,catapult_fpga_latency
Throughput,21.56706278171976,catapult,DSP,0,catapult_fpga_latency
Throughput,21.56706278171976,catapult,BRAM,0,catapult_fpga_latency
Throughput,21.56706278171976,catapult,CLB,880,catapult_fpga_latency
Throughput,21.56706278171976,catapult,LUT,5563,catapult_fpga_latency
Throughput,21.56706278171976,catapult,FF,1587,catapult_fpga_latency
Throughput,21.56706278171976,catapult,DSP,0,catapult_fpga_latency
Throughput,21.56706278171976,catapult,BRAM,0,catapult_fpga_latency
Throughput,21.56706278171976,catapult,CLB,880,catapult_fpga_latency
Throughput,21.56706278171976,catapult,LUT,5563,catapult_fpga_latency
Throughput,21.56706278171976,catapult,FF,1587,catapult_fpga_latency
Throughput,21.56706278171976,catapult,DSP,0,catapult_fpga_latency
Throughput,21.56706278171976,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.37679735350955,catapult,CLB,757,catapult_fpga_latency
Throughput,16.37679735350955,catapult,LUT,3607,catapult_fpga_latency
Throughput,16.37679735350955,catapult,FF,1463,catapult_fpga_latency
Throughput,16.37679735350955,catapult,DSP,0,catapult_fpga_latency
Throughput,16.37679735350955,catapult,BRAM,0,catapult_fpga_latency
Throughput,18.911814210337198,catapult,CLB,717,catapult_fpga_latency
Throughput,18.911814210337198,catapult,LUT,4413,catapult_fpga_latency
Throughput,18.911814210337198,catapult,FF,1887,catapult_fpga_latency
Throughput,18.911814210337198,catapult,DSP,0,catapult_fpga_latency
Throughput,18.911814210337198,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.135157270292403,catapult,CLB,698,catapult_fpga_latency
Throughput,22.135157270292403,catapult,LUT,4217,catapult_fpga_latency
Throughput,22.135157270292403,catapult,FF,1871,catapult_fpga_latency
Throughput,22.135157270292403,catapult,DSP,0,catapult_fpga_latency
Throughput,22.135157270292403,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.336884898032118,catapult,CLB,808,catapult_fpga_latency
Throughput,22.336884898032118,catapult,LUT,5487,catapult_fpga_latency
Throughput,22.336884898032118,catapult,FF,1572,catapult_fpga_latency
Throughput,22.336884898032118,catapult,DSP,0,catapult_fpga_latency
Throughput,22.336884898032118,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.336884898032118,catapult,CLB,808,catapult_fpga_latency
Throughput,22.336884898032118,catapult,LUT,5487,catapult_fpga_latency
Throughput,22.336884898032118,catapult,FF,1572,catapult_fpga_latency
Throughput,22.336884898032118,catapult,DSP,0,catapult_fpga_latency
Throughput,22.336884898032118,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.336884898032118,catapult,CLB,808,catapult_fpga_latency
Throughput,22.336884898032118,catapult,LUT,5487,catapult_fpga_latency
Throughput,22.336884898032118,catapult,FF,1572,catapult_fpga_latency
Throughput,22.336884898032118,catapult,DSP,0,catapult_fpga_latency
Throughput,22.336884898032118,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.336884898032118,catapult,CLB,808,catapult_fpga_latency
Throughput,22.336884898032118,catapult,LUT,5487,catapult_fpga_latency
Throughput,22.336884898032118,catapult,FF,1572,catapult_fpga_latency
Throughput,22.336884898032118,catapult,DSP,0,catapult_fpga_latency
Throughput,22.336884898032118,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.336884898032118,catapult,CLB,808,catapult_fpga_latency
Throughput,22.336884898032118,catapult,LUT,5487,catapult_fpga_latency
Throughput,22.336884898032118,catapult,FF,1572,catapult_fpga_latency
Throughput,22.336884898032118,catapult,DSP,0,catapult_fpga_latency
Throughput,22.336884898032118,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.856404401737862,catapult,CLB,861,catapult_fpga_latency
Throughput,15.856404401737862,catapult,LUT,4453,catapult_fpga_latency
Throughput,15.856404401737862,catapult,FF,1404,catapult_fpga_latency
Throughput,15.856404401737862,catapult,DSP,0,catapult_fpga_latency
Throughput,15.856404401737862,catapult,BRAM,0,catapult_fpga_latency
Throughput,18.355359765051396,catapult,CLB,704,catapult_fpga_latency
Throughput,18.355359765051396,catapult,LUT,4465,catapult_fpga_latency
Throughput,18.355359765051396,catapult,FF,1896,catapult_fpga_latency
Throughput,18.355359765051396,catapult,DSP,0,catapult_fpga_latency
Throughput,18.355359765051396,catapult,BRAM,0,catapult_fpga_latency
Throughput,19.786307874950534,catapult,CLB,761,catapult_fpga_latency
Throughput,19.786307874950534,catapult,LUT,4508,catapult_fpga_latency
Throughput,19.786307874950534,catapult,FF,1880,catapult_fpga_latency
Throughput,19.786307874950534,catapult,DSP,0,catapult_fpga_latency
Throughput,19.786307874950534,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.44366639734267,catapult,CLB,996,catapult_fpga_latency
Throughput,22.44366639734267,catapult,LUT,6333,catapult_fpga_latency
Throughput,22.44366639734267,catapult,FF,1607,catapult_fpga_latency
Throughput,22.44366639734267,catapult,DSP,0,catapult_fpga_latency
Throughput,22.44366639734267,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.44366639734267,catapult,CLB,996,catapult_fpga_latency
Throughput,22.44366639734267,catapult,LUT,6333,catapult_fpga_latency
Throughput,22.44366639734267,catapult,FF,1607,catapult_fpga_latency
Throughput,22.44366639734267,catapult,DSP,0,catapult_fpga_latency
Throughput,22.44366639734267,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.44366639734267,catapult,CLB,996,catapult_fpga_latency
Throughput,22.44366639734267,catapult,LUT,6333,catapult_fpga_latency
Throughput,22.44366639734267,catapult,FF,1607,catapult_fpga_latency
Throughput,22.44366639734267,catapult,DSP,0,catapult_fpga_latency
Throughput,22.44366639734267,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.44366639734267,catapult,CLB,996,catapult_fpga_latency
Throughput,22.44366639734267,catapult,LUT,6333,catapult_fpga_latency
Throughput,22.44366639734267,catapult,FF,1607,catapult_fpga_latency
Throughput,22.44366639734267,catapult,DSP,0,catapult_fpga_latency
Throughput,22.44366639734267,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.44366639734267,catapult,CLB,996,catapult_fpga_latency
Throughput,22.44366639734267,catapult,LUT,6333,catapult_fpga_latency
Throughput,22.44366639734267,catapult,FF,1607,catapult_fpga_latency
Throughput,22.44366639734267,catapult,DSP,0,catapult_fpga_latency
Throughput,22.44366639734267,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.855731791595733,catapult,CLB,771,catapult_fpga_latency
Throughput,16.855731791595733,catapult,LUT,3621,catapult_fpga_latency
Throughput,16.855731791595733,catapult,FF,1461,catapult_fpga_latency
Throughput,16.855731791595733,catapult,DSP,0,catapult_fpga_latency
Throughput,16.855731791595733,catapult,BRAM,0,catapult_fpga_latency
Throughput,19.21266498876059,catapult,CLB,667,catapult_fpga_latency
Throughput,19.21266498876059,catapult,LUT,3931,catapult_fpga_latency
Throughput,19.21266498876059,catapult,FF,1498,catapult_fpga_latency
Throughput,19.21266498876059,catapult,DSP,0,catapult_fpga_latency
Throughput,19.21266498876059,catapult,BRAM,0,catapult_fpga_latency
Throughput,21.048643414931906,catapult,CLB,722,catapult_fpga_latency
Throughput,21.048643414931906,catapult,LUT,4224,catapult_fpga_latency
Throughput,21.048643414931906,catapult,FF,1873,catapult_fpga_latency
Throughput,21.048643414931906,catapult,DSP,0,catapult_fpga_latency
Throughput,21.048643414931906,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.55147373880883,catapult,CLB,806,catapult_fpga_latency
Throughput,22.55147373880883,catapult,LUT,5384,catapult_fpga_latency
Throughput,22.55147373880883,catapult,FF,1560,catapult_fpga_latency
Throughput,22.55147373880883,catapult,DSP,0,catapult_fpga_latency
Throughput,22.55147373880883,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.55147373880883,catapult,CLB,806,catapult_fpga_latency
Throughput,22.55147373880883,catapult,LUT,5384,catapult_fpga_latency
Throughput,22.55147373880883,catapult,FF,1560,catapult_fpga_latency
Throughput,22.55147373880883,catapult,DSP,0,catapult_fpga_latency
Throughput,22.55147373880883,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.55147373880883,catapult,CLB,806,catapult_fpga_latency
Throughput,22.55147373880883,catapult,LUT,5384,catapult_fpga_latency
Throughput,22.55147373880883,catapult,FF,1560,catapult_fpga_latency
Throughput,22.55147373880883,catapult,DSP,0,catapult_fpga_latency
Throughput,22.55147373880883,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.55147373880883,catapult,CLB,806,catapult_fpga_latency
Throughput,22.55147373880883,catapult,LUT,5384,catapult_fpga_latency
Throughput,22.55147373880883,catapult,FF,1560,catapult_fpga_latency
Throughput,22.55147373880883,catapult,DSP,0,catapult_fpga_latency
Throughput,22.55147373880883,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.55147373880883,catapult,CLB,806,catapult_fpga_latency
Throughput,22.55147373880883,catapult,LUT,5384,catapult_fpga_latency
Throughput,22.55147373880883,catapult,FF,1560,catapult_fpga_latency
Throughput,22.55147373880883,catapult,DSP,0,catapult_fpga_latency
Throughput,22.55147373880883,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.299415457891314,catapult,CLB,710,catapult_fpga_latency
Throughput,43.299415457891314,catapult,LUT,3616,catapult_fpga_latency
Throughput,43.299415457891314,catapult,FF,1491,catapult_fpga_latency
Throughput,43.299415457891314,catapult,DSP,0,catapult_fpga_latency
Throughput,43.299415457891314,catapult,BRAM,0,catapult_fpga_latency
Throughput,46.838407494145194,catapult,CLB,663,catapult_fpga_latency
Throughput,46.838407494145194,catapult,LUT,4093,catapult_fpga_latency
Throughput,46.838407494145194,catapult,FF,1522,catapult_fpga_latency
Throughput,46.838407494145194,catapult,DSP,0,catapult_fpga_latency
Throughput,46.838407494145194,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.348216220902515,catapult,CLB,748,catapult_fpga_latency
Throughput,43.348216220902515,catapult,LUT,4528,catapult_fpga_latency
Throughput,43.348216220902515,catapult,FF,1682,catapult_fpga_latency
Throughput,43.348216220902515,catapult,DSP,0,catapult_fpga_latency
Throughput,43.348216220902515,catapult,BRAM,0,catapult_fpga_latency
Throughput,66.14194060453734,catapult,CLB,435,catapult_fpga_latency
Throughput,66.14194060453734,catapult,LUT,2711,catapult_fpga_latency
Throughput,66.14194060453734,catapult,FF,1358,catapult_fpga_latency
Throughput,66.14194060453734,catapult,DSP,0,catapult_fpga_latency
Throughput,66.14194060453734,catapult,BRAM,0,catapult_fpga_latency
Throughput,66.14194060453734,catapult,CLB,435,catapult_fpga_latency
Throughput,66.14194060453734,catapult,LUT,2711,catapult_fpga_latency
Throughput,66.14194060453734,catapult,FF,1358,catapult_fpga_latency
Throughput,66.14194060453734,catapult,DSP,0,catapult_fpga_latency
Throughput,66.14194060453734,catapult,BRAM,0,catapult_fpga_latency
Throughput,66.14194060453734,catapult,CLB,435,catapult_fpga_latency
Throughput,66.14194060453734,catapult,LUT,2711,catapult_fpga_latency
Throughput,66.14194060453734,catapult,FF,1358,catapult_fpga_latency
Throughput,66.14194060453734,catapult,DSP,0,catapult_fpga_latency
Throughput,66.14194060453734,catapult,BRAM,0,catapult_fpga_latency
Throughput,66.14194060453734,catapult,CLB,435,catapult_fpga_latency
Throughput,66.14194060453734,catapult,LUT,2711,catapult_fpga_latency
Throughput,66.14194060453734,catapult,FF,1358,catapult_fpga_latency
Throughput,66.14194060453734,catapult,DSP,0,catapult_fpga_latency
Throughput,66.14194060453734,catapult,BRAM,0,catapult_fpga_latency
Throughput,66.14194060453734,catapult,CLB,435,catapult_fpga_latency
Throughput,66.14194060453734,catapult,LUT,2711,catapult_fpga_latency
Throughput,66.14194060453734,catapult,FF,1358,catapult_fpga_latency
Throughput,66.14194060453734,catapult,DSP,0,catapult_fpga_latency
Throughput,66.14194060453734,catapult,BRAM,0,catapult_fpga_latency
Throughput,47.03005220335795,catapult,CLB,642,catapult_fpga_latency
Throughput,47.03005220335795,catapult,LUT,3174,catapult_fpga_latency
Throughput,47.03005220335795,catapult,FF,1475,catapult_fpga_latency
Throughput,47.03005220335795,catapult,DSP,0,catapult_fpga_latency
Throughput,47.03005220335795,catapult,BRAM,0,catapult_fpga_latency
Throughput,47.20098178042103,catapult,CLB,589,catapult_fpga_latency
Throughput,47.20098178042103,catapult,LUT,3652,catapult_fpga_latency
Throughput,47.20098178042103,catapult,FF,1518,catapult_fpga_latency
Throughput,47.20098178042103,catapult,DSP,0,catapult_fpga_latency
Throughput,47.20098178042103,catapult,BRAM,0,catapult_fpga_latency
Throughput,45.51661356395084,catapult,CLB,647,catapult_fpga_latency
Throughput,45.51661356395084,catapult,LUT,3950,catapult_fpga_latency
Throughput,45.51661356395084,catapult,FF,1661,catapult_fpga_latency
Throughput,45.51661356395084,catapult,DSP,0,catapult_fpga_latency
Throughput,45.51661356395084,catapult,BRAM,0,catapult_fpga_latency
Throughput,76.77543186180422,catapult,CLB,489,catapult_fpga_latency
Throughput,76.77543186180422,catapult,LUT,2757,catapult_fpga_latency
Throughput,76.77543186180422,catapult,FF,1343,catapult_fpga_latency
Throughput,76.77543186180422,catapult,DSP,0,catapult_fpga_latency
Throughput,76.77543186180422,catapult,BRAM,0,catapult_fpga_latency
Throughput,76.77543186180422,catapult,CLB,489,catapult_fpga_latency
Throughput,76.77543186180422,catapult,LUT,2757,catapult_fpga_latency
Throughput,76.77543186180422,catapult,FF,1343,catapult_fpga_latency
Throughput,76.77543186180422,catapult,DSP,0,catapult_fpga_latency
Throughput,76.77543186180422,catapult,BRAM,0,catapult_fpga_latency
Throughput,76.77543186180422,catapult,CLB,489,catapult_fpga_latency
Throughput,76.77543186180422,catapult,LUT,2757,catapult_fpga_latency
Throughput,76.77543186180422,catapult,FF,1343,catapult_fpga_latency
Throughput,76.77543186180422,catapult,DSP,0,catapult_fpga_latency
Throughput,76.77543186180422,catapult,BRAM,0,catapult_fpga_latency
Throughput,76.77543186180422,catapult,CLB,489,catapult_fpga_latency
Throughput,76.77543186180422,catapult,LUT,2757,catapult_fpga_latency
Throughput,76.77543186180422,catapult,FF,1343,catapult_fpga_latency
Throughput,76.77543186180422,catapult,DSP,0,catapult_fpga_latency
Throughput,76.77543186180422,catapult,BRAM,0,catapult_fpga_latency
Throughput,76.77543186180422,catapult,CLB,489,catapult_fpga_latency
Throughput,76.77543186180422,catapult,LUT,2757,catapult_fpga_latency
Throughput,76.77543186180422,catapult,FF,1343,catapult_fpga_latency
Throughput,76.77543186180422,catapult,DSP,0,catapult_fpga_latency
Throughput,76.77543186180422,catapult,BRAM,0,catapult_fpga_latency
Throughput,45.924225028702644,catapult,CLB,708,catapult_fpga_latency
Throughput,45.924225028702644,catapult,LUT,3975,catapult_fpga_latency
Throughput,45.924225028702644,catapult,FF,1419,catapult_fpga_latency
Throughput,45.924225028702644,catapult,DSP,0,catapult_fpga_latency
Throughput,45.924225028702644,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.5028494366381,catapult,CLB,549,catapult_fpga_latency
Throughput,43.5028494366381,catapult,LUT,3445,catapult_fpga_latency
Throughput,43.5028494366381,catapult,FF,1529,catapult_fpga_latency
Throughput,43.5028494366381,catapult,DSP,0,catapult_fpga_latency
Throughput,43.5028494366381,catapult,BRAM,0,catapult_fpga_latency
Throughput,42.242216871541416,catapult,CLB,667,catapult_fpga_latency
Throughput,42.242216871541416,catapult,LUT,4071,catapult_fpga_latency
Throughput,42.242216871541416,catapult,FF,1674,catapult_fpga_latency
Throughput,42.242216871541416,catapult,DSP,0,catapult_fpga_latency
Throughput,42.242216871541416,catapult,BRAM,0,catapult_fpga_latency
Throughput,73.19036814755178,catapult,CLB,555,catapult_fpga_latency
Throughput,73.19036814755178,catapult,LUT,3285,catapult_fpga_latency
Throughput,73.19036814755178,catapult,FF,1569,catapult_fpga_latency
Throughput,73.19036814755178,catapult,DSP,0,catapult_fpga_latency
Throughput,73.19036814755178,catapult,BRAM,0,catapult_fpga_latency
Throughput,73.19036814755178,catapult,CLB,555,catapult_fpga_latency
Throughput,73.19036814755178,catapult,LUT,3285,catapult_fpga_latency
Throughput,73.19036814755178,catapult,FF,1569,catapult_fpga_latency
Throughput,73.19036814755178,catapult,DSP,0,catapult_fpga_latency
Throughput,73.19036814755178,catapult,BRAM,0,catapult_fpga_latency
Throughput,73.19036814755178,catapult,CLB,555,catapult_fpga_latency
Throughput,73.19036814755178,catapult,LUT,3285,catapult_fpga_latency
Throughput,73.19036814755178,catapult,FF,1569,catapult_fpga_latency
Throughput,73.19036814755178,catapult,DSP,0,catapult_fpga_latency
Throughput,73.19036814755178,catapult,BRAM,0,catapult_fpga_latency
Throughput,73.19036814755178,catapult,CLB,555,catapult_fpga_latency
Throughput,73.19036814755178,catapult,LUT,3285,catapult_fpga_latency
Throughput,73.19036814755178,catapult,FF,1569,catapult_fpga_latency
Throughput,73.19036814755178,catapult,DSP,0,catapult_fpga_latency
Throughput,73.19036814755178,catapult,BRAM,0,catapult_fpga_latency
Throughput,73.19036814755178,catapult,CLB,555,catapult_fpga_latency
Throughput,73.19036814755178,catapult,LUT,3285,catapult_fpga_latency
Throughput,73.19036814755178,catapult,FF,1569,catapult_fpga_latency
Throughput,73.19036814755178,catapult,DSP,0,catapult_fpga_latency
Throughput,73.19036814755178,catapult,BRAM,0,catapult_fpga_latency
Throughput,44.70072862187654,catapult,CLB,634,catapult_fpga_latency
Throughput,44.70072862187654,catapult,LUT,2966,catapult_fpga_latency
Throughput,44.70072862187654,catapult,FF,1470,catapult_fpga_latency
Throughput,44.70072862187654,catapult,DSP,0,catapult_fpga_latency
Throughput,44.70072862187654,catapult,BRAM,0,catapult_fpga_latency
Throughput,45.59963520291837,catapult,CLB,613,catapult_fpga_latency
Throughput,45.59963520291837,catapult,LUT,3447,catapult_fpga_latency
Throughput,45.59963520291837,catapult,FF,1511,catapult_fpga_latency
Throughput,45.59963520291837,catapult,DSP,0,catapult_fpga_latency
Throughput,45.59963520291837,catapult,BRAM,0,catapult_fpga_latency
Throughput,47.40235115661737,catapult,CLB,608,catapult_fpga_latency
Throughput,47.40235115661737,catapult,LUT,3718,catapult_fpga_latency
Throughput,47.40235115661737,catapult,FF,1664,catapult_fpga_latency
Throughput,47.40235115661737,catapult,DSP,0,catapult_fpga_latency
Throughput,47.40235115661737,catapult,BRAM,0,catapult_fpga_latency
Throughput,75.62580352416244,catapult,CLB,421,catapult_fpga_latency
Throughput,75.62580352416244,catapult,LUT,2590,catapult_fpga_latency
Throughput,75.62580352416244,catapult,FF,1336,catapult_fpga_latency
Throughput,75.62580352416244,catapult,DSP,0,catapult_fpga_latency
Throughput,75.62580352416244,catapult,BRAM,0,catapult_fpga_latency
Throughput,75.62580352416244,catapult,CLB,421,catapult_fpga_latency
Throughput,75.62580352416244,catapult,LUT,2590,catapult_fpga_latency
Throughput,75.62580352416244,catapult,FF,1336,catapult_fpga_latency
Throughput,75.62580352416244,catapult,DSP,0,catapult_fpga_latency
Throughput,75.62580352416244,catapult,BRAM,0,catapult_fpga_latency
Throughput,75.62580352416244,catapult,CLB,421,catapult_fpga_latency
Throughput,75.62580352416244,catapult,LUT,2590,catapult_fpga_latency
Throughput,75.62580352416244,catapult,FF,1336,catapult_fpga_latency
Throughput,75.62580352416244,catapult,DSP,0,catapult_fpga_latency
Throughput,75.62580352416244,catapult,BRAM,0,catapult_fpga_latency
Throughput,75.62580352416244,catapult,CLB,421,catapult_fpga_latency
Throughput,75.62580352416244,catapult,LUT,2590,catapult_fpga_latency
Throughput,75.62580352416244,catapult,FF,1336,catapult_fpga_latency
Throughput,75.62580352416244,catapult,DSP,0,catapult_fpga_latency
Throughput,75.62580352416244,catapult,BRAM,0,catapult_fpga_latency
Throughput,75.62580352416244,catapult,CLB,421,catapult_fpga_latency
Throughput,75.62580352416244,catapult,LUT,2590,catapult_fpga_latency
Throughput,75.62580352416244,catapult,FF,1336,catapult_fpga_latency
Throughput,75.62580352416244,catapult,DSP,0,catapult_fpga_latency
Throughput,75.62580352416244,catapult,BRAM,0,catapult_fpga_latency
Throughput,23.061666897283338,catapult,CLB,751,catapult_fpga_latency
Throughput,23.061666897283338,catapult,LUT,4081,catapult_fpga_latency
Throughput,23.061666897283338,catapult,FF,1393,catapult_fpga_latency
Throughput,23.061666897283338,catapult,DSP,0,catapult_fpga_latency
Throughput,23.061666897283338,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.174985191882033,catapult,CLB,745,catapult_fpga_latency
Throughput,31.174985191882033,catapult,LUT,4485,catapult_fpga_latency
Throughput,31.174985191882033,catapult,FF,1816,catapult_fpga_latency
Throughput,31.174985191882033,catapult,DSP,0,catapult_fpga_latency
Throughput,31.174985191882033,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.14197626981408,catapult,CLB,770,catapult_fpga_latency
Throughput,31.14197626981408,catapult,LUT,4581,catapult_fpga_latency
Throughput,31.14197626981408,catapult,FF,1842,catapult_fpga_latency
Throughput,31.14197626981408,catapult,DSP,0,catapult_fpga_latency
Throughput,31.14197626981408,catapult,BRAM,0,catapult_fpga_latency
Throughput,40.68348250610252,catapult,CLB,660,catapult_fpga_latency
Throughput,40.68348250610252,catapult,LUT,3920,catapult_fpga_latency
Throughput,40.68348250610252,catapult,FF,1384,catapult_fpga_latency
Throughput,40.68348250610252,catapult,DSP,0,catapult_fpga_latency
Throughput,40.68348250610252,catapult,BRAM,0,catapult_fpga_latency
Throughput,40.68348250610252,catapult,CLB,660,catapult_fpga_latency
Throughput,40.68348250610252,catapult,LUT,3920,catapult_fpga_latency
Throughput,40.68348250610252,catapult,FF,1384,catapult_fpga_latency
Throughput,40.68348250610252,catapult,DSP,0,catapult_fpga_latency
Throughput,40.68348250610252,catapult,BRAM,0,catapult_fpga_latency
Throughput,40.68348250610252,catapult,CLB,660,catapult_fpga_latency
Throughput,40.68348250610252,catapult,LUT,3920,catapult_fpga_latency
Throughput,40.68348250610252,catapult,FF,1384,catapult_fpga_latency
Throughput,40.68348250610252,catapult,DSP,0,catapult_fpga_latency
Throughput,40.68348250610252,catapult,BRAM,0,catapult_fpga_latency
Throughput,40.68348250610252,catapult,CLB,660,catapult_fpga_latency
Throughput,40.68348250610252,catapult,LUT,3920,catapult_fpga_latency
Throughput,40.68348250610252,catapult,FF,1384,catapult_fpga_latency
Throughput,40.68348250610252,catapult,DSP,0,catapult_fpga_latency
Throughput,40.68348250610252,catapult,BRAM,0,catapult_fpga_latency
Throughput,40.68348250610252,catapult,CLB,660,catapult_fpga_latency
Throughput,40.68348250610252,catapult,LUT,3920,catapult_fpga_latency
Throughput,40.68348250610252,catapult,FF,1384,catapult_fpga_latency
Throughput,40.68348250610252,catapult,DSP,0,catapult_fpga_latency
Throughput,40.68348250610252,catapult,BRAM,0,catapult_fpga_latency
Throughput,21.410983834707203,catapult,CLB,675,catapult_fpga_latency
Throughput,21.410983834707203,catapult,LUT,3278,catapult_fpga_latency
Throughput,21.410983834707203,catapult,FF,1380,catapult_fpga_latency
Throughput,21.410983834707203,catapult,DSP,0,catapult_fpga_latency
Throughput,21.410983834707203,catapult,BRAM,0,catapult_fpga_latency
Throughput,30.498032876879442,catapult,CLB,717,catapult_fpga_latency
Throughput,30.498032876879442,catapult,LUT,4374,catapult_fpga_latency
Throughput,30.498032876879442,catapult,FF,1807,catapult_fpga_latency
Throughput,30.498032876879442,catapult,DSP,0,catapult_fpga_latency
Throughput,30.498032876879442,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.931538780853852,catapult,CLB,720,catapult_fpga_latency
Throughput,31.931538780853852,catapult,LUT,4309,catapult_fpga_latency
Throughput,31.931538780853852,catapult,FF,1823,catapult_fpga_latency
Throughput,31.931538780853852,catapult,DSP,0,catapult_fpga_latency
Throughput,31.931538780853852,catapult,BRAM,0,catapult_fpga_latency
Throughput,39.9696230864543,catapult,CLB,671,catapult_fpga_latency
Throughput,39.9696230864543,catapult,LUT,4067,catapult_fpga_latency
Throughput,39.9696230864543,catapult,FF,1377,catapult_fpga_latency
Throughput,39.9696230864543,catapult,DSP,0,catapult_fpga_latency
Throughput,39.9696230864543,catapult,BRAM,0,catapult_fpga_latency
Throughput,39.9696230864543,catapult,CLB,671,catapult_fpga_latency
Throughput,39.9696230864543,catapult,LUT,4067,catapult_fpga_latency
Throughput,39.9696230864543,catapult,FF,1377,catapult_fpga_latency
Throughput,39.9696230864543,catapult,DSP,0,catapult_fpga_latency
Throughput,39.9696230864543,catapult,BRAM,0,catapult_fpga_latency
Throughput,39.9696230864543,catapult,CLB,671,catapult_fpga_latency
Throughput,39.9696230864543,catapult,LUT,4067,catapult_fpga_latency
Throughput,39.9696230864543,catapult,FF,1377,catapult_fpga_latency
Throughput,39.9696230864543,catapult,DSP,0,catapult_fpga_latency
Throughput,39.9696230864543,catapult,BRAM,0,catapult_fpga_latency
Throughput,39.9696230864543,catapult,CLB,671,catapult_fpga_latency
Throughput,39.9696230864543,catapult,LUT,4067,catapult_fpga_latency
Throughput,39.9696230864543,catapult,FF,1377,catapult_fpga_latency
Throughput,39.9696230864543,catapult,DSP,0,catapult_fpga_latency
Throughput,39.9696230864543,catapult,BRAM,0,catapult_fpga_latency
Throughput,39.9696230864543,catapult,CLB,671,catapult_fpga_latency
Throughput,39.9696230864543,catapult,LUT,4067,catapult_fpga_latency
Throughput,39.9696230864543,catapult,FF,1377,catapult_fpga_latency
Throughput,39.9696230864543,catapult,DSP,0,catapult_fpga_latency
Throughput,39.9696230864543,catapult,BRAM,0,catapult_fpga_latency
Throughput,29.768106450748668,catapult,CLB,729,catapult_fpga_latency
Throughput,29.768106450748668,catapult,LUT,4610,catapult_fpga_latency
Throughput,29.768106450748668,catapult,FF,1810,catapult_fpga_latency
Throughput,29.768106450748668,catapult,DSP,0,catapult_fpga_latency
Throughput,29.768106450748668,catapult,BRAM,0,catapult_fpga_latency
Throughput,30.17865765330758,catapult,CLB,753,catapult_fpga_latency
Throughput,30.17865765330758,catapult,LUT,4481,catapult_fpga_latency
Throughput,30.17865765330758,catapult,FF,1825,catapult_fpga_latency
Throughput,30.17865765330758,catapult,DSP,0,catapult_fpga_latency
Throughput,30.17865765330758,catapult,BRAM,0,catapult_fpga_latency
Throughput,41.53168867846167,catapult,CLB,718,catapult_fpga_latency
Throughput,41.53168867846167,catapult,LUT,4489,catapult_fpga_latency
Throughput,41.53168867846167,catapult,FF,1600,catapult_fpga_latency
Throughput,41.53168867846167,catapult,DSP,0,catapult_fpga_latency
Throughput,41.53168867846167,catapult,BRAM,0,catapult_fpga_latency
Throughput,41.53168867846167,catapult,CLB,718,catapult_fpga_latency
Throughput,41.53168867846167,catapult,LUT,4489,catapult_fpga_latency
Throughput,41.53168867846167,catapult,FF,1600,catapult_fpga_latency
Throughput,41.53168867846167,catapult,DSP,0,catapult_fpga_latency
Throughput,41.53168867846167,catapult,BRAM,0,catapult_fpga_latency
Throughput,41.53168867846167,catapult,CLB,718,catapult_fpga_latency
Throughput,41.53168867846167,catapult,LUT,4489,catapult_fpga_latency
Throughput,41.53168867846167,catapult,FF,1600,catapult_fpga_latency
Throughput,41.53168867846167,catapult,DSP,0,catapult_fpga_latency
Throughput,41.53168867846167,catapult,BRAM,0,catapult_fpga_latency
Throughput,41.53168867846167,catapult,CLB,718,catapult_fpga_latency
Throughput,41.53168867846167,catapult,LUT,4489,catapult_fpga_latency
Throughput,41.53168867846167,catapult,FF,1600,catapult_fpga_latency
Throughput,41.53168867846167,catapult,DSP,0,catapult_fpga_latency
Throughput,41.53168867846167,catapult,BRAM,0,catapult_fpga_latency
Throughput,41.53168867846167,catapult,CLB,718,catapult_fpga_latency
Throughput,41.53168867846167,catapult,LUT,4489,catapult_fpga_latency
Throughput,41.53168867846167,catapult,FF,1600,catapult_fpga_latency
Throughput,41.53168867846167,catapult,DSP,0,catapult_fpga_latency
Throughput,41.53168867846167,catapult,BRAM,0,catapult_fpga_latency
Throughput,23.410431688360337,catapult,CLB,708,catapult_fpga_latency
Throughput,23.410431688360337,catapult,LUT,3585,catapult_fpga_latency
Throughput,23.410431688360337,catapult,FF,1370,catapult_fpga_latency
Throughput,23.410431688360337,catapult,DSP,0,catapult_fpga_latency
Throughput,23.410431688360337,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.107101751329825,catapult,CLB,628,catapult_fpga_latency
Throughput,31.107101751329825,catapult,LUT,3857,catapult_fpga_latency
Throughput,31.107101751329825,catapult,FF,1423,catapult_fpga_latency
Throughput,31.107101751329825,catapult,DSP,0,catapult_fpga_latency
Throughput,31.107101751329825,catapult,BRAM,0,catapult_fpga_latency
Throughput,29.939223376545613,catapult,CLB,659,catapult_fpga_latency
Throughput,29.939223376545613,catapult,LUT,3908,catapult_fpga_latency
Throughput,29.939223376545613,catapult,FF,1819,catapult_fpga_latency
Throughput,29.939223376545613,catapult,DSP,0,catapult_fpga_latency
Throughput,29.939223376545613,catapult,BRAM,0,catapult_fpga_latency
Throughput,40.18485031143259,catapult,CLB,592,catapult_fpga_latency
Throughput,40.18485031143259,catapult,LUT,3827,catapult_fpga_latency
Throughput,40.18485031143259,catapult,FF,1361,catapult_fpga_latency
Throughput,40.18485031143259,catapult,DSP,0,catapult_fpga_latency
Throughput,40.18485031143259,catapult,BRAM,0,catapult_fpga_latency
Throughput,40.18485031143259,catapult,CLB,592,catapult_fpga_latency
Throughput,40.18485031143259,catapult,LUT,3827,catapult_fpga_latency
Throughput,40.18485031143259,catapult,FF,1361,catapult_fpga_latency
Throughput,40.18485031143259,catapult,DSP,0,catapult_fpga_latency
Throughput,40.18485031143259,catapult,BRAM,0,catapult_fpga_latency
Throughput,40.18485031143259,catapult,CLB,592,catapult_fpga_latency
Throughput,40.18485031143259,catapult,LUT,3827,catapult_fpga_latency
Throughput,40.18485031143259,catapult,FF,1361,catapult_fpga_latency
Throughput,40.18485031143259,catapult,DSP,0,catapult_fpga_latency
Throughput,40.18485031143259,catapult,BRAM,0,catapult_fpga_latency
Throughput,40.18485031143259,catapult,CLB,592,catapult_fpga_latency
Throughput,40.18485031143259,catapult,LUT,3827,catapult_fpga_latency
Throughput,40.18485031143259,catapult,FF,1361,catapult_fpga_latency
Throughput,40.18485031143259,catapult,DSP,0,catapult_fpga_latency
Throughput,40.18485031143259,catapult,BRAM,0,catapult_fpga_latency
Throughput,40.18485031143259,catapult,CLB,592,catapult_fpga_latency
Throughput,40.18485031143259,catapult,LUT,3827,catapult_fpga_latency
Throughput,40.18485031143259,catapult,FF,1361,catapult_fpga_latency
Throughput,40.18485031143259,catapult,DSP,0,catapult_fpga_latency
Throughput,40.18485031143259,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.199647368181058,catapult,CLB,935,catapult_fpga_latency
Throughput,15.199647368181058,catapult,LUT,4663,catapult_fpga_latency
Throughput,15.199647368181058,catapult,FF,1470,catapult_fpga_latency
Throughput,15.199647368181058,catapult,DSP,0,catapult_fpga_latency
Throughput,15.199647368181058,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.13042425709617,catapult,CLB,833,catapult_fpga_latency
Throughput,15.13042425709617,catapult,LUT,4897,catapult_fpga_latency
Throughput,15.13042425709617,catapult,FF,1496,catapult_fpga_latency
Throughput,15.13042425709617,catapult,DSP,0,catapult_fpga_latency
Throughput,15.13042425709617,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.766156368738866,catapult,CLB,809,catapult_fpga_latency
Throughput,15.766156368738866,catapult,LUT,4992,catapult_fpga_latency
Throughput,15.766156368738866,catapult,FF,1652,catapult_fpga_latency
Throughput,15.766156368738866,catapult,DSP,0,catapult_fpga_latency
Throughput,15.766156368738866,catapult,BRAM,0,catapult_fpga_latency
Throughput,23.256895669566024,catapult,CLB,1010,catapult_fpga_latency
Throughput,23.256895669566024,catapult,LUT,5968,catapult_fpga_latency
Throughput,23.256895669566024,catapult,FF,1563,catapult_fpga_latency
Throughput,23.256895669566024,catapult,DSP,0,catapult_fpga_latency
Throughput,23.256895669566024,catapult,BRAM,0,catapult_fpga_latency
Throughput,23.256895669566024,catapult,CLB,1010,catapult_fpga_latency
Throughput,23.256895669566024,catapult,LUT,5968,catapult_fpga_latency
Throughput,23.256895669566024,catapult,FF,1563,catapult_fpga_latency
Throughput,23.256895669566024,catapult,DSP,0,catapult_fpga_latency
Throughput,23.256895669566024,catapult,BRAM,0,catapult_fpga_latency
Throughput,23.256895669566024,catapult,CLB,1010,catapult_fpga_latency
Throughput,23.256895669566024,catapult,LUT,5968,catapult_fpga_latency
Throughput,23.256895669566024,catapult,FF,1563,catapult_fpga_latency
Throughput,23.256895669566024,catapult,DSP,0,catapult_fpga_latency
Throughput,23.256895669566024,catapult,BRAM,0,catapult_fpga_latency
Throughput,23.256895669566024,catapult,CLB,1010,catapult_fpga_latency
Throughput,23.256895669566024,catapult,LUT,5968,catapult_fpga_latency
Throughput,23.256895669566024,catapult,FF,1563,catapult_fpga_latency
Throughput,23.256895669566024,catapult,DSP,0,catapult_fpga_latency
Throughput,23.256895669566024,catapult,BRAM,0,catapult_fpga_latency
Throughput,23.256895669566024,catapult,CLB,1010,catapult_fpga_latency
Throughput,23.256895669566024,catapult,LUT,5968,catapult_fpga_latency
Throughput,23.256895669566024,catapult,FF,1563,catapult_fpga_latency
Throughput,23.256895669566024,catapult,DSP,0,catapult_fpga_latency
Throughput,23.256895669566024,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.66514192618585,catapult,CLB,873,catapult_fpga_latency
Throughput,15.66514192618585,catapult,LUT,4063,catapult_fpga_latency
Throughput,15.66514192618585,catapult,FF,1457,catapult_fpga_latency
Throughput,15.66514192618585,catapult,DSP,0,catapult_fpga_latency
Throughput,15.66514192618585,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.09062238527386,catapult,CLB,773,catapult_fpga_latency
Throughput,16.09062238527386,catapult,LUT,4693,catapult_fpga_latency
Throughput,16.09062238527386,catapult,FF,1492,catapult_fpga_latency
Throughput,16.09062238527386,catapult,DSP,0,catapult_fpga_latency
Throughput,16.09062238527386,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.424005922818274,catapult,CLB,771,catapult_fpga_latency
Throughput,15.424005922818274,catapult,LUT,4667,catapult_fpga_latency
Throughput,15.424005922818274,catapult,FF,1637,catapult_fpga_latency
Throughput,15.424005922818274,catapult,DSP,0,catapult_fpga_latency
Throughput,15.424005922818274,catapult,BRAM,0,catapult_fpga_latency
Throughput,23.138507103521682,catapult,CLB,997,catapult_fpga_latency
Throughput,23.138507103521682,catapult,LUT,6081,catapult_fpga_latency
Throughput,23.138507103521682,catapult,FF,1562,catapult_fpga_latency
Throughput,23.138507103521682,catapult,DSP,0,catapult_fpga_latency
Throughput,23.138507103521682,catapult,BRAM,0,catapult_fpga_latency
Throughput,23.138507103521682,catapult,CLB,997,catapult_fpga_latency
Throughput,23.138507103521682,catapult,LUT,6081,catapult_fpga_latency
Throughput,23.138507103521682,catapult,FF,1562,catapult_fpga_latency
Throughput,23.138507103521682,catapult,DSP,0,catapult_fpga_latency
Throughput,23.138507103521682,catapult,BRAM,0,catapult_fpga_latency
Throughput,23.138507103521682,catapult,CLB,997,catapult_fpga_latency
Throughput,23.138507103521682,catapult,LUT,6081,catapult_fpga_latency
Throughput,23.138507103521682,catapult,FF,1562,catapult_fpga_latency
Throughput,23.138507103521682,catapult,DSP,0,catapult_fpga_latency
Throughput,23.138507103521682,catapult,BRAM,0,catapult_fpga_latency
Throughput,23.138507103521682,catapult,CLB,997,catapult_fpga_latency
Throughput,23.138507103521682,catapult,LUT,6081,catapult_fpga_latency
Throughput,23.138507103521682,catapult,FF,1562,catapult_fpga_latency
Throughput,23.138507103521682,catapult,DSP,0,catapult_fpga_latency
Throughput,23.138507103521682,catapult,BRAM,0,catapult_fpga_latency
Throughput,23.138507103521682,catapult,CLB,997,catapult_fpga_latency
Throughput,23.138507103521682,catapult,LUT,6081,catapult_fpga_latency
Throughput,23.138507103521682,catapult,FF,1562,catapult_fpga_latency
Throughput,23.138507103521682,catapult,DSP,0,catapult_fpga_latency
Throughput,23.138507103521682,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.049818637049402,catapult,CLB,926,catapult_fpga_latency
Throughput,16.049818637049402,catapult,LUT,4997,catapult_fpga_latency
Throughput,16.049818637049402,catapult,FF,1401,catapult_fpga_latency
Throughput,16.049818637049402,catapult,DSP,0,catapult_fpga_latency
Throughput,16.049818637049402,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.969083853659317,catapult,CLB,783,catapult_fpga_latency
Throughput,15.969083853659317,catapult,LUT,4793,catapult_fpga_latency
Throughput,15.969083853659317,catapult,FF,1498,catapult_fpga_latency
Throughput,15.969083853659317,catapult,DSP,0,catapult_fpga_latency
Throughput,15.969083853659317,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.035663315213032,catapult,CLB,784,catapult_fpga_latency
Throughput,16.035663315213032,catapult,LUT,4792,catapult_fpga_latency
Throughput,16.035663315213032,catapult,FF,1638,catapult_fpga_latency
Throughput,16.035663315213032,catapult,DSP,0,catapult_fpga_latency
Throughput,16.035663315213032,catapult,BRAM,0,catapult_fpga_latency
Throughput,24.764121740422475,catapult,CLB,1124,catapult_fpga_latency
Throughput,24.764121740422475,catapult,LUT,6962,catapult_fpga_latency
Throughput,24.764121740422475,catapult,FF,1677,catapult_fpga_latency
Throughput,24.764121740422475,catapult,DSP,0,catapult_fpga_latency
Throughput,24.764121740422475,catapult,BRAM,0,catapult_fpga_latency
Throughput,24.764121740422475,catapult,CLB,1124,catapult_fpga_latency
Throughput,24.764121740422475,catapult,LUT,6962,catapult_fpga_latency
Throughput,24.764121740422475,catapult,FF,1677,catapult_fpga_latency
Throughput,24.764121740422475,catapult,DSP,0,catapult_fpga_latency
Throughput,24.764121740422475,catapult,BRAM,0,catapult_fpga_latency
Throughput,24.764121740422475,catapult,CLB,1124,catapult_fpga_latency
Throughput,24.764121740422475,catapult,LUT,6962,catapult_fpga_latency
Throughput,24.764121740422475,catapult,FF,1677,catapult_fpga_latency
Throughput,24.764121740422475,catapult,DSP,0,catapult_fpga_latency
Throughput,24.764121740422475,catapult,BRAM,0,catapult_fpga_latency
Throughput,24.764121740422475,catapult,CLB,1124,catapult_fpga_latency
Throughput,24.764121740422475,catapult,LUT,6962,catapult_fpga_latency
Throughput,24.764121740422475,catapult,FF,1677,catapult_fpga_latency
Throughput,24.764121740422475,catapult,DSP,0,catapult_fpga_latency
Throughput,24.764121740422475,catapult,BRAM,0,catapult_fpga_latency
Throughput,24.764121740422475,catapult,CLB,1124,catapult_fpga_latency
Throughput,24.764121740422475,catapult,LUT,6962,catapult_fpga_latency
Throughput,24.764121740422475,catapult,FF,1677,catapult_fpga_latency
Throughput,24.764121740422475,catapult,DSP,0,catapult_fpga_latency
Throughput,24.764121740422475,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.412595172775193,catapult,CLB,889,catapult_fpga_latency
Throughput,15.412595172775193,catapult,LUT,4152,catapult_fpga_latency
Throughput,15.412595172775193,catapult,FF,1452,catapult_fpga_latency
Throughput,15.412595172775193,catapult,DSP,0,catapult_fpga_latency
Throughput,15.412595172775193,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.13684040664838,catapult,CLB,762,catapult_fpga_latency
Throughput,16.13684040664838,catapult,LUT,4352,catapult_fpga_latency
Throughput,16.13684040664838,catapult,FF,1488,catapult_fpga_latency
Throughput,16.13684040664838,catapult,DSP,0,catapult_fpga_latency
Throughput,16.13684040664838,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.540257035851372,catapult,CLB,776,catapult_fpga_latency
Throughput,15.540257035851372,catapult,LUT,4510,catapult_fpga_latency
Throughput,15.540257035851372,catapult,FF,1635,catapult_fpga_latency
Throughput,15.540257035851372,catapult,DSP,0,catapult_fpga_latency
Throughput,15.540257035851372,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.769707181565646,catapult,CLB,947,catapult_fpga_latency
Throughput,22.769707181565646,catapult,LUT,5884,catapult_fpga_latency
Throughput,22.769707181565646,catapult,FF,1544,catapult_fpga_latency
Throughput,22.769707181565646,catapult,DSP,0,catapult_fpga_latency
Throughput,22.769707181565646,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.769707181565646,catapult,CLB,947,catapult_fpga_latency
Throughput,22.769707181565646,catapult,LUT,5884,catapult_fpga_latency
Throughput,22.769707181565646,catapult,FF,1544,catapult_fpga_latency
Throughput,22.769707181565646,catapult,DSP,0,catapult_fpga_latency
Throughput,22.769707181565646,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.769707181565646,catapult,CLB,947,catapult_fpga_latency
Throughput,22.769707181565646,catapult,LUT,5884,catapult_fpga_latency
Throughput,22.769707181565646,catapult,FF,1544,catapult_fpga_latency
Throughput,22.769707181565646,catapult,DSP,0,catapult_fpga_latency
Throughput,22.769707181565646,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.769707181565646,catapult,CLB,947,catapult_fpga_latency
Throughput,22.769707181565646,catapult,LUT,5884,catapult_fpga_latency
Throughput,22.769707181565646,catapult,FF,1544,catapult_fpga_latency
Throughput,22.769707181565646,catapult,DSP,0,catapult_fpga_latency
Throughput,22.769707181565646,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.339280866711087,catapult,CLB,950,catapult_fpga_latency
Throughput,12.339280866711087,catapult,LUT,5074,catapult_fpga_latency
Throughput,12.339280866711087,catapult,FF,1573,catapult_fpga_latency
Throughput,12.339280866711087,catapult,DSP,0,catapult_fpga_latency
Throughput,12.339280866711087,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.44508605777009,catapult,CLB,904,catapult_fpga_latency
Throughput,12.44508605777009,catapult,LUT,5520,catapult_fpga_latency
Throughput,12.44508605777009,catapult,FF,1959,catapult_fpga_latency
Throughput,12.44508605777009,catapult,DSP,0,catapult_fpga_latency
Throughput,12.44508605777009,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.49234678069034,catapult,CLB,995,catapult_fpga_latency
Throughput,15.49234678069034,catapult,LUT,5865,catapult_fpga_latency
Throughput,15.49234678069034,catapult,FF,1985,catapult_fpga_latency
Throughput,15.49234678069034,catapult,DSP,0,catapult_fpga_latency
Throughput,15.49234678069034,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.945657200261508,catapult,CLB,1097,catapult_fpga_latency
Throughput,15.945657200261508,catapult,LUT,6967,catapult_fpga_latency
Throughput,15.945657200261508,catapult,FF,1521,catapult_fpga_latency
Throughput,15.945657200261508,catapult,DSP,0,catapult_fpga_latency
Throughput,15.945657200261508,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.945657200261508,catapult,CLB,1097,catapult_fpga_latency
Throughput,15.945657200261508,catapult,LUT,6967,catapult_fpga_latency
Throughput,15.945657200261508,catapult,FF,1521,catapult_fpga_latency
Throughput,15.945657200261508,catapult,DSP,0,catapult_fpga_latency
Throughput,15.945657200261508,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.945657200261508,catapult,CLB,1097,catapult_fpga_latency
Throughput,15.945657200261508,catapult,LUT,6967,catapult_fpga_latency
Throughput,15.945657200261508,catapult,FF,1521,catapult_fpga_latency
Throughput,15.945657200261508,catapult,DSP,0,catapult_fpga_latency
Throughput,15.945657200261508,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.945657200261508,catapult,CLB,1097,catapult_fpga_latency
Throughput,15.945657200261508,catapult,LUT,6967,catapult_fpga_latency
Throughput,15.945657200261508,catapult,FF,1521,catapult_fpga_latency
Throughput,15.945657200261508,catapult,DSP,0,catapult_fpga_latency
Throughput,15.945657200261508,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.945657200261508,catapult,CLB,1097,catapult_fpga_latency
Throughput,15.945657200261508,catapult,LUT,6967,catapult_fpga_latency
Throughput,15.945657200261508,catapult,FF,1521,catapult_fpga_latency
Throughput,15.945657200261508,catapult,DSP,0,catapult_fpga_latency
Throughput,15.945657200261508,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.43811408374987,catapult,CLB,965,catapult_fpga_latency
Throughput,11.43811408374987,catapult,LUT,4673,catapult_fpga_latency
Throughput,11.43811408374987,catapult,FF,1561,catapult_fpga_latency
Throughput,11.43811408374987,catapult,DSP,0,catapult_fpga_latency
Throughput,11.43811408374987,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.494845876076118,catapult,CLB,892,catapult_fpga_latency
Throughput,12.494845876076118,catapult,LUT,5297,catapult_fpga_latency
Throughput,12.494845876076118,catapult,FF,1951,catapult_fpga_latency
Throughput,12.494845876076118,catapult,DSP,0,catapult_fpga_latency
Throughput,12.494845876076118,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.459773668913487,catapult,CLB,950,catapult_fpga_latency
Throughput,15.459773668913487,catapult,LUT,5712,catapult_fpga_latency
Throughput,15.459773668913487,catapult,FF,1980,catapult_fpga_latency
Throughput,15.459773668913487,catapult,DSP,0,catapult_fpga_latency
Throughput,15.459773668913487,catapult,BRAM,0,catapult_fpga_latency
Throughput,17.304031839418585,catapult,CLB,1094,catapult_fpga_latency
Throughput,17.304031839418585,catapult,LUT,6698,catapult_fpga_latency
Throughput,17.304031839418585,catapult,FF,1514,catapult_fpga_latency
Throughput,17.304031839418585,catapult,DSP,0,catapult_fpga_latency
Throughput,17.304031839418585,catapult,BRAM,0,catapult_fpga_latency
Throughput,17.304031839418585,catapult,CLB,1094,catapult_fpga_latency
Throughput,17.304031839418585,catapult,LUT,6698,catapult_fpga_latency
Throughput,17.304031839418585,catapult,FF,1514,catapult_fpga_latency
Throughput,17.304031839418585,catapult,DSP,0,catapult_fpga_latency
Throughput,17.304031839418585,catapult,BRAM,0,catapult_fpga_latency
Throughput,17.304031839418585,catapult,CLB,1094,catapult_fpga_latency
Throughput,17.304031839418585,catapult,LUT,6698,catapult_fpga_latency
Throughput,17.304031839418585,catapult,FF,1514,catapult_fpga_latency
Throughput,17.304031839418585,catapult,DSP,0,catapult_fpga_latency
Throughput,17.304031839418585,catapult,BRAM,0,catapult_fpga_latency
Throughput,17.304031839418585,catapult,CLB,1094,catapult_fpga_latency
Throughput,17.304031839418585,catapult,LUT,6698,catapult_fpga_latency
Throughput,17.304031839418585,catapult,FF,1514,catapult_fpga_latency
Throughput,17.304031839418585,catapult,DSP,0,catapult_fpga_latency
Throughput,17.304031839418585,catapult,BRAM,0,catapult_fpga_latency
Throughput,17.304031839418585,catapult,CLB,1094,catapult_fpga_latency
Throughput,17.304031839418585,catapult,LUT,6698,catapult_fpga_latency
Throughput,17.304031839418585,catapult,FF,1514,catapult_fpga_latency
Throughput,17.304031839418585,catapult,DSP,0,catapult_fpga_latency
Throughput,17.304031839418585,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.944434490749035,catapult,CLB,1029,catapult_fpga_latency
Throughput,11.944434490749035,catapult,LUT,5509,catapult_fpga_latency
Throughput,11.944434490749035,catapult,FF,1503,catapult_fpga_latency
Throughput,11.944434490749035,catapult,DSP,0,catapult_fpga_latency
Throughput,11.944434490749035,catapult,BRAM,0,catapult_fpga_latency
Throughput,13.207771452722781,catapult,CLB,916,catapult_fpga_latency
Throughput,13.207771452722781,catapult,LUT,5442,catapult_fpga_latency
Throughput,13.207771452722781,catapult,FF,1954,catapult_fpga_latency
Throughput,13.207771452722781,catapult,DSP,0,catapult_fpga_latency
Throughput,13.207771452722781,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.1277316345456,catapult,CLB,967,catapult_fpga_latency
Throughput,16.1277316345456,catapult,LUT,5661,catapult_fpga_latency
Throughput,16.1277316345456,catapult,FF,1973,catapult_fpga_latency
Throughput,16.1277316345456,catapult,DSP,0,catapult_fpga_latency
Throughput,16.1277316345456,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.079238487265243,catapult,CLB,1208,catapult_fpga_latency
Throughput,16.079238487265243,catapult,LUT,7443,catapult_fpga_latency
Throughput,16.079238487265243,catapult,FF,1539,catapult_fpga_latency
Throughput,16.079238487265243,catapult,DSP,0,catapult_fpga_latency
Throughput,16.079238487265243,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.079238487265243,catapult,CLB,1208,catapult_fpga_latency
Throughput,16.079238487265243,catapult,LUT,7443,catapult_fpga_latency
Throughput,16.079238487265243,catapult,FF,1539,catapult_fpga_latency
Throughput,16.079238487265243,catapult,DSP,0,catapult_fpga_latency
Throughput,16.079238487265243,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.079238487265243,catapult,CLB,1208,catapult_fpga_latency
Throughput,16.079238487265243,catapult,LUT,7443,catapult_fpga_latency
Throughput,16.079238487265243,catapult,FF,1539,catapult_fpga_latency
Throughput,16.079238487265243,catapult,DSP,0,catapult_fpga_latency
Throughput,16.079238487265243,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.079238487265243,catapult,CLB,1208,catapult_fpga_latency
Throughput,16.079238487265243,catapult,LUT,7443,catapult_fpga_latency
Throughput,16.079238487265243,catapult,FF,1539,catapult_fpga_latency
Throughput,16.079238487265243,catapult,DSP,0,catapult_fpga_latency
Throughput,16.079238487265243,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.355764753977356,catapult,CLB,936,catapult_fpga_latency
Throughput,11.355764753977356,catapult,LUT,4564,catapult_fpga_latency
Throughput,11.355764753977356,catapult,FF,1557,catapult_fpga_latency
Throughput,11.355764753977356,catapult,DSP,0,catapult_fpga_latency
Throughput,11.355764753977356,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.669132924542645,catapult,CLB,811,catapult_fpga_latency
Throughput,12.669132924542645,catapult,LUT,4789,catapult_fpga_latency
Throughput,12.669132924542645,catapult,FF,1567,catapult_fpga_latency
Throughput,12.669132924542645,catapult,DSP,0,catapult_fpga_latency
Throughput,12.669132924542645,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.633305193383986,catapult,CLB,938,catapult_fpga_latency
Throughput,15.633305193383986,catapult,LUT,5580,catapult_fpga_latency
Throughput,15.633305193383986,catapult,FF,1971,catapult_fpga_latency
Throughput,15.633305193383986,catapult,DSP,0,catapult_fpga_latency
Throughput,15.633305193383986,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.956912485374662,catapult,CLB,1316,catapult_fpga_latency
Throughput,16.956912485374662,catapult,LUT,7274,catapult_fpga_latency
Throughput,16.956912485374662,catapult,FF,1500,catapult_fpga_latency
Throughput,16.956912485374662,catapult,DSP,0,catapult_fpga_latency
Throughput,16.956912485374662,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.956912485374662,catapult,CLB,1316,catapult_fpga_latency
Throughput,16.956912485374662,catapult,LUT,7274,catapult_fpga_latency
Throughput,16.956912485374662,catapult,FF,1500,catapult_fpga_latency
Throughput,16.956912485374662,catapult,DSP,0,catapult_fpga_latency
Throughput,16.956912485374662,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.956912485374662,catapult,CLB,1316,catapult_fpga_latency
Throughput,16.956912485374662,catapult,LUT,7274,catapult_fpga_latency
Throughput,16.956912485374662,catapult,FF,1500,catapult_fpga_latency
Throughput,16.956912485374662,catapult,DSP,0,catapult_fpga_latency
Throughput,16.956912485374662,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.956912485374662,catapult,CLB,1316,catapult_fpga_latency
Throughput,16.956912485374662,catapult,LUT,7274,catapult_fpga_latency
Throughput,16.956912485374662,catapult,FF,1500,catapult_fpga_latency
Throughput,16.956912485374662,catapult,DSP,0,catapult_fpga_latency
Throughput,16.956912485374662,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.956912485374662,catapult,CLB,1316,catapult_fpga_latency
Throughput,16.956912485374662,catapult,LUT,7274,catapult_fpga_latency
Throughput,16.956912485374662,catapult,FF,1500,catapult_fpga_latency
Throughput,16.956912485374662,catapult,DSP,0,catapult_fpga_latency
Throughput,16.956912485374662,catapult,BRAM,0,catapult_fpga_latency
Throughput,153.37423312883436,catapult,CLB,492,catapult_fpga_latency
Throughput,153.37423312883436,catapult,LUT,2547,catapult_fpga_latency
Throughput,153.37423312883436,catapult,FF,1338,catapult_fpga_latency
Throughput,153.37423312883436,catapult,DSP,0,catapult_fpga_latency
Throughput,153.37423312883436,catapult,BRAM,0,catapult_fpga_latency
Throughput,158.60428231562253,catapult,CLB,578,catapult_fpga_latency
Throughput,158.60428231562253,catapult,LUT,3571,catapult_fpga_latency
Throughput,158.60428231562253,catapult,FF,1376,catapult_fpga_latency
Throughput,158.60428231562253,catapult,DSP,0,catapult_fpga_latency
Throughput,158.60428231562253,catapult,BRAM,0,catapult_fpga_latency
Throughput,134.75272874275706,catapult,CLB,550,catapult_fpga_latency
Throughput,134.75272874275706,catapult,LUT,3401,catapult_fpga_latency
Throughput,134.75272874275706,catapult,FF,1536,catapult_fpga_latency
Throughput,134.75272874275706,catapult,DSP,0,catapult_fpga_latency
Throughput,134.75272874275706,catapult,BRAM,0,catapult_fpga_latency
Throughput,275.25461051472615,catapult,CLB,353,catapult_fpga_latency
Throughput,275.25461051472615,catapult,LUT,2071,catapult_fpga_latency
Throughput,275.25461051472615,catapult,FF,1228,catapult_fpga_latency
Throughput,275.25461051472615,catapult,DSP,0,catapult_fpga_latency
Throughput,275.25461051472615,catapult,BRAM,0,catapult_fpga_latency
Throughput,275.25461051472615,catapult,CLB,353,catapult_fpga_latency
Throughput,275.25461051472615,catapult,LUT,2071,catapult_fpga_latency
Throughput,275.25461051472615,catapult,FF,1228,catapult_fpga_latency
Throughput,275.25461051472615,catapult,DSP,0,catapult_fpga_latency
Throughput,275.25461051472615,catapult,BRAM,0,catapult_fpga_latency
Throughput,275.25461051472615,catapult,CLB,353,catapult_fpga_latency
Throughput,275.25461051472615,catapult,LUT,2071,catapult_fpga_latency
Throughput,275.25461051472615,catapult,FF,1228,catapult_fpga_latency
Throughput,275.25461051472615,catapult,DSP,0,catapult_fpga_latency
Throughput,275.25461051472615,catapult,BRAM,0,catapult_fpga_latency
Throughput,275.25461051472615,catapult,CLB,353,catapult_fpga_latency
Throughput,275.25461051472615,catapult,LUT,2071,catapult_fpga_latency
Throughput,275.25461051472615,catapult,FF,1228,catapult_fpga_latency
Throughput,275.25461051472615,catapult,DSP,0,catapult_fpga_latency
Throughput,275.25461051472615,catapult,BRAM,0,catapult_fpga_latency
Throughput,275.25461051472615,catapult,CLB,353,catapult_fpga_latency
Throughput,275.25461051472615,catapult,LUT,2071,catapult_fpga_latency
Throughput,275.25461051472615,catapult,FF,1228,catapult_fpga_latency
Throughput,275.25461051472615,catapult,DSP,0,catapult_fpga_latency
Throughput,275.25461051472615,catapult,BRAM,0,catapult_fpga_latency
Throughput,141.88422247446084,catapult,CLB,422,catapult_fpga_latency
Throughput,141.88422247446084,catapult,LUT,1950,catapult_fpga_latency
Throughput,141.88422247446084,catapult,FF,1328,catapult_fpga_latency
Throughput,141.88422247446084,catapult,DSP,0,catapult_fpga_latency
Throughput,141.88422247446084,catapult,BRAM,0,catapult_fpga_latency
Throughput,149.47683109118088,catapult,CLB,531,catapult_fpga_latency
Throughput,149.47683109118088,catapult,LUT,3412,catapult_fpga_latency
Throughput,149.47683109118088,catapult,FF,1371,catapult_fpga_latency
Throughput,149.47683109118088,catapult,DSP,0,catapult_fpga_latency
Throughput,149.47683109118088,catapult,BRAM,0,catapult_fpga_latency
Throughput,162.41676140977748,catapult,CLB,541,catapult_fpga_latency
Throughput,162.41676140977748,catapult,LUT,3459,catapult_fpga_latency
Throughput,162.41676140977748,catapult,FF,1520,catapult_fpga_latency
Throughput,162.41676140977748,catapult,DSP,0,catapult_fpga_latency
Throughput,162.41676140977748,catapult,BRAM,0,catapult_fpga_latency
Throughput,237.02299123014933,catapult,CLB,353,catapult_fpga_latency
Throughput,237.02299123014933,catapult,LUT,2172,catapult_fpga_latency
Throughput,237.02299123014933,catapult,FF,1227,catapult_fpga_latency
Throughput,237.02299123014933,catapult,DSP,0,catapult_fpga_latency
Throughput,237.02299123014933,catapult,BRAM,0,catapult_fpga_latency
Throughput,237.02299123014933,catapult,CLB,353,catapult_fpga_latency
Throughput,237.02299123014933,catapult,LUT,2172,catapult_fpga_latency
Throughput,237.02299123014933,catapult,FF,1227,catapult_fpga_latency
Throughput,237.02299123014933,catapult,DSP,0,catapult_fpga_latency
Throughput,237.02299123014933,catapult,BRAM,0,catapult_fpga_latency
Throughput,237.02299123014933,catapult,CLB,353,catapult_fpga_latency
Throughput,237.02299123014933,catapult,LUT,2172,catapult_fpga_latency
Throughput,237.02299123014933,catapult,FF,1227,catapult_fpga_latency
Throughput,237.02299123014933,catapult,DSP,0,catapult_fpga_latency
Throughput,237.02299123014933,catapult,BRAM,0,catapult_fpga_latency
Throughput,237.02299123014933,catapult,CLB,353,catapult_fpga_latency
Throughput,237.02299123014933,catapult,LUT,2172,catapult_fpga_latency
Throughput,237.02299123014933,catapult,FF,1227,catapult_fpga_latency
Throughput,237.02299123014933,catapult,DSP,0,catapult_fpga_latency
Throughput,237.02299123014933,catapult,BRAM,0,catapult_fpga_latency
Throughput,237.02299123014933,catapult,CLB,353,catapult_fpga_latency
Throughput,237.02299123014933,catapult,LUT,2172,catapult_fpga_latency
Throughput,237.02299123014933,catapult,FF,1227,catapult_fpga_latency
Throughput,237.02299123014933,catapult,DSP,0,catapult_fpga_latency
Throughput,237.02299123014933,catapult,BRAM,0,catapult_fpga_latency
Throughput,144.48779078167894,catapult,CLB,561,catapult_fpga_latency
Throughput,144.48779078167894,catapult,LUT,2775,catapult_fpga_latency
Throughput,144.48779078167894,catapult,FF,1278,catapult_fpga_latency
Throughput,144.48779078167894,catapult,DSP,0,catapult_fpga_latency
Throughput,144.48779078167894,catapult,BRAM,0,catapult_fpga_latency
Throughput,155.32774153463808,catapult,CLB,537,catapult_fpga_latency
Throughput,155.32774153463808,catapult,LUT,3238,catapult_fpga_latency
Throughput,155.32774153463808,catapult,FF,1390,catapult_fpga_latency
Throughput,155.32774153463808,catapult,DSP,0,catapult_fpga_latency
Throughput,155.32774153463808,catapult,BRAM,0,catapult_fpga_latency
Throughput,151.74506828528072,catapult,CLB,560,catapult_fpga_latency
Throughput,151.74506828528072,catapult,LUT,3506,catapult_fpga_latency
Throughput,151.74506828528072,catapult,FF,1534,catapult_fpga_latency
Throughput,151.74506828528072,catapult,DSP,0,catapult_fpga_latency
Throughput,151.74506828528072,catapult,BRAM,0,catapult_fpga_latency
Throughput,235.3494939985879,catapult,CLB,508,catapult_fpga_latency
Throughput,235.3494939985879,catapult,LUT,3238,catapult_fpga_latency
Throughput,235.3494939985879,catapult,FF,1441,catapult_fpga_latency
Throughput,235.3494939985879,catapult,DSP,0,catapult_fpga_latency
Throughput,235.3494939985879,catapult,BRAM,0,catapult_fpga_latency
Throughput,235.3494939985879,catapult,CLB,508,catapult_fpga_latency
Throughput,235.3494939985879,catapult,LUT,3238,catapult_fpga_latency
Throughput,235.3494939985879,catapult,FF,1441,catapult_fpga_latency
Throughput,235.3494939985879,catapult,DSP,0,catapult_fpga_latency
Throughput,235.3494939985879,catapult,BRAM,0,catapult_fpga_latency
Throughput,235.3494939985879,catapult,CLB,508,catapult_fpga_latency
Throughput,235.3494939985879,catapult,LUT,3238,catapult_fpga_latency
Throughput,235.3494939985879,catapult,FF,1441,catapult_fpga_latency
Throughput,235.3494939985879,catapult,DSP,0,catapult_fpga_latency
Throughput,235.3494939985879,catapult,BRAM,0,catapult_fpga_latency
Throughput,235.3494939985879,catapult,CLB,508,catapult_fpga_latency
Throughput,235.3494939985879,catapult,LUT,3238,catapult_fpga_latency
Throughput,235.3494939985879,catapult,FF,1441,catapult_fpga_latency
Throughput,235.3494939985879,catapult,DSP,0,catapult_fpga_latency
Throughput,235.3494939985879,catapult,BRAM,0,catapult_fpga_latency
Throughput,235.3494939985879,catapult,CLB,508,catapult_fpga_latency
Throughput,235.3494939985879,catapult,LUT,3238,catapult_fpga_latency
Throughput,235.3494939985879,catapult,FF,1441,catapult_fpga_latency
Throughput,235.3494939985879,catapult,DSP,0,catapult_fpga_latency
Throughput,235.3494939985879,catapult,BRAM,0,catapult_fpga_latency
Throughput,144.55044810638913,catapult,CLB,406,catapult_fpga_latency
Throughput,144.55044810638913,catapult,LUT,1851,catapult_fpga_latency
Throughput,144.55044810638913,catapult,FF,1324,catapult_fpga_latency
Throughput,144.55044810638913,catapult,DSP,0,catapult_fpga_latency
Throughput,144.55044810638913,catapult,BRAM,0,catapult_fpga_latency
Throughput,148.21402104639097,catapult,CLB,409,catapult_fpga_latency
Throughput,148.21402104639097,catapult,LUT,2378,catapult_fpga_latency
Throughput,148.21402104639097,catapult,FF,1371,catapult_fpga_latency
Throughput,148.21402104639097,catapult,DSP,0,catapult_fpga_latency
Throughput,148.21402104639097,catapult,BRAM,0,catapult_fpga_latency
Throughput,166.88918558077438,catapult,CLB,505,catapult_fpga_latency
Throughput,166.88918558077438,catapult,LUT,3194,catapult_fpga_latency
Throughput,166.88918558077438,catapult,FF,1517,catapult_fpga_latency
Throughput,166.88918558077438,catapult,DSP,0,catapult_fpga_latency
Throughput,166.88918558077438,catapult,BRAM,0,catapult_fpga_latency
Throughput,244.37927663734115,catapult,CLB,302,catapult_fpga_latency
Throughput,244.37927663734115,catapult,LUT,1925,catapult_fpga_latency
Throughput,244.37927663734115,catapult,FF,1215,catapult_fpga_latency
Throughput,244.37927663734115,catapult,DSP,0,catapult_fpga_latency
Throughput,244.37927663734115,catapult,BRAM,0,catapult_fpga_latency
Throughput,244.37927663734115,catapult,CLB,302,catapult_fpga_latency
Throughput,244.37927663734115,catapult,LUT,1925,catapult_fpga_latency
Throughput,244.37927663734115,catapult,FF,1215,catapult_fpga_latency
Throughput,244.37927663734115,catapult,DSP,0,catapult_fpga_latency
Throughput,244.37927663734115,catapult,BRAM,0,catapult_fpga_latency
Throughput,244.37927663734115,catapult,CLB,302,catapult_fpga_latency
Throughput,244.37927663734115,catapult,LUT,1925,catapult_fpga_latency
Throughput,244.37927663734115,catapult,FF,1215,catapult_fpga_latency
Throughput,244.37927663734115,catapult,DSP,0,catapult_fpga_latency
Throughput,244.37927663734115,catapult,BRAM,0,catapult_fpga_latency
Throughput,244.37927663734115,catapult,CLB,302,catapult_fpga_latency
Throughput,244.37927663734115,catapult,LUT,1925,catapult_fpga_latency
Throughput,244.37927663734115,catapult,FF,1215,catapult_fpga_latency
Throughput,244.37927663734115,catapult,DSP,0,catapult_fpga_latency
Throughput,244.37927663734115,catapult,BRAM,0,catapult_fpga_latency
Throughput,244.37927663734115,catapult,CLB,302,catapult_fpga_latency
Throughput,244.37927663734115,catapult,LUT,1925,catapult_fpga_latency
Throughput,244.37927663734115,catapult,FF,1215,catapult_fpga_latency
Throughput,244.37927663734115,catapult,DSP,0,catapult_fpga_latency
Throughput,244.37927663734115,catapult,BRAM,0,catapult_fpga_latency
Throughput,75.40340823405218,catapult,CLB,521,catapult_fpga_latency
Throughput,75.40340823405218,catapult,LUT,2652,catapult_fpga_latency
Throughput,75.40340823405218,catapult,FF,1349,catapult_fpga_latency
Throughput,75.40340823405218,catapult,DSP,0,catapult_fpga_latency
Throughput,75.40340823405218,catapult,BRAM,0,catapult_fpga_latency
Throughput,95.60229445506691,catapult,CLB,585,catapult_fpga_latency
Throughput,95.60229445506691,catapult,LUT,3337,catapult_fpga_latency
Throughput,95.60229445506691,catapult,FF,1763,catapult_fpga_latency
Throughput,95.60229445506691,catapult,DSP,0,catapult_fpga_latency
Throughput,95.60229445506691,catapult,BRAM,0,catapult_fpga_latency
Throughput,98.78494517435543,catapult,CLB,571,catapult_fpga_latency
Throughput,98.78494517435543,catapult,LUT,3339,catapult_fpga_latency
Throughput,98.78494517435543,catapult,FF,1794,catapult_fpga_latency
Throughput,98.78494517435543,catapult,DSP,0,catapult_fpga_latency
Throughput,98.78494517435543,catapult,BRAM,0,catapult_fpga_latency
Throughput,110.21712774165105,catapult,CLB,529,catapult_fpga_latency
Throughput,110.21712774165105,catapult,LUT,3108,catapult_fpga_latency
Throughput,110.21712774165105,catapult,FF,1245,catapult_fpga_latency
Throughput,110.21712774165105,catapult,DSP,0,catapult_fpga_latency
Throughput,110.21712774165105,catapult,BRAM,0,catapult_fpga_latency
Throughput,110.21712774165105,catapult,CLB,529,catapult_fpga_latency
Throughput,110.21712774165105,catapult,LUT,3108,catapult_fpga_latency
Throughput,110.21712774165105,catapult,FF,1245,catapult_fpga_latency
Throughput,110.21712774165105,catapult,DSP,0,catapult_fpga_latency
Throughput,110.21712774165105,catapult,BRAM,0,catapult_fpga_latency
Throughput,110.21712774165105,catapult,CLB,529,catapult_fpga_latency
Throughput,110.21712774165105,catapult,LUT,3108,catapult_fpga_latency
Throughput,110.21712774165105,catapult,FF,1245,catapult_fpga_latency
Throughput,110.21712774165105,catapult,DSP,0,catapult_fpga_latency
Throughput,110.21712774165105,catapult,BRAM,0,catapult_fpga_latency
Throughput,110.21712774165105,catapult,CLB,529,catapult_fpga_latency
Throughput,110.21712774165105,catapult,LUT,3108,catapult_fpga_latency
Throughput,110.21712774165105,catapult,FF,1245,catapult_fpga_latency
Throughput,110.21712774165105,catapult,DSP,0,catapult_fpga_latency
Throughput,110.21712774165105,catapult,BRAM,0,catapult_fpga_latency
Throughput,110.21712774165105,catapult,CLB,529,catapult_fpga_latency
Throughput,110.21712774165105,catapult,LUT,3108,catapult_fpga_latency
Throughput,110.21712774165105,catapult,FF,1245,catapult_fpga_latency
Throughput,110.21712774165105,catapult,DSP,0,catapult_fpga_latency
Throughput,110.21712774165105,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.60582298700355,catapult,CLB,447,catapult_fpga_latency
Throughput,72.60582298700355,catapult,LUT,2154,catapult_fpga_latency
Throughput,72.60582298700355,catapult,FF,1338,catapult_fpga_latency
Throughput,72.60582298700355,catapult,DSP,0,catapult_fpga_latency
Throughput,72.60582298700355,catapult,BRAM,0,catapult_fpga_latency
Throughput,93.09253397877491,catapult,CLB,509,catapult_fpga_latency
Throughput,93.09253397877491,catapult,LUT,3108,catapult_fpga_latency
Throughput,93.09253397877491,catapult,FF,1759,catapult_fpga_latency
Throughput,93.09253397877491,catapult,DSP,0,catapult_fpga_latency
Throughput,93.09253397877491,catapult,BRAM,0,catapult_fpga_latency
Throughput,91.38261902586129,catapult,CLB,510,catapult_fpga_latency
Throughput,91.38261902586129,catapult,LUT,3050,catapult_fpga_latency
Throughput,91.38261902586129,catapult,FF,1780,catapult_fpga_latency
Throughput,91.38261902586129,catapult,DSP,0,catapult_fpga_latency
Throughput,91.38261902586129,catapult,BRAM,0,catapult_fpga_latency
Throughput,109.08694229300752,catapult,CLB,523,catapult_fpga_latency
Throughput,109.08694229300752,catapult,LUT,2979,catapult_fpga_latency
Throughput,109.08694229300752,catapult,FF,1234,catapult_fpga_latency
Throughput,109.08694229300752,catapult,DSP,0,catapult_fpga_latency
Throughput,109.08694229300752,catapult,BRAM,0,catapult_fpga_latency
Throughput,109.08694229300752,catapult,CLB,523,catapult_fpga_latency
Throughput,109.08694229300752,catapult,LUT,2979,catapult_fpga_latency
Throughput,109.08694229300752,catapult,FF,1234,catapult_fpga_latency
Throughput,109.08694229300752,catapult,DSP,0,catapult_fpga_latency
Throughput,109.08694229300752,catapult,BRAM,0,catapult_fpga_latency
Throughput,109.08694229300752,catapult,CLB,523,catapult_fpga_latency
Throughput,109.08694229300752,catapult,LUT,2979,catapult_fpga_latency
Throughput,109.08694229300752,catapult,FF,1234,catapult_fpga_latency
Throughput,109.08694229300752,catapult,DSP,0,catapult_fpga_latency
Throughput,109.08694229300752,catapult,BRAM,0,catapult_fpga_latency
Throughput,109.08694229300752,catapult,CLB,523,catapult_fpga_latency
Throughput,109.08694229300752,catapult,LUT,2979,catapult_fpga_latency
Throughput,109.08694229300752,catapult,FF,1234,catapult_fpga_latency
Throughput,109.08694229300752,catapult,DSP,0,catapult_fpga_latency
Throughput,109.08694229300752,catapult,BRAM,0,catapult_fpga_latency
Throughput,109.08694229300752,catapult,CLB,523,catapult_fpga_latency
Throughput,109.08694229300752,catapult,LUT,2979,catapult_fpga_latency
Throughput,109.08694229300752,catapult,FF,1234,catapult_fpga_latency
Throughput,109.08694229300752,catapult,DSP,0,catapult_fpga_latency
Throughput,109.08694229300752,catapult,BRAM,0,catapult_fpga_latency
Throughput,60.11060351045924,catapult,CLB,617,catapult_fpga_latency
Throughput,60.11060351045924,catapult,LUT,3409,catapult_fpga_latency
Throughput,60.11060351045924,catapult,FF,1293,catapult_fpga_latency
Throughput,60.11060351045924,catapult,DSP,0,catapult_fpga_latency
Throughput,60.11060351045924,catapult,BRAM,0,catapult_fpga_latency
Throughput,76.89350249903883,catapult,CLB,581,catapult_fpga_latency
Throughput,76.89350249903883,catapult,LUT,3455,catapult_fpga_latency
Throughput,76.89350249903883,catapult,FF,1775,catapult_fpga_latency
Throughput,76.89350249903883,catapult,DSP,0,catapult_fpga_latency
Throughput,76.89350249903883,catapult,BRAM,0,catapult_fpga_latency
Throughput,78.78358150161506,catapult,CLB,610,catapult_fpga_latency
Throughput,78.78358150161506,catapult,LUT,3564,catapult_fpga_latency
Throughput,78.78358150161506,catapult,FF,1795,catapult_fpga_latency
Throughput,78.78358150161506,catapult,DSP,0,catapult_fpga_latency
Throughput,78.78358150161506,catapult,BRAM,0,catapult_fpga_latency
Throughput,108.40108401084011,catapult,CLB,577,catapult_fpga_latency
Throughput,108.40108401084011,catapult,LUT,3538,catapult_fpga_latency
Throughput,108.40108401084011,catapult,FF,1454,catapult_fpga_latency
Throughput,108.40108401084011,catapult,DSP,0,catapult_fpga_latency
Throughput,108.40108401084011,catapult,BRAM,0,catapult_fpga_latency
Throughput,108.40108401084011,catapult,CLB,577,catapult_fpga_latency
Throughput,108.40108401084011,catapult,LUT,3538,catapult_fpga_latency
Throughput,108.40108401084011,catapult,FF,1454,catapult_fpga_latency
Throughput,108.40108401084011,catapult,DSP,0,catapult_fpga_latency
Throughput,108.40108401084011,catapult,BRAM,0,catapult_fpga_latency
Throughput,108.40108401084011,catapult,CLB,577,catapult_fpga_latency
Throughput,108.40108401084011,catapult,LUT,3538,catapult_fpga_latency
Throughput,108.40108401084011,catapult,FF,1454,catapult_fpga_latency
Throughput,108.40108401084011,catapult,DSP,0,catapult_fpga_latency
Throughput,108.40108401084011,catapult,BRAM,0,catapult_fpga_latency
Throughput,108.40108401084011,catapult,CLB,577,catapult_fpga_latency
Throughput,108.40108401084011,catapult,LUT,3538,catapult_fpga_latency
Throughput,108.40108401084011,catapult,FF,1454,catapult_fpga_latency
Throughput,108.40108401084011,catapult,DSP,0,catapult_fpga_latency
Throughput,108.40108401084011,catapult,BRAM,0,catapult_fpga_latency
Throughput,108.40108401084011,catapult,CLB,577,catapult_fpga_latency
Throughput,108.40108401084011,catapult,LUT,3538,catapult_fpga_latency
Throughput,108.40108401084011,catapult,FF,1454,catapult_fpga_latency
Throughput,108.40108401084011,catapult,DSP,0,catapult_fpga_latency
Throughput,108.40108401084011,catapult,BRAM,0,catapult_fpga_latency
Throughput,69.15629322268326,catapult,CLB,485,catapult_fpga_latency
Throughput,69.15629322268326,catapult,LUT,2199,catapult_fpga_latency
Throughput,69.15629322268326,catapult,FF,1334,catapult_fpga_latency
Throughput,69.15629322268326,catapult,DSP,0,catapult_fpga_latency
Throughput,69.15629322268326,catapult,BRAM,0,catapult_fpga_latency
Throughput,95.31071292413267,catapult,CLB,448,catapult_fpga_latency
Throughput,95.31071292413267,catapult,LUT,2626,catapult_fpga_latency
Throughput,95.31071292413267,catapult,FF,1375,catapult_fpga_latency
Throughput,95.31071292413267,catapult,DSP,0,catapult_fpga_latency
Throughput,95.31071292413267,catapult,BRAM,0,catapult_fpga_latency
Throughput,97.4089226573154,catapult,CLB,497,catapult_fpga_latency
Throughput,97.4089226573154,catapult,LUT,2840,catapult_fpga_latency
Throughput,97.4089226573154,catapult,FF,1777,catapult_fpga_latency
Throughput,97.4089226573154,catapult,DSP,0,catapult_fpga_latency
Throughput,97.4089226573154,catapult,BRAM,0,catapult_fpga_latency
Throughput,109.30156301235108,catapult,CLB,437,catapult_fpga_latency
Throughput,109.30156301235108,catapult,LUT,2759,catapult_fpga_latency
Throughput,109.30156301235108,catapult,FF,1226,catapult_fpga_latency
Throughput,109.30156301235108,catapult,DSP,0,catapult_fpga_latency
Throughput,109.30156301235108,catapult,BRAM,0,catapult_fpga_latency
Throughput,109.30156301235108,catapult,CLB,437,catapult_fpga_latency
Throughput,109.30156301235108,catapult,LUT,2759,catapult_fpga_latency
Throughput,109.30156301235108,catapult,FF,1226,catapult_fpga_latency
Throughput,109.30156301235108,catapult,DSP,0,catapult_fpga_latency
Throughput,109.30156301235108,catapult,BRAM,0,catapult_fpga_latency
Throughput,109.30156301235108,catapult,CLB,437,catapult_fpga_latency
Throughput,109.30156301235108,catapult,LUT,2759,catapult_fpga_latency
Throughput,109.30156301235108,catapult,FF,1226,catapult_fpga_latency
Throughput,109.30156301235108,catapult,DSP,0,catapult_fpga_latency
Throughput,109.30156301235108,catapult,BRAM,0,catapult_fpga_latency
Throughput,109.30156301235108,catapult,CLB,437,catapult_fpga_latency
Throughput,109.30156301235108,catapult,LUT,2759,catapult_fpga_latency
Throughput,109.30156301235108,catapult,FF,1226,catapult_fpga_latency
Throughput,109.30156301235108,catapult,DSP,0,catapult_fpga_latency
Throughput,109.30156301235108,catapult,BRAM,0,catapult_fpga_latency
Throughput,109.30156301235108,catapult,CLB,437,catapult_fpga_latency
Throughput,109.30156301235108,catapult,LUT,2759,catapult_fpga_latency
Throughput,109.30156301235108,catapult,FF,1226,catapult_fpga_latency
Throughput,109.30156301235108,catapult,DSP,0,catapult_fpga_latency
Throughput,109.30156301235108,catapult,BRAM,0,catapult_fpga_latency
Throughput,40.086587027980435,catapult,CLB,639,catapult_fpga_latency
Throughput,40.086587027980435,catapult,LUT,3419,catapult_fpga_latency
Throughput,40.086587027980435,catapult,FF,1445,catapult_fpga_latency
Throughput,40.086587027980435,catapult,DSP,0,catapult_fpga_latency
Throughput,40.086587027980435,catapult,BRAM,0,catapult_fpga_latency
Throughput,41.47140546593124,catapult,CLB,634,catapult_fpga_latency
Throughput,41.47140546593124,catapult,LUT,3855,catapult_fpga_latency
Throughput,41.47140546593124,catapult,FF,1475,catapult_fpga_latency
Throughput,41.47140546593124,catapult,DSP,0,catapult_fpga_latency
Throughput,41.47140546593124,catapult,BRAM,0,catapult_fpga_latency
Throughput,42.885324641907545,catapult,CLB,632,catapult_fpga_latency
Throughput,42.885324641907545,catapult,LUT,3996,catapult_fpga_latency
Throughput,42.885324641907545,catapult,FF,1633,catapult_fpga_latency
Throughput,42.885324641907545,catapult,DSP,0,catapult_fpga_latency
Throughput,42.885324641907545,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.67441860465117,catapult,CLB,797,catapult_fpga_latency
Throughput,72.67441860465117,catapult,LUT,5020,catapult_fpga_latency
Throughput,72.67441860465117,catapult,FF,1356,catapult_fpga_latency
Throughput,72.67441860465117,catapult,DSP,0,catapult_fpga_latency
Throughput,72.67441860465117,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.67441860465117,catapult,CLB,797,catapult_fpga_latency
Throughput,72.67441860465117,catapult,LUT,5020,catapult_fpga_latency
Throughput,72.67441860465117,catapult,FF,1356,catapult_fpga_latency
Throughput,72.67441860465117,catapult,DSP,0,catapult_fpga_latency
Throughput,72.67441860465117,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.67441860465117,catapult,CLB,797,catapult_fpga_latency
Throughput,72.67441860465117,catapult,LUT,5020,catapult_fpga_latency
Throughput,72.67441860465117,catapult,FF,1356,catapult_fpga_latency
Throughput,72.67441860465117,catapult,DSP,0,catapult_fpga_latency
Throughput,72.67441860465117,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.67441860465117,catapult,CLB,797,catapult_fpga_latency
Throughput,72.67441860465117,catapult,LUT,5020,catapult_fpga_latency
Throughput,72.67441860465117,catapult,FF,1356,catapult_fpga_latency
Throughput,72.67441860465117,catapult,DSP,0,catapult_fpga_latency
Throughput,72.67441860465117,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.67441860465117,catapult,CLB,797,catapult_fpga_latency
Throughput,72.67441860465117,catapult,LUT,5020,catapult_fpga_latency
Throughput,72.67441860465117,catapult,FF,1356,catapult_fpga_latency
Throughput,72.67441860465117,catapult,DSP,0,catapult_fpga_latency
Throughput,72.67441860465117,catapult,BRAM,0,catapult_fpga_latency
Throughput,42.99965600275198,catapult,CLB,650,catapult_fpga_latency
Throughput,42.99965600275198,catapult,LUT,3016,catapult_fpga_latency
Throughput,42.99965600275198,catapult,FF,1431,catapult_fpga_latency
Throughput,42.99965600275198,catapult,DSP,0,catapult_fpga_latency
Throughput,42.99965600275198,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.94831677946735,catapult,CLB,641,catapult_fpga_latency
Throughput,43.94831677946735,catapult,LUT,3888,catapult_fpga_latency
Throughput,43.94831677946735,catapult,FF,1469,catapult_fpga_latency
Throughput,43.94831677946735,catapult,DSP,0,catapult_fpga_latency
Throughput,43.94831677946735,catapult,BRAM,0,catapult_fpga_latency
Throughput,45.73101019801527,catapult,CLB,637,catapult_fpga_latency
Throughput,45.73101019801527,catapult,LUT,3822,catapult_fpga_latency
Throughput,45.73101019801527,catapult,FF,1621,catapult_fpga_latency
Throughput,45.73101019801527,catapult,DSP,0,catapult_fpga_latency
Throughput,45.73101019801527,catapult,BRAM,0,catapult_fpga_latency
Throughput,71.58708568974157,catapult,CLB,719,catapult_fpga_latency
Throughput,71.58708568974157,catapult,LUT,4823,catapult_fpga_latency
Throughput,71.58708568974157,catapult,FF,1342,catapult_fpga_latency
Throughput,71.58708568974157,catapult,DSP,0,catapult_fpga_latency
Throughput,71.58708568974157,catapult,BRAM,0,catapult_fpga_latency
Throughput,71.58708568974157,catapult,CLB,719,catapult_fpga_latency
Throughput,71.58708568974157,catapult,LUT,4823,catapult_fpga_latency
Throughput,71.58708568974157,catapult,FF,1342,catapult_fpga_latency
Throughput,71.58708568974157,catapult,DSP,0,catapult_fpga_latency
Throughput,71.58708568974157,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.93414047115455,catapult,CLB,726,catapult_fpga_latency
Throughput,72.93414047115455,catapult,LUT,4814,catapult_fpga_latency
Throughput,72.93414047115455,catapult,FF,1337,catapult_fpga_latency
Throughput,72.93414047115455,catapult,DSP,0,catapult_fpga_latency
Throughput,72.93414047115455,catapult,BRAM,0,catapult_fpga_latency
Throughput,71.58708568974157,catapult,CLB,719,catapult_fpga_latency
Throughput,71.58708568974157,catapult,LUT,4823,catapult_fpga_latency
Throughput,71.58708568974157,catapult,FF,1342,catapult_fpga_latency
Throughput,71.58708568974157,catapult,DSP,0,catapult_fpga_latency
Throughput,71.58708568974157,catapult,BRAM,0,catapult_fpga_latency
Throughput,71.58708568974157,catapult,CLB,719,catapult_fpga_latency
Throughput,71.58708568974157,catapult,LUT,4823,catapult_fpga_latency
Throughput,71.58708568974157,catapult,FF,1342,catapult_fpga_latency
Throughput,71.58708568974157,catapult,DSP,0,catapult_fpga_latency
Throughput,71.58708568974157,catapult,BRAM,0,catapult_fpga_latency
Throughput,39.86922892911251,catapult,CLB,712,catapult_fpga_latency
Throughput,39.86922892911251,catapult,LUT,3797,catapult_fpga_latency
Throughput,39.86922892911251,catapult,FF,1381,catapult_fpga_latency
Throughput,39.86922892911251,catapult,DSP,0,catapult_fpga_latency
Throughput,39.86922892911251,catapult,BRAM,0,catapult_fpga_latency
Throughput,41.692724619553886,catapult,CLB,639,catapult_fpga_latency
Throughput,41.692724619553886,catapult,LUT,3911,catapult_fpga_latency
Throughput,41.692724619553886,catapult,FF,1485,catapult_fpga_latency
Throughput,41.692724619553886,catapult,DSP,0,catapult_fpga_latency
Throughput,41.692724619553886,catapult,BRAM,0,catapult_fpga_latency
Throughput,44.150110375275936,catapult,CLB,637,catapult_fpga_latency
Throughput,44.150110375275936,catapult,LUT,3859,catapult_fpga_latency
Throughput,44.150110375275936,catapult,FF,1630,catapult_fpga_latency
Throughput,44.150110375275936,catapult,DSP,0,catapult_fpga_latency
Throughput,44.150110375275936,catapult,BRAM,0,catapult_fpga_latency
Throughput,71.37249304118193,catapult,CLB,943,catapult_fpga_latency
Throughput,71.37249304118193,catapult,LUT,6274,catapult_fpga_latency
Throughput,71.37249304118193,catapult,FF,1505,catapult_fpga_latency
Throughput,71.37249304118193,catapult,DSP,0,catapult_fpga_latency
Throughput,71.37249304118193,catapult,BRAM,0,catapult_fpga_latency
Throughput,71.37249304118193,catapult,CLB,943,catapult_fpga_latency
Throughput,71.37249304118193,catapult,LUT,6274,catapult_fpga_latency
Throughput,71.37249304118193,catapult,FF,1505,catapult_fpga_latency
Throughput,71.37249304118193,catapult,DSP,0,catapult_fpga_latency
Throughput,71.37249304118193,catapult,BRAM,0,catapult_fpga_latency
Throughput,71.09341674960899,catapult,CLB,927,catapult_fpga_latency
Throughput,71.09341674960899,catapult,LUT,6267,catapult_fpga_latency
Throughput,71.09341674960899,catapult,FF,1507,catapult_fpga_latency
Throughput,71.09341674960899,catapult,DSP,0,catapult_fpga_latency
Throughput,71.09341674960899,catapult,BRAM,0,catapult_fpga_latency
Throughput,71.37249304118193,catapult,CLB,943,catapult_fpga_latency
Throughput,71.37249304118193,catapult,LUT,6274,catapult_fpga_latency
Throughput,71.37249304118193,catapult,FF,1505,catapult_fpga_latency
Throughput,71.37249304118193,catapult,DSP,0,catapult_fpga_latency
Throughput,71.37249304118193,catapult,BRAM,0,catapult_fpga_latency
Throughput,71.37249304118193,catapult,CLB,943,catapult_fpga_latency
Throughput,71.37249304118193,catapult,LUT,6274,catapult_fpga_latency
Throughput,71.37249304118193,catapult,FF,1505,catapult_fpga_latency
Throughput,71.37249304118193,catapult,DSP,0,catapult_fpga_latency
Throughput,71.37249304118193,catapult,BRAM,0,catapult_fpga_latency
Throughput,42.172739541160595,catapult,CLB,571,catapult_fpga_latency
Throughput,42.172739541160595,catapult,LUT,2768,catapult_fpga_latency
Throughput,42.172739541160595,catapult,FF,1427,catapult_fpga_latency
Throughput,42.172739541160595,catapult,DSP,0,catapult_fpga_latency
Throughput,42.172739541160595,catapult,BRAM,0,catapult_fpga_latency
Throughput,41.897100720630135,catapult,CLB,604,catapult_fpga_latency
Throughput,41.897100720630135,catapult,LUT,3274,catapult_fpga_latency
Throughput,41.897100720630135,catapult,FF,1469,catapult_fpga_latency
Throughput,41.897100720630135,catapult,DSP,0,catapult_fpga_latency
Throughput,41.897100720630135,catapult,BRAM,0,catapult_fpga_latency
Throughput,45.36587578823209,catapult,CLB,595,catapult_fpga_latency
Throughput,45.36587578823209,catapult,LUT,3610,catapult_fpga_latency
Throughput,45.36587578823209,catapult,FF,1615,catapult_fpga_latency
Throughput,45.36587578823209,catapult,DSP,0,catapult_fpga_latency
Throughput,45.36587578823209,catapult,BRAM,0,catapult_fpga_latency
Throughput,74.97938067031566,catapult,CLB,729,catapult_fpga_latency
Throughput,74.97938067031566,catapult,LUT,4642,catapult_fpga_latency
Throughput,74.97938067031566,catapult,FF,1340,catapult_fpga_latency
Throughput,74.97938067031566,catapult,DSP,0,catapult_fpga_latency
Throughput,74.97938067031566,catapult,BRAM,0,catapult_fpga_latency
Throughput,73.38910905621606,catapult,CLB,721,catapult_fpga_latency
Throughput,73.38910905621606,catapult,LUT,4651,catapult_fpga_latency
Throughput,73.38910905621606,catapult,FF,1340,catapult_fpga_latency
Throughput,73.38910905621606,catapult,DSP,0,catapult_fpga_latency
Throughput,73.38910905621606,catapult,BRAM,0,catapult_fpga_latency
Throughput,74.97938067031566,catapult,CLB,729,catapult_fpga_latency
Throughput,74.97938067031566,catapult,LUT,4642,catapult_fpga_latency
Throughput,74.97938067031566,catapult,FF,1340,catapult_fpga_latency
Throughput,74.97938067031566,catapult,DSP,0,catapult_fpga_latency
Throughput,74.97938067031566,catapult,BRAM,0,catapult_fpga_latency
Throughput,74.97938067031566,catapult,CLB,729,catapult_fpga_latency
Throughput,74.97938067031566,catapult,LUT,4642,catapult_fpga_latency
Throughput,74.97938067031566,catapult,FF,1340,catapult_fpga_latency
Throughput,74.97938067031566,catapult,DSP,0,catapult_fpga_latency
Throughput,74.97938067031566,catapult,BRAM,0,catapult_fpga_latency
Throughput,74.97938067031566,catapult,CLB,729,catapult_fpga_latency
Throughput,74.97938067031566,catapult,LUT,4642,catapult_fpga_latency
Throughput,74.97938067031566,catapult,FF,1340,catapult_fpga_latency
Throughput,74.97938067031566,catapult,DSP,0,catapult_fpga_latency
Throughput,74.97938067031566,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.413941507240914,catapult,CLB,718,catapult_fpga_latency
Throughput,31.413941507240914,catapult,LUT,3905,catapult_fpga_latency
Throughput,31.413941507240914,catapult,FF,1520,catapult_fpga_latency
Throughput,31.413941507240914,catapult,DSP,0,catapult_fpga_latency
Throughput,31.413941507240914,catapult,BRAM,0,catapult_fpga_latency
Throughput,33.52779454167505,catapult,CLB,728,catapult_fpga_latency
Throughput,33.52779454167505,catapult,LUT,4471,catapult_fpga_latency
Throughput,33.52779454167505,catapult,FF,1932,catapult_fpga_latency
Throughput,33.52779454167505,catapult,DSP,0,catapult_fpga_latency
Throughput,33.52779454167505,catapult,BRAM,0,catapult_fpga_latency
Throughput,42.27078665933973,catapult,CLB,722,catapult_fpga_latency
Throughput,42.27078665933973,catapult,LUT,4347,catapult_fpga_latency
Throughput,42.27078665933973,catapult,FF,1958,catapult_fpga_latency
Throughput,42.27078665933973,catapult,DSP,0,catapult_fpga_latency
Throughput,42.27078665933973,catapult,BRAM,0,catapult_fpga_latency
Throughput,44.01214735266933,catapult,CLB,873,catapult_fpga_latency
Throughput,44.01214735266933,catapult,LUT,5794,catapult_fpga_latency
Throughput,44.01214735266933,catapult,FF,1480,catapult_fpga_latency
Throughput,44.01214735266933,catapult,DSP,0,catapult_fpga_latency
Throughput,44.01214735266933,catapult,BRAM,0,catapult_fpga_latency
Throughput,44.01214735266933,catapult,CLB,873,catapult_fpga_latency
Throughput,44.01214735266933,catapult,LUT,5794,catapult_fpga_latency
Throughput,44.01214735266933,catapult,FF,1480,catapult_fpga_latency
Throughput,44.01214735266933,catapult,DSP,0,catapult_fpga_latency
Throughput,44.01214735266933,catapult,BRAM,0,catapult_fpga_latency
Throughput,44.01214735266933,catapult,CLB,873,catapult_fpga_latency
Throughput,44.01214735266933,catapult,LUT,5794,catapult_fpga_latency
Throughput,44.01214735266933,catapult,FF,1480,catapult_fpga_latency
Throughput,44.01214735266933,catapult,DSP,0,catapult_fpga_latency
Throughput,44.01214735266933,catapult,BRAM,0,catapult_fpga_latency
Throughput,44.01214735266933,catapult,CLB,873,catapult_fpga_latency
Throughput,44.01214735266933,catapult,LUT,5794,catapult_fpga_latency
Throughput,44.01214735266933,catapult,FF,1480,catapult_fpga_latency
Throughput,44.01214735266933,catapult,DSP,0,catapult_fpga_latency
Throughput,44.01214735266933,catapult,BRAM,0,catapult_fpga_latency
Throughput,44.01214735266933,catapult,CLB,873,catapult_fpga_latency
Throughput,44.01214735266933,catapult,LUT,5794,catapult_fpga_latency
Throughput,44.01214735266933,catapult,FF,1480,catapult_fpga_latency
Throughput,44.01214735266933,catapult,DSP,0,catapult_fpga_latency
Throughput,44.01214735266933,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.10375935021991,catapult,CLB,656,catapult_fpga_latency
Throughput,32.10375935021991,catapult,LUT,3201,catapult_fpga_latency
Throughput,32.10375935021991,catapult,FF,1508,catapult_fpga_latency
Throughput,32.10375935021991,catapult,DSP,0,catapult_fpga_latency
Throughput,32.10375935021991,catapult,BRAM,0,catapult_fpga_latency
Throughput,34.258307639602606,catapult,CLB,653,catapult_fpga_latency
Throughput,34.258307639602606,catapult,LUT,4187,catapult_fpga_latency
Throughput,34.258307639602606,catapult,FF,1926,catapult_fpga_latency
Throughput,34.258307639602606,catapult,DSP,0,catapult_fpga_latency
Throughput,34.258307639602606,catapult,BRAM,0,catapult_fpga_latency
Throughput,40.71163945772096,catapult,CLB,677,catapult_fpga_latency
Throughput,40.71163945772096,catapult,LUT,3987,catapult_fpga_latency
Throughput,40.71163945772096,catapult,FF,1943,catapult_fpga_latency
Throughput,40.71163945772096,catapult,DSP,0,catapult_fpga_latency
Throughput,40.71163945772096,catapult,BRAM,0,catapult_fpga_latency
Throughput,41.7641162712997,catapult,CLB,871,catapult_fpga_latency
Throughput,41.7641162712997,catapult,LUT,5727,catapult_fpga_latency
Throughput,41.7641162712997,catapult,FF,1464,catapult_fpga_latency
Throughput,41.7641162712997,catapult,DSP,0,catapult_fpga_latency
Throughput,41.7641162712997,catapult,BRAM,0,catapult_fpga_latency
Throughput,41.7641162712997,catapult,CLB,871,catapult_fpga_latency
Throughput,41.7641162712997,catapult,LUT,5727,catapult_fpga_latency
Throughput,41.7641162712997,catapult,FF,1464,catapult_fpga_latency
Throughput,41.7641162712997,catapult,DSP,0,catapult_fpga_latency
Throughput,41.7641162712997,catapult,BRAM,0,catapult_fpga_latency
Throughput,41.7641162712997,catapult,CLB,871,catapult_fpga_latency
Throughput,41.7641162712997,catapult,LUT,5727,catapult_fpga_latency
Throughput,41.7641162712997,catapult,FF,1464,catapult_fpga_latency
Throughput,41.7641162712997,catapult,DSP,0,catapult_fpga_latency
Throughput,41.7641162712997,catapult,BRAM,0,catapult_fpga_latency
Throughput,41.7641162712997,catapult,CLB,871,catapult_fpga_latency
Throughput,41.7641162712997,catapult,LUT,5727,catapult_fpga_latency
Throughput,41.7641162712997,catapult,FF,1464,catapult_fpga_latency
Throughput,41.7641162712997,catapult,DSP,0,catapult_fpga_latency
Throughput,41.7641162712997,catapult,BRAM,0,catapult_fpga_latency
Throughput,41.7641162712997,catapult,CLB,871,catapult_fpga_latency
Throughput,41.7641162712997,catapult,LUT,5727,catapult_fpga_latency
Throughput,41.7641162712997,catapult,FF,1464,catapult_fpga_latency
Throughput,41.7641162712997,catapult,DSP,0,catapult_fpga_latency
Throughput,41.7641162712997,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.018331834113965,catapult,CLB,734,catapult_fpga_latency
Throughput,31.018331834113965,catapult,LUT,4181,catapult_fpga_latency
Throughput,31.018331834113965,catapult,FF,1458,catapult_fpga_latency
Throughput,31.018331834113965,catapult,DSP,0,catapult_fpga_latency
Throughput,31.018331834113965,catapult,BRAM,0,catapult_fpga_latency
Throughput,33.1356241094801,catapult,CLB,679,catapult_fpga_latency
Throughput,33.1356241094801,catapult,LUT,4301,catapult_fpga_latency
Throughput,33.1356241094801,catapult,FF,1856,catapult_fpga_latency
Throughput,33.1356241094801,catapult,DSP,0,catapult_fpga_latency
Throughput,33.1356241094801,catapult,BRAM,0,catapult_fpga_latency
Throughput,41.104899704044726,catapult,CLB,730,catapult_fpga_latency
Throughput,41.104899704044726,catapult,LUT,4359,catapult_fpga_latency
Throughput,41.104899704044726,catapult,FF,1956,catapult_fpga_latency
Throughput,41.104899704044726,catapult,DSP,0,catapult_fpga_latency
Throughput,41.104899704044726,catapult,BRAM,0,catapult_fpga_latency
Throughput,40.91485618428051,catapult,CLB,1045,catapult_fpga_latency
Throughput,40.91485618428051,catapult,LUT,6653,catapult_fpga_latency
Throughput,40.91485618428051,catapult,FF,1510,catapult_fpga_latency
Throughput,40.91485618428051,catapult,DSP,0,catapult_fpga_latency
Throughput,40.91485618428051,catapult,BRAM,0,catapult_fpga_latency
Throughput,40.91485618428051,catapult,CLB,1045,catapult_fpga_latency
Throughput,40.91485618428051,catapult,LUT,6653,catapult_fpga_latency
Throughput,40.91485618428051,catapult,FF,1510,catapult_fpga_latency
Throughput,40.91485618428051,catapult,DSP,0,catapult_fpga_latency
Throughput,40.91485618428051,catapult,BRAM,0,catapult_fpga_latency
Throughput,40.91485618428051,catapult,CLB,1045,catapult_fpga_latency
Throughput,40.91485618428051,catapult,LUT,6653,catapult_fpga_latency
Throughput,40.91485618428051,catapult,FF,1510,catapult_fpga_latency
Throughput,40.91485618428051,catapult,DSP,0,catapult_fpga_latency
Throughput,40.91485618428051,catapult,BRAM,0,catapult_fpga_latency
Throughput,40.91485618428051,catapult,CLB,1045,catapult_fpga_latency
Throughput,40.91485618428051,catapult,LUT,6653,catapult_fpga_latency
Throughput,40.91485618428051,catapult,FF,1510,catapult_fpga_latency
Throughput,40.91485618428051,catapult,DSP,0,catapult_fpga_latency
Throughput,40.91485618428051,catapult,BRAM,0,catapult_fpga_latency
Throughput,40.91485618428051,catapult,CLB,1045,catapult_fpga_latency
Throughput,40.91485618428051,catapult,LUT,6653,catapult_fpga_latency
Throughput,40.91485618428051,catapult,FF,1510,catapult_fpga_latency
Throughput,40.91485618428051,catapult,DSP,0,catapult_fpga_latency
Throughput,40.91485618428051,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.67162855514031,catapult,CLB,622,catapult_fpga_latency
Throughput,31.67162855514031,catapult,LUT,3119,catapult_fpga_latency
Throughput,31.67162855514031,catapult,FF,1504,catapult_fpga_latency
Throughput,31.67162855514031,catapult,DSP,0,catapult_fpga_latency
Throughput,31.67162855514031,catapult,BRAM,0,catapult_fpga_latency
Throughput,34.72222222222222,catapult,CLB,639,catapult_fpga_latency
Throughput,34.72222222222222,catapult,LUT,3733,catapult_fpga_latency
Throughput,34.72222222222222,catapult,FF,1542,catapult_fpga_latency
Throughput,34.72222222222222,catapult,DSP,0,catapult_fpga_latency
Throughput,34.72222222222222,catapult,BRAM,0,catapult_fpga_latency
Throughput,40.60583911966541,catapult,CLB,633,catapult_fpga_latency
Throughput,40.60583911966541,catapult,LUT,3630,catapult_fpga_latency
Throughput,40.60583911966541,catapult,FF,1940,catapult_fpga_latency
Throughput,40.60583911966541,catapult,DSP,0,catapult_fpga_latency
Throughput,40.60583911966541,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.84618757399044,catapult,CLB,890,catapult_fpga_latency
Throughput,43.84618757399044,catapult,LUT,5726,catapult_fpga_latency
Throughput,43.84618757399044,catapult,FF,1469,catapult_fpga_latency
Throughput,43.84618757399044,catapult,DSP,0,catapult_fpga_latency
Throughput,43.84618757399044,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.84618757399044,catapult,CLB,890,catapult_fpga_latency
Throughput,43.84618757399044,catapult,LUT,5726,catapult_fpga_latency
Throughput,43.84618757399044,catapult,FF,1469,catapult_fpga_latency
Throughput,43.84618757399044,catapult,DSP,0,catapult_fpga_latency
Throughput,43.84618757399044,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.84618757399044,catapult,CLB,890,catapult_fpga_latency
Throughput,43.84618757399044,catapult,LUT,5726,catapult_fpga_latency
Throughput,43.84618757399044,catapult,FF,1469,catapult_fpga_latency
Throughput,43.84618757399044,catapult,DSP,0,catapult_fpga_latency
Throughput,43.84618757399044,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.440486533449175,catapult,CLB,893,catapult_fpga_latency
Throughput,43.440486533449175,catapult,LUT,5733,catapult_fpga_latency
Throughput,43.440486533449175,catapult,FF,1464,catapult_fpga_latency
Throughput,43.440486533449175,catapult,DSP,0,catapult_fpga_latency
Throughput,43.440486533449175,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.84618757399044,catapult,CLB,890,catapult_fpga_latency
Throughput,43.84618757399044,catapult,LUT,5726,catapult_fpga_latency
Throughput,43.84618757399044,catapult,FF,1469,catapult_fpga_latency
Throughput,43.84618757399044,catapult,DSP,0,catapult_fpga_latency
Throughput,43.84618757399044,catapult,BRAM,0,catapult_fpga_latency
Throughput,93.36196433572962,catapult,CLB,651,catapult_fpga_latency
Throughput,93.36196433572962,catapult,LUT,3390,catapult_fpga_latency
Throughput,93.36196433572962,catapult,FF,1385,catapult_fpga_latency
Throughput,93.36196433572962,catapult,DSP,0,catapult_fpga_latency
Throughput,93.36196433572962,catapult,BRAM,0,catapult_fpga_latency
Throughput,91.22422915526364,catapult,CLB,627,catapult_fpga_latency
Throughput,91.22422915526364,catapult,LUT,3826,catapult_fpga_latency
Throughput,91.22422915526364,catapult,FF,1428,catapult_fpga_latency
Throughput,91.22422915526364,catapult,DSP,0,catapult_fpga_latency
Throughput,91.22422915526364,catapult,BRAM,0,catapult_fpga_latency
Throughput,94.82268158543523,catapult,CLB,711,catapult_fpga_latency
Throughput,94.82268158543523,catapult,LUT,4446,catapult_fpga_latency
Throughput,94.82268158543523,catapult,FF,1580,catapult_fpga_latency
Throughput,94.82268158543523,catapult,DSP,0,catapult_fpga_latency
Throughput,94.82268158543523,catapult,BRAM,0,catapult_fpga_latency
Throughput,151.90642564180465,catapult,CLB,455,catapult_fpga_latency
Throughput,151.90642564180465,catapult,LUT,2586,catapult_fpga_latency
Throughput,151.90642564180465,catapult,FF,1276,catapult_fpga_latency
Throughput,151.90642564180465,catapult,DSP,0,catapult_fpga_latency
Throughput,151.90642564180465,catapult,BRAM,0,catapult_fpga_latency
Throughput,151.90642564180465,catapult,CLB,455,catapult_fpga_latency
Throughput,151.90642564180465,catapult,LUT,2586,catapult_fpga_latency
Throughput,151.90642564180465,catapult,FF,1276,catapult_fpga_latency
Throughput,151.90642564180465,catapult,DSP,0,catapult_fpga_latency
Throughput,151.90642564180465,catapult,BRAM,0,catapult_fpga_latency
Throughput,151.90642564180465,catapult,CLB,455,catapult_fpga_latency
Throughput,151.90642564180465,catapult,LUT,2586,catapult_fpga_latency
Throughput,151.90642564180465,catapult,FF,1276,catapult_fpga_latency
Throughput,151.90642564180465,catapult,DSP,0,catapult_fpga_latency
Throughput,151.90642564180465,catapult,BRAM,0,catapult_fpga_latency
Throughput,151.90642564180465,catapult,CLB,455,catapult_fpga_latency
Throughput,151.90642564180465,catapult,LUT,2586,catapult_fpga_latency
Throughput,151.90642564180465,catapult,FF,1276,catapult_fpga_latency
Throughput,151.90642564180465,catapult,DSP,0,catapult_fpga_latency
Throughput,151.90642564180465,catapult,BRAM,0,catapult_fpga_latency
Throughput,151.90642564180465,catapult,CLB,455,catapult_fpga_latency
Throughput,151.90642564180465,catapult,LUT,2586,catapult_fpga_latency
Throughput,151.90642564180465,catapult,FF,1276,catapult_fpga_latency
Throughput,151.90642564180465,catapult,DSP,0,catapult_fpga_latency
Throughput,151.90642564180465,catapult,BRAM,0,catapult_fpga_latency
Throughput,84.8536274925753,catapult,CLB,568,catapult_fpga_latency
Throughput,84.8536274925753,catapult,LUT,2865,catapult_fpga_latency
Throughput,84.8536274925753,catapult,FF,1388,catapult_fpga_latency
Throughput,84.8536274925753,catapult,DSP,0,catapult_fpga_latency
Throughput,84.8536274925753,catapult,BRAM,0,catapult_fpga_latency
Throughput,92.44707405010631,catapult,CLB,552,catapult_fpga_latency
Throughput,92.44707405010631,catapult,LUT,3480,catapult_fpga_latency
Throughput,92.44707405010631,catapult,FF,1432,catapult_fpga_latency
Throughput,92.44707405010631,catapult,DSP,0,catapult_fpga_latency
Throughput,92.44707405010631,catapult,BRAM,0,catapult_fpga_latency
Throughput,93.3968431867003,catapult,CLB,641,catapult_fpga_latency
Throughput,93.3968431867003,catapult,LUT,4118,catapult_fpga_latency
Throughput,93.3968431867003,catapult,FF,1573,catapult_fpga_latency
Throughput,93.3968431867003,catapult,DSP,0,catapult_fpga_latency
Throughput,93.3968431867003,catapult,BRAM,0,catapult_fpga_latency
Throughput,136.1285053090117,catapult,CLB,412,catapult_fpga_latency
Throughput,136.1285053090117,catapult,LUT,2697,catapult_fpga_latency
Throughput,136.1285053090117,catapult,FF,1270,catapult_fpga_latency
Throughput,136.1285053090117,catapult,DSP,0,catapult_fpga_latency
Throughput,136.1285053090117,catapult,BRAM,0,catapult_fpga_latency
Throughput,136.1285053090117,catapult,CLB,412,catapult_fpga_latency
Throughput,136.1285053090117,catapult,LUT,2697,catapult_fpga_latency
Throughput,136.1285053090117,catapult,FF,1270,catapult_fpga_latency
Throughput,136.1285053090117,catapult,DSP,0,catapult_fpga_latency
Throughput,136.1285053090117,catapult,BRAM,0,catapult_fpga_latency
Throughput,136.1285053090117,catapult,CLB,412,catapult_fpga_latency
Throughput,136.1285053090117,catapult,LUT,2697,catapult_fpga_latency
Throughput,136.1285053090117,catapult,FF,1270,catapult_fpga_latency
Throughput,136.1285053090117,catapult,DSP,0,catapult_fpga_latency
Throughput,136.1285053090117,catapult,BRAM,0,catapult_fpga_latency
Throughput,136.1285053090117,catapult,CLB,412,catapult_fpga_latency
Throughput,136.1285053090117,catapult,LUT,2697,catapult_fpga_latency
Throughput,136.1285053090117,catapult,FF,1270,catapult_fpga_latency
Throughput,136.1285053090117,catapult,DSP,0,catapult_fpga_latency
Throughput,136.1285053090117,catapult,BRAM,0,catapult_fpga_latency
Throughput,136.1285053090117,catapult,CLB,412,catapult_fpga_latency
Throughput,136.1285053090117,catapult,LUT,2697,catapult_fpga_latency
Throughput,136.1285053090117,catapult,FF,1270,catapult_fpga_latency
Throughput,136.1285053090117,catapult,DSP,0,catapult_fpga_latency
Throughput,136.1285053090117,catapult,BRAM,0,catapult_fpga_latency
Throughput,90.72763563781527,catapult,CLB,706,catapult_fpga_latency
Throughput,90.72763563781527,catapult,LUT,3480,catapult_fpga_latency
Throughput,90.72763563781527,catapult,FF,1331,catapult_fpga_latency
Throughput,90.72763563781527,catapult,DSP,0,catapult_fpga_latency
Throughput,90.72763563781527,catapult,BRAM,0,catapult_fpga_latency
Throughput,96.26492106276473,catapult,CLB,590,catapult_fpga_latency
Throughput,96.26492106276473,catapult,LUT,3546,catapult_fpga_latency
Throughput,96.26492106276473,catapult,FF,1445,catapult_fpga_latency
Throughput,96.26492106276473,catapult,DSP,0,catapult_fpga_latency
Throughput,96.26492106276473,catapult,BRAM,0,catapult_fpga_latency
Throughput,86.2217623728229,catapult,CLB,697,catapult_fpga_latency
Throughput,86.2217623728229,catapult,LUT,4323,catapult_fpga_latency
Throughput,86.2217623728229,catapult,FF,1583,catapult_fpga_latency
Throughput,86.2217623728229,catapult,DSP,0,catapult_fpga_latency
Throughput,86.2217623728229,catapult,BRAM,0,catapult_fpga_latency
Throughput,139.52839402818475,catapult,CLB,529,catapult_fpga_latency
Throughput,139.52839402818475,catapult,LUT,3007,catapult_fpga_latency
Throughput,139.52839402818475,catapult,FF,1476,catapult_fpga_latency
Throughput,139.52839402818475,catapult,DSP,0,catapult_fpga_latency
Throughput,139.52839402818475,catapult,BRAM,0,catapult_fpga_latency
Throughput,139.52839402818475,catapult,CLB,529,catapult_fpga_latency
Throughput,139.52839402818475,catapult,LUT,3007,catapult_fpga_latency
Throughput,139.52839402818475,catapult,FF,1476,catapult_fpga_latency
Throughput,139.52839402818475,catapult,DSP,0,catapult_fpga_latency
Throughput,139.52839402818475,catapult,BRAM,0,catapult_fpga_latency
Throughput,139.52839402818475,catapult,CLB,529,catapult_fpga_latency
Throughput,139.52839402818475,catapult,LUT,3007,catapult_fpga_latency
Throughput,139.52839402818475,catapult,FF,1476,catapult_fpga_latency
Throughput,139.52839402818475,catapult,DSP,0,catapult_fpga_latency
Throughput,139.52839402818475,catapult,BRAM,0,catapult_fpga_latency
Throughput,139.52839402818475,catapult,CLB,529,catapult_fpga_latency
Throughput,139.52839402818475,catapult,LUT,3007,catapult_fpga_latency
Throughput,139.52839402818475,catapult,FF,1476,catapult_fpga_latency
Throughput,139.52839402818475,catapult,DSP,0,catapult_fpga_latency
Throughput,139.52839402818475,catapult,BRAM,0,catapult_fpga_latency
Throughput,139.52839402818475,catapult,CLB,529,catapult_fpga_latency
Throughput,139.52839402818475,catapult,LUT,3007,catapult_fpga_latency
Throughput,139.52839402818475,catapult,FF,1476,catapult_fpga_latency
Throughput,139.52839402818475,catapult,DSP,0,catapult_fpga_latency
Throughput,139.52839402818475,catapult,BRAM,0,catapult_fpga_latency
Throughput,86.46779074794638,catapult,CLB,609,catapult_fpga_latency
Throughput,86.46779074794638,catapult,LUT,2641,catapult_fpga_latency
Throughput,86.46779074794638,catapult,FF,1373,catapult_fpga_latency
Throughput,86.46779074794638,catapult,DSP,0,catapult_fpga_latency
Throughput,86.46779074794638,catapult,BRAM,0,catapult_fpga_latency
Throughput,86.27383314640669,catapult,CLB,539,catapult_fpga_latency
Throughput,86.27383314640669,catapult,LUT,2948,catapult_fpga_latency
Throughput,86.27383314640669,catapult,FF,1428,catapult_fpga_latency
Throughput,86.27383314640669,catapult,DSP,0,catapult_fpga_latency
Throughput,86.27383314640669,catapult,BRAM,0,catapult_fpga_latency
Throughput,88.55042946958294,catapult,CLB,610,catapult_fpga_latency
Throughput,88.55042946958294,catapult,LUT,3923,catapult_fpga_latency
Throughput,88.55042946958294,catapult,FF,1562,catapult_fpga_latency
Throughput,88.55042946958294,catapult,DSP,0,catapult_fpga_latency
Throughput,88.55042946958294,catapult,BRAM,0,catapult_fpga_latency
Throughput,132.29263130043657,catapult,CLB,350,catapult_fpga_latency
Throughput,132.29263130043657,catapult,LUT,2251,catapult_fpga_latency
Throughput,132.29263130043657,catapult,FF,1248,catapult_fpga_latency
Throughput,132.29263130043657,catapult,DSP,0,catapult_fpga_latency
Throughput,132.29263130043657,catapult,BRAM,0,catapult_fpga_latency
Throughput,132.29263130043657,catapult,CLB,350,catapult_fpga_latency
Throughput,132.29263130043657,catapult,LUT,2251,catapult_fpga_latency
Throughput,132.29263130043657,catapult,FF,1248,catapult_fpga_latency
Throughput,132.29263130043657,catapult,DSP,0,catapult_fpga_latency
Throughput,132.29263130043657,catapult,BRAM,0,catapult_fpga_latency
Throughput,132.29263130043657,catapult,CLB,350,catapult_fpga_latency
Throughput,132.29263130043657,catapult,LUT,2251,catapult_fpga_latency
Throughput,132.29263130043657,catapult,FF,1248,catapult_fpga_latency
Throughput,132.29263130043657,catapult,DSP,0,catapult_fpga_latency
Throughput,132.29263130043657,catapult,BRAM,0,catapult_fpga_latency
Throughput,132.29263130043657,catapult,CLB,350,catapult_fpga_latency
Throughput,132.29263130043657,catapult,LUT,2251,catapult_fpga_latency
Throughput,132.29263130043657,catapult,FF,1248,catapult_fpga_latency
Throughput,132.29263130043657,catapult,DSP,0,catapult_fpga_latency
Throughput,132.29263130043657,catapult,BRAM,0,catapult_fpga_latency
Throughput,132.29263130043657,catapult,CLB,350,catapult_fpga_latency
Throughput,132.29263130043657,catapult,LUT,2251,catapult_fpga_latency
Throughput,132.29263130043657,catapult,FF,1248,catapult_fpga_latency
Throughput,132.29263130043657,catapult,DSP,0,catapult_fpga_latency
Throughput,132.29263130043657,catapult,BRAM,0,catapult_fpga_latency
Throughput,60.54001695120474,catapult,CLB,686,catapult_fpga_latency
Throughput,60.54001695120474,catapult,LUT,4185,catapult_fpga_latency
Throughput,60.54001695120474,catapult,FF,1831,catapult_fpga_latency
Throughput,60.54001695120474,catapult,DSP,0,catapult_fpga_latency
Throughput,60.54001695120474,catapult,BRAM,0,catapult_fpga_latency
Throughput,57.830210501966235,catapult,CLB,801,catapult_fpga_latency
Throughput,57.830210501966235,catapult,LUT,4814,catapult_fpga_latency
Throughput,57.830210501966235,catapult,FF,1849,catapult_fpga_latency
Throughput,57.830210501966235,catapult,DSP,0,catapult_fpga_latency
Throughput,57.830210501966235,catapult,BRAM,0,catapult_fpga_latency
Throughput,80.36647110825365,catapult,CLB,578,catapult_fpga_latency
Throughput,80.36647110825365,catapult,LUT,3513,catapult_fpga_latency
Throughput,80.36647110825365,catapult,FF,1281,catapult_fpga_latency
Throughput,80.36647110825365,catapult,DSP,0,catapult_fpga_latency
Throughput,80.36647110825365,catapult,BRAM,0,catapult_fpga_latency
Throughput,80.36647110825365,catapult,CLB,578,catapult_fpga_latency
Throughput,80.36647110825365,catapult,LUT,3513,catapult_fpga_latency
Throughput,80.36647110825365,catapult,FF,1281,catapult_fpga_latency
Throughput,80.36647110825365,catapult,DSP,0,catapult_fpga_latency
Throughput,80.36647110825365,catapult,BRAM,0,catapult_fpga_latency
Throughput,80.1538954793203,catapult,CLB,574,catapult_fpga_latency
Throughput,80.1538954793203,catapult,LUT,3512,catapult_fpga_latency
Throughput,80.1538954793203,catapult,FF,1281,catapult_fpga_latency
Throughput,80.1538954793203,catapult,DSP,0,catapult_fpga_latency
Throughput,80.1538954793203,catapult,BRAM,0,catapult_fpga_latency
Throughput,80.36647110825365,catapult,CLB,578,catapult_fpga_latency
Throughput,80.36647110825365,catapult,LUT,3513,catapult_fpga_latency
Throughput,80.36647110825365,catapult,FF,1281,catapult_fpga_latency
Throughput,80.36647110825365,catapult,DSP,0,catapult_fpga_latency
Throughput,80.36647110825365,catapult,BRAM,0,catapult_fpga_latency
Throughput,80.36647110825365,catapult,CLB,578,catapult_fpga_latency
Throughput,80.36647110825365,catapult,LUT,3513,catapult_fpga_latency
Throughput,80.36647110825365,catapult,FF,1281,catapult_fpga_latency
Throughput,80.36647110825365,catapult,DSP,0,catapult_fpga_latency
Throughput,80.36647110825365,catapult,BRAM,0,catapult_fpga_latency
Throughput,44.676763615243715,catapult,CLB,633,catapult_fpga_latency
Throughput,44.676763615243715,catapult,LUT,3253,catapult_fpga_latency
Throughput,44.676763615243715,catapult,FF,1398,catapult_fpga_latency
Throughput,44.676763615243715,catapult,DSP,0,catapult_fpga_latency
Throughput,44.676763615243715,catapult,BRAM,0,catapult_fpga_latency
Throughput,59.755004481625335,catapult,CLB,642,catapult_fpga_latency
Throughput,59.755004481625335,catapult,LUT,4082,catapult_fpga_latency
Throughput,59.755004481625335,catapult,FF,1822,catapult_fpga_latency
Throughput,59.755004481625335,catapult,DSP,0,catapult_fpga_latency
Throughput,59.755004481625335,catapult,BRAM,0,catapult_fpga_latency
Throughput,60.83095078776082,catapult,CLB,742,catapult_fpga_latency
Throughput,60.83095078776082,catapult,LUT,4488,catapult_fpga_latency
Throughput,60.83095078776082,catapult,FF,1834,catapult_fpga_latency
Throughput,60.83095078776082,catapult,DSP,0,catapult_fpga_latency
Throughput,60.83095078776082,catapult,BRAM,0,catapult_fpga_latency
Throughput,80.86689309396733,catapult,CLB,560,catapult_fpga_latency
Throughput,80.86689309396733,catapult,LUT,3452,catapult_fpga_latency
Throughput,80.86689309396733,catapult,FF,1272,catapult_fpga_latency
Throughput,80.86689309396733,catapult,DSP,0,catapult_fpga_latency
Throughput,80.86689309396733,catapult,BRAM,0,catapult_fpga_latency
Throughput,80.86689309396733,catapult,CLB,560,catapult_fpga_latency
Throughput,80.86689309396733,catapult,LUT,3452,catapult_fpga_latency
Throughput,80.86689309396733,catapult,FF,1272,catapult_fpga_latency
Throughput,80.86689309396733,catapult,DSP,0,catapult_fpga_latency
Throughput,80.86689309396733,catapult,BRAM,0,catapult_fpga_latency
Throughput,80.86689309396733,catapult,CLB,560,catapult_fpga_latency
Throughput,80.86689309396733,catapult,LUT,3452,catapult_fpga_latency
Throughput,80.86689309396733,catapult,FF,1272,catapult_fpga_latency
Throughput,80.86689309396733,catapult,DSP,0,catapult_fpga_latency
Throughput,80.86689309396733,catapult,BRAM,0,catapult_fpga_latency
Throughput,80.86689309396733,catapult,CLB,560,catapult_fpga_latency
Throughput,80.86689309396733,catapult,LUT,3452,catapult_fpga_latency
Throughput,80.86689309396733,catapult,FF,1272,catapult_fpga_latency
Throughput,80.86689309396733,catapult,DSP,0,catapult_fpga_latency
Throughput,80.86689309396733,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.754101947057535,catapult,CLB,740,catapult_fpga_latency
Throughput,43.754101947057535,catapult,LUT,3843,catapult_fpga_latency
Throughput,43.754101947057535,catapult,FF,1364,catapult_fpga_latency
Throughput,43.754101947057535,catapult,DSP,0,catapult_fpga_latency
Throughput,43.754101947057535,catapult,BRAM,0,catapult_fpga_latency
Throughput,57.72672169947468,catapult,CLB,699,catapult_fpga_latency
Throughput,57.72672169947468,catapult,LUT,4235,catapult_fpga_latency
Throughput,57.72672169947468,catapult,FF,1846,catapult_fpga_latency
Throughput,57.72672169947468,catapult,DSP,0,catapult_fpga_latency
Throughput,57.72672169947468,catapult,BRAM,0,catapult_fpga_latency
Throughput,58.74750323111268,catapult,CLB,758,catapult_fpga_latency
Throughput,58.74750323111268,catapult,LUT,4727,catapult_fpga_latency
Throughput,58.74750323111268,catapult,FF,1863,catapult_fpga_latency
Throughput,58.74750323111268,catapult,DSP,0,catapult_fpga_latency
Throughput,58.74750323111268,catapult,BRAM,0,catapult_fpga_latency
Throughput,79.06388361796331,catapult,CLB,705,catapult_fpga_latency
Throughput,79.06388361796331,catapult,LUT,4226,catapult_fpga_latency
Throughput,79.06388361796331,catapult,FF,1510,catapult_fpga_latency
Throughput,79.06388361796331,catapult,DSP,0,catapult_fpga_latency
Throughput,79.06388361796331,catapult,BRAM,0,catapult_fpga_latency
Throughput,79.06388361796331,catapult,CLB,705,catapult_fpga_latency
Throughput,79.06388361796331,catapult,LUT,4226,catapult_fpga_latency
Throughput,79.06388361796331,catapult,FF,1510,catapult_fpga_latency
Throughput,79.06388361796331,catapult,DSP,0,catapult_fpga_latency
Throughput,79.06388361796331,catapult,BRAM,0,catapult_fpga_latency
Throughput,79.06388361796331,catapult,CLB,705,catapult_fpga_latency
Throughput,79.06388361796331,catapult,LUT,4226,catapult_fpga_latency
Throughput,79.06388361796331,catapult,FF,1510,catapult_fpga_latency
Throughput,79.06388361796331,catapult,DSP,0,catapult_fpga_latency
Throughput,79.06388361796331,catapult,BRAM,0,catapult_fpga_latency
Throughput,79.06388361796331,catapult,CLB,705,catapult_fpga_latency
Throughput,79.06388361796331,catapult,LUT,4226,catapult_fpga_latency
Throughput,79.06388361796331,catapult,FF,1510,catapult_fpga_latency
Throughput,79.06388361796331,catapult,DSP,0,catapult_fpga_latency
Throughput,79.06388361796331,catapult,BRAM,0,catapult_fpga_latency
Throughput,79.06388361796331,catapult,CLB,705,catapult_fpga_latency
Throughput,79.06388361796331,catapult,LUT,4226,catapult_fpga_latency
Throughput,79.06388361796331,catapult,FF,1510,catapult_fpga_latency
Throughput,79.06388361796331,catapult,DSP,0,catapult_fpga_latency
Throughput,79.06388361796331,catapult,BRAM,0,catapult_fpga_latency
Throughput,44.31052818149592,catapult,CLB,638,catapult_fpga_latency
Throughput,44.31052818149592,catapult,LUT,3202,catapult_fpga_latency
Throughput,44.31052818149592,catapult,FF,1397,catapult_fpga_latency
Throughput,44.31052818149592,catapult,DSP,0,catapult_fpga_latency
Throughput,44.31052818149592,catapult,BRAM,0,catapult_fpga_latency
Throughput,60.08893161879582,catapult,CLB,606,catapult_fpga_latency
Throughput,60.08893161879582,catapult,LUT,3667,catapult_fpga_latency
Throughput,60.08893161879582,catapult,FF,1442,catapult_fpga_latency
Throughput,60.08893161879582,catapult,DSP,0,catapult_fpga_latency
Throughput,60.08893161879582,catapult,BRAM,0,catapult_fpga_latency
Throughput,60.262745570688196,catapult,CLB,677,catapult_fpga_latency
Throughput,60.262745570688196,catapult,LUT,4198,catapult_fpga_latency
Throughput,60.262745570688196,catapult,FF,1831,catapult_fpga_latency
Throughput,60.262745570688196,catapult,DSP,0,catapult_fpga_latency
Throughput,60.262745570688196,catapult,BRAM,0,catapult_fpga_latency
Throughput,80.51529790660226,catapult,CLB,558,catapult_fpga_latency
Throughput,80.51529790660226,catapult,LUT,3426,catapult_fpga_latency
Throughput,80.51529790660226,catapult,FF,1268,catapult_fpga_latency
Throughput,80.51529790660226,catapult,DSP,0,catapult_fpga_latency
Throughput,80.51529790660226,catapult,BRAM,0,catapult_fpga_latency
Throughput,80.51529790660226,catapult,CLB,558,catapult_fpga_latency
Throughput,80.51529790660226,catapult,LUT,3426,catapult_fpga_latency
Throughput,80.51529790660226,catapult,FF,1268,catapult_fpga_latency
Throughput,80.51529790660226,catapult,DSP,0,catapult_fpga_latency
Throughput,80.51529790660226,catapult,BRAM,0,catapult_fpga_latency
Throughput,79.91050023973149,catapult,CLB,567,catapult_fpga_latency
Throughput,79.91050023973149,catapult,LUT,3426,catapult_fpga_latency
Throughput,79.91050023973149,catapult,FF,1268,catapult_fpga_latency
Throughput,79.91050023973149,catapult,DSP,0,catapult_fpga_latency
Throughput,79.91050023973149,catapult,BRAM,0,catapult_fpga_latency
Throughput,80.51529790660226,catapult,CLB,558,catapult_fpga_latency
Throughput,80.51529790660226,catapult,LUT,3426,catapult_fpga_latency
Throughput,80.51529790660226,catapult,FF,1268,catapult_fpga_latency
Throughput,80.51529790660226,catapult,DSP,0,catapult_fpga_latency
Throughput,80.51529790660226,catapult,BRAM,0,catapult_fpga_latency
Throughput,80.51529790660226,catapult,CLB,558,catapult_fpga_latency
Throughput,80.51529790660226,catapult,LUT,3426,catapult_fpga_latency
Throughput,80.51529790660226,catapult,FF,1268,catapult_fpga_latency
Throughput,80.51529790660226,catapult,DSP,0,catapult_fpga_latency
Throughput,80.51529790660226,catapult,BRAM,0,catapult_fpga_latency
Throughput,29.616466755516065,catapult,CLB,863,catapult_fpga_latency
Throughput,29.616466755516065,catapult,LUT,4368,catapult_fpga_latency
Throughput,29.616466755516065,catapult,FF,1395,catapult_fpga_latency
Throughput,29.616466755516065,catapult,DSP,0,catapult_fpga_latency
Throughput,29.616466755516065,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.09139629665287,catapult,CLB,761,catapult_fpga_latency
Throughput,32.09139629665287,catapult,LUT,4571,catapult_fpga_latency
Throughput,32.09139629665287,catapult,FF,1449,catapult_fpga_latency
Throughput,32.09139629665287,catapult,DSP,0,catapult_fpga_latency
Throughput,32.09139629665287,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.679655325350062,catapult,CLB,868,catapult_fpga_latency
Throughput,31.679655325350062,catapult,LUT,5430,catapult_fpga_latency
Throughput,31.679655325350062,catapult,FF,1590,catapult_fpga_latency
Throughput,31.679655325350062,catapult,DSP,0,catapult_fpga_latency
Throughput,31.679655325350062,catapult,BRAM,0,catapult_fpga_latency
Throughput,47.185391402821686,catapult,CLB,1004,catapult_fpga_latency
Throughput,47.185391402821686,catapult,LUT,5319,catapult_fpga_latency
Throughput,47.185391402821686,catapult,FF,1454,catapult_fpga_latency
Throughput,47.185391402821686,catapult,DSP,0,catapult_fpga_latency
Throughput,47.185391402821686,catapult,BRAM,0,catapult_fpga_latency
Throughput,47.185391402821686,catapult,CLB,1004,catapult_fpga_latency
Throughput,47.185391402821686,catapult,LUT,5319,catapult_fpga_latency
Throughput,47.185391402821686,catapult,FF,1454,catapult_fpga_latency
Throughput,47.185391402821686,catapult,DSP,0,catapult_fpga_latency
Throughput,47.185391402821686,catapult,BRAM,0,catapult_fpga_latency
Throughput,47.185391402821686,catapult,CLB,1004,catapult_fpga_latency
Throughput,47.185391402821686,catapult,LUT,5319,catapult_fpga_latency
Throughput,47.185391402821686,catapult,FF,1454,catapult_fpga_latency
Throughput,47.185391402821686,catapult,DSP,0,catapult_fpga_latency
Throughput,47.185391402821686,catapult,BRAM,0,catapult_fpga_latency
Throughput,47.185391402821686,catapult,CLB,1004,catapult_fpga_latency
Throughput,47.185391402821686,catapult,LUT,5319,catapult_fpga_latency
Throughput,47.185391402821686,catapult,FF,1454,catapult_fpga_latency
Throughput,47.185391402821686,catapult,DSP,0,catapult_fpga_latency
Throughput,47.185391402821686,catapult,BRAM,0,catapult_fpga_latency
Throughput,47.185391402821686,catapult,CLB,1004,catapult_fpga_latency
Throughput,47.185391402821686,catapult,LUT,5319,catapult_fpga_latency
Throughput,47.185391402821686,catapult,FF,1454,catapult_fpga_latency
Throughput,47.185391402821686,catapult,DSP,0,catapult_fpga_latency
Throughput,47.185391402821686,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.649575895683,catapult,CLB,799,catapult_fpga_latency
Throughput,31.649575895683,catapult,LUT,4178,catapult_fpga_latency
Throughput,31.649575895683,catapult,FF,1397,catapult_fpga_latency
Throughput,31.649575895683,catapult,DSP,0,catapult_fpga_latency
Throughput,31.649575895683,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.553704404897136,catapult,CLB,718,catapult_fpga_latency
Throughput,31.553704404897136,catapult,LUT,4465,catapult_fpga_latency
Throughput,31.553704404897136,catapult,FF,1437,catapult_fpga_latency
Throughput,31.553704404897136,catapult,DSP,0,catapult_fpga_latency
Throughput,31.553704404897136,catapult,BRAM,0,catapult_fpga_latency
Throughput,33.37004037774886,catapult,CLB,804,catapult_fpga_latency
Throughput,33.37004037774886,catapult,LUT,5128,catapult_fpga_latency
Throughput,33.37004037774886,catapult,FF,1584,catapult_fpga_latency
Throughput,33.37004037774886,catapult,DSP,0,catapult_fpga_latency
Throughput,33.37004037774886,catapult,BRAM,0,catapult_fpga_latency
Throughput,50.0726052776526,catapult,CLB,868,catapult_fpga_latency
Throughput,50.0726052776526,catapult,LUT,5226,catapult_fpga_latency
Throughput,50.0726052776526,catapult,FF,1456,catapult_fpga_latency
Throughput,50.0726052776526,catapult,DSP,0,catapult_fpga_latency
Throughput,50.0726052776526,catapult,BRAM,0,catapult_fpga_latency
Throughput,50.0726052776526,catapult,CLB,868,catapult_fpga_latency
Throughput,50.0726052776526,catapult,LUT,5226,catapult_fpga_latency
Throughput,50.0726052776526,catapult,FF,1456,catapult_fpga_latency
Throughput,50.0726052776526,catapult,DSP,0,catapult_fpga_latency
Throughput,50.0726052776526,catapult,BRAM,0,catapult_fpga_latency
Throughput,50.0726052776526,catapult,CLB,868,catapult_fpga_latency
Throughput,50.0726052776526,catapult,LUT,5226,catapult_fpga_latency
Throughput,50.0726052776526,catapult,FF,1456,catapult_fpga_latency
Throughput,50.0726052776526,catapult,DSP,0,catapult_fpga_latency
Throughput,50.0726052776526,catapult,BRAM,0,catapult_fpga_latency
Throughput,50.0726052776526,catapult,CLB,868,catapult_fpga_latency
Throughput,50.0726052776526,catapult,LUT,5226,catapult_fpga_latency
Throughput,50.0726052776526,catapult,FF,1456,catapult_fpga_latency
Throughput,50.0726052776526,catapult,DSP,0,catapult_fpga_latency
Throughput,50.0726052776526,catapult,BRAM,0,catapult_fpga_latency
Throughput,50.0726052776526,catapult,CLB,868,catapult_fpga_latency
Throughput,50.0726052776526,catapult,LUT,5226,catapult_fpga_latency
Throughput,50.0726052776526,catapult,FF,1456,catapult_fpga_latency
Throughput,50.0726052776526,catapult,DSP,0,catapult_fpga_latency
Throughput,50.0726052776526,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.12162330387153,catapult,CLB,913,catapult_fpga_latency
Throughput,31.12162330387153,catapult,LUT,4622,catapult_fpga_latency
Throughput,31.12162330387153,catapult,FF,1327,catapult_fpga_latency
Throughput,31.12162330387153,catapult,DSP,0,catapult_fpga_latency
Throughput,31.12162330387153,catapult,BRAM,0,catapult_fpga_latency
Throughput,29.994001199760046,catapult,CLB,726,catapult_fpga_latency
Throughput,29.994001199760046,catapult,LUT,4358,catapult_fpga_latency
Throughput,29.994001199760046,catapult,FF,1438,catapult_fpga_latency
Throughput,29.994001199760046,catapult,DSP,0,catapult_fpga_latency
Throughput,29.994001199760046,catapult,BRAM,0,catapult_fpga_latency
Throughput,30.429358244834614,catapult,CLB,864,catapult_fpga_latency
Throughput,30.429358244834614,catapult,LUT,5349,catapult_fpga_latency
Throughput,30.429358244834614,catapult,FF,1581,catapult_fpga_latency
Throughput,30.429358244834614,catapult,DSP,0,catapult_fpga_latency
Throughput,30.429358244834614,catapult,BRAM,0,catapult_fpga_latency
Throughput,49.79335756610068,catapult,CLB,983,catapult_fpga_latency
Throughput,49.79335756610068,catapult,LUT,6019,catapult_fpga_latency
Throughput,49.79335756610068,catapult,FF,1481,catapult_fpga_latency
Throughput,49.79335756610068,catapult,DSP,0,catapult_fpga_latency
Throughput,49.79335756610068,catapult,BRAM,0,catapult_fpga_latency
Throughput,49.79335756610068,catapult,CLB,983,catapult_fpga_latency
Throughput,49.79335756610068,catapult,LUT,6019,catapult_fpga_latency
Throughput,49.79335756610068,catapult,FF,1481,catapult_fpga_latency
Throughput,49.79335756610068,catapult,DSP,0,catapult_fpga_latency
Throughput,49.79335756610068,catapult,BRAM,0,catapult_fpga_latency
Throughput,49.79335756610068,catapult,CLB,983,catapult_fpga_latency
Throughput,49.79335756610068,catapult,LUT,6019,catapult_fpga_latency
Throughput,49.79335756610068,catapult,FF,1481,catapult_fpga_latency
Throughput,49.79335756610068,catapult,DSP,0,catapult_fpga_latency
Throughput,49.79335756610068,catapult,BRAM,0,catapult_fpga_latency
Throughput,49.79335756610068,catapult,CLB,983,catapult_fpga_latency
Throughput,49.79335756610068,catapult,LUT,6019,catapult_fpga_latency
Throughput,49.79335756610068,catapult,FF,1481,catapult_fpga_latency
Throughput,49.79335756610068,catapult,DSP,0,catapult_fpga_latency
Throughput,49.79335756610068,catapult,BRAM,0,catapult_fpga_latency
Throughput,49.79335756610068,catapult,CLB,983,catapult_fpga_latency
Throughput,49.79335756610068,catapult,LUT,6019,catapult_fpga_latency
Throughput,49.79335756610068,catapult,FF,1481,catapult_fpga_latency
Throughput,49.79335756610068,catapult,DSP,0,catapult_fpga_latency
Throughput,49.79335756610068,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.9077267342372,catapult,CLB,767,catapult_fpga_latency
Throughput,32.9077267342372,catapult,LUT,3974,catapult_fpga_latency
Throughput,32.9077267342372,catapult,FF,1387,catapult_fpga_latency
Throughput,32.9077267342372,catapult,DSP,0,catapult_fpga_latency
Throughput,32.9077267342372,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.87149413564508,catapult,CLB,715,catapult_fpga_latency
Throughput,31.87149413564508,catapult,LUT,4010,catapult_fpga_latency
Throughput,31.87149413564508,catapult,FF,1442,catapult_fpga_latency
Throughput,31.87149413564508,catapult,DSP,0,catapult_fpga_latency
Throughput,31.87149413564508,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.51080984427322,catapult,CLB,779,catapult_fpga_latency
Throughput,32.51080984427322,catapult,LUT,4854,catapult_fpga_latency
Throughput,32.51080984427322,catapult,FF,1589,catapult_fpga_latency
Throughput,32.51080984427322,catapult,DSP,0,catapult_fpga_latency
Throughput,32.51080984427322,catapult,BRAM,0,catapult_fpga_latency
Throughput,49.795837068021115,catapult,CLB,894,catapult_fpga_latency
Throughput,49.795837068021115,catapult,LUT,5281,catapult_fpga_latency
Throughput,49.795837068021115,catapult,FF,1451,catapult_fpga_latency
Throughput,49.795837068021115,catapult,DSP,0,catapult_fpga_latency
Throughput,49.795837068021115,catapult,BRAM,0,catapult_fpga_latency
Throughput,49.795837068021115,catapult,CLB,894,catapult_fpga_latency
Throughput,49.795837068021115,catapult,LUT,5281,catapult_fpga_latency
Throughput,49.795837068021115,catapult,FF,1451,catapult_fpga_latency
Throughput,49.795837068021115,catapult,DSP,0,catapult_fpga_latency
Throughput,49.795837068021115,catapult,BRAM,0,catapult_fpga_latency
Throughput,49.795837068021115,catapult,CLB,894,catapult_fpga_latency
Throughput,49.795837068021115,catapult,LUT,5281,catapult_fpga_latency
Throughput,49.795837068021115,catapult,FF,1451,catapult_fpga_latency
Throughput,49.795837068021115,catapult,DSP,0,catapult_fpga_latency
Throughput,49.795837068021115,catapult,BRAM,0,catapult_fpga_latency
Throughput,49.795837068021115,catapult,CLB,894,catapult_fpga_latency
Throughput,49.795837068021115,catapult,LUT,5281,catapult_fpga_latency
Throughput,49.795837068021115,catapult,FF,1451,catapult_fpga_latency
Throughput,49.795837068021115,catapult,DSP,0,catapult_fpga_latency
Throughput,49.795837068021115,catapult,BRAM,0,catapult_fpga_latency
Throughput,49.795837068021115,catapult,CLB,894,catapult_fpga_latency
Throughput,49.795837068021115,catapult,LUT,5281,catapult_fpga_latency
Throughput,49.795837068021115,catapult,FF,1451,catapult_fpga_latency
Throughput,49.795837068021115,catapult,DSP,0,catapult_fpga_latency
Throughput,49.795837068021115,catapult,BRAM,0,catapult_fpga_latency
Throughput,23.775558725630052,catapult,CLB,849,catapult_fpga_latency
Throughput,23.775558725630052,catapult,LUT,4776,catapult_fpga_latency
Throughput,23.775558725630052,catapult,FF,1482,catapult_fpga_latency
Throughput,23.775558725630052,catapult,DSP,0,catapult_fpga_latency
Throughput,23.775558725630052,catapult,BRAM,0,catapult_fpga_latency
Throughput,24.26183370939176,catapult,CLB,915,catapult_fpga_latency
Throughput,24.26183370939176,catapult,LUT,5276,catapult_fpga_latency
Throughput,24.26183370939176,catapult,FF,1898,catapult_fpga_latency
Throughput,24.26183370939176,catapult,DSP,0,catapult_fpga_latency
Throughput,24.26183370939176,catapult,BRAM,0,catapult_fpga_latency
Throughput,30.959752321981423,catapult,CLB,991,catapult_fpga_latency
Throughput,30.959752321981423,catapult,LUT,5974,catapult_fpga_latency
Throughput,30.959752321981423,catapult,FF,1922,catapult_fpga_latency
Throughput,30.959752321981423,catapult,DSP,0,catapult_fpga_latency
Throughput,30.959752321981423,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.454887706088535,catapult,CLB,925,catapult_fpga_latency
Throughput,32.454887706088535,catapult,LUT,5942,catapult_fpga_latency
Throughput,32.454887706088535,catapult,FF,1617,catapult_fpga_latency
Throughput,32.454887706088535,catapult,DSP,0,catapult_fpga_latency
Throughput,32.454887706088535,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.454887706088535,catapult,CLB,925,catapult_fpga_latency
Throughput,32.454887706088535,catapult,LUT,5942,catapult_fpga_latency
Throughput,32.454887706088535,catapult,FF,1617,catapult_fpga_latency
Throughput,32.454887706088535,catapult,DSP,0,catapult_fpga_latency
Throughput,32.454887706088535,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.454887706088535,catapult,CLB,925,catapult_fpga_latency
Throughput,32.454887706088535,catapult,LUT,5942,catapult_fpga_latency
Throughput,32.454887706088535,catapult,FF,1617,catapult_fpga_latency
Throughput,32.454887706088535,catapult,DSP,0,catapult_fpga_latency
Throughput,32.454887706088535,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.454887706088535,catapult,CLB,925,catapult_fpga_latency
Throughput,32.454887706088535,catapult,LUT,5942,catapult_fpga_latency
Throughput,32.454887706088535,catapult,FF,1617,catapult_fpga_latency
Throughput,32.454887706088535,catapult,DSP,0,catapult_fpga_latency
Throughput,32.454887706088535,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.454887706088535,catapult,CLB,925,catapult_fpga_latency
Throughput,32.454887706088535,catapult,LUT,5942,catapult_fpga_latency
Throughput,32.454887706088535,catapult,FF,1617,catapult_fpga_latency
Throughput,32.454887706088535,catapult,DSP,0,catapult_fpga_latency
Throughput,32.454887706088535,catapult,BRAM,0,catapult_fpga_latency
Throughput,23.535503306738214,catapult,CLB,826,catapult_fpga_latency
Throughput,23.535503306738214,catapult,LUT,4152,catapult_fpga_latency
Throughput,23.535503306738214,catapult,FF,1471,catapult_fpga_latency
Throughput,23.535503306738214,catapult,DSP,0,catapult_fpga_latency
Throughput,23.535503306738214,catapult,BRAM,0,catapult_fpga_latency
Throughput,24.42479605295296,catapult,CLB,843,catapult_fpga_latency
Throughput,24.42479605295296,catapult,LUT,4980,catapult_fpga_latency
Throughput,24.42479605295296,catapult,FF,1892,catapult_fpga_latency
Throughput,24.42479605295296,catapult,DSP,0,catapult_fpga_latency
Throughput,24.42479605295296,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.016407679662542,catapult,CLB,932,catapult_fpga_latency
Throughput,31.016407679662542,catapult,LUT,5654,catapult_fpga_latency
Throughput,31.016407679662542,catapult,FF,1915,catapult_fpga_latency
Throughput,31.016407679662542,catapult,DSP,0,catapult_fpga_latency
Throughput,31.016407679662542,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.55632243781742,catapult,CLB,995,catapult_fpga_latency
Throughput,32.55632243781742,catapult,LUT,6090,catapult_fpga_latency
Throughput,32.55632243781742,catapult,FF,1554,catapult_fpga_latency
Throughput,32.55632243781742,catapult,DSP,0,catapult_fpga_latency
Throughput,32.55632243781742,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.631750693424706,catapult,CLB,975,catapult_fpga_latency
Throughput,32.631750693424706,catapult,LUT,6099,catapult_fpga_latency
Throughput,32.631750693424706,catapult,FF,1573,catapult_fpga_latency
Throughput,32.631750693424706,catapult,DSP,0,catapult_fpga_latency
Throughput,32.631750693424706,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.55632243781742,catapult,CLB,995,catapult_fpga_latency
Throughput,32.55632243781742,catapult,LUT,6090,catapult_fpga_latency
Throughput,32.55632243781742,catapult,FF,1554,catapult_fpga_latency
Throughput,32.55632243781742,catapult,DSP,0,catapult_fpga_latency
Throughput,32.55632243781742,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.55632243781742,catapult,CLB,995,catapult_fpga_latency
Throughput,32.55632243781742,catapult,LUT,6090,catapult_fpga_latency
Throughput,32.55632243781742,catapult,FF,1554,catapult_fpga_latency
Throughput,32.55632243781742,catapult,DSP,0,catapult_fpga_latency
Throughput,32.55632243781742,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.55632243781742,catapult,CLB,995,catapult_fpga_latency
Throughput,32.55632243781742,catapult,LUT,6090,catapult_fpga_latency
Throughput,32.55632243781742,catapult,FF,1554,catapult_fpga_latency
Throughput,32.55632243781742,catapult,DSP,0,catapult_fpga_latency
Throughput,32.55632243781742,catapult,BRAM,0,catapult_fpga_latency
Throughput,23.816328474802326,catapult,CLB,929,catapult_fpga_latency
Throughput,23.816328474802326,catapult,LUT,5171,catapult_fpga_latency
Throughput,23.816328474802326,catapult,FF,1410,catapult_fpga_latency
Throughput,23.816328474802326,catapult,DSP,0,catapult_fpga_latency
Throughput,23.816328474802326,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.144581342720645,catapult,CLB,849,catapult_fpga_latency
Throughput,25.144581342720645,catapult,LUT,4996,catapult_fpga_latency
Throughput,25.144581342720645,catapult,FF,1896,catapult_fpga_latency
Throughput,25.144581342720645,catapult,DSP,0,catapult_fpga_latency
Throughput,25.144581342720645,catapult,BRAM,0,catapult_fpga_latency
Throughput,30.978934324659228,catapult,CLB,991,catapult_fpga_latency
Throughput,30.978934324659228,catapult,LUT,5930,catapult_fpga_latency
Throughput,30.978934324659228,catapult,FF,1920,catapult_fpga_latency
Throughput,30.978934324659228,catapult,DSP,0,catapult_fpga_latency
Throughput,30.978934324659228,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.70859909070094,catapult,CLB,1018,catapult_fpga_latency
Throughput,32.70859909070094,catapult,LUT,6650,catapult_fpga_latency
Throughput,32.70859909070094,catapult,FF,1581,catapult_fpga_latency
Throughput,32.70859909070094,catapult,DSP,0,catapult_fpga_latency
Throughput,32.70859909070094,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.70859909070094,catapult,CLB,1018,catapult_fpga_latency
Throughput,32.70859909070094,catapult,LUT,6650,catapult_fpga_latency
Throughput,32.70859909070094,catapult,FF,1581,catapult_fpga_latency
Throughput,32.70859909070094,catapult,DSP,0,catapult_fpga_latency
Throughput,32.70859909070094,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.70859909070094,catapult,CLB,1018,catapult_fpga_latency
Throughput,32.70859909070094,catapult,LUT,6650,catapult_fpga_latency
Throughput,32.70859909070094,catapult,FF,1581,catapult_fpga_latency
Throughput,32.70859909070094,catapult,DSP,0,catapult_fpga_latency
Throughput,32.70859909070094,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.70859909070094,catapult,CLB,1018,catapult_fpga_latency
Throughput,32.70859909070094,catapult,LUT,6650,catapult_fpga_latency
Throughput,32.70859909070094,catapult,FF,1581,catapult_fpga_latency
Throughput,32.70859909070094,catapult,DSP,0,catapult_fpga_latency
Throughput,32.70859909070094,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.70859909070094,catapult,CLB,1018,catapult_fpga_latency
Throughput,32.70859909070094,catapult,LUT,6650,catapult_fpga_latency
Throughput,32.70859909070094,catapult,FF,1581,catapult_fpga_latency
Throughput,32.70859909070094,catapult,DSP,0,catapult_fpga_latency
Throughput,32.70859909070094,catapult,BRAM,0,catapult_fpga_latency
Throughput,23.957834211787254,catapult,CLB,885,catapult_fpga_latency
Throughput,23.957834211787254,catapult,LUT,4398,catapult_fpga_latency
Throughput,23.957834211787254,catapult,FF,1465,catapult_fpga_latency
Throughput,23.957834211787254,catapult,DSP,0,catapult_fpga_latency
Throughput,23.957834211787254,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.07648327398566,catapult,CLB,790,catapult_fpga_latency
Throughput,25.07648327398566,catapult,LUT,4518,catapult_fpga_latency
Throughput,25.07648327398566,catapult,FF,1509,catapult_fpga_latency
Throughput,25.07648327398566,catapult,DSP,0,catapult_fpga_latency
Throughput,25.07648327398566,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.19471362802228,catapult,CLB,908,catapult_fpga_latency
Throughput,32.19471362802228,catapult,LUT,5432,catapult_fpga_latency
Throughput,32.19471362802228,catapult,FF,1912,catapult_fpga_latency
Throughput,32.19471362802228,catapult,DSP,0,catapult_fpga_latency
Throughput,32.19471362802228,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.30704616676897,catapult,CLB,855,catapult_fpga_latency
Throughput,32.30704616676897,catapult,LUT,5983,catapult_fpga_latency
Throughput,32.30704616676897,catapult,FF,1563,catapult_fpga_latency
Throughput,32.30704616676897,catapult,DSP,0,catapult_fpga_latency
Throughput,32.30704616676897,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.30704616676897,catapult,CLB,855,catapult_fpga_latency
Throughput,32.30704616676897,catapult,LUT,5983,catapult_fpga_latency
Throughput,32.30704616676897,catapult,FF,1563,catapult_fpga_latency
Throughput,32.30704616676897,catapult,DSP,0,catapult_fpga_latency
Throughput,32.30704616676897,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.30704616676897,catapult,CLB,855,catapult_fpga_latency
Throughput,32.30704616676897,catapult,LUT,5983,catapult_fpga_latency
Throughput,32.30704616676897,catapult,FF,1563,catapult_fpga_latency
Throughput,32.30704616676897,catapult,DSP,0,catapult_fpga_latency
Throughput,32.30704616676897,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.30704616676897,catapult,CLB,855,catapult_fpga_latency
Throughput,32.30704616676897,catapult,LUT,5983,catapult_fpga_latency
Throughput,32.30704616676897,catapult,FF,1563,catapult_fpga_latency
Throughput,32.30704616676897,catapult,DSP,0,catapult_fpga_latency
Throughput,32.30704616676897,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.30704616676897,catapult,CLB,855,catapult_fpga_latency
Throughput,32.30704616676897,catapult,LUT,5983,catapult_fpga_latency
Throughput,32.30704616676897,catapult,FF,1563,catapult_fpga_latency
Throughput,32.30704616676897,catapult,DSP,0,catapult_fpga_latency
Throughput,32.30704616676897,catapult,BRAM,0,catapult_fpga_latency
Throughput,58.69577977343429,catapult,CLB,627,catapult_fpga_latency
Throughput,58.69577977343429,catapult,LUT,3473,catapult_fpga_latency
Throughput,58.69577977343429,catapult,FF,1408,catapult_fpga_latency
Throughput,58.69577977343429,catapult,DSP,0,catapult_fpga_latency
Throughput,58.69577977343429,catapult,BRAM,0,catapult_fpga_latency
Throughput,63.77957777919511,catapult,CLB,615,catapult_fpga_latency
Throughput,63.77957777919511,catapult,LUT,3712,catapult_fpga_latency
Throughput,63.77957777919511,catapult,FF,1443,catapult_fpga_latency
Throughput,63.77957777919511,catapult,DSP,0,catapult_fpga_latency
Throughput,63.77957777919511,catapult,BRAM,0,catapult_fpga_latency
Throughput,61.2369871402327,catapult,CLB,722,catapult_fpga_latency
Throughput,61.2369871402327,catapult,LUT,4600,catapult_fpga_latency
Throughput,61.2369871402327,catapult,FF,1602,catapult_fpga_latency
Throughput,61.2369871402327,catapult,DSP,0,catapult_fpga_latency
Throughput,61.2369871402327,catapult,BRAM,0,catapult_fpga_latency
Throughput,93.58038555118847,catapult,CLB,400,catapult_fpga_latency
Throughput,93.58038555118847,catapult,LUT,2417,catapult_fpga_latency
Throughput,93.58038555118847,catapult,FF,1276,catapult_fpga_latency
Throughput,93.58038555118847,catapult,DSP,0,catapult_fpga_latency
Throughput,93.58038555118847,catapult,BRAM,0,catapult_fpga_latency
Throughput,93.58038555118847,catapult,CLB,400,catapult_fpga_latency
Throughput,93.58038555118847,catapult,LUT,2417,catapult_fpga_latency
Throughput,93.58038555118847,catapult,FF,1276,catapult_fpga_latency
Throughput,93.58038555118847,catapult,DSP,0,catapult_fpga_latency
Throughput,93.58038555118847,catapult,BRAM,0,catapult_fpga_latency
Throughput,93.58038555118847,catapult,CLB,400,catapult_fpga_latency
Throughput,93.58038555118847,catapult,LUT,2417,catapult_fpga_latency
Throughput,93.58038555118847,catapult,FF,1276,catapult_fpga_latency
Throughput,93.58038555118847,catapult,DSP,0,catapult_fpga_latency
Throughput,93.58038555118847,catapult,BRAM,0,catapult_fpga_latency
Throughput,93.58038555118847,catapult,CLB,400,catapult_fpga_latency
Throughput,93.58038555118847,catapult,LUT,2417,catapult_fpga_latency
Throughput,93.58038555118847,catapult,FF,1276,catapult_fpga_latency
Throughput,93.58038555118847,catapult,DSP,0,catapult_fpga_latency
Throughput,93.58038555118847,catapult,BRAM,0,catapult_fpga_latency
Throughput,93.58038555118847,catapult,CLB,400,catapult_fpga_latency
Throughput,93.58038555118847,catapult,LUT,2417,catapult_fpga_latency
Throughput,93.58038555118847,catapult,FF,1276,catapult_fpga_latency
Throughput,93.58038555118847,catapult,DSP,0,catapult_fpga_latency
Throughput,93.58038555118847,catapult,BRAM,0,catapult_fpga_latency
Throughput,59.36832106388031,catapult,CLB,561,catapult_fpga_latency
Throughput,59.36832106388031,catapult,LUT,2661,catapult_fpga_latency
Throughput,59.36832106388031,catapult,FF,1396,catapult_fpga_latency
Throughput,59.36832106388031,catapult,DSP,0,catapult_fpga_latency
Throughput,59.36832106388031,catapult,BRAM,0,catapult_fpga_latency
Throughput,58.29204313611192,catapult,CLB,579,catapult_fpga_latency
Throughput,58.29204313611192,catapult,LUT,3582,catapult_fpga_latency
Throughput,58.29204313611192,catapult,FF,1439,catapult_fpga_latency
Throughput,58.29204313611192,catapult,DSP,0,catapult_fpga_latency
Throughput,58.29204313611192,catapult,BRAM,0,catapult_fpga_latency
Throughput,61.839094675653946,catapult,CLB,678,catapult_fpga_latency
Throughput,61.839094675653946,catapult,LUT,4323,catapult_fpga_latency
Throughput,61.839094675653946,catapult,FF,1585,catapult_fpga_latency
Throughput,61.839094675653946,catapult,DSP,0,catapult_fpga_latency
Throughput,61.839094675653946,catapult,BRAM,0,catapult_fpga_latency
Throughput,97.72305286817159,catapult,CLB,360,catapult_fpga_latency
Throughput,97.72305286817159,catapult,LUT,2355,catapult_fpga_latency
Throughput,97.72305286817159,catapult,FF,1268,catapult_fpga_latency
Throughput,97.72305286817159,catapult,DSP,0,catapult_fpga_latency
Throughput,97.72305286817159,catapult,BRAM,0,catapult_fpga_latency
Throughput,97.72305286817159,catapult,CLB,360,catapult_fpga_latency
Throughput,97.72305286817159,catapult,LUT,2355,catapult_fpga_latency
Throughput,97.72305286817159,catapult,FF,1268,catapult_fpga_latency
Throughput,97.72305286817159,catapult,DSP,0,catapult_fpga_latency
Throughput,97.72305286817159,catapult,BRAM,0,catapult_fpga_latency
Throughput,97.72305286817159,catapult,CLB,360,catapult_fpga_latency
Throughput,97.72305286817159,catapult,LUT,2355,catapult_fpga_latency
Throughput,97.72305286817159,catapult,FF,1268,catapult_fpga_latency
Throughput,97.72305286817159,catapult,DSP,0,catapult_fpga_latency
Throughput,97.72305286817159,catapult,BRAM,0,catapult_fpga_latency
Throughput,97.72305286817159,catapult,CLB,360,catapult_fpga_latency
Throughput,97.72305286817159,catapult,LUT,2355,catapult_fpga_latency
Throughput,97.72305286817159,catapult,FF,1268,catapult_fpga_latency
Throughput,97.72305286817159,catapult,DSP,0,catapult_fpga_latency
Throughput,97.72305286817159,catapult,BRAM,0,catapult_fpga_latency
Throughput,97.72305286817159,catapult,CLB,360,catapult_fpga_latency
Throughput,97.72305286817159,catapult,LUT,2355,catapult_fpga_latency
Throughput,97.72305286817159,catapult,FF,1268,catapult_fpga_latency
Throughput,97.72305286817159,catapult,DSP,0,catapult_fpga_latency
Throughput,97.72305286817159,catapult,BRAM,0,catapult_fpga_latency
Throughput,56.82786838665681,catapult,CLB,705,catapult_fpga_latency
Throughput,56.82786838665681,catapult,LUT,3640,catapult_fpga_latency
Throughput,56.82786838665681,catapult,FF,1347,catapult_fpga_latency
Throughput,56.82786838665681,catapult,DSP,0,catapult_fpga_latency
Throughput,56.82786838665681,catapult,BRAM,0,catapult_fpga_latency
Throughput,60.43391551338612,catapult,CLB,549,catapult_fpga_latency
Throughput,60.43391551338612,catapult,LUT,3563,catapult_fpga_latency
Throughput,60.43391551338612,catapult,FF,1455,catapult_fpga_latency
Throughput,60.43391551338612,catapult,DSP,0,catapult_fpga_latency
Throughput,60.43391551338612,catapult,BRAM,0,catapult_fpga_latency
Throughput,59.6836765144733,catapult,CLB,731,catapult_fpga_latency
Throughput,59.6836765144733,catapult,LUT,4534,catapult_fpga_latency
Throughput,59.6836765144733,catapult,FF,1607,catapult_fpga_latency
Throughput,59.6836765144733,catapult,DSP,0,catapult_fpga_latency
Throughput,59.6836765144733,catapult,BRAM,0,catapult_fpga_latency
Throughput,90.85127646043428,catapult,CLB,546,catapult_fpga_latency
Throughput,90.85127646043428,catapult,LUT,3469,catapult_fpga_latency
Throughput,90.85127646043428,catapult,FF,1500,catapult_fpga_latency
Throughput,90.85127646043428,catapult,DSP,0,catapult_fpga_latency
Throughput,90.85127646043428,catapult,BRAM,0,catapult_fpga_latency
Throughput,90.85127646043428,catapult,CLB,546,catapult_fpga_latency
Throughput,90.85127646043428,catapult,LUT,3469,catapult_fpga_latency
Throughput,90.85127646043428,catapult,FF,1500,catapult_fpga_latency
Throughput,90.85127646043428,catapult,DSP,0,catapult_fpga_latency
Throughput,90.85127646043428,catapult,BRAM,0,catapult_fpga_latency
Throughput,90.85127646043428,catapult,CLB,546,catapult_fpga_latency
Throughput,90.85127646043428,catapult,LUT,3469,catapult_fpga_latency
Throughput,90.85127646043428,catapult,FF,1500,catapult_fpga_latency
Throughput,90.85127646043428,catapult,DSP,0,catapult_fpga_latency
Throughput,90.85127646043428,catapult,BRAM,0,catapult_fpga_latency
Throughput,90.85127646043428,catapult,CLB,546,catapult_fpga_latency
Throughput,90.85127646043428,catapult,LUT,3469,catapult_fpga_latency
Throughput,90.85127646043428,catapult,FF,1500,catapult_fpga_latency
Throughput,90.85127646043428,catapult,DSP,0,catapult_fpga_latency
Throughput,90.85127646043428,catapult,BRAM,0,catapult_fpga_latency
Throughput,90.85127646043428,catapult,CLB,546,catapult_fpga_latency
Throughput,90.85127646043428,catapult,LUT,3469,catapult_fpga_latency
Throughput,90.85127646043428,catapult,FF,1500,catapult_fpga_latency
Throughput,90.85127646043428,catapult,DSP,0,catapult_fpga_latency
Throughput,90.85127646043428,catapult,BRAM,0,catapult_fpga_latency
Throughput,59.217149286433354,catapult,CLB,557,catapult_fpga_latency
Throughput,59.217149286433354,catapult,LUT,2820,catapult_fpga_latency
Throughput,59.217149286433354,catapult,FF,1392,catapult_fpga_latency
Throughput,59.217149286433354,catapult,DSP,0,catapult_fpga_latency
Throughput,59.217149286433354,catapult,BRAM,0,catapult_fpga_latency
Throughput,52.854122621564485,catapult,CLB,544,catapult_fpga_latency
Throughput,52.854122621564485,catapult,LUT,3066,catapult_fpga_latency
Throughput,52.854122621564485,catapult,FF,1439,catapult_fpga_latency
Throughput,52.854122621564485,catapult,DSP,0,catapult_fpga_latency
Throughput,52.854122621564485,catapult,BRAM,0,catapult_fpga_latency
Throughput,57.47456750387953,catapult,CLB,638,catapult_fpga_latency
Throughput,57.47456750387953,catapult,LUT,4035,catapult_fpga_latency
Throughput,57.47456750387953,catapult,FF,1582,catapult_fpga_latency
Throughput,57.47456750387953,catapult,DSP,0,catapult_fpga_latency
Throughput,57.47456750387953,catapult,BRAM,0,catapult_fpga_latency
Throughput,89.74243919949744,catapult,CLB,301,catapult_fpga_latency
Throughput,89.74243919949744,catapult,LUT,1986,catapult_fpga_latency
Throughput,89.74243919949744,catapult,FF,1257,catapult_fpga_latency
Throughput,89.74243919949744,catapult,DSP,0,catapult_fpga_latency
Throughput,89.74243919949744,catapult,BRAM,0,catapult_fpga_latency
Throughput,89.74243919949744,catapult,CLB,301,catapult_fpga_latency
Throughput,89.74243919949744,catapult,LUT,1986,catapult_fpga_latency
Throughput,89.74243919949744,catapult,FF,1257,catapult_fpga_latency
Throughput,89.74243919949744,catapult,DSP,0,catapult_fpga_latency
Throughput,89.74243919949744,catapult,BRAM,0,catapult_fpga_latency
Throughput,89.74243919949744,catapult,CLB,301,catapult_fpga_latency
Throughput,89.74243919949744,catapult,LUT,1986,catapult_fpga_latency
Throughput,89.74243919949744,catapult,FF,1257,catapult_fpga_latency
Throughput,89.74243919949744,catapult,DSP,0,catapult_fpga_latency
Throughput,89.74243919949744,catapult,BRAM,0,catapult_fpga_latency
Throughput,89.74243919949744,catapult,CLB,301,catapult_fpga_latency
Throughput,89.74243919949744,catapult,LUT,1986,catapult_fpga_latency
Throughput,89.74243919949744,catapult,FF,1257,catapult_fpga_latency
Throughput,89.74243919949744,catapult,DSP,0,catapult_fpga_latency
Throughput,89.74243919949744,catapult,BRAM,0,catapult_fpga_latency
Throughput,89.74243919949744,catapult,CLB,301,catapult_fpga_latency
Throughput,89.74243919949744,catapult,LUT,1986,catapult_fpga_latency
Throughput,89.74243919949744,catapult,FF,1257,catapult_fpga_latency
Throughput,89.74243919949744,catapult,DSP,0,catapult_fpga_latency
Throughput,89.74243919949744,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.294986543155783,catapult,CLB,798,catapult_fpga_latency
Throughput,31.294986543155783,catapult,LUT,4022,catapult_fpga_latency
Throughput,31.294986543155783,catapult,FF,1306,catapult_fpga_latency
Throughput,31.294986543155783,catapult,DSP,0,catapult_fpga_latency
Throughput,31.294986543155783,catapult,BRAM,0,catapult_fpga_latency
Throughput,42.53328229339458,catapult,CLB,722,catapult_fpga_latency
Throughput,42.53328229339458,catapult,LUT,4264,catapult_fpga_latency
Throughput,42.53328229339458,catapult,FF,1733,catapult_fpga_latency
Throughput,42.53328229339458,catapult,DSP,0,catapult_fpga_latency
Throughput,42.53328229339458,catapult,BRAM,0,catapult_fpga_latency
Throughput,39.63064241271351,catapult,CLB,843,catapult_fpga_latency
Throughput,39.63064241271351,catapult,LUT,5028,catapult_fpga_latency
Throughput,39.63064241271351,catapult,FF,1769,catapult_fpga_latency
Throughput,39.63064241271351,catapult,DSP,0,catapult_fpga_latency
Throughput,39.63064241271351,catapult,BRAM,0,catapult_fpga_latency
Throughput,52.74539796402764,catapult,CLB,583,catapult_fpga_latency
Throughput,52.74539796402764,catapult,LUT,3658,catapult_fpga_latency
Throughput,52.74539796402764,catapult,FF,1300,catapult_fpga_latency
Throughput,52.74539796402764,catapult,DSP,0,catapult_fpga_latency
Throughput,52.74539796402764,catapult,BRAM,0,catapult_fpga_latency
Throughput,52.74539796402764,catapult,CLB,583,catapult_fpga_latency
Throughput,52.74539796402764,catapult,LUT,3658,catapult_fpga_latency
Throughput,52.74539796402764,catapult,FF,1300,catapult_fpga_latency
Throughput,52.74539796402764,catapult,DSP,0,catapult_fpga_latency
Throughput,52.74539796402764,catapult,BRAM,0,catapult_fpga_latency
Throughput,52.74539796402764,catapult,CLB,583,catapult_fpga_latency
Throughput,52.74539796402764,catapult,LUT,3658,catapult_fpga_latency
Throughput,52.74539796402764,catapult,FF,1300,catapult_fpga_latency
Throughput,52.74539796402764,catapult,DSP,0,catapult_fpga_latency
Throughput,52.74539796402764,catapult,BRAM,0,catapult_fpga_latency
Throughput,52.74539796402764,catapult,CLB,583,catapult_fpga_latency
Throughput,52.74539796402764,catapult,LUT,3658,catapult_fpga_latency
Throughput,52.74539796402764,catapult,FF,1300,catapult_fpga_latency
Throughput,52.74539796402764,catapult,DSP,0,catapult_fpga_latency
Throughput,52.74539796402764,catapult,BRAM,0,catapult_fpga_latency
Throughput,52.74539796402764,catapult,CLB,583,catapult_fpga_latency
Throughput,52.74539796402764,catapult,LUT,3658,catapult_fpga_latency
Throughput,52.74539796402764,catapult,FF,1300,catapult_fpga_latency
Throughput,52.74539796402764,catapult,DSP,0,catapult_fpga_latency
Throughput,52.74539796402764,catapult,BRAM,0,catapult_fpga_latency
Throughput,28.59839277032631,catapult,CLB,768,catapult_fpga_latency
Throughput,28.59839277032631,catapult,LUT,3514,catapult_fpga_latency
Throughput,28.59839277032631,catapult,FF,1296,catapult_fpga_latency
Throughput,28.59839277032631,catapult,DSP,0,catapult_fpga_latency
Throughput,28.59839277032631,catapult,BRAM,0,catapult_fpga_latency
Throughput,42.23151315511635,catapult,CLB,662,catapult_fpga_latency
Throughput,42.23151315511635,catapult,LUT,4043,catapult_fpga_latency
Throughput,42.23151315511635,catapult,FF,1728,catapult_fpga_latency
Throughput,42.23151315511635,catapult,DSP,0,catapult_fpga_latency
Throughput,42.23151315511635,catapult,BRAM,0,catapult_fpga_latency
Throughput,41.47828611721764,catapult,CLB,761,catapult_fpga_latency
Throughput,41.47828611721764,catapult,LUT,4712,catapult_fpga_latency
Throughput,41.47828611721764,catapult,FF,1747,catapult_fpga_latency
Throughput,41.47828611721764,catapult,DSP,0,catapult_fpga_latency
Throughput,41.47828611721764,catapult,BRAM,0,catapult_fpga_latency
Throughput,55.10856387082553,catapult,CLB,629,catapult_fpga_latency
Throughput,55.10856387082553,catapult,LUT,3713,catapult_fpga_latency
Throughput,55.10856387082553,catapult,FF,1295,catapult_fpga_latency
Throughput,55.10856387082553,catapult,DSP,0,catapult_fpga_latency
Throughput,55.10856387082553,catapult,BRAM,0,catapult_fpga_latency
Throughput,55.10856387082553,catapult,CLB,629,catapult_fpga_latency
Throughput,55.10856387082553,catapult,LUT,3713,catapult_fpga_latency
Throughput,55.10856387082553,catapult,FF,1295,catapult_fpga_latency
Throughput,55.10856387082553,catapult,DSP,0,catapult_fpga_latency
Throughput,55.10856387082553,catapult,BRAM,0,catapult_fpga_latency
Throughput,55.10856387082553,catapult,CLB,629,catapult_fpga_latency
Throughput,55.10856387082553,catapult,LUT,3713,catapult_fpga_latency
Throughput,55.10856387082553,catapult,FF,1295,catapult_fpga_latency
Throughput,55.10856387082553,catapult,DSP,0,catapult_fpga_latency
Throughput,55.10856387082553,catapult,BRAM,0,catapult_fpga_latency
Throughput,55.10856387082553,catapult,CLB,629,catapult_fpga_latency
Throughput,55.10856387082553,catapult,LUT,3713,catapult_fpga_latency
Throughput,55.10856387082553,catapult,FF,1295,catapult_fpga_latency
Throughput,55.10856387082553,catapult,DSP,0,catapult_fpga_latency
Throughput,55.10856387082553,catapult,BRAM,0,catapult_fpga_latency
Throughput,55.10856387082553,catapult,CLB,629,catapult_fpga_latency
Throughput,55.10856387082553,catapult,LUT,3713,catapult_fpga_latency
Throughput,55.10856387082553,catapult,FF,1295,catapult_fpga_latency
Throughput,55.10856387082553,catapult,DSP,0,catapult_fpga_latency
Throughput,55.10856387082553,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.190543027354106,catapult,CLB,761,catapult_fpga_latency
Throughput,31.190543027354106,catapult,LUT,4178,catapult_fpga_latency
Throughput,31.190543027354106,catapult,FF,1239,catapult_fpga_latency
Throughput,31.190543027354106,catapult,DSP,0,catapult_fpga_latency
Throughput,31.190543027354106,catapult,BRAM,0,catapult_fpga_latency
Throughput,41.5921474025704,catapult,CLB,708,catapult_fpga_latency
Throughput,41.5921474025704,catapult,LUT,4363,catapult_fpga_latency
Throughput,41.5921474025704,catapult,FF,1738,catapult_fpga_latency
Throughput,41.5921474025704,catapult,DSP,0,catapult_fpga_latency
Throughput,41.5921474025704,catapult,BRAM,0,catapult_fpga_latency
Throughput,38.274581850193286,catapult,CLB,828,catapult_fpga_latency
Throughput,38.274581850193286,catapult,LUT,4977,catapult_fpga_latency
Throughput,38.274581850193286,catapult,FF,1750,catapult_fpga_latency
Throughput,38.274581850193286,catapult,DSP,0,catapult_fpga_latency
Throughput,38.274581850193286,catapult,BRAM,0,catapult_fpga_latency
Throughput,53.24246619103397,catapult,CLB,689,catapult_fpga_latency
Throughput,53.24246619103397,catapult,LUT,4172,catapult_fpga_latency
Throughput,53.24246619103397,catapult,FF,1520,catapult_fpga_latency
Throughput,53.24246619103397,catapult,DSP,0,catapult_fpga_latency
Throughput,53.24246619103397,catapult,BRAM,0,catapult_fpga_latency
Throughput,53.24246619103397,catapult,CLB,689,catapult_fpga_latency
Throughput,53.24246619103397,catapult,LUT,4172,catapult_fpga_latency
Throughput,53.24246619103397,catapult,FF,1520,catapult_fpga_latency
Throughput,53.24246619103397,catapult,DSP,0,catapult_fpga_latency
Throughput,53.24246619103397,catapult,BRAM,0,catapult_fpga_latency
Throughput,53.24246619103397,catapult,CLB,689,catapult_fpga_latency
Throughput,53.24246619103397,catapult,LUT,4172,catapult_fpga_latency
Throughput,53.24246619103397,catapult,FF,1520,catapult_fpga_latency
Throughput,53.24246619103397,catapult,DSP,0,catapult_fpga_latency
Throughput,53.24246619103397,catapult,BRAM,0,catapult_fpga_latency
Throughput,53.24246619103397,catapult,CLB,689,catapult_fpga_latency
Throughput,53.24246619103397,catapult,LUT,4172,catapult_fpga_latency
Throughput,53.24246619103397,catapult,FF,1520,catapult_fpga_latency
Throughput,53.24246619103397,catapult,DSP,0,catapult_fpga_latency
Throughput,53.24246619103397,catapult,BRAM,0,catapult_fpga_latency
Throughput,53.24246619103397,catapult,CLB,689,catapult_fpga_latency
Throughput,53.24246619103397,catapult,LUT,4172,catapult_fpga_latency
Throughput,53.24246619103397,catapult,FF,1520,catapult_fpga_latency
Throughput,53.24246619103397,catapult,DSP,0,catapult_fpga_latency
Throughput,53.24246619103397,catapult,BRAM,0,catapult_fpga_latency
Throughput,30.93006711824565,catapult,CLB,721,catapult_fpga_latency
Throughput,30.93006711824565,catapult,LUT,3377,catapult_fpga_latency
Throughput,30.93006711824565,catapult,FF,1292,catapult_fpga_latency
Throughput,30.93006711824565,catapult,DSP,0,catapult_fpga_latency
Throughput,30.93006711824565,catapult,BRAM,0,catapult_fpga_latency
Throughput,41.082946468920746,catapult,CLB,609,catapult_fpga_latency
Throughput,41.082946468920746,catapult,LUT,3568,catapult_fpga_latency
Throughput,41.082946468920746,catapult,FF,1343,catapult_fpga_latency
Throughput,41.082946468920746,catapult,DSP,0,catapult_fpga_latency
Throughput,41.082946468920746,catapult,BRAM,0,catapult_fpga_latency
Throughput,38.58917959404183,catapult,CLB,746,catapult_fpga_latency
Throughput,38.58917959404183,catapult,LUT,4470,catapult_fpga_latency
Throughput,38.58917959404183,catapult,FF,1744,catapult_fpga_latency
Throughput,38.58917959404183,catapult,DSP,0,catapult_fpga_latency
Throughput,38.58917959404183,catapult,BRAM,0,catapult_fpga_latency
Throughput,52.854122621564485,catapult,CLB,526,catapult_fpga_latency
Throughput,52.854122621564485,catapult,LUT,3339,catapult_fpga_latency
Throughput,52.854122621564485,catapult,FF,1282,catapult_fpga_latency
Throughput,52.854122621564485,catapult,DSP,0,catapult_fpga_latency
Throughput,52.854122621564485,catapult,BRAM,0,catapult_fpga_latency
Throughput,52.854122621564485,catapult,CLB,526,catapult_fpga_latency
Throughput,52.854122621564485,catapult,LUT,3339,catapult_fpga_latency
Throughput,52.854122621564485,catapult,FF,1282,catapult_fpga_latency
Throughput,52.854122621564485,catapult,DSP,0,catapult_fpga_latency
Throughput,52.854122621564485,catapult,BRAM,0,catapult_fpga_latency
Throughput,52.854122621564485,catapult,CLB,526,catapult_fpga_latency
Throughput,52.854122621564485,catapult,LUT,3339,catapult_fpga_latency
Throughput,52.854122621564485,catapult,FF,1282,catapult_fpga_latency
Throughput,52.854122621564485,catapult,DSP,0,catapult_fpga_latency
Throughput,52.854122621564485,catapult,BRAM,0,catapult_fpga_latency
Throughput,52.854122621564485,catapult,CLB,526,catapult_fpga_latency
Throughput,52.854122621564485,catapult,LUT,3339,catapult_fpga_latency
Throughput,52.854122621564485,catapult,FF,1282,catapult_fpga_latency
Throughput,52.854122621564485,catapult,DSP,0,catapult_fpga_latency
Throughput,52.854122621564485,catapult,BRAM,0,catapult_fpga_latency
Throughput,52.854122621564485,catapult,CLB,526,catapult_fpga_latency
Throughput,52.854122621564485,catapult,LUT,3339,catapult_fpga_latency
Throughput,52.854122621564485,catapult,FF,1282,catapult_fpga_latency
Throughput,52.854122621564485,catapult,DSP,0,catapult_fpga_latency
Throughput,52.854122621564485,catapult,BRAM,0,catapult_fpga_latency
Throughput,21.355657113569386,catapult,CLB,941,catapult_fpga_latency
Throughput,21.355657113569386,catapult,LUT,4683,catapult_fpga_latency
Throughput,21.355657113569386,catapult,FF,1391,catapult_fpga_latency
Throughput,21.355657113569386,catapult,DSP,0,catapult_fpga_latency
Throughput,21.355657113569386,catapult,BRAM,0,catapult_fpga_latency
Throughput,20.253164556962023,catapult,CLB,890,catapult_fpga_latency
Throughput,20.253164556962023,catapult,LUT,5187,catapult_fpga_latency
Throughput,20.253164556962023,catapult,FF,1423,catapult_fpga_latency
Throughput,20.253164556962023,catapult,DSP,0,catapult_fpga_latency
Throughput,20.253164556962023,catapult,BRAM,0,catapult_fpga_latency
Throughput,20.780084367142532,catapult,CLB,972,catapult_fpga_latency
Throughput,20.780084367142532,catapult,LUT,5793,catapult_fpga_latency
Throughput,20.780084367142532,catapult,FF,1586,catapult_fpga_latency
Throughput,20.780084367142532,catapult,DSP,0,catapult_fpga_latency
Throughput,20.780084367142532,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.02869771315098,catapult,CLB,902,catapult_fpga_latency
Throughput,32.02869771315098,catapult,LUT,5811,catapult_fpga_latency
Throughput,32.02869771315098,catapult,FF,1467,catapult_fpga_latency
Throughput,32.02869771315098,catapult,DSP,0,catapult_fpga_latency
Throughput,32.02869771315098,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.02869771315098,catapult,CLB,902,catapult_fpga_latency
Throughput,32.02869771315098,catapult,LUT,5811,catapult_fpga_latency
Throughput,32.02869771315098,catapult,FF,1467,catapult_fpga_latency
Throughput,32.02869771315098,catapult,DSP,0,catapult_fpga_latency
Throughput,32.02869771315098,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.02869771315098,catapult,CLB,902,catapult_fpga_latency
Throughput,32.02869771315098,catapult,LUT,5811,catapult_fpga_latency
Throughput,32.02869771315098,catapult,FF,1467,catapult_fpga_latency
Throughput,32.02869771315098,catapult,DSP,0,catapult_fpga_latency
Throughput,32.02869771315098,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.02869771315098,catapult,CLB,902,catapult_fpga_latency
Throughput,32.02869771315098,catapult,LUT,5811,catapult_fpga_latency
Throughput,32.02869771315098,catapult,FF,1467,catapult_fpga_latency
Throughput,32.02869771315098,catapult,DSP,0,catapult_fpga_latency
Throughput,32.02869771315098,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.02869771315098,catapult,CLB,902,catapult_fpga_latency
Throughput,32.02869771315098,catapult,LUT,5811,catapult_fpga_latency
Throughput,32.02869771315098,catapult,FF,1467,catapult_fpga_latency
Throughput,32.02869771315098,catapult,DSP,0,catapult_fpga_latency
Throughput,32.02869771315098,catapult,BRAM,0,catapult_fpga_latency
Throughput,21.001344086021508,catapult,CLB,877,catapult_fpga_latency
Throughput,21.001344086021508,catapult,LUT,4239,catapult_fpga_latency
Throughput,21.001344086021508,catapult,FF,1380,catapult_fpga_latency
Throughput,21.001344086021508,catapult,DSP,0,catapult_fpga_latency
Throughput,21.001344086021508,catapult,BRAM,0,catapult_fpga_latency
Throughput,20.98768023170399,catapult,CLB,781,catapult_fpga_latency
Throughput,20.98768023170399,catapult,LUT,4777,catapult_fpga_latency
Throughput,20.98768023170399,catapult,FF,1418,catapult_fpga_latency
Throughput,20.98768023170399,catapult,DSP,0,catapult_fpga_latency
Throughput,20.98768023170399,catapult,BRAM,0,catapult_fpga_latency
Throughput,21.15506663845991,catapult,CLB,886,catapult_fpga_latency
Throughput,21.15506663845991,catapult,LUT,5384,catapult_fpga_latency
Throughput,21.15506663845991,catapult,FF,1569,catapult_fpga_latency
Throughput,21.15506663845991,catapult,DSP,0,catapult_fpga_latency
Throughput,21.15506663845991,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.361726149407264,catapult,CLB,1005,catapult_fpga_latency
Throughput,31.361726149407264,catapult,LUT,6199,catapult_fpga_latency
Throughput,31.361726149407264,catapult,FF,1456,catapult_fpga_latency
Throughput,31.361726149407264,catapult,DSP,0,catapult_fpga_latency
Throughput,31.361726149407264,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.361726149407264,catapult,CLB,1005,catapult_fpga_latency
Throughput,31.361726149407264,catapult,LUT,6199,catapult_fpga_latency
Throughput,31.361726149407264,catapult,FF,1456,catapult_fpga_latency
Throughput,31.361726149407264,catapult,DSP,0,catapult_fpga_latency
Throughput,31.361726149407264,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.361726149407264,catapult,CLB,1005,catapult_fpga_latency
Throughput,31.361726149407264,catapult,LUT,6199,catapult_fpga_latency
Throughput,31.361726149407264,catapult,FF,1456,catapult_fpga_latency
Throughput,31.361726149407264,catapult,DSP,0,catapult_fpga_latency
Throughput,31.361726149407264,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.361726149407264,catapult,CLB,1005,catapult_fpga_latency
Throughput,31.361726149407264,catapult,LUT,6199,catapult_fpga_latency
Throughput,31.361726149407264,catapult,FF,1456,catapult_fpga_latency
Throughput,31.361726149407264,catapult,DSP,0,catapult_fpga_latency
Throughput,31.361726149407264,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.361726149407264,catapult,CLB,1005,catapult_fpga_latency
Throughput,31.361726149407264,catapult,LUT,6199,catapult_fpga_latency
Throughput,31.361726149407264,catapult,FF,1456,catapult_fpga_latency
Throughput,31.361726149407264,catapult,DSP,0,catapult_fpga_latency
Throughput,31.361726149407264,catapult,BRAM,0,catapult_fpga_latency
Throughput,20.78742776368852,catapult,CLB,952,catapult_fpga_latency
Throughput,20.78742776368852,catapult,LUT,5032,catapult_fpga_latency
Throughput,20.78742776368852,catapult,FF,1325,catapult_fpga_latency
Throughput,20.78742776368852,catapult,DSP,0,catapult_fpga_latency
Throughput,20.78742776368852,catapult,BRAM,0,catapult_fpga_latency
Throughput,20.73441290509859,catapult,CLB,830,catapult_fpga_latency
Throughput,20.73441290509859,catapult,LUT,4823,catapult_fpga_latency
Throughput,20.73441290509859,catapult,FF,1432,catapult_fpga_latency
Throughput,20.73441290509859,catapult,DSP,0,catapult_fpga_latency
Throughput,20.73441290509859,catapult,BRAM,0,catapult_fpga_latency
Throughput,21.24946876328092,catapult,CLB,1025,catapult_fpga_latency
Throughput,21.24946876328092,catapult,LUT,6064,catapult_fpga_latency
Throughput,21.24946876328092,catapult,FF,1584,catapult_fpga_latency
Throughput,21.24946876328092,catapult,DSP,0,catapult_fpga_latency
Throughput,21.24946876328092,catapult,BRAM,0,catapult_fpga_latency
Throughput,30.616618700630706,catapult,CLB,994,catapult_fpga_latency
Throughput,30.616618700630706,catapult,LUT,6587,catapult_fpga_latency
Throughput,30.616618700630706,catapult,FF,1625,catapult_fpga_latency
Throughput,30.616618700630706,catapult,DSP,0,catapult_fpga_latency
Throughput,30.616618700630706,catapult,BRAM,0,catapult_fpga_latency
Throughput,30.616618700630706,catapult,CLB,994,catapult_fpga_latency
Throughput,30.616618700630706,catapult,LUT,6587,catapult_fpga_latency
Throughput,30.616618700630706,catapult,FF,1625,catapult_fpga_latency
Throughput,30.616618700630706,catapult,DSP,0,catapult_fpga_latency
Throughput,30.616618700630706,catapult,BRAM,0,catapult_fpga_latency
Throughput,30.616618700630706,catapult,CLB,994,catapult_fpga_latency
Throughput,30.616618700630706,catapult,LUT,6587,catapult_fpga_latency
Throughput,30.616618700630706,catapult,FF,1625,catapult_fpga_latency
Throughput,30.616618700630706,catapult,DSP,0,catapult_fpga_latency
Throughput,30.616618700630706,catapult,BRAM,0,catapult_fpga_latency
Throughput,30.616618700630706,catapult,CLB,994,catapult_fpga_latency
Throughput,30.616618700630706,catapult,LUT,6587,catapult_fpga_latency
Throughput,30.616618700630706,catapult,FF,1625,catapult_fpga_latency
Throughput,30.616618700630706,catapult,DSP,0,catapult_fpga_latency
Throughput,30.616618700630706,catapult,BRAM,0,catapult_fpga_latency
Throughput,30.616618700630706,catapult,CLB,994,catapult_fpga_latency
Throughput,30.616618700630706,catapult,LUT,6587,catapult_fpga_latency
Throughput,30.616618700630706,catapult,FF,1625,catapult_fpga_latency
Throughput,30.616618700630706,catapult,DSP,0,catapult_fpga_latency
Throughput,30.616618700630706,catapult,BRAM,0,catapult_fpga_latency
Throughput,19.74216729512566,catapult,CLB,795,catapult_fpga_latency
Throughput,19.74216729512566,catapult,LUT,4141,catapult_fpga_latency
Throughput,19.74216729512566,catapult,FF,1378,catapult_fpga_latency
Throughput,19.74216729512566,catapult,DSP,0,catapult_fpga_latency
Throughput,19.74216729512566,catapult,BRAM,0,catapult_fpga_latency
Throughput,20.56851371919865,catapult,CLB,770,catapult_fpga_latency
Throughput,20.56851371919865,catapult,LUT,4330,catapult_fpga_latency
Throughput,20.56851371919865,catapult,FF,1419,catapult_fpga_latency
Throughput,20.56851371919865,catapult,DSP,0,catapult_fpga_latency
Throughput,20.56851371919865,catapult,BRAM,0,catapult_fpga_latency
Throughput,20.26342451874367,catapult,CLB,842,catapult_fpga_latency
Throughput,20.26342451874367,catapult,LUT,5142,catapult_fpga_latency
Throughput,20.26342451874367,catapult,FF,1568,catapult_fpga_latency
Throughput,20.26342451874367,catapult,DSP,0,catapult_fpga_latency
Throughput,20.26342451874367,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.664608467116306,catapult,CLB,852,catapult_fpga_latency
Throughput,31.664608467116306,catapult,LUT,5657,catapult_fpga_latency
Throughput,31.664608467116306,catapult,FF,1453,catapult_fpga_latency
Throughput,31.664608467116306,catapult,DSP,0,catapult_fpga_latency
Throughput,31.664608467116306,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.664608467116306,catapult,CLB,852,catapult_fpga_latency
Throughput,31.664608467116306,catapult,LUT,5657,catapult_fpga_latency
Throughput,31.664608467116306,catapult,FF,1453,catapult_fpga_latency
Throughput,31.664608467116306,catapult,DSP,0,catapult_fpga_latency
Throughput,31.664608467116306,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.664608467116306,catapult,CLB,852,catapult_fpga_latency
Throughput,31.664608467116306,catapult,LUT,5657,catapult_fpga_latency
Throughput,31.664608467116306,catapult,FF,1453,catapult_fpga_latency
Throughput,31.664608467116306,catapult,DSP,0,catapult_fpga_latency
Throughput,31.664608467116306,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.664608467116306,catapult,CLB,852,catapult_fpga_latency
Throughput,31.664608467116306,catapult,LUT,5657,catapult_fpga_latency
Throughput,31.664608467116306,catapult,FF,1453,catapult_fpga_latency
Throughput,31.664608467116306,catapult,DSP,0,catapult_fpga_latency
Throughput,31.664608467116306,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.664608467116306,catapult,CLB,852,catapult_fpga_latency
Throughput,31.664608467116306,catapult,LUT,5657,catapult_fpga_latency
Throughput,31.664608467116306,catapult,FF,1453,catapult_fpga_latency
Throughput,31.664608467116306,catapult,DSP,0,catapult_fpga_latency
Throughput,31.664608467116306,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.410932515526515,catapult,CLB,915,catapult_fpga_latency
Throughput,15.410932515526515,catapult,LUT,5044,catapult_fpga_latency
Throughput,15.410932515526515,catapult,FF,1460,catapult_fpga_latency
Throughput,15.410932515526515,catapult,DSP,0,catapult_fpga_latency
Throughput,15.410932515526515,catapult,BRAM,0,catapult_fpga_latency
Throughput,18.171576020788283,catapult,CLB,918,catapult_fpga_latency
Throughput,18.171576020788283,catapult,LUT,5407,catapult_fpga_latency
Throughput,18.171576020788283,catapult,FF,1881,catapult_fpga_latency
Throughput,18.171576020788283,catapult,DSP,0,catapult_fpga_latency
Throughput,18.171576020788283,catapult,BRAM,0,catapult_fpga_latency
Throughput,20.114248933944804,catapult,CLB,1096,catapult_fpga_latency
Throughput,20.114248933944804,catapult,LUT,6454,catapult_fpga_latency
Throughput,20.114248933944804,catapult,FF,1911,catapult_fpga_latency
Throughput,20.114248933944804,catapult,DSP,0,catapult_fpga_latency
Throughput,20.114248933944804,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.177374642389836,catapult,CLB,1022,catapult_fpga_latency
Throughput,22.177374642389836,catapult,LUT,6327,catapult_fpga_latency
Throughput,22.177374642389836,catapult,FF,1451,catapult_fpga_latency
Throughput,22.177374642389836,catapult,DSP,0,catapult_fpga_latency
Throughput,22.177374642389836,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.443162690486343,catapult,CLB,1027,catapult_fpga_latency
Throughput,22.443162690486343,catapult,LUT,6313,catapult_fpga_latency
Throughput,22.443162690486343,catapult,FF,1440,catapult_fpga_latency
Throughput,22.443162690486343,catapult,DSP,0,catapult_fpga_latency
Throughput,22.443162690486343,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.443162690486343,catapult,CLB,1027,catapult_fpga_latency
Throughput,22.443162690486343,catapult,LUT,6313,catapult_fpga_latency
Throughput,22.443162690486343,catapult,FF,1440,catapult_fpga_latency
Throughput,22.443162690486343,catapult,DSP,0,catapult_fpga_latency
Throughput,22.443162690486343,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.443162690486343,catapult,CLB,1027,catapult_fpga_latency
Throughput,22.443162690486343,catapult,LUT,6313,catapult_fpga_latency
Throughput,22.443162690486343,catapult,FF,1440,catapult_fpga_latency
Throughput,22.443162690486343,catapult,DSP,0,catapult_fpga_latency
Throughput,22.443162690486343,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.443162690486343,catapult,CLB,1027,catapult_fpga_latency
Throughput,22.443162690486343,catapult,LUT,6313,catapult_fpga_latency
Throughput,22.443162690486343,catapult,FF,1440,catapult_fpga_latency
Throughput,22.443162690486343,catapult,DSP,0,catapult_fpga_latency
Throughput,22.443162690486343,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.364995467326336,catapult,CLB,867,catapult_fpga_latency
Throughput,15.364995467326336,catapult,LUT,4600,catapult_fpga_latency
Throughput,15.364995467326336,catapult,FF,1449,catapult_fpga_latency
Throughput,15.364995467326336,catapult,DSP,0,catapult_fpga_latency
Throughput,15.364995467326336,catapult,BRAM,0,catapult_fpga_latency
Throughput,18.282204102526602,catapult,CLB,823,catapult_fpga_latency
Throughput,18.282204102526602,catapult,LUT,5068,catapult_fpga_latency
Throughput,18.282204102526602,catapult,FF,1877,catapult_fpga_latency
Throughput,18.282204102526602,catapult,DSP,0,catapult_fpga_latency
Throughput,18.282204102526602,catapult,BRAM,0,catapult_fpga_latency
Throughput,20.36493971977843,catapult,CLB,1045,catapult_fpga_latency
Throughput,20.36493971977843,catapult,LUT,6279,catapult_fpga_latency
Throughput,20.36493971977843,catapult,FF,1900,catapult_fpga_latency
Throughput,20.36493971977843,catapult,DSP,0,catapult_fpga_latency
Throughput,20.36493971977843,catapult,BRAM,0,catapult_fpga_latency
Throughput,21.111744463445014,catapult,CLB,984,catapult_fpga_latency
Throughput,21.111744463445014,catapult,LUT,6120,catapult_fpga_latency
Throughput,21.111744463445014,catapult,FF,1428,catapult_fpga_latency
Throughput,21.111744463445014,catapult,DSP,0,catapult_fpga_latency
Throughput,21.111744463445014,catapult,BRAM,0,catapult_fpga_latency
Throughput,21.111744463445014,catapult,CLB,984,catapult_fpga_latency
Throughput,21.111744463445014,catapult,LUT,6120,catapult_fpga_latency
Throughput,21.111744463445014,catapult,FF,1428,catapult_fpga_latency
Throughput,21.111744463445014,catapult,DSP,0,catapult_fpga_latency
Throughput,21.111744463445014,catapult,BRAM,0,catapult_fpga_latency
Throughput,21.111744463445014,catapult,CLB,984,catapult_fpga_latency
Throughput,21.111744463445014,catapult,LUT,6120,catapult_fpga_latency
Throughput,21.111744463445014,catapult,FF,1428,catapult_fpga_latency
Throughput,21.111744463445014,catapult,DSP,0,catapult_fpga_latency
Throughput,21.111744463445014,catapult,BRAM,0,catapult_fpga_latency
Throughput,21.111744463445014,catapult,CLB,984,catapult_fpga_latency
Throughput,21.111744463445014,catapult,LUT,6120,catapult_fpga_latency
Throughput,21.111744463445014,catapult,FF,1428,catapult_fpga_latency
Throughput,21.111744463445014,catapult,DSP,0,catapult_fpga_latency
Throughput,21.111744463445014,catapult,BRAM,0,catapult_fpga_latency
Throughput,21.111744463445014,catapult,CLB,984,catapult_fpga_latency
Throughput,21.111744463445014,catapult,LUT,6120,catapult_fpga_latency
Throughput,21.111744463445014,catapult,FF,1428,catapult_fpga_latency
Throughput,21.111744463445014,catapult,DSP,0,catapult_fpga_latency
Throughput,21.111744463445014,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.095251034024695,catapult,CLB,986,catapult_fpga_latency
Throughput,15.095251034024695,catapult,LUT,5480,catapult_fpga_latency
Throughput,15.095251034024695,catapult,FF,1391,catapult_fpga_latency
Throughput,15.095251034024695,catapult,DSP,0,catapult_fpga_latency
Throughput,15.095251034024695,catapult,BRAM,0,catapult_fpga_latency
Throughput,18.254171078091346,catapult,CLB,885,catapult_fpga_latency
Throughput,18.254171078091346,catapult,LUT,5200,catapult_fpga_latency
Throughput,18.254171078091346,catapult,FF,1883,catapult_fpga_latency
Throughput,18.254171078091346,catapult,DSP,0,catapult_fpga_latency
Throughput,18.254171078091346,catapult,BRAM,0,catapult_fpga_latency
Throughput,20.87334056942473,catapult,CLB,1047,catapult_fpga_latency
Throughput,20.87334056942473,catapult,LUT,6444,catapult_fpga_latency
Throughput,20.87334056942473,catapult,FF,1908,catapult_fpga_latency
Throughput,20.87334056942473,catapult,DSP,0,catapult_fpga_latency
Throughput,20.87334056942473,catapult,BRAM,0,catapult_fpga_latency
Throughput,20.540629364883742,catapult,CLB,1129,catapult_fpga_latency
Throughput,20.540629364883742,catapult,LUT,7308,catapult_fpga_latency
Throughput,20.540629364883742,catapult,FF,1480,catapult_fpga_latency
Throughput,20.540629364883742,catapult,DSP,0,catapult_fpga_latency
Throughput,20.540629364883742,catapult,BRAM,0,catapult_fpga_latency
Throughput,20.540629364883742,catapult,CLB,1129,catapult_fpga_latency
Throughput,20.540629364883742,catapult,LUT,7308,catapult_fpga_latency
Throughput,20.540629364883742,catapult,FF,1480,catapult_fpga_latency
Throughput,20.540629364883742,catapult,DSP,0,catapult_fpga_latency
Throughput,20.540629364883742,catapult,BRAM,0,catapult_fpga_latency
Throughput,20.540629364883742,catapult,CLB,1129,catapult_fpga_latency
Throughput,20.540629364883742,catapult,LUT,7308,catapult_fpga_latency
Throughput,20.540629364883742,catapult,FF,1480,catapult_fpga_latency
Throughput,20.540629364883742,catapult,DSP,0,catapult_fpga_latency
Throughput,20.540629364883742,catapult,BRAM,0,catapult_fpga_latency
Throughput,20.540629364883742,catapult,CLB,1129,catapult_fpga_latency
Throughput,20.540629364883742,catapult,LUT,7308,catapult_fpga_latency
Throughput,20.540629364883742,catapult,FF,1480,catapult_fpga_latency
Throughput,20.540629364883742,catapult,DSP,0,catapult_fpga_latency
Throughput,20.540629364883742,catapult,BRAM,0,catapult_fpga_latency
Throughput,20.46580164545045,catapult,CLB,1133,catapult_fpga_latency
Throughput,20.46580164545045,catapult,LUT,7315,catapult_fpga_latency
Throughput,20.46580164545045,catapult,FF,1471,catapult_fpga_latency
Throughput,20.46580164545045,catapult,DSP,0,catapult_fpga_latency
Throughput,20.46580164545045,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.770383220312254,catapult,CLB,917,catapult_fpga_latency
Throughput,15.770383220312254,catapult,LUT,4467,catapult_fpga_latency
Throughput,15.770383220312254,catapult,FF,1443,catapult_fpga_latency
Throughput,15.770383220312254,catapult,DSP,0,catapult_fpga_latency
Throughput,15.770383220312254,catapult,BRAM,0,catapult_fpga_latency
Throughput,18.0437018458707,catapult,CLB,762,catapult_fpga_latency
Throughput,18.0437018458707,catapult,LUT,4544,catapult_fpga_latency
Throughput,18.0437018458707,catapult,FF,1492,catapult_fpga_latency
Throughput,18.0437018458707,catapult,DSP,0,catapult_fpga_latency
Throughput,18.0437018458707,catapult,BRAM,0,catapult_fpga_latency
Throughput,21.121108435770708,catapult,CLB,1051,catapult_fpga_latency
Throughput,21.121108435770708,catapult,LUT,6225,catapult_fpga_latency
Throughput,21.121108435770708,catapult,FF,1899,catapult_fpga_latency
Throughput,21.121108435770708,catapult,DSP,0,catapult_fpga_latency
Throughput,21.121108435770708,catapult,BRAM,0,catapult_fpga_latency
Throughput,21.450481563311097,catapult,CLB,879,catapult_fpga_latency
Throughput,21.450481563311097,catapult,LUT,5851,catapult_fpga_latency
Throughput,21.450481563311097,catapult,FF,1423,catapult_fpga_latency
Throughput,21.450481563311097,catapult,DSP,0,catapult_fpga_latency
Throughput,21.450481563311097,catapult,BRAM,0,catapult_fpga_latency
Throughput,21.450481563311097,catapult,CLB,879,catapult_fpga_latency
Throughput,21.450481563311097,catapult,LUT,5851,catapult_fpga_latency
Throughput,21.450481563311097,catapult,FF,1423,catapult_fpga_latency
Throughput,21.450481563311097,catapult,DSP,0,catapult_fpga_latency
Throughput,21.450481563311097,catapult,BRAM,0,catapult_fpga_latency
Throughput,21.450481563311097,catapult,CLB,879,catapult_fpga_latency
Throughput,21.450481563311097,catapult,LUT,5851,catapult_fpga_latency
Throughput,21.450481563311097,catapult,FF,1423,catapult_fpga_latency
Throughput,21.450481563311097,catapult,DSP,0,catapult_fpga_latency
Throughput,21.450481563311097,catapult,BRAM,0,catapult_fpga_latency
Throughput,21.450481563311097,catapult,CLB,879,catapult_fpga_latency
Throughput,21.450481563311097,catapult,LUT,5851,catapult_fpga_latency
Throughput,21.450481563311097,catapult,FF,1423,catapult_fpga_latency
Throughput,21.450481563311097,catapult,DSP,0,catapult_fpga_latency
Throughput,21.450481563311097,catapult,BRAM,0,catapult_fpga_latency
Throughput,21.450481563311097,catapult,CLB,879,catapult_fpga_latency
Throughput,21.450481563311097,catapult,LUT,5851,catapult_fpga_latency
Throughput,21.450481563311097,catapult,FF,1423,catapult_fpga_latency
Throughput,21.450481563311097,catapult,DSP,0,catapult_fpga_latency
Throughput,21.450481563311097,catapult,BRAM,0,catapult_fpga_latency
Throughput,94.0114693992667,catapult,CLB,789,catapult_fpga_latency
Throughput,94.0114693992667,catapult,LUT,4064,catapult_fpga_latency
Throughput,94.0114693992667,catapult,FF,1356,catapult_fpga_latency
Throughput,94.0114693992667,catapult,DSP,0,catapult_fpga_latency
Throughput,94.0114693992667,catapult,BRAM,0,catapult_fpga_latency
Throughput,97.47538746466516,catapult,CLB,723,catapult_fpga_latency
Throughput,97.47538746466516,catapult,LUT,4382,catapult_fpga_latency
Throughput,97.47538746466516,catapult,FF,1392,catapult_fpga_latency
Throughput,97.47538746466516,catapult,DSP,0,catapult_fpga_latency
Throughput,97.47538746466516,catapult,BRAM,0,catapult_fpga_latency
Throughput,83.10479514667996,catapult,CLB,807,catapult_fpga_latency
Throughput,83.10479514667996,catapult,LUT,5127,catapult_fpga_latency
Throughput,83.10479514667996,catapult,FF,1541,catapult_fpga_latency
Throughput,83.10479514667996,catapult,DSP,0,catapult_fpga_latency
Throughput,83.10479514667996,catapult,BRAM,0,catapult_fpga_latency
Throughput,136.33265167007497,catapult,CLB,442,catapult_fpga_latency
Throughput,136.33265167007497,catapult,LUT,2610,catapult_fpga_latency
Throughput,136.33265167007497,catapult,FF,1340,catapult_fpga_latency
Throughput,136.33265167007497,catapult,DSP,0,catapult_fpga_latency
Throughput,136.33265167007497,catapult,BRAM,0,catapult_fpga_latency
Throughput,136.33265167007497,catapult,CLB,442,catapult_fpga_latency
Throughput,136.33265167007497,catapult,LUT,2610,catapult_fpga_latency
Throughput,136.33265167007497,catapult,FF,1340,catapult_fpga_latency
Throughput,136.33265167007497,catapult,DSP,0,catapult_fpga_latency
Throughput,136.33265167007497,catapult,BRAM,0,catapult_fpga_latency
Throughput,136.33265167007497,catapult,CLB,442,catapult_fpga_latency
Throughput,136.33265167007497,catapult,LUT,2610,catapult_fpga_latency
Throughput,136.33265167007497,catapult,FF,1340,catapult_fpga_latency
Throughput,136.33265167007497,catapult,DSP,0,catapult_fpga_latency
Throughput,136.33265167007497,catapult,BRAM,0,catapult_fpga_latency
Throughput,136.33265167007497,catapult,CLB,442,catapult_fpga_latency
Throughput,136.33265167007497,catapult,LUT,2610,catapult_fpga_latency
Throughput,136.33265167007497,catapult,FF,1340,catapult_fpga_latency
Throughput,136.33265167007497,catapult,DSP,0,catapult_fpga_latency
Throughput,136.33265167007497,catapult,BRAM,0,catapult_fpga_latency
Throughput,136.33265167007497,catapult,CLB,442,catapult_fpga_latency
Throughput,136.33265167007497,catapult,LUT,2610,catapult_fpga_latency
Throughput,136.33265167007497,catapult,FF,1340,catapult_fpga_latency
Throughput,136.33265167007497,catapult,DSP,0,catapult_fpga_latency
Throughput,136.33265167007497,catapult,BRAM,0,catapult_fpga_latency
Throughput,88.15232722143864,catapult,CLB,689,catapult_fpga_latency
Throughput,88.15232722143864,catapult,LUT,3359,catapult_fpga_latency
Throughput,88.15232722143864,catapult,FF,1338,catapult_fpga_latency
Throughput,88.15232722143864,catapult,DSP,0,catapult_fpga_latency
Throughput,88.15232722143864,catapult,BRAM,0,catapult_fpga_latency
Throughput,89.76660682226212,catapult,CLB,649,catapult_fpga_latency
Throughput,89.76660682226212,catapult,LUT,4043,catapult_fpga_latency
Throughput,89.76660682226212,catapult,FF,1384,catapult_fpga_latency
Throughput,89.76660682226212,catapult,DSP,0,catapult_fpga_latency
Throughput,89.76660682226212,catapult,BRAM,0,catapult_fpga_latency
Throughput,91.55832265152902,catapult,CLB,827,catapult_fpga_latency
Throughput,91.55832265152902,catapult,LUT,5020,catapult_fpga_latency
Throughput,91.55832265152902,catapult,FF,1537,catapult_fpga_latency
Throughput,91.55832265152902,catapult,DSP,0,catapult_fpga_latency
Throughput,91.55832265152902,catapult,BRAM,0,catapult_fpga_latency
Throughput,125.8811681772407,catapult,CLB,451,catapult_fpga_latency
Throughput,125.8811681772407,catapult,LUT,3080,catapult_fpga_latency
Throughput,125.8811681772407,catapult,FF,1322,catapult_fpga_latency
Throughput,125.8811681772407,catapult,DSP,0,catapult_fpga_latency
Throughput,125.8811681772407,catapult,BRAM,0,catapult_fpga_latency
Throughput,125.8811681772407,catapult,CLB,451,catapult_fpga_latency
Throughput,125.8811681772407,catapult,LUT,3080,catapult_fpga_latency
Throughput,125.8811681772407,catapult,FF,1322,catapult_fpga_latency
Throughput,125.8811681772407,catapult,DSP,0,catapult_fpga_latency
Throughput,125.8811681772407,catapult,BRAM,0,catapult_fpga_latency
Throughput,125.8811681772407,catapult,CLB,451,catapult_fpga_latency
Throughput,125.8811681772407,catapult,LUT,3080,catapult_fpga_latency
Throughput,125.8811681772407,catapult,FF,1322,catapult_fpga_latency
Throughput,125.8811681772407,catapult,DSP,0,catapult_fpga_latency
Throughput,125.8811681772407,catapult,BRAM,0,catapult_fpga_latency
Throughput,125.8811681772407,catapult,CLB,451,catapult_fpga_latency
Throughput,125.8811681772407,catapult,LUT,3080,catapult_fpga_latency
Throughput,125.8811681772407,catapult,FF,1322,catapult_fpga_latency
Throughput,125.8811681772407,catapult,DSP,0,catapult_fpga_latency
Throughput,125.8811681772407,catapult,BRAM,0,catapult_fpga_latency
Throughput,125.8811681772407,catapult,CLB,451,catapult_fpga_latency
Throughput,125.8811681772407,catapult,LUT,3080,catapult_fpga_latency
Throughput,125.8811681772407,catapult,FF,1322,catapult_fpga_latency
Throughput,125.8811681772407,catapult,DSP,0,catapult_fpga_latency
Throughput,125.8811681772407,catapult,BRAM,0,catapult_fpga_latency
Throughput,91.41603437242891,catapult,CLB,875,catapult_fpga_latency
Throughput,91.41603437242891,catapult,LUT,4362,catapult_fpga_latency
Throughput,91.41603437242891,catapult,FF,1273,catapult_fpga_latency
Throughput,91.41603437242891,catapult,DSP,0,catapult_fpga_latency
Throughput,91.41603437242891,catapult,BRAM,0,catapult_fpga_latency
Throughput,90.59612248595761,catapult,CLB,830,catapult_fpga_latency
Throughput,90.59612248595761,catapult,LUT,5145,catapult_fpga_latency
Throughput,90.59612248595761,catapult,FF,1386,catapult_fpga_latency
Throughput,90.59612248595761,catapult,DSP,0,catapult_fpga_latency
Throughput,90.59612248595761,catapult,BRAM,0,catapult_fpga_latency
Throughput,86.80555555555556,catapult,CLB,797,catapult_fpga_latency
Throughput,86.80555555555556,catapult,LUT,4867,catapult_fpga_latency
Throughput,86.80555555555556,catapult,FF,1537,catapult_fpga_latency
Throughput,86.80555555555556,catapult,DSP,0,catapult_fpga_latency
Throughput,86.80555555555556,catapult,BRAM,0,catapult_fpga_latency
Throughput,127.29124236252545,catapult,CLB,599,catapult_fpga_latency
Throughput,127.29124236252545,catapult,LUT,3845,catapult_fpga_latency
Throughput,127.29124236252545,catapult,FF,1561,catapult_fpga_latency
Throughput,127.29124236252545,catapult,DSP,0,catapult_fpga_latency
Throughput,127.29124236252545,catapult,BRAM,0,catapult_fpga_latency
Throughput,127.29124236252545,catapult,CLB,599,catapult_fpga_latency
Throughput,127.29124236252545,catapult,LUT,3845,catapult_fpga_latency
Throughput,127.29124236252545,catapult,FF,1561,catapult_fpga_latency
Throughput,127.29124236252545,catapult,DSP,0,catapult_fpga_latency
Throughput,127.29124236252545,catapult,BRAM,0,catapult_fpga_latency
Throughput,127.29124236252545,catapult,CLB,599,catapult_fpga_latency
Throughput,127.29124236252545,catapult,LUT,3845,catapult_fpga_latency
Throughput,127.29124236252545,catapult,FF,1561,catapult_fpga_latency
Throughput,127.29124236252545,catapult,DSP,0,catapult_fpga_latency
Throughput,127.29124236252545,catapult,BRAM,0,catapult_fpga_latency
Throughput,127.29124236252545,catapult,CLB,599,catapult_fpga_latency
Throughput,127.29124236252545,catapult,LUT,3845,catapult_fpga_latency
Throughput,127.29124236252545,catapult,FF,1561,catapult_fpga_latency
Throughput,127.29124236252545,catapult,DSP,0,catapult_fpga_latency
Throughput,127.29124236252545,catapult,BRAM,0,catapult_fpga_latency
Throughput,127.29124236252545,catapult,CLB,599,catapult_fpga_latency
Throughput,127.29124236252545,catapult,LUT,3845,catapult_fpga_latency
Throughput,127.29124236252545,catapult,FF,1561,catapult_fpga_latency
Throughput,127.29124236252545,catapult,DSP,0,catapult_fpga_latency
Throughput,127.29124236252545,catapult,BRAM,0,catapult_fpga_latency
Throughput,90.20386072523904,catapult,CLB,771,catapult_fpga_latency
Throughput,90.20386072523904,catapult,LUT,3374,catapult_fpga_latency
Throughput,90.20386072523904,catapult,FF,1328,catapult_fpga_latency
Throughput,90.20386072523904,catapult,DSP,0,catapult_fpga_latency
Throughput,90.20386072523904,catapult,BRAM,0,catapult_fpga_latency
Throughput,87.5196919306844,catapult,CLB,638,catapult_fpga_latency
Throughput,87.5196919306844,catapult,LUT,3709,catapult_fpga_latency
Throughput,87.5196919306844,catapult,FF,1381,catapult_fpga_latency
Throughput,87.5196919306844,catapult,DSP,0,catapult_fpga_latency
Throughput,87.5196919306844,catapult,BRAM,0,catapult_fpga_latency
Throughput,89.82304859426928,catapult,CLB,830,catapult_fpga_latency
Throughput,89.82304859426928,catapult,LUT,5109,catapult_fpga_latency
Throughput,89.82304859426928,catapult,FF,1528,catapult_fpga_latency
Throughput,89.82304859426928,catapult,DSP,0,catapult_fpga_latency
Throughput,89.82304859426928,catapult,BRAM,0,catapult_fpga_latency
Throughput,136.8550704803613,catapult,CLB,363,catapult_fpga_latency
Throughput,136.8550704803613,catapult,LUT,2485,catapult_fpga_latency
Throughput,136.8550704803613,catapult,FF,1318,catapult_fpga_latency
Throughput,136.8550704803613,catapult,DSP,0,catapult_fpga_latency
Throughput,136.8550704803613,catapult,BRAM,0,catapult_fpga_latency
Throughput,132.55567338282077,catapult,CLB,366,catapult_fpga_latency
Throughput,132.55567338282077,catapult,LUT,2481,catapult_fpga_latency
Throughput,132.55567338282077,catapult,FF,1318,catapult_fpga_latency
Throughput,132.55567338282077,catapult,DSP,0,catapult_fpga_latency
Throughput,132.55567338282077,catapult,BRAM,0,catapult_fpga_latency
Throughput,136.8550704803613,catapult,CLB,363,catapult_fpga_latency
Throughput,136.8550704803613,catapult,LUT,2485,catapult_fpga_latency
Throughput,136.8550704803613,catapult,FF,1318,catapult_fpga_latency
Throughput,136.8550704803613,catapult,DSP,0,catapult_fpga_latency
Throughput,136.8550704803613,catapult,BRAM,0,catapult_fpga_latency
Throughput,136.8550704803613,catapult,CLB,363,catapult_fpga_latency
Throughput,136.8550704803613,catapult,LUT,2485,catapult_fpga_latency
Throughput,136.8550704803613,catapult,FF,1318,catapult_fpga_latency
Throughput,136.8550704803613,catapult,DSP,0,catapult_fpga_latency
Throughput,136.8550704803613,catapult,BRAM,0,catapult_fpga_latency
Throughput,136.8550704803613,catapult,CLB,363,catapult_fpga_latency
Throughput,136.8550704803613,catapult,LUT,2485,catapult_fpga_latency
Throughput,136.8550704803613,catapult,FF,1318,catapult_fpga_latency
Throughput,136.8550704803613,catapult,DSP,0,catapult_fpga_latency
Throughput,136.8550704803613,catapult,BRAM,0,catapult_fpga_latency
Throughput,45.37205081669691,catapult,CLB,897,catapult_fpga_latency
Throughput,45.37205081669691,catapult,LUT,4488,catapult_fpga_latency
Throughput,45.37205081669691,catapult,FF,1356,catapult_fpga_latency
Throughput,45.37205081669691,catapult,DSP,0,catapult_fpga_latency
Throughput,45.37205081669691,catapult,BRAM,0,catapult_fpga_latency
Throughput,61.24448799608036,catapult,CLB,806,catapult_fpga_latency
Throughput,61.24448799608036,catapult,LUT,5018,catapult_fpga_latency
Throughput,61.24448799608036,catapult,FF,1777,catapult_fpga_latency
Throughput,61.24448799608036,catapult,DSP,0,catapult_fpga_latency
Throughput,61.24448799608036,catapult,BRAM,0,catapult_fpga_latency
Throughput,58.11588307084326,catapult,CLB,906,catapult_fpga_latency
Throughput,58.11588307084326,catapult,LUT,5328,catapult_fpga_latency
Throughput,58.11588307084326,catapult,FF,1806,catapult_fpga_latency
Throughput,58.11588307084326,catapult,DSP,0,catapult_fpga_latency
Throughput,58.11588307084326,catapult,BRAM,0,catapult_fpga_latency
Throughput,78.36990595611285,catapult,CLB,626,catapult_fpga_latency
Throughput,78.36990595611285,catapult,LUT,3866,catapult_fpga_latency
Throughput,78.36990595611285,catapult,FF,1366,catapult_fpga_latency
Throughput,78.36990595611285,catapult,DSP,0,catapult_fpga_latency
Throughput,78.36990595611285,catapult,BRAM,0,catapult_fpga_latency
Throughput,78.36990595611285,catapult,CLB,626,catapult_fpga_latency
Throughput,78.36990595611285,catapult,LUT,3866,catapult_fpga_latency
Throughput,78.36990595611285,catapult,FF,1366,catapult_fpga_latency
Throughput,78.36990595611285,catapult,DSP,0,catapult_fpga_latency
Throughput,78.36990595611285,catapult,BRAM,0,catapult_fpga_latency
Throughput,78.36990595611285,catapult,CLB,626,catapult_fpga_latency
Throughput,78.36990595611285,catapult,LUT,3866,catapult_fpga_latency
Throughput,78.36990595611285,catapult,FF,1366,catapult_fpga_latency
Throughput,78.36990595611285,catapult,DSP,0,catapult_fpga_latency
Throughput,78.36990595611285,catapult,BRAM,0,catapult_fpga_latency
Throughput,78.36990595611285,catapult,CLB,626,catapult_fpga_latency
Throughput,78.36990595611285,catapult,LUT,3866,catapult_fpga_latency
Throughput,78.36990595611285,catapult,FF,1366,catapult_fpga_latency
Throughput,78.36990595611285,catapult,DSP,0,catapult_fpga_latency
Throughput,78.36990595611285,catapult,BRAM,0,catapult_fpga_latency
Throughput,78.36990595611285,catapult,CLB,626,catapult_fpga_latency
Throughput,78.36990595611285,catapult,LUT,3866,catapult_fpga_latency
Throughput,78.36990595611285,catapult,FF,1366,catapult_fpga_latency
Throughput,78.36990595611285,catapult,DSP,0,catapult_fpga_latency
Throughput,78.36990595611285,catapult,BRAM,0,catapult_fpga_latency
Throughput,45.059252917586626,catapult,CLB,877,catapult_fpga_latency
Throughput,45.059252917586626,catapult,LUT,4017,catapult_fpga_latency
Throughput,45.059252917586626,catapult,FF,1342,catapult_fpga_latency
Throughput,45.059252917586626,catapult,DSP,0,catapult_fpga_latency
Throughput,45.059252917586626,catapult,BRAM,0,catapult_fpga_latency
Throughput,58.7958607714017,catapult,CLB,778,catapult_fpga_latency
Throughput,58.7958607714017,catapult,LUT,4781,catapult_fpga_latency
Throughput,58.7958607714017,catapult,FF,1768,catapult_fpga_latency
Throughput,58.7958607714017,catapult,DSP,0,catapult_fpga_latency
Throughput,58.7958607714017,catapult,BRAM,0,catapult_fpga_latency
Throughput,55.8191459670667,catapult,CLB,865,catapult_fpga_latency
Throughput,55.8191459670667,catapult,LUT,5069,catapult_fpga_latency
Throughput,55.8191459670667,catapult,FF,1790,catapult_fpga_latency
Throughput,55.8191459670667,catapult,DSP,0,catapult_fpga_latency
Throughput,55.8191459670667,catapult,BRAM,0,catapult_fpga_latency
Throughput,77.44133818632386,catapult,CLB,620,catapult_fpga_latency
Throughput,77.44133818632386,catapult,LUT,3833,catapult_fpga_latency
Throughput,77.44133818632386,catapult,FF,1356,catapult_fpga_latency
Throughput,77.44133818632386,catapult,DSP,0,catapult_fpga_latency
Throughput,77.44133818632386,catapult,BRAM,0,catapult_fpga_latency
Throughput,77.44133818632386,catapult,CLB,620,catapult_fpga_latency
Throughput,77.44133818632386,catapult,LUT,3833,catapult_fpga_latency
Throughput,77.44133818632386,catapult,FF,1356,catapult_fpga_latency
Throughput,77.44133818632386,catapult,DSP,0,catapult_fpga_latency
Throughput,77.44133818632386,catapult,BRAM,0,catapult_fpga_latency
Throughput,77.44133818632386,catapult,CLB,620,catapult_fpga_latency
Throughput,77.44133818632386,catapult,LUT,3833,catapult_fpga_latency
Throughput,77.44133818632386,catapult,FF,1356,catapult_fpga_latency
Throughput,77.44133818632386,catapult,DSP,0,catapult_fpga_latency
Throughput,77.44133818632386,catapult,BRAM,0,catapult_fpga_latency
Throughput,77.44133818632386,catapult,CLB,620,catapult_fpga_latency
Throughput,77.44133818632386,catapult,LUT,3833,catapult_fpga_latency
Throughput,77.44133818632386,catapult,FF,1356,catapult_fpga_latency
Throughput,77.44133818632386,catapult,DSP,0,catapult_fpga_latency
Throughput,77.44133818632386,catapult,BRAM,0,catapult_fpga_latency
Throughput,46.628741956542015,catapult,CLB,903,catapult_fpga_latency
Throughput,46.628741956542015,catapult,LUT,4666,catapult_fpga_latency
Throughput,46.628741956542015,catapult,FF,1274,catapult_fpga_latency
Throughput,46.628741956542015,catapult,DSP,0,catapult_fpga_latency
Throughput,46.628741956542015,catapult,BRAM,0,catapult_fpga_latency
Throughput,56.88605722737357,catapult,CLB,823,catapult_fpga_latency
Throughput,56.88605722737357,catapult,LUT,4911,catapult_fpga_latency
Throughput,56.88605722737357,catapult,FF,1764,catapult_fpga_latency
Throughput,56.88605722737357,catapult,DSP,0,catapult_fpga_latency
Throughput,56.88605722737357,catapult,BRAM,0,catapult_fpga_latency
Throughput,57.69674590353104,catapult,CLB,879,catapult_fpga_latency
Throughput,57.69674590353104,catapult,LUT,5242,catapult_fpga_latency
Throughput,57.69674590353104,catapult,FF,1796,catapult_fpga_latency
Throughput,57.69674590353104,catapult,DSP,0,catapult_fpga_latency
Throughput,57.69674590353104,catapult,BRAM,0,catapult_fpga_latency
Throughput,76.52865998316369,catapult,CLB,748,catapult_fpga_latency
Throughput,76.52865998316369,catapult,LUT,4744,catapult_fpga_latency
Throughput,76.52865998316369,catapult,FF,1584,catapult_fpga_latency
Throughput,76.52865998316369,catapult,DSP,0,catapult_fpga_latency
Throughput,76.52865998316369,catapult,BRAM,0,catapult_fpga_latency
Throughput,76.52865998316369,catapult,CLB,748,catapult_fpga_latency
Throughput,76.52865998316369,catapult,LUT,4744,catapult_fpga_latency
Throughput,76.52865998316369,catapult,FF,1584,catapult_fpga_latency
Throughput,76.52865998316369,catapult,DSP,0,catapult_fpga_latency
Throughput,76.52865998316369,catapult,BRAM,0,catapult_fpga_latency
Throughput,76.52865998316369,catapult,CLB,748,catapult_fpga_latency
Throughput,76.52865998316369,catapult,LUT,4744,catapult_fpga_latency
Throughput,76.52865998316369,catapult,FF,1584,catapult_fpga_latency
Throughput,76.52865998316369,catapult,DSP,0,catapult_fpga_latency
Throughput,76.52865998316369,catapult,BRAM,0,catapult_fpga_latency
Throughput,76.52865998316369,catapult,CLB,748,catapult_fpga_latency
Throughput,76.52865998316369,catapult,LUT,4744,catapult_fpga_latency
Throughput,76.52865998316369,catapult,FF,1584,catapult_fpga_latency
Throughput,76.52865998316369,catapult,DSP,0,catapult_fpga_latency
Throughput,76.52865998316369,catapult,BRAM,0,catapult_fpga_latency
Throughput,76.52865998316369,catapult,CLB,748,catapult_fpga_latency
Throughput,76.52865998316369,catapult,LUT,4744,catapult_fpga_latency
Throughput,76.52865998316369,catapult,FF,1584,catapult_fpga_latency
Throughput,76.52865998316369,catapult,DSP,0,catapult_fpga_latency
Throughput,76.52865998316369,catapult,BRAM,0,catapult_fpga_latency
Throughput,45.6183568267871,catapult,CLB,831,catapult_fpga_latency
Throughput,45.6183568267871,catapult,LUT,3903,catapult_fpga_latency
Throughput,45.6183568267871,catapult,FF,1332,catapult_fpga_latency
Throughput,45.6183568267871,catapult,DSP,0,catapult_fpga_latency
Throughput,45.6183568267871,catapult,BRAM,0,catapult_fpga_latency
Throughput,58.913632614587016,catapult,CLB,692,catapult_fpga_latency
Throughput,58.913632614587016,catapult,LUT,4225,catapult_fpga_latency
Throughput,58.913632614587016,catapult,FF,1376,catapult_fpga_latency
Throughput,58.913632614587016,catapult,DSP,0,catapult_fpga_latency
Throughput,58.913632614587016,catapult,BRAM,0,catapult_fpga_latency
Throughput,60.013202904639016,catapult,CLB,810,catapult_fpga_latency
Throughput,60.013202904639016,catapult,LUT,4796,catapult_fpga_latency
Throughput,60.013202904639016,catapult,FF,1779,catapult_fpga_latency
Throughput,60.013202904639016,catapult,DSP,0,catapult_fpga_latency
Throughput,60.013202904639016,catapult,BRAM,0,catapult_fpga_latency
Throughput,81.55941603458119,catapult,CLB,534,catapult_fpga_latency
Throughput,81.55941603458119,catapult,LUT,3650,catapult_fpga_latency
Throughput,81.55941603458119,catapult,FF,1349,catapult_fpga_latency
Throughput,81.55941603458119,catapult,DSP,0,catapult_fpga_latency
Throughput,81.55941603458119,catapult,BRAM,0,catapult_fpga_latency
Throughput,81.55941603458119,catapult,CLB,534,catapult_fpga_latency
Throughput,81.55941603458119,catapult,LUT,3650,catapult_fpga_latency
Throughput,81.55941603458119,catapult,FF,1349,catapult_fpga_latency
Throughput,81.55941603458119,catapult,DSP,0,catapult_fpga_latency
Throughput,81.55941603458119,catapult,BRAM,0,catapult_fpga_latency
Throughput,81.55941603458119,catapult,CLB,534,catapult_fpga_latency
Throughput,81.55941603458119,catapult,LUT,3650,catapult_fpga_latency
Throughput,81.55941603458119,catapult,FF,1349,catapult_fpga_latency
Throughput,81.55941603458119,catapult,DSP,0,catapult_fpga_latency
Throughput,81.55941603458119,catapult,BRAM,0,catapult_fpga_latency
Throughput,81.55941603458119,catapult,CLB,534,catapult_fpga_latency
Throughput,81.55941603458119,catapult,LUT,3650,catapult_fpga_latency
Throughput,81.55941603458119,catapult,FF,1349,catapult_fpga_latency
Throughput,81.55941603458119,catapult,DSP,0,catapult_fpga_latency
Throughput,81.55941603458119,catapult,BRAM,0,catapult_fpga_latency
Throughput,81.55941603458119,catapult,CLB,534,catapult_fpga_latency
Throughput,81.55941603458119,catapult,LUT,3650,catapult_fpga_latency
Throughput,81.55941603458119,catapult,FF,1349,catapult_fpga_latency
Throughput,81.55941603458119,catapult,DSP,0,catapult_fpga_latency
Throughput,81.55941603458119,catapult,BRAM,0,catapult_fpga_latency
Throughput,30.067953575079677,catapult,CLB,1031,catapult_fpga_latency
Throughput,30.067953575079677,catapult,LUT,5353,catapult_fpga_latency
Throughput,30.067953575079677,catapult,FF,1442,catapult_fpga_latency
Throughput,30.067953575079677,catapult,DSP,0,catapult_fpga_latency
Throughput,30.067953575079677,catapult,BRAM,0,catapult_fpga_latency
Throughput,30.728574501428877,catapult,CLB,943,catapult_fpga_latency
Throughput,30.728574501428877,catapult,LUT,5616,catapult_fpga_latency
Throughput,30.728574501428877,catapult,FF,1474,catapult_fpga_latency
Throughput,30.728574501428877,catapult,DSP,0,catapult_fpga_latency
Throughput,30.728574501428877,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.03854987894966,catapult,CLB,1027,catapult_fpga_latency
Throughput,31.03854987894966,catapult,LUT,6153,catapult_fpga_latency
Throughput,31.03854987894966,catapult,FF,1632,catapult_fpga_latency
Throughput,31.03854987894966,catapult,DSP,0,catapult_fpga_latency
Throughput,31.03854987894966,catapult,BRAM,0,catapult_fpga_latency
Throughput,45.61419513752679,catapult,CLB,1019,catapult_fpga_latency
Throughput,45.61419513752679,catapult,LUT,6375,catapult_fpga_latency
Throughput,45.61419513752679,catapult,FF,1370,catapult_fpga_latency
Throughput,45.61419513752679,catapult,DSP,0,catapult_fpga_latency
Throughput,45.61419513752679,catapult,BRAM,0,catapult_fpga_latency
Throughput,45.61419513752679,catapult,CLB,1019,catapult_fpga_latency
Throughput,45.61419513752679,catapult,LUT,6375,catapult_fpga_latency
Throughput,45.61419513752679,catapult,FF,1370,catapult_fpga_latency
Throughput,45.61419513752679,catapult,DSP,0,catapult_fpga_latency
Throughput,45.61419513752679,catapult,BRAM,0,catapult_fpga_latency
Throughput,45.966444495518274,catapult,CLB,1020,catapult_fpga_latency
Throughput,45.966444495518274,catapult,LUT,6388,catapult_fpga_latency
Throughput,45.966444495518274,catapult,FF,1369,catapult_fpga_latency
Throughput,45.966444495518274,catapult,DSP,0,catapult_fpga_latency
Throughput,45.966444495518274,catapult,BRAM,0,catapult_fpga_latency
Throughput,45.61419513752679,catapult,CLB,1019,catapult_fpga_latency
Throughput,45.61419513752679,catapult,LUT,6375,catapult_fpga_latency
Throughput,45.61419513752679,catapult,FF,1370,catapult_fpga_latency
Throughput,45.61419513752679,catapult,DSP,0,catapult_fpga_latency
Throughput,45.61419513752679,catapult,BRAM,0,catapult_fpga_latency
Throughput,45.61419513752679,catapult,CLB,1019,catapult_fpga_latency
Throughput,45.61419513752679,catapult,LUT,6375,catapult_fpga_latency
Throughput,45.61419513752679,catapult,FF,1370,catapult_fpga_latency
Throughput,45.61419513752679,catapult,DSP,0,catapult_fpga_latency
Throughput,45.61419513752679,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.013521895546457,catapult,CLB,1006,catapult_fpga_latency
Throughput,31.013521895546457,catapult,LUT,4772,catapult_fpga_latency
Throughput,31.013521895546457,catapult,FF,1429,catapult_fpga_latency
Throughput,31.013521895546457,catapult,DSP,0,catapult_fpga_latency
Throughput,31.013521895546457,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.465340926968945,catapult,CLB,885,catapult_fpga_latency
Throughput,31.465340926968945,catapult,LUT,5234,catapult_fpga_latency
Throughput,31.465340926968945,catapult,FF,1469,catapult_fpga_latency
Throughput,31.465340926968945,catapult,DSP,0,catapult_fpga_latency
Throughput,31.465340926968945,catapult,BRAM,0,catapult_fpga_latency
Throughput,30.2571860816944,catapult,CLB,960,catapult_fpga_latency
Throughput,30.2571860816944,catapult,LUT,5765,catapult_fpga_latency
Throughput,30.2571860816944,catapult,FF,1616,catapult_fpga_latency
Throughput,30.2571860816944,catapult,DSP,0,catapult_fpga_latency
Throughput,30.2571860816944,catapult,BRAM,0,catapult_fpga_latency
Throughput,44.298750775228136,catapult,CLB,988,catapult_fpga_latency
Throughput,44.298750775228136,catapult,LUT,6227,catapult_fpga_latency
Throughput,44.298750775228136,catapult,FF,1363,catapult_fpga_latency
Throughput,44.298750775228136,catapult,DSP,0,catapult_fpga_latency
Throughput,44.298750775228136,catapult,BRAM,0,catapult_fpga_latency
Throughput,44.298750775228136,catapult,CLB,988,catapult_fpga_latency
Throughput,44.298750775228136,catapult,LUT,6227,catapult_fpga_latency
Throughput,44.298750775228136,catapult,FF,1363,catapult_fpga_latency
Throughput,44.298750775228136,catapult,DSP,0,catapult_fpga_latency
Throughput,44.298750775228136,catapult,BRAM,0,catapult_fpga_latency
Throughput,44.298750775228136,catapult,CLB,988,catapult_fpga_latency
Throughput,44.298750775228136,catapult,LUT,6227,catapult_fpga_latency
Throughput,44.298750775228136,catapult,FF,1363,catapult_fpga_latency
Throughput,44.298750775228136,catapult,DSP,0,catapult_fpga_latency
Throughput,44.298750775228136,catapult,BRAM,0,catapult_fpga_latency
Throughput,44.298750775228136,catapult,CLB,988,catapult_fpga_latency
Throughput,44.298750775228136,catapult,LUT,6227,catapult_fpga_latency
Throughput,44.298750775228136,catapult,FF,1363,catapult_fpga_latency
Throughput,44.298750775228136,catapult,DSP,0,catapult_fpga_latency
Throughput,44.298750775228136,catapult,BRAM,0,catapult_fpga_latency
Throughput,44.298750775228136,catapult,CLB,988,catapult_fpga_latency
Throughput,44.298750775228136,catapult,LUT,6227,catapult_fpga_latency
Throughput,44.298750775228136,catapult,FF,1363,catapult_fpga_latency
Throughput,44.298750775228136,catapult,DSP,0,catapult_fpga_latency
Throughput,44.298750775228136,catapult,BRAM,0,catapult_fpga_latency
Throughput,29.350474010155267,catapult,CLB,1092,catapult_fpga_latency
Throughput,29.350474010155267,catapult,LUT,5743,catapult_fpga_latency
Throughput,29.350474010155267,catapult,FF,1368,catapult_fpga_latency
Throughput,29.350474010155267,catapult,DSP,0,catapult_fpga_latency
Throughput,29.350474010155267,catapult,BRAM,0,catapult_fpga_latency
Throughput,29.940119760479043,catapult,CLB,880,catapult_fpga_latency
Throughput,29.940119760479043,catapult,LUT,5400,catapult_fpga_latency
Throughput,29.940119760479043,catapult,FF,1473,catapult_fpga_latency
Throughput,29.940119760479043,catapult,DSP,0,catapult_fpga_latency
Throughput,29.940119760479043,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.122591889452554,catapult,CLB,999,catapult_fpga_latency
Throughput,31.122591889452554,catapult,LUT,6037,catapult_fpga_latency
Throughput,31.122591889452554,catapult,FF,1835,catapult_fpga_latency
Throughput,31.122591889452554,catapult,DSP,0,catapult_fpga_latency
Throughput,31.122591889452554,catapult,BRAM,0,catapult_fpga_latency
Throughput,47.43157994592799,catapult,CLB,1118,catapult_fpga_latency
Throughput,47.43157994592799,catapult,LUT,7022,catapult_fpga_latency
Throughput,47.43157994592799,catapult,FF,1519,catapult_fpga_latency
Throughput,47.43157994592799,catapult,DSP,0,catapult_fpga_latency
Throughput,47.43157994592799,catapult,BRAM,0,catapult_fpga_latency
Throughput,47.43157994592799,catapult,CLB,1118,catapult_fpga_latency
Throughput,47.43157994592799,catapult,LUT,7022,catapult_fpga_latency
Throughput,47.43157994592799,catapult,FF,1519,catapult_fpga_latency
Throughput,47.43157994592799,catapult,DSP,0,catapult_fpga_latency
Throughput,47.43157994592799,catapult,BRAM,0,catapult_fpga_latency
Throughput,47.43157994592799,catapult,CLB,1118,catapult_fpga_latency
Throughput,47.43157994592799,catapult,LUT,7022,catapult_fpga_latency
Throughput,47.43157994592799,catapult,FF,1519,catapult_fpga_latency
Throughput,47.43157994592799,catapult,DSP,0,catapult_fpga_latency
Throughput,47.43157994592799,catapult,BRAM,0,catapult_fpga_latency
Throughput,47.43157994592799,catapult,CLB,1118,catapult_fpga_latency
Throughput,47.43157994592799,catapult,LUT,7022,catapult_fpga_latency
Throughput,47.43157994592799,catapult,FF,1519,catapult_fpga_latency
Throughput,47.43157994592799,catapult,DSP,0,catapult_fpga_latency
Throughput,47.43157994592799,catapult,BRAM,0,catapult_fpga_latency
Throughput,47.43157994592799,catapult,CLB,1118,catapult_fpga_latency
Throughput,47.43157994592799,catapult,LUT,7022,catapult_fpga_latency
Throughput,47.43157994592799,catapult,FF,1519,catapult_fpga_latency
Throughput,47.43157994592799,catapult,DSP,0,catapult_fpga_latency
Throughput,47.43157994592799,catapult,BRAM,0,catapult_fpga_latency
Throughput,30.506406345332522,catapult,CLB,976,catapult_fpga_latency
Throughput,30.506406345332522,catapult,LUT,4674,catapult_fpga_latency
Throughput,30.506406345332522,catapult,FF,1420,catapult_fpga_latency
Throughput,30.506406345332522,catapult,DSP,0,catapult_fpga_latency
Throughput,30.506406345332522,catapult,BRAM,0,catapult_fpga_latency
Throughput,30.258101606705193,catapult,CLB,809,catapult_fpga_latency
Throughput,30.258101606705193,catapult,LUT,4592,catapult_fpga_latency
Throughput,30.258101606705193,catapult,FF,1462,catapult_fpga_latency
Throughput,30.258101606705193,catapult,DSP,0,catapult_fpga_latency
Throughput,30.258101606705193,catapult,BRAM,0,catapult_fpga_latency
Throughput,30.499893250373628,catapult,CLB,951,catapult_fpga_latency
Throughput,30.499893250373628,catapult,LUT,5687,catapult_fpga_latency
Throughput,30.499893250373628,catapult,FF,1612,catapult_fpga_latency
Throughput,30.499893250373628,catapult,DSP,0,catapult_fpga_latency
Throughput,30.499893250373628,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.15925766076823,catapult,CLB,955,catapult_fpga_latency
Throughput,43.15925766076823,catapult,LUT,6069,catapult_fpga_latency
Throughput,43.15925766076823,catapult,FF,1365,catapult_fpga_latency
Throughput,43.15925766076823,catapult,DSP,0,catapult_fpga_latency
Throughput,43.15925766076823,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.15925766076823,catapult,CLB,955,catapult_fpga_latency
Throughput,43.15925766076823,catapult,LUT,6069,catapult_fpga_latency
Throughput,43.15925766076823,catapult,FF,1365,catapult_fpga_latency
Throughput,43.15925766076823,catapult,DSP,0,catapult_fpga_latency
Throughput,43.15925766076823,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.15925766076823,catapult,CLB,955,catapult_fpga_latency
Throughput,43.15925766076823,catapult,LUT,6069,catapult_fpga_latency
Throughput,43.15925766076823,catapult,FF,1365,catapult_fpga_latency
Throughput,43.15925766076823,catapult,DSP,0,catapult_fpga_latency
Throughput,43.15925766076823,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.15925766076823,catapult,CLB,955,catapult_fpga_latency
Throughput,43.15925766076823,catapult,LUT,6069,catapult_fpga_latency
Throughput,43.15925766076823,catapult,FF,1365,catapult_fpga_latency
Throughput,43.15925766076823,catapult,DSP,0,catapult_fpga_latency
Throughput,43.15925766076823,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.15925766076823,catapult,CLB,955,catapult_fpga_latency
Throughput,43.15925766076823,catapult,LUT,6069,catapult_fpga_latency
Throughput,43.15925766076823,catapult,FF,1365,catapult_fpga_latency
Throughput,43.15925766076823,catapult,DSP,0,catapult_fpga_latency
Throughput,43.15925766076823,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.74795268425842,catapult,CLB,1095,catapult_fpga_latency
Throughput,22.74795268425842,catapult,LUT,5997,catapult_fpga_latency
Throughput,22.74795268425842,catapult,FF,1513,catapult_fpga_latency
Throughput,22.74795268425842,catapult,DSP,0,catapult_fpga_latency
Throughput,22.74795268425842,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.586572166926796,catapult,CLB,1022,catapult_fpga_latency
Throughput,25.586572166926796,catapult,LUT,5912,catapult_fpga_latency
Throughput,25.586572166926796,catapult,FF,1932,catapult_fpga_latency
Throughput,25.586572166926796,catapult,DSP,0,catapult_fpga_latency
Throughput,25.586572166926796,catapult,BRAM,0,catapult_fpga_latency
Throughput,30.531554361432544,catapult,CLB,1174,catapult_fpga_latency
Throughput,30.531554361432544,catapult,LUT,6955,catapult_fpga_latency
Throughput,30.531554361432544,catapult,FF,1975,catapult_fpga_latency
Throughput,30.531554361432544,catapult,DSP,0,catapult_fpga_latency
Throughput,30.531554361432544,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.5743509560572,catapult,CLB,1109,catapult_fpga_latency
Throughput,32.5743509560572,catapult,LUT,6882,catapult_fpga_latency
Throughput,32.5743509560572,catapult,FF,1502,catapult_fpga_latency
Throughput,32.5743509560572,catapult,DSP,0,catapult_fpga_latency
Throughput,32.5743509560572,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.5743509560572,catapult,CLB,1109,catapult_fpga_latency
Throughput,32.5743509560572,catapult,LUT,6882,catapult_fpga_latency
Throughput,32.5743509560572,catapult,FF,1502,catapult_fpga_latency
Throughput,32.5743509560572,catapult,DSP,0,catapult_fpga_latency
Throughput,32.5743509560572,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.5743509560572,catapult,CLB,1109,catapult_fpga_latency
Throughput,32.5743509560572,catapult,LUT,6882,catapult_fpga_latency
Throughput,32.5743509560572,catapult,FF,1502,catapult_fpga_latency
Throughput,32.5743509560572,catapult,DSP,0,catapult_fpga_latency
Throughput,32.5743509560572,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.5743509560572,catapult,CLB,1109,catapult_fpga_latency
Throughput,32.5743509560572,catapult,LUT,6882,catapult_fpga_latency
Throughput,32.5743509560572,catapult,FF,1502,catapult_fpga_latency
Throughput,32.5743509560572,catapult,DSP,0,catapult_fpga_latency
Throughput,32.5743509560572,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.5743509560572,catapult,CLB,1109,catapult_fpga_latency
Throughput,32.5743509560572,catapult,LUT,6882,catapult_fpga_latency
Throughput,32.5743509560572,catapult,FF,1502,catapult_fpga_latency
Throughput,32.5743509560572,catapult,DSP,0,catapult_fpga_latency
Throughput,32.5743509560572,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.464337863641468,catapult,CLB,1046,catapult_fpga_latency
Throughput,22.464337863641468,catapult,LUT,5250,catapult_fpga_latency
Throughput,22.464337863641468,catapult,FF,1503,catapult_fpga_latency
Throughput,22.464337863641468,catapult,DSP,0,catapult_fpga_latency
Throughput,22.464337863641468,catapult,BRAM,0,catapult_fpga_latency
Throughput,26.236389872753506,catapult,CLB,926,catapult_fpga_latency
Throughput,26.236389872753506,catapult,LUT,5565,catapult_fpga_latency
Throughput,26.236389872753506,catapult,FF,1926,catapult_fpga_latency
Throughput,26.236389872753506,catapult,DSP,0,catapult_fpga_latency
Throughput,26.236389872753506,catapult,BRAM,0,catapult_fpga_latency
Throughput,29.416955933400008,catapult,CLB,1091,catapult_fpga_latency
Throughput,29.416955933400008,catapult,LUT,6644,catapult_fpga_latency
Throughput,29.416955933400008,catapult,FF,1954,catapult_fpga_latency
Throughput,29.416955933400008,catapult,DSP,0,catapult_fpga_latency
Throughput,29.416955933400008,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.39810795049569,catapult,CLB,1291,catapult_fpga_latency
Throughput,32.39810795049569,catapult,LUT,7206,catapult_fpga_latency
Throughput,32.39810795049569,catapult,FF,1480,catapult_fpga_latency
Throughput,32.39810795049569,catapult,DSP,0,catapult_fpga_latency
Throughput,32.39810795049569,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.39810795049569,catapult,CLB,1291,catapult_fpga_latency
Throughput,32.39810795049569,catapult,LUT,7206,catapult_fpga_latency
Throughput,32.39810795049569,catapult,FF,1480,catapult_fpga_latency
Throughput,32.39810795049569,catapult,DSP,0,catapult_fpga_latency
Throughput,32.39810795049569,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.39810795049569,catapult,CLB,1291,catapult_fpga_latency
Throughput,32.39810795049569,catapult,LUT,7206,catapult_fpga_latency
Throughput,32.39810795049569,catapult,FF,1480,catapult_fpga_latency
Throughput,32.39810795049569,catapult,DSP,0,catapult_fpga_latency
Throughput,32.39810795049569,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.39810795049569,catapult,CLB,1291,catapult_fpga_latency
Throughput,32.39810795049569,catapult,LUT,7206,catapult_fpga_latency
Throughput,32.39810795049569,catapult,FF,1480,catapult_fpga_latency
Throughput,32.39810795049569,catapult,DSP,0,catapult_fpga_latency
Throughput,32.39810795049569,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.60089978483406,catapult,CLB,1285,catapult_fpga_latency
Throughput,32.60089978483406,catapult,LUT,7204,catapult_fpga_latency
Throughput,32.60089978483406,catapult,FF,1489,catapult_fpga_latency
Throughput,32.60089978483406,catapult,DSP,0,catapult_fpga_latency
Throughput,32.60089978483406,catapult,BRAM,0,catapult_fpga_latency
Throughput,23.07284095890727,catapult,CLB,1163,catapult_fpga_latency
Throughput,23.07284095890727,catapult,LUT,6267,catapult_fpga_latency
Throughput,23.07284095890727,catapult,FF,1442,catapult_fpga_latency
Throughput,23.07284095890727,catapult,DSP,0,catapult_fpga_latency
Throughput,23.07284095890727,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.992929923060927,catapult,CLB,971,catapult_fpga_latency
Throughput,25.992929923060927,catapult,LUT,5921,catapult_fpga_latency
Throughput,25.992929923060927,catapult,FF,1926,catapult_fpga_latency
Throughput,25.992929923060927,catapult,DSP,0,catapult_fpga_latency
Throughput,25.992929923060927,catapult,BRAM,0,catapult_fpga_latency
Throughput,30.373902742763416,catapult,CLB,1155,catapult_fpga_latency
Throughput,30.373902742763416,catapult,LUT,6754,catapult_fpga_latency
Throughput,30.373902742763416,catapult,FF,1958,catapult_fpga_latency
Throughput,30.373902742763416,catapult,DSP,0,catapult_fpga_latency
Throughput,30.373902742763416,catapult,BRAM,0,catapult_fpga_latency
Throughput,33.59763472651525,catapult,CLB,1286,catapult_fpga_latency
Throughput,33.59763472651525,catapult,LUT,8076,catapult_fpga_latency
Throughput,33.59763472651525,catapult,FF,1525,catapult_fpga_latency
Throughput,33.59763472651525,catapult,DSP,0,catapult_fpga_latency
Throughput,33.59763472651525,catapult,BRAM,0,catapult_fpga_latency
Throughput,33.59763472651525,catapult,CLB,1286,catapult_fpga_latency
Throughput,33.59763472651525,catapult,LUT,8076,catapult_fpga_latency
Throughput,33.59763472651525,catapult,FF,1525,catapult_fpga_latency
Throughput,33.59763472651525,catapult,DSP,0,catapult_fpga_latency
Throughput,33.59763472651525,catapult,BRAM,0,catapult_fpga_latency
Throughput,33.59763472651525,catapult,CLB,1286,catapult_fpga_latency
Throughput,33.59763472651525,catapult,LUT,8076,catapult_fpga_latency
Throughput,33.59763472651525,catapult,FF,1525,catapult_fpga_latency
Throughput,33.59763472651525,catapult,DSP,0,catapult_fpga_latency
Throughput,33.59763472651525,catapult,BRAM,0,catapult_fpga_latency
Throughput,33.59763472651525,catapult,CLB,1286,catapult_fpga_latency
Throughput,33.59763472651525,catapult,LUT,8076,catapult_fpga_latency
Throughput,33.59763472651525,catapult,FF,1525,catapult_fpga_latency
Throughput,33.59763472651525,catapult,DSP,0,catapult_fpga_latency
Throughput,33.59763472651525,catapult,BRAM,0,catapult_fpga_latency
Throughput,33.59763472651525,catapult,CLB,1286,catapult_fpga_latency
Throughput,33.59763472651525,catapult,LUT,8076,catapult_fpga_latency
Throughput,33.59763472651525,catapult,FF,1525,catapult_fpga_latency
Throughput,33.59763472651525,catapult,DSP,0,catapult_fpga_latency
Throughput,33.59763472651525,catapult,BRAM,0,catapult_fpga_latency
Throughput,23.668639053254438,catapult,CLB,1096,catapult_fpga_latency
Throughput,23.668639053254438,catapult,LUT,5366,catapult_fpga_latency
Throughput,23.668639053254438,catapult,FF,1499,catapult_fpga_latency
Throughput,23.668639053254438,catapult,DSP,0,catapult_fpga_latency
Throughput,23.668639053254438,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.336339912336264,catapult,CLB,931,catapult_fpga_latency
Throughput,25.336339912336264,catapult,LUT,5509,catapult_fpga_latency
Throughput,25.336339912336264,catapult,FF,1544,catapult_fpga_latency
Throughput,25.336339912336264,catapult,DSP,0,catapult_fpga_latency
Throughput,25.336339912336264,catapult,BRAM,0,catapult_fpga_latency
Throughput,30.096912056822973,catapult,CLB,1068,catapult_fpga_latency
Throughput,30.096912056822973,catapult,LUT,6335,catapult_fpga_latency
Throughput,30.096912056822973,catapult,FF,1954,catapult_fpga_latency
Throughput,30.096912056822973,catapult,DSP,0,catapult_fpga_latency
Throughput,30.096912056822973,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.782354436816682,catapult,CLB,1031,catapult_fpga_latency
Throughput,31.782354436816682,catapult,LUT,6893,catapult_fpga_latency
Throughput,31.782354436816682,catapult,FF,1476,catapult_fpga_latency
Throughput,31.782354436816682,catapult,DSP,0,catapult_fpga_latency
Throughput,31.782354436816682,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.782354436816682,catapult,CLB,1031,catapult_fpga_latency
Throughput,31.782354436816682,catapult,LUT,6893,catapult_fpga_latency
Throughput,31.782354436816682,catapult,FF,1476,catapult_fpga_latency
Throughput,31.782354436816682,catapult,DSP,0,catapult_fpga_latency
Throughput,31.782354436816682,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.782354436816682,catapult,CLB,1031,catapult_fpga_latency
Throughput,31.782354436816682,catapult,LUT,6893,catapult_fpga_latency
Throughput,31.782354436816682,catapult,FF,1476,catapult_fpga_latency
Throughput,31.782354436816682,catapult,DSP,0,catapult_fpga_latency
Throughput,31.782354436816682,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.782354436816682,catapult,CLB,1031,catapult_fpga_latency
Throughput,31.782354436816682,catapult,LUT,6893,catapult_fpga_latency
Throughput,31.782354436816682,catapult,FF,1476,catapult_fpga_latency
Throughput,31.782354436816682,catapult,DSP,0,catapult_fpga_latency
Throughput,31.782354436816682,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.782354436816682,catapult,CLB,1031,catapult_fpga_latency
Throughput,31.782354436816682,catapult,LUT,6893,catapult_fpga_latency
Throughput,31.782354436816682,catapult,FF,1476,catapult_fpga_latency
Throughput,31.782354436816682,catapult,DSP,0,catapult_fpga_latency
Throughput,31.782354436816682,catapult,BRAM,0,catapult_fpga_latency
Throughput,295.85798816568047,catapult,CLB,576,catapult_fpga_latency
Throughput,295.85798816568047,catapult,LUT,3206,catapult_fpga_latency
Throughput,295.85798816568047,catapult,FF,1371,catapult_fpga_latency
Throughput,295.85798816568047,catapult,DSP,0,catapult_fpga_latency
Throughput,295.85798816568047,catapult,BRAM,0,catapult_fpga_latency
Throughput,320.30749519538756,catapult,CLB,546,catapult_fpga_latency
Throughput,320.30749519538756,catapult,LUT,3245,catapult_fpga_latency
Throughput,320.30749519538756,catapult,FF,1399,catapult_fpga_latency
Throughput,320.30749519538756,catapult,DSP,0,catapult_fpga_latency
Throughput,320.30749519538756,catapult,BRAM,0,catapult_fpga_latency
Throughput,313.38138514572233,catapult,CLB,834,catapult_fpga_latency
Throughput,313.38138514572233,catapult,LUT,5167,catapult_fpga_latency
Throughput,313.38138514572233,catapult,FF,1555,catapult_fpga_latency
Throughput,313.38138514572233,catapult,DSP,0,catapult_fpga_latency
Throughput,313.38138514572233,catapult,BRAM,0,catapult_fpga_latency
Throughput,400.16006402561027,catapult,CLB,372,catapult_fpga_latency
Throughput,400.16006402561027,catapult,LUT,2166,catapult_fpga_latency
Throughput,400.16006402561027,catapult,FF,1214,catapult_fpga_latency
Throughput,400.16006402561027,catapult,DSP,0,catapult_fpga_latency
Throughput,400.16006402561027,catapult,BRAM,0,catapult_fpga_latency
Throughput,400.16006402561027,catapult,CLB,372,catapult_fpga_latency
Throughput,400.16006402561027,catapult,LUT,2166,catapult_fpga_latency
Throughput,400.16006402561027,catapult,FF,1214,catapult_fpga_latency
Throughput,400.16006402561027,catapult,DSP,0,catapult_fpga_latency
Throughput,400.16006402561027,catapult,BRAM,0,catapult_fpga_latency
Throughput,400.16006402561027,catapult,CLB,372,catapult_fpga_latency
Throughput,400.16006402561027,catapult,LUT,2166,catapult_fpga_latency
Throughput,400.16006402561027,catapult,FF,1214,catapult_fpga_latency
Throughput,400.16006402561027,catapult,DSP,0,catapult_fpga_latency
Throughput,400.16006402561027,catapult,BRAM,0,catapult_fpga_latency
Throughput,400.16006402561027,catapult,CLB,372,catapult_fpga_latency
Throughput,400.16006402561027,catapult,LUT,2166,catapult_fpga_latency
Throughput,400.16006402561027,catapult,FF,1214,catapult_fpga_latency
Throughput,400.16006402561027,catapult,DSP,0,catapult_fpga_latency
Throughput,400.16006402561027,catapult,BRAM,0,catapult_fpga_latency
Throughput,400.16006402561027,catapult,CLB,372,catapult_fpga_latency
Throughput,400.16006402561027,catapult,LUT,2166,catapult_fpga_latency
Throughput,400.16006402561027,catapult,FF,1214,catapult_fpga_latency
Throughput,400.16006402561027,catapult,DSP,0,catapult_fpga_latency
Throughput,400.16006402561027,catapult,BRAM,0,catapult_fpga_latency
Throughput,229.51572182694517,catapult,CLB,425,catapult_fpga_latency
Throughput,229.51572182694517,catapult,LUT,1895,catapult_fpga_latency
Throughput,229.51572182694517,catapult,FF,1356,catapult_fpga_latency
Throughput,229.51572182694517,catapult,DSP,0,catapult_fpga_latency
Throughput,229.51572182694517,catapult,BRAM,0,catapult_fpga_latency
Throughput,245.51927326295112,catapult,CLB,447,catapult_fpga_latency
Throughput,245.51927326295112,catapult,LUT,2770,catapult_fpga_latency
Throughput,245.51927326295112,catapult,FF,1395,catapult_fpga_latency
Throughput,245.51927326295112,catapult,DSP,0,catapult_fpga_latency
Throughput,245.51927326295112,catapult,BRAM,0,catapult_fpga_latency
Throughput,235.73785950023574,catapult,CLB,542,catapult_fpga_latency
Throughput,235.73785950023574,catapult,LUT,3649,catapult_fpga_latency
Throughput,235.73785950023574,catapult,FF,1545,catapult_fpga_latency
Throughput,235.73785950023574,catapult,DSP,0,catapult_fpga_latency
Throughput,235.73785950023574,catapult,BRAM,0,catapult_fpga_latency
Throughput,446.03033006244425,catapult,CLB,381,catapult_fpga_latency
Throughput,446.03033006244425,catapult,LUT,2087,catapult_fpga_latency
Throughput,446.03033006244425,catapult,FF,1204,catapult_fpga_latency
Throughput,446.03033006244425,catapult,DSP,0,catapult_fpga_latency
Throughput,446.03033006244425,catapult,BRAM,0,catapult_fpga_latency
Throughput,436.3001745200698,catapult,CLB,381,catapult_fpga_latency
Throughput,436.3001745200698,catapult,LUT,2088,catapult_fpga_latency
Throughput,436.3001745200698,catapult,FF,1204,catapult_fpga_latency
Throughput,436.3001745200698,catapult,DSP,0,catapult_fpga_latency
Throughput,436.3001745200698,catapult,BRAM,0,catapult_fpga_latency
Throughput,446.03033006244425,catapult,CLB,381,catapult_fpga_latency
Throughput,446.03033006244425,catapult,LUT,2087,catapult_fpga_latency
Throughput,446.03033006244425,catapult,FF,1204,catapult_fpga_latency
Throughput,446.03033006244425,catapult,DSP,0,catapult_fpga_latency
Throughput,446.03033006244425,catapult,BRAM,0,catapult_fpga_latency
Throughput,446.03033006244425,catapult,CLB,381,catapult_fpga_latency
Throughput,446.03033006244425,catapult,LUT,2087,catapult_fpga_latency
Throughput,446.03033006244425,catapult,FF,1204,catapult_fpga_latency
Throughput,446.03033006244425,catapult,DSP,0,catapult_fpga_latency
Throughput,446.03033006244425,catapult,BRAM,0,catapult_fpga_latency
Throughput,446.03033006244425,catapult,CLB,381,catapult_fpga_latency
Throughput,446.03033006244425,catapult,LUT,2087,catapult_fpga_latency
Throughput,446.03033006244425,catapult,FF,1204,catapult_fpga_latency
Throughput,446.03033006244425,catapult,DSP,0,catapult_fpga_latency
Throughput,446.03033006244425,catapult,BRAM,0,catapult_fpga_latency
Throughput,206.27062706270627,catapult,CLB,642,catapult_fpga_latency
Throughput,206.27062706270627,catapult,LUT,3295,catapult_fpga_latency
Throughput,206.27062706270627,catapult,FF,1302,catapult_fpga_latency
Throughput,206.27062706270627,catapult,DSP,0,catapult_fpga_latency
Throughput,206.27062706270627,catapult,BRAM,0,catapult_fpga_latency
Throughput,214.59227467811158,catapult,CLB,538,catapult_fpga_latency
Throughput,214.59227467811158,catapult,LUT,3355,catapult_fpga_latency
Throughput,214.59227467811158,catapult,FF,1415,catapult_fpga_latency
Throughput,214.59227467811158,catapult,DSP,0,catapult_fpga_latency
Throughput,214.59227467811158,catapult,BRAM,0,catapult_fpga_latency
Throughput,221.77866489243735,catapult,CLB,665,catapult_fpga_latency
Throughput,221.77866489243735,catapult,LUT,4147,catapult_fpga_latency
Throughput,221.77866489243735,catapult,FF,1560,catapult_fpga_latency
Throughput,221.77866489243735,catapult,DSP,0,catapult_fpga_latency
Throughput,221.77866489243735,catapult,BRAM,0,catapult_fpga_latency
Throughput,420.6983592763988,catapult,CLB,429,catapult_fpga_latency
Throughput,420.6983592763988,catapult,LUT,2604,catapult_fpga_latency
Throughput,420.6983592763988,catapult,FF,1427,catapult_fpga_latency
Throughput,420.6983592763988,catapult,DSP,0,catapult_fpga_latency
Throughput,420.6983592763988,catapult,BRAM,0,catapult_fpga_latency
Throughput,420.6983592763988,catapult,CLB,429,catapult_fpga_latency
Throughput,420.6983592763988,catapult,LUT,2604,catapult_fpga_latency
Throughput,420.6983592763988,catapult,FF,1427,catapult_fpga_latency
Throughput,420.6983592763988,catapult,DSP,0,catapult_fpga_latency
Throughput,420.6983592763988,catapult,BRAM,0,catapult_fpga_latency
Throughput,420.6983592763988,catapult,CLB,429,catapult_fpga_latency
Throughput,420.6983592763988,catapult,LUT,2604,catapult_fpga_latency
Throughput,420.6983592763988,catapult,FF,1427,catapult_fpga_latency
Throughput,420.6983592763988,catapult,DSP,0,catapult_fpga_latency
Throughput,420.6983592763988,catapult,BRAM,0,catapult_fpga_latency
Throughput,420.6983592763988,catapult,CLB,429,catapult_fpga_latency
Throughput,420.6983592763988,catapult,LUT,2604,catapult_fpga_latency
Throughput,420.6983592763988,catapult,FF,1427,catapult_fpga_latency
Throughput,420.6983592763988,catapult,DSP,0,catapult_fpga_latency
Throughput,420.6983592763988,catapult,BRAM,0,catapult_fpga_latency
Throughput,420.6983592763988,catapult,CLB,429,catapult_fpga_latency
Throughput,420.6983592763988,catapult,LUT,2604,catapult_fpga_latency
Throughput,420.6983592763988,catapult,FF,1427,catapult_fpga_latency
Throughput,420.6983592763988,catapult,DSP,0,catapult_fpga_latency
Throughput,420.6983592763988,catapult,BRAM,0,catapult_fpga_latency
Throughput,239.86567522187576,catapult,CLB,453,catapult_fpga_latency
Throughput,239.86567522187576,catapult,LUT,1900,catapult_fpga_latency
Throughput,239.86567522187576,catapult,FF,1351,catapult_fpga_latency
Throughput,239.86567522187576,catapult,DSP,0,catapult_fpga_latency
Throughput,239.86567522187576,catapult,BRAM,0,catapult_fpga_latency
Throughput,223.36385972749608,catapult,CLB,474,catapult_fpga_latency
Throughput,223.36385972749608,catapult,LUT,2574,catapult_fpga_latency
Throughput,223.36385972749608,catapult,FF,1395,catapult_fpga_latency
Throughput,223.36385972749608,catapult,DSP,0,catapult_fpga_latency
Throughput,223.36385972749608,catapult,BRAM,0,catapult_fpga_latency
Throughput,245.398773006135,catapult,CLB,556,catapult_fpga_latency
Throughput,245.398773006135,catapult,LUT,3440,catapult_fpga_latency
Throughput,245.398773006135,catapult,FF,1541,catapult_fpga_latency
Throughput,245.398773006135,catapult,DSP,0,catapult_fpga_latency
Throughput,245.398773006135,catapult,BRAM,0,catapult_fpga_latency
Throughput,400.0,catapult,CLB,315,catapult_fpga_latency
Throughput,400.0,catapult,LUT,1923,catapult_fpga_latency
Throughput,400.0,catapult,FF,1197,catapult_fpga_latency
Throughput,400.0,catapult,DSP,0,catapult_fpga_latency
Throughput,400.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,400.0,catapult,CLB,315,catapult_fpga_latency
Throughput,400.0,catapult,LUT,1923,catapult_fpga_latency
Throughput,400.0,catapult,FF,1197,catapult_fpga_latency
Throughput,400.0,catapult,DSP,0,catapult_fpga_latency
Throughput,400.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,410.6776180698152,catapult,CLB,310,catapult_fpga_latency
Throughput,410.6776180698152,catapult,LUT,1923,catapult_fpga_latency
Throughput,410.6776180698152,catapult,FF,1197,catapult_fpga_latency
Throughput,410.6776180698152,catapult,DSP,0,catapult_fpga_latency
Throughput,410.6776180698152,catapult,BRAM,0,catapult_fpga_latency
Throughput,400.0,catapult,CLB,315,catapult_fpga_latency
Throughput,400.0,catapult,LUT,1923,catapult_fpga_latency
Throughput,400.0,catapult,FF,1197,catapult_fpga_latency
Throughput,400.0,catapult,DSP,0,catapult_fpga_latency
Throughput,400.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,400.0,catapult,CLB,315,catapult_fpga_latency
Throughput,400.0,catapult,LUT,1923,catapult_fpga_latency
Throughput,400.0,catapult,FF,1197,catapult_fpga_latency
Throughput,400.0,catapult,DSP,0,catapult_fpga_latency
Throughput,400.0,catapult,BRAM,0,catapult_fpga_latency
Throughput,124.70382840753211,catapult,CLB,671,catapult_fpga_latency
Throughput,124.70382840753211,catapult,LUT,3711,catapult_fpga_latency
Throughput,124.70382840753211,catapult,FF,1273,catapult_fpga_latency
Throughput,124.70382840753211,catapult,DSP,0,catapult_fpga_latency
Throughput,124.70382840753211,catapult,BRAM,0,catapult_fpga_latency
Throughput,162.2586402725945,catapult,CLB,664,catapult_fpga_latency
Throughput,162.2586402725945,catapult,LUT,3977,catapult_fpga_latency
Throughput,162.2586402725945,catapult,FF,1759,catapult_fpga_latency
Throughput,162.2586402725945,catapult,DSP,0,catapult_fpga_latency
Throughput,162.2586402725945,catapult,BRAM,0,catapult_fpga_latency
Throughput,163.29196603527106,catapult,CLB,734,catapult_fpga_latency
Throughput,163.29196603527106,catapult,LUT,4523,catapult_fpga_latency
Throughput,163.29196603527106,catapult,FF,1791,catapult_fpga_latency
Throughput,163.29196603527106,catapult,DSP,0,catapult_fpga_latency
Throughput,163.29196603527106,catapult,BRAM,0,catapult_fpga_latency
Throughput,219.20210434020166,catapult,CLB,485,catapult_fpga_latency
Throughput,219.20210434020166,catapult,LUT,2918,catapult_fpga_latency
Throughput,219.20210434020166,catapult,FF,1227,catapult_fpga_latency
Throughput,219.20210434020166,catapult,DSP,0,catapult_fpga_latency
Throughput,219.20210434020166,catapult,BRAM,0,catapult_fpga_latency
Throughput,219.20210434020166,catapult,CLB,485,catapult_fpga_latency
Throughput,219.20210434020166,catapult,LUT,2918,catapult_fpga_latency
Throughput,219.20210434020166,catapult,FF,1227,catapult_fpga_latency
Throughput,219.20210434020166,catapult,DSP,0,catapult_fpga_latency
Throughput,219.20210434020166,catapult,BRAM,0,catapult_fpga_latency
Throughput,219.20210434020166,catapult,CLB,485,catapult_fpga_latency
Throughput,219.20210434020166,catapult,LUT,2918,catapult_fpga_latency
Throughput,219.20210434020166,catapult,FF,1227,catapult_fpga_latency
Throughput,219.20210434020166,catapult,DSP,0,catapult_fpga_latency
Throughput,219.20210434020166,catapult,BRAM,0,catapult_fpga_latency
Throughput,219.20210434020166,catapult,CLB,485,catapult_fpga_latency
Throughput,219.20210434020166,catapult,LUT,2918,catapult_fpga_latency
Throughput,219.20210434020166,catapult,FF,1227,catapult_fpga_latency
Throughput,219.20210434020166,catapult,DSP,0,catapult_fpga_latency
Throughput,219.20210434020166,catapult,BRAM,0,catapult_fpga_latency
Throughput,219.20210434020166,catapult,CLB,485,catapult_fpga_latency
Throughput,219.20210434020166,catapult,LUT,2918,catapult_fpga_latency
Throughput,219.20210434020166,catapult,FF,1227,catapult_fpga_latency
Throughput,219.20210434020166,catapult,DSP,0,catapult_fpga_latency
Throughput,219.20210434020166,catapult,BRAM,0,catapult_fpga_latency
Throughput,132.5381047051027,catapult,CLB,502,catapult_fpga_latency
Throughput,132.5381047051027,catapult,LUT,2524,catapult_fpga_latency
Throughput,132.5381047051027,catapult,FF,1263,catapult_fpga_latency
Throughput,132.5381047051027,catapult,DSP,0,catapult_fpga_latency
Throughput,132.5381047051027,catapult,BRAM,0,catapult_fpga_latency
Throughput,162.94606485253382,catapult,CLB,626,catapult_fpga_latency
Throughput,162.94606485253382,catapult,LUT,3846,catapult_fpga_latency
Throughput,162.94606485253382,catapult,FF,1753,catapult_fpga_latency
Throughput,162.94606485253382,catapult,DSP,0,catapult_fpga_latency
Throughput,162.94606485253382,catapult,BRAM,0,catapult_fpga_latency
Throughput,220.31284423881914,catapult,CLB,485,catapult_fpga_latency
Throughput,220.31284423881914,catapult,LUT,2924,catapult_fpga_latency
Throughput,220.31284423881914,catapult,FF,1216,catapult_fpga_latency
Throughput,220.31284423881914,catapult,DSP,0,catapult_fpga_latency
Throughput,220.31284423881914,catapult,BRAM,0,catapult_fpga_latency
Throughput,220.31284423881914,catapult,CLB,485,catapult_fpga_latency
Throughput,220.31284423881914,catapult,LUT,2924,catapult_fpga_latency
Throughput,220.31284423881914,catapult,FF,1216,catapult_fpga_latency
Throughput,220.31284423881914,catapult,DSP,0,catapult_fpga_latency
Throughput,220.31284423881914,catapult,BRAM,0,catapult_fpga_latency
Throughput,220.31284423881914,catapult,CLB,485,catapult_fpga_latency
Throughput,220.31284423881914,catapult,LUT,2924,catapult_fpga_latency
Throughput,220.31284423881914,catapult,FF,1216,catapult_fpga_latency
Throughput,220.31284423881914,catapult,DSP,0,catapult_fpga_latency
Throughput,220.31284423881914,catapult,BRAM,0,catapult_fpga_latency
Throughput,220.31284423881914,catapult,CLB,485,catapult_fpga_latency
Throughput,220.31284423881914,catapult,LUT,2924,catapult_fpga_latency
Throughput,220.31284423881914,catapult,FF,1216,catapult_fpga_latency
Throughput,220.31284423881914,catapult,DSP,0,catapult_fpga_latency
Throughput,220.31284423881914,catapult,BRAM,0,catapult_fpga_latency
Throughput,220.31284423881914,catapult,CLB,485,catapult_fpga_latency
Throughput,220.31284423881914,catapult,LUT,2924,catapult_fpga_latency
Throughput,220.31284423881914,catapult,FF,1216,catapult_fpga_latency
Throughput,220.31284423881914,catapult,DSP,0,catapult_fpga_latency
Throughput,220.31284423881914,catapult,BRAM,0,catapult_fpga_latency
Throughput,118.07769512339118,catapult,CLB,654,catapult_fpga_latency
Throughput,118.07769512339118,catapult,LUT,3625,catapult_fpga_latency
Throughput,118.07769512339118,catapult,FF,1289,catapult_fpga_latency
Throughput,118.07769512339118,catapult,DSP,0,catapult_fpga_latency
Throughput,118.07769512339118,catapult,BRAM,0,catapult_fpga_latency
Throughput,151.60703456640388,catapult,CLB,640,catapult_fpga_latency
Throughput,151.60703456640388,catapult,LUT,4002,catapult_fpga_latency
Throughput,151.60703456640388,catapult,FF,1773,catapult_fpga_latency
Throughput,151.60703456640388,catapult,DSP,0,catapult_fpga_latency
Throughput,151.60703456640388,catapult,BRAM,0,catapult_fpga_latency
Throughput,157.30690577316344,catapult,CLB,739,catapult_fpga_latency
Throughput,157.30690577316344,catapult,LUT,4425,catapult_fpga_latency
Throughput,157.30690577316344,catapult,FF,1787,catapult_fpga_latency
Throughput,157.30690577316344,catapult,DSP,0,catapult_fpga_latency
Throughput,157.30690577316344,catapult,BRAM,0,catapult_fpga_latency
Throughput,213.5839384878257,catapult,CLB,605,catapult_fpga_latency
Throughput,213.5839384878257,catapult,LUT,3719,catapult_fpga_latency
Throughput,213.5839384878257,catapult,FF,1447,catapult_fpga_latency
Throughput,213.5839384878257,catapult,DSP,0,catapult_fpga_latency
Throughput,213.5839384878257,catapult,BRAM,0,catapult_fpga_latency
Throughput,213.5839384878257,catapult,CLB,605,catapult_fpga_latency
Throughput,213.5839384878257,catapult,LUT,3719,catapult_fpga_latency
Throughput,213.5839384878257,catapult,FF,1447,catapult_fpga_latency
Throughput,213.5839384878257,catapult,DSP,0,catapult_fpga_latency
Throughput,213.5839384878257,catapult,BRAM,0,catapult_fpga_latency
Throughput,213.5839384878257,catapult,CLB,605,catapult_fpga_latency
Throughput,213.5839384878257,catapult,LUT,3719,catapult_fpga_latency
Throughput,213.5839384878257,catapult,FF,1447,catapult_fpga_latency
Throughput,213.5839384878257,catapult,DSP,0,catapult_fpga_latency
Throughput,213.5839384878257,catapult,BRAM,0,catapult_fpga_latency
Throughput,213.5839384878257,catapult,CLB,605,catapult_fpga_latency
Throughput,213.5839384878257,catapult,LUT,3719,catapult_fpga_latency
Throughput,213.5839384878257,catapult,FF,1447,catapult_fpga_latency
Throughput,213.5839384878257,catapult,DSP,0,catapult_fpga_latency
Throughput,213.5839384878257,catapult,BRAM,0,catapult_fpga_latency
Throughput,213.5839384878257,catapult,CLB,605,catapult_fpga_latency
Throughput,213.5839384878257,catapult,LUT,3719,catapult_fpga_latency
Throughput,213.5839384878257,catapult,FF,1447,catapult_fpga_latency
Throughput,213.5839384878257,catapult,DSP,0,catapult_fpga_latency
Throughput,213.5839384878257,catapult,BRAM,0,catapult_fpga_latency
Throughput,130.27618551328817,catapult,CLB,562,catapult_fpga_latency
Throughput,130.27618551328817,catapult,LUT,2443,catapult_fpga_latency
Throughput,130.27618551328817,catapult,FF,1256,catapult_fpga_latency
Throughput,130.27618551328817,catapult,DSP,0,catapult_fpga_latency
Throughput,130.27618551328817,catapult,BRAM,0,catapult_fpga_latency
Throughput,163.21201240411295,catapult,CLB,557,catapult_fpga_latency
Throughput,163.21201240411295,catapult,LUT,3267,catapult_fpga_latency
Throughput,163.21201240411295,catapult,FF,1369,catapult_fpga_latency
Throughput,163.21201240411295,catapult,DSP,0,catapult_fpga_latency
Throughput,163.21201240411295,catapult,BRAM,0,catapult_fpga_latency
Throughput,158.8814744200826,catapult,CLB,673,catapult_fpga_latency
Throughput,158.8814744200826,catapult,LUT,3991,catapult_fpga_latency
Throughput,158.8814744200826,catapult,FF,1768,catapult_fpga_latency
Throughput,158.8814744200826,catapult,DSP,0,catapult_fpga_latency
Throughput,158.8814744200826,catapult,BRAM,0,catapult_fpga_latency
Throughput,225.27596305474205,catapult,CLB,470,catapult_fpga_latency
Throughput,225.27596305474205,catapult,LUT,2810,catapult_fpga_latency
Throughput,225.27596305474205,catapult,FF,1210,catapult_fpga_latency
Throughput,225.27596305474205,catapult,DSP,0,catapult_fpga_latency
Throughput,225.27596305474205,catapult,BRAM,0,catapult_fpga_latency
Throughput,225.27596305474205,catapult,CLB,470,catapult_fpga_latency
Throughput,225.27596305474205,catapult,LUT,2810,catapult_fpga_latency
Throughput,225.27596305474205,catapult,FF,1210,catapult_fpga_latency
Throughput,225.27596305474205,catapult,DSP,0,catapult_fpga_latency
Throughput,225.27596305474205,catapult,BRAM,0,catapult_fpga_latency
Throughput,225.27596305474205,catapult,CLB,470,catapult_fpga_latency
Throughput,225.27596305474205,catapult,LUT,2810,catapult_fpga_latency
Throughput,225.27596305474205,catapult,FF,1210,catapult_fpga_latency
Throughput,225.27596305474205,catapult,DSP,0,catapult_fpga_latency
Throughput,225.27596305474205,catapult,BRAM,0,catapult_fpga_latency
Throughput,225.27596305474205,catapult,CLB,470,catapult_fpga_latency
Throughput,225.27596305474205,catapult,LUT,2810,catapult_fpga_latency
Throughput,225.27596305474205,catapult,FF,1210,catapult_fpga_latency
Throughput,225.27596305474205,catapult,DSP,0,catapult_fpga_latency
Throughput,225.27596305474205,catapult,BRAM,0,catapult_fpga_latency
Throughput,225.27596305474205,catapult,CLB,470,catapult_fpga_latency
Throughput,225.27596305474205,catapult,LUT,2810,catapult_fpga_latency
Throughput,225.27596305474205,catapult,FF,1210,catapult_fpga_latency
Throughput,225.27596305474205,catapult,DSP,0,catapult_fpga_latency
Throughput,225.27596305474205,catapult,BRAM,0,catapult_fpga_latency
Throughput,86.47526807333104,catapult,CLB,751,catapult_fpga_latency
Throughput,86.47526807333104,catapult,LUT,3681,catapult_fpga_latency
Throughput,86.47526807333104,catapult,FF,1441,catapult_fpga_latency
Throughput,86.47526807333104,catapult,DSP,0,catapult_fpga_latency
Throughput,86.47526807333104,catapult,BRAM,0,catapult_fpga_latency
Throughput,83.09788931361143,catapult,CLB,667,catapult_fpga_latency
Throughput,83.09788931361143,catapult,LUT,4095,catapult_fpga_latency
Throughput,83.09788931361143,catapult,FF,1477,catapult_fpga_latency
Throughput,83.09788931361143,catapult,DSP,0,catapult_fpga_latency
Throughput,83.09788931361143,catapult,BRAM,0,catapult_fpga_latency
Throughput,80.8996035919424,catapult,CLB,789,catapult_fpga_latency
Throughput,80.8996035919424,catapult,LUT,4868,catapult_fpga_latency
Throughput,80.8996035919424,catapult,FF,1628,catapult_fpga_latency
Throughput,80.8996035919424,catapult,DSP,0,catapult_fpga_latency
Throughput,80.8996035919424,catapult,BRAM,0,catapult_fpga_latency
Throughput,145.0536698578474,catapult,CLB,723,catapult_fpga_latency
Throughput,145.0536698578474,catapult,LUT,4422,catapult_fpga_latency
Throughput,145.0536698578474,catapult,FF,1364,catapult_fpga_latency
Throughput,145.0536698578474,catapult,DSP,0,catapult_fpga_latency
Throughput,145.0536698578474,catapult,BRAM,0,catapult_fpga_latency
Throughput,145.0536698578474,catapult,CLB,723,catapult_fpga_latency
Throughput,145.0536698578474,catapult,LUT,4422,catapult_fpga_latency
Throughput,145.0536698578474,catapult,FF,1364,catapult_fpga_latency
Throughput,145.0536698578474,catapult,DSP,0,catapult_fpga_latency
Throughput,145.0536698578474,catapult,BRAM,0,catapult_fpga_latency
Throughput,145.0536698578474,catapult,CLB,723,catapult_fpga_latency
Throughput,145.0536698578474,catapult,LUT,4422,catapult_fpga_latency
Throughput,145.0536698578474,catapult,FF,1364,catapult_fpga_latency
Throughput,145.0536698578474,catapult,DSP,0,catapult_fpga_latency
Throughput,145.0536698578474,catapult,BRAM,0,catapult_fpga_latency
Throughput,145.0536698578474,catapult,CLB,723,catapult_fpga_latency
Throughput,145.0536698578474,catapult,LUT,4422,catapult_fpga_latency
Throughput,145.0536698578474,catapult,FF,1364,catapult_fpga_latency
Throughput,145.0536698578474,catapult,DSP,0,catapult_fpga_latency
Throughput,145.0536698578474,catapult,BRAM,0,catapult_fpga_latency
Throughput,83.34027835652972,catapult,CLB,682,catapult_fpga_latency
Throughput,83.34027835652972,catapult,LUT,3209,catapult_fpga_latency
Throughput,83.34027835652972,catapult,FF,1427,catapult_fpga_latency
Throughput,83.34027835652972,catapult,DSP,0,catapult_fpga_latency
Throughput,83.34027835652972,catapult,BRAM,0,catapult_fpga_latency
Throughput,82.86377195889956,catapult,CLB,589,catapult_fpga_latency
Throughput,82.86377195889956,catapult,LUT,3740,catapult_fpga_latency
Throughput,82.86377195889956,catapult,FF,1471,catapult_fpga_latency
Throughput,82.86377195889956,catapult,DSP,0,catapult_fpga_latency
Throughput,82.86377195889956,catapult,BRAM,0,catapult_fpga_latency
Throughput,79.7702616464582,catapult,CLB,712,catapult_fpga_latency
Throughput,79.7702616464582,catapult,LUT,4524,catapult_fpga_latency
Throughput,79.7702616464582,catapult,FF,1613,catapult_fpga_latency
Throughput,79.7702616464582,catapult,DSP,0,catapult_fpga_latency
Throughput,79.7702616464582,catapult,BRAM,0,catapult_fpga_latency
Throughput,147.27540500736376,catapult,CLB,687,catapult_fpga_latency
Throughput,147.27540500736376,catapult,LUT,4332,catapult_fpga_latency
Throughput,147.27540500736376,catapult,FF,1321,catapult_fpga_latency
Throughput,147.27540500736376,catapult,DSP,0,catapult_fpga_latency
Throughput,147.27540500736376,catapult,BRAM,0,catapult_fpga_latency
Throughput,147.27540500736376,catapult,CLB,687,catapult_fpga_latency
Throughput,147.27540500736376,catapult,LUT,4332,catapult_fpga_latency
Throughput,147.27540500736376,catapult,FF,1321,catapult_fpga_latency
Throughput,147.27540500736376,catapult,DSP,0,catapult_fpga_latency
Throughput,147.27540500736376,catapult,BRAM,0,catapult_fpga_latency
Throughput,147.27540500736376,catapult,CLB,687,catapult_fpga_latency
Throughput,147.27540500736376,catapult,LUT,4332,catapult_fpga_latency
Throughput,147.27540500736376,catapult,FF,1321,catapult_fpga_latency
Throughput,147.27540500736376,catapult,DSP,0,catapult_fpga_latency
Throughput,147.27540500736376,catapult,BRAM,0,catapult_fpga_latency
Throughput,147.27540500736376,catapult,CLB,687,catapult_fpga_latency
Throughput,147.27540500736376,catapult,LUT,4332,catapult_fpga_latency
Throughput,147.27540500736376,catapult,FF,1321,catapult_fpga_latency
Throughput,147.27540500736376,catapult,DSP,0,catapult_fpga_latency
Throughput,147.27540500736376,catapult,BRAM,0,catapult_fpga_latency
Throughput,147.27540500736376,catapult,CLB,687,catapult_fpga_latency
Throughput,147.27540500736376,catapult,LUT,4332,catapult_fpga_latency
Throughput,147.27540500736376,catapult,FF,1321,catapult_fpga_latency
Throughput,147.27540500736376,catapult,DSP,0,catapult_fpga_latency
Throughput,147.27540500736376,catapult,BRAM,0,catapult_fpga_latency
Throughput,79.23302432453846,catapult,CLB,809,catapult_fpga_latency
Throughput,79.23302432453846,catapult,LUT,4190,catapult_fpga_latency
Throughput,79.23302432453846,catapult,FF,1381,catapult_fpga_latency
Throughput,79.23302432453846,catapult,DSP,0,catapult_fpga_latency
Throughput,79.23302432453846,catapult,BRAM,0,catapult_fpga_latency
Throughput,84.5880561664693,catapult,CLB,645,catapult_fpga_latency
Throughput,84.5880561664693,catapult,LUT,4082,catapult_fpga_latency
Throughput,84.5880561664693,catapult,FF,1491,catapult_fpga_latency
Throughput,84.5880561664693,catapult,DSP,0,catapult_fpga_latency
Throughput,84.5880561664693,catapult,BRAM,0,catapult_fpga_latency
Throughput,80.34064433196754,catapult,CLB,743,catapult_fpga_latency
Throughput,80.34064433196754,catapult,LUT,4576,catapult_fpga_latency
Throughput,80.34064433196754,catapult,FF,1630,catapult_fpga_latency
Throughput,80.34064433196754,catapult,DSP,0,catapult_fpga_latency
Throughput,80.34064433196754,catapult,BRAM,0,catapult_fpga_latency
Throughput,147.0155836518671,catapult,CLB,831,catapult_fpga_latency
Throughput,147.0155836518671,catapult,LUT,5337,catapult_fpga_latency
Throughput,147.0155836518671,catapult,FF,1493,catapult_fpga_latency
Throughput,147.0155836518671,catapult,DSP,0,catapult_fpga_latency
Throughput,147.0155836518671,catapult,BRAM,0,catapult_fpga_latency
Throughput,147.0155836518671,catapult,CLB,831,catapult_fpga_latency
Throughput,147.0155836518671,catapult,LUT,5337,catapult_fpga_latency
Throughput,147.0155836518671,catapult,FF,1493,catapult_fpga_latency
Throughput,147.0155836518671,catapult,DSP,0,catapult_fpga_latency
Throughput,147.0155836518671,catapult,BRAM,0,catapult_fpga_latency
Throughput,147.0155836518671,catapult,CLB,831,catapult_fpga_latency
Throughput,147.0155836518671,catapult,LUT,5337,catapult_fpga_latency
Throughput,147.0155836518671,catapult,FF,1493,catapult_fpga_latency
Throughput,147.0155836518671,catapult,DSP,0,catapult_fpga_latency
Throughput,147.0155836518671,catapult,BRAM,0,catapult_fpga_latency
Throughput,147.0155836518671,catapult,CLB,831,catapult_fpga_latency
Throughput,147.0155836518671,catapult,LUT,5337,catapult_fpga_latency
Throughput,147.0155836518671,catapult,FF,1493,catapult_fpga_latency
Throughput,147.0155836518671,catapult,DSP,0,catapult_fpga_latency
Throughput,147.0155836518671,catapult,BRAM,0,catapult_fpga_latency
Throughput,147.0155836518671,catapult,CLB,831,catapult_fpga_latency
Throughput,147.0155836518671,catapult,LUT,5337,catapult_fpga_latency
Throughput,147.0155836518671,catapult,FF,1493,catapult_fpga_latency
Throughput,147.0155836518671,catapult,DSP,0,catapult_fpga_latency
Throughput,147.0155836518671,catapult,BRAM,0,catapult_fpga_latency
Throughput,80.30193527664017,catapult,CLB,689,catapult_fpga_latency
Throughput,80.30193527664017,catapult,LUT,3114,catapult_fpga_latency
Throughput,80.30193527664017,catapult,FF,1423,catapult_fpga_latency
Throughput,80.30193527664017,catapult,DSP,0,catapult_fpga_latency
Throughput,80.30193527664017,catapult,BRAM,0,catapult_fpga_latency
Throughput,85.4481756814492,catapult,CLB,585,catapult_fpga_latency
Throughput,85.4481756814492,catapult,LUT,3315,catapult_fpga_latency
Throughput,85.4481756814492,catapult,FF,1471,catapult_fpga_latency
Throughput,85.4481756814492,catapult,DSP,0,catapult_fpga_latency
Throughput,85.4481756814492,catapult,BRAM,0,catapult_fpga_latency
Throughput,79.6495420151334,catapult,CLB,695,catapult_fpga_latency
Throughput,79.6495420151334,catapult,LUT,4368,catapult_fpga_latency
Throughput,79.6495420151334,catapult,FF,1610,catapult_fpga_latency
Throughput,79.6495420151334,catapult,DSP,0,catapult_fpga_latency
Throughput,79.6495420151334,catapult,BRAM,0,catapult_fpga_latency
Throughput,145.83637159107482,catapult,CLB,712,catapult_fpga_latency
Throughput,145.83637159107482,catapult,LUT,4496,catapult_fpga_latency
Throughput,145.83637159107482,catapult,FF,1321,catapult_fpga_latency
Throughput,145.83637159107482,catapult,DSP,0,catapult_fpga_latency
Throughput,145.83637159107482,catapult,BRAM,0,catapult_fpga_latency
Throughput,145.83637159107482,catapult,CLB,712,catapult_fpga_latency
Throughput,145.83637159107482,catapult,LUT,4496,catapult_fpga_latency
Throughput,145.83637159107482,catapult,FF,1321,catapult_fpga_latency
Throughput,145.83637159107482,catapult,DSP,0,catapult_fpga_latency
Throughput,145.83637159107482,catapult,BRAM,0,catapult_fpga_latency
Throughput,145.83637159107482,catapult,CLB,712,catapult_fpga_latency
Throughput,145.83637159107482,catapult,LUT,4496,catapult_fpga_latency
Throughput,145.83637159107482,catapult,FF,1321,catapult_fpga_latency
Throughput,145.83637159107482,catapult,DSP,0,catapult_fpga_latency
Throughput,145.83637159107482,catapult,BRAM,0,catapult_fpga_latency
Throughput,145.83637159107482,catapult,CLB,712,catapult_fpga_latency
Throughput,145.83637159107482,catapult,LUT,4496,catapult_fpga_latency
Throughput,145.83637159107482,catapult,FF,1321,catapult_fpga_latency
Throughput,145.83637159107482,catapult,DSP,0,catapult_fpga_latency
Throughput,145.83637159107482,catapult,BRAM,0,catapult_fpga_latency
Throughput,145.83637159107482,catapult,CLB,712,catapult_fpga_latency
Throughput,145.83637159107482,catapult,LUT,4496,catapult_fpga_latency
Throughput,145.83637159107482,catapult,FF,1321,catapult_fpga_latency
Throughput,145.83637159107482,catapult,DSP,0,catapult_fpga_latency
Throughput,145.83637159107482,catapult,BRAM,0,catapult_fpga_latency
Throughput,64.77942605428517,catapult,CLB,756,catapult_fpga_latency
Throughput,64.77942605428517,catapult,LUT,4003,catapult_fpga_latency
Throughput,64.77942605428517,catapult,FF,1520,catapult_fpga_latency
Throughput,64.77942605428517,catapult,DSP,0,catapult_fpga_latency
Throughput,64.77942605428517,catapult,BRAM,0,catapult_fpga_latency
Throughput,70.916956244238,catapult,CLB,730,catapult_fpga_latency
Throughput,70.916956244238,catapult,LUT,4250,catapult_fpga_latency
Throughput,70.916956244238,catapult,FF,1935,catapult_fpga_latency
Throughput,70.916956244238,catapult,DSP,0,catapult_fpga_latency
Throughput,70.916956244238,catapult,BRAM,0,catapult_fpga_latency
Throughput,83.15316813570597,catapult,CLB,860,catapult_fpga_latency
Throughput,83.15316813570597,catapult,LUT,5215,catapult_fpga_latency
Throughput,83.15316813570597,catapult,FF,1957,catapult_fpga_latency
Throughput,83.15316813570597,catapult,DSP,0,catapult_fpga_latency
Throughput,83.15316813570597,catapult,BRAM,0,catapult_fpga_latency
Throughput,92.7299703264095,catapult,CLB,822,catapult_fpga_latency
Throughput,92.7299703264095,catapult,LUT,5370,catapult_fpga_latency
Throughput,92.7299703264095,catapult,FF,1423,catapult_fpga_latency
Throughput,92.7299703264095,catapult,DSP,0,catapult_fpga_latency
Throughput,92.7299703264095,catapult,BRAM,0,catapult_fpga_latency
Throughput,92.7299703264095,catapult,CLB,822,catapult_fpga_latency
Throughput,92.7299703264095,catapult,LUT,5370,catapult_fpga_latency
Throughput,92.7299703264095,catapult,FF,1423,catapult_fpga_latency
Throughput,92.7299703264095,catapult,DSP,0,catapult_fpga_latency
Throughput,92.7299703264095,catapult,BRAM,0,catapult_fpga_latency
Throughput,92.7299703264095,catapult,CLB,822,catapult_fpga_latency
Throughput,92.7299703264095,catapult,LUT,5370,catapult_fpga_latency
Throughput,92.7299703264095,catapult,FF,1423,catapult_fpga_latency
Throughput,92.7299703264095,catapult,DSP,0,catapult_fpga_latency
Throughput,92.7299703264095,catapult,BRAM,0,catapult_fpga_latency
Throughput,92.7299703264095,catapult,CLB,822,catapult_fpga_latency
Throughput,92.7299703264095,catapult,LUT,5370,catapult_fpga_latency
Throughput,92.7299703264095,catapult,FF,1423,catapult_fpga_latency
Throughput,92.7299703264095,catapult,DSP,0,catapult_fpga_latency
Throughput,92.7299703264095,catapult,BRAM,0,catapult_fpga_latency
Throughput,92.7299703264095,catapult,CLB,822,catapult_fpga_latency
Throughput,92.7299703264095,catapult,LUT,5370,catapult_fpga_latency
Throughput,92.7299703264095,catapult,FF,1423,catapult_fpga_latency
Throughput,92.7299703264095,catapult,DSP,0,catapult_fpga_latency
Throughput,92.7299703264095,catapult,BRAM,0,catapult_fpga_latency
Throughput,64.09434687860531,catapult,CLB,666,catapult_fpga_latency
Throughput,64.09434687860531,catapult,LUT,3352,catapult_fpga_latency
Throughput,64.09434687860531,catapult,FF,1507,catapult_fpga_latency
Throughput,64.09434687860531,catapult,DSP,0,catapult_fpga_latency
Throughput,64.09434687860531,catapult,BRAM,0,catapult_fpga_latency
Throughput,66.52917304237909,catapult,CLB,720,catapult_fpga_latency
Throughput,66.52917304237909,catapult,LUT,4312,catapult_fpga_latency
Throughput,66.52917304237909,catapult,FF,1929,catapult_fpga_latency
Throughput,66.52917304237909,catapult,DSP,0,catapult_fpga_latency
Throughput,66.52917304237909,catapult,BRAM,0,catapult_fpga_latency
Throughput,80.73631519457453,catapult,CLB,822,catapult_fpga_latency
Throughput,80.73631519457453,catapult,LUT,5036,catapult_fpga_latency
Throughput,80.73631519457453,catapult,FF,1939,catapult_fpga_latency
Throughput,80.73631519457453,catapult,DSP,0,catapult_fpga_latency
Throughput,80.73631519457453,catapult,BRAM,0,catapult_fpga_latency
Throughput,89.34953538241601,catapult,CLB,829,catapult_fpga_latency
Throughput,89.34953538241601,catapult,LUT,5348,catapult_fpga_latency
Throughput,89.34953538241601,catapult,FF,1396,catapult_fpga_latency
Throughput,89.34953538241601,catapult,DSP,0,catapult_fpga_latency
Throughput,89.34953538241601,catapult,BRAM,0,catapult_fpga_latency
Throughput,89.34953538241601,catapult,CLB,829,catapult_fpga_latency
Throughput,89.34953538241601,catapult,LUT,5348,catapult_fpga_latency
Throughput,89.34953538241601,catapult,FF,1396,catapult_fpga_latency
Throughput,89.34953538241601,catapult,DSP,0,catapult_fpga_latency
Throughput,89.34953538241601,catapult,BRAM,0,catapult_fpga_latency
Throughput,89.34953538241601,catapult,CLB,829,catapult_fpga_latency
Throughput,89.34953538241601,catapult,LUT,5348,catapult_fpga_latency
Throughput,89.34953538241601,catapult,FF,1396,catapult_fpga_latency
Throughput,89.34953538241601,catapult,DSP,0,catapult_fpga_latency
Throughput,89.34953538241601,catapult,BRAM,0,catapult_fpga_latency
Throughput,89.34953538241601,catapult,CLB,829,catapult_fpga_latency
Throughput,89.34953538241601,catapult,LUT,5348,catapult_fpga_latency
Throughput,89.34953538241601,catapult,FF,1396,catapult_fpga_latency
Throughput,89.34953538241601,catapult,DSP,0,catapult_fpga_latency
Throughput,89.34953538241601,catapult,BRAM,0,catapult_fpga_latency
Throughput,89.34953538241601,catapult,CLB,829,catapult_fpga_latency
Throughput,89.34953538241601,catapult,LUT,5348,catapult_fpga_latency
Throughput,89.34953538241601,catapult,FF,1396,catapult_fpga_latency
Throughput,89.34953538241601,catapult,DSP,0,catapult_fpga_latency
Throughput,89.34953538241601,catapult,BRAM,0,catapult_fpga_latency
Throughput,60.56935190793458,catapult,CLB,751,catapult_fpga_latency
Throughput,60.56935190793458,catapult,LUT,4359,catapult_fpga_latency
Throughput,60.56935190793458,catapult,FF,1469,catapult_fpga_latency
Throughput,60.56935190793458,catapult,DSP,0,catapult_fpga_latency
Throughput,60.56935190793458,catapult,BRAM,0,catapult_fpga_latency
Throughput,67.62696963549064,catapult,CLB,731,catapult_fpga_latency
Throughput,67.62696963549064,catapult,LUT,4278,catapult_fpga_latency
Throughput,67.62696963549064,catapult,FF,1949,catapult_fpga_latency
Throughput,67.62696963549064,catapult,DSP,0,catapult_fpga_latency
Throughput,67.62696963549064,catapult,BRAM,0,catapult_fpga_latency
Throughput,84.33125316242199,catapult,CLB,857,catapult_fpga_latency
Throughput,84.33125316242199,catapult,LUT,5122,catapult_fpga_latency
Throughput,84.33125316242199,catapult,FF,1955,catapult_fpga_latency
Throughput,84.33125316242199,catapult,DSP,0,catapult_fpga_latency
Throughput,84.33125316242199,catapult,BRAM,0,catapult_fpga_latency
Throughput,90.42408897730355,catapult,CLB,911,catapult_fpga_latency
Throughput,90.42408897730355,catapult,LUT,5858,catapult_fpga_latency
Throughput,90.42408897730355,catapult,FF,1431,catapult_fpga_latency
Throughput,90.42408897730355,catapult,DSP,0,catapult_fpga_latency
Throughput,90.42408897730355,catapult,BRAM,0,catapult_fpga_latency
Throughput,90.42408897730355,catapult,CLB,911,catapult_fpga_latency
Throughput,90.42408897730355,catapult,LUT,5858,catapult_fpga_latency
Throughput,90.42408897730355,catapult,FF,1431,catapult_fpga_latency
Throughput,90.42408897730355,catapult,DSP,0,catapult_fpga_latency
Throughput,90.42408897730355,catapult,BRAM,0,catapult_fpga_latency
Throughput,90.42408897730355,catapult,CLB,911,catapult_fpga_latency
Throughput,90.42408897730355,catapult,LUT,5858,catapult_fpga_latency
Throughput,90.42408897730355,catapult,FF,1431,catapult_fpga_latency
Throughput,90.42408897730355,catapult,DSP,0,catapult_fpga_latency
Throughput,90.42408897730355,catapult,BRAM,0,catapult_fpga_latency
Throughput,90.42408897730355,catapult,CLB,911,catapult_fpga_latency
Throughput,90.42408897730355,catapult,LUT,5858,catapult_fpga_latency
Throughput,90.42408897730355,catapult,FF,1431,catapult_fpga_latency
Throughput,90.42408897730355,catapult,DSP,0,catapult_fpga_latency
Throughput,90.42408897730355,catapult,BRAM,0,catapult_fpga_latency
Throughput,90.42408897730355,catapult,CLB,911,catapult_fpga_latency
Throughput,90.42408897730355,catapult,LUT,5858,catapult_fpga_latency
Throughput,90.42408897730355,catapult,FF,1431,catapult_fpga_latency
Throughput,90.42408897730355,catapult,DSP,0,catapult_fpga_latency
Throughput,90.42408897730355,catapult,BRAM,0,catapult_fpga_latency
Throughput,63.399480124262986,catapult,CLB,634,catapult_fpga_latency
Throughput,63.399480124262986,catapult,LUT,3218,catapult_fpga_latency
Throughput,63.399480124262986,catapult,FF,1503,catapult_fpga_latency
Throughput,63.399480124262986,catapult,DSP,0,catapult_fpga_latency
Throughput,63.399480124262986,catapult,BRAM,0,catapult_fpga_latency
Throughput,69.54586549829612,catapult,CLB,621,catapult_fpga_latency
Throughput,69.54586549829612,catapult,LUT,3543,catapult_fpga_latency
Throughput,69.54586549829612,catapult,FF,1545,catapult_fpga_latency
Throughput,69.54586549829612,catapult,DSP,0,catapult_fpga_latency
Throughput,69.54586549829612,catapult,BRAM,0,catapult_fpga_latency
Throughput,79.5671546785487,catapult,CLB,782,catapult_fpga_latency
Throughput,79.5671546785487,catapult,LUT,4778,catapult_fpga_latency
Throughput,79.5671546785487,catapult,FF,1938,catapult_fpga_latency
Throughput,79.5671546785487,catapult,DSP,0,catapult_fpga_latency
Throughput,79.5671546785487,catapult,BRAM,0,catapult_fpga_latency
Throughput,88.02042073761113,catapult,CLB,766,catapult_fpga_latency
Throughput,88.02042073761113,catapult,LUT,4952,catapult_fpga_latency
Throughput,88.02042073761113,catapult,FF,1415,catapult_fpga_latency
Throughput,88.02042073761113,catapult,DSP,0,catapult_fpga_latency
Throughput,88.02042073761113,catapult,BRAM,0,catapult_fpga_latency
Throughput,88.02042073761113,catapult,CLB,766,catapult_fpga_latency
Throughput,88.02042073761113,catapult,LUT,4952,catapult_fpga_latency
Throughput,88.02042073761113,catapult,FF,1415,catapult_fpga_latency
Throughput,88.02042073761113,catapult,DSP,0,catapult_fpga_latency
Throughput,88.02042073761113,catapult,BRAM,0,catapult_fpga_latency
Throughput,88.02042073761113,catapult,CLB,766,catapult_fpga_latency
Throughput,88.02042073761113,catapult,LUT,4952,catapult_fpga_latency
Throughput,88.02042073761113,catapult,FF,1415,catapult_fpga_latency
Throughput,88.02042073761113,catapult,DSP,0,catapult_fpga_latency
Throughput,88.02042073761113,catapult,BRAM,0,catapult_fpga_latency
Throughput,88.02042073761113,catapult,CLB,766,catapult_fpga_latency
Throughput,88.02042073761113,catapult,LUT,4952,catapult_fpga_latency
Throughput,88.02042073761113,catapult,FF,1415,catapult_fpga_latency
Throughput,88.02042073761113,catapult,DSP,0,catapult_fpga_latency
Throughput,88.02042073761113,catapult,BRAM,0,catapult_fpga_latency
Throughput,88.02042073761113,catapult,CLB,766,catapult_fpga_latency
Throughput,88.02042073761113,catapult,LUT,4952,catapult_fpga_latency
Throughput,88.02042073761113,catapult,FF,1415,catapult_fpga_latency
Throughput,88.02042073761113,catapult,DSP,0,catapult_fpga_latency
Throughput,88.02042073761113,catapult,BRAM,0,catapult_fpga_latency
Throughput,158.5288522511097,catapult,CLB,620,catapult_fpga_latency
Throughput,158.5288522511097,catapult,LUT,3439,catapult_fpga_latency
Throughput,158.5288522511097,catapult,FF,1402,catapult_fpga_latency
Throughput,158.5288522511097,catapult,DSP,0,catapult_fpga_latency
Throughput,158.5288522511097,catapult,BRAM,0,catapult_fpga_latency
Throughput,157.92798483891346,catapult,CLB,765,catapult_fpga_latency
Throughput,157.92798483891346,catapult,LUT,4483,catapult_fpga_latency
Throughput,157.92798483891346,catapult,FF,1442,catapult_fpga_latency
Throughput,157.92798483891346,catapult,DSP,0,catapult_fpga_latency
Throughput,157.92798483891346,catapult,BRAM,0,catapult_fpga_latency
Throughput,170.67759003242875,catapult,CLB,964,catapult_fpga_latency
Throughput,170.67759003242875,catapult,LUT,5692,catapult_fpga_latency
Throughput,170.67759003242875,catapult,FF,1589,catapult_fpga_latency
Throughput,170.67759003242875,catapult,DSP,0,catapult_fpga_latency
Throughput,170.67759003242875,catapult,BRAM,0,catapult_fpga_latency
Throughput,275.78599007170436,catapult,CLB,399,catapult_fpga_latency
Throughput,275.78599007170436,catapult,LUT,2474,catapult_fpga_latency
Throughput,275.78599007170436,catapult,FF,1236,catapult_fpga_latency
Throughput,275.78599007170436,catapult,DSP,0,catapult_fpga_latency
Throughput,275.78599007170436,catapult,BRAM,0,catapult_fpga_latency
Throughput,275.78599007170436,catapult,CLB,399,catapult_fpga_latency
Throughput,275.78599007170436,catapult,LUT,2474,catapult_fpga_latency
Throughput,275.78599007170436,catapult,FF,1236,catapult_fpga_latency
Throughput,275.78599007170436,catapult,DSP,0,catapult_fpga_latency
Throughput,275.78599007170436,catapult,BRAM,0,catapult_fpga_latency
Throughput,275.78599007170436,catapult,CLB,399,catapult_fpga_latency
Throughput,275.78599007170436,catapult,LUT,2474,catapult_fpga_latency
Throughput,275.78599007170436,catapult,FF,1236,catapult_fpga_latency
Throughput,275.78599007170436,catapult,DSP,0,catapult_fpga_latency
Throughput,275.78599007170436,catapult,BRAM,0,catapult_fpga_latency
Throughput,275.78599007170436,catapult,CLB,399,catapult_fpga_latency
Throughput,275.78599007170436,catapult,LUT,2474,catapult_fpga_latency
Throughput,275.78599007170436,catapult,FF,1236,catapult_fpga_latency
Throughput,275.78599007170436,catapult,DSP,0,catapult_fpga_latency
Throughput,275.78599007170436,catapult,BRAM,0,catapult_fpga_latency
Throughput,275.78599007170436,catapult,CLB,399,catapult_fpga_latency
Throughput,275.78599007170436,catapult,LUT,2474,catapult_fpga_latency
Throughput,275.78599007170436,catapult,FF,1236,catapult_fpga_latency
Throughput,275.78599007170436,catapult,DSP,0,catapult_fpga_latency
Throughput,275.78599007170436,catapult,BRAM,0,catapult_fpga_latency
Throughput,152.92858235204162,catapult,CLB,584,catapult_fpga_latency
Throughput,152.92858235204162,catapult,LUT,3106,catapult_fpga_latency
Throughput,152.92858235204162,catapult,FF,1384,catapult_fpga_latency
Throughput,152.92858235204162,catapult,DSP,0,catapult_fpga_latency
Throughput,152.92858235204162,catapult,BRAM,0,catapult_fpga_latency
Throughput,159.23566878980893,catapult,CLB,625,catapult_fpga_latency
Throughput,159.23566878980893,catapult,LUT,3844,catapult_fpga_latency
Throughput,159.23566878980893,catapult,FF,1430,catapult_fpga_latency
Throughput,159.23566878980893,catapult,DSP,0,catapult_fpga_latency
Throughput,159.23566878980893,catapult,BRAM,0,catapult_fpga_latency
Throughput,163.3453119895459,catapult,CLB,678,catapult_fpga_latency
Throughput,163.3453119895459,catapult,LUT,4340,catapult_fpga_latency
Throughput,163.3453119895459,catapult,FF,1572,catapult_fpga_latency
Throughput,163.3453119895459,catapult,DSP,0,catapult_fpga_latency
Throughput,163.3453119895459,catapult,BRAM,0,catapult_fpga_latency
Throughput,268.52846401718585,catapult,CLB,423,catapult_fpga_latency
Throughput,268.52846401718585,catapult,LUT,2467,catapult_fpga_latency
Throughput,268.52846401718585,catapult,FF,1230,catapult_fpga_latency
Throughput,268.52846401718585,catapult,DSP,0,catapult_fpga_latency
Throughput,268.52846401718585,catapult,BRAM,0,catapult_fpga_latency
Throughput,268.52846401718585,catapult,CLB,423,catapult_fpga_latency
Throughput,268.52846401718585,catapult,LUT,2467,catapult_fpga_latency
Throughput,268.52846401718585,catapult,FF,1230,catapult_fpga_latency
Throughput,268.52846401718585,catapult,DSP,0,catapult_fpga_latency
Throughput,268.52846401718585,catapult,BRAM,0,catapult_fpga_latency
Throughput,268.52846401718585,catapult,CLB,423,catapult_fpga_latency
Throughput,268.52846401718585,catapult,LUT,2467,catapult_fpga_latency
Throughput,268.52846401718585,catapult,FF,1230,catapult_fpga_latency
Throughput,268.52846401718585,catapult,DSP,0,catapult_fpga_latency
Throughput,268.52846401718585,catapult,BRAM,0,catapult_fpga_latency
Throughput,268.52846401718585,catapult,CLB,423,catapult_fpga_latency
Throughput,268.52846401718585,catapult,LUT,2467,catapult_fpga_latency
Throughput,268.52846401718585,catapult,FF,1230,catapult_fpga_latency
Throughput,268.52846401718585,catapult,DSP,0,catapult_fpga_latency
Throughput,268.52846401718585,catapult,BRAM,0,catapult_fpga_latency
Throughput,268.52846401718585,catapult,CLB,423,catapult_fpga_latency
Throughput,268.52846401718585,catapult,LUT,2467,catapult_fpga_latency
Throughput,268.52846401718585,catapult,FF,1230,catapult_fpga_latency
Throughput,268.52846401718585,catapult,DSP,0,catapult_fpga_latency
Throughput,268.52846401718585,catapult,BRAM,0,catapult_fpga_latency
Throughput,155.8846453624318,catapult,CLB,610,catapult_fpga_latency
Throughput,155.8846453624318,catapult,LUT,3515,catapult_fpga_latency
Throughput,155.8846453624318,catapult,FF,1341,catapult_fpga_latency
Throughput,155.8846453624318,catapult,DSP,0,catapult_fpga_latency
Throughput,155.8846453624318,catapult,BRAM,0,catapult_fpga_latency
Throughput,153.70427297878882,catapult,CLB,628,catapult_fpga_latency
Throughput,153.70427297878882,catapult,LUT,3933,catapult_fpga_latency
Throughput,153.70427297878882,catapult,FF,1450,catapult_fpga_latency
Throughput,153.70427297878882,catapult,DSP,0,catapult_fpga_latency
Throughput,153.70427297878882,catapult,BRAM,0,catapult_fpga_latency
Throughput,158.9825119236884,catapult,CLB,729,catapult_fpga_latency
Throughput,158.9825119236884,catapult,LUT,4612,catapult_fpga_latency
Throughput,158.9825119236884,catapult,FF,1594,catapult_fpga_latency
Throughput,158.9825119236884,catapult,DSP,0,catapult_fpga_latency
Throughput,158.9825119236884,catapult,BRAM,0,catapult_fpga_latency
Throughput,268.31231553528306,catapult,CLB,507,catapult_fpga_latency
Throughput,268.31231553528306,catapult,LUT,3080,catapult_fpga_latency
Throughput,268.31231553528306,catapult,FF,1448,catapult_fpga_latency
Throughput,268.31231553528306,catapult,DSP,0,catapult_fpga_latency
Throughput,268.31231553528306,catapult,BRAM,0,catapult_fpga_latency
Throughput,268.31231553528306,catapult,CLB,507,catapult_fpga_latency
Throughput,268.31231553528306,catapult,LUT,3080,catapult_fpga_latency
Throughput,268.31231553528306,catapult,FF,1448,catapult_fpga_latency
Throughput,268.31231553528306,catapult,DSP,0,catapult_fpga_latency
Throughput,268.31231553528306,catapult,BRAM,0,catapult_fpga_latency
Throughput,268.31231553528306,catapult,CLB,507,catapult_fpga_latency
Throughput,268.31231553528306,catapult,LUT,3080,catapult_fpga_latency
Throughput,268.31231553528306,catapult,FF,1448,catapult_fpga_latency
Throughput,268.31231553528306,catapult,DSP,0,catapult_fpga_latency
Throughput,268.31231553528306,catapult,BRAM,0,catapult_fpga_latency
Throughput,268.31231553528306,catapult,CLB,507,catapult_fpga_latency
Throughput,268.31231553528306,catapult,LUT,3080,catapult_fpga_latency
Throughput,268.31231553528306,catapult,FF,1448,catapult_fpga_latency
Throughput,268.31231553528306,catapult,DSP,0,catapult_fpga_latency
Throughput,268.31231553528306,catapult,BRAM,0,catapult_fpga_latency
Throughput,268.31231553528306,catapult,CLB,507,catapult_fpga_latency
Throughput,268.31231553528306,catapult,LUT,3080,catapult_fpga_latency
Throughput,268.31231553528306,catapult,FF,1448,catapult_fpga_latency
Throughput,268.31231553528306,catapult,DSP,0,catapult_fpga_latency
Throughput,268.31231553528306,catapult,BRAM,0,catapult_fpga_latency
Throughput,159.69338869370807,catapult,CLB,562,catapult_fpga_latency
Throughput,159.69338869370807,catapult,LUT,2973,catapult_fpga_latency
Throughput,159.69338869370807,catapult,FF,1381,catapult_fpga_latency
Throughput,159.69338869370807,catapult,DSP,0,catapult_fpga_latency
Throughput,159.69338869370807,catapult,BRAM,0,catapult_fpga_latency
Throughput,157.52993068683048,catapult,CLB,526,catapult_fpga_latency
Throughput,157.52993068683048,catapult,LUT,3021,catapult_fpga_latency
Throughput,157.52993068683048,catapult,FF,1430,catapult_fpga_latency
Throughput,157.52993068683048,catapult,DSP,0,catapult_fpga_latency
Throughput,157.52993068683048,catapult,BRAM,0,catapult_fpga_latency
Throughput,157.62925598991174,catapult,CLB,745,catapult_fpga_latency
Throughput,157.62925598991174,catapult,LUT,4659,catapult_fpga_latency
Throughput,157.62925598991174,catapult,FF,1569,catapult_fpga_latency
Throughput,157.62925598991174,catapult,DSP,0,catapult_fpga_latency
Throughput,157.62925598991174,catapult,BRAM,0,catapult_fpga_latency
Throughput,268.0246582685607,catapult,CLB,354,catapult_fpga_latency
Throughput,268.0246582685607,catapult,LUT,2223,catapult_fpga_latency
Throughput,268.0246582685607,catapult,FF,1220,catapult_fpga_latency
Throughput,268.0246582685607,catapult,DSP,0,catapult_fpga_latency
Throughput,268.0246582685607,catapult,BRAM,0,catapult_fpga_latency
Throughput,261.84865147944487,catapult,CLB,349,catapult_fpga_latency
Throughput,261.84865147944487,catapult,LUT,2223,catapult_fpga_latency
Throughput,261.84865147944487,catapult,FF,1220,catapult_fpga_latency
Throughput,261.84865147944487,catapult,DSP,0,catapult_fpga_latency
Throughput,261.84865147944487,catapult,BRAM,0,catapult_fpga_latency
Throughput,261.84865147944487,catapult,CLB,349,catapult_fpga_latency
Throughput,261.84865147944487,catapult,LUT,2223,catapult_fpga_latency
Throughput,261.84865147944487,catapult,FF,1220,catapult_fpga_latency
Throughput,261.84865147944487,catapult,DSP,0,catapult_fpga_latency
Throughput,261.84865147944487,catapult,BRAM,0,catapult_fpga_latency
Throughput,261.84865147944487,catapult,CLB,349,catapult_fpga_latency
Throughput,261.84865147944487,catapult,LUT,2223,catapult_fpga_latency
Throughput,261.84865147944487,catapult,FF,1220,catapult_fpga_latency
Throughput,261.84865147944487,catapult,DSP,0,catapult_fpga_latency
Throughput,261.84865147944487,catapult,BRAM,0,catapult_fpga_latency
Throughput,261.84865147944487,catapult,CLB,349,catapult_fpga_latency
Throughput,261.84865147944487,catapult,LUT,2223,catapult_fpga_latency
Throughput,261.84865147944487,catapult,FF,1220,catapult_fpga_latency
Throughput,261.84865147944487,catapult,DSP,0,catapult_fpga_latency
Throughput,261.84865147944487,catapult,BRAM,0,catapult_fpga_latency
Throughput,91.89487226612755,catapult,CLB,663,catapult_fpga_latency
Throughput,91.89487226612755,catapult,LUT,3571,catapult_fpga_latency
Throughput,91.89487226612755,catapult,FF,1389,catapult_fpga_latency
Throughput,91.89487226612755,catapult,DSP,0,catapult_fpga_latency
Throughput,91.89487226612755,catapult,BRAM,0,catapult_fpga_latency
Throughput,117.01380762930026,catapult,CLB,760,catapult_fpga_latency
Throughput,117.01380762930026,catapult,LUT,4429,catapult_fpga_latency
Throughput,117.01380762930026,catapult,FF,1798,catapult_fpga_latency
Throughput,117.01380762930026,catapult,DSP,0,catapult_fpga_latency
Throughput,117.01380762930026,catapult,BRAM,0,catapult_fpga_latency
Throughput,121.03606874848704,catapult,CLB,736,catapult_fpga_latency
Throughput,121.03606874848704,catapult,LUT,4457,catapult_fpga_latency
Throughput,121.03606874848704,catapult,FF,1824,catapult_fpga_latency
Throughput,121.03606874848704,catapult,DSP,0,catapult_fpga_latency
Throughput,121.03606874848704,catapult,BRAM,0,catapult_fpga_latency
Throughput,155.6904873112253,catapult,CLB,598,catapult_fpga_latency
Throughput,155.6904873112253,catapult,LUT,3561,catapult_fpga_latency
Throughput,155.6904873112253,catapult,FF,1258,catapult_fpga_latency
Throughput,155.6904873112253,catapult,DSP,0,catapult_fpga_latency
Throughput,155.6904873112253,catapult,BRAM,0,catapult_fpga_latency
Throughput,155.6904873112253,catapult,CLB,598,catapult_fpga_latency
Throughput,155.6904873112253,catapult,LUT,3561,catapult_fpga_latency
Throughput,155.6904873112253,catapult,FF,1258,catapult_fpga_latency
Throughput,155.6904873112253,catapult,DSP,0,catapult_fpga_latency
Throughput,155.6904873112253,catapult,BRAM,0,catapult_fpga_latency
Throughput,155.6904873112253,catapult,CLB,598,catapult_fpga_latency
Throughput,155.6904873112253,catapult,LUT,3561,catapult_fpga_latency
Throughput,155.6904873112253,catapult,FF,1258,catapult_fpga_latency
Throughput,155.6904873112253,catapult,DSP,0,catapult_fpga_latency
Throughput,155.6904873112253,catapult,BRAM,0,catapult_fpga_latency
Throughput,155.6904873112253,catapult,CLB,598,catapult_fpga_latency
Throughput,155.6904873112253,catapult,LUT,3561,catapult_fpga_latency
Throughput,155.6904873112253,catapult,FF,1258,catapult_fpga_latency
Throughput,155.6904873112253,catapult,DSP,0,catapult_fpga_latency
Throughput,155.6904873112253,catapult,BRAM,0,catapult_fpga_latency
Throughput,155.6904873112253,catapult,CLB,598,catapult_fpga_latency
Throughput,155.6904873112253,catapult,LUT,3561,catapult_fpga_latency
Throughput,155.6904873112253,catapult,FF,1258,catapult_fpga_latency
Throughput,155.6904873112253,catapult,DSP,0,catapult_fpga_latency
Throughput,155.6904873112253,catapult,BRAM,0,catapult_fpga_latency
Throughput,92.66123054114159,catapult,CLB,614,catapult_fpga_latency
Throughput,92.66123054114159,catapult,LUT,2877,catapult_fpga_latency
Throughput,92.66123054114159,catapult,FF,1377,catapult_fpga_latency
Throughput,92.66123054114159,catapult,DSP,0,catapult_fpga_latency
Throughput,92.66123054114159,catapult,BRAM,0,catapult_fpga_latency
Throughput,115.88828369451849,catapult,CLB,706,catapult_fpga_latency
Throughput,115.88828369451849,catapult,LUT,4100,catapult_fpga_latency
Throughput,115.88828369451849,catapult,FF,1793,catapult_fpga_latency
Throughput,115.88828369451849,catapult,DSP,0,catapult_fpga_latency
Throughput,115.88828369451849,catapult,BRAM,0,catapult_fpga_latency
Throughput,124.20817289777666,catapult,CLB,724,catapult_fpga_latency
Throughput,124.20817289777666,catapult,LUT,4308,catapult_fpga_latency
Throughput,124.20817289777666,catapult,FF,1807,catapult_fpga_latency
Throughput,124.20817289777666,catapult,DSP,0,catapult_fpga_latency
Throughput,124.20817289777666,catapult,BRAM,0,catapult_fpga_latency
Throughput,157.5547502757208,catapult,CLB,585,catapult_fpga_latency
Throughput,157.5547502757208,catapult,LUT,3483,catapult_fpga_latency
Throughput,157.5547502757208,catapult,FF,1248,catapult_fpga_latency
Throughput,157.5547502757208,catapult,DSP,0,catapult_fpga_latency
Throughput,157.5547502757208,catapult,BRAM,0,catapult_fpga_latency
Throughput,157.5547502757208,catapult,CLB,585,catapult_fpga_latency
Throughput,157.5547502757208,catapult,LUT,3483,catapult_fpga_latency
Throughput,157.5547502757208,catapult,FF,1248,catapult_fpga_latency
Throughput,157.5547502757208,catapult,DSP,0,catapult_fpga_latency
Throughput,157.5547502757208,catapult,BRAM,0,catapult_fpga_latency
Throughput,157.5547502757208,catapult,CLB,585,catapult_fpga_latency
Throughput,157.5547502757208,catapult,LUT,3483,catapult_fpga_latency
Throughput,157.5547502757208,catapult,FF,1248,catapult_fpga_latency
Throughput,157.5547502757208,catapult,DSP,0,catapult_fpga_latency
Throughput,157.5547502757208,catapult,BRAM,0,catapult_fpga_latency
Throughput,157.5547502757208,catapult,CLB,585,catapult_fpga_latency
Throughput,157.5547502757208,catapult,LUT,3483,catapult_fpga_latency
Throughput,157.5547502757208,catapult,FF,1248,catapult_fpga_latency
Throughput,157.5547502757208,catapult,DSP,0,catapult_fpga_latency
Throughput,157.5547502757208,catapult,BRAM,0,catapult_fpga_latency
Throughput,157.5547502757208,catapult,CLB,585,catapult_fpga_latency
Throughput,157.5547502757208,catapult,LUT,3483,catapult_fpga_latency
Throughput,157.5547502757208,catapult,FF,1248,catapult_fpga_latency
Throughput,157.5547502757208,catapult,DSP,0,catapult_fpga_latency
Throughput,157.5547502757208,catapult,BRAM,0,catapult_fpga_latency
Throughput,91.68423947923353,catapult,CLB,843,catapult_fpga_latency
Throughput,91.68423947923353,catapult,LUT,4138,catapult_fpga_latency
Throughput,91.68423947923353,catapult,FF,1214,catapult_fpga_latency
Throughput,91.68423947923353,catapult,DSP,0,catapult_fpga_latency
Throughput,91.68423947923353,catapult,BRAM,0,catapult_fpga_latency
Throughput,114.37721605856112,catapult,CLB,747,catapult_fpga_latency
Throughput,114.37721605856112,catapult,LUT,4548,catapult_fpga_latency
Throughput,114.37721605856112,catapult,FF,1824,catapult_fpga_latency
Throughput,114.37721605856112,catapult,DSP,0,catapult_fpga_latency
Throughput,114.37721605856112,catapult,BRAM,0,catapult_fpga_latency
Throughput,109.34937124111536,catapult,CLB,800,catapult_fpga_latency
Throughput,109.34937124111536,catapult,LUT,4836,catapult_fpga_latency
Throughput,109.34937124111536,catapult,FF,1829,catapult_fpga_latency
Throughput,109.34937124111536,catapult,DSP,0,catapult_fpga_latency
Throughput,109.34937124111536,catapult,BRAM,0,catapult_fpga_latency
Throughput,160.25641025641025,catapult,CLB,758,catapult_fpga_latency
Throughput,160.25641025641025,catapult,LUT,4304,catapult_fpga_latency
Throughput,160.25641025641025,catapult,FF,1480,catapult_fpga_latency
Throughput,160.25641025641025,catapult,DSP,0,catapult_fpga_latency
Throughput,160.25641025641025,catapult,BRAM,0,catapult_fpga_latency
Throughput,160.25641025641025,catapult,CLB,758,catapult_fpga_latency
Throughput,160.25641025641025,catapult,LUT,4304,catapult_fpga_latency
Throughput,160.25641025641025,catapult,FF,1480,catapult_fpga_latency
Throughput,160.25641025641025,catapult,DSP,0,catapult_fpga_latency
Throughput,160.25641025641025,catapult,BRAM,0,catapult_fpga_latency
Throughput,160.25641025641025,catapult,CLB,758,catapult_fpga_latency
Throughput,160.25641025641025,catapult,LUT,4304,catapult_fpga_latency
Throughput,160.25641025641025,catapult,FF,1480,catapult_fpga_latency
Throughput,160.25641025641025,catapult,DSP,0,catapult_fpga_latency
Throughput,160.25641025641025,catapult,BRAM,0,catapult_fpga_latency
Throughput,160.25641025641025,catapult,CLB,758,catapult_fpga_latency
Throughput,160.25641025641025,catapult,LUT,4304,catapult_fpga_latency
Throughput,160.25641025641025,catapult,FF,1480,catapult_fpga_latency
Throughput,160.25641025641025,catapult,DSP,0,catapult_fpga_latency
Throughput,160.25641025641025,catapult,BRAM,0,catapult_fpga_latency
Throughput,160.25641025641025,catapult,CLB,758,catapult_fpga_latency
Throughput,160.25641025641025,catapult,LUT,4304,catapult_fpga_latency
Throughput,160.25641025641025,catapult,FF,1480,catapult_fpga_latency
Throughput,160.25641025641025,catapult,DSP,0,catapult_fpga_latency
Throughput,160.25641025641025,catapult,BRAM,0,catapult_fpga_latency
Throughput,86.94896095991652,catapult,CLB,671,catapult_fpga_latency
Throughput,86.94896095991652,catapult,LUT,2846,catapult_fpga_latency
Throughput,86.94896095991652,catapult,FF,1373,catapult_fpga_latency
Throughput,86.94896095991652,catapult,DSP,0,catapult_fpga_latency
Throughput,86.94896095991652,catapult,BRAM,0,catapult_fpga_latency
Throughput,120.68549360366885,catapult,CLB,547,catapult_fpga_latency
Throughput,120.68549360366885,catapult,LUT,3164,catapult_fpga_latency
Throughput,120.68549360366885,catapult,FF,1409,catapult_fpga_latency
Throughput,120.68549360366885,catapult,DSP,0,catapult_fpga_latency
Throughput,120.68549360366885,catapult,BRAM,0,catapult_fpga_latency
Throughput,127.06480304955527,catapult,CLB,666,catapult_fpga_latency
Throughput,127.06480304955527,catapult,LUT,3988,catapult_fpga_latency
Throughput,127.06480304955527,catapult,FF,1805,catapult_fpga_latency
Throughput,127.06480304955527,catapult,DSP,0,catapult_fpga_latency
Throughput,127.06480304955527,catapult,BRAM,0,catapult_fpga_latency
Throughput,161.99578810950916,catapult,CLB,534,catapult_fpga_latency
Throughput,161.99578810950916,catapult,LUT,3149,catapult_fpga_latency
Throughput,161.99578810950916,catapult,FF,1239,catapult_fpga_latency
Throughput,161.99578810950916,catapult,DSP,0,catapult_fpga_latency
Throughput,161.99578810950916,catapult,BRAM,0,catapult_fpga_latency
Throughput,161.99578810950916,catapult,CLB,534,catapult_fpga_latency
Throughput,161.99578810950916,catapult,LUT,3149,catapult_fpga_latency
Throughput,161.99578810950916,catapult,FF,1239,catapult_fpga_latency
Throughput,161.99578810950916,catapult,DSP,0,catapult_fpga_latency
Throughput,161.99578810950916,catapult,BRAM,0,catapult_fpga_latency
Throughput,161.99578810950916,catapult,CLB,534,catapult_fpga_latency
Throughput,161.99578810950916,catapult,LUT,3149,catapult_fpga_latency
Throughput,161.99578810950916,catapult,FF,1239,catapult_fpga_latency
Throughput,161.99578810950916,catapult,DSP,0,catapult_fpga_latency
Throughput,161.99578810950916,catapult,BRAM,0,catapult_fpga_latency
Throughput,161.99578810950916,catapult,CLB,534,catapult_fpga_latency
Throughput,161.99578810950916,catapult,LUT,3149,catapult_fpga_latency
Throughput,161.99578810950916,catapult,FF,1239,catapult_fpga_latency
Throughput,161.99578810950916,catapult,DSP,0,catapult_fpga_latency
Throughput,161.99578810950916,catapult,BRAM,0,catapult_fpga_latency
Throughput,161.99578810950916,catapult,CLB,534,catapult_fpga_latency
Throughput,161.99578810950916,catapult,LUT,3149,catapult_fpga_latency
Throughput,161.99578810950916,catapult,FF,1239,catapult_fpga_latency
Throughput,161.99578810950916,catapult,DSP,0,catapult_fpga_latency
Throughput,161.99578810950916,catapult,BRAM,0,catapult_fpga_latency
Throughput,59.76929053852131,catapult,CLB,881,catapult_fpga_latency
Throughput,59.76929053852131,catapult,LUT,4522,catapult_fpga_latency
Throughput,59.76929053852131,catapult,FF,1359,catapult_fpga_latency
Throughput,59.76929053852131,catapult,DSP,0,catapult_fpga_latency
Throughput,59.76929053852131,catapult,BRAM,0,catapult_fpga_latency
Throughput,66.9254450542096,catapult,CLB,751,catapult_fpga_latency
Throughput,66.9254450542096,catapult,LUT,4540,catapult_fpga_latency
Throughput,66.9254450542096,catapult,FF,1399,catapult_fpga_latency
Throughput,66.9254450542096,catapult,DSP,0,catapult_fpga_latency
Throughput,66.9254450542096,catapult,BRAM,0,catapult_fpga_latency
Throughput,61.6370808678501,catapult,CLB,896,catapult_fpga_latency
Throughput,61.6370808678501,catapult,LUT,5527,catapult_fpga_latency
Throughput,61.6370808678501,catapult,FF,1555,catapult_fpga_latency
Throughput,61.6370808678501,catapult,DSP,0,catapult_fpga_latency
Throughput,61.6370808678501,catapult,BRAM,0,catapult_fpga_latency
Throughput,108.51871947911016,catapult,CLB,830,catapult_fpga_latency
Throughput,108.51871947911016,catapult,LUT,4939,catapult_fpga_latency
Throughput,108.51871947911016,catapult,FF,1375,catapult_fpga_latency
Throughput,108.51871947911016,catapult,DSP,0,catapult_fpga_latency
Throughput,108.51871947911016,catapult,BRAM,0,catapult_fpga_latency
Throughput,108.51871947911016,catapult,CLB,830,catapult_fpga_latency
Throughput,108.51871947911016,catapult,LUT,4939,catapult_fpga_latency
Throughput,108.51871947911016,catapult,FF,1375,catapult_fpga_latency
Throughput,108.51871947911016,catapult,DSP,0,catapult_fpga_latency
Throughput,108.51871947911016,catapult,BRAM,0,catapult_fpga_latency
Throughput,108.51871947911016,catapult,CLB,830,catapult_fpga_latency
Throughput,108.51871947911016,catapult,LUT,4939,catapult_fpga_latency
Throughput,108.51871947911016,catapult,FF,1375,catapult_fpga_latency
Throughput,108.51871947911016,catapult,DSP,0,catapult_fpga_latency
Throughput,108.51871947911016,catapult,BRAM,0,catapult_fpga_latency
Throughput,108.51871947911016,catapult,CLB,830,catapult_fpga_latency
Throughput,108.51871947911016,catapult,LUT,4939,catapult_fpga_latency
Throughput,108.51871947911016,catapult,FF,1375,catapult_fpga_latency
Throughput,108.51871947911016,catapult,DSP,0,catapult_fpga_latency
Throughput,108.51871947911016,catapult,BRAM,0,catapult_fpga_latency
Throughput,108.51871947911016,catapult,CLB,830,catapult_fpga_latency
Throughput,108.51871947911016,catapult,LUT,4939,catapult_fpga_latency
Throughput,108.51871947911016,catapult,FF,1375,catapult_fpga_latency
Throughput,108.51871947911016,catapult,DSP,0,catapult_fpga_latency
Throughput,108.51871947911016,catapult,BRAM,0,catapult_fpga_latency
Throughput,62.81801620704818,catapult,CLB,842,catapult_fpga_latency
Throughput,62.81801620704818,catapult,LUT,3899,catapult_fpga_latency
Throughput,62.81801620704818,catapult,FF,1349,catapult_fpga_latency
Throughput,62.81801620704818,catapult,DSP,0,catapult_fpga_latency
Throughput,62.81801620704818,catapult,BRAM,0,catapult_fpga_latency
Throughput,62.22388152572958,catapult,CLB,728,catapult_fpga_latency
Throughput,62.22388152572958,catapult,LUT,4448,catapult_fpga_latency
Throughput,62.22388152572958,catapult,FF,1394,catapult_fpga_latency
Throughput,62.22388152572958,catapult,DSP,0,catapult_fpga_latency
Throughput,62.22388152572958,catapult,BRAM,0,catapult_fpga_latency
Throughput,64.85504896556196,catapult,CLB,807,catapult_fpga_latency
Throughput,64.85504896556196,catapult,LUT,5020,catapult_fpga_latency
Throughput,64.85504896556196,catapult,FF,1541,catapult_fpga_latency
Throughput,64.85504896556196,catapult,DSP,0,catapult_fpga_latency
Throughput,64.85504896556196,catapult,BRAM,0,catapult_fpga_latency
Throughput,101.66734444896301,catapult,CLB,863,catapult_fpga_latency
Throughput,101.66734444896301,catapult,LUT,5208,catapult_fpga_latency
Throughput,101.66734444896301,catapult,FF,1375,catapult_fpga_latency
Throughput,101.66734444896301,catapult,DSP,0,catapult_fpga_latency
Throughput,101.66734444896301,catapult,BRAM,0,catapult_fpga_latency
Throughput,101.66734444896301,catapult,CLB,863,catapult_fpga_latency
Throughput,101.66734444896301,catapult,LUT,5208,catapult_fpga_latency
Throughput,101.66734444896301,catapult,FF,1375,catapult_fpga_latency
Throughput,101.66734444896301,catapult,DSP,0,catapult_fpga_latency
Throughput,101.66734444896301,catapult,BRAM,0,catapult_fpga_latency
Throughput,101.66734444896301,catapult,CLB,863,catapult_fpga_latency
Throughput,101.66734444896301,catapult,LUT,5208,catapult_fpga_latency
Throughput,101.66734444896301,catapult,FF,1375,catapult_fpga_latency
Throughput,101.66734444896301,catapult,DSP,0,catapult_fpga_latency
Throughput,101.66734444896301,catapult,BRAM,0,catapult_fpga_latency
Throughput,101.66734444896301,catapult,CLB,863,catapult_fpga_latency
Throughput,101.66734444896301,catapult,LUT,5208,catapult_fpga_latency
Throughput,101.66734444896301,catapult,FF,1375,catapult_fpga_latency
Throughput,101.66734444896301,catapult,DSP,0,catapult_fpga_latency
Throughput,101.66734444896301,catapult,BRAM,0,catapult_fpga_latency
Throughput,101.66734444896301,catapult,CLB,863,catapult_fpga_latency
Throughput,101.66734444896301,catapult,LUT,5208,catapult_fpga_latency
Throughput,101.66734444896301,catapult,FF,1375,catapult_fpga_latency
Throughput,101.66734444896301,catapult,DSP,0,catapult_fpga_latency
Throughput,101.66734444896301,catapult,BRAM,0,catapult_fpga_latency
Throughput,59.79788315493632,catapult,CLB,902,catapult_fpga_latency
Throughput,59.79788315493632,catapult,LUT,4937,catapult_fpga_latency
Throughput,59.79788315493632,catapult,FF,1287,catapult_fpga_latency
Throughput,59.79788315493632,catapult,DSP,0,catapult_fpga_latency
Throughput,59.79788315493632,catapult,BRAM,0,catapult_fpga_latency
Throughput,60.44487427466151,catapult,CLB,746,catapult_fpga_latency
Throughput,60.44487427466151,catapult,LUT,4581,catapult_fpga_latency
Throughput,60.44487427466151,catapult,FF,1400,catapult_fpga_latency
Throughput,60.44487427466151,catapult,DSP,0,catapult_fpga_latency
Throughput,60.44487427466151,catapult,BRAM,0,catapult_fpga_latency
Throughput,65.4407434068451,catapult,CLB,872,catapult_fpga_latency
Throughput,65.4407434068451,catapult,LUT,5437,catapult_fpga_latency
Throughput,65.4407434068451,catapult,FF,1547,catapult_fpga_latency
Throughput,65.4407434068451,catapult,DSP,0,catapult_fpga_latency
Throughput,65.4407434068451,catapult,BRAM,0,catapult_fpga_latency
Throughput,105.65240359218173,catapult,CLB,1015,catapult_fpga_latency
Throughput,105.65240359218173,catapult,LUT,6055,catapult_fpga_latency
Throughput,105.65240359218173,catapult,FF,1560,catapult_fpga_latency
Throughput,105.65240359218173,catapult,DSP,0,catapult_fpga_latency
Throughput,105.65240359218173,catapult,BRAM,0,catapult_fpga_latency
Throughput,105.65240359218173,catapult,CLB,1015,catapult_fpga_latency
Throughput,105.65240359218173,catapult,LUT,6055,catapult_fpga_latency
Throughput,105.65240359218173,catapult,FF,1560,catapult_fpga_latency
Throughput,105.65240359218173,catapult,DSP,0,catapult_fpga_latency
Throughput,105.65240359218173,catapult,BRAM,0,catapult_fpga_latency
Throughput,105.65240359218173,catapult,CLB,1015,catapult_fpga_latency
Throughput,105.65240359218173,catapult,LUT,6055,catapult_fpga_latency
Throughput,105.65240359218173,catapult,FF,1560,catapult_fpga_latency
Throughput,105.65240359218173,catapult,DSP,0,catapult_fpga_latency
Throughput,105.65240359218173,catapult,BRAM,0,catapult_fpga_latency
Throughput,105.65240359218173,catapult,CLB,1015,catapult_fpga_latency
Throughput,105.65240359218173,catapult,LUT,6055,catapult_fpga_latency
Throughput,105.65240359218173,catapult,FF,1560,catapult_fpga_latency
Throughput,105.65240359218173,catapult,DSP,0,catapult_fpga_latency
Throughput,105.65240359218173,catapult,BRAM,0,catapult_fpga_latency
Throughput,105.65240359218173,catapult,CLB,1015,catapult_fpga_latency
Throughput,105.65240359218173,catapult,LUT,6055,catapult_fpga_latency
Throughput,105.65240359218173,catapult,FF,1560,catapult_fpga_latency
Throughput,105.65240359218173,catapult,DSP,0,catapult_fpga_latency
Throughput,105.65240359218173,catapult,BRAM,0,catapult_fpga_latency
Throughput,65.88049278608604,catapult,CLB,733,catapult_fpga_latency
Throughput,65.88049278608604,catapult,LUT,3874,catapult_fpga_latency
Throughput,65.88049278608604,catapult,FF,1348,catapult_fpga_latency
Throughput,65.88049278608604,catapult,DSP,0,catapult_fpga_latency
Throughput,65.88049278608604,catapult,BRAM,0,catapult_fpga_latency
Throughput,63.59300476947536,catapult,CLB,708,catapult_fpga_latency
Throughput,63.59300476947536,catapult,LUT,3937,catapult_fpga_latency
Throughput,63.59300476947536,catapult,FF,1398,catapult_fpga_latency
Throughput,63.59300476947536,catapult,DSP,0,catapult_fpga_latency
Throughput,63.59300476947536,catapult,BRAM,0,catapult_fpga_latency
Throughput,64.86346241162353,catapult,CLB,777,catapult_fpga_latency
Throughput,64.86346241162353,catapult,LUT,4886,catapult_fpga_latency
Throughput,64.86346241162353,catapult,FF,1536,catapult_fpga_latency
Throughput,64.86346241162353,catapult,DSP,0,catapult_fpga_latency
Throughput,64.86346241162353,catapult,BRAM,0,catapult_fpga_latency
Throughput,100.35122930255896,catapult,CLB,805,catapult_fpga_latency
Throughput,100.35122930255896,catapult,LUT,5146,catapult_fpga_latency
Throughput,100.35122930255896,catapult,FF,1406,catapult_fpga_latency
Throughput,100.35122930255896,catapult,DSP,0,catapult_fpga_latency
Throughput,100.35122930255896,catapult,BRAM,0,catapult_fpga_latency
Throughput,100.35122930255896,catapult,CLB,805,catapult_fpga_latency
Throughput,100.35122930255896,catapult,LUT,5146,catapult_fpga_latency
Throughput,100.35122930255896,catapult,FF,1406,catapult_fpga_latency
Throughput,100.35122930255896,catapult,DSP,0,catapult_fpga_latency
Throughput,100.35122930255896,catapult,BRAM,0,catapult_fpga_latency
Throughput,100.35122930255896,catapult,CLB,805,catapult_fpga_latency
Throughput,100.35122930255896,catapult,LUT,5146,catapult_fpga_latency
Throughput,100.35122930255896,catapult,FF,1406,catapult_fpga_latency
Throughput,100.35122930255896,catapult,DSP,0,catapult_fpga_latency
Throughput,100.35122930255896,catapult,BRAM,0,catapult_fpga_latency
Throughput,100.35122930255896,catapult,CLB,805,catapult_fpga_latency
Throughput,100.35122930255896,catapult,LUT,5146,catapult_fpga_latency
Throughput,100.35122930255896,catapult,FF,1406,catapult_fpga_latency
Throughput,100.35122930255896,catapult,DSP,0,catapult_fpga_latency
Throughput,100.35122930255896,catapult,BRAM,0,catapult_fpga_latency
Throughput,100.35122930255896,catapult,CLB,805,catapult_fpga_latency
Throughput,100.35122930255896,catapult,LUT,5146,catapult_fpga_latency
Throughput,100.35122930255896,catapult,FF,1406,catapult_fpga_latency
Throughput,100.35122930255896,catapult,DSP,0,catapult_fpga_latency
Throughput,100.35122930255896,catapult,BRAM,0,catapult_fpga_latency
Throughput,50.99699117752052,catapult,CLB,961,catapult_fpga_latency
Throughput,50.99699117752052,catapult,LUT,4989,catapult_fpga_latency
Throughput,50.99699117752052,catapult,FF,1423,catapult_fpga_latency
Throughput,50.99699117752052,catapult,DSP,0,catapult_fpga_latency
Throughput,50.99699117752052,catapult,BRAM,0,catapult_fpga_latency
Throughput,50.18065034122842,catapult,CLB,804,catapult_fpga_latency
Throughput,50.18065034122842,catapult,LUT,4800,catapult_fpga_latency
Throughput,50.18065034122842,catapult,FF,1458,catapult_fpga_latency
Throughput,50.18065034122842,catapult,DSP,0,catapult_fpga_latency
Throughput,50.18065034122842,catapult,BRAM,0,catapult_fpga_latency
Throughput,60.983046713013785,catapult,CLB,1019,catapult_fpga_latency
Throughput,60.983046713013785,catapult,LUT,5997,catapult_fpga_latency
Throughput,60.983046713013785,catapult,FF,1881,catapult_fpga_latency
Throughput,60.983046713013785,catapult,DSP,0,catapult_fpga_latency
Throughput,60.983046713013785,catapult,BRAM,0,catapult_fpga_latency
Throughput,67.93939805693321,catapult,CLB,1013,catapult_fpga_latency
Throughput,67.93939805693321,catapult,LUT,5921,catapult_fpga_latency
Throughput,67.93939805693321,catapult,FF,1475,catapult_fpga_latency
Throughput,67.93939805693321,catapult,DSP,0,catapult_fpga_latency
Throughput,67.93939805693321,catapult,BRAM,0,catapult_fpga_latency
Throughput,67.93939805693321,catapult,CLB,1013,catapult_fpga_latency
Throughput,67.93939805693321,catapult,LUT,5921,catapult_fpga_latency
Throughput,67.93939805693321,catapult,FF,1475,catapult_fpga_latency
Throughput,67.93939805693321,catapult,DSP,0,catapult_fpga_latency
Throughput,67.93939805693321,catapult,BRAM,0,catapult_fpga_latency
Throughput,67.93939805693321,catapult,CLB,1013,catapult_fpga_latency
Throughput,67.93939805693321,catapult,LUT,5921,catapult_fpga_latency
Throughput,67.93939805693321,catapult,FF,1475,catapult_fpga_latency
Throughput,67.93939805693321,catapult,DSP,0,catapult_fpga_latency
Throughput,67.93939805693321,catapult,BRAM,0,catapult_fpga_latency
Throughput,67.93939805693321,catapult,CLB,1013,catapult_fpga_latency
Throughput,67.93939805693321,catapult,LUT,5921,catapult_fpga_latency
Throughput,67.93939805693321,catapult,FF,1475,catapult_fpga_latency
Throughput,67.93939805693321,catapult,DSP,0,catapult_fpga_latency
Throughput,67.93939805693321,catapult,BRAM,0,catapult_fpga_latency
Throughput,67.93939805693321,catapult,CLB,1013,catapult_fpga_latency
Throughput,67.93939805693321,catapult,LUT,5921,catapult_fpga_latency
Throughput,67.93939805693321,catapult,FF,1475,catapult_fpga_latency
Throughput,67.93939805693321,catapult,DSP,0,catapult_fpga_latency
Throughput,67.93939805693321,catapult,BRAM,0,catapult_fpga_latency
Throughput,46.60483758214102,catapult,CLB,889,catapult_fpga_latency
Throughput,46.60483758214102,catapult,LUT,4229,catapult_fpga_latency
Throughput,46.60483758214102,catapult,FF,1414,catapult_fpga_latency
Throughput,46.60483758214102,catapult,DSP,0,catapult_fpga_latency
Throughput,46.60483758214102,catapult,BRAM,0,catapult_fpga_latency
Throughput,48.47309743092584,catapult,CLB,724,catapult_fpga_latency
Throughput,48.47309743092584,catapult,LUT,4443,catapult_fpga_latency
Throughput,48.47309743092584,catapult,FF,1453,catapult_fpga_latency
Throughput,48.47309743092584,catapult,DSP,0,catapult_fpga_latency
Throughput,48.47309743092584,catapult,BRAM,0,catapult_fpga_latency
Throughput,61.95403010965864,catapult,CLB,968,catapult_fpga_latency
Throughput,61.95403010965864,catapult,LUT,5872,catapult_fpga_latency
Throughput,61.95403010965864,catapult,FF,1869,catapult_fpga_latency
Throughput,61.95403010965864,catapult,DSP,0,catapult_fpga_latency
Throughput,61.95403010965864,catapult,BRAM,0,catapult_fpga_latency
Throughput,66.01967386281112,catapult,CLB,930,catapult_fpga_latency
Throughput,66.01967386281112,catapult,LUT,5857,catapult_fpga_latency
Throughput,66.01967386281112,catapult,FF,1487,catapult_fpga_latency
Throughput,66.01967386281112,catapult,DSP,0,catapult_fpga_latency
Throughput,66.01967386281112,catapult,BRAM,0,catapult_fpga_latency
Throughput,66.01967386281112,catapult,CLB,930,catapult_fpga_latency
Throughput,66.01967386281112,catapult,LUT,5857,catapult_fpga_latency
Throughput,66.01967386281112,catapult,FF,1487,catapult_fpga_latency
Throughput,66.01967386281112,catapult,DSP,0,catapult_fpga_latency
Throughput,66.01967386281112,catapult,BRAM,0,catapult_fpga_latency
Throughput,66.01967386281112,catapult,CLB,930,catapult_fpga_latency
Throughput,66.01967386281112,catapult,LUT,5857,catapult_fpga_latency
Throughput,66.01967386281112,catapult,FF,1487,catapult_fpga_latency
Throughput,66.01967386281112,catapult,DSP,0,catapult_fpga_latency
Throughput,66.01967386281112,catapult,BRAM,0,catapult_fpga_latency
Throughput,66.01967386281112,catapult,CLB,930,catapult_fpga_latency
Throughput,66.01967386281112,catapult,LUT,5857,catapult_fpga_latency
Throughput,66.01967386281112,catapult,FF,1487,catapult_fpga_latency
Throughput,66.01967386281112,catapult,DSP,0,catapult_fpga_latency
Throughput,66.01967386281112,catapult,BRAM,0,catapult_fpga_latency
Throughput,66.01967386281112,catapult,CLB,930,catapult_fpga_latency
Throughput,66.01967386281112,catapult,LUT,5857,catapult_fpga_latency
Throughput,66.01967386281112,catapult,FF,1487,catapult_fpga_latency
Throughput,66.01967386281112,catapult,DSP,0,catapult_fpga_latency
Throughput,66.01967386281112,catapult,BRAM,0,catapult_fpga_latency
Throughput,47.09206498704968,catapult,CLB,989,catapult_fpga_latency
Throughput,47.09206498704968,catapult,LUT,5485,catapult_fpga_latency
Throughput,47.09206498704968,catapult,FF,1359,catapult_fpga_latency
Throughput,47.09206498704968,catapult,DSP,0,catapult_fpga_latency
Throughput,47.09206498704968,catapult,BRAM,0,catapult_fpga_latency
Throughput,46.244913059563444,catapult,CLB,807,catapult_fpga_latency
Throughput,46.244913059563444,catapult,LUT,5033,catapult_fpga_latency
Throughput,46.244913059563444,catapult,FF,1462,catapult_fpga_latency
Throughput,46.244913059563444,catapult,DSP,0,catapult_fpga_latency
Throughput,46.244913059563444,catapult,BRAM,0,catapult_fpga_latency
Throughput,63.51222610352493,catapult,CLB,993,catapult_fpga_latency
Throughput,63.51222610352493,catapult,LUT,5902,catapult_fpga_latency
Throughput,63.51222610352493,catapult,FF,1864,catapult_fpga_latency
Throughput,63.51222610352493,catapult,DSP,0,catapult_fpga_latency
Throughput,63.51222610352493,catapult,BRAM,0,catapult_fpga_latency
Throughput,61.03515625,catapult,CLB,1088,catapult_fpga_latency
Throughput,61.03515625,catapult,LUT,6918,catapult_fpga_latency
Throughput,61.03515625,catapult,FF,1541,catapult_fpga_latency
Throughput,61.03515625,catapult,DSP,0,catapult_fpga_latency
Throughput,61.03515625,catapult,BRAM,0,catapult_fpga_latency
Throughput,61.03515625,catapult,CLB,1088,catapult_fpga_latency
Throughput,61.03515625,catapult,LUT,6918,catapult_fpga_latency
Throughput,61.03515625,catapult,FF,1541,catapult_fpga_latency
Throughput,61.03515625,catapult,DSP,0,catapult_fpga_latency
Throughput,61.03515625,catapult,BRAM,0,catapult_fpga_latency
Throughput,61.03515625,catapult,CLB,1088,catapult_fpga_latency
Throughput,61.03515625,catapult,LUT,6918,catapult_fpga_latency
Throughput,61.03515625,catapult,FF,1541,catapult_fpga_latency
Throughput,61.03515625,catapult,DSP,0,catapult_fpga_latency
Throughput,61.03515625,catapult,BRAM,0,catapult_fpga_latency
Throughput,61.03515625,catapult,CLB,1088,catapult_fpga_latency
Throughput,61.03515625,catapult,LUT,6918,catapult_fpga_latency
Throughput,61.03515625,catapult,FF,1541,catapult_fpga_latency
Throughput,61.03515625,catapult,DSP,0,catapult_fpga_latency
Throughput,61.03515625,catapult,BRAM,0,catapult_fpga_latency
Throughput,61.03515625,catapult,CLB,1088,catapult_fpga_latency
Throughput,61.03515625,catapult,LUT,6918,catapult_fpga_latency
Throughput,61.03515625,catapult,FF,1541,catapult_fpga_latency
Throughput,61.03515625,catapult,DSP,0,catapult_fpga_latency
Throughput,61.03515625,catapult,BRAM,0,catapult_fpga_latency
Throughput,48.84959210590592,catapult,CLB,864,catapult_fpga_latency
Throughput,48.84959210590592,catapult,LUT,4229,catapult_fpga_latency
Throughput,48.84959210590592,catapult,FF,1410,catapult_fpga_latency
Throughput,48.84959210590592,catapult,DSP,0,catapult_fpga_latency
Throughput,48.84959210590592,catapult,BRAM,0,catapult_fpga_latency
Throughput,49.299940840070995,catapult,CLB,684,catapult_fpga_latency
Throughput,49.299940840070995,catapult,LUT,3759,catapult_fpga_latency
Throughput,49.299940840070995,catapult,FF,1455,catapult_fpga_latency
Throughput,49.299940840070995,catapult,DSP,0,catapult_fpga_latency
Throughput,49.299940840070995,catapult,BRAM,0,catapult_fpga_latency
Throughput,64.06970784213223,catapult,CLB,886,catapult_fpga_latency
Throughput,64.06970784213223,catapult,LUT,5361,catapult_fpga_latency
Throughput,64.06970784213223,catapult,FF,1861,catapult_fpga_latency
Throughput,64.06970784213223,catapult,DSP,0,catapult_fpga_latency
Throughput,64.06970784213223,catapult,BRAM,0,catapult_fpga_latency
Throughput,64.45375443119562,catapult,CLB,868,catapult_fpga_latency
Throughput,64.45375443119562,catapult,LUT,5796,catapult_fpga_latency
Throughput,64.45375443119562,catapult,FF,1461,catapult_fpga_latency
Throughput,64.45375443119562,catapult,DSP,0,catapult_fpga_latency
Throughput,64.45375443119562,catapult,BRAM,0,catapult_fpga_latency
Throughput,64.45375443119562,catapult,CLB,868,catapult_fpga_latency
Throughput,64.45375443119562,catapult,LUT,5796,catapult_fpga_latency
Throughput,64.45375443119562,catapult,FF,1461,catapult_fpga_latency
Throughput,64.45375443119562,catapult,DSP,0,catapult_fpga_latency
Throughput,64.45375443119562,catapult,BRAM,0,catapult_fpga_latency
Throughput,64.45375443119562,catapult,CLB,868,catapult_fpga_latency
Throughput,64.45375443119562,catapult,LUT,5796,catapult_fpga_latency
Throughput,64.45375443119562,catapult,FF,1461,catapult_fpga_latency
Throughput,64.45375443119562,catapult,DSP,0,catapult_fpga_latency
Throughput,64.45375443119562,catapult,BRAM,0,catapult_fpga_latency
Throughput,64.45375443119562,catapult,CLB,868,catapult_fpga_latency
Throughput,64.45375443119562,catapult,LUT,5796,catapult_fpga_latency
Throughput,64.45375443119562,catapult,FF,1461,catapult_fpga_latency
Throughput,64.45375443119562,catapult,DSP,0,catapult_fpga_latency
Throughput,64.45375443119562,catapult,BRAM,0,catapult_fpga_latency
Throughput,64.45375443119562,catapult,CLB,868,catapult_fpga_latency
Throughput,64.45375443119562,catapult,LUT,5796,catapult_fpga_latency
Throughput,64.45375443119562,catapult,FF,1461,catapult_fpga_latency
Throughput,64.45375443119562,catapult,DSP,0,catapult_fpga_latency
Throughput,64.45375443119562,catapult,BRAM,0,catapult_fpga_latency
Throughput,107.78184953653805,catapult,CLB,653,catapult_fpga_latency
Throughput,107.78184953653805,catapult,LUT,3523,catapult_fpga_latency
Throughput,107.78184953653805,catapult,FF,1321,catapult_fpga_latency
Throughput,107.78184953653805,catapult,DSP,0,catapult_fpga_latency
Throughput,107.78184953653805,catapult,BRAM,0,catapult_fpga_latency
Throughput,108.40108401084011,catapult,CLB,630,catapult_fpga_latency
Throughput,108.40108401084011,catapult,LUT,3803,catapult_fpga_latency
Throughput,108.40108401084011,catapult,FF,1352,catapult_fpga_latency
Throughput,108.40108401084011,catapult,DSP,0,catapult_fpga_latency
Throughput,108.40108401084011,catapult,BRAM,0,catapult_fpga_latency
Throughput,102.50102501025009,catapult,CLB,793,catapult_fpga_latency
Throughput,102.50102501025009,catapult,LUT,5159,catapult_fpga_latency
Throughput,102.50102501025009,catapult,FF,1620,catapult_fpga_latency
Throughput,102.50102501025009,catapult,DSP,0,catapult_fpga_latency
Throughput,102.50102501025009,catapult,BRAM,0,catapult_fpga_latency
Throughput,178.4121320249777,catapult,CLB,415,catapult_fpga_latency
Throughput,178.4121320249777,catapult,LUT,2515,catapult_fpga_latency
Throughput,178.4121320249777,catapult,FF,1174,catapult_fpga_latency
Throughput,178.4121320249777,catapult,DSP,0,catapult_fpga_latency
Throughput,178.4121320249777,catapult,BRAM,0,catapult_fpga_latency
Throughput,178.4121320249777,catapult,CLB,415,catapult_fpga_latency
Throughput,178.4121320249777,catapult,LUT,2515,catapult_fpga_latency
Throughput,178.4121320249777,catapult,FF,1174,catapult_fpga_latency
Throughput,178.4121320249777,catapult,DSP,0,catapult_fpga_latency
Throughput,178.4121320249777,catapult,BRAM,0,catapult_fpga_latency
Throughput,178.4121320249777,catapult,CLB,415,catapult_fpga_latency
Throughput,178.4121320249777,catapult,LUT,2515,catapult_fpga_latency
Throughput,178.4121320249777,catapult,FF,1174,catapult_fpga_latency
Throughput,178.4121320249777,catapult,DSP,0,catapult_fpga_latency
Throughput,178.4121320249777,catapult,BRAM,0,catapult_fpga_latency
Throughput,178.4121320249777,catapult,CLB,415,catapult_fpga_latency
Throughput,178.4121320249777,catapult,LUT,2515,catapult_fpga_latency
Throughput,178.4121320249777,catapult,FF,1174,catapult_fpga_latency
Throughput,178.4121320249777,catapult,DSP,0,catapult_fpga_latency
Throughput,178.4121320249777,catapult,BRAM,0,catapult_fpga_latency
Throughput,178.4121320249777,catapult,CLB,415,catapult_fpga_latency
Throughput,178.4121320249777,catapult,LUT,2515,catapult_fpga_latency
Throughput,178.4121320249777,catapult,FF,1174,catapult_fpga_latency
Throughput,178.4121320249777,catapult,DSP,0,catapult_fpga_latency
Throughput,178.4121320249777,catapult,BRAM,0,catapult_fpga_latency
Throughput,108.94432944765225,catapult,CLB,699,catapult_fpga_latency
Throughput,108.94432944765225,catapult,LUT,3122,catapult_fpga_latency
Throughput,108.94432944765225,catapult,FF,1304,catapult_fpga_latency
Throughput,108.94432944765225,catapult,DSP,0,catapult_fpga_latency
Throughput,108.94432944765225,catapult,BRAM,0,catapult_fpga_latency
Throughput,107.79346771585641,catapult,CLB,716,catapult_fpga_latency
Throughput,107.79346771585641,catapult,LUT,4422,catapult_fpga_latency
Throughput,107.79346771585641,catapult,FF,1346,catapult_fpga_latency
Throughput,107.79346771585641,catapult,DSP,0,catapult_fpga_latency
Throughput,107.79346771585641,catapult,BRAM,0,catapult_fpga_latency
Throughput,105.77533319229956,catapult,CLB,705,catapult_fpga_latency
Throughput,105.77533319229956,catapult,LUT,4548,catapult_fpga_latency
Throughput,105.77533319229956,catapult,FF,1602,catapult_fpga_latency
Throughput,105.77533319229956,catapult,DSP,0,catapult_fpga_latency
Throughput,105.77533319229956,catapult,BRAM,0,catapult_fpga_latency
Throughput,173.94329448599757,catapult,CLB,444,catapult_fpga_latency
Throughput,173.94329448599757,catapult,LUT,2507,catapult_fpga_latency
Throughput,173.94329448599757,catapult,FF,1165,catapult_fpga_latency
Throughput,173.94329448599757,catapult,DSP,0,catapult_fpga_latency
Throughput,173.94329448599757,catapult,BRAM,0,catapult_fpga_latency
Throughput,173.94329448599757,catapult,CLB,444,catapult_fpga_latency
Throughput,173.94329448599757,catapult,LUT,2507,catapult_fpga_latency
Throughput,173.94329448599757,catapult,FF,1165,catapult_fpga_latency
Throughput,173.94329448599757,catapult,DSP,0,catapult_fpga_latency
Throughput,173.94329448599757,catapult,BRAM,0,catapult_fpga_latency
Throughput,173.94329448599757,catapult,CLB,444,catapult_fpga_latency
Throughput,173.94329448599757,catapult,LUT,2507,catapult_fpga_latency
Throughput,173.94329448599757,catapult,FF,1165,catapult_fpga_latency
Throughput,173.94329448599757,catapult,DSP,0,catapult_fpga_latency
Throughput,173.94329448599757,catapult,BRAM,0,catapult_fpga_latency
Throughput,173.94329448599757,catapult,CLB,444,catapult_fpga_latency
Throughput,173.94329448599757,catapult,LUT,2507,catapult_fpga_latency
Throughput,173.94329448599757,catapult,FF,1165,catapult_fpga_latency
Throughput,173.94329448599757,catapult,DSP,0,catapult_fpga_latency
Throughput,173.94329448599757,catapult,BRAM,0,catapult_fpga_latency
Throughput,173.94329448599757,catapult,CLB,444,catapult_fpga_latency
Throughput,173.94329448599757,catapult,LUT,2507,catapult_fpga_latency
Throughput,173.94329448599757,catapult,FF,1165,catapult_fpga_latency
Throughput,173.94329448599757,catapult,DSP,0,catapult_fpga_latency
Throughput,173.94329448599757,catapult,BRAM,0,catapult_fpga_latency
Throughput,112.19566924716705,catapult,CLB,754,catapult_fpga_latency
Throughput,112.19566924716705,catapult,LUT,3998,catapult_fpga_latency
Throughput,112.19566924716705,catapult,FF,1243,catapult_fpga_latency
Throughput,112.19566924716705,catapult,DSP,0,catapult_fpga_latency
Throughput,112.19566924716705,catapult,BRAM,0,catapult_fpga_latency
Throughput,105.58547143912998,catapult,CLB,638,catapult_fpga_latency
Throughput,105.58547143912998,catapult,LUT,3930,catapult_fpga_latency
Throughput,105.58547143912998,catapult,FF,1350,catapult_fpga_latency
Throughput,105.58547143912998,catapult,DSP,0,catapult_fpga_latency
Throughput,105.58547143912998,catapult,BRAM,0,catapult_fpga_latency
Throughput,123.07692307692307,catapult,CLB,817,catapult_fpga_latency
Throughput,123.07692307692307,catapult,LUT,5004,catapult_fpga_latency
Throughput,123.07692307692307,catapult,FF,1493,catapult_fpga_latency
Throughput,123.07692307692307,catapult,DSP,0,catapult_fpga_latency
Throughput,123.07692307692307,catapult,BRAM,0,catapult_fpga_latency
Throughput,175.1006828926633,catapult,CLB,502,catapult_fpga_latency
Throughput,175.1006828926633,catapult,LUT,3130,catapult_fpga_latency
Throughput,175.1006828926633,catapult,FF,1471,catapult_fpga_latency
Throughput,175.1006828926633,catapult,DSP,0,catapult_fpga_latency
Throughput,175.1006828926633,catapult,BRAM,0,catapult_fpga_latency
Throughput,175.1006828926633,catapult,CLB,502,catapult_fpga_latency
Throughput,175.1006828926633,catapult,LUT,3130,catapult_fpga_latency
Throughput,175.1006828926633,catapult,FF,1471,catapult_fpga_latency
Throughput,175.1006828926633,catapult,DSP,0,catapult_fpga_latency
Throughput,175.1006828926633,catapult,BRAM,0,catapult_fpga_latency
Throughput,175.1006828926633,catapult,CLB,502,catapult_fpga_latency
Throughput,175.1006828926633,catapult,LUT,3130,catapult_fpga_latency
Throughput,175.1006828926633,catapult,FF,1471,catapult_fpga_latency
Throughput,175.1006828926633,catapult,DSP,0,catapult_fpga_latency
Throughput,175.1006828926633,catapult,BRAM,0,catapult_fpga_latency
Throughput,175.1006828926633,catapult,CLB,502,catapult_fpga_latency
Throughput,175.1006828926633,catapult,LUT,3130,catapult_fpga_latency
Throughput,175.1006828926633,catapult,FF,1471,catapult_fpga_latency
Throughput,175.1006828926633,catapult,DSP,0,catapult_fpga_latency
Throughput,175.1006828926633,catapult,BRAM,0,catapult_fpga_latency
Throughput,175.1006828926633,catapult,CLB,502,catapult_fpga_latency
Throughput,175.1006828926633,catapult,LUT,3130,catapult_fpga_latency
Throughput,175.1006828926633,catapult,FF,1471,catapult_fpga_latency
Throughput,175.1006828926633,catapult,DSP,0,catapult_fpga_latency
Throughput,175.1006828926633,catapult,BRAM,0,catapult_fpga_latency
Throughput,107.33068584308253,catapult,CLB,694,catapult_fpga_latency
Throughput,107.33068584308253,catapult,LUT,3186,catapult_fpga_latency
Throughput,107.33068584308253,catapult,FF,1305,catapult_fpga_latency
Throughput,107.33068584308253,catapult,DSP,0,catapult_fpga_latency
Throughput,107.33068584308253,catapult,BRAM,0,catapult_fpga_latency
Throughput,104.72300764477956,catapult,CLB,712,catapult_fpga_latency
Throughput,104.72300764477956,catapult,LUT,4037,catapult_fpga_latency
Throughput,104.72300764477956,catapult,FF,1341,catapult_fpga_latency
Throughput,104.72300764477956,catapult,DSP,0,catapult_fpga_latency
Throughput,104.72300764477956,catapult,BRAM,0,catapult_fpga_latency
Throughput,104.84378276368211,catapult,CLB,725,catapult_fpga_latency
Throughput,104.84378276368211,catapult,LUT,4564,catapult_fpga_latency
Throughput,104.84378276368211,catapult,FF,1597,catapult_fpga_latency
Throughput,104.84378276368211,catapult,DSP,0,catapult_fpga_latency
Throughput,104.84378276368211,catapult,BRAM,0,catapult_fpga_latency
Throughput,177.33640716439086,catapult,CLB,341,catapult_fpga_latency
Throughput,177.33640716439086,catapult,LUT,2125,catapult_fpga_latency
Throughput,177.33640716439086,catapult,FF,1153,catapult_fpga_latency
Throughput,177.33640716439086,catapult,DSP,0,catapult_fpga_latency
Throughput,177.33640716439086,catapult,BRAM,0,catapult_fpga_latency
Throughput,181.52114721365038,catapult,CLB,344,catapult_fpga_latency
Throughput,181.52114721365038,catapult,LUT,2124,catapult_fpga_latency
Throughput,181.52114721365038,catapult,FF,1153,catapult_fpga_latency
Throughput,181.52114721365038,catapult,DSP,0,catapult_fpga_latency
Throughput,181.52114721365038,catapult,BRAM,0,catapult_fpga_latency
Throughput,181.52114721365038,catapult,CLB,344,catapult_fpga_latency
Throughput,181.52114721365038,catapult,LUT,2124,catapult_fpga_latency
Throughput,181.52114721365038,catapult,FF,1153,catapult_fpga_latency
Throughput,181.52114721365038,catapult,DSP,0,catapult_fpga_latency
Throughput,181.52114721365038,catapult,BRAM,0,catapult_fpga_latency
Throughput,181.52114721365038,catapult,CLB,344,catapult_fpga_latency
Throughput,181.52114721365038,catapult,LUT,2124,catapult_fpga_latency
Throughput,181.52114721365038,catapult,FF,1153,catapult_fpga_latency
Throughput,181.52114721365038,catapult,DSP,0,catapult_fpga_latency
Throughput,181.52114721365038,catapult,BRAM,0,catapult_fpga_latency
Throughput,181.52114721365038,catapult,CLB,344,catapult_fpga_latency
Throughput,181.52114721365038,catapult,LUT,2124,catapult_fpga_latency
Throughput,181.52114721365038,catapult,FF,1153,catapult_fpga_latency
Throughput,181.52114721365038,catapult,DSP,0,catapult_fpga_latency
Throughput,181.52114721365038,catapult,BRAM,0,catapult_fpga_latency
Throughput,64.48284756254837,catapult,CLB,803,catapult_fpga_latency
Throughput,64.48284756254837,catapult,LUT,3925,catapult_fpga_latency
Throughput,64.48284756254837,catapult,FF,1284,catapult_fpga_latency
Throughput,64.48284756254837,catapult,DSP,0,catapult_fpga_latency
Throughput,64.48284756254837,catapult,BRAM,0,catapult_fpga_latency
Throughput,79.79572294924992,catapult,CLB,689,catapult_fpga_latency
Throughput,79.79572294924992,catapult,LUT,4123,catapult_fpga_latency
Throughput,79.79572294924992,catapult,FF,1702,catapult_fpga_latency
Throughput,79.79572294924992,catapult,DSP,0,catapult_fpga_latency
Throughput,79.79572294924992,catapult,BRAM,0,catapult_fpga_latency
Throughput,81.14907084313884,catapult,CLB,847,catapult_fpga_latency
Throughput,81.14907084313884,catapult,LUT,4934,catapult_fpga_latency
Throughput,81.14907084313884,catapult,FF,1740,catapult_fpga_latency
Throughput,81.14907084313884,catapult,DSP,0,catapult_fpga_latency
Throughput,81.14907084313884,catapult,BRAM,0,catapult_fpga_latency
Throughput,106.36034886194426,catapult,CLB,613,catapult_fpga_latency
Throughput,106.36034886194426,catapult,LUT,3629,catapult_fpga_latency
Throughput,106.36034886194426,catapult,FF,1285,catapult_fpga_latency
Throughput,106.36034886194426,catapult,DSP,0,catapult_fpga_latency
Throughput,106.36034886194426,catapult,BRAM,0,catapult_fpga_latency
Throughput,106.36034886194426,catapult,CLB,613,catapult_fpga_latency
Throughput,106.36034886194426,catapult,LUT,3629,catapult_fpga_latency
Throughput,106.36034886194426,catapult,FF,1285,catapult_fpga_latency
Throughput,106.36034886194426,catapult,DSP,0,catapult_fpga_latency
Throughput,106.36034886194426,catapult,BRAM,0,catapult_fpga_latency
Throughput,106.36034886194426,catapult,CLB,613,catapult_fpga_latency
Throughput,106.36034886194426,catapult,LUT,3629,catapult_fpga_latency
Throughput,106.36034886194426,catapult,FF,1285,catapult_fpga_latency
Throughput,106.36034886194426,catapult,DSP,0,catapult_fpga_latency
Throughput,106.36034886194426,catapult,BRAM,0,catapult_fpga_latency
Throughput,106.36034886194426,catapult,CLB,613,catapult_fpga_latency
Throughput,106.36034886194426,catapult,LUT,3629,catapult_fpga_latency
Throughput,106.36034886194426,catapult,FF,1285,catapult_fpga_latency
Throughput,106.36034886194426,catapult,DSP,0,catapult_fpga_latency
Throughput,106.36034886194426,catapult,BRAM,0,catapult_fpga_latency
Throughput,106.36034886194426,catapult,CLB,613,catapult_fpga_latency
Throughput,106.36034886194426,catapult,LUT,3629,catapult_fpga_latency
Throughput,106.36034886194426,catapult,FF,1285,catapult_fpga_latency
Throughput,106.36034886194426,catapult,DSP,0,catapult_fpga_latency
Throughput,106.36034886194426,catapult,BRAM,0,catapult_fpga_latency
Throughput,63.08352258390108,catapult,CLB,792,catapult_fpga_latency
Throughput,63.08352258390108,catapult,LUT,3361,catapult_fpga_latency
Throughput,63.08352258390108,catapult,FF,1271,catapult_fpga_latency
Throughput,63.08352258390108,catapult,DSP,0,catapult_fpga_latency
Throughput,63.08352258390108,catapult,BRAM,0,catapult_fpga_latency
Throughput,79.60515841426525,catapult,CLB,754,catapult_fpga_latency
Throughput,79.60515841426525,catapult,LUT,4507,catapult_fpga_latency
Throughput,79.60515841426525,catapult,FF,1696,catapult_fpga_latency
Throughput,79.60515841426525,catapult,DSP,0,catapult_fpga_latency
Throughput,79.60515841426525,catapult,BRAM,0,catapult_fpga_latency
Throughput,85.3752241099633,catapult,CLB,742,catapult_fpga_latency
Throughput,85.3752241099633,catapult,LUT,4437,catapult_fpga_latency
Throughput,85.3752241099633,catapult,FF,1724,catapult_fpga_latency
Throughput,85.3752241099633,catapult,DSP,0,catapult_fpga_latency
Throughput,85.3752241099633,catapult,BRAM,0,catapult_fpga_latency
Throughput,103.45541071798056,catapult,CLB,603,catapult_fpga_latency
Throughput,103.45541071798056,catapult,LUT,3480,catapult_fpga_latency
Throughput,103.45541071798056,catapult,FF,1273,catapult_fpga_latency
Throughput,103.45541071798056,catapult,DSP,0,catapult_fpga_latency
Throughput,103.45541071798056,catapult,BRAM,0,catapult_fpga_latency
Throughput,103.45541071798056,catapult,CLB,603,catapult_fpga_latency
Throughput,103.45541071798056,catapult,LUT,3480,catapult_fpga_latency
Throughput,103.45541071798056,catapult,FF,1273,catapult_fpga_latency
Throughput,103.45541071798056,catapult,DSP,0,catapult_fpga_latency
Throughput,103.45541071798056,catapult,BRAM,0,catapult_fpga_latency
Throughput,104.6134532900931,catapult,CLB,601,catapult_fpga_latency
Throughput,104.6134532900931,catapult,LUT,3483,catapult_fpga_latency
Throughput,104.6134532900931,catapult,FF,1273,catapult_fpga_latency
Throughput,104.6134532900931,catapult,DSP,0,catapult_fpga_latency
Throughput,104.6134532900931,catapult,BRAM,0,catapult_fpga_latency
Throughput,104.6134532900931,catapult,CLB,601,catapult_fpga_latency
Throughput,104.6134532900931,catapult,LUT,3483,catapult_fpga_latency
Throughput,104.6134532900931,catapult,FF,1273,catapult_fpga_latency
Throughput,104.6134532900931,catapult,DSP,0,catapult_fpga_latency
Throughput,104.6134532900931,catapult,BRAM,0,catapult_fpga_latency
Throughput,103.45541071798056,catapult,CLB,603,catapult_fpga_latency
Throughput,103.45541071798056,catapult,LUT,3480,catapult_fpga_latency
Throughput,103.45541071798056,catapult,FF,1273,catapult_fpga_latency
Throughput,103.45541071798056,catapult,DSP,0,catapult_fpga_latency
Throughput,103.45541071798056,catapult,BRAM,0,catapult_fpga_latency
Throughput,64.17249566835655,catapult,CLB,767,catapult_fpga_latency
Throughput,64.17249566835655,catapult,LUT,4577,catapult_fpga_latency
Throughput,64.17249566835655,catapult,FF,1213,catapult_fpga_latency
Throughput,64.17249566835655,catapult,DSP,0,catapult_fpga_latency
Throughput,64.17249566835655,catapult,BRAM,0,catapult_fpga_latency
Throughput,81.56606851549755,catapult,CLB,774,catapult_fpga_latency
Throughput,81.56606851549755,catapult,LUT,4600,catapult_fpga_latency
Throughput,81.56606851549755,catapult,FF,1706,catapult_fpga_latency
Throughput,81.56606851549755,catapult,DSP,0,catapult_fpga_latency
Throughput,81.56606851549755,catapult,BRAM,0,catapult_fpga_latency
Throughput,78.24726134585289,catapult,CLB,837,catapult_fpga_latency
Throughput,78.24726134585289,catapult,LUT,4925,catapult_fpga_latency
Throughput,78.24726134585289,catapult,FF,1728,catapult_fpga_latency
Throughput,78.24726134585289,catapult,DSP,0,catapult_fpga_latency
Throughput,78.24726134585289,catapult,BRAM,0,catapult_fpga_latency
Throughput,105.9658789869662,catapult,CLB,683,catapult_fpga_latency
Throughput,105.9658789869662,catapult,LUT,4060,catapult_fpga_latency
Throughput,105.9658789869662,catapult,FF,1501,catapult_fpga_latency
Throughput,105.9658789869662,catapult,DSP,0,catapult_fpga_latency
Throughput,105.9658789869662,catapult,BRAM,0,catapult_fpga_latency
Throughput,105.9658789869662,catapult,CLB,683,catapult_fpga_latency
Throughput,105.9658789869662,catapult,LUT,4060,catapult_fpga_latency
Throughput,105.9658789869662,catapult,FF,1501,catapult_fpga_latency
Throughput,105.9658789869662,catapult,DSP,0,catapult_fpga_latency
Throughput,105.9658789869662,catapult,BRAM,0,catapult_fpga_latency
Throughput,105.9658789869662,catapult,CLB,683,catapult_fpga_latency
Throughput,105.9658789869662,catapult,LUT,4060,catapult_fpga_latency
Throughput,105.9658789869662,catapult,FF,1501,catapult_fpga_latency
Throughput,105.9658789869662,catapult,DSP,0,catapult_fpga_latency
Throughput,105.9658789869662,catapult,BRAM,0,catapult_fpga_latency
Throughput,105.9658789869662,catapult,CLB,683,catapult_fpga_latency
Throughput,105.9658789869662,catapult,LUT,4060,catapult_fpga_latency
Throughput,105.9658789869662,catapult,FF,1501,catapult_fpga_latency
Throughput,105.9658789869662,catapult,DSP,0,catapult_fpga_latency
Throughput,105.9658789869662,catapult,BRAM,0,catapult_fpga_latency
Throughput,105.9658789869662,catapult,CLB,683,catapult_fpga_latency
Throughput,105.9658789869662,catapult,LUT,4060,catapult_fpga_latency
Throughput,105.9658789869662,catapult,FF,1501,catapult_fpga_latency
Throughput,105.9658789869662,catapult,DSP,0,catapult_fpga_latency
Throughput,105.9658789869662,catapult,BRAM,0,catapult_fpga_latency
Throughput,61.79705846001731,catapult,CLB,766,catapult_fpga_latency
Throughput,61.79705846001731,catapult,LUT,3438,catapult_fpga_latency
Throughput,61.79705846001731,catapult,FF,1267,catapult_fpga_latency
Throughput,61.79705846001731,catapult,DSP,0,catapult_fpga_latency
Throughput,61.79705846001731,catapult,BRAM,0,catapult_fpga_latency
Throughput,79.03264048051845,catapult,CLB,723,catapult_fpga_latency
Throughput,79.03264048051845,catapult,LUT,4093,catapult_fpga_latency
Throughput,79.03264048051845,catapult,FF,1314,catapult_fpga_latency
Throughput,79.03264048051845,catapult,DSP,0,catapult_fpga_latency
Throughput,79.03264048051845,catapult,BRAM,0,catapult_fpga_latency
Throughput,80.60615831049492,catapult,CLB,747,catapult_fpga_latency
Throughput,80.60615831049492,catapult,LUT,4368,catapult_fpga_latency
Throughput,80.60615831049492,catapult,FF,1723,catapult_fpga_latency
Throughput,80.60615831049492,catapult,DSP,0,catapult_fpga_latency
Throughput,80.60615831049492,catapult,BRAM,0,catapult_fpga_latency
Throughput,104.11244143675168,catapult,CLB,558,catapult_fpga_latency
Throughput,104.11244143675168,catapult,LUT,3397,catapult_fpga_latency
Throughput,104.11244143675168,catapult,FF,1268,catapult_fpga_latency
Throughput,104.11244143675168,catapult,DSP,0,catapult_fpga_latency
Throughput,104.11244143675168,catapult,BRAM,0,catapult_fpga_latency
Throughput,104.11244143675168,catapult,CLB,558,catapult_fpga_latency
Throughput,104.11244143675168,catapult,LUT,3397,catapult_fpga_latency
Throughput,104.11244143675168,catapult,FF,1268,catapult_fpga_latency
Throughput,104.11244143675168,catapult,DSP,0,catapult_fpga_latency
Throughput,104.11244143675168,catapult,BRAM,0,catapult_fpga_latency
Throughput,104.11244143675168,catapult,CLB,558,catapult_fpga_latency
Throughput,104.11244143675168,catapult,LUT,3397,catapult_fpga_latency
Throughput,104.11244143675168,catapult,FF,1268,catapult_fpga_latency
Throughput,104.11244143675168,catapult,DSP,0,catapult_fpga_latency
Throughput,104.11244143675168,catapult,BRAM,0,catapult_fpga_latency
Throughput,104.0149781568546,catapult,CLB,558,catapult_fpga_latency
Throughput,104.0149781568546,catapult,LUT,3393,catapult_fpga_latency
Throughput,104.0149781568546,catapult,FF,1268,catapult_fpga_latency
Throughput,104.0149781568546,catapult,DSP,0,catapult_fpga_latency
Throughput,104.0149781568546,catapult,BRAM,0,catapult_fpga_latency
Throughput,104.11244143675168,catapult,CLB,558,catapult_fpga_latency
Throughput,104.11244143675168,catapult,LUT,3397,catapult_fpga_latency
Throughput,104.11244143675168,catapult,FF,1268,catapult_fpga_latency
Throughput,104.11244143675168,catapult,DSP,0,catapult_fpga_latency
Throughput,104.11244143675168,catapult,BRAM,0,catapult_fpga_latency
Throughput,42.7240878407246,catapult,CLB,936,catapult_fpga_latency
Throughput,42.7240878407246,catapult,LUT,4675,catapult_fpga_latency
Throughput,42.7240878407246,catapult,FF,1369,catapult_fpga_latency
Throughput,42.7240878407246,catapult,DSP,0,catapult_fpga_latency
Throughput,42.7240878407246,catapult,BRAM,0,catapult_fpga_latency
Throughput,41.985053321017716,catapult,CLB,776,catapult_fpga_latency
Throughput,41.985053321017716,catapult,LUT,4650,catapult_fpga_latency
Throughput,41.985053321017716,catapult,FF,1397,catapult_fpga_latency
Throughput,41.985053321017716,catapult,DSP,0,catapult_fpga_latency
Throughput,41.985053321017716,catapult,BRAM,0,catapult_fpga_latency
Throughput,40.81799257112535,catapult,CLB,970,catapult_fpga_latency
Throughput,40.81799257112535,catapult,LUT,6003,catapult_fpga_latency
Throughput,40.81799257112535,catapult,FF,1561,catapult_fpga_latency
Throughput,40.81799257112535,catapult,DSP,0,catapult_fpga_latency
Throughput,40.81799257112535,catapult,BRAM,0,catapult_fpga_latency
Throughput,70.69136151562279,catapult,CLB,947,catapult_fpga_latency
Throughput,70.69136151562279,catapult,LUT,5705,catapult_fpga_latency
Throughput,70.69136151562279,catapult,FF,1421,catapult_fpga_latency
Throughput,70.69136151562279,catapult,DSP,0,catapult_fpga_latency
Throughput,70.69136151562279,catapult,BRAM,0,catapult_fpga_latency
Throughput,70.69136151562279,catapult,CLB,947,catapult_fpga_latency
Throughput,70.69136151562279,catapult,LUT,5705,catapult_fpga_latency
Throughput,70.69136151562279,catapult,FF,1421,catapult_fpga_latency
Throughput,70.69136151562279,catapult,DSP,0,catapult_fpga_latency
Throughput,70.69136151562279,catapult,BRAM,0,catapult_fpga_latency
Throughput,70.69136151562279,catapult,CLB,947,catapult_fpga_latency
Throughput,70.69136151562279,catapult,LUT,5705,catapult_fpga_latency
Throughput,70.69136151562279,catapult,FF,1421,catapult_fpga_latency
Throughput,70.69136151562279,catapult,DSP,0,catapult_fpga_latency
Throughput,70.69136151562279,catapult,BRAM,0,catapult_fpga_latency
Throughput,71.81844297615628,catapult,CLB,941,catapult_fpga_latency
Throughput,71.81844297615628,catapult,LUT,5707,catapult_fpga_latency
Throughput,71.81844297615628,catapult,FF,1421,catapult_fpga_latency
Throughput,71.81844297615628,catapult,DSP,0,catapult_fpga_latency
Throughput,71.81844297615628,catapult,BRAM,0,catapult_fpga_latency
Throughput,71.81844297615628,catapult,CLB,941,catapult_fpga_latency
Throughput,71.81844297615628,catapult,LUT,5707,catapult_fpga_latency
Throughput,71.81844297615628,catapult,FF,1421,catapult_fpga_latency
Throughput,71.81844297615628,catapult,DSP,0,catapult_fpga_latency
Throughput,71.81844297615628,catapult,BRAM,0,catapult_fpga_latency
Throughput,40.633888663145065,catapult,CLB,868,catapult_fpga_latency
Throughput,40.633888663145065,catapult,LUT,4181,catapult_fpga_latency
Throughput,40.633888663145065,catapult,FF,1357,catapult_fpga_latency
Throughput,40.633888663145065,catapult,DSP,0,catapult_fpga_latency
Throughput,40.633888663145065,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.29566610382301,catapult,CLB,784,catapult_fpga_latency
Throughput,43.29566610382301,catapult,LUT,4808,catapult_fpga_latency
Throughput,43.29566610382301,catapult,FF,1392,catapult_fpga_latency
Throughput,43.29566610382301,catapult,DSP,0,catapult_fpga_latency
Throughput,43.29566610382301,catapult,BRAM,0,catapult_fpga_latency
Throughput,42.15673875468994,catapult,CLB,862,catapult_fpga_latency
Throughput,42.15673875468994,catapult,LUT,5330,catapult_fpga_latency
Throughput,42.15673875468994,catapult,FF,1542,catapult_fpga_latency
Throughput,42.15673875468994,catapult,DSP,0,catapult_fpga_latency
Throughput,42.15673875468994,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.89161017566877,catapult,CLB,959,catapult_fpga_latency
Throughput,72.89161017566877,catapult,LUT,5845,catapult_fpga_latency
Throughput,72.89161017566877,catapult,FF,1412,catapult_fpga_latency
Throughput,72.89161017566877,catapult,DSP,0,catapult_fpga_latency
Throughput,72.89161017566877,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.89161017566877,catapult,CLB,959,catapult_fpga_latency
Throughput,72.89161017566877,catapult,LUT,5845,catapult_fpga_latency
Throughput,72.89161017566877,catapult,FF,1412,catapult_fpga_latency
Throughput,72.89161017566877,catapult,DSP,0,catapult_fpga_latency
Throughput,72.89161017566877,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.89161017566877,catapult,CLB,959,catapult_fpga_latency
Throughput,72.89161017566877,catapult,LUT,5845,catapult_fpga_latency
Throughput,72.89161017566877,catapult,FF,1412,catapult_fpga_latency
Throughput,72.89161017566877,catapult,DSP,0,catapult_fpga_latency
Throughput,72.89161017566877,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.89161017566877,catapult,CLB,959,catapult_fpga_latency
Throughput,72.89161017566877,catapult,LUT,5845,catapult_fpga_latency
Throughput,72.89161017566877,catapult,FF,1412,catapult_fpga_latency
Throughput,72.89161017566877,catapult,DSP,0,catapult_fpga_latency
Throughput,72.89161017566877,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.89161017566877,catapult,CLB,959,catapult_fpga_latency
Throughput,72.89161017566877,catapult,LUT,5845,catapult_fpga_latency
Throughput,72.89161017566877,catapult,FF,1412,catapult_fpga_latency
Throughput,72.89161017566877,catapult,DSP,0,catapult_fpga_latency
Throughput,72.89161017566877,catapult,BRAM,0,catapult_fpga_latency
Throughput,41.61118508655126,catapult,CLB,915,catapult_fpga_latency
Throughput,41.61118508655126,catapult,LUT,5280,catapult_fpga_latency
Throughput,41.61118508655126,catapult,FF,1294,catapult_fpga_latency
Throughput,41.61118508655126,catapult,DSP,0,catapult_fpga_latency
Throughput,41.61118508655126,catapult,BRAM,0,catapult_fpga_latency
Throughput,40.53177691309987,catapult,CLB,763,catapult_fpga_latency
Throughput,40.53177691309987,catapult,LUT,4681,catapult_fpga_latency
Throughput,40.53177691309987,catapult,FF,1397,catapult_fpga_latency
Throughput,40.53177691309987,catapult,DSP,0,catapult_fpga_latency
Throughput,40.53177691309987,catapult,BRAM,0,catapult_fpga_latency
Throughput,41.77458434288579,catapult,CLB,919,catapult_fpga_latency
Throughput,41.77458434288579,catapult,LUT,5732,catapult_fpga_latency
Throughput,41.77458434288579,catapult,FF,1546,catapult_fpga_latency
Throughput,41.77458434288579,catapult,DSP,0,catapult_fpga_latency
Throughput,41.77458434288579,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.53209545223761,catapult,CLB,1057,catapult_fpga_latency
Throughput,72.53209545223761,catapult,LUT,6380,catapult_fpga_latency
Throughput,72.53209545223761,catapult,FF,1446,catapult_fpga_latency
Throughput,72.53209545223761,catapult,DSP,0,catapult_fpga_latency
Throughput,72.53209545223761,catapult,BRAM,0,catapult_fpga_latency
Throughput,71.6024631247315,catapult,CLB,1055,catapult_fpga_latency
Throughput,71.6024631247315,catapult,LUT,6400,catapult_fpga_latency
Throughput,71.6024631247315,catapult,FF,1448,catapult_fpga_latency
Throughput,71.6024631247315,catapult,DSP,0,catapult_fpga_latency
Throughput,71.6024631247315,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.53209545223761,catapult,CLB,1057,catapult_fpga_latency
Throughput,72.53209545223761,catapult,LUT,6380,catapult_fpga_latency
Throughput,72.53209545223761,catapult,FF,1446,catapult_fpga_latency
Throughput,72.53209545223761,catapult,DSP,0,catapult_fpga_latency
Throughput,72.53209545223761,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.53209545223761,catapult,CLB,1057,catapult_fpga_latency
Throughput,72.53209545223761,catapult,LUT,6380,catapult_fpga_latency
Throughput,72.53209545223761,catapult,FF,1446,catapult_fpga_latency
Throughput,72.53209545223761,catapult,DSP,0,catapult_fpga_latency
Throughput,72.53209545223761,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.53209545223761,catapult,CLB,1057,catapult_fpga_latency
Throughput,72.53209545223761,catapult,LUT,6380,catapult_fpga_latency
Throughput,72.53209545223761,catapult,FF,1446,catapult_fpga_latency
Throughput,72.53209545223761,catapult,DSP,0,catapult_fpga_latency
Throughput,72.53209545223761,catapult,BRAM,0,catapult_fpga_latency
Throughput,41.21671750061825,catapult,CLB,884,catapult_fpga_latency
Throughput,41.21671750061825,catapult,LUT,4199,catapult_fpga_latency
Throughput,41.21671750061825,catapult,FF,1352,catapult_fpga_latency
Throughput,41.21671750061825,catapult,DSP,0,catapult_fpga_latency
Throughput,41.21671750061825,catapult,BRAM,0,catapult_fpga_latency
Throughput,41.743195859074966,catapult,CLB,736,catapult_fpga_latency
Throughput,41.743195859074966,catapult,LUT,4243,catapult_fpga_latency
Throughput,41.743195859074966,catapult,FF,1392,catapult_fpga_latency
Throughput,41.743195859074966,catapult,DSP,0,catapult_fpga_latency
Throughput,41.743195859074966,catapult,BRAM,0,catapult_fpga_latency
Throughput,41.17090040759191,catapult,CLB,864,catapult_fpga_latency
Throughput,41.17090040759191,catapult,LUT,5341,catapult_fpga_latency
Throughput,41.17090040759191,catapult,FF,1540,catapult_fpga_latency
Throughput,41.17090040759191,catapult,DSP,0,catapult_fpga_latency
Throughput,41.17090040759191,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.03572972194208,catapult,CLB,992,catapult_fpga_latency
Throughput,72.03572972194208,catapult,LUT,6041,catapult_fpga_latency
Throughput,72.03572972194208,catapult,FF,1403,catapult_fpga_latency
Throughput,72.03572972194208,catapult,DSP,0,catapult_fpga_latency
Throughput,72.03572972194208,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.03572972194208,catapult,CLB,992,catapult_fpga_latency
Throughput,72.03572972194208,catapult,LUT,6041,catapult_fpga_latency
Throughput,72.03572972194208,catapult,FF,1403,catapult_fpga_latency
Throughput,72.03572972194208,catapult,DSP,0,catapult_fpga_latency
Throughput,72.03572972194208,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.03572972194208,catapult,CLB,992,catapult_fpga_latency
Throughput,72.03572972194208,catapult,LUT,6041,catapult_fpga_latency
Throughput,72.03572972194208,catapult,FF,1403,catapult_fpga_latency
Throughput,72.03572972194208,catapult,DSP,0,catapult_fpga_latency
Throughput,72.03572972194208,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.03572972194208,catapult,CLB,992,catapult_fpga_latency
Throughput,72.03572972194208,catapult,LUT,6041,catapult_fpga_latency
Throughput,72.03572972194208,catapult,FF,1403,catapult_fpga_latency
Throughput,72.03572972194208,catapult,DSP,0,catapult_fpga_latency
Throughput,72.03572972194208,catapult,BRAM,0,catapult_fpga_latency
Throughput,72.03572972194208,catapult,CLB,992,catapult_fpga_latency
Throughput,72.03572972194208,catapult,LUT,6041,catapult_fpga_latency
Throughput,72.03572972194208,catapult,FF,1403,catapult_fpga_latency
Throughput,72.03572972194208,catapult,DSP,0,catapult_fpga_latency
Throughput,72.03572972194208,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.82686187141948,catapult,CLB,982,catapult_fpga_latency
Throughput,31.82686187141948,catapult,LUT,5294,catapult_fpga_latency
Throughput,31.82686187141948,catapult,FF,1443,catapult_fpga_latency
Throughput,31.82686187141948,catapult,DSP,0,catapult_fpga_latency
Throughput,31.82686187141948,catapult,BRAM,0,catapult_fpga_latency
Throughput,33.98701695952146,catapult,CLB,905,catapult_fpga_latency
Throughput,33.98701695952146,catapult,LUT,5411,catapult_fpga_latency
Throughput,33.98701695952146,catapult,FF,1858,catapult_fpga_latency
Throughput,33.98701695952146,catapult,DSP,0,catapult_fpga_latency
Throughput,33.98701695952146,catapult,BRAM,0,catapult_fpga_latency
Throughput,40.16870857601928,catapult,CLB,1083,catapult_fpga_latency
Throughput,40.16870857601928,catapult,LUT,6472,catapult_fpga_latency
Throughput,40.16870857601928,catapult,FF,1892,catapult_fpga_latency
Throughput,40.16870857601928,catapult,DSP,0,catapult_fpga_latency
Throughput,40.16870857601928,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.14249967643125,catapult,CLB,990,catapult_fpga_latency
Throughput,43.14249967643125,catapult,LUT,6152,catapult_fpga_latency
Throughput,43.14249967643125,catapult,FF,1385,catapult_fpga_latency
Throughput,43.14249967643125,catapult,DSP,0,catapult_fpga_latency
Throughput,43.14249967643125,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.14249967643125,catapult,CLB,990,catapult_fpga_latency
Throughput,43.14249967643125,catapult,LUT,6152,catapult_fpga_latency
Throughput,43.14249967643125,catapult,FF,1385,catapult_fpga_latency
Throughput,43.14249967643125,catapult,DSP,0,catapult_fpga_latency
Throughput,43.14249967643125,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.14249967643125,catapult,CLB,990,catapult_fpga_latency
Throughput,43.14249967643125,catapult,LUT,6152,catapult_fpga_latency
Throughput,43.14249967643125,catapult,FF,1385,catapult_fpga_latency
Throughput,43.14249967643125,catapult,DSP,0,catapult_fpga_latency
Throughput,43.14249967643125,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.14249967643125,catapult,CLB,990,catapult_fpga_latency
Throughput,43.14249967643125,catapult,LUT,6152,catapult_fpga_latency
Throughput,43.14249967643125,catapult,FF,1385,catapult_fpga_latency
Throughput,43.14249967643125,catapult,DSP,0,catapult_fpga_latency
Throughput,43.14249967643125,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.14249967643125,catapult,CLB,990,catapult_fpga_latency
Throughput,43.14249967643125,catapult,LUT,6152,catapult_fpga_latency
Throughput,43.14249967643125,catapult,FF,1385,catapult_fpga_latency
Throughput,43.14249967643125,catapult,DSP,0,catapult_fpga_latency
Throughput,43.14249967643125,catapult,BRAM,0,catapult_fpga_latency
Throughput,32.54149040026033,catapult,CLB,952,catapult_fpga_latency
Throughput,32.54149040026033,catapult,LUT,4710,catapult_fpga_latency
Throughput,32.54149040026033,catapult,FF,1426,catapult_fpga_latency
Throughput,32.54149040026033,catapult,DSP,0,catapult_fpga_latency
Throughput,32.54149040026033,catapult,BRAM,0,catapult_fpga_latency
Throughput,38.032936523028944,catapult,CLB,829,catapult_fpga_latency
Throughput,38.032936523028944,catapult,LUT,5037,catapult_fpga_latency
Throughput,38.032936523028944,catapult,FF,1851,catapult_fpga_latency
Throughput,38.032936523028944,catapult,DSP,0,catapult_fpga_latency
Throughput,38.032936523028944,catapult,BRAM,0,catapult_fpga_latency
Throughput,39.69356567300441,catapult,CLB,1114,catapult_fpga_latency
Throughput,39.69356567300441,catapult,LUT,6382,catapult_fpga_latency
Throughput,39.69356567300441,catapult,FF,1872,catapult_fpga_latency
Throughput,39.69356567300441,catapult,DSP,0,catapult_fpga_latency
Throughput,39.69356567300441,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.68147468658542,catapult,CLB,993,catapult_fpga_latency
Throughput,43.68147468658542,catapult,LUT,6455,catapult_fpga_latency
Throughput,43.68147468658542,catapult,FF,1374,catapult_fpga_latency
Throughput,43.68147468658542,catapult,DSP,0,catapult_fpga_latency
Throughput,43.68147468658542,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.68147468658542,catapult,CLB,993,catapult_fpga_latency
Throughput,43.68147468658542,catapult,LUT,6455,catapult_fpga_latency
Throughput,43.68147468658542,catapult,FF,1374,catapult_fpga_latency
Throughput,43.68147468658542,catapult,DSP,0,catapult_fpga_latency
Throughput,43.68147468658542,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.68147468658542,catapult,CLB,993,catapult_fpga_latency
Throughput,43.68147468658542,catapult,LUT,6455,catapult_fpga_latency
Throughput,43.68147468658542,catapult,FF,1374,catapult_fpga_latency
Throughput,43.68147468658542,catapult,DSP,0,catapult_fpga_latency
Throughput,43.68147468658542,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.68147468658542,catapult,CLB,993,catapult_fpga_latency
Throughput,43.68147468658542,catapult,LUT,6455,catapult_fpga_latency
Throughput,43.68147468658542,catapult,FF,1374,catapult_fpga_latency
Throughput,43.68147468658542,catapult,DSP,0,catapult_fpga_latency
Throughput,43.68147468658542,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.68147468658542,catapult,CLB,993,catapult_fpga_latency
Throughput,43.68147468658542,catapult,LUT,6455,catapult_fpga_latency
Throughput,43.68147468658542,catapult,FF,1374,catapult_fpga_latency
Throughput,43.68147468658542,catapult,DSP,0,catapult_fpga_latency
Throughput,43.68147468658542,catapult,BRAM,0,catapult_fpga_latency
Throughput,30.529690123645246,catapult,CLB,1040,catapult_fpga_latency
Throughput,30.529690123645246,catapult,LUT,5713,catapult_fpga_latency
Throughput,30.529690123645246,catapult,FF,1371,catapult_fpga_latency
Throughput,30.529690123645246,catapult,DSP,0,catapult_fpga_latency
Throughput,30.529690123645246,catapult,BRAM,0,catapult_fpga_latency
Throughput,35.106196243637,catapult,CLB,917,catapult_fpga_latency
Throughput,35.106196243637,catapult,LUT,5330,catapult_fpga_latency
Throughput,35.106196243637,catapult,FF,1860,catapult_fpga_latency
Throughput,35.106196243637,catapult,DSP,0,catapult_fpga_latency
Throughput,35.106196243637,catapult,BRAM,0,catapult_fpga_latency
Throughput,40.766408479412966,catapult,CLB,1050,catapult_fpga_latency
Throughput,40.766408479412966,catapult,LUT,6240,catapult_fpga_latency
Throughput,40.766408479412966,catapult,FF,1875,catapult_fpga_latency
Throughput,40.766408479412966,catapult,DSP,0,catapult_fpga_latency
Throughput,40.766408479412966,catapult,BRAM,0,catapult_fpga_latency
Throughput,42.45743641998896,catapult,CLB,1099,catapult_fpga_latency
Throughput,42.45743641998896,catapult,LUT,7119,catapult_fpga_latency
Throughput,42.45743641998896,catapult,FF,1436,catapult_fpga_latency
Throughput,42.45743641998896,catapult,DSP,0,catapult_fpga_latency
Throughput,42.45743641998896,catapult,BRAM,0,catapult_fpga_latency
Throughput,41.98152812762385,catapult,CLB,1132,catapult_fpga_latency
Throughput,41.98152812762385,catapult,LUT,7141,catapult_fpga_latency
Throughput,41.98152812762385,catapult,FF,1434,catapult_fpga_latency
Throughput,41.98152812762385,catapult,DSP,0,catapult_fpga_latency
Throughput,41.98152812762385,catapult,BRAM,0,catapult_fpga_latency
Throughput,41.98152812762385,catapult,CLB,1132,catapult_fpga_latency
Throughput,41.98152812762385,catapult,LUT,7141,catapult_fpga_latency
Throughput,41.98152812762385,catapult,FF,1434,catapult_fpga_latency
Throughput,41.98152812762385,catapult,DSP,0,catapult_fpga_latency
Throughput,41.98152812762385,catapult,BRAM,0,catapult_fpga_latency
Throughput,41.98152812762385,catapult,CLB,1132,catapult_fpga_latency
Throughput,41.98152812762385,catapult,LUT,7141,catapult_fpga_latency
Throughput,41.98152812762385,catapult,FF,1434,catapult_fpga_latency
Throughput,41.98152812762385,catapult,DSP,0,catapult_fpga_latency
Throughput,41.98152812762385,catapult,BRAM,0,catapult_fpga_latency
Throughput,42.45743641998896,catapult,CLB,1099,catapult_fpga_latency
Throughput,42.45743641998896,catapult,LUT,7119,catapult_fpga_latency
Throughput,42.45743641998896,catapult,FF,1436,catapult_fpga_latency
Throughput,42.45743641998896,catapult,DSP,0,catapult_fpga_latency
Throughput,42.45743641998896,catapult,BRAM,0,catapult_fpga_latency
Throughput,31.030844659591637,catapult,CLB,965,catapult_fpga_latency
Throughput,31.030844659591637,catapult,LUT,4747,catapult_fpga_latency
Throughput,31.030844659591637,catapult,FF,1420,catapult_fpga_latency
Throughput,31.030844659591637,catapult,DSP,0,catapult_fpga_latency
Throughput,31.030844659591637,catapult,BRAM,0,catapult_fpga_latency
Throughput,37.342693901938084,catapult,CLB,820,catapult_fpga_latency
Throughput,37.342693901938084,catapult,LUT,4745,catapult_fpga_latency
Throughput,37.342693901938084,catapult,FF,1467,catapult_fpga_latency
Throughput,37.342693901938084,catapult,DSP,0,catapult_fpga_latency
Throughput,37.342693901938084,catapult,BRAM,0,catapult_fpga_latency
Throughput,41.40272429925889,catapult,CLB,1047,catapult_fpga_latency
Throughput,41.40272429925889,catapult,LUT,6325,catapult_fpga_latency
Throughput,41.40272429925889,catapult,FF,1869,catapult_fpga_latency
Throughput,41.40272429925889,catapult,DSP,0,catapult_fpga_latency
Throughput,41.40272429925889,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.647156387761335,catapult,CLB,952,catapult_fpga_latency
Throughput,43.647156387761335,catapult,LUT,6038,catapult_fpga_latency
Throughput,43.647156387761335,catapult,FF,1371,catapult_fpga_latency
Throughput,43.647156387761335,catapult,DSP,0,catapult_fpga_latency
Throughput,43.647156387761335,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.647156387761335,catapult,CLB,952,catapult_fpga_latency
Throughput,43.647156387761335,catapult,LUT,6038,catapult_fpga_latency
Throughput,43.647156387761335,catapult,FF,1371,catapult_fpga_latency
Throughput,43.647156387761335,catapult,DSP,0,catapult_fpga_latency
Throughput,43.647156387761335,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.647156387761335,catapult,CLB,952,catapult_fpga_latency
Throughput,43.647156387761335,catapult,LUT,6038,catapult_fpga_latency
Throughput,43.647156387761335,catapult,FF,1371,catapult_fpga_latency
Throughput,43.647156387761335,catapult,DSP,0,catapult_fpga_latency
Throughput,43.647156387761335,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.647156387761335,catapult,CLB,952,catapult_fpga_latency
Throughput,43.647156387761335,catapult,LUT,6038,catapult_fpga_latency
Throughput,43.647156387761335,catapult,FF,1371,catapult_fpga_latency
Throughput,43.647156387761335,catapult,DSP,0,catapult_fpga_latency
Throughput,43.647156387761335,catapult,BRAM,0,catapult_fpga_latency
Throughput,43.47826086956522,catapult,CLB,925,catapult_fpga_latency
Throughput,43.47826086956522,catapult,LUT,6028,catapult_fpga_latency
Throughput,43.47826086956522,catapult,FF,1362,catapult_fpga_latency
Throughput,43.47826086956522,catapult,DSP,0,catapult_fpga_latency
Throughput,43.47826086956522,catapult,BRAM,0,catapult_fpga_latency
Throughput,157.13387806411063,catapult,CLB,896,catapult_fpga_latency
Throughput,157.13387806411063,catapult,LUT,4878,catapult_fpga_latency
Throughput,157.13387806411063,catapult,FF,1315,catapult_fpga_latency
Throughput,157.13387806411063,catapult,DSP,0,catapult_fpga_latency
Throughput,157.13387806411063,catapult,BRAM,0,catapult_fpga_latency
Throughput,163.85384237260365,catapult,CLB,680,catapult_fpga_latency
Throughput,163.85384237260365,catapult,LUT,4174,catapult_fpga_latency
Throughput,163.85384237260365,catapult,FF,1351,catapult_fpga_latency
Throughput,163.85384237260365,catapult,DSP,0,catapult_fpga_latency
Throughput,163.85384237260365,catapult,BRAM,0,catapult_fpga_latency
Throughput,152.18383807639628,catapult,CLB,818,catapult_fpga_latency
Throughput,152.18383807639628,catapult,LUT,5405,catapult_fpga_latency
Throughput,152.18383807639628,catapult,FF,1507,catapult_fpga_latency
Throughput,152.18383807639628,catapult,DSP,0,catapult_fpga_latency
Throughput,152.18383807639628,catapult,BRAM,0,catapult_fpga_latency
Throughput,257.2678157962439,catapult,CLB,407,catapult_fpga_latency
Throughput,257.2678157962439,catapult,LUT,2490,catapult_fpga_latency
Throughput,257.2678157962439,catapult,FF,1269,catapult_fpga_latency
Throughput,257.2678157962439,catapult,DSP,0,catapult_fpga_latency
Throughput,257.2678157962439,catapult,BRAM,0,catapult_fpga_latency
Throughput,257.2678157962439,catapult,CLB,407,catapult_fpga_latency
Throughput,257.2678157962439,catapult,LUT,2490,catapult_fpga_latency
Throughput,257.2678157962439,catapult,FF,1269,catapult_fpga_latency
Throughput,257.2678157962439,catapult,DSP,0,catapult_fpga_latency
Throughput,257.2678157962439,catapult,BRAM,0,catapult_fpga_latency
Throughput,257.2678157962439,catapult,CLB,407,catapult_fpga_latency
Throughput,257.2678157962439,catapult,LUT,2490,catapult_fpga_latency
Throughput,257.2678157962439,catapult,FF,1269,catapult_fpga_latency
Throughput,257.2678157962439,catapult,DSP,0,catapult_fpga_latency
Throughput,257.2678157962439,catapult,BRAM,0,catapult_fpga_latency
Throughput,257.2678157962439,catapult,CLB,407,catapult_fpga_latency
Throughput,257.2678157962439,catapult,LUT,2490,catapult_fpga_latency
Throughput,257.2678157962439,catapult,FF,1269,catapult_fpga_latency
Throughput,257.2678157962439,catapult,DSP,0,catapult_fpga_latency
Throughput,257.2678157962439,catapult,BRAM,0,catapult_fpga_latency
Throughput,257.2678157962439,catapult,CLB,407,catapult_fpga_latency
Throughput,257.2678157962439,catapult,LUT,2490,catapult_fpga_latency
Throughput,257.2678157962439,catapult,FF,1269,catapult_fpga_latency
Throughput,257.2678157962439,catapult,DSP,0,catapult_fpga_latency
Throughput,257.2678157962439,catapult,BRAM,0,catapult_fpga_latency
Throughput,163.47882949158083,catapult,CLB,677,catapult_fpga_latency
Throughput,163.47882949158083,catapult,LUT,3269,catapult_fpga_latency
Throughput,163.47882949158083,catapult,FF,1303,catapult_fpga_latency
Throughput,163.47882949158083,catapult,DSP,0,catapult_fpga_latency
Throughput,163.47882949158083,catapult,BRAM,0,catapult_fpga_latency
Throughput,162.86644951140067,catapult,CLB,728,catapult_fpga_latency
Throughput,162.86644951140067,catapult,LUT,4351,catapult_fpga_latency
Throughput,162.86644951140067,catapult,FF,1349,catapult_fpga_latency
Throughput,162.86644951140067,catapult,DSP,0,catapult_fpga_latency
Throughput,162.86644951140067,catapult,BRAM,0,catapult_fpga_latency
Throughput,159.97440409534477,catapult,CLB,735,catapult_fpga_latency
Throughput,159.97440409534477,catapult,LUT,4754,catapult_fpga_latency
Throughput,159.97440409534477,catapult,FF,1496,catapult_fpga_latency
Throughput,159.97440409534477,catapult,DSP,0,catapult_fpga_latency
Throughput,159.97440409534477,catapult,BRAM,0,catapult_fpga_latency
Throughput,260.2133749674733,catapult,CLB,356,catapult_fpga_latency
Throughput,260.2133749674733,catapult,LUT,2272,catapult_fpga_latency
Throughput,260.2133749674733,catapult,FF,1251,catapult_fpga_latency
Throughput,260.2133749674733,catapult,DSP,0,catapult_fpga_latency
Throughput,260.2133749674733,catapult,BRAM,0,catapult_fpga_latency
Throughput,260.2133749674733,catapult,CLB,356,catapult_fpga_latency
Throughput,260.2133749674733,catapult,LUT,2272,catapult_fpga_latency
Throughput,260.2133749674733,catapult,FF,1251,catapult_fpga_latency
Throughput,260.2133749674733,catapult,DSP,0,catapult_fpga_latency
Throughput,260.2133749674733,catapult,BRAM,0,catapult_fpga_latency
Throughput,260.2133749674733,catapult,CLB,356,catapult_fpga_latency
Throughput,260.2133749674733,catapult,LUT,2272,catapult_fpga_latency
Throughput,260.2133749674733,catapult,FF,1251,catapult_fpga_latency
Throughput,260.2133749674733,catapult,DSP,0,catapult_fpga_latency
Throughput,260.2133749674733,catapult,BRAM,0,catapult_fpga_latency
Throughput,260.2133749674733,catapult,CLB,356,catapult_fpga_latency
Throughput,260.2133749674733,catapult,LUT,2272,catapult_fpga_latency
Throughput,260.2133749674733,catapult,FF,1251,catapult_fpga_latency
Throughput,260.2133749674733,catapult,DSP,0,catapult_fpga_latency
Throughput,260.2133749674733,catapult,BRAM,0,catapult_fpga_latency
Throughput,260.2133749674733,catapult,CLB,356,catapult_fpga_latency
Throughput,260.2133749674733,catapult,LUT,2272,catapult_fpga_latency
Throughput,260.2133749674733,catapult,FF,1251,catapult_fpga_latency
Throughput,260.2133749674733,catapult,DSP,0,catapult_fpga_latency
Throughput,260.2133749674733,catapult,BRAM,0,catapult_fpga_latency
Throughput,159.7444089456869,catapult,CLB,805,catapult_fpga_latency
Throughput,159.7444089456869,catapult,LUT,4459,catapult_fpga_latency
Throughput,159.7444089456869,catapult,FF,1252,catapult_fpga_latency
Throughput,159.7444089456869,catapult,DSP,0,catapult_fpga_latency
Throughput,159.7444089456869,catapult,BRAM,0,catapult_fpga_latency
Throughput,155.54518587649713,catapult,CLB,708,catapult_fpga_latency
Throughput,155.54518587649713,catapult,LUT,4367,catapult_fpga_latency
Throughput,155.54518587649713,catapult,FF,1349,catapult_fpga_latency
Throughput,155.54518587649713,catapult,DSP,0,catapult_fpga_latency
Throughput,155.54518587649713,catapult,BRAM,0,catapult_fpga_latency
Throughput,157.03517587939697,catapult,CLB,798,catapult_fpga_latency
Throughput,157.03517587939697,catapult,LUT,5066,catapult_fpga_latency
Throughput,157.03517587939697,catapult,FF,1494,catapult_fpga_latency
Throughput,157.03517587939697,catapult,DSP,0,catapult_fpga_latency
Throughput,157.03517587939697,catapult,BRAM,0,catapult_fpga_latency
Throughput,251.82573659027955,catapult,CLB,545,catapult_fpga_latency
Throughput,251.82573659027955,catapult,LUT,3156,catapult_fpga_latency
Throughput,251.82573659027955,catapult,FF,1480,catapult_fpga_latency
Throughput,251.82573659027955,catapult,DSP,0,catapult_fpga_latency
Throughput,251.82573659027955,catapult,BRAM,0,catapult_fpga_latency
Throughput,251.82573659027955,catapult,CLB,545,catapult_fpga_latency
Throughput,251.82573659027955,catapult,LUT,3156,catapult_fpga_latency
Throughput,251.82573659027955,catapult,FF,1480,catapult_fpga_latency
Throughput,251.82573659027955,catapult,DSP,0,catapult_fpga_latency
Throughput,251.82573659027955,catapult,BRAM,0,catapult_fpga_latency
Throughput,251.82573659027955,catapult,CLB,545,catapult_fpga_latency
Throughput,251.82573659027955,catapult,LUT,3156,catapult_fpga_latency
Throughput,251.82573659027955,catapult,FF,1480,catapult_fpga_latency
Throughput,251.82573659027955,catapult,DSP,0,catapult_fpga_latency
Throughput,251.82573659027955,catapult,BRAM,0,catapult_fpga_latency
Throughput,251.82573659027955,catapult,CLB,545,catapult_fpga_latency
Throughput,251.82573659027955,catapult,LUT,3156,catapult_fpga_latency
Throughput,251.82573659027955,catapult,FF,1480,catapult_fpga_latency
Throughput,251.82573659027955,catapult,DSP,0,catapult_fpga_latency
Throughput,251.82573659027955,catapult,BRAM,0,catapult_fpga_latency
Throughput,251.82573659027955,catapult,CLB,545,catapult_fpga_latency
Throughput,251.82573659027955,catapult,LUT,3156,catapult_fpga_latency
Throughput,251.82573659027955,catapult,FF,1480,catapult_fpga_latency
Throughput,251.82573659027955,catapult,DSP,0,catapult_fpga_latency
Throughput,251.82573659027955,catapult,BRAM,0,catapult_fpga_latency
Throughput,155.03875968992247,catapult,CLB,688,catapult_fpga_latency
Throughput,155.03875968992247,catapult,LUT,3307,catapult_fpga_latency
Throughput,155.03875968992247,catapult,FF,1298,catapult_fpga_latency
Throughput,155.03875968992247,catapult,DSP,0,catapult_fpga_latency
Throughput,155.03875968992247,catapult,BRAM,0,catapult_fpga_latency
Throughput,158.2278481012658,catapult,CLB,667,catapult_fpga_latency
Throughput,158.2278481012658,catapult,LUT,3849,catapult_fpga_latency
Throughput,158.2278481012658,catapult,FF,1345,catapult_fpga_latency
Throughput,158.2278481012658,catapult,DSP,0,catapult_fpga_latency
Throughput,158.2278481012658,catapult,BRAM,0,catapult_fpga_latency
Throughput,154.7748026621266,catapult,CLB,785,catapult_fpga_latency
Throughput,154.7748026621266,catapult,LUT,4990,catapult_fpga_latency
Throughput,154.7748026621266,catapult,FF,1486,catapult_fpga_latency
Throughput,154.7748026621266,catapult,DSP,0,catapult_fpga_latency
Throughput,154.7748026621266,catapult,BRAM,0,catapult_fpga_latency
Throughput,264.55026455026456,catapult,CLB,381,catapult_fpga_latency
Throughput,264.55026455026456,catapult,LUT,2331,catapult_fpga_latency
Throughput,264.55026455026456,catapult,FF,1252,catapult_fpga_latency
Throughput,264.55026455026456,catapult,DSP,0,catapult_fpga_latency
Throughput,264.55026455026456,catapult,BRAM,0,catapult_fpga_latency
Throughput,264.55026455026456,catapult,CLB,381,catapult_fpga_latency
Throughput,264.55026455026456,catapult,LUT,2331,catapult_fpga_latency
Throughput,264.55026455026456,catapult,FF,1252,catapult_fpga_latency
Throughput,264.55026455026456,catapult,DSP,0,catapult_fpga_latency
Throughput,264.55026455026456,catapult,BRAM,0,catapult_fpga_latency
Throughput,264.55026455026456,catapult,CLB,381,catapult_fpga_latency
Throughput,264.55026455026456,catapult,LUT,2331,catapult_fpga_latency
Throughput,264.55026455026456,catapult,FF,1252,catapult_fpga_latency
Throughput,264.55026455026456,catapult,DSP,0,catapult_fpga_latency
Throughput,264.55026455026456,catapult,BRAM,0,catapult_fpga_latency
Throughput,264.55026455026456,catapult,CLB,381,catapult_fpga_latency
Throughput,264.55026455026456,catapult,LUT,2331,catapult_fpga_latency
Throughput,264.55026455026456,catapult,FF,1252,catapult_fpga_latency
Throughput,264.55026455026456,catapult,DSP,0,catapult_fpga_latency
Throughput,264.55026455026456,catapult,BRAM,0,catapult_fpga_latency
Throughput,264.55026455026456,catapult,CLB,381,catapult_fpga_latency
Throughput,264.55026455026456,catapult,LUT,2331,catapult_fpga_latency
Throughput,264.55026455026456,catapult,FF,1252,catapult_fpga_latency
Throughput,264.55026455026456,catapult,DSP,0,catapult_fpga_latency
Throughput,264.55026455026456,catapult,BRAM,0,catapult_fpga_latency
Throughput,90.63717937097798,catapult,CLB,824,catapult_fpga_latency
Throughput,90.63717937097798,catapult,LUT,4183,catapult_fpga_latency
Throughput,90.63717937097798,catapult,FF,1281,catapult_fpga_latency
Throughput,90.63717937097798,catapult,DSP,0,catapult_fpga_latency
Throughput,90.63717937097798,catapult,BRAM,0,catapult_fpga_latency
Throughput,118.70845204178539,catapult,CLB,801,catapult_fpga_latency
Throughput,118.70845204178539,catapult,LUT,4842,catapult_fpga_latency
Throughput,118.70845204178539,catapult,FF,1711,catapult_fpga_latency
Throughput,118.70845204178539,catapult,DSP,0,catapult_fpga_latency
Throughput,118.70845204178539,catapult,BRAM,0,catapult_fpga_latency
Throughput,114.88970588235294,catapult,CLB,874,catapult_fpga_latency
Throughput,114.88970588235294,catapult,LUT,5256,catapult_fpga_latency
Throughput,114.88970588235294,catapult,FF,1730,catapult_fpga_latency
Throughput,114.88970588235294,catapult,DSP,0,catapult_fpga_latency
Throughput,114.88970588235294,catapult,BRAM,0,catapult_fpga_latency
Throughput,167.000668002672,catapult,CLB,660,catapult_fpga_latency
Throughput,167.000668002672,catapult,LUT,3792,catapult_fpga_latency
Throughput,167.000668002672,catapult,FF,1186,catapult_fpga_latency
Throughput,167.000668002672,catapult,DSP,0,catapult_fpga_latency
Throughput,167.000668002672,catapult,BRAM,0,catapult_fpga_latency
Throughput,167.000668002672,catapult,CLB,660,catapult_fpga_latency
Throughput,167.000668002672,catapult,LUT,3792,catapult_fpga_latency
Throughput,167.000668002672,catapult,FF,1186,catapult_fpga_latency
Throughput,167.000668002672,catapult,DSP,0,catapult_fpga_latency
Throughput,167.000668002672,catapult,BRAM,0,catapult_fpga_latency
Throughput,167.000668002672,catapult,CLB,660,catapult_fpga_latency
Throughput,167.000668002672,catapult,LUT,3792,catapult_fpga_latency
Throughput,167.000668002672,catapult,FF,1186,catapult_fpga_latency
Throughput,167.000668002672,catapult,DSP,0,catapult_fpga_latency
Throughput,167.000668002672,catapult,BRAM,0,catapult_fpga_latency
Throughput,167.000668002672,catapult,CLB,660,catapult_fpga_latency
Throughput,167.000668002672,catapult,LUT,3792,catapult_fpga_latency
Throughput,167.000668002672,catapult,FF,1186,catapult_fpga_latency
Throughput,167.000668002672,catapult,DSP,0,catapult_fpga_latency
Throughput,167.000668002672,catapult,BRAM,0,catapult_fpga_latency
Throughput,167.000668002672,catapult,CLB,660,catapult_fpga_latency
Throughput,167.000668002672,catapult,LUT,3792,catapult_fpga_latency
Throughput,167.000668002672,catapult,FF,1186,catapult_fpga_latency
Throughput,167.000668002672,catapult,DSP,0,catapult_fpga_latency
Throughput,167.000668002672,catapult,BRAM,0,catapult_fpga_latency
Throughput,90.04952723998198,catapult,CLB,831,catapult_fpga_latency
Throughput,90.04952723998198,catapult,LUT,3672,catapult_fpga_latency
Throughput,90.04952723998198,catapult,FF,1269,catapult_fpga_latency
Throughput,90.04952723998198,catapult,DSP,0,catapult_fpga_latency
Throughput,90.04952723998198,catapult,BRAM,0,catapult_fpga_latency
Throughput,113.05822498586771,catapult,CLB,744,catapult_fpga_latency
Throughput,113.05822498586771,catapult,LUT,4465,catapult_fpga_latency
Throughput,113.05822498586771,catapult,FF,1701,catapult_fpga_latency
Throughput,113.05822498586771,catapult,DSP,0,catapult_fpga_latency
Throughput,113.05822498586771,catapult,BRAM,0,catapult_fpga_latency
Throughput,114.95574203931486,catapult,CLB,818,catapult_fpga_latency
Throughput,114.95574203931486,catapult,LUT,4911,catapult_fpga_latency
Throughput,114.95574203931486,catapult,FF,1721,catapult_fpga_latency
Throughput,114.95574203931486,catapult,DSP,0,catapult_fpga_latency
Throughput,114.95574203931486,catapult,BRAM,0,catapult_fpga_latency
Throughput,172.8608470181504,catapult,CLB,567,catapult_fpga_latency
Throughput,172.8608470181504,catapult,LUT,3461,catapult_fpga_latency
Throughput,172.8608470181504,catapult,FF,1172,catapult_fpga_latency
Throughput,172.8608470181504,catapult,DSP,0,catapult_fpga_latency
Throughput,172.8608470181504,catapult,BRAM,0,catapult_fpga_latency
Throughput,172.8608470181504,catapult,CLB,567,catapult_fpga_latency
Throughput,172.8608470181504,catapult,LUT,3461,catapult_fpga_latency
Throughput,172.8608470181504,catapult,FF,1172,catapult_fpga_latency
Throughput,172.8608470181504,catapult,DSP,0,catapult_fpga_latency
Throughput,172.8608470181504,catapult,BRAM,0,catapult_fpga_latency
Throughput,172.8608470181504,catapult,CLB,567,catapult_fpga_latency
Throughput,172.8608470181504,catapult,LUT,3461,catapult_fpga_latency
Throughput,172.8608470181504,catapult,FF,1172,catapult_fpga_latency
Throughput,172.8608470181504,catapult,DSP,0,catapult_fpga_latency
Throughput,172.8608470181504,catapult,BRAM,0,catapult_fpga_latency
Throughput,172.8608470181504,catapult,CLB,567,catapult_fpga_latency
Throughput,172.8608470181504,catapult,LUT,3461,catapult_fpga_latency
Throughput,172.8608470181504,catapult,FF,1172,catapult_fpga_latency
Throughput,172.8608470181504,catapult,DSP,0,catapult_fpga_latency
Throughput,172.8608470181504,catapult,BRAM,0,catapult_fpga_latency
Throughput,172.8608470181504,catapult,CLB,567,catapult_fpga_latency
Throughput,172.8608470181504,catapult,LUT,3461,catapult_fpga_latency
Throughput,172.8608470181504,catapult,FF,1172,catapult_fpga_latency
Throughput,172.8608470181504,catapult,DSP,0,catapult_fpga_latency
Throughput,172.8608470181504,catapult,BRAM,0,catapult_fpga_latency
Throughput,88.24567596187786,catapult,CLB,890,catapult_fpga_latency
Throughput,88.24567596187786,catapult,LUT,4813,catapult_fpga_latency
Throughput,88.24567596187786,catapult,FF,1220,catapult_fpga_latency
Throughput,88.24567596187786,catapult,DSP,0,catapult_fpga_latency
Throughput,88.24567596187786,catapult,BRAM,0,catapult_fpga_latency
Throughput,111.78180192264698,catapult,CLB,965,catapult_fpga_latency
Throughput,111.78180192264698,catapult,LUT,5664,catapult_fpga_latency
Throughput,111.78180192264698,catapult,FF,1884,catapult_fpga_latency
Throughput,111.78180192264698,catapult,DSP,0,catapult_fpga_latency
Throughput,111.78180192264698,catapult,BRAM,0,catapult_fpga_latency
Throughput,116.55011655011654,catapult,CLB,906,catapult_fpga_latency
Throughput,116.55011655011654,catapult,LUT,5330,catapult_fpga_latency
Throughput,116.55011655011654,catapult,FF,1715,catapult_fpga_latency
Throughput,116.55011655011654,catapult,DSP,0,catapult_fpga_latency
Throughput,116.55011655011654,catapult,BRAM,0,catapult_fpga_latency
Throughput,157.10919088766693,catapult,CLB,802,catapult_fpga_latency
Throughput,157.10919088766693,catapult,LUT,4677,catapult_fpga_latency
Throughput,157.10919088766693,catapult,FF,1402,catapult_fpga_latency
Throughput,157.10919088766693,catapult,DSP,0,catapult_fpga_latency
Throughput,157.10919088766693,catapult,BRAM,0,catapult_fpga_latency
Throughput,158.10276679841897,catapult,CLB,789,catapult_fpga_latency
Throughput,158.10276679841897,catapult,LUT,4676,catapult_fpga_latency
Throughput,158.10276679841897,catapult,FF,1402,catapult_fpga_latency
Throughput,158.10276679841897,catapult,DSP,0,catapult_fpga_latency
Throughput,158.10276679841897,catapult,BRAM,0,catapult_fpga_latency
Throughput,158.10276679841897,catapult,CLB,789,catapult_fpga_latency
Throughput,158.10276679841897,catapult,LUT,4676,catapult_fpga_latency
Throughput,158.10276679841897,catapult,FF,1402,catapult_fpga_latency
Throughput,158.10276679841897,catapult,DSP,0,catapult_fpga_latency
Throughput,158.10276679841897,catapult,BRAM,0,catapult_fpga_latency
Throughput,158.10276679841897,catapult,CLB,789,catapult_fpga_latency
Throughput,158.10276679841897,catapult,LUT,4676,catapult_fpga_latency
Throughput,158.10276679841897,catapult,FF,1402,catapult_fpga_latency
Throughput,158.10276679841897,catapult,DSP,0,catapult_fpga_latency
Throughput,158.10276679841897,catapult,BRAM,0,catapult_fpga_latency
Throughput,158.10276679841897,catapult,CLB,789,catapult_fpga_latency
Throughput,158.10276679841897,catapult,LUT,4676,catapult_fpga_latency
Throughput,158.10276679841897,catapult,FF,1402,catapult_fpga_latency
Throughput,158.10276679841897,catapult,DSP,0,catapult_fpga_latency
Throughput,158.10276679841897,catapult,BRAM,0,catapult_fpga_latency
Throughput,93.18796011555308,catapult,CLB,794,catapult_fpga_latency
Throughput,93.18796011555308,catapult,LUT,3557,catapult_fpga_latency
Throughput,93.18796011555308,catapult,FF,1266,catapult_fpga_latency
Throughput,93.18796011555308,catapult,DSP,0,catapult_fpga_latency
Throughput,93.18796011555308,catapult,BRAM,0,catapult_fpga_latency
Throughput,123.57884330202668,catapult,CLB,651,catapult_fpga_latency
Throughput,123.57884330202668,catapult,LUT,3989,catapult_fpga_latency
Throughput,123.57884330202668,catapult,FF,1321,catapult_fpga_latency
Throughput,123.57884330202668,catapult,DSP,0,catapult_fpga_latency
Throughput,123.57884330202668,catapult,BRAM,0,catapult_fpga_latency
Throughput,113.53315168029064,catapult,CLB,799,catapult_fpga_latency
Throughput,113.53315168029064,catapult,LUT,4764,catapult_fpga_latency
Throughput,113.53315168029064,catapult,FF,1711,catapult_fpga_latency
Throughput,113.53315168029064,catapult,DSP,0,catapult_fpga_latency
Throughput,113.53315168029064,catapult,BRAM,0,catapult_fpga_latency
Throughput,160.48788316482106,catapult,CLB,555,catapult_fpga_latency
Throughput,160.48788316482106,catapult,LUT,3330,catapult_fpga_latency
Throughput,160.48788316482106,catapult,FF,1170,catapult_fpga_latency
Throughput,160.48788316482106,catapult,DSP,0,catapult_fpga_latency
Throughput,160.48788316482106,catapult,BRAM,0,catapult_fpga_latency
Throughput,160.48788316482106,catapult,CLB,555,catapult_fpga_latency
Throughput,160.48788316482106,catapult,LUT,3330,catapult_fpga_latency
Throughput,160.48788316482106,catapult,FF,1170,catapult_fpga_latency
Throughput,160.48788316482106,catapult,DSP,0,catapult_fpga_latency
Throughput,160.48788316482106,catapult,BRAM,0,catapult_fpga_latency
Throughput,160.48788316482106,catapult,CLB,555,catapult_fpga_latency
Throughput,160.48788316482106,catapult,LUT,3330,catapult_fpga_latency
Throughput,160.48788316482106,catapult,FF,1170,catapult_fpga_latency
Throughput,160.48788316482106,catapult,DSP,0,catapult_fpga_latency
Throughput,160.48788316482106,catapult,BRAM,0,catapult_fpga_latency
Throughput,160.48788316482106,catapult,CLB,555,catapult_fpga_latency
Throughput,160.48788316482106,catapult,LUT,3330,catapult_fpga_latency
Throughput,160.48788316482106,catapult,FF,1170,catapult_fpga_latency
Throughput,160.48788316482106,catapult,DSP,0,catapult_fpga_latency
Throughput,160.48788316482106,catapult,BRAM,0,catapult_fpga_latency
Throughput,160.48788316482106,catapult,CLB,555,catapult_fpga_latency
Throughput,160.48788316482106,catapult,LUT,3330,catapult_fpga_latency
Throughput,160.48788316482106,catapult,FF,1170,catapult_fpga_latency
Throughput,160.48788316482106,catapult,DSP,0,catapult_fpga_latency
Throughput,160.48788316482106,catapult,BRAM,0,catapult_fpga_latency
Throughput,59.83008256551394,catapult,CLB,906,catapult_fpga_latency
Throughput,59.83008256551394,catapult,LUT,4864,catapult_fpga_latency
Throughput,59.83008256551394,catapult,FF,1367,catapult_fpga_latency
Throughput,59.83008256551394,catapult,DSP,0,catapult_fpga_latency
Throughput,59.83008256551394,catapult,BRAM,0,catapult_fpga_latency
Throughput,60.39376736320812,catapult,CLB,818,catapult_fpga_latency
Throughput,60.39376736320812,catapult,LUT,4862,catapult_fpga_latency
Throughput,60.39376736320812,catapult,FF,1406,catapult_fpga_latency
Throughput,60.39376736320812,catapult,DSP,0,catapult_fpga_latency
Throughput,60.39376736320812,catapult,BRAM,0,catapult_fpga_latency
Throughput,59.719319199761124,catapult,CLB,956,catapult_fpga_latency
Throughput,59.719319199761124,catapult,LUT,5837,catapult_fpga_latency
Throughput,59.719319199761124,catapult,FF,1558,catapult_fpga_latency
Throughput,59.719319199761124,catapult,DSP,0,catapult_fpga_latency
Throughput,59.719319199761124,catapult,BRAM,0,catapult_fpga_latency
Throughput,104.63534581981794,catapult,CLB,927,catapult_fpga_latency
Throughput,104.63534581981794,catapult,LUT,5559,catapult_fpga_latency
Throughput,104.63534581981794,catapult,FF,1266,catapult_fpga_latency
Throughput,104.63534581981794,catapult,DSP,0,catapult_fpga_latency
Throughput,104.63534581981794,catapult,BRAM,0,catapult_fpga_latency
Throughput,106.40561821664184,catapult,CLB,927,catapult_fpga_latency
Throughput,106.40561821664184,catapult,LUT,5559,catapult_fpga_latency
Throughput,106.40561821664184,catapult,FF,1266,catapult_fpga_latency
Throughput,106.40561821664184,catapult,DSP,0,catapult_fpga_latency
Throughput,106.40561821664184,catapult,BRAM,0,catapult_fpga_latency
Throughput,104.63534581981794,catapult,CLB,927,catapult_fpga_latency
Throughput,104.63534581981794,catapult,LUT,5559,catapult_fpga_latency
Throughput,104.63534581981794,catapult,FF,1266,catapult_fpga_latency
Throughput,104.63534581981794,catapult,DSP,0,catapult_fpga_latency
Throughput,104.63534581981794,catapult,BRAM,0,catapult_fpga_latency
Throughput,104.63534581981794,catapult,CLB,927,catapult_fpga_latency
Throughput,104.63534581981794,catapult,LUT,5559,catapult_fpga_latency
Throughput,104.63534581981794,catapult,FF,1266,catapult_fpga_latency
Throughput,104.63534581981794,catapult,DSP,0,catapult_fpga_latency
Throughput,104.63534581981794,catapult,BRAM,0,catapult_fpga_latency
Throughput,104.63534581981794,catapult,CLB,927,catapult_fpga_latency
Throughput,104.63534581981794,catapult,LUT,5559,catapult_fpga_latency
Throughput,104.63534581981794,catapult,FF,1266,catapult_fpga_latency
Throughput,104.63534581981794,catapult,DSP,0,catapult_fpga_latency
Throughput,104.63534581981794,catapult,BRAM,0,catapult_fpga_latency
Throughput,63.02388605281402,catapult,CLB,871,catapult_fpga_latency
Throughput,63.02388605281402,catapult,LUT,4099,catapult_fpga_latency
Throughput,63.02388605281402,catapult,FF,1353,catapult_fpga_latency
Throughput,63.02388605281402,catapult,DSP,0,catapult_fpga_latency
Throughput,63.02388605281402,catapult,BRAM,0,catapult_fpga_latency
Throughput,65.47502127938192,catapult,CLB,725,catapult_fpga_latency
Throughput,65.47502127938192,catapult,LUT,4437,catapult_fpga_latency
Throughput,65.47502127938192,catapult,FF,1400,catapult_fpga_latency
Throughput,65.47502127938192,catapult,DSP,0,catapult_fpga_latency
Throughput,65.47502127938192,catapult,BRAM,0,catapult_fpga_latency
Throughput,60.34274680183442,catapult,CLB,875,catapult_fpga_latency
Throughput,60.34274680183442,catapult,LUT,5467,catapult_fpga_latency
Throughput,60.34274680183442,catapult,FF,1541,catapult_fpga_latency
Throughput,60.34274680183442,catapult,DSP,0,catapult_fpga_latency
Throughput,60.34274680183442,catapult,BRAM,0,catapult_fpga_latency
Throughput,103.92849719393057,catapult,CLB,895,catapult_fpga_latency
Throughput,103.92849719393057,catapult,LUT,5371,catapult_fpga_latency
Throughput,103.92849719393057,catapult,FF,1249,catapult_fpga_latency
Throughput,103.92849719393057,catapult,DSP,0,catapult_fpga_latency
Throughput,103.92849719393057,catapult,BRAM,0,catapult_fpga_latency
Throughput,103.92849719393057,catapult,CLB,895,catapult_fpga_latency
Throughput,103.92849719393057,catapult,LUT,5371,catapult_fpga_latency
Throughput,103.92849719393057,catapult,FF,1249,catapult_fpga_latency
Throughput,103.92849719393057,catapult,DSP,0,catapult_fpga_latency
Throughput,103.92849719393057,catapult,BRAM,0,catapult_fpga_latency
Throughput,103.92849719393057,catapult,CLB,895,catapult_fpga_latency
Throughput,103.92849719393057,catapult,LUT,5371,catapult_fpga_latency
Throughput,103.92849719393057,catapult,FF,1249,catapult_fpga_latency
Throughput,103.92849719393057,catapult,DSP,0,catapult_fpga_latency
Throughput,103.92849719393057,catapult,BRAM,0,catapult_fpga_latency
Throughput,103.92849719393057,catapult,CLB,895,catapult_fpga_latency
Throughput,103.92849719393057,catapult,LUT,5371,catapult_fpga_latency
Throughput,103.92849719393057,catapult,FF,1249,catapult_fpga_latency
Throughput,103.92849719393057,catapult,DSP,0,catapult_fpga_latency
Throughput,103.92849719393057,catapult,BRAM,0,catapult_fpga_latency
Throughput,104.3405676126878,catapult,CLB,876,catapult_fpga_latency
Throughput,104.3405676126878,catapult,LUT,5389,catapult_fpga_latency
Throughput,104.3405676126878,catapult,FF,1253,catapult_fpga_latency
Throughput,104.3405676126878,catapult,DSP,0,catapult_fpga_latency
Throughput,104.3405676126878,catapult,BRAM,0,catapult_fpga_latency
Throughput,58.4487696533988,catapult,CLB,1262,catapult_fpga_latency
Throughput,58.4487696533988,catapult,LUT,5898,catapult_fpga_latency
Throughput,58.4487696533988,catapult,FF,1294,catapult_fpga_latency
Throughput,58.4487696533988,catapult,DSP,0,catapult_fpga_latency
Throughput,58.4487696533988,catapult,BRAM,0,catapult_fpga_latency
Throughput,59.35070330583417,catapult,CLB,836,catapult_fpga_latency
Throughput,59.35070330583417,catapult,LUT,5084,catapult_fpga_latency
Throughput,59.35070330583417,catapult,FF,1405,catapult_fpga_latency
Throughput,59.35070330583417,catapult,DSP,0,catapult_fpga_latency
Throughput,59.35070330583417,catapult,BRAM,0,catapult_fpga_latency
Throughput,60.17209218364523,catapult,CLB,963,catapult_fpga_latency
Throughput,60.17209218364523,catapult,LUT,5739,catapult_fpga_latency
Throughput,60.17209218364523,catapult,FF,1545,catapult_fpga_latency
Throughput,60.17209218364523,catapult,DSP,0,catapult_fpga_latency
Throughput,60.17209218364523,catapult,BRAM,0,catapult_fpga_latency
Throughput,107.15816545220746,catapult,CLB,1047,catapult_fpga_latency
Throughput,107.15816545220746,catapult,LUT,6184,catapult_fpga_latency
Throughput,107.15816545220746,catapult,FF,1445,catapult_fpga_latency
Throughput,107.15816545220746,catapult,DSP,0,catapult_fpga_latency
Throughput,107.15816545220746,catapult,BRAM,0,catapult_fpga_latency
Throughput,104.84378276368211,catapult,CLB,1040,catapult_fpga_latency
Throughput,104.84378276368211,catapult,LUT,6191,catapult_fpga_latency
Throughput,104.84378276368211,catapult,FF,1452,catapult_fpga_latency
Throughput,104.84378276368211,catapult,DSP,0,catapult_fpga_latency
Throughput,104.84378276368211,catapult,BRAM,0,catapult_fpga_latency
Throughput,104.84378276368211,catapult,CLB,1040,catapult_fpga_latency
Throughput,104.84378276368211,catapult,LUT,6191,catapult_fpga_latency
Throughput,104.84378276368211,catapult,FF,1452,catapult_fpga_latency
Throughput,104.84378276368211,catapult,DSP,0,catapult_fpga_latency
Throughput,104.84378276368211,catapult,BRAM,0,catapult_fpga_latency
Throughput,104.84378276368211,catapult,CLB,1040,catapult_fpga_latency
Throughput,104.84378276368211,catapult,LUT,6191,catapult_fpga_latency
Throughput,104.84378276368211,catapult,FF,1452,catapult_fpga_latency
Throughput,104.84378276368211,catapult,DSP,0,catapult_fpga_latency
Throughput,104.84378276368211,catapult,BRAM,0,catapult_fpga_latency
Throughput,104.84378276368211,catapult,CLB,1040,catapult_fpga_latency
Throughput,104.84378276368211,catapult,LUT,6191,catapult_fpga_latency
Throughput,104.84378276368211,catapult,FF,1452,catapult_fpga_latency
Throughput,104.84378276368211,catapult,DSP,0,catapult_fpga_latency
Throughput,104.84378276368211,catapult,BRAM,0,catapult_fpga_latency
Throughput,59.378896740098575,catapult,CLB,888,catapult_fpga_latency
Throughput,59.378896740098575,catapult,LUT,4340,catapult_fpga_latency
Throughput,59.378896740098575,catapult,FF,1352,catapult_fpga_latency
Throughput,59.378896740098575,catapult,DSP,0,catapult_fpga_latency
Throughput,59.378896740098575,catapult,BRAM,0,catapult_fpga_latency
Throughput,62.55473539346929,catapult,CLB,729,catapult_fpga_latency
Throughput,62.55473539346929,catapult,LUT,4019,catapult_fpga_latency
Throughput,62.55473539346929,catapult,FF,1402,catapult_fpga_latency
Throughput,62.55473539346929,catapult,DSP,0,catapult_fpga_latency
Throughput,62.55473539346929,catapult,BRAM,0,catapult_fpga_latency
Throughput,61.03888176768601,catapult,CLB,902,catapult_fpga_latency
Throughput,61.03888176768601,catapult,LUT,5597,catapult_fpga_latency
Throughput,61.03888176768601,catapult,FF,1541,catapult_fpga_latency
Throughput,61.03888176768601,catapult,DSP,0,catapult_fpga_latency
Throughput,61.03888176768601,catapult,BRAM,0,catapult_fpga_latency
Throughput,103.53038616834041,catapult,CLB,889,catapult_fpga_latency
Throughput,103.53038616834041,catapult,LUT,5353,catapult_fpga_latency
Throughput,103.53038616834041,catapult,FF,1246,catapult_fpga_latency
Throughput,103.53038616834041,catapult,DSP,0,catapult_fpga_latency
Throughput,103.53038616834041,catapult,BRAM,0,catapult_fpga_latency
Throughput,103.53038616834041,catapult,CLB,889,catapult_fpga_latency
Throughput,103.53038616834041,catapult,LUT,5353,catapult_fpga_latency
Throughput,103.53038616834041,catapult,FF,1246,catapult_fpga_latency
Throughput,103.53038616834041,catapult,DSP,0,catapult_fpga_latency
Throughput,103.53038616834041,catapult,BRAM,0,catapult_fpga_latency
Throughput,103.53038616834041,catapult,CLB,889,catapult_fpga_latency
Throughput,103.53038616834041,catapult,LUT,5353,catapult_fpga_latency
Throughput,103.53038616834041,catapult,FF,1246,catapult_fpga_latency
Throughput,103.53038616834041,catapult,DSP,0,catapult_fpga_latency
Throughput,103.53038616834041,catapult,BRAM,0,catapult_fpga_latency
Throughput,103.53038616834041,catapult,CLB,889,catapult_fpga_latency
Throughput,103.53038616834041,catapult,LUT,5353,catapult_fpga_latency
Throughput,103.53038616834041,catapult,FF,1246,catapult_fpga_latency
Throughput,103.53038616834041,catapult,DSP,0,catapult_fpga_latency
Throughput,103.53038616834041,catapult,BRAM,0,catapult_fpga_latency
Throughput,103.53038616834041,catapult,CLB,889,catapult_fpga_latency
Throughput,103.53038616834041,catapult,LUT,5353,catapult_fpga_latency
Throughput,103.53038616834041,catapult,FF,1246,catapult_fpga_latency
Throughput,103.53038616834041,catapult,DSP,0,catapult_fpga_latency
Throughput,103.53038616834041,catapult,BRAM,0,catapult_fpga_latency
Throughput,45.07753335737468,catapult,CLB,1080,catapult_fpga_latency
Throughput,45.07753335737468,catapult,LUT,5774,catapult_fpga_latency
Throughput,45.07753335737468,catapult,FF,1438,catapult_fpga_latency
Throughput,45.07753335737468,catapult,DSP,0,catapult_fpga_latency
Throughput,45.07753335737468,catapult,BRAM,0,catapult_fpga_latency
Throughput,47.149794898392194,catapult,CLB,858,catapult_fpga_latency
Throughput,47.149794898392194,catapult,LUT,5210,catapult_fpga_latency
Throughput,47.149794898392194,catapult,FF,1475,catapult_fpga_latency
Throughput,47.149794898392194,catapult,DSP,0,catapult_fpga_latency
Throughput,47.149794898392194,catapult,BRAM,0,catapult_fpga_latency
Throughput,63.24310650139135,catapult,CLB,1104,catapult_fpga_latency
Throughput,63.24310650139135,catapult,LUT,6533,catapult_fpga_latency
Throughput,63.24310650139135,catapult,FF,1894,catapult_fpga_latency
Throughput,63.24310650139135,catapult,DSP,0,catapult_fpga_latency
Throughput,63.24310650139135,catapult,BRAM,0,catapult_fpga_latency
Throughput,66.13756613756614,catapult,CLB,1134,catapult_fpga_latency
Throughput,66.13756613756614,catapult,LUT,6643,catapult_fpga_latency
Throughput,66.13756613756614,catapult,FF,1375,catapult_fpga_latency
Throughput,66.13756613756614,catapult,DSP,0,catapult_fpga_latency
Throughput,66.13756613756614,catapult,BRAM,0,catapult_fpga_latency
Throughput,66.13756613756614,catapult,CLB,1134,catapult_fpga_latency
Throughput,66.13756613756614,catapult,LUT,6643,catapult_fpga_latency
Throughput,66.13756613756614,catapult,FF,1375,catapult_fpga_latency
Throughput,66.13756613756614,catapult,DSP,0,catapult_fpga_latency
Throughput,66.13756613756614,catapult,BRAM,0,catapult_fpga_latency
Throughput,66.13756613756614,catapult,CLB,1134,catapult_fpga_latency
Throughput,66.13756613756614,catapult,LUT,6643,catapult_fpga_latency
Throughput,66.13756613756614,catapult,FF,1375,catapult_fpga_latency
Throughput,66.13756613756614,catapult,DSP,0,catapult_fpga_latency
Throughput,66.13756613756614,catapult,BRAM,0,catapult_fpga_latency
Throughput,66.13756613756614,catapult,CLB,1134,catapult_fpga_latency
Throughput,66.13756613756614,catapult,LUT,6643,catapult_fpga_latency
Throughput,66.13756613756614,catapult,FF,1375,catapult_fpga_latency
Throughput,66.13756613756614,catapult,DSP,0,catapult_fpga_latency
Throughput,66.13756613756614,catapult,BRAM,0,catapult_fpga_latency
Throughput,66.13756613756614,catapult,CLB,1134,catapult_fpga_latency
Throughput,66.13756613756614,catapult,LUT,6643,catapult_fpga_latency
Throughput,66.13756613756614,catapult,FF,1375,catapult_fpga_latency
Throughput,66.13756613756614,catapult,DSP,0,catapult_fpga_latency
Throughput,66.13756613756614,catapult,BRAM,0,catapult_fpga_latency
Throughput,48.38163433160772,catapult,CLB,1018,catapult_fpga_latency
Throughput,48.38163433160772,catapult,LUT,5189,catapult_fpga_latency
Throughput,48.38163433160772,catapult,FF,1427,catapult_fpga_latency
Throughput,48.38163433160772,catapult,DSP,0,catapult_fpga_latency
Throughput,48.38163433160772,catapult,BRAM,0,catapult_fpga_latency
Throughput,49.85541928407618,catapult,CLB,833,catapult_fpga_latency
Throughput,49.85541928407618,catapult,LUT,4965,catapult_fpga_latency
Throughput,49.85541928407618,catapult,FF,1470,catapult_fpga_latency
Throughput,49.85541928407618,catapult,DSP,0,catapult_fpga_latency
Throughput,49.85541928407618,catapult,BRAM,0,catapult_fpga_latency
Throughput,61.6827041697508,catapult,CLB,1008,catapult_fpga_latency
Throughput,61.6827041697508,catapult,LUT,6080,catapult_fpga_latency
Throughput,61.6827041697508,catapult,FF,1876,catapult_fpga_latency
Throughput,61.6827041697508,catapult,DSP,0,catapult_fpga_latency
Throughput,61.6827041697508,catapult,BRAM,0,catapult_fpga_latency
Throughput,68.19886789879288,catapult,CLB,1060,catapult_fpga_latency
Throughput,68.19886789879288,catapult,LUT,6580,catapult_fpga_latency
Throughput,68.19886789879288,catapult,FF,1375,catapult_fpga_latency
Throughput,68.19886789879288,catapult,DSP,0,catapult_fpga_latency
Throughput,68.19886789879288,catapult,BRAM,0,catapult_fpga_latency
Throughput,68.19886789879288,catapult,CLB,1060,catapult_fpga_latency
Throughput,68.19886789879288,catapult,LUT,6580,catapult_fpga_latency
Throughput,68.19886789879288,catapult,FF,1375,catapult_fpga_latency
Throughput,68.19886789879288,catapult,DSP,0,catapult_fpga_latency
Throughput,68.19886789879288,catapult,BRAM,0,catapult_fpga_latency
Throughput,68.19886789879288,catapult,CLB,1060,catapult_fpga_latency
Throughput,68.19886789879288,catapult,LUT,6580,catapult_fpga_latency
Throughput,68.19886789879288,catapult,FF,1375,catapult_fpga_latency
Throughput,68.19886789879288,catapult,DSP,0,catapult_fpga_latency
Throughput,68.19886789879288,catapult,BRAM,0,catapult_fpga_latency
Throughput,68.19886789879288,catapult,CLB,1060,catapult_fpga_latency
Throughput,68.19886789879288,catapult,LUT,6580,catapult_fpga_latency
Throughput,68.19886789879288,catapult,FF,1375,catapult_fpga_latency
Throughput,68.19886789879288,catapult,DSP,0,catapult_fpga_latency
Throughput,68.19886789879288,catapult,BRAM,0,catapult_fpga_latency
Throughput,68.19886789879288,catapult,CLB,1060,catapult_fpga_latency
Throughput,68.19886789879288,catapult,LUT,6580,catapult_fpga_latency
Throughput,68.19886789879288,catapult,FF,1375,catapult_fpga_latency
Throughput,68.19886789879288,catapult,DSP,0,catapult_fpga_latency
Throughput,68.19886789879288,catapult,BRAM,0,catapult_fpga_latency
Throughput,44.599054500044595,catapult,CLB,1109,catapult_fpga_latency
Throughput,44.599054500044595,catapult,LUT,6323,catapult_fpga_latency
Throughput,44.599054500044595,catapult,FF,1375,catapult_fpga_latency
Throughput,44.599054500044595,catapult,DSP,0,catapult_fpga_latency
Throughput,44.599054500044595,catapult,BRAM,0,catapult_fpga_latency
Throughput,46.40371229698376,catapult,CLB,885,catapult_fpga_latency
Throughput,46.40371229698376,catapult,LUT,5264,catapult_fpga_latency
Throughput,46.40371229698376,catapult,FF,1475,catapult_fpga_latency
Throughput,46.40371229698376,catapult,DSP,0,catapult_fpga_latency
Throughput,46.40371229698376,catapult,BRAM,0,catapult_fpga_latency
Throughput,61.736016792196565,catapult,CLB,1119,catapult_fpga_latency
Throughput,61.736016792196565,catapult,LUT,6669,catapult_fpga_latency
Throughput,61.736016792196565,catapult,FF,1877,catapult_fpga_latency
Throughput,61.736016792196565,catapult,DSP,0,catapult_fpga_latency
Throughput,61.736016792196565,catapult,BRAM,0,catapult_fpga_latency
Throughput,62.99609424215699,catapult,CLB,1163,catapult_fpga_latency
Throughput,62.99609424215699,catapult,LUT,7189,catapult_fpga_latency
Throughput,62.99609424215699,catapult,FF,1435,catapult_fpga_latency
Throughput,62.99609424215699,catapult,DSP,0,catapult_fpga_latency
Throughput,62.99609424215699,catapult,BRAM,0,catapult_fpga_latency
Throughput,62.99609424215699,catapult,CLB,1163,catapult_fpga_latency
Throughput,62.99609424215699,catapult,LUT,7189,catapult_fpga_latency
Throughput,62.99609424215699,catapult,FF,1435,catapult_fpga_latency
Throughput,62.99609424215699,catapult,DSP,0,catapult_fpga_latency
Throughput,62.99609424215699,catapult,BRAM,0,catapult_fpga_latency
Throughput,62.99609424215699,catapult,CLB,1163,catapult_fpga_latency
Throughput,62.99609424215699,catapult,LUT,7189,catapult_fpga_latency
Throughput,62.99609424215699,catapult,FF,1435,catapult_fpga_latency
Throughput,62.99609424215699,catapult,DSP,0,catapult_fpga_latency
Throughput,62.99609424215699,catapult,BRAM,0,catapult_fpga_latency
Throughput,62.99609424215699,catapult,CLB,1163,catapult_fpga_latency
Throughput,62.99609424215699,catapult,LUT,7189,catapult_fpga_latency
Throughput,62.99609424215699,catapult,FF,1435,catapult_fpga_latency
Throughput,62.99609424215699,catapult,DSP,0,catapult_fpga_latency
Throughput,62.99609424215699,catapult,BRAM,0,catapult_fpga_latency
Throughput,62.99609424215699,catapult,CLB,1163,catapult_fpga_latency
Throughput,62.99609424215699,catapult,LUT,7189,catapult_fpga_latency
Throughput,62.99609424215699,catapult,FF,1435,catapult_fpga_latency
Throughput,62.99609424215699,catapult,DSP,0,catapult_fpga_latency
Throughput,62.99609424215699,catapult,BRAM,0,catapult_fpga_latency
Throughput,48.25556145345752,catapult,CLB,1030,catapult_fpga_latency
Throughput,48.25556145345752,catapult,LUT,5251,catapult_fpga_latency
Throughput,48.25556145345752,catapult,FF,1426,catapult_fpga_latency
Throughput,48.25556145345752,catapult,DSP,0,catapult_fpga_latency
Throughput,48.25556145345752,catapult,BRAM,0,catapult_fpga_latency
Throughput,48.20206304829846,catapult,CLB,786,catapult_fpga_latency
Throughput,48.20206304829846,catapult,LUT,4529,catapult_fpga_latency
Throughput,48.20206304829846,catapult,FF,1469,catapult_fpga_latency
Throughput,48.20206304829846,catapult,DSP,0,catapult_fpga_latency
Throughput,48.20206304829846,catapult,BRAM,0,catapult_fpga_latency
Throughput,62.61348694508798,catapult,CLB,1016,catapult_fpga_latency
Throughput,62.61348694508798,catapult,LUT,6000,catapult_fpga_latency
Throughput,62.61348694508798,catapult,FF,1875,catapult_fpga_latency
Throughput,62.61348694508798,catapult,DSP,0,catapult_fpga_latency
Throughput,62.61348694508798,catapult,BRAM,0,catapult_fpga_latency
Throughput,63.572790845518114,catapult,CLB,941,catapult_fpga_latency
Throughput,63.572790845518114,catapult,LUT,6304,catapult_fpga_latency
Throughput,63.572790845518114,catapult,FF,1366,catapult_fpga_latency
Throughput,63.572790845518114,catapult,DSP,0,catapult_fpga_latency
Throughput,63.572790845518114,catapult,BRAM,0,catapult_fpga_latency
Throughput,63.572790845518114,catapult,CLB,941,catapult_fpga_latency
Throughput,63.572790845518114,catapult,LUT,6304,catapult_fpga_latency
Throughput,63.572790845518114,catapult,FF,1366,catapult_fpga_latency
Throughput,63.572790845518114,catapult,DSP,0,catapult_fpga_latency
Throughput,63.572790845518114,catapult,BRAM,0,catapult_fpga_latency
Throughput,63.572790845518114,catapult,CLB,941,catapult_fpga_latency
Throughput,63.572790845518114,catapult,LUT,6304,catapult_fpga_latency
Throughput,63.572790845518114,catapult,FF,1366,catapult_fpga_latency
Throughput,63.572790845518114,catapult,DSP,0,catapult_fpga_latency
Throughput,63.572790845518114,catapult,BRAM,0,catapult_fpga_latency
Throughput,63.572790845518114,catapult,CLB,941,catapult_fpga_latency
Throughput,63.572790845518114,catapult,LUT,6304,catapult_fpga_latency
Throughput,63.572790845518114,catapult,FF,1366,catapult_fpga_latency
Throughput,63.572790845518114,catapult,DSP,0,catapult_fpga_latency
Throughput,63.572790845518114,catapult,BRAM,0,catapult_fpga_latency
Throughput,63.572790845518114,catapult,CLB,941,catapult_fpga_latency
Throughput,63.572790845518114,catapult,LUT,6304,catapult_fpga_latency
Throughput,63.572790845518114,catapult,FF,1366,catapult_fpga_latency
Throughput,63.572790845518114,catapult,DSP,0,catapult_fpga_latency
Throughput,63.572790845518114,catapult,BRAM,0,catapult_fpga_latency
Throughput,18.402988645356007,catapult,CLB,451,catapult_fpga_latency
Throughput,18.402988645356007,catapult,LUT,2940,catapult_fpga_latency
Throughput,18.402988645356007,catapult,FF,1512,catapult_fpga_latency
Throughput,18.402988645356007,catapult,DSP,0,catapult_fpga_latency
Throughput,18.402988645356007,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.23149900335579,catapult,CLB,318,catapult_fpga_latency
Throughput,25.23149900335579,catapult,LUT,1845,catapult_fpga_latency
Throughput,25.23149900335579,catapult,FF,1214,catapult_fpga_latency
Throughput,25.23149900335579,catapult,DSP,0,catapult_fpga_latency
Throughput,25.23149900335579,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.23149900335579,catapult,CLB,318,catapult_fpga_latency
Throughput,25.23149900335579,catapult,LUT,1845,catapult_fpga_latency
Throughput,25.23149900335579,catapult,FF,1214,catapult_fpga_latency
Throughput,25.23149900335579,catapult,DSP,0,catapult_fpga_latency
Throughput,25.23149900335579,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.23149900335579,catapult,CLB,318,catapult_fpga_latency
Throughput,25.23149900335579,catapult,LUT,1845,catapult_fpga_latency
Throughput,25.23149900335579,catapult,FF,1214,catapult_fpga_latency
Throughput,25.23149900335579,catapult,DSP,0,catapult_fpga_latency
Throughput,25.23149900335579,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.23149900335579,catapult,CLB,318,catapult_fpga_latency
Throughput,25.23149900335579,catapult,LUT,1845,catapult_fpga_latency
Throughput,25.23149900335579,catapult,FF,1214,catapult_fpga_latency
Throughput,25.23149900335579,catapult,DSP,0,catapult_fpga_latency
Throughput,25.23149900335579,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.23149900335579,catapult,CLB,318,catapult_fpga_latency
Throughput,25.23149900335579,catapult,LUT,1845,catapult_fpga_latency
Throughput,25.23149900335579,catapult,FF,1214,catapult_fpga_latency
Throughput,25.23149900335579,catapult,DSP,0,catapult_fpga_latency
Throughput,25.23149900335579,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.23149900335579,catapult,CLB,318,catapult_fpga_latency
Throughput,25.23149900335579,catapult,LUT,1845,catapult_fpga_latency
Throughput,25.23149900335579,catapult,FF,1214,catapult_fpga_latency
Throughput,25.23149900335579,catapult,DSP,0,catapult_fpga_latency
Throughput,25.23149900335579,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.23149900335579,catapult,CLB,318,catapult_fpga_latency
Throughput,25.23149900335579,catapult,LUT,1845,catapult_fpga_latency
Throughput,25.23149900335579,catapult,FF,1214,catapult_fpga_latency
Throughput,25.23149900335579,catapult,DSP,0,catapult_fpga_latency
Throughput,25.23149900335579,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.421389467190995,catapult,CLB,447,catapult_fpga_latency
Throughput,15.421389467190995,catapult,LUT,2828,catapult_fpga_latency
Throughput,15.421389467190995,catapult,FF,1498,catapult_fpga_latency
Throughput,15.421389467190995,catapult,DSP,0,catapult_fpga_latency
Throughput,15.421389467190995,catapult,BRAM,0,catapult_fpga_latency
Throughput,23.92172810563835,catapult,CLB,262,catapult_fpga_latency
Throughput,23.92172810563835,catapult,LUT,1684,catapult_fpga_latency
Throughput,23.92172810563835,catapult,FF,1195,catapult_fpga_latency
Throughput,23.92172810563835,catapult,DSP,0,catapult_fpga_latency
Throughput,23.92172810563835,catapult,BRAM,0,catapult_fpga_latency
Throughput,23.92172810563835,catapult,CLB,262,catapult_fpga_latency
Throughput,23.92172810563835,catapult,LUT,1684,catapult_fpga_latency
Throughput,23.92172810563835,catapult,FF,1195,catapult_fpga_latency
Throughput,23.92172810563835,catapult,DSP,0,catapult_fpga_latency
Throughput,23.92172810563835,catapult,BRAM,0,catapult_fpga_latency
Throughput,23.92172810563835,catapult,CLB,262,catapult_fpga_latency
Throughput,23.92172810563835,catapult,LUT,1684,catapult_fpga_latency
Throughput,23.92172810563835,catapult,FF,1195,catapult_fpga_latency
Throughput,23.92172810563835,catapult,DSP,0,catapult_fpga_latency
Throughput,23.92172810563835,catapult,BRAM,0,catapult_fpga_latency
Throughput,23.92172810563835,catapult,CLB,262,catapult_fpga_latency
Throughput,23.92172810563835,catapult,LUT,1684,catapult_fpga_latency
Throughput,23.92172810563835,catapult,FF,1195,catapult_fpga_latency
Throughput,23.92172810563835,catapult,DSP,0,catapult_fpga_latency
Throughput,23.92172810563835,catapult,BRAM,0,catapult_fpga_latency
Throughput,23.92172810563835,catapult,CLB,262,catapult_fpga_latency
Throughput,23.92172810563835,catapult,LUT,1684,catapult_fpga_latency
Throughput,23.92172810563835,catapult,FF,1195,catapult_fpga_latency
Throughput,23.92172810563835,catapult,DSP,0,catapult_fpga_latency
Throughput,23.92172810563835,catapult,BRAM,0,catapult_fpga_latency
Throughput,23.92172810563835,catapult,CLB,262,catapult_fpga_latency
Throughput,23.92172810563835,catapult,LUT,1684,catapult_fpga_latency
Throughput,23.92172810563835,catapult,FF,1195,catapult_fpga_latency
Throughput,23.92172810563835,catapult,DSP,0,catapult_fpga_latency
Throughput,23.92172810563835,catapult,BRAM,0,catapult_fpga_latency
Throughput,23.92172810563835,catapult,CLB,262,catapult_fpga_latency
Throughput,23.92172810563835,catapult,LUT,1684,catapult_fpga_latency
Throughput,23.92172810563835,catapult,FF,1195,catapult_fpga_latency
Throughput,23.92172810563835,catapult,DSP,0,catapult_fpga_latency
Throughput,23.92172810563835,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.441419223307356,catapult,CLB,446,catapult_fpga_latency
Throughput,16.441419223307356,catapult,LUT,2909,catapult_fpga_latency
Throughput,16.441419223307356,catapult,FF,1499,catapult_fpga_latency
Throughput,16.441419223307356,catapult,DSP,0,catapult_fpga_latency
Throughput,16.441419223307356,catapult,BRAM,0,catapult_fpga_latency
Throughput,26.281899655707115,catapult,CLB,345,catapult_fpga_latency
Throughput,26.281899655707115,catapult,LUT,2078,catapult_fpga_latency
Throughput,26.281899655707115,catapult,FF,1431,catapult_fpga_latency
Throughput,26.281899655707115,catapult,DSP,0,catapult_fpga_latency
Throughput,26.281899655707115,catapult,BRAM,0,catapult_fpga_latency
Throughput,26.281899655707115,catapult,CLB,345,catapult_fpga_latency
Throughput,26.281899655707115,catapult,LUT,2078,catapult_fpga_latency
Throughput,26.281899655707115,catapult,FF,1431,catapult_fpga_latency
Throughput,26.281899655707115,catapult,DSP,0,catapult_fpga_latency
Throughput,26.281899655707115,catapult,BRAM,0,catapult_fpga_latency
Throughput,26.281899655707115,catapult,CLB,345,catapult_fpga_latency
Throughput,26.281899655707115,catapult,LUT,2078,catapult_fpga_latency
Throughput,26.281899655707115,catapult,FF,1431,catapult_fpga_latency
Throughput,26.281899655707115,catapult,DSP,0,catapult_fpga_latency
Throughput,26.281899655707115,catapult,BRAM,0,catapult_fpga_latency
Throughput,26.281899655707115,catapult,CLB,345,catapult_fpga_latency
Throughput,26.281899655707115,catapult,LUT,2078,catapult_fpga_latency
Throughput,26.281899655707115,catapult,FF,1431,catapult_fpga_latency
Throughput,26.281899655707115,catapult,DSP,0,catapult_fpga_latency
Throughput,26.281899655707115,catapult,BRAM,0,catapult_fpga_latency
Throughput,26.281899655707115,catapult,CLB,345,catapult_fpga_latency
Throughput,26.281899655707115,catapult,LUT,2078,catapult_fpga_latency
Throughput,26.281899655707115,catapult,FF,1431,catapult_fpga_latency
Throughput,26.281899655707115,catapult,DSP,0,catapult_fpga_latency
Throughput,26.281899655707115,catapult,BRAM,0,catapult_fpga_latency
Throughput,26.281899655707115,catapult,CLB,345,catapult_fpga_latency
Throughput,26.281899655707115,catapult,LUT,2078,catapult_fpga_latency
Throughput,26.281899655707115,catapult,FF,1431,catapult_fpga_latency
Throughput,26.281899655707115,catapult,DSP,0,catapult_fpga_latency
Throughput,26.281899655707115,catapult,BRAM,0,catapult_fpga_latency
Throughput,26.281899655707115,catapult,CLB,345,catapult_fpga_latency
Throughput,26.281899655707115,catapult,LUT,2078,catapult_fpga_latency
Throughput,26.281899655707115,catapult,FF,1431,catapult_fpga_latency
Throughput,26.281899655707115,catapult,DSP,0,catapult_fpga_latency
Throughput,26.281899655707115,catapult,BRAM,0,catapult_fpga_latency
Throughput,14.515894904920886,catapult,CLB,391,catapult_fpga_latency
Throughput,14.515894904920886,catapult,LUT,2686,catapult_fpga_latency
Throughput,14.515894904920886,catapult,FF,1491,catapult_fpga_latency
Throughput,14.515894904920886,catapult,DSP,0,catapult_fpga_latency
Throughput,14.515894904920886,catapult,BRAM,0,catapult_fpga_latency
Throughput,28.138101803652326,catapult,CLB,270,catapult_fpga_latency
Throughput,28.138101803652326,catapult,LUT,1741,catapult_fpga_latency
Throughput,28.138101803652326,catapult,FF,1193,catapult_fpga_latency
Throughput,28.138101803652326,catapult,DSP,0,catapult_fpga_latency
Throughput,28.138101803652326,catapult,BRAM,0,catapult_fpga_latency
Throughput,28.138101803652326,catapult,CLB,270,catapult_fpga_latency
Throughput,28.138101803652326,catapult,LUT,1741,catapult_fpga_latency
Throughput,28.138101803652326,catapult,FF,1193,catapult_fpga_latency
Throughput,28.138101803652326,catapult,DSP,0,catapult_fpga_latency
Throughput,28.138101803652326,catapult,BRAM,0,catapult_fpga_latency
Throughput,28.138101803652326,catapult,CLB,270,catapult_fpga_latency
Throughput,28.138101803652326,catapult,LUT,1741,catapult_fpga_latency
Throughput,28.138101803652326,catapult,FF,1193,catapult_fpga_latency
Throughput,28.138101803652326,catapult,DSP,0,catapult_fpga_latency
Throughput,28.138101803652326,catapult,BRAM,0,catapult_fpga_latency
Throughput,28.138101803652326,catapult,CLB,270,catapult_fpga_latency
Throughput,28.138101803652326,catapult,LUT,1741,catapult_fpga_latency
Throughput,28.138101803652326,catapult,FF,1193,catapult_fpga_latency
Throughput,28.138101803652326,catapult,DSP,0,catapult_fpga_latency
Throughput,28.138101803652326,catapult,BRAM,0,catapult_fpga_latency
Throughput,28.138101803652326,catapult,CLB,270,catapult_fpga_latency
Throughput,28.138101803652326,catapult,LUT,1741,catapult_fpga_latency
Throughput,28.138101803652326,catapult,FF,1193,catapult_fpga_latency
Throughput,28.138101803652326,catapult,DSP,0,catapult_fpga_latency
Throughput,28.138101803652326,catapult,BRAM,0,catapult_fpga_latency
Throughput,28.138101803652326,catapult,CLB,270,catapult_fpga_latency
Throughput,28.138101803652326,catapult,LUT,1741,catapult_fpga_latency
Throughput,28.138101803652326,catapult,FF,1193,catapult_fpga_latency
Throughput,28.138101803652326,catapult,DSP,0,catapult_fpga_latency
Throughput,28.138101803652326,catapult,BRAM,0,catapult_fpga_latency
Throughput,28.138101803652326,catapult,CLB,270,catapult_fpga_latency
Throughput,28.138101803652326,catapult,LUT,1741,catapult_fpga_latency
Throughput,28.138101803652326,catapult,FF,1193,catapult_fpga_latency
Throughput,28.138101803652326,catapult,DSP,0,catapult_fpga_latency
Throughput,28.138101803652326,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.770059235325794,catapult,CLB,426,catapult_fpga_latency
Throughput,10.770059235325794,catapult,LUT,2749,catapult_fpga_latency
Throughput,10.770059235325794,catapult,FF,1749,catapult_fpga_latency
Throughput,10.770059235325794,catapult,DSP,0,catapult_fpga_latency
Throughput,10.770059235325794,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.443973305204231,catapult,CLB,461,catapult_fpga_latency
Throughput,10.443973305204231,catapult,LUT,2587,catapult_fpga_latency
Throughput,10.443973305204231,catapult,FF,1210,catapult_fpga_latency
Throughput,10.443973305204231,catapult,DSP,0,catapult_fpga_latency
Throughput,10.443973305204231,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.443973305204231,catapult,CLB,461,catapult_fpga_latency
Throughput,10.443973305204231,catapult,LUT,2587,catapult_fpga_latency
Throughput,10.443973305204231,catapult,FF,1210,catapult_fpga_latency
Throughput,10.443973305204231,catapult,DSP,0,catapult_fpga_latency
Throughput,10.443973305204231,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.443973305204231,catapult,CLB,461,catapult_fpga_latency
Throughput,10.443973305204231,catapult,LUT,2587,catapult_fpga_latency
Throughput,10.443973305204231,catapult,FF,1210,catapult_fpga_latency
Throughput,10.443973305204231,catapult,DSP,0,catapult_fpga_latency
Throughput,10.443973305204231,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.443973305204231,catapult,CLB,461,catapult_fpga_latency
Throughput,10.443973305204231,catapult,LUT,2587,catapult_fpga_latency
Throughput,10.443973305204231,catapult,FF,1210,catapult_fpga_latency
Throughput,10.443973305204231,catapult,DSP,0,catapult_fpga_latency
Throughput,10.443973305204231,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.443973305204231,catapult,CLB,461,catapult_fpga_latency
Throughput,10.443973305204231,catapult,LUT,2587,catapult_fpga_latency
Throughput,10.443973305204231,catapult,FF,1210,catapult_fpga_latency
Throughput,10.443973305204231,catapult,DSP,0,catapult_fpga_latency
Throughput,10.443973305204231,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.443973305204231,catapult,CLB,461,catapult_fpga_latency
Throughput,10.443973305204231,catapult,LUT,2587,catapult_fpga_latency
Throughput,10.443973305204231,catapult,FF,1210,catapult_fpga_latency
Throughput,10.443973305204231,catapult,DSP,0,catapult_fpga_latency
Throughput,10.443973305204231,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.698619878035734,catapult,CLB,455,catapult_fpga_latency
Throughput,10.698619878035734,catapult,LUT,2587,catapult_fpga_latency
Throughput,10.698619878035734,catapult,FF,1210,catapult_fpga_latency
Throughput,10.698619878035734,catapult,DSP,0,catapult_fpga_latency
Throughput,10.698619878035734,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.160433240873392,catapult,CLB,392,catapult_fpga_latency
Throughput,10.160433240873392,catapult,LUT,2366,catapult_fpga_latency
Throughput,10.160433240873392,catapult,FF,1736,catapult_fpga_latency
Throughput,10.160433240873392,catapult,DSP,0,catapult_fpga_latency
Throughput,10.160433240873392,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.207478301207319,catapult,CLB,431,catapult_fpga_latency
Throughput,12.207478301207319,catapult,LUT,2772,catapult_fpga_latency
Throughput,12.207478301207319,catapult,FF,1201,catapult_fpga_latency
Throughput,12.207478301207319,catapult,DSP,0,catapult_fpga_latency
Throughput,12.207478301207319,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.207478301207319,catapult,CLB,431,catapult_fpga_latency
Throughput,12.207478301207319,catapult,LUT,2772,catapult_fpga_latency
Throughput,12.207478301207319,catapult,FF,1201,catapult_fpga_latency
Throughput,12.207478301207319,catapult,DSP,0,catapult_fpga_latency
Throughput,12.207478301207319,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.894849530153444,catapult,CLB,430,catapult_fpga_latency
Throughput,11.894849530153444,catapult,LUT,2772,catapult_fpga_latency
Throughput,11.894849530153444,catapult,FF,1201,catapult_fpga_latency
Throughput,11.894849530153444,catapult,DSP,0,catapult_fpga_latency
Throughput,11.894849530153444,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.207478301207319,catapult,CLB,431,catapult_fpga_latency
Throughput,12.207478301207319,catapult,LUT,2772,catapult_fpga_latency
Throughput,12.207478301207319,catapult,FF,1201,catapult_fpga_latency
Throughput,12.207478301207319,catapult,DSP,0,catapult_fpga_latency
Throughput,12.207478301207319,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.207478301207319,catapult,CLB,431,catapult_fpga_latency
Throughput,12.207478301207319,catapult,LUT,2772,catapult_fpga_latency
Throughput,12.207478301207319,catapult,FF,1201,catapult_fpga_latency
Throughput,12.207478301207319,catapult,DSP,0,catapult_fpga_latency
Throughput,12.207478301207319,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.207478301207319,catapult,CLB,431,catapult_fpga_latency
Throughput,12.207478301207319,catapult,LUT,2772,catapult_fpga_latency
Throughput,12.207478301207319,catapult,FF,1201,catapult_fpga_latency
Throughput,12.207478301207319,catapult,DSP,0,catapult_fpga_latency
Throughput,12.207478301207319,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.207478301207319,catapult,CLB,431,catapult_fpga_latency
Throughput,12.207478301207319,catapult,LUT,2772,catapult_fpga_latency
Throughput,12.207478301207319,catapult,FF,1201,catapult_fpga_latency
Throughput,12.207478301207319,catapult,DSP,0,catapult_fpga_latency
Throughput,12.207478301207319,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.702426576886879,catapult,CLB,406,catapult_fpga_latency
Throughput,9.702426576886879,catapult,LUT,2404,catapult_fpga_latency
Throughput,9.702426576886879,catapult,FF,1756,catapult_fpga_latency
Throughput,9.702426576886879,catapult,DSP,0,catapult_fpga_latency
Throughput,9.702426576886879,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.437105999248528,catapult,CLB,474,catapult_fpga_latency
Throughput,10.437105999248528,catapult,LUT,2858,catapult_fpga_latency
Throughput,10.437105999248528,catapult,FF,1424,catapult_fpga_latency
Throughput,10.437105999248528,catapult,DSP,0,catapult_fpga_latency
Throughput,10.437105999248528,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.437105999248528,catapult,CLB,474,catapult_fpga_latency
Throughput,10.437105999248528,catapult,LUT,2858,catapult_fpga_latency
Throughput,10.437105999248528,catapult,FF,1424,catapult_fpga_latency
Throughput,10.437105999248528,catapult,DSP,0,catapult_fpga_latency
Throughput,10.437105999248528,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.437105999248528,catapult,CLB,474,catapult_fpga_latency
Throughput,10.437105999248528,catapult,LUT,2858,catapult_fpga_latency
Throughput,10.437105999248528,catapult,FF,1424,catapult_fpga_latency
Throughput,10.437105999248528,catapult,DSP,0,catapult_fpga_latency
Throughput,10.437105999248528,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.437105999248528,catapult,CLB,474,catapult_fpga_latency
Throughput,10.437105999248528,catapult,LUT,2858,catapult_fpga_latency
Throughput,10.437105999248528,catapult,FF,1424,catapult_fpga_latency
Throughput,10.437105999248528,catapult,DSP,0,catapult_fpga_latency
Throughput,10.437105999248528,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.437105999248528,catapult,CLB,474,catapult_fpga_latency
Throughput,10.437105999248528,catapult,LUT,2858,catapult_fpga_latency
Throughput,10.437105999248528,catapult,FF,1424,catapult_fpga_latency
Throughput,10.437105999248528,catapult,DSP,0,catapult_fpga_latency
Throughput,10.437105999248528,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.437105999248528,catapult,CLB,474,catapult_fpga_latency
Throughput,10.437105999248528,catapult,LUT,2858,catapult_fpga_latency
Throughput,10.437105999248528,catapult,FF,1424,catapult_fpga_latency
Throughput,10.437105999248528,catapult,DSP,0,catapult_fpga_latency
Throughput,10.437105999248528,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.437105999248528,catapult,CLB,474,catapult_fpga_latency
Throughput,10.437105999248528,catapult,LUT,2858,catapult_fpga_latency
Throughput,10.437105999248528,catapult,FF,1424,catapult_fpga_latency
Throughput,10.437105999248528,catapult,DSP,0,catapult_fpga_latency
Throughput,10.437105999248528,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.272530226920193,catapult,CLB,349,catapult_fpga_latency
Throughput,10.272530226920193,catapult,LUT,2121,catapult_fpga_latency
Throughput,10.272530226920193,catapult,FF,1734,catapult_fpga_latency
Throughput,10.272530226920193,catapult,DSP,0,catapult_fpga_latency
Throughput,10.272530226920193,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.864723329820407,catapult,CLB,400,catapult_fpga_latency
Throughput,10.864723329820407,catapult,LUT,2495,catapult_fpga_latency
Throughput,10.864723329820407,catapult,FF,1189,catapult_fpga_latency
Throughput,10.864723329820407,catapult,DSP,0,catapult_fpga_latency
Throughput,10.864723329820407,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.864723329820407,catapult,CLB,400,catapult_fpga_latency
Throughput,10.864723329820407,catapult,LUT,2495,catapult_fpga_latency
Throughput,10.864723329820407,catapult,FF,1189,catapult_fpga_latency
Throughput,10.864723329820407,catapult,DSP,0,catapult_fpga_latency
Throughput,10.864723329820407,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.864723329820407,catapult,CLB,400,catapult_fpga_latency
Throughput,10.864723329820407,catapult,LUT,2495,catapult_fpga_latency
Throughput,10.864723329820407,catapult,FF,1189,catapult_fpga_latency
Throughput,10.864723329820407,catapult,DSP,0,catapult_fpga_latency
Throughput,10.864723329820407,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.864723329820407,catapult,CLB,400,catapult_fpga_latency
Throughput,10.864723329820407,catapult,LUT,2495,catapult_fpga_latency
Throughput,10.864723329820407,catapult,FF,1189,catapult_fpga_latency
Throughput,10.864723329820407,catapult,DSP,0,catapult_fpga_latency
Throughput,10.864723329820407,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.864723329820407,catapult,CLB,400,catapult_fpga_latency
Throughput,10.864723329820407,catapult,LUT,2495,catapult_fpga_latency
Throughput,10.864723329820407,catapult,FF,1189,catapult_fpga_latency
Throughput,10.864723329820407,catapult,DSP,0,catapult_fpga_latency
Throughput,10.864723329820407,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.864723329820407,catapult,CLB,400,catapult_fpga_latency
Throughput,10.864723329820407,catapult,LUT,2495,catapult_fpga_latency
Throughput,10.864723329820407,catapult,FF,1189,catapult_fpga_latency
Throughput,10.864723329820407,catapult,DSP,0,catapult_fpga_latency
Throughput,10.864723329820407,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.864723329820407,catapult,CLB,400,catapult_fpga_latency
Throughput,10.864723329820407,catapult,LUT,2495,catapult_fpga_latency
Throughput,10.864723329820407,catapult,FF,1189,catapult_fpga_latency
Throughput,10.864723329820407,catapult,DSP,0,catapult_fpga_latency
Throughput,10.864723329820407,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.433158566732771,catapult,CLB,532,catapult_fpga_latency
Throughput,5.433158566732771,catapult,LUT,3291,catapult_fpga_latency
Throughput,5.433158566732771,catapult,FF,1598,catapult_fpga_latency
Throughput,5.433158566732771,catapult,DSP,0,catapult_fpga_latency
Throughput,5.433158566732771,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.837793854190885,catapult,CLB,666,catapult_fpga_latency
Throughput,6.837793854190885,catapult,LUT,4223,catapult_fpga_latency
Throughput,6.837793854190885,catapult,FF,1318,catapult_fpga_latency
Throughput,6.837793854190885,catapult,DSP,0,catapult_fpga_latency
Throughput,6.837793854190885,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.870255229981795,catapult,CLB,669,catapult_fpga_latency
Throughput,6.870255229981795,catapult,LUT,4225,catapult_fpga_latency
Throughput,6.870255229981795,catapult,FF,1308,catapult_fpga_latency
Throughput,6.870255229981795,catapult,DSP,0,catapult_fpga_latency
Throughput,6.870255229981795,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.870255229981795,catapult,CLB,669,catapult_fpga_latency
Throughput,6.870255229981795,catapult,LUT,4225,catapult_fpga_latency
Throughput,6.870255229981795,catapult,FF,1308,catapult_fpga_latency
Throughput,6.870255229981795,catapult,DSP,0,catapult_fpga_latency
Throughput,6.870255229981795,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.870255229981795,catapult,CLB,669,catapult_fpga_latency
Throughput,6.870255229981795,catapult,LUT,4225,catapult_fpga_latency
Throughput,6.870255229981795,catapult,FF,1308,catapult_fpga_latency
Throughput,6.870255229981795,catapult,DSP,0,catapult_fpga_latency
Throughput,6.870255229981795,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.870255229981795,catapult,CLB,669,catapult_fpga_latency
Throughput,6.870255229981795,catapult,LUT,4225,catapult_fpga_latency
Throughput,6.870255229981795,catapult,FF,1308,catapult_fpga_latency
Throughput,6.870255229981795,catapult,DSP,0,catapult_fpga_latency
Throughput,6.870255229981795,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.870255229981795,catapult,CLB,669,catapult_fpga_latency
Throughput,6.870255229981795,catapult,LUT,4225,catapult_fpga_latency
Throughput,6.870255229981795,catapult,FF,1308,catapult_fpga_latency
Throughput,6.870255229981795,catapult,DSP,0,catapult_fpga_latency
Throughput,6.870255229981795,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.870255229981795,catapult,CLB,669,catapult_fpga_latency
Throughput,6.870255229981795,catapult,LUT,4225,catapult_fpga_latency
Throughput,6.870255229981795,catapult,FF,1308,catapult_fpga_latency
Throughput,6.870255229981795,catapult,DSP,0,catapult_fpga_latency
Throughput,6.870255229981795,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.5677117261576665,catapult,CLB,477,catapult_fpga_latency
Throughput,5.5677117261576665,catapult,LUT,3001,catapult_fpga_latency
Throughput,5.5677117261576665,catapult,FF,1579,catapult_fpga_latency
Throughput,5.5677117261576665,catapult,DSP,0,catapult_fpga_latency
Throughput,5.5677117261576665,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.156403191755824,catapult,CLB,701,catapult_fpga_latency
Throughput,7.156403191755824,catapult,LUT,4174,catapult_fpga_latency
Throughput,7.156403191755824,catapult,FF,1294,catapult_fpga_latency
Throughput,7.156403191755824,catapult,DSP,0,catapult_fpga_latency
Throughput,7.156403191755824,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.156403191755824,catapult,CLB,701,catapult_fpga_latency
Throughput,7.156403191755824,catapult,LUT,4174,catapult_fpga_latency
Throughput,7.156403191755824,catapult,FF,1294,catapult_fpga_latency
Throughput,7.156403191755824,catapult,DSP,0,catapult_fpga_latency
Throughput,7.156403191755824,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.156403191755824,catapult,CLB,701,catapult_fpga_latency
Throughput,7.156403191755824,catapult,LUT,4174,catapult_fpga_latency
Throughput,7.156403191755824,catapult,FF,1294,catapult_fpga_latency
Throughput,7.156403191755824,catapult,DSP,0,catapult_fpga_latency
Throughput,7.156403191755824,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.156403191755824,catapult,CLB,701,catapult_fpga_latency
Throughput,7.156403191755824,catapult,LUT,4174,catapult_fpga_latency
Throughput,7.156403191755824,catapult,FF,1294,catapult_fpga_latency
Throughput,7.156403191755824,catapult,DSP,0,catapult_fpga_latency
Throughput,7.156403191755824,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.156403191755824,catapult,CLB,701,catapult_fpga_latency
Throughput,7.156403191755824,catapult,LUT,4174,catapult_fpga_latency
Throughput,7.156403191755824,catapult,FF,1294,catapult_fpga_latency
Throughput,7.156403191755824,catapult,DSP,0,catapult_fpga_latency
Throughput,7.156403191755824,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.156403191755824,catapult,CLB,701,catapult_fpga_latency
Throughput,7.156403191755824,catapult,LUT,4174,catapult_fpga_latency
Throughput,7.156403191755824,catapult,FF,1294,catapult_fpga_latency
Throughput,7.156403191755824,catapult,DSP,0,catapult_fpga_latency
Throughput,7.156403191755824,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.156403191755824,catapult,CLB,701,catapult_fpga_latency
Throughput,7.156403191755824,catapult,LUT,4174,catapult_fpga_latency
Throughput,7.156403191755824,catapult,FF,1294,catapult_fpga_latency
Throughput,7.156403191755824,catapult,DSP,0,catapult_fpga_latency
Throughput,7.156403191755824,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.380509641873278,catapult,CLB,514,catapult_fpga_latency
Throughput,5.380509641873278,catapult,LUT,3131,catapult_fpga_latency
Throughput,5.380509641873278,catapult,FF,1578,catapult_fpga_latency
Throughput,5.380509641873278,catapult,DSP,0,catapult_fpga_latency
Throughput,5.380509641873278,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.837139340899768,catapult,CLB,687,catapult_fpga_latency
Throughput,6.837139340899768,catapult,LUT,4389,catapult_fpga_latency
Throughput,6.837139340899768,catapult,FF,1496,catapult_fpga_latency
Throughput,6.837139340899768,catapult,DSP,0,catapult_fpga_latency
Throughput,6.837139340899768,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.837139340899768,catapult,CLB,687,catapult_fpga_latency
Throughput,6.837139340899768,catapult,LUT,4389,catapult_fpga_latency
Throughput,6.837139340899768,catapult,FF,1496,catapult_fpga_latency
Throughput,6.837139340899768,catapult,DSP,0,catapult_fpga_latency
Throughput,6.837139340899768,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.837139340899768,catapult,CLB,687,catapult_fpga_latency
Throughput,6.837139340899768,catapult,LUT,4389,catapult_fpga_latency
Throughput,6.837139340899768,catapult,FF,1496,catapult_fpga_latency
Throughput,6.837139340899768,catapult,DSP,0,catapult_fpga_latency
Throughput,6.837139340899768,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.837139340899768,catapult,CLB,687,catapult_fpga_latency
Throughput,6.837139340899768,catapult,LUT,4389,catapult_fpga_latency
Throughput,6.837139340899768,catapult,FF,1496,catapult_fpga_latency
Throughput,6.837139340899768,catapult,DSP,0,catapult_fpga_latency
Throughput,6.837139340899768,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.837139340899768,catapult,CLB,687,catapult_fpga_latency
Throughput,6.837139340899768,catapult,LUT,4389,catapult_fpga_latency
Throughput,6.837139340899768,catapult,FF,1496,catapult_fpga_latency
Throughput,6.837139340899768,catapult,DSP,0,catapult_fpga_latency
Throughput,6.837139340899768,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.837139340899768,catapult,CLB,687,catapult_fpga_latency
Throughput,6.837139340899768,catapult,LUT,4389,catapult_fpga_latency
Throughput,6.837139340899768,catapult,FF,1496,catapult_fpga_latency
Throughput,6.837139340899768,catapult,DSP,0,catapult_fpga_latency
Throughput,6.837139340899768,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.889045040576475,catapult,CLB,672,catapult_fpga_latency
Throughput,6.889045040576475,catapult,LUT,4362,catapult_fpga_latency
Throughput,6.889045040576475,catapult,FF,1481,catapult_fpga_latency
Throughput,6.889045040576475,catapult,DSP,0,catapult_fpga_latency
Throughput,6.889045040576475,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.224824184666185,catapult,CLB,483,catapult_fpga_latency
Throughput,5.224824184666185,catapult,LUT,3047,catapult_fpga_latency
Throughput,5.224824184666185,catapult,FF,1576,catapult_fpga_latency
Throughput,5.224824184666185,catapult,DSP,0,catapult_fpga_latency
Throughput,5.224824184666185,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.173806995896583,catapult,CLB,616,catapult_fpga_latency
Throughput,7.173806995896583,catapult,LUT,3989,catapult_fpga_latency
Throughput,7.173806995896583,catapult,FF,1287,catapult_fpga_latency
Throughput,7.173806995896583,catapult,DSP,0,catapult_fpga_latency
Throughput,7.173806995896583,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.173806995896583,catapult,CLB,616,catapult_fpga_latency
Throughput,7.173806995896583,catapult,LUT,3989,catapult_fpga_latency
Throughput,7.173806995896583,catapult,FF,1287,catapult_fpga_latency
Throughput,7.173806995896583,catapult,DSP,0,catapult_fpga_latency
Throughput,7.173806995896583,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.173806995896583,catapult,CLB,616,catapult_fpga_latency
Throughput,7.173806995896583,catapult,LUT,3989,catapult_fpga_latency
Throughput,7.173806995896583,catapult,FF,1287,catapult_fpga_latency
Throughput,7.173806995896583,catapult,DSP,0,catapult_fpga_latency
Throughput,7.173806995896583,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.173806995896583,catapult,CLB,616,catapult_fpga_latency
Throughput,7.173806995896583,catapult,LUT,3989,catapult_fpga_latency
Throughput,7.173806995896583,catapult,FF,1287,catapult_fpga_latency
Throughput,7.173806995896583,catapult,DSP,0,catapult_fpga_latency
Throughput,7.173806995896583,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.173806995896583,catapult,CLB,616,catapult_fpga_latency
Throughput,7.173806995896583,catapult,LUT,3989,catapult_fpga_latency
Throughput,7.173806995896583,catapult,FF,1287,catapult_fpga_latency
Throughput,7.173806995896583,catapult,DSP,0,catapult_fpga_latency
Throughput,7.173806995896583,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.173806995896583,catapult,CLB,616,catapult_fpga_latency
Throughput,7.173806995896583,catapult,LUT,3989,catapult_fpga_latency
Throughput,7.173806995896583,catapult,FF,1287,catapult_fpga_latency
Throughput,7.173806995896583,catapult,DSP,0,catapult_fpga_latency
Throughput,7.173806995896583,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.173806995896583,catapult,CLB,616,catapult_fpga_latency
Throughput,7.173806995896583,catapult,LUT,3989,catapult_fpga_latency
Throughput,7.173806995896583,catapult,FF,1287,catapult_fpga_latency
Throughput,7.173806995896583,catapult,DSP,0,catapult_fpga_latency
Throughput,7.173806995896583,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.922374159504613,catapult,CLB,520,catapult_fpga_latency
Throughput,4.922374159504613,catapult,LUT,3094,catapult_fpga_latency
Throughput,4.922374159504613,catapult,FF,1884,catapult_fpga_latency
Throughput,4.922374159504613,catapult,DSP,0,catapult_fpga_latency
Throughput,4.922374159504613,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.947237709824719,catapult,CLB,680,catapult_fpga_latency
Throughput,4.947237709824719,catapult,LUT,4389,catapult_fpga_latency
Throughput,4.947237709824719,catapult,FF,1369,catapult_fpga_latency
Throughput,4.947237709824719,catapult,DSP,0,catapult_fpga_latency
Throughput,4.947237709824719,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.947237709824719,catapult,CLB,680,catapult_fpga_latency
Throughput,4.947237709824719,catapult,LUT,4389,catapult_fpga_latency
Throughput,4.947237709824719,catapult,FF,1369,catapult_fpga_latency
Throughput,4.947237709824719,catapult,DSP,0,catapult_fpga_latency
Throughput,4.947237709824719,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.947237709824719,catapult,CLB,680,catapult_fpga_latency
Throughput,4.947237709824719,catapult,LUT,4389,catapult_fpga_latency
Throughput,4.947237709824719,catapult,FF,1369,catapult_fpga_latency
Throughput,4.947237709824719,catapult,DSP,0,catapult_fpga_latency
Throughput,4.947237709824719,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.947237709824719,catapult,CLB,680,catapult_fpga_latency
Throughput,4.947237709824719,catapult,LUT,4389,catapult_fpga_latency
Throughput,4.947237709824719,catapult,FF,1369,catapult_fpga_latency
Throughput,4.947237709824719,catapult,DSP,0,catapult_fpga_latency
Throughput,4.947237709824719,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.947237709824719,catapult,CLB,680,catapult_fpga_latency
Throughput,4.947237709824719,catapult,LUT,4389,catapult_fpga_latency
Throughput,4.947237709824719,catapult,FF,1369,catapult_fpga_latency
Throughput,4.947237709824719,catapult,DSP,0,catapult_fpga_latency
Throughput,4.947237709824719,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.947237709824719,catapult,CLB,680,catapult_fpga_latency
Throughput,4.947237709824719,catapult,LUT,4389,catapult_fpga_latency
Throughput,4.947237709824719,catapult,FF,1369,catapult_fpga_latency
Throughput,4.947237709824719,catapult,DSP,0,catapult_fpga_latency
Throughput,4.947237709824719,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.947237709824719,catapult,CLB,680,catapult_fpga_latency
Throughput,4.947237709824719,catapult,LUT,4389,catapult_fpga_latency
Throughput,4.947237709824719,catapult,FF,1369,catapult_fpga_latency
Throughput,4.947237709824719,catapult,DSP,0,catapult_fpga_latency
Throughput,4.947237709824719,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.6406942478594795,catapult,CLB,456,catapult_fpga_latency
Throughput,4.6406942478594795,catapult,LUT,2764,catapult_fpga_latency
Throughput,4.6406942478594795,catapult,FF,1863,catapult_fpga_latency
Throughput,4.6406942478594795,catapult,DSP,0,catapult_fpga_latency
Throughput,4.6406942478594795,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.046299800671157,catapult,CLB,654,catapult_fpga_latency
Throughput,5.046299800671157,catapult,LUT,4268,catapult_fpga_latency
Throughput,5.046299800671157,catapult,FF,1365,catapult_fpga_latency
Throughput,5.046299800671157,catapult,DSP,0,catapult_fpga_latency
Throughput,5.046299800671157,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.046299800671157,catapult,CLB,654,catapult_fpga_latency
Throughput,5.046299800671157,catapult,LUT,4268,catapult_fpga_latency
Throughput,5.046299800671157,catapult,FF,1365,catapult_fpga_latency
Throughput,5.046299800671157,catapult,DSP,0,catapult_fpga_latency
Throughput,5.046299800671157,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.046299800671157,catapult,CLB,654,catapult_fpga_latency
Throughput,5.046299800671157,catapult,LUT,4268,catapult_fpga_latency
Throughput,5.046299800671157,catapult,FF,1365,catapult_fpga_latency
Throughput,5.046299800671157,catapult,DSP,0,catapult_fpga_latency
Throughput,5.046299800671157,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.046299800671157,catapult,CLB,654,catapult_fpga_latency
Throughput,5.046299800671157,catapult,LUT,4268,catapult_fpga_latency
Throughput,5.046299800671157,catapult,FF,1365,catapult_fpga_latency
Throughput,5.046299800671157,catapult,DSP,0,catapult_fpga_latency
Throughput,5.046299800671157,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.046299800671157,catapult,CLB,654,catapult_fpga_latency
Throughput,5.046299800671157,catapult,LUT,4268,catapult_fpga_latency
Throughput,5.046299800671157,catapult,FF,1365,catapult_fpga_latency
Throughput,5.046299800671157,catapult,DSP,0,catapult_fpga_latency
Throughput,5.046299800671157,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.046299800671157,catapult,CLB,654,catapult_fpga_latency
Throughput,5.046299800671157,catapult,LUT,4268,catapult_fpga_latency
Throughput,5.046299800671157,catapult,FF,1365,catapult_fpga_latency
Throughput,5.046299800671157,catapult,DSP,0,catapult_fpga_latency
Throughput,5.046299800671157,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.046299800671157,catapult,CLB,654,catapult_fpga_latency
Throughput,5.046299800671157,catapult,LUT,4268,catapult_fpga_latency
Throughput,5.046299800671157,catapult,FF,1365,catapult_fpga_latency
Throughput,5.046299800671157,catapult,DSP,0,catapult_fpga_latency
Throughput,5.046299800671157,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.994774834516452,catapult,CLB,482,catapult_fpga_latency
Throughput,3.994774834516452,catapult,LUT,2985,catapult_fpga_latency
Throughput,3.994774834516452,catapult,FF,1866,catapult_fpga_latency
Throughput,3.994774834516452,catapult,DSP,0,catapult_fpga_latency
Throughput,3.994774834516452,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.790556854328747,catapult,CLB,737,catapult_fpga_latency
Throughput,4.790556854328747,catapult,LUT,4977,catapult_fpga_latency
Throughput,4.790556854328747,catapult,FF,1476,catapult_fpga_latency
Throughput,4.790556854328747,catapult,DSP,0,catapult_fpga_latency
Throughput,4.790556854328747,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.790556854328747,catapult,CLB,737,catapult_fpga_latency
Throughput,4.790556854328747,catapult,LUT,4977,catapult_fpga_latency
Throughput,4.790556854328747,catapult,FF,1476,catapult_fpga_latency
Throughput,4.790556854328747,catapult,DSP,0,catapult_fpga_latency
Throughput,4.790556854328747,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.896919837422261,catapult,CLB,737,catapult_fpga_latency
Throughput,4.896919837422261,catapult,LUT,4974,catapult_fpga_latency
Throughput,4.896919837422261,catapult,FF,1459,catapult_fpga_latency
Throughput,4.896919837422261,catapult,DSP,0,catapult_fpga_latency
Throughput,4.896919837422261,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.790556854328747,catapult,CLB,737,catapult_fpga_latency
Throughput,4.790556854328747,catapult,LUT,4977,catapult_fpga_latency
Throughput,4.790556854328747,catapult,FF,1476,catapult_fpga_latency
Throughput,4.790556854328747,catapult,DSP,0,catapult_fpga_latency
Throughput,4.790556854328747,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.790556854328747,catapult,CLB,737,catapult_fpga_latency
Throughput,4.790556854328747,catapult,LUT,4977,catapult_fpga_latency
Throughput,4.790556854328747,catapult,FF,1476,catapult_fpga_latency
Throughput,4.790556854328747,catapult,DSP,0,catapult_fpga_latency
Throughput,4.790556854328747,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.790556854328747,catapult,CLB,737,catapult_fpga_latency
Throughput,4.790556854328747,catapult,LUT,4977,catapult_fpga_latency
Throughput,4.790556854328747,catapult,FF,1476,catapult_fpga_latency
Throughput,4.790556854328747,catapult,DSP,0,catapult_fpga_latency
Throughput,4.790556854328747,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.790556854328747,catapult,CLB,737,catapult_fpga_latency
Throughput,4.790556854328747,catapult,LUT,4977,catapult_fpga_latency
Throughput,4.790556854328747,catapult,FF,1476,catapult_fpga_latency
Throughput,4.790556854328747,catapult,DSP,0,catapult_fpga_latency
Throughput,4.790556854328747,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.2593102940480385,catapult,CLB,446,catapult_fpga_latency
Throughput,5.2593102940480385,catapult,LUT,2768,catapult_fpga_latency
Throughput,5.2593102940480385,catapult,FF,1861,catapult_fpga_latency
Throughput,5.2593102940480385,catapult,DSP,0,catapult_fpga_latency
Throughput,5.2593102940480385,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.869900605328645,catapult,CLB,629,catapult_fpga_latency
Throughput,4.869900605328645,catapult,LUT,4159,catapult_fpga_latency
Throughput,4.869900605328645,catapult,FF,1363,catapult_fpga_latency
Throughput,4.869900605328645,catapult,DSP,0,catapult_fpga_latency
Throughput,4.869900605328645,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.869900605328645,catapult,CLB,629,catapult_fpga_latency
Throughput,4.869900605328645,catapult,LUT,4159,catapult_fpga_latency
Throughput,4.869900605328645,catapult,FF,1363,catapult_fpga_latency
Throughput,4.869900605328645,catapult,DSP,0,catapult_fpga_latency
Throughput,4.869900605328645,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.869900605328645,catapult,CLB,629,catapult_fpga_latency
Throughput,4.869900605328645,catapult,LUT,4159,catapult_fpga_latency
Throughput,4.869900605328645,catapult,FF,1363,catapult_fpga_latency
Throughput,4.869900605328645,catapult,DSP,0,catapult_fpga_latency
Throughput,4.869900605328645,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.869900605328645,catapult,CLB,629,catapult_fpga_latency
Throughput,4.869900605328645,catapult,LUT,4159,catapult_fpga_latency
Throughput,4.869900605328645,catapult,FF,1363,catapult_fpga_latency
Throughput,4.869900605328645,catapult,DSP,0,catapult_fpga_latency
Throughput,4.869900605328645,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.869900605328645,catapult,CLB,629,catapult_fpga_latency
Throughput,4.869900605328645,catapult,LUT,4159,catapult_fpga_latency
Throughput,4.869900605328645,catapult,FF,1363,catapult_fpga_latency
Throughput,4.869900605328645,catapult,DSP,0,catapult_fpga_latency
Throughput,4.869900605328645,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.869900605328645,catapult,CLB,629,catapult_fpga_latency
Throughput,4.869900605328645,catapult,LUT,4159,catapult_fpga_latency
Throughput,4.869900605328645,catapult,FF,1363,catapult_fpga_latency
Throughput,4.869900605328645,catapult,DSP,0,catapult_fpga_latency
Throughput,4.869900605328645,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.869900605328645,catapult,CLB,629,catapult_fpga_latency
Throughput,4.869900605328645,catapult,LUT,4159,catapult_fpga_latency
Throughput,4.869900605328645,catapult,FF,1363,catapult_fpga_latency
Throughput,4.869900605328645,catapult,DSP,0,catapult_fpga_latency
Throughput,4.869900605328645,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.25443469503991,catapult,CLB,480,catapult_fpga_latency
Throughput,8.25443469503991,catapult,LUT,2982,catapult_fpga_latency
Throughput,8.25443469503991,catapult,FF,1539,catapult_fpga_latency
Throughput,8.25443469503991,catapult,DSP,0,catapult_fpga_latency
Throughput,8.25443469503991,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.795055864414099,catapult,CLB,346,catapult_fpga_latency
Throughput,10.795055864414099,catapult,LUT,1996,catapult_fpga_latency
Throughput,10.795055864414099,catapult,FF,1242,catapult_fpga_latency
Throughput,10.795055864414099,catapult,DSP,0,catapult_fpga_latency
Throughput,10.795055864414099,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.795055864414099,catapult,CLB,346,catapult_fpga_latency
Throughput,10.795055864414099,catapult,LUT,1996,catapult_fpga_latency
Throughput,10.795055864414099,catapult,FF,1242,catapult_fpga_latency
Throughput,10.795055864414099,catapult,DSP,0,catapult_fpga_latency
Throughput,10.795055864414099,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.795055864414099,catapult,CLB,346,catapult_fpga_latency
Throughput,10.795055864414099,catapult,LUT,1996,catapult_fpga_latency
Throughput,10.795055864414099,catapult,FF,1242,catapult_fpga_latency
Throughput,10.795055864414099,catapult,DSP,0,catapult_fpga_latency
Throughput,10.795055864414099,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.795055864414099,catapult,CLB,346,catapult_fpga_latency
Throughput,10.795055864414099,catapult,LUT,1996,catapult_fpga_latency
Throughput,10.795055864414099,catapult,FF,1242,catapult_fpga_latency
Throughput,10.795055864414099,catapult,DSP,0,catapult_fpga_latency
Throughput,10.795055864414099,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.795055864414099,catapult,CLB,346,catapult_fpga_latency
Throughput,10.795055864414099,catapult,LUT,1996,catapult_fpga_latency
Throughput,10.795055864414099,catapult,FF,1242,catapult_fpga_latency
Throughput,10.795055864414099,catapult,DSP,0,catapult_fpga_latency
Throughput,10.795055864414099,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.795055864414099,catapult,CLB,346,catapult_fpga_latency
Throughput,10.795055864414099,catapult,LUT,1996,catapult_fpga_latency
Throughput,10.795055864414099,catapult,FF,1242,catapult_fpga_latency
Throughput,10.795055864414099,catapult,DSP,0,catapult_fpga_latency
Throughput,10.795055864414099,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.795055864414099,catapult,CLB,346,catapult_fpga_latency
Throughput,10.795055864414099,catapult,LUT,1996,catapult_fpga_latency
Throughput,10.795055864414099,catapult,FF,1242,catapult_fpga_latency
Throughput,10.795055864414099,catapult,DSP,0,catapult_fpga_latency
Throughput,10.795055864414099,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.481166164181672,catapult,CLB,428,catapult_fpga_latency
Throughput,7.481166164181672,catapult,LUT,2692,catapult_fpga_latency
Throughput,7.481166164181672,catapult,FF,1529,catapult_fpga_latency
Throughput,7.481166164181672,catapult,DSP,0,catapult_fpga_latency
Throughput,7.481166164181672,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.731393069029613,catapult,CLB,271,catapult_fpga_latency
Throughput,12.731393069029613,catapult,LUT,1803,catapult_fpga_latency
Throughput,12.731393069029613,catapult,FF,1224,catapult_fpga_latency
Throughput,12.731393069029613,catapult,DSP,0,catapult_fpga_latency
Throughput,12.731393069029613,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.731393069029613,catapult,CLB,271,catapult_fpga_latency
Throughput,12.731393069029613,catapult,LUT,1803,catapult_fpga_latency
Throughput,12.731393069029613,catapult,FF,1224,catapult_fpga_latency
Throughput,12.731393069029613,catapult,DSP,0,catapult_fpga_latency
Throughput,12.731393069029613,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.731393069029613,catapult,CLB,271,catapult_fpga_latency
Throughput,12.731393069029613,catapult,LUT,1803,catapult_fpga_latency
Throughput,12.731393069029613,catapult,FF,1224,catapult_fpga_latency
Throughput,12.731393069029613,catapult,DSP,0,catapult_fpga_latency
Throughput,12.731393069029613,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.731393069029613,catapult,CLB,271,catapult_fpga_latency
Throughput,12.731393069029613,catapult,LUT,1803,catapult_fpga_latency
Throughput,12.731393069029613,catapult,FF,1224,catapult_fpga_latency
Throughput,12.731393069029613,catapult,DSP,0,catapult_fpga_latency
Throughput,12.731393069029613,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.731393069029613,catapult,CLB,271,catapult_fpga_latency
Throughput,12.731393069029613,catapult,LUT,1803,catapult_fpga_latency
Throughput,12.731393069029613,catapult,FF,1224,catapult_fpga_latency
Throughput,12.731393069029613,catapult,DSP,0,catapult_fpga_latency
Throughput,12.731393069029613,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.731393069029613,catapult,CLB,271,catapult_fpga_latency
Throughput,12.731393069029613,catapult,LUT,1803,catapult_fpga_latency
Throughput,12.731393069029613,catapult,FF,1224,catapult_fpga_latency
Throughput,12.731393069029613,catapult,DSP,0,catapult_fpga_latency
Throughput,12.731393069029613,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.821992281160647,catapult,CLB,274,catapult_fpga_latency
Throughput,12.821992281160647,catapult,LUT,1803,catapult_fpga_latency
Throughput,12.821992281160647,catapult,FF,1224,catapult_fpga_latency
Throughput,12.821992281160647,catapult,DSP,0,catapult_fpga_latency
Throughput,12.821992281160647,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.206999437854044,catapult,CLB,467,catapult_fpga_latency
Throughput,7.206999437854044,catapult,LUT,2852,catapult_fpga_latency
Throughput,7.206999437854044,catapult,FF,1536,catapult_fpga_latency
Throughput,7.206999437854044,catapult,DSP,0,catapult_fpga_latency
Throughput,7.206999437854044,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.644968209236788,catapult,CLB,345,catapult_fpga_latency
Throughput,11.644968209236788,catapult,LUT,2211,catapult_fpga_latency
Throughput,11.644968209236788,catapult,FF,1461,catapult_fpga_latency
Throughput,11.644968209236788,catapult,DSP,0,catapult_fpga_latency
Throughput,11.644968209236788,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.644968209236788,catapult,CLB,345,catapult_fpga_latency
Throughput,11.644968209236788,catapult,LUT,2211,catapult_fpga_latency
Throughput,11.644968209236788,catapult,FF,1461,catapult_fpga_latency
Throughput,11.644968209236788,catapult,DSP,0,catapult_fpga_latency
Throughput,11.644968209236788,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.644968209236788,catapult,CLB,345,catapult_fpga_latency
Throughput,11.644968209236788,catapult,LUT,2211,catapult_fpga_latency
Throughput,11.644968209236788,catapult,FF,1461,catapult_fpga_latency
Throughput,11.644968209236788,catapult,DSP,0,catapult_fpga_latency
Throughput,11.644968209236788,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.644968209236788,catapult,CLB,345,catapult_fpga_latency
Throughput,11.644968209236788,catapult,LUT,2211,catapult_fpga_latency
Throughput,11.644968209236788,catapult,FF,1461,catapult_fpga_latency
Throughput,11.644968209236788,catapult,DSP,0,catapult_fpga_latency
Throughput,11.644968209236788,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.644968209236788,catapult,CLB,345,catapult_fpga_latency
Throughput,11.644968209236788,catapult,LUT,2211,catapult_fpga_latency
Throughput,11.644968209236788,catapult,FF,1461,catapult_fpga_latency
Throughput,11.644968209236788,catapult,DSP,0,catapult_fpga_latency
Throughput,11.644968209236788,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.644968209236788,catapult,CLB,345,catapult_fpga_latency
Throughput,11.644968209236788,catapult,LUT,2211,catapult_fpga_latency
Throughput,11.644968209236788,catapult,FF,1461,catapult_fpga_latency
Throughput,11.644968209236788,catapult,DSP,0,catapult_fpga_latency
Throughput,11.644968209236788,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.644968209236788,catapult,CLB,345,catapult_fpga_latency
Throughput,11.644968209236788,catapult,LUT,2211,catapult_fpga_latency
Throughput,11.644968209236788,catapult,FF,1461,catapult_fpga_latency
Throughput,11.644968209236788,catapult,DSP,0,catapult_fpga_latency
Throughput,11.644968209236788,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.523550570225533,catapult,CLB,381,catapult_fpga_latency
Throughput,8.523550570225533,catapult,LUT,2458,catapult_fpga_latency
Throughput,8.523550570225533,catapult,FF,1518,catapult_fpga_latency
Throughput,8.523550570225533,catapult,DSP,0,catapult_fpga_latency
Throughput,8.523550570225533,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.31592943386405,catapult,CLB,266,catapult_fpga_latency
Throughput,11.31592943386405,catapult,LUT,1633,catapult_fpga_latency
Throughput,11.31592943386405,catapult,FF,1226,catapult_fpga_latency
Throughput,11.31592943386405,catapult,DSP,0,catapult_fpga_latency
Throughput,11.31592943386405,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.31592943386405,catapult,CLB,266,catapult_fpga_latency
Throughput,11.31592943386405,catapult,LUT,1633,catapult_fpga_latency
Throughput,11.31592943386405,catapult,FF,1226,catapult_fpga_latency
Throughput,11.31592943386405,catapult,DSP,0,catapult_fpga_latency
Throughput,11.31592943386405,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.31592943386405,catapult,CLB,266,catapult_fpga_latency
Throughput,11.31592943386405,catapult,LUT,1633,catapult_fpga_latency
Throughput,11.31592943386405,catapult,FF,1226,catapult_fpga_latency
Throughput,11.31592943386405,catapult,DSP,0,catapult_fpga_latency
Throughput,11.31592943386405,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.31592943386405,catapult,CLB,266,catapult_fpga_latency
Throughput,11.31592943386405,catapult,LUT,1633,catapult_fpga_latency
Throughput,11.31592943386405,catapult,FF,1226,catapult_fpga_latency
Throughput,11.31592943386405,catapult,DSP,0,catapult_fpga_latency
Throughput,11.31592943386405,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.31592943386405,catapult,CLB,266,catapult_fpga_latency
Throughput,11.31592943386405,catapult,LUT,1633,catapult_fpga_latency
Throughput,11.31592943386405,catapult,FF,1226,catapult_fpga_latency
Throughput,11.31592943386405,catapult,DSP,0,catapult_fpga_latency
Throughput,11.31592943386405,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.31592943386405,catapult,CLB,266,catapult_fpga_latency
Throughput,11.31592943386405,catapult,LUT,1633,catapult_fpga_latency
Throughput,11.31592943386405,catapult,FF,1226,catapult_fpga_latency
Throughput,11.31592943386405,catapult,DSP,0,catapult_fpga_latency
Throughput,11.31592943386405,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.31592943386405,catapult,CLB,266,catapult_fpga_latency
Throughput,11.31592943386405,catapult,LUT,1633,catapult_fpga_latency
Throughput,11.31592943386405,catapult,FF,1226,catapult_fpga_latency
Throughput,11.31592943386405,catapult,DSP,0,catapult_fpga_latency
Throughput,11.31592943386405,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.381204528821732,catapult,CLB,485,catapult_fpga_latency
Throughput,5.381204528821732,catapult,LUT,2926,catapult_fpga_latency
Throughput,5.381204528821732,catapult,FF,1799,catapult_fpga_latency
Throughput,5.381204528821732,catapult,DSP,0,catapult_fpga_latency
Throughput,5.381204528821732,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.8428962067917825,catapult,CLB,479,catapult_fpga_latency
Throughput,5.8428962067917825,catapult,LUT,2830,catapult_fpga_latency
Throughput,5.8428962067917825,catapult,FF,1261,catapult_fpga_latency
Throughput,5.8428962067917825,catapult,DSP,0,catapult_fpga_latency
Throughput,5.8428962067917825,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.8428962067917825,catapult,CLB,479,catapult_fpga_latency
Throughput,5.8428962067917825,catapult,LUT,2830,catapult_fpga_latency
Throughput,5.8428962067917825,catapult,FF,1261,catapult_fpga_latency
Throughput,5.8428962067917825,catapult,DSP,0,catapult_fpga_latency
Throughput,5.8428962067917825,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.8428962067917825,catapult,CLB,479,catapult_fpga_latency
Throughput,5.8428962067917825,catapult,LUT,2830,catapult_fpga_latency
Throughput,5.8428962067917825,catapult,FF,1261,catapult_fpga_latency
Throughput,5.8428962067917825,catapult,DSP,0,catapult_fpga_latency
Throughput,5.8428962067917825,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.683174393889451,catapult,CLB,476,catapult_fpga_latency
Throughput,5.683174393889451,catapult,LUT,2829,catapult_fpga_latency
Throughput,5.683174393889451,catapult,FF,1261,catapult_fpga_latency
Throughput,5.683174393889451,catapult,DSP,0,catapult_fpga_latency
Throughput,5.683174393889451,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.8428962067917825,catapult,CLB,479,catapult_fpga_latency
Throughput,5.8428962067917825,catapult,LUT,2830,catapult_fpga_latency
Throughput,5.8428962067917825,catapult,FF,1261,catapult_fpga_latency
Throughput,5.8428962067917825,catapult,DSP,0,catapult_fpga_latency
Throughput,5.8428962067917825,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.8428962067917825,catapult,CLB,479,catapult_fpga_latency
Throughput,5.8428962067917825,catapult,LUT,2830,catapult_fpga_latency
Throughput,5.8428962067917825,catapult,FF,1261,catapult_fpga_latency
Throughput,5.8428962067917825,catapult,DSP,0,catapult_fpga_latency
Throughput,5.8428962067917825,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.8428962067917825,catapult,CLB,479,catapult_fpga_latency
Throughput,5.8428962067917825,catapult,LUT,2830,catapult_fpga_latency
Throughput,5.8428962067917825,catapult,FF,1261,catapult_fpga_latency
Throughput,5.8428962067917825,catapult,DSP,0,catapult_fpga_latency
Throughput,5.8428962067917825,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.412895682674404,catapult,CLB,423,catapult_fpga_latency
Throughput,5.412895682674404,catapult,LUT,2579,catapult_fpga_latency
Throughput,5.412895682674404,catapult,FF,1781,catapult_fpga_latency
Throughput,5.412895682674404,catapult,DSP,0,catapult_fpga_latency
Throughput,5.412895682674404,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.862317608643401,catapult,CLB,428,catapult_fpga_latency
Throughput,5.862317608643401,catapult,LUT,2651,catapult_fpga_latency
Throughput,5.862317608643401,catapult,FF,1228,catapult_fpga_latency
Throughput,5.862317608643401,catapult,DSP,0,catapult_fpga_latency
Throughput,5.862317608643401,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.862317608643401,catapult,CLB,428,catapult_fpga_latency
Throughput,5.862317608643401,catapult,LUT,2651,catapult_fpga_latency
Throughput,5.862317608643401,catapult,FF,1228,catapult_fpga_latency
Throughput,5.862317608643401,catapult,DSP,0,catapult_fpga_latency
Throughput,5.862317608643401,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.862317608643401,catapult,CLB,428,catapult_fpga_latency
Throughput,5.862317608643401,catapult,LUT,2651,catapult_fpga_latency
Throughput,5.862317608643401,catapult,FF,1228,catapult_fpga_latency
Throughput,5.862317608643401,catapult,DSP,0,catapult_fpga_latency
Throughput,5.862317608643401,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.862317608643401,catapult,CLB,428,catapult_fpga_latency
Throughput,5.862317608643401,catapult,LUT,2651,catapult_fpga_latency
Throughput,5.862317608643401,catapult,FF,1228,catapult_fpga_latency
Throughput,5.862317608643401,catapult,DSP,0,catapult_fpga_latency
Throughput,5.862317608643401,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.862317608643401,catapult,CLB,428,catapult_fpga_latency
Throughput,5.862317608643401,catapult,LUT,2651,catapult_fpga_latency
Throughput,5.862317608643401,catapult,FF,1228,catapult_fpga_latency
Throughput,5.862317608643401,catapult,DSP,0,catapult_fpga_latency
Throughput,5.862317608643401,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.862317608643401,catapult,CLB,428,catapult_fpga_latency
Throughput,5.862317608643401,catapult,LUT,2651,catapult_fpga_latency
Throughput,5.862317608643401,catapult,FF,1228,catapult_fpga_latency
Throughput,5.862317608643401,catapult,DSP,0,catapult_fpga_latency
Throughput,5.862317608643401,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.862317608643401,catapult,CLB,428,catapult_fpga_latency
Throughput,5.862317608643401,catapult,LUT,2651,catapult_fpga_latency
Throughput,5.862317608643401,catapult,FF,1228,catapult_fpga_latency
Throughput,5.862317608643401,catapult,DSP,0,catapult_fpga_latency
Throughput,5.862317608643401,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.201803985622214,catapult,CLB,464,catapult_fpga_latency
Throughput,5.201803985622214,catapult,LUT,2777,catapult_fpga_latency
Throughput,5.201803985622214,catapult,FF,1794,catapult_fpga_latency
Throughput,5.201803985622214,catapult,DSP,0,catapult_fpga_latency
Throughput,5.201803985622214,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.597004483200592,catapult,CLB,549,catapult_fpga_latency
Throughput,5.597004483200592,catapult,LUT,3184,catapult_fpga_latency
Throughput,5.597004483200592,catapult,FF,1477,catapult_fpga_latency
Throughput,5.597004483200592,catapult,DSP,0,catapult_fpga_latency
Throughput,5.597004483200592,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.597004483200592,catapult,CLB,549,catapult_fpga_latency
Throughput,5.597004483200592,catapult,LUT,3184,catapult_fpga_latency
Throughput,5.597004483200592,catapult,FF,1477,catapult_fpga_latency
Throughput,5.597004483200592,catapult,DSP,0,catapult_fpga_latency
Throughput,5.597004483200592,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.597004483200592,catapult,CLB,549,catapult_fpga_latency
Throughput,5.597004483200592,catapult,LUT,3184,catapult_fpga_latency
Throughput,5.597004483200592,catapult,FF,1477,catapult_fpga_latency
Throughput,5.597004483200592,catapult,DSP,0,catapult_fpga_latency
Throughput,5.597004483200592,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.597004483200592,catapult,CLB,549,catapult_fpga_latency
Throughput,5.597004483200592,catapult,LUT,3184,catapult_fpga_latency
Throughput,5.597004483200592,catapult,FF,1477,catapult_fpga_latency
Throughput,5.597004483200592,catapult,DSP,0,catapult_fpga_latency
Throughput,5.597004483200592,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.597004483200592,catapult,CLB,549,catapult_fpga_latency
Throughput,5.597004483200592,catapult,LUT,3184,catapult_fpga_latency
Throughput,5.597004483200592,catapult,FF,1477,catapult_fpga_latency
Throughput,5.597004483200592,catapult,DSP,0,catapult_fpga_latency
Throughput,5.597004483200592,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.597004483200592,catapult,CLB,549,catapult_fpga_latency
Throughput,5.597004483200592,catapult,LUT,3184,catapult_fpga_latency
Throughput,5.597004483200592,catapult,FF,1477,catapult_fpga_latency
Throughput,5.597004483200592,catapult,DSP,0,catapult_fpga_latency
Throughput,5.597004483200592,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.597004483200592,catapult,CLB,549,catapult_fpga_latency
Throughput,5.597004483200592,catapult,LUT,3184,catapult_fpga_latency
Throughput,5.597004483200592,catapult,FF,1477,catapult_fpga_latency
Throughput,5.597004483200592,catapult,DSP,0,catapult_fpga_latency
Throughput,5.597004483200592,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.237055308541113,catapult,CLB,387,catapult_fpga_latency
Throughput,5.237055308541113,catapult,LUT,2325,catapult_fpga_latency
Throughput,5.237055308541113,catapult,FF,1775,catapult_fpga_latency
Throughput,5.237055308541113,catapult,DSP,0,catapult_fpga_latency
Throughput,5.237055308541113,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.130268199233717,catapult,CLB,426,catapult_fpga_latency
Throughput,6.130268199233717,catapult,LUT,2548,catapult_fpga_latency
Throughput,6.130268199233717,catapult,FF,1237,catapult_fpga_latency
Throughput,6.130268199233717,catapult,DSP,0,catapult_fpga_latency
Throughput,6.130268199233717,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.130268199233717,catapult,CLB,426,catapult_fpga_latency
Throughput,6.130268199233717,catapult,LUT,2548,catapult_fpga_latency
Throughput,6.130268199233717,catapult,FF,1237,catapult_fpga_latency
Throughput,6.130268199233717,catapult,DSP,0,catapult_fpga_latency
Throughput,6.130268199233717,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.130268199233717,catapult,CLB,426,catapult_fpga_latency
Throughput,6.130268199233717,catapult,LUT,2548,catapult_fpga_latency
Throughput,6.130268199233717,catapult,FF,1237,catapult_fpga_latency
Throughput,6.130268199233717,catapult,DSP,0,catapult_fpga_latency
Throughput,6.130268199233717,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.130268199233717,catapult,CLB,426,catapult_fpga_latency
Throughput,6.130268199233717,catapult,LUT,2548,catapult_fpga_latency
Throughput,6.130268199233717,catapult,FF,1237,catapult_fpga_latency
Throughput,6.130268199233717,catapult,DSP,0,catapult_fpga_latency
Throughput,6.130268199233717,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.130268199233717,catapult,CLB,426,catapult_fpga_latency
Throughput,6.130268199233717,catapult,LUT,2548,catapult_fpga_latency
Throughput,6.130268199233717,catapult,FF,1237,catapult_fpga_latency
Throughput,6.130268199233717,catapult,DSP,0,catapult_fpga_latency
Throughput,6.130268199233717,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.130268199233717,catapult,CLB,426,catapult_fpga_latency
Throughput,6.130268199233717,catapult,LUT,2548,catapult_fpga_latency
Throughput,6.130268199233717,catapult,FF,1237,catapult_fpga_latency
Throughput,6.130268199233717,catapult,DSP,0,catapult_fpga_latency
Throughput,6.130268199233717,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.6533644661430693,catapult,CLB,537,catapult_fpga_latency
Throughput,2.6533644661430693,catapult,LUT,3312,catapult_fpga_latency
Throughput,2.6533644661430693,catapult,FF,1632,catapult_fpga_latency
Throughput,2.6533644661430693,catapult,DSP,0,catapult_fpga_latency
Throughput,2.6533644661430693,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.59207014594581,catapult,CLB,722,catapult_fpga_latency
Throughput,3.59207014594581,catapult,LUT,4422,catapult_fpga_latency
Throughput,3.59207014594581,catapult,FF,1395,catapult_fpga_latency
Throughput,3.59207014594581,catapult,DSP,0,catapult_fpga_latency
Throughput,3.59207014594581,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.6184293845413458,catapult,CLB,713,catapult_fpga_latency
Throughput,3.6184293845413458,catapult,LUT,4423,catapult_fpga_latency
Throughput,3.6184293845413458,catapult,FF,1395,catapult_fpga_latency
Throughput,3.6184293845413458,catapult,DSP,0,catapult_fpga_latency
Throughput,3.6184293845413458,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.59207014594581,catapult,CLB,722,catapult_fpga_latency
Throughput,3.59207014594581,catapult,LUT,4422,catapult_fpga_latency
Throughput,3.59207014594581,catapult,FF,1395,catapult_fpga_latency
Throughput,3.59207014594581,catapult,DSP,0,catapult_fpga_latency
Throughput,3.59207014594581,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.59207014594581,catapult,CLB,722,catapult_fpga_latency
Throughput,3.59207014594581,catapult,LUT,4422,catapult_fpga_latency
Throughput,3.59207014594581,catapult,FF,1395,catapult_fpga_latency
Throughput,3.59207014594581,catapult,DSP,0,catapult_fpga_latency
Throughput,3.59207014594581,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.59207014594581,catapult,CLB,722,catapult_fpga_latency
Throughput,3.59207014594581,catapult,LUT,4422,catapult_fpga_latency
Throughput,3.59207014594581,catapult,FF,1395,catapult_fpga_latency
Throughput,3.59207014594581,catapult,DSP,0,catapult_fpga_latency
Throughput,3.59207014594581,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.59207014594581,catapult,CLB,722,catapult_fpga_latency
Throughput,3.59207014594581,catapult,LUT,4422,catapult_fpga_latency
Throughput,3.59207014594581,catapult,FF,1395,catapult_fpga_latency
Throughput,3.59207014594581,catapult,DSP,0,catapult_fpga_latency
Throughput,3.59207014594581,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.6931384219286105,catapult,CLB,493,catapult_fpga_latency
Throughput,2.6931384219286105,catapult,LUT,2914,catapult_fpga_latency
Throughput,2.6931384219286105,catapult,FF,1612,catapult_fpga_latency
Throughput,2.6931384219286105,catapult,DSP,0,catapult_fpga_latency
Throughput,2.6931384219286105,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.572832184072314,catapult,CLB,682,catapult_fpga_latency
Throughput,3.572832184072314,catapult,LUT,4175,catapult_fpga_latency
Throughput,3.572832184072314,catapult,FF,1368,catapult_fpga_latency
Throughput,3.572832184072314,catapult,DSP,0,catapult_fpga_latency
Throughput,3.572832184072314,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.572832184072314,catapult,CLB,682,catapult_fpga_latency
Throughput,3.572832184072314,catapult,LUT,4175,catapult_fpga_latency
Throughput,3.572832184072314,catapult,FF,1368,catapult_fpga_latency
Throughput,3.572832184072314,catapult,DSP,0,catapult_fpga_latency
Throughput,3.572832184072314,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.518884091476911,catapult,CLB,693,catapult_fpga_latency
Throughput,3.518884091476911,catapult,LUT,4175,catapult_fpga_latency
Throughput,3.518884091476911,catapult,FF,1368,catapult_fpga_latency
Throughput,3.518884091476911,catapult,DSP,0,catapult_fpga_latency
Throughput,3.518884091476911,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.572832184072314,catapult,CLB,682,catapult_fpga_latency
Throughput,3.572832184072314,catapult,LUT,4175,catapult_fpga_latency
Throughput,3.572832184072314,catapult,FF,1368,catapult_fpga_latency
Throughput,3.572832184072314,catapult,DSP,0,catapult_fpga_latency
Throughput,3.572832184072314,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.572832184072314,catapult,CLB,682,catapult_fpga_latency
Throughput,3.572832184072314,catapult,LUT,4175,catapult_fpga_latency
Throughput,3.572832184072314,catapult,FF,1368,catapult_fpga_latency
Throughput,3.572832184072314,catapult,DSP,0,catapult_fpga_latency
Throughput,3.572832184072314,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.572832184072314,catapult,CLB,682,catapult_fpga_latency
Throughput,3.572832184072314,catapult,LUT,4175,catapult_fpga_latency
Throughput,3.572832184072314,catapult,FF,1368,catapult_fpga_latency
Throughput,3.572832184072314,catapult,DSP,0,catapult_fpga_latency
Throughput,3.572832184072314,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.572832184072314,catapult,CLB,682,catapult_fpga_latency
Throughput,3.572832184072314,catapult,LUT,4175,catapult_fpga_latency
Throughput,3.572832184072314,catapult,FF,1368,catapult_fpga_latency
Throughput,3.572832184072314,catapult,DSP,0,catapult_fpga_latency
Throughput,3.572832184072314,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3638258994948504,catapult,CLB,517,catapult_fpga_latency
Throughput,2.3638258994948504,catapult,LUT,3094,catapult_fpga_latency
Throughput,2.3638258994948504,catapult,FF,1615,catapult_fpga_latency
Throughput,2.3638258994948504,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3638258994948504,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4896462196662505,catapult,CLB,716,catapult_fpga_latency
Throughput,3.4896462196662505,catapult,LUT,4635,catapult_fpga_latency
Throughput,3.4896462196662505,catapult,FF,1514,catapult_fpga_latency
Throughput,3.4896462196662505,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4896462196662505,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4896462196662505,catapult,CLB,716,catapult_fpga_latency
Throughput,3.4896462196662505,catapult,LUT,4635,catapult_fpga_latency
Throughput,3.4896462196662505,catapult,FF,1514,catapult_fpga_latency
Throughput,3.4896462196662505,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4896462196662505,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4896462196662505,catapult,CLB,716,catapult_fpga_latency
Throughput,3.4896462196662505,catapult,LUT,4635,catapult_fpga_latency
Throughput,3.4896462196662505,catapult,FF,1514,catapult_fpga_latency
Throughput,3.4896462196662505,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4896462196662505,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4896462196662505,catapult,CLB,716,catapult_fpga_latency
Throughput,3.4896462196662505,catapult,LUT,4635,catapult_fpga_latency
Throughput,3.4896462196662505,catapult,FF,1514,catapult_fpga_latency
Throughput,3.4896462196662505,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4896462196662505,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4896462196662505,catapult,CLB,716,catapult_fpga_latency
Throughput,3.4896462196662505,catapult,LUT,4635,catapult_fpga_latency
Throughput,3.4896462196662505,catapult,FF,1514,catapult_fpga_latency
Throughput,3.4896462196662505,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4896462196662505,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4896462196662505,catapult,CLB,716,catapult_fpga_latency
Throughput,3.4896462196662505,catapult,LUT,4635,catapult_fpga_latency
Throughput,3.4896462196662505,catapult,FF,1514,catapult_fpga_latency
Throughput,3.4896462196662505,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4896462196662505,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4896462196662505,catapult,CLB,716,catapult_fpga_latency
Throughput,3.4896462196662505,catapult,LUT,4635,catapult_fpga_latency
Throughput,3.4896462196662505,catapult,FF,1514,catapult_fpga_latency
Throughput,3.4896462196662505,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4896462196662505,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.516033422987991,catapult,CLB,464,catapult_fpga_latency
Throughput,2.516033422987991,catapult,LUT,2742,catapult_fpga_latency
Throughput,2.516033422987991,catapult,FF,1611,catapult_fpga_latency
Throughput,2.516033422987991,catapult,DSP,0,catapult_fpga_latency
Throughput,2.516033422987991,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.5294782019426245,catapult,CLB,604,catapult_fpga_latency
Throughput,3.5294782019426245,catapult,LUT,3775,catapult_fpga_latency
Throughput,3.5294782019426245,catapult,FF,1367,catapult_fpga_latency
Throughput,3.5294782019426245,catapult,DSP,0,catapult_fpga_latency
Throughput,3.5294782019426245,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.5294782019426245,catapult,CLB,604,catapult_fpga_latency
Throughput,3.5294782019426245,catapult,LUT,3775,catapult_fpga_latency
Throughput,3.5294782019426245,catapult,FF,1367,catapult_fpga_latency
Throughput,3.5294782019426245,catapult,DSP,0,catapult_fpga_latency
Throughput,3.5294782019426245,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.5294782019426245,catapult,CLB,604,catapult_fpga_latency
Throughput,3.5294782019426245,catapult,LUT,3775,catapult_fpga_latency
Throughput,3.5294782019426245,catapult,FF,1367,catapult_fpga_latency
Throughput,3.5294782019426245,catapult,DSP,0,catapult_fpga_latency
Throughput,3.5294782019426245,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.5294782019426245,catapult,CLB,604,catapult_fpga_latency
Throughput,3.5294782019426245,catapult,LUT,3775,catapult_fpga_latency
Throughput,3.5294782019426245,catapult,FF,1367,catapult_fpga_latency
Throughput,3.5294782019426245,catapult,DSP,0,catapult_fpga_latency
Throughput,3.5294782019426245,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.5294782019426245,catapult,CLB,604,catapult_fpga_latency
Throughput,3.5294782019426245,catapult,LUT,3775,catapult_fpga_latency
Throughput,3.5294782019426245,catapult,FF,1367,catapult_fpga_latency
Throughput,3.5294782019426245,catapult,DSP,0,catapult_fpga_latency
Throughput,3.5294782019426245,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.5294782019426245,catapult,CLB,604,catapult_fpga_latency
Throughput,3.5294782019426245,catapult,LUT,3775,catapult_fpga_latency
Throughput,3.5294782019426245,catapult,FF,1367,catapult_fpga_latency
Throughput,3.5294782019426245,catapult,DSP,0,catapult_fpga_latency
Throughput,3.5294782019426245,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.5294782019426245,catapult,CLB,604,catapult_fpga_latency
Throughput,3.5294782019426245,catapult,LUT,3775,catapult_fpga_latency
Throughput,3.5294782019426245,catapult,FF,1367,catapult_fpga_latency
Throughput,3.5294782019426245,catapult,DSP,0,catapult_fpga_latency
Throughput,3.5294782019426245,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.2968757895510525,catapult,CLB,556,catapult_fpga_latency
Throughput,2.2968757895510525,catapult,LUT,3385,catapult_fpga_latency
Throughput,2.2968757895510525,catapult,FF,1919,catapult_fpga_latency
Throughput,2.2968757895510525,catapult,DSP,0,catapult_fpga_latency
Throughput,2.2968757895510525,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.213153212170572,catapult,CLB,725,catapult_fpga_latency
Throughput,2.213153212170572,catapult,LUT,4814,catapult_fpga_latency
Throughput,2.213153212170572,catapult,FF,1451,catapult_fpga_latency
Throughput,2.213153212170572,catapult,DSP,0,catapult_fpga_latency
Throughput,2.213153212170572,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.213153212170572,catapult,CLB,725,catapult_fpga_latency
Throughput,2.213153212170572,catapult,LUT,4814,catapult_fpga_latency
Throughput,2.213153212170572,catapult,FF,1451,catapult_fpga_latency
Throughput,2.213153212170572,catapult,DSP,0,catapult_fpga_latency
Throughput,2.213153212170572,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.213153212170572,catapult,CLB,725,catapult_fpga_latency
Throughput,2.213153212170572,catapult,LUT,4814,catapult_fpga_latency
Throughput,2.213153212170572,catapult,FF,1451,catapult_fpga_latency
Throughput,2.213153212170572,catapult,DSP,0,catapult_fpga_latency
Throughput,2.213153212170572,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.213153212170572,catapult,CLB,725,catapult_fpga_latency
Throughput,2.213153212170572,catapult,LUT,4814,catapult_fpga_latency
Throughput,2.213153212170572,catapult,FF,1451,catapult_fpga_latency
Throughput,2.213153212170572,catapult,DSP,0,catapult_fpga_latency
Throughput,2.213153212170572,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.213153212170572,catapult,CLB,725,catapult_fpga_latency
Throughput,2.213153212170572,catapult,LUT,4814,catapult_fpga_latency
Throughput,2.213153212170572,catapult,FF,1451,catapult_fpga_latency
Throughput,2.213153212170572,catapult,DSP,0,catapult_fpga_latency
Throughput,2.213153212170572,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.213153212170572,catapult,CLB,725,catapult_fpga_latency
Throughput,2.213153212170572,catapult,LUT,4814,catapult_fpga_latency
Throughput,2.213153212170572,catapult,FF,1451,catapult_fpga_latency
Throughput,2.213153212170572,catapult,DSP,0,catapult_fpga_latency
Throughput,2.213153212170572,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.213153212170572,catapult,CLB,725,catapult_fpga_latency
Throughput,2.213153212170572,catapult,LUT,4814,catapult_fpga_latency
Throughput,2.213153212170572,catapult,FF,1451,catapult_fpga_latency
Throughput,2.213153212170572,catapult,DSP,0,catapult_fpga_latency
Throughput,2.213153212170572,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3099062640038066,catapult,CLB,522,catapult_fpga_latency
Throughput,2.3099062640038066,catapult,LUT,3198,catapult_fpga_latency
Throughput,2.3099062640038066,catapult,FF,1903,catapult_fpga_latency
Throughput,2.3099062640038066,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3099062640038066,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.2469738879164485,catapult,CLB,731,catapult_fpga_latency
Throughput,2.2469738879164485,catapult,LUT,4681,catapult_fpga_latency
Throughput,2.2469738879164485,catapult,FF,1427,catapult_fpga_latency
Throughput,2.2469738879164485,catapult,DSP,0,catapult_fpga_latency
Throughput,2.2469738879164485,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.2469738879164485,catapult,CLB,731,catapult_fpga_latency
Throughput,2.2469738879164485,catapult,LUT,4681,catapult_fpga_latency
Throughput,2.2469738879164485,catapult,FF,1427,catapult_fpga_latency
Throughput,2.2469738879164485,catapult,DSP,0,catapult_fpga_latency
Throughput,2.2469738879164485,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.2469738879164485,catapult,CLB,731,catapult_fpga_latency
Throughput,2.2469738879164485,catapult,LUT,4681,catapult_fpga_latency
Throughput,2.2469738879164485,catapult,FF,1427,catapult_fpga_latency
Throughput,2.2469738879164485,catapult,DSP,0,catapult_fpga_latency
Throughput,2.2469738879164485,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.2469738879164485,catapult,CLB,731,catapult_fpga_latency
Throughput,2.2469738879164485,catapult,LUT,4681,catapult_fpga_latency
Throughput,2.2469738879164485,catapult,FF,1427,catapult_fpga_latency
Throughput,2.2469738879164485,catapult,DSP,0,catapult_fpga_latency
Throughput,2.2469738879164485,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.2469738879164485,catapult,CLB,731,catapult_fpga_latency
Throughput,2.2469738879164485,catapult,LUT,4681,catapult_fpga_latency
Throughput,2.2469738879164485,catapult,FF,1427,catapult_fpga_latency
Throughput,2.2469738879164485,catapult,DSP,0,catapult_fpga_latency
Throughput,2.2469738879164485,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.2469738879164485,catapult,CLB,731,catapult_fpga_latency
Throughput,2.2469738879164485,catapult,LUT,4681,catapult_fpga_latency
Throughput,2.2469738879164485,catapult,FF,1427,catapult_fpga_latency
Throughput,2.2469738879164485,catapult,DSP,0,catapult_fpga_latency
Throughput,2.2469738879164485,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.2469738879164485,catapult,CLB,731,catapult_fpga_latency
Throughput,2.2469738879164485,catapult,LUT,4681,catapult_fpga_latency
Throughput,2.2469738879164485,catapult,FF,1427,catapult_fpga_latency
Throughput,2.2469738879164485,catapult,DSP,0,catapult_fpga_latency
Throughput,2.2469738879164485,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.2802989015800192,catapult,CLB,575,catapult_fpga_latency
Throughput,2.2802989015800192,catapult,LUT,3226,catapult_fpga_latency
Throughput,2.2802989015800192,catapult,FF,1915,catapult_fpga_latency
Throughput,2.2802989015800192,catapult,DSP,0,catapult_fpga_latency
Throughput,2.2802989015800192,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.162531545928926,catapult,CLB,748,catapult_fpga_latency
Throughput,2.162531545928926,catapult,LUT,4960,catapult_fpga_latency
Throughput,2.162531545928926,catapult,FF,1495,catapult_fpga_latency
Throughput,2.162531545928926,catapult,DSP,0,catapult_fpga_latency
Throughput,2.162531545928926,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.162531545928926,catapult,CLB,748,catapult_fpga_latency
Throughput,2.162531545928926,catapult,LUT,4960,catapult_fpga_latency
Throughput,2.162531545928926,catapult,FF,1495,catapult_fpga_latency
Throughput,2.162531545928926,catapult,DSP,0,catapult_fpga_latency
Throughput,2.162531545928926,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.162531545928926,catapult,CLB,748,catapult_fpga_latency
Throughput,2.162531545928926,catapult,LUT,4960,catapult_fpga_latency
Throughput,2.162531545928926,catapult,FF,1495,catapult_fpga_latency
Throughput,2.162531545928926,catapult,DSP,0,catapult_fpga_latency
Throughput,2.162531545928926,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.162531545928926,catapult,CLB,748,catapult_fpga_latency
Throughput,2.162531545928926,catapult,LUT,4960,catapult_fpga_latency
Throughput,2.162531545928926,catapult,FF,1495,catapult_fpga_latency
Throughput,2.162531545928926,catapult,DSP,0,catapult_fpga_latency
Throughput,2.162531545928926,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.162531545928926,catapult,CLB,748,catapult_fpga_latency
Throughput,2.162531545928926,catapult,LUT,4960,catapult_fpga_latency
Throughput,2.162531545928926,catapult,FF,1495,catapult_fpga_latency
Throughput,2.162531545928926,catapult,DSP,0,catapult_fpga_latency
Throughput,2.162531545928926,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.162531545928926,catapult,CLB,748,catapult_fpga_latency
Throughput,2.162531545928926,catapult,LUT,4960,catapult_fpga_latency
Throughput,2.162531545928926,catapult,FF,1495,catapult_fpga_latency
Throughput,2.162531545928926,catapult,DSP,0,catapult_fpga_latency
Throughput,2.162531545928926,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.162531545928926,catapult,CLB,748,catapult_fpga_latency
Throughput,2.162531545928926,catapult,LUT,4960,catapult_fpga_latency
Throughput,2.162531545928926,catapult,FF,1495,catapult_fpga_latency
Throughput,2.162531545928926,catapult,DSP,0,catapult_fpga_latency
Throughput,2.162531545928926,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.594397139936593,catapult,CLB,490,catapult_fpga_latency
Throughput,2.594397139936593,catapult,LUT,2872,catapult_fpga_latency
Throughput,2.594397139936593,catapult,FF,1902,catapult_fpga_latency
Throughput,2.594397139936593,catapult,DSP,0,catapult_fpga_latency
Throughput,2.594397139936593,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.2393708263726224,catapult,CLB,665,catapult_fpga_latency
Throughput,2.2393708263726224,catapult,LUT,4545,catapult_fpga_latency
Throughput,2.2393708263726224,catapult,FF,1414,catapult_fpga_latency
Throughput,2.2393708263726224,catapult,DSP,0,catapult_fpga_latency
Throughput,2.2393708263726224,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.258478327641968,catapult,CLB,678,catapult_fpga_latency
Throughput,2.258478327641968,catapult,LUT,4545,catapult_fpga_latency
Throughput,2.258478327641968,catapult,FF,1413,catapult_fpga_latency
Throughput,2.258478327641968,catapult,DSP,0,catapult_fpga_latency
Throughput,2.258478327641968,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.258478327641968,catapult,CLB,678,catapult_fpga_latency
Throughput,2.258478327641968,catapult,LUT,4545,catapult_fpga_latency
Throughput,2.258478327641968,catapult,FF,1413,catapult_fpga_latency
Throughput,2.258478327641968,catapult,DSP,0,catapult_fpga_latency
Throughput,2.258478327641968,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.258478327641968,catapult,CLB,678,catapult_fpga_latency
Throughput,2.258478327641968,catapult,LUT,4545,catapult_fpga_latency
Throughput,2.258478327641968,catapult,FF,1413,catapult_fpga_latency
Throughput,2.258478327641968,catapult,DSP,0,catapult_fpga_latency
Throughput,2.258478327641968,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.258478327641968,catapult,CLB,678,catapult_fpga_latency
Throughput,2.258478327641968,catapult,LUT,4545,catapult_fpga_latency
Throughput,2.258478327641968,catapult,FF,1413,catapult_fpga_latency
Throughput,2.258478327641968,catapult,DSP,0,catapult_fpga_latency
Throughput,2.258478327641968,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.258478327641968,catapult,CLB,678,catapult_fpga_latency
Throughput,2.258478327641968,catapult,LUT,4545,catapult_fpga_latency
Throughput,2.258478327641968,catapult,FF,1413,catapult_fpga_latency
Throughput,2.258478327641968,catapult,DSP,0,catapult_fpga_latency
Throughput,2.258478327641968,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.258478327641968,catapult,CLB,678,catapult_fpga_latency
Throughput,2.258478327641968,catapult,LUT,4545,catapult_fpga_latency
Throughput,2.258478327641968,catapult,FF,1413,catapult_fpga_latency
Throughput,2.258478327641968,catapult,DSP,0,catapult_fpga_latency
Throughput,2.258478327641968,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.726121272271847,catapult,CLB,482,catapult_fpga_latency
Throughput,4.726121272271847,catapult,LUT,3035,catapult_fpga_latency
Throughput,4.726121272271847,catapult,FF,1536,catapult_fpga_latency
Throughput,4.726121272271847,catapult,DSP,0,catapult_fpga_latency
Throughput,4.726121272271847,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.58437618505878,catapult,CLB,338,catapult_fpga_latency
Throughput,7.58437618505878,catapult,LUT,1977,catapult_fpga_latency
Throughput,7.58437618505878,catapult,FF,1232,catapult_fpga_latency
Throughput,7.58437618505878,catapult,DSP,0,catapult_fpga_latency
Throughput,7.58437618505878,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.58437618505878,catapult,CLB,338,catapult_fpga_latency
Throughput,7.58437618505878,catapult,LUT,1977,catapult_fpga_latency
Throughput,7.58437618505878,catapult,FF,1232,catapult_fpga_latency
Throughput,7.58437618505878,catapult,DSP,0,catapult_fpga_latency
Throughput,7.58437618505878,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.58437618505878,catapult,CLB,338,catapult_fpga_latency
Throughput,7.58437618505878,catapult,LUT,1977,catapult_fpga_latency
Throughput,7.58437618505878,catapult,FF,1232,catapult_fpga_latency
Throughput,7.58437618505878,catapult,DSP,0,catapult_fpga_latency
Throughput,7.58437618505878,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.58437618505878,catapult,CLB,338,catapult_fpga_latency
Throughput,7.58437618505878,catapult,LUT,1977,catapult_fpga_latency
Throughput,7.58437618505878,catapult,FF,1232,catapult_fpga_latency
Throughput,7.58437618505878,catapult,DSP,0,catapult_fpga_latency
Throughput,7.58437618505878,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.58437618505878,catapult,CLB,338,catapult_fpga_latency
Throughput,7.58437618505878,catapult,LUT,1977,catapult_fpga_latency
Throughput,7.58437618505878,catapult,FF,1232,catapult_fpga_latency
Throughput,7.58437618505878,catapult,DSP,0,catapult_fpga_latency
Throughput,7.58437618505878,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.58437618505878,catapult,CLB,338,catapult_fpga_latency
Throughput,7.58437618505878,catapult,LUT,1977,catapult_fpga_latency
Throughput,7.58437618505878,catapult,FF,1232,catapult_fpga_latency
Throughput,7.58437618505878,catapult,DSP,0,catapult_fpga_latency
Throughput,7.58437618505878,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.58437618505878,catapult,CLB,338,catapult_fpga_latency
Throughput,7.58437618505878,catapult,LUT,1977,catapult_fpga_latency
Throughput,7.58437618505878,catapult,FF,1232,catapult_fpga_latency
Throughput,7.58437618505878,catapult,DSP,0,catapult_fpga_latency
Throughput,7.58437618505878,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.561045026636503,catapult,CLB,428,catapult_fpga_latency
Throughput,4.561045026636503,catapult,LUT,2849,catapult_fpga_latency
Throughput,4.561045026636503,catapult,FF,1521,catapult_fpga_latency
Throughput,4.561045026636503,catapult,DSP,0,catapult_fpga_latency
Throughput,4.561045026636503,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.877768301741451,catapult,CLB,305,catapult_fpga_latency
Throughput,6.877768301741451,catapult,LUT,1913,catapult_fpga_latency
Throughput,6.877768301741451,catapult,FF,1219,catapult_fpga_latency
Throughput,6.877768301741451,catapult,DSP,0,catapult_fpga_latency
Throughput,6.877768301741451,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.877768301741451,catapult,CLB,305,catapult_fpga_latency
Throughput,6.877768301741451,catapult,LUT,1913,catapult_fpga_latency
Throughput,6.877768301741451,catapult,FF,1219,catapult_fpga_latency
Throughput,6.877768301741451,catapult,DSP,0,catapult_fpga_latency
Throughput,6.877768301741451,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.877768301741451,catapult,CLB,305,catapult_fpga_latency
Throughput,6.877768301741451,catapult,LUT,1913,catapult_fpga_latency
Throughput,6.877768301741451,catapult,FF,1219,catapult_fpga_latency
Throughput,6.877768301741451,catapult,DSP,0,catapult_fpga_latency
Throughput,6.877768301741451,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.877768301741451,catapult,CLB,305,catapult_fpga_latency
Throughput,6.877768301741451,catapult,LUT,1913,catapult_fpga_latency
Throughput,6.877768301741451,catapult,FF,1219,catapult_fpga_latency
Throughput,6.877768301741451,catapult,DSP,0,catapult_fpga_latency
Throughput,6.877768301741451,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.877768301741451,catapult,CLB,305,catapult_fpga_latency
Throughput,6.877768301741451,catapult,LUT,1913,catapult_fpga_latency
Throughput,6.877768301741451,catapult,FF,1219,catapult_fpga_latency
Throughput,6.877768301741451,catapult,DSP,0,catapult_fpga_latency
Throughput,6.877768301741451,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.877768301741451,catapult,CLB,305,catapult_fpga_latency
Throughput,6.877768301741451,catapult,LUT,1913,catapult_fpga_latency
Throughput,6.877768301741451,catapult,FF,1219,catapult_fpga_latency
Throughput,6.877768301741451,catapult,DSP,0,catapult_fpga_latency
Throughput,6.877768301741451,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.877768301741451,catapult,CLB,305,catapult_fpga_latency
Throughput,6.877768301741451,catapult,LUT,1913,catapult_fpga_latency
Throughput,6.877768301741451,catapult,FF,1219,catapult_fpga_latency
Throughput,6.877768301741451,catapult,DSP,0,catapult_fpga_latency
Throughput,6.877768301741451,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.5265459285982645,catapult,CLB,466,catapult_fpga_latency
Throughput,4.5265459285982645,catapult,LUT,2877,catapult_fpga_latency
Throughput,4.5265459285982645,catapult,FF,1524,catapult_fpga_latency
Throughput,4.5265459285982645,catapult,DSP,0,catapult_fpga_latency
Throughput,4.5265459285982645,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.58437618505878,catapult,CLB,427,catapult_fpga_latency
Throughput,7.58437618505878,catapult,LUT,2587,catapult_fpga_latency
Throughput,7.58437618505878,catapult,FF,1449,catapult_fpga_latency
Throughput,7.58437618505878,catapult,DSP,0,catapult_fpga_latency
Throughput,7.58437618505878,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.58437618505878,catapult,CLB,427,catapult_fpga_latency
Throughput,7.58437618505878,catapult,LUT,2587,catapult_fpga_latency
Throughput,7.58437618505878,catapult,FF,1449,catapult_fpga_latency
Throughput,7.58437618505878,catapult,DSP,0,catapult_fpga_latency
Throughput,7.58437618505878,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.58437618505878,catapult,CLB,427,catapult_fpga_latency
Throughput,7.58437618505878,catapult,LUT,2587,catapult_fpga_latency
Throughput,7.58437618505878,catapult,FF,1449,catapult_fpga_latency
Throughput,7.58437618505878,catapult,DSP,0,catapult_fpga_latency
Throughput,7.58437618505878,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.58437618505878,catapult,CLB,427,catapult_fpga_latency
Throughput,7.58437618505878,catapult,LUT,2587,catapult_fpga_latency
Throughput,7.58437618505878,catapult,FF,1449,catapult_fpga_latency
Throughput,7.58437618505878,catapult,DSP,0,catapult_fpga_latency
Throughput,7.58437618505878,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.58437618505878,catapult,CLB,427,catapult_fpga_latency
Throughput,7.58437618505878,catapult,LUT,2587,catapult_fpga_latency
Throughput,7.58437618505878,catapult,FF,1449,catapult_fpga_latency
Throughput,7.58437618505878,catapult,DSP,0,catapult_fpga_latency
Throughput,7.58437618505878,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.58437618505878,catapult,CLB,427,catapult_fpga_latency
Throughput,7.58437618505878,catapult,LUT,2587,catapult_fpga_latency
Throughput,7.58437618505878,catapult,FF,1449,catapult_fpga_latency
Throughput,7.58437618505878,catapult,DSP,0,catapult_fpga_latency
Throughput,7.58437618505878,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.58437618505878,catapult,CLB,427,catapult_fpga_latency
Throughput,7.58437618505878,catapult,LUT,2587,catapult_fpga_latency
Throughput,7.58437618505878,catapult,FF,1449,catapult_fpga_latency
Throughput,7.58437618505878,catapult,DSP,0,catapult_fpga_latency
Throughput,7.58437618505878,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.576847558938355,catapult,CLB,419,catapult_fpga_latency
Throughput,4.576847558938355,catapult,LUT,2846,catapult_fpga_latency
Throughput,4.576847558938355,catapult,FF,1521,catapult_fpga_latency
Throughput,4.576847558938355,catapult,DSP,0,catapult_fpga_latency
Throughput,4.576847558938355,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.944641736380897,catapult,CLB,292,catapult_fpga_latency
Throughput,7.944641736380897,catapult,LUT,1838,catapult_fpga_latency
Throughput,7.944641736380897,catapult,FF,1217,catapult_fpga_latency
Throughput,7.944641736380897,catapult,DSP,0,catapult_fpga_latency
Throughput,7.944641736380897,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.944641736380897,catapult,CLB,292,catapult_fpga_latency
Throughput,7.944641736380897,catapult,LUT,1838,catapult_fpga_latency
Throughput,7.944641736380897,catapult,FF,1217,catapult_fpga_latency
Throughput,7.944641736380897,catapult,DSP,0,catapult_fpga_latency
Throughput,7.944641736380897,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.944641736380897,catapult,CLB,292,catapult_fpga_latency
Throughput,7.944641736380897,catapult,LUT,1838,catapult_fpga_latency
Throughput,7.944641736380897,catapult,FF,1217,catapult_fpga_latency
Throughput,7.944641736380897,catapult,DSP,0,catapult_fpga_latency
Throughput,7.944641736380897,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.944641736380897,catapult,CLB,292,catapult_fpga_latency
Throughput,7.944641736380897,catapult,LUT,1838,catapult_fpga_latency
Throughput,7.944641736380897,catapult,FF,1217,catapult_fpga_latency
Throughput,7.944641736380897,catapult,DSP,0,catapult_fpga_latency
Throughput,7.944641736380897,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.944641736380897,catapult,CLB,292,catapult_fpga_latency
Throughput,7.944641736380897,catapult,LUT,1838,catapult_fpga_latency
Throughput,7.944641736380897,catapult,FF,1217,catapult_fpga_latency
Throughput,7.944641736380897,catapult,DSP,0,catapult_fpga_latency
Throughput,7.944641736380897,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.944641736380897,catapult,CLB,292,catapult_fpga_latency
Throughput,7.944641736380897,catapult,LUT,1838,catapult_fpga_latency
Throughput,7.944641736380897,catapult,FF,1217,catapult_fpga_latency
Throughput,7.944641736380897,catapult,DSP,0,catapult_fpga_latency
Throughput,7.944641736380897,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.944641736380897,catapult,CLB,292,catapult_fpga_latency
Throughput,7.944641736380897,catapult,LUT,1838,catapult_fpga_latency
Throughput,7.944641736380897,catapult,FF,1217,catapult_fpga_latency
Throughput,7.944641736380897,catapult,DSP,0,catapult_fpga_latency
Throughput,7.944641736380897,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.1948371431766267,catapult,CLB,430,catapult_fpga_latency
Throughput,3.1948371431766267,catapult,LUT,2489,catapult_fpga_latency
Throughput,3.1948371431766267,catapult,FF,1788,catapult_fpga_latency
Throughput,3.1948371431766267,catapult,DSP,0,catapult_fpga_latency
Throughput,3.1948371431766267,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.8254522640939226,catapult,CLB,465,catapult_fpga_latency
Throughput,3.8254522640939226,catapult,LUT,2707,catapult_fpga_latency
Throughput,3.8254522640939226,catapult,FF,1244,catapult_fpga_latency
Throughput,3.8254522640939226,catapult,DSP,0,catapult_fpga_latency
Throughput,3.8254522640939226,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.8254522640939226,catapult,CLB,465,catapult_fpga_latency
Throughput,3.8254522640939226,catapult,LUT,2707,catapult_fpga_latency
Throughput,3.8254522640939226,catapult,FF,1244,catapult_fpga_latency
Throughput,3.8254522640939226,catapult,DSP,0,catapult_fpga_latency
Throughput,3.8254522640939226,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.8254522640939226,catapult,CLB,465,catapult_fpga_latency
Throughput,3.8254522640939226,catapult,LUT,2707,catapult_fpga_latency
Throughput,3.8254522640939226,catapult,FF,1244,catapult_fpga_latency
Throughput,3.8254522640939226,catapult,DSP,0,catapult_fpga_latency
Throughput,3.8254522640939226,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.8254522640939226,catapult,CLB,465,catapult_fpga_latency
Throughput,3.8254522640939226,catapult,LUT,2707,catapult_fpga_latency
Throughput,3.8254522640939226,catapult,FF,1244,catapult_fpga_latency
Throughput,3.8254522640939226,catapult,DSP,0,catapult_fpga_latency
Throughput,3.8254522640939226,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.8254522640939226,catapult,CLB,465,catapult_fpga_latency
Throughput,3.8254522640939226,catapult,LUT,2707,catapult_fpga_latency
Throughput,3.8254522640939226,catapult,FF,1244,catapult_fpga_latency
Throughput,3.8254522640939226,catapult,DSP,0,catapult_fpga_latency
Throughput,3.8254522640939226,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.8254522640939226,catapult,CLB,465,catapult_fpga_latency
Throughput,3.8254522640939226,catapult,LUT,2707,catapult_fpga_latency
Throughput,3.8254522640939226,catapult,FF,1244,catapult_fpga_latency
Throughput,3.8254522640939226,catapult,DSP,0,catapult_fpga_latency
Throughput,3.8254522640939226,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.8254522640939226,catapult,CLB,465,catapult_fpga_latency
Throughput,3.8254522640939226,catapult,LUT,2707,catapult_fpga_latency
Throughput,3.8254522640939226,catapult,FF,1244,catapult_fpga_latency
Throughput,3.8254522640939226,catapult,DSP,0,catapult_fpga_latency
Throughput,3.8254522640939226,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.1979942180264542,catapult,CLB,379,catapult_fpga_latency
Throughput,3.1979942180264542,catapult,LUT,2272,catapult_fpga_latency
Throughput,3.1979942180264542,catapult,FF,1781,catapult_fpga_latency
Throughput,3.1979942180264542,catapult,DSP,0,catapult_fpga_latency
Throughput,3.1979942180264542,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.874947688206209,catapult,CLB,480,catapult_fpga_latency
Throughput,3.874947688206209,catapult,LUT,2711,catapult_fpga_latency
Throughput,3.874947688206209,catapult,FF,1235,catapult_fpga_latency
Throughput,3.874947688206209,catapult,DSP,0,catapult_fpga_latency
Throughput,3.874947688206209,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.874947688206209,catapult,CLB,480,catapult_fpga_latency
Throughput,3.874947688206209,catapult,LUT,2711,catapult_fpga_latency
Throughput,3.874947688206209,catapult,FF,1235,catapult_fpga_latency
Throughput,3.874947688206209,catapult,DSP,0,catapult_fpga_latency
Throughput,3.874947688206209,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.874947688206209,catapult,CLB,480,catapult_fpga_latency
Throughput,3.874947688206209,catapult,LUT,2711,catapult_fpga_latency
Throughput,3.874947688206209,catapult,FF,1235,catapult_fpga_latency
Throughput,3.874947688206209,catapult,DSP,0,catapult_fpga_latency
Throughput,3.874947688206209,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.874947688206209,catapult,CLB,480,catapult_fpga_latency
Throughput,3.874947688206209,catapult,LUT,2711,catapult_fpga_latency
Throughput,3.874947688206209,catapult,FF,1235,catapult_fpga_latency
Throughput,3.874947688206209,catapult,DSP,0,catapult_fpga_latency
Throughput,3.874947688206209,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.874947688206209,catapult,CLB,480,catapult_fpga_latency
Throughput,3.874947688206209,catapult,LUT,2711,catapult_fpga_latency
Throughput,3.874947688206209,catapult,FF,1235,catapult_fpga_latency
Throughput,3.874947688206209,catapult,DSP,0,catapult_fpga_latency
Throughput,3.874947688206209,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.874947688206209,catapult,CLB,480,catapult_fpga_latency
Throughput,3.874947688206209,catapult,LUT,2711,catapult_fpga_latency
Throughput,3.874947688206209,catapult,FF,1235,catapult_fpga_latency
Throughput,3.874947688206209,catapult,DSP,0,catapult_fpga_latency
Throughput,3.874947688206209,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.874947688206209,catapult,CLB,480,catapult_fpga_latency
Throughput,3.874947688206209,catapult,LUT,2711,catapult_fpga_latency
Throughput,3.874947688206209,catapult,FF,1235,catapult_fpga_latency
Throughput,3.874947688206209,catapult,DSP,0,catapult_fpga_latency
Throughput,3.874947688206209,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7886068677809943,catapult,CLB,437,catapult_fpga_latency
Throughput,2.7886068677809943,catapult,LUT,2484,catapult_fpga_latency
Throughput,2.7886068677809943,catapult,FF,1785,catapult_fpga_latency
Throughput,2.7886068677809943,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7886068677809943,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.717485938609437,catapult,CLB,491,catapult_fpga_latency
Throughput,3.717485938609437,catapult,LUT,2897,catapult_fpga_latency
Throughput,3.717485938609437,catapult,FF,1467,catapult_fpga_latency
Throughput,3.717485938609437,catapult,DSP,0,catapult_fpga_latency
Throughput,3.717485938609437,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.717485938609437,catapult,CLB,491,catapult_fpga_latency
Throughput,3.717485938609437,catapult,LUT,2897,catapult_fpga_latency
Throughput,3.717485938609437,catapult,FF,1467,catapult_fpga_latency
Throughput,3.717485938609437,catapult,DSP,0,catapult_fpga_latency
Throughput,3.717485938609437,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.717485938609437,catapult,CLB,491,catapult_fpga_latency
Throughput,3.717485938609437,catapult,LUT,2897,catapult_fpga_latency
Throughput,3.717485938609437,catapult,FF,1467,catapult_fpga_latency
Throughput,3.717485938609437,catapult,DSP,0,catapult_fpga_latency
Throughput,3.717485938609437,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.717485938609437,catapult,CLB,491,catapult_fpga_latency
Throughput,3.717485938609437,catapult,LUT,2897,catapult_fpga_latency
Throughput,3.717485938609437,catapult,FF,1467,catapult_fpga_latency
Throughput,3.717485938609437,catapult,DSP,0,catapult_fpga_latency
Throughput,3.717485938609437,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.717485938609437,catapult,CLB,491,catapult_fpga_latency
Throughput,3.717485938609437,catapult,LUT,2897,catapult_fpga_latency
Throughput,3.717485938609437,catapult,FF,1467,catapult_fpga_latency
Throughput,3.717485938609437,catapult,DSP,0,catapult_fpga_latency
Throughput,3.717485938609437,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.717485938609437,catapult,CLB,491,catapult_fpga_latency
Throughput,3.717485938609437,catapult,LUT,2897,catapult_fpga_latency
Throughput,3.717485938609437,catapult,FF,1467,catapult_fpga_latency
Throughput,3.717485938609437,catapult,DSP,0,catapult_fpga_latency
Throughput,3.717485938609437,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.141729710709528,catapult,CLB,367,catapult_fpga_latency
Throughput,3.141729710709528,catapult,LUT,2271,catapult_fpga_latency
Throughput,3.141729710709528,catapult,FF,1780,catapult_fpga_latency
Throughput,3.141729710709528,catapult,DSP,0,catapult_fpga_latency
Throughput,3.141729710709528,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.929149574866016,catapult,CLB,407,catapult_fpga_latency
Throughput,3.929149574866016,catapult,LUT,2604,catapult_fpga_latency
Throughput,3.929149574866016,catapult,FF,1227,catapult_fpga_latency
Throughput,3.929149574866016,catapult,DSP,0,catapult_fpga_latency
Throughput,3.929149574866016,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.929149574866016,catapult,CLB,407,catapult_fpga_latency
Throughput,3.929149574866016,catapult,LUT,2604,catapult_fpga_latency
Throughput,3.929149574866016,catapult,FF,1227,catapult_fpga_latency
Throughput,3.929149574866016,catapult,DSP,0,catapult_fpga_latency
Throughput,3.929149574866016,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.929149574866016,catapult,CLB,407,catapult_fpga_latency
Throughput,3.929149574866016,catapult,LUT,2604,catapult_fpga_latency
Throughput,3.929149574866016,catapult,FF,1227,catapult_fpga_latency
Throughput,3.929149574866016,catapult,DSP,0,catapult_fpga_latency
Throughput,3.929149574866016,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.929149574866016,catapult,CLB,407,catapult_fpga_latency
Throughput,3.929149574866016,catapult,LUT,2604,catapult_fpga_latency
Throughput,3.929149574866016,catapult,FF,1227,catapult_fpga_latency
Throughput,3.929149574866016,catapult,DSP,0,catapult_fpga_latency
Throughput,3.929149574866016,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.929149574866016,catapult,CLB,407,catapult_fpga_latency
Throughput,3.929149574866016,catapult,LUT,2604,catapult_fpga_latency
Throughput,3.929149574866016,catapult,FF,1227,catapult_fpga_latency
Throughput,3.929149574866016,catapult,DSP,0,catapult_fpga_latency
Throughput,3.929149574866016,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.929149574866016,catapult,CLB,407,catapult_fpga_latency
Throughput,3.929149574866016,catapult,LUT,2604,catapult_fpga_latency
Throughput,3.929149574866016,catapult,FF,1227,catapult_fpga_latency
Throughput,3.929149574866016,catapult,DSP,0,catapult_fpga_latency
Throughput,3.929149574866016,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.929149574866016,catapult,CLB,407,catapult_fpga_latency
Throughput,3.929149574866016,catapult,LUT,2604,catapult_fpga_latency
Throughput,3.929149574866016,catapult,FF,1227,catapult_fpga_latency
Throughput,3.929149574866016,catapult,DSP,0,catapult_fpga_latency
Throughput,3.929149574866016,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.419047592018141,catapult,CLB,596,catapult_fpga_latency
Throughput,1.419047592018141,catapult,LUT,3529,catapult_fpga_latency
Throughput,1.419047592018141,catapult,FF,1631,catapult_fpga_latency
Throughput,1.419047592018141,catapult,DSP,0,catapult_fpga_latency
Throughput,1.419047592018141,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.2935569398445885,catapult,CLB,693,catapult_fpga_latency
Throughput,2.2935569398445885,catapult,LUT,4429,catapult_fpga_latency
Throughput,2.2935569398445885,catapult,FF,1380,catapult_fpga_latency
Throughput,2.2935569398445885,catapult,DSP,0,catapult_fpga_latency
Throughput,2.2935569398445885,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.2935569398445885,catapult,CLB,693,catapult_fpga_latency
Throughput,2.2935569398445885,catapult,LUT,4429,catapult_fpga_latency
Throughput,2.2935569398445885,catapult,FF,1380,catapult_fpga_latency
Throughput,2.2935569398445885,catapult,DSP,0,catapult_fpga_latency
Throughput,2.2935569398445885,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.2935569398445885,catapult,CLB,693,catapult_fpga_latency
Throughput,2.2935569398445885,catapult,LUT,4429,catapult_fpga_latency
Throughput,2.2935569398445885,catapult,FF,1380,catapult_fpga_latency
Throughput,2.2935569398445885,catapult,DSP,0,catapult_fpga_latency
Throughput,2.2935569398445885,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.2935569398445885,catapult,CLB,693,catapult_fpga_latency
Throughput,2.2935569398445885,catapult,LUT,4429,catapult_fpga_latency
Throughput,2.2935569398445885,catapult,FF,1380,catapult_fpga_latency
Throughput,2.2935569398445885,catapult,DSP,0,catapult_fpga_latency
Throughput,2.2935569398445885,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.2935569398445885,catapult,CLB,693,catapult_fpga_latency
Throughput,2.2935569398445885,catapult,LUT,4429,catapult_fpga_latency
Throughput,2.2935569398445885,catapult,FF,1380,catapult_fpga_latency
Throughput,2.2935569398445885,catapult,DSP,0,catapult_fpga_latency
Throughput,2.2935569398445885,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.2935569398445885,catapult,CLB,693,catapult_fpga_latency
Throughput,2.2935569398445885,catapult,LUT,4429,catapult_fpga_latency
Throughput,2.2935569398445885,catapult,FF,1380,catapult_fpga_latency
Throughput,2.2935569398445885,catapult,DSP,0,catapult_fpga_latency
Throughput,2.2935569398445885,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.2935569398445885,catapult,CLB,693,catapult_fpga_latency
Throughput,2.2935569398445885,catapult,LUT,4429,catapult_fpga_latency
Throughput,2.2935569398445885,catapult,FF,1380,catapult_fpga_latency
Throughput,2.2935569398445885,catapult,DSP,0,catapult_fpga_latency
Throughput,2.2935569398445885,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2836756254388566,catapult,CLB,525,catapult_fpga_latency
Throughput,1.2836756254388566,catapult,LUT,3232,catapult_fpga_latency
Throughput,1.2836756254388566,catapult,FF,1615,catapult_fpga_latency
Throughput,1.2836756254388566,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2836756254388566,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3384811097495954,catapult,CLB,665,catapult_fpga_latency
Throughput,2.3384811097495954,catapult,LUT,4342,catapult_fpga_latency
Throughput,2.3384811097495954,catapult,FF,1375,catapult_fpga_latency
Throughput,2.3384811097495954,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3384811097495954,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3384811097495954,catapult,CLB,665,catapult_fpga_latency
Throughput,2.3384811097495954,catapult,LUT,4342,catapult_fpga_latency
Throughput,2.3384811097495954,catapult,FF,1375,catapult_fpga_latency
Throughput,2.3384811097495954,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3384811097495954,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3384811097495954,catapult,CLB,665,catapult_fpga_latency
Throughput,2.3384811097495954,catapult,LUT,4342,catapult_fpga_latency
Throughput,2.3384811097495954,catapult,FF,1375,catapult_fpga_latency
Throughput,2.3384811097495954,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3384811097495954,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3384811097495954,catapult,CLB,665,catapult_fpga_latency
Throughput,2.3384811097495954,catapult,LUT,4342,catapult_fpga_latency
Throughput,2.3384811097495954,catapult,FF,1375,catapult_fpga_latency
Throughput,2.3384811097495954,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3384811097495954,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3384811097495954,catapult,CLB,665,catapult_fpga_latency
Throughput,2.3384811097495954,catapult,LUT,4342,catapult_fpga_latency
Throughput,2.3384811097495954,catapult,FF,1375,catapult_fpga_latency
Throughput,2.3384811097495954,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3384811097495954,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3384811097495954,catapult,CLB,665,catapult_fpga_latency
Throughput,2.3384811097495954,catapult,LUT,4342,catapult_fpga_latency
Throughput,2.3384811097495954,catapult,FF,1375,catapult_fpga_latency
Throughput,2.3384811097495954,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3384811097495954,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3384811097495954,catapult,CLB,665,catapult_fpga_latency
Throughput,2.3384811097495954,catapult,LUT,4342,catapult_fpga_latency
Throughput,2.3384811097495954,catapult,FF,1375,catapult_fpga_latency
Throughput,2.3384811097495954,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3384811097495954,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.392522987073209,catapult,CLB,533,catapult_fpga_latency
Throughput,1.392522987073209,catapult,LUT,3259,catapult_fpga_latency
Throughput,1.392522987073209,catapult,FF,1550,catapult_fpga_latency
Throughput,1.392522987073209,catapult,DSP,0,catapult_fpga_latency
Throughput,1.392522987073209,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3662926346775452,catapult,CLB,720,catapult_fpga_latency
Throughput,2.3662926346775452,catapult,LUT,4408,catapult_fpga_latency
Throughput,2.3662926346775452,catapult,FF,1503,catapult_fpga_latency
Throughput,2.3662926346775452,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3662926346775452,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.407480523482565,catapult,CLB,731,catapult_fpga_latency
Throughput,2.407480523482565,catapult,LUT,4408,catapult_fpga_latency
Throughput,2.407480523482565,catapult,FF,1503,catapult_fpga_latency
Throughput,2.407480523482565,catapult,DSP,0,catapult_fpga_latency
Throughput,2.407480523482565,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3662926346775452,catapult,CLB,720,catapult_fpga_latency
Throughput,2.3662926346775452,catapult,LUT,4408,catapult_fpga_latency
Throughput,2.3662926346775452,catapult,FF,1503,catapult_fpga_latency
Throughput,2.3662926346775452,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3662926346775452,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3662926346775452,catapult,CLB,720,catapult_fpga_latency
Throughput,2.3662926346775452,catapult,LUT,4408,catapult_fpga_latency
Throughput,2.3662926346775452,catapult,FF,1503,catapult_fpga_latency
Throughput,2.3662926346775452,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3662926346775452,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3662926346775452,catapult,CLB,720,catapult_fpga_latency
Throughput,2.3662926346775452,catapult,LUT,4408,catapult_fpga_latency
Throughput,2.3662926346775452,catapult,FF,1503,catapult_fpga_latency
Throughput,2.3662926346775452,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3662926346775452,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3662926346775452,catapult,CLB,720,catapult_fpga_latency
Throughput,2.3662926346775452,catapult,LUT,4408,catapult_fpga_latency
Throughput,2.3662926346775452,catapult,FF,1503,catapult_fpga_latency
Throughput,2.3662926346775452,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3662926346775452,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3662926346775452,catapult,CLB,720,catapult_fpga_latency
Throughput,2.3662926346775452,catapult,LUT,4408,catapult_fpga_latency
Throughput,2.3662926346775452,catapult,FF,1503,catapult_fpga_latency
Throughput,2.3662926346775452,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3662926346775452,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2637591780510304,catapult,CLB,527,catapult_fpga_latency
Throughput,1.2637591780510304,catapult,LUT,3141,catapult_fpga_latency
Throughput,1.2637591780510304,catapult,FF,1615,catapult_fpga_latency
Throughput,1.2637591780510304,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2637591780510304,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3300789896777503,catapult,CLB,623,catapult_fpga_latency
Throughput,2.3300789896777503,catapult,LUT,3989,catapult_fpga_latency
Throughput,2.3300789896777503,catapult,FF,1363,catapult_fpga_latency
Throughput,2.3300789896777503,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3300789896777503,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3300789896777503,catapult,CLB,623,catapult_fpga_latency
Throughput,2.3300789896777503,catapult,LUT,3989,catapult_fpga_latency
Throughput,2.3300789896777503,catapult,FF,1363,catapult_fpga_latency
Throughput,2.3300789896777503,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3300789896777503,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3300789896777503,catapult,CLB,623,catapult_fpga_latency
Throughput,2.3300789896777503,catapult,LUT,3989,catapult_fpga_latency
Throughput,2.3300789896777503,catapult,FF,1363,catapult_fpga_latency
Throughput,2.3300789896777503,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3300789896777503,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3300789896777503,catapult,CLB,623,catapult_fpga_latency
Throughput,2.3300789896777503,catapult,LUT,3989,catapult_fpga_latency
Throughput,2.3300789896777503,catapult,FF,1363,catapult_fpga_latency
Throughput,2.3300789896777503,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3300789896777503,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3300789896777503,catapult,CLB,623,catapult_fpga_latency
Throughput,2.3300789896777503,catapult,LUT,3989,catapult_fpga_latency
Throughput,2.3300789896777503,catapult,FF,1363,catapult_fpga_latency
Throughput,2.3300789896777503,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3300789896777503,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3300789896777503,catapult,CLB,623,catapult_fpga_latency
Throughput,2.3300789896777503,catapult,LUT,3989,catapult_fpga_latency
Throughput,2.3300789896777503,catapult,FF,1363,catapult_fpga_latency
Throughput,2.3300789896777503,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3300789896777503,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3300789896777503,catapult,CLB,623,catapult_fpga_latency
Throughput,2.3300789896777503,catapult,LUT,3989,catapult_fpga_latency
Throughput,2.3300789896777503,catapult,FF,1363,catapult_fpga_latency
Throughput,2.3300789896777503,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3300789896777503,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2930471561367372,catapult,CLB,624,catapult_fpga_latency
Throughput,1.2930471561367372,catapult,LUT,3711,catapult_fpga_latency
Throughput,1.2930471561367372,catapult,FF,1924,catapult_fpga_latency
Throughput,1.2930471561367372,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2930471561367372,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5173309541583972,catapult,CLB,770,catapult_fpga_latency
Throughput,1.5173309541583972,catapult,LUT,4928,catapult_fpga_latency
Throughput,1.5173309541583972,catapult,FF,1450,catapult_fpga_latency
Throughput,1.5173309541583972,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5173309541583972,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5173309541583972,catapult,CLB,770,catapult_fpga_latency
Throughput,1.5173309541583972,catapult,LUT,4928,catapult_fpga_latency
Throughput,1.5173309541583972,catapult,FF,1450,catapult_fpga_latency
Throughput,1.5173309541583972,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5173309541583972,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5452320320419315,catapult,CLB,771,catapult_fpga_latency
Throughput,1.5452320320419315,catapult,LUT,4919,catapult_fpga_latency
Throughput,1.5452320320419315,catapult,FF,1450,catapult_fpga_latency
Throughput,1.5452320320419315,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5452320320419315,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5173309541583972,catapult,CLB,770,catapult_fpga_latency
Throughput,1.5173309541583972,catapult,LUT,4928,catapult_fpga_latency
Throughput,1.5173309541583972,catapult,FF,1450,catapult_fpga_latency
Throughput,1.5173309541583972,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5173309541583972,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5173309541583972,catapult,CLB,770,catapult_fpga_latency
Throughput,1.5173309541583972,catapult,LUT,4928,catapult_fpga_latency
Throughput,1.5173309541583972,catapult,FF,1450,catapult_fpga_latency
Throughput,1.5173309541583972,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5173309541583972,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5173309541583972,catapult,CLB,770,catapult_fpga_latency
Throughput,1.5173309541583972,catapult,LUT,4928,catapult_fpga_latency
Throughput,1.5173309541583972,catapult,FF,1450,catapult_fpga_latency
Throughput,1.5173309541583972,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5173309541583972,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5173309541583972,catapult,CLB,770,catapult_fpga_latency
Throughput,1.5173309541583972,catapult,LUT,4928,catapult_fpga_latency
Throughput,1.5173309541583972,catapult,FF,1450,catapult_fpga_latency
Throughput,1.5173309541583972,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5173309541583972,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2684817795277188,catapult,CLB,568,catapult_fpga_latency
Throughput,1.2684817795277188,catapult,LUT,3426,catapult_fpga_latency
Throughput,1.2684817795277188,catapult,FF,1907,catapult_fpga_latency
Throughput,1.2684817795277188,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2684817795277188,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5371585010245161,catapult,CLB,739,catapult_fpga_latency
Throughput,1.5371585010245161,catapult,LUT,4925,catapult_fpga_latency
Throughput,1.5371585010245161,catapult,FF,1458,catapult_fpga_latency
Throughput,1.5371585010245161,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5371585010245161,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5371585010245161,catapult,CLB,739,catapult_fpga_latency
Throughput,1.5371585010245161,catapult,LUT,4925,catapult_fpga_latency
Throughput,1.5371585010245161,catapult,FF,1458,catapult_fpga_latency
Throughput,1.5371585010245161,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5371585010245161,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5371585010245161,catapult,CLB,739,catapult_fpga_latency
Throughput,1.5371585010245161,catapult,LUT,4925,catapult_fpga_latency
Throughput,1.5371585010245161,catapult,FF,1458,catapult_fpga_latency
Throughput,1.5371585010245161,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5371585010245161,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5371585010245161,catapult,CLB,739,catapult_fpga_latency
Throughput,1.5371585010245161,catapult,LUT,4925,catapult_fpga_latency
Throughput,1.5371585010245161,catapult,FF,1458,catapult_fpga_latency
Throughput,1.5371585010245161,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5371585010245161,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5371585010245161,catapult,CLB,739,catapult_fpga_latency
Throughput,1.5371585010245161,catapult,LUT,4925,catapult_fpga_latency
Throughput,1.5371585010245161,catapult,FF,1458,catapult_fpga_latency
Throughput,1.5371585010245161,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5371585010245161,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5371585010245161,catapult,CLB,739,catapult_fpga_latency
Throughput,1.5371585010245161,catapult,LUT,4925,catapult_fpga_latency
Throughput,1.5371585010245161,catapult,FF,1458,catapult_fpga_latency
Throughput,1.5371585010245161,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5371585010245161,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5371585010245161,catapult,CLB,739,catapult_fpga_latency
Throughput,1.5371585010245161,catapult,LUT,4925,catapult_fpga_latency
Throughput,1.5371585010245161,catapult,FF,1458,catapult_fpga_latency
Throughput,1.5371585010245161,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5371585010245161,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3248753292315192,catapult,CLB,554,catapult_fpga_latency
Throughput,1.3248753292315192,catapult,LUT,3315,catapult_fpga_latency
Throughput,1.3248753292315192,catapult,FF,1842,catapult_fpga_latency
Throughput,1.3248753292315192,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3248753292315192,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.425409056764065,catapult,CLB,816,catapult_fpga_latency
Throughput,1.425409056764065,catapult,LUT,5276,catapult_fpga_latency
Throughput,1.425409056764065,catapult,FF,1511,catapult_fpga_latency
Throughput,1.425409056764065,catapult,DSP,0,catapult_fpga_latency
Throughput,1.425409056764065,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.425409056764065,catapult,CLB,816,catapult_fpga_latency
Throughput,1.425409056764065,catapult,LUT,5276,catapult_fpga_latency
Throughput,1.425409056764065,catapult,FF,1511,catapult_fpga_latency
Throughput,1.425409056764065,catapult,DSP,0,catapult_fpga_latency
Throughput,1.425409056764065,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.425409056764065,catapult,CLB,816,catapult_fpga_latency
Throughput,1.425409056764065,catapult,LUT,5276,catapult_fpga_latency
Throughput,1.425409056764065,catapult,FF,1511,catapult_fpga_latency
Throughput,1.425409056764065,catapult,DSP,0,catapult_fpga_latency
Throughput,1.425409056764065,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.425409056764065,catapult,CLB,816,catapult_fpga_latency
Throughput,1.425409056764065,catapult,LUT,5276,catapult_fpga_latency
Throughput,1.425409056764065,catapult,FF,1511,catapult_fpga_latency
Throughput,1.425409056764065,catapult,DSP,0,catapult_fpga_latency
Throughput,1.425409056764065,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.425409056764065,catapult,CLB,816,catapult_fpga_latency
Throughput,1.425409056764065,catapult,LUT,5276,catapult_fpga_latency
Throughput,1.425409056764065,catapult,FF,1511,catapult_fpga_latency
Throughput,1.425409056764065,catapult,DSP,0,catapult_fpga_latency
Throughput,1.425409056764065,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.425409056764065,catapult,CLB,816,catapult_fpga_latency
Throughput,1.425409056764065,catapult,LUT,5276,catapult_fpga_latency
Throughput,1.425409056764065,catapult,FF,1511,catapult_fpga_latency
Throughput,1.425409056764065,catapult,DSP,0,catapult_fpga_latency
Throughput,1.425409056764065,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.425409056764065,catapult,CLB,816,catapult_fpga_latency
Throughput,1.425409056764065,catapult,LUT,5276,catapult_fpga_latency
Throughput,1.425409056764065,catapult,FF,1511,catapult_fpga_latency
Throughput,1.425409056764065,catapult,DSP,0,catapult_fpga_latency
Throughput,1.425409056764065,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2966166086214632,catapult,CLB,598,catapult_fpga_latency
Throughput,1.2966166086214632,catapult,LUT,3449,catapult_fpga_latency
Throughput,1.2966166086214632,catapult,FF,1906,catapult_fpga_latency
Throughput,1.2966166086214632,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2966166086214632,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4904218042748278,catapult,CLB,752,catapult_fpga_latency
Throughput,1.4904218042748278,catapult,LUT,4862,catapult_fpga_latency
Throughput,1.4904218042748278,catapult,FF,1448,catapult_fpga_latency
Throughput,1.4904218042748278,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4904218042748278,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4904218042748278,catapult,CLB,752,catapult_fpga_latency
Throughput,1.4904218042748278,catapult,LUT,4862,catapult_fpga_latency
Throughput,1.4904218042748278,catapult,FF,1448,catapult_fpga_latency
Throughput,1.4904218042748278,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4904218042748278,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4904218042748278,catapult,CLB,752,catapult_fpga_latency
Throughput,1.4904218042748278,catapult,LUT,4862,catapult_fpga_latency
Throughput,1.4904218042748278,catapult,FF,1448,catapult_fpga_latency
Throughput,1.4904218042748278,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4904218042748278,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4904218042748278,catapult,CLB,752,catapult_fpga_latency
Throughput,1.4904218042748278,catapult,LUT,4862,catapult_fpga_latency
Throughput,1.4904218042748278,catapult,FF,1448,catapult_fpga_latency
Throughput,1.4904218042748278,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4904218042748278,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4904218042748278,catapult,CLB,752,catapult_fpga_latency
Throughput,1.4904218042748278,catapult,LUT,4862,catapult_fpga_latency
Throughput,1.4904218042748278,catapult,FF,1448,catapult_fpga_latency
Throughput,1.4904218042748278,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4904218042748278,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4904218042748278,catapult,CLB,752,catapult_fpga_latency
Throughput,1.4904218042748278,catapult,LUT,4862,catapult_fpga_latency
Throughput,1.4904218042748278,catapult,FF,1448,catapult_fpga_latency
Throughput,1.4904218042748278,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4904218042748278,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4904218042748278,catapult,CLB,752,catapult_fpga_latency
Throughput,1.4904218042748278,catapult,LUT,4862,catapult_fpga_latency
Throughput,1.4904218042748278,catapult,FF,1448,catapult_fpga_latency
Throughput,1.4904218042748278,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4904218042748278,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.521573157160767,catapult,CLB,537,catapult_fpga_latency
Throughput,3.521573157160767,catapult,LUT,3286,catapult_fpga_latency
Throughput,3.521573157160767,catapult,FF,1599,catapult_fpga_latency
Throughput,3.521573157160767,catapult,DSP,0,catapult_fpga_latency
Throughput,3.521573157160767,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.658356159278513,catapult,CLB,351,catapult_fpga_latency
Throughput,4.658356159278513,catapult,LUT,2118,catapult_fpga_latency
Throughput,4.658356159278513,catapult,FF,1291,catapult_fpga_latency
Throughput,4.658356159278513,catapult,DSP,0,catapult_fpga_latency
Throughput,4.658356159278513,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.658356159278513,catapult,CLB,351,catapult_fpga_latency
Throughput,4.658356159278513,catapult,LUT,2118,catapult_fpga_latency
Throughput,4.658356159278513,catapult,FF,1291,catapult_fpga_latency
Throughput,4.658356159278513,catapult,DSP,0,catapult_fpga_latency
Throughput,4.658356159278513,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.658356159278513,catapult,CLB,351,catapult_fpga_latency
Throughput,4.658356159278513,catapult,LUT,2118,catapult_fpga_latency
Throughput,4.658356159278513,catapult,FF,1291,catapult_fpga_latency
Throughput,4.658356159278513,catapult,DSP,0,catapult_fpga_latency
Throughput,4.658356159278513,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.658356159278513,catapult,CLB,351,catapult_fpga_latency
Throughput,4.658356159278513,catapult,LUT,2118,catapult_fpga_latency
Throughput,4.658356159278513,catapult,FF,1291,catapult_fpga_latency
Throughput,4.658356159278513,catapult,DSP,0,catapult_fpga_latency
Throughput,4.658356159278513,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.658356159278513,catapult,CLB,351,catapult_fpga_latency
Throughput,4.658356159278513,catapult,LUT,2118,catapult_fpga_latency
Throughput,4.658356159278513,catapult,FF,1291,catapult_fpga_latency
Throughput,4.658356159278513,catapult,DSP,0,catapult_fpga_latency
Throughput,4.658356159278513,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.658356159278513,catapult,CLB,351,catapult_fpga_latency
Throughput,4.658356159278513,catapult,LUT,2118,catapult_fpga_latency
Throughput,4.658356159278513,catapult,FF,1291,catapult_fpga_latency
Throughput,4.658356159278513,catapult,DSP,0,catapult_fpga_latency
Throughput,4.658356159278513,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.658356159278513,catapult,CLB,351,catapult_fpga_latency
Throughput,4.658356159278513,catapult,LUT,2118,catapult_fpga_latency
Throughput,4.658356159278513,catapult,FF,1291,catapult_fpga_latency
Throughput,4.658356159278513,catapult,DSP,0,catapult_fpga_latency
Throughput,4.658356159278513,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.342536450359991,catapult,CLB,491,catapult_fpga_latency
Throughput,3.342536450359991,catapult,LUT,3038,catapult_fpga_latency
Throughput,3.342536450359991,catapult,FF,1583,catapult_fpga_latency
Throughput,3.342536450359991,catapult,DSP,0,catapult_fpga_latency
Throughput,3.342536450359991,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.645264385222485,catapult,CLB,291,catapult_fpga_latency
Throughput,4.645264385222485,catapult,LUT,1987,catapult_fpga_latency
Throughput,4.645264385222485,catapult,FF,1275,catapult_fpga_latency
Throughput,4.645264385222485,catapult,DSP,0,catapult_fpga_latency
Throughput,4.645264385222485,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.645264385222485,catapult,CLB,291,catapult_fpga_latency
Throughput,4.645264385222485,catapult,LUT,1987,catapult_fpga_latency
Throughput,4.645264385222485,catapult,FF,1275,catapult_fpga_latency
Throughput,4.645264385222485,catapult,DSP,0,catapult_fpga_latency
Throughput,4.645264385222485,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.645264385222485,catapult,CLB,291,catapult_fpga_latency
Throughput,4.645264385222485,catapult,LUT,1987,catapult_fpga_latency
Throughput,4.645264385222485,catapult,FF,1275,catapult_fpga_latency
Throughput,4.645264385222485,catapult,DSP,0,catapult_fpga_latency
Throughput,4.645264385222485,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.645264385222485,catapult,CLB,291,catapult_fpga_latency
Throughput,4.645264385222485,catapult,LUT,1987,catapult_fpga_latency
Throughput,4.645264385222485,catapult,FF,1275,catapult_fpga_latency
Throughput,4.645264385222485,catapult,DSP,0,catapult_fpga_latency
Throughput,4.645264385222485,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.645264385222485,catapult,CLB,291,catapult_fpga_latency
Throughput,4.645264385222485,catapult,LUT,1987,catapult_fpga_latency
Throughput,4.645264385222485,catapult,FF,1275,catapult_fpga_latency
Throughput,4.645264385222485,catapult,DSP,0,catapult_fpga_latency
Throughput,4.645264385222485,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.645264385222485,catapult,CLB,291,catapult_fpga_latency
Throughput,4.645264385222485,catapult,LUT,1987,catapult_fpga_latency
Throughput,4.645264385222485,catapult,FF,1275,catapult_fpga_latency
Throughput,4.645264385222485,catapult,DSP,0,catapult_fpga_latency
Throughput,4.645264385222485,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.645264385222485,catapult,CLB,291,catapult_fpga_latency
Throughput,4.645264385222485,catapult,LUT,1987,catapult_fpga_latency
Throughput,4.645264385222485,catapult,FF,1275,catapult_fpga_latency
Throughput,4.645264385222485,catapult,DSP,0,catapult_fpga_latency
Throughput,4.645264385222485,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.804805192255372,catapult,CLB,554,catapult_fpga_latency
Throughput,2.804805192255372,catapult,LUT,3510,catapult_fpga_latency
Throughput,2.804805192255372,catapult,FF,1584,catapult_fpga_latency
Throughput,2.804805192255372,catapult,DSP,0,catapult_fpga_latency
Throughput,2.804805192255372,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.235113666122134,catapult,CLB,392,catapult_fpga_latency
Throughput,6.235113666122134,catapult,LUT,2409,catapult_fpga_latency
Throughput,6.235113666122134,catapult,FF,1496,catapult_fpga_latency
Throughput,6.235113666122134,catapult,DSP,0,catapult_fpga_latency
Throughput,6.235113666122134,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.235113666122134,catapult,CLB,392,catapult_fpga_latency
Throughput,6.235113666122134,catapult,LUT,2409,catapult_fpga_latency
Throughput,6.235113666122134,catapult,FF,1496,catapult_fpga_latency
Throughput,6.235113666122134,catapult,DSP,0,catapult_fpga_latency
Throughput,6.235113666122134,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.235113666122134,catapult,CLB,392,catapult_fpga_latency
Throughput,6.235113666122134,catapult,LUT,2409,catapult_fpga_latency
Throughput,6.235113666122134,catapult,FF,1496,catapult_fpga_latency
Throughput,6.235113666122134,catapult,DSP,0,catapult_fpga_latency
Throughput,6.235113666122134,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.235113666122134,catapult,CLB,392,catapult_fpga_latency
Throughput,6.235113666122134,catapult,LUT,2409,catapult_fpga_latency
Throughput,6.235113666122134,catapult,FF,1496,catapult_fpga_latency
Throughput,6.235113666122134,catapult,DSP,0,catapult_fpga_latency
Throughput,6.235113666122134,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.235113666122134,catapult,CLB,392,catapult_fpga_latency
Throughput,6.235113666122134,catapult,LUT,2409,catapult_fpga_latency
Throughput,6.235113666122134,catapult,FF,1496,catapult_fpga_latency
Throughput,6.235113666122134,catapult,DSP,0,catapult_fpga_latency
Throughput,6.235113666122134,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.235113666122134,catapult,CLB,392,catapult_fpga_latency
Throughput,6.235113666122134,catapult,LUT,2409,catapult_fpga_latency
Throughput,6.235113666122134,catapult,FF,1496,catapult_fpga_latency
Throughput,6.235113666122134,catapult,DSP,0,catapult_fpga_latency
Throughput,6.235113666122134,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.235113666122134,catapult,CLB,392,catapult_fpga_latency
Throughput,6.235113666122134,catapult,LUT,2409,catapult_fpga_latency
Throughput,6.235113666122134,catapult,FF,1496,catapult_fpga_latency
Throughput,6.235113666122134,catapult,DSP,0,catapult_fpga_latency
Throughput,6.235113666122134,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4895609783333157,catapult,CLB,442,catapult_fpga_latency
Throughput,3.4895609783333157,catapult,LUT,2676,catapult_fpga_latency
Throughput,3.4895609783333157,catapult,FF,1580,catapult_fpga_latency
Throughput,3.4895609783333157,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4895609783333157,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.9577358220781775,catapult,CLB,278,catapult_fpga_latency
Throughput,5.9577358220781775,catapult,LUT,1744,catapult_fpga_latency
Throughput,5.9577358220781775,catapult,FF,1267,catapult_fpga_latency
Throughput,5.9577358220781775,catapult,DSP,0,catapult_fpga_latency
Throughput,5.9577358220781775,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.2557866026074125,catapult,CLB,283,catapult_fpga_latency
Throughput,6.2557866026074125,catapult,LUT,1744,catapult_fpga_latency
Throughput,6.2557866026074125,catapult,FF,1267,catapult_fpga_latency
Throughput,6.2557866026074125,catapult,DSP,0,catapult_fpga_latency
Throughput,6.2557866026074125,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.2557866026074125,catapult,CLB,283,catapult_fpga_latency
Throughput,6.2557866026074125,catapult,LUT,1744,catapult_fpga_latency
Throughput,6.2557866026074125,catapult,FF,1267,catapult_fpga_latency
Throughput,6.2557866026074125,catapult,DSP,0,catapult_fpga_latency
Throughput,6.2557866026074125,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.2557866026074125,catapult,CLB,283,catapult_fpga_latency
Throughput,6.2557866026074125,catapult,LUT,1744,catapult_fpga_latency
Throughput,6.2557866026074125,catapult,FF,1267,catapult_fpga_latency
Throughput,6.2557866026074125,catapult,DSP,0,catapult_fpga_latency
Throughput,6.2557866026074125,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.2557866026074125,catapult,CLB,283,catapult_fpga_latency
Throughput,6.2557866026074125,catapult,LUT,1744,catapult_fpga_latency
Throughput,6.2557866026074125,catapult,FF,1267,catapult_fpga_latency
Throughput,6.2557866026074125,catapult,DSP,0,catapult_fpga_latency
Throughput,6.2557866026074125,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.2557866026074125,catapult,CLB,283,catapult_fpga_latency
Throughput,6.2557866026074125,catapult,LUT,1744,catapult_fpga_latency
Throughput,6.2557866026074125,catapult,FF,1267,catapult_fpga_latency
Throughput,6.2557866026074125,catapult,DSP,0,catapult_fpga_latency
Throughput,6.2557866026074125,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.2557866026074125,catapult,CLB,283,catapult_fpga_latency
Throughput,6.2557866026074125,catapult,LUT,1744,catapult_fpga_latency
Throughput,6.2557866026074125,catapult,FF,1267,catapult_fpga_latency
Throughput,6.2557866026074125,catapult,DSP,0,catapult_fpga_latency
Throughput,6.2557866026074125,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.160284466258517,catapult,CLB,547,catapult_fpga_latency
Throughput,2.160284466258517,catapult,LUT,3203,catapult_fpga_latency
Throughput,2.160284466258517,catapult,FF,1847,catapult_fpga_latency
Throughput,2.160284466258517,catapult,DSP,0,catapult_fpga_latency
Throughput,2.160284466258517,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7466641763578132,catapult,CLB,557,catapult_fpga_latency
Throughput,2.7466641763578132,catapult,LUT,3263,catapult_fpga_latency
Throughput,2.7466641763578132,catapult,FF,1306,catapult_fpga_latency
Throughput,2.7466641763578132,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7466641763578132,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7466641763578132,catapult,CLB,557,catapult_fpga_latency
Throughput,2.7466641763578132,catapult,LUT,3263,catapult_fpga_latency
Throughput,2.7466641763578132,catapult,FF,1306,catapult_fpga_latency
Throughput,2.7466641763578132,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7466641763578132,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7466641763578132,catapult,CLB,557,catapult_fpga_latency
Throughput,2.7466641763578132,catapult,LUT,3263,catapult_fpga_latency
Throughput,2.7466641763578132,catapult,FF,1306,catapult_fpga_latency
Throughput,2.7466641763578132,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7466641763578132,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7466641763578132,catapult,CLB,557,catapult_fpga_latency
Throughput,2.7466641763578132,catapult,LUT,3263,catapult_fpga_latency
Throughput,2.7466641763578132,catapult,FF,1306,catapult_fpga_latency
Throughput,2.7466641763578132,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7466641763578132,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7466641763578132,catapult,CLB,557,catapult_fpga_latency
Throughput,2.7466641763578132,catapult,LUT,3263,catapult_fpga_latency
Throughput,2.7466641763578132,catapult,FF,1306,catapult_fpga_latency
Throughput,2.7466641763578132,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7466641763578132,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7466641763578132,catapult,CLB,557,catapult_fpga_latency
Throughput,2.7466641763578132,catapult,LUT,3263,catapult_fpga_latency
Throughput,2.7466641763578132,catapult,FF,1306,catapult_fpga_latency
Throughput,2.7466641763578132,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7466641763578132,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7466641763578132,catapult,CLB,557,catapult_fpga_latency
Throughput,2.7466641763578132,catapult,LUT,3263,catapult_fpga_latency
Throughput,2.7466641763578132,catapult,FF,1306,catapult_fpga_latency
Throughput,2.7466641763578132,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7466641763578132,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0917395114951542,catapult,CLB,456,catapult_fpga_latency
Throughput,2.0917395114951542,catapult,LUT,2845,catapult_fpga_latency
Throughput,2.0917395114951542,catapult,FF,1833,catapult_fpga_latency
Throughput,2.0917395114951542,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0917395114951542,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.711937950859684,catapult,CLB,449,catapult_fpga_latency
Throughput,2.711937950859684,catapult,LUT,2831,catapult_fpga_latency
Throughput,2.711937950859684,catapult,FF,1287,catapult_fpga_latency
Throughput,2.711937950859684,catapult,DSP,0,catapult_fpga_latency
Throughput,2.711937950859684,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.711937950859684,catapult,CLB,449,catapult_fpga_latency
Throughput,2.711937950859684,catapult,LUT,2831,catapult_fpga_latency
Throughput,2.711937950859684,catapult,FF,1287,catapult_fpga_latency
Throughput,2.711937950859684,catapult,DSP,0,catapult_fpga_latency
Throughput,2.711937950859684,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.711937950859684,catapult,CLB,449,catapult_fpga_latency
Throughput,2.711937950859684,catapult,LUT,2831,catapult_fpga_latency
Throughput,2.711937950859684,catapult,FF,1287,catapult_fpga_latency
Throughput,2.711937950859684,catapult,DSP,0,catapult_fpga_latency
Throughput,2.711937950859684,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.711937950859684,catapult,CLB,449,catapult_fpga_latency
Throughput,2.711937950859684,catapult,LUT,2831,catapult_fpga_latency
Throughput,2.711937950859684,catapult,FF,1287,catapult_fpga_latency
Throughput,2.711937950859684,catapult,DSP,0,catapult_fpga_latency
Throughput,2.711937950859684,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.711937950859684,catapult,CLB,449,catapult_fpga_latency
Throughput,2.711937950859684,catapult,LUT,2831,catapult_fpga_latency
Throughput,2.711937950859684,catapult,FF,1287,catapult_fpga_latency
Throughput,2.711937950859684,catapult,DSP,0,catapult_fpga_latency
Throughput,2.711937950859684,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.711937950859684,catapult,CLB,449,catapult_fpga_latency
Throughput,2.711937950859684,catapult,LUT,2831,catapult_fpga_latency
Throughput,2.711937950859684,catapult,FF,1287,catapult_fpga_latency
Throughput,2.711937950859684,catapult,DSP,0,catapult_fpga_latency
Throughput,2.711937950859684,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.711937950859684,catapult,CLB,449,catapult_fpga_latency
Throughput,2.711937950859684,catapult,LUT,2831,catapult_fpga_latency
Throughput,2.711937950859684,catapult,FF,1287,catapult_fpga_latency
Throughput,2.711937950859684,catapult,DSP,0,catapult_fpga_latency
Throughput,2.711937950859684,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.1125213364654982,catapult,CLB,533,catapult_fpga_latency
Throughput,2.1125213364654982,catapult,LUT,3020,catapult_fpga_latency
Throughput,2.1125213364654982,catapult,FF,1833,catapult_fpga_latency
Throughput,2.1125213364654982,catapult,DSP,0,catapult_fpga_latency
Throughput,2.1125213364654982,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.6807926567727542,catapult,CLB,518,catapult_fpga_latency
Throughput,2.6807926567727542,catapult,LUT,3167,catapult_fpga_latency
Throughput,2.6807926567727542,catapult,FF,1519,catapult_fpga_latency
Throughput,2.6807926567727542,catapult,DSP,0,catapult_fpga_latency
Throughput,2.6807926567727542,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.6807926567727542,catapult,CLB,518,catapult_fpga_latency
Throughput,2.6807926567727542,catapult,LUT,3167,catapult_fpga_latency
Throughput,2.6807926567727542,catapult,FF,1519,catapult_fpga_latency
Throughput,2.6807926567727542,catapult,DSP,0,catapult_fpga_latency
Throughput,2.6807926567727542,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.574406792314881,catapult,CLB,518,catapult_fpga_latency
Throughput,2.574406792314881,catapult,LUT,3169,catapult_fpga_latency
Throughput,2.574406792314881,catapult,FF,1519,catapult_fpga_latency
Throughput,2.574406792314881,catapult,DSP,0,catapult_fpga_latency
Throughput,2.574406792314881,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.6807926567727542,catapult,CLB,518,catapult_fpga_latency
Throughput,2.6807926567727542,catapult,LUT,3167,catapult_fpga_latency
Throughput,2.6807926567727542,catapult,FF,1519,catapult_fpga_latency
Throughput,2.6807926567727542,catapult,DSP,0,catapult_fpga_latency
Throughput,2.6807926567727542,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.6807926567727542,catapult,CLB,518,catapult_fpga_latency
Throughput,2.6807926567727542,catapult,LUT,3167,catapult_fpga_latency
Throughput,2.6807926567727542,catapult,FF,1519,catapult_fpga_latency
Throughput,2.6807926567727542,catapult,DSP,0,catapult_fpga_latency
Throughput,2.6807926567727542,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.6807926567727542,catapult,CLB,518,catapult_fpga_latency
Throughput,2.6807926567727542,catapult,LUT,3167,catapult_fpga_latency
Throughput,2.6807926567727542,catapult,FF,1519,catapult_fpga_latency
Throughput,2.6807926567727542,catapult,DSP,0,catapult_fpga_latency
Throughput,2.6807926567727542,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.6807926567727542,catapult,CLB,518,catapult_fpga_latency
Throughput,2.6807926567727542,catapult,LUT,3167,catapult_fpga_latency
Throughput,2.6807926567727542,catapult,FF,1519,catapult_fpga_latency
Throughput,2.6807926567727542,catapult,DSP,0,catapult_fpga_latency
Throughput,2.6807926567727542,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.14152022237546,catapult,CLB,464,catapult_fpga_latency
Throughput,2.14152022237546,catapult,LUT,2650,catapult_fpga_latency
Throughput,2.14152022237546,catapult,FF,1834,catapult_fpga_latency
Throughput,2.14152022237546,catapult,DSP,0,catapult_fpga_latency
Throughput,2.14152022237546,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.815529333592362,catapult,CLB,449,catapult_fpga_latency
Throughput,2.815529333592362,catapult,LUT,2754,catapult_fpga_latency
Throughput,2.815529333592362,catapult,FF,1283,catapult_fpga_latency
Throughput,2.815529333592362,catapult,DSP,0,catapult_fpga_latency
Throughput,2.815529333592362,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.815529333592362,catapult,CLB,449,catapult_fpga_latency
Throughput,2.815529333592362,catapult,LUT,2754,catapult_fpga_latency
Throughput,2.815529333592362,catapult,FF,1283,catapult_fpga_latency
Throughput,2.815529333592362,catapult,DSP,0,catapult_fpga_latency
Throughput,2.815529333592362,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.815529333592362,catapult,CLB,449,catapult_fpga_latency
Throughput,2.815529333592362,catapult,LUT,2754,catapult_fpga_latency
Throughput,2.815529333592362,catapult,FF,1283,catapult_fpga_latency
Throughput,2.815529333592362,catapult,DSP,0,catapult_fpga_latency
Throughput,2.815529333592362,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.815529333592362,catapult,CLB,449,catapult_fpga_latency
Throughput,2.815529333592362,catapult,LUT,2754,catapult_fpga_latency
Throughput,2.815529333592362,catapult,FF,1283,catapult_fpga_latency
Throughput,2.815529333592362,catapult,DSP,0,catapult_fpga_latency
Throughput,2.815529333592362,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.815529333592362,catapult,CLB,449,catapult_fpga_latency
Throughput,2.815529333592362,catapult,LUT,2754,catapult_fpga_latency
Throughput,2.815529333592362,catapult,FF,1283,catapult_fpga_latency
Throughput,2.815529333592362,catapult,DSP,0,catapult_fpga_latency
Throughput,2.815529333592362,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.815529333592362,catapult,CLB,449,catapult_fpga_latency
Throughput,2.815529333592362,catapult,LUT,2754,catapult_fpga_latency
Throughput,2.815529333592362,catapult,FF,1283,catapult_fpga_latency
Throughput,2.815529333592362,catapult,DSP,0,catapult_fpga_latency
Throughput,2.815529333592362,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.8826917422412355,catapult,CLB,441,catapult_fpga_latency
Throughput,2.8826917422412355,catapult,LUT,2754,catapult_fpga_latency
Throughput,2.8826917422412355,catapult,FF,1283,catapult_fpga_latency
Throughput,2.8826917422412355,catapult,DSP,0,catapult_fpga_latency
Throughput,2.8826917422412355,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9994073514405957,catapult,CLB,632,catapult_fpga_latency
Throughput,0.9994073514405957,catapult,LUT,3813,catapult_fpga_latency
Throughput,0.9994073514405957,catapult,FF,1689,catapult_fpga_latency
Throughput,0.9994073514405957,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9994073514405957,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7398899345627397,catapult,CLB,821,catapult_fpga_latency
Throughput,1.7398899345627397,catapult,LUT,4777,catapult_fpga_latency
Throughput,1.7398899345627397,catapult,FF,1443,catapult_fpga_latency
Throughput,1.7398899345627397,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7398899345627397,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7398899345627397,catapult,CLB,821,catapult_fpga_latency
Throughput,1.7398899345627397,catapult,LUT,4777,catapult_fpga_latency
Throughput,1.7398899345627397,catapult,FF,1443,catapult_fpga_latency
Throughput,1.7398899345627397,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7398899345627397,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7398899345627397,catapult,CLB,821,catapult_fpga_latency
Throughput,1.7398899345627397,catapult,LUT,4777,catapult_fpga_latency
Throughput,1.7398899345627397,catapult,FF,1443,catapult_fpga_latency
Throughput,1.7398899345627397,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7398899345627397,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7398899345627397,catapult,CLB,821,catapult_fpga_latency
Throughput,1.7398899345627397,catapult,LUT,4777,catapult_fpga_latency
Throughput,1.7398899345627397,catapult,FF,1443,catapult_fpga_latency
Throughput,1.7398899345627397,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7398899345627397,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7398899345627397,catapult,CLB,821,catapult_fpga_latency
Throughput,1.7398899345627397,catapult,LUT,4777,catapult_fpga_latency
Throughput,1.7398899345627397,catapult,FF,1443,catapult_fpga_latency
Throughput,1.7398899345627397,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7398899345627397,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7398899345627397,catapult,CLB,821,catapult_fpga_latency
Throughput,1.7398899345627397,catapult,LUT,4777,catapult_fpga_latency
Throughput,1.7398899345627397,catapult,FF,1443,catapult_fpga_latency
Throughput,1.7398899345627397,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7398899345627397,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7398899345627397,catapult,CLB,821,catapult_fpga_latency
Throughput,1.7398899345627397,catapult,LUT,4777,catapult_fpga_latency
Throughput,1.7398899345627397,catapult,FF,1443,catapult_fpga_latency
Throughput,1.7398899345627397,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7398899345627397,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0691368003301494,catapult,CLB,599,catapult_fpga_latency
Throughput,1.0691368003301494,catapult,LUT,3599,catapult_fpga_latency
Throughput,1.0691368003301494,catapult,FF,1673,catapult_fpga_latency
Throughput,1.0691368003301494,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0691368003301494,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7167175673425383,catapult,CLB,682,catapult_fpga_latency
Throughput,1.7167175673425383,catapult,LUT,4337,catapult_fpga_latency
Throughput,1.7167175673425383,catapult,FF,1429,catapult_fpga_latency
Throughput,1.7167175673425383,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7167175673425383,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7167175673425383,catapult,CLB,682,catapult_fpga_latency
Throughput,1.7167175673425383,catapult,LUT,4337,catapult_fpga_latency
Throughput,1.7167175673425383,catapult,FF,1429,catapult_fpga_latency
Throughput,1.7167175673425383,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7167175673425383,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7167175673425383,catapult,CLB,682,catapult_fpga_latency
Throughput,1.7167175673425383,catapult,LUT,4337,catapult_fpga_latency
Throughput,1.7167175673425383,catapult,FF,1429,catapult_fpga_latency
Throughput,1.7167175673425383,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7167175673425383,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7167175673425383,catapult,CLB,682,catapult_fpga_latency
Throughput,1.7167175673425383,catapult,LUT,4337,catapult_fpga_latency
Throughput,1.7167175673425383,catapult,FF,1429,catapult_fpga_latency
Throughput,1.7167175673425383,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7167175673425383,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7167175673425383,catapult,CLB,682,catapult_fpga_latency
Throughput,1.7167175673425383,catapult,LUT,4337,catapult_fpga_latency
Throughput,1.7167175673425383,catapult,FF,1429,catapult_fpga_latency
Throughput,1.7167175673425383,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7167175673425383,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7167175673425383,catapult,CLB,682,catapult_fpga_latency
Throughput,1.7167175673425383,catapult,LUT,4337,catapult_fpga_latency
Throughput,1.7167175673425383,catapult,FF,1429,catapult_fpga_latency
Throughput,1.7167175673425383,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7167175673425383,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7167175673425383,catapult,CLB,682,catapult_fpga_latency
Throughput,1.7167175673425383,catapult,LUT,4337,catapult_fpga_latency
Throughput,1.7167175673425383,catapult,FF,1429,catapult_fpga_latency
Throughput,1.7167175673425383,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7167175673425383,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0661503655829605,catapult,CLB,644,catapult_fpga_latency
Throughput,1.0661503655829605,catapult,LUT,3829,catapult_fpga_latency
Throughput,1.0661503655829605,catapult,FF,1675,catapult_fpga_latency
Throughput,1.0661503655829605,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0661503655829605,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7181038318869761,catapult,CLB,732,catapult_fpga_latency
Throughput,1.7181038318869761,catapult,LUT,4610,catapult_fpga_latency
Throughput,1.7181038318869761,catapult,FF,1564,catapult_fpga_latency
Throughput,1.7181038318869761,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7181038318869761,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7181038318869761,catapult,CLB,732,catapult_fpga_latency
Throughput,1.7181038318869761,catapult,LUT,4610,catapult_fpga_latency
Throughput,1.7181038318869761,catapult,FF,1564,catapult_fpga_latency
Throughput,1.7181038318869761,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7181038318869761,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7181038318869761,catapult,CLB,732,catapult_fpga_latency
Throughput,1.7181038318869761,catapult,LUT,4610,catapult_fpga_latency
Throughput,1.7181038318869761,catapult,FF,1564,catapult_fpga_latency
Throughput,1.7181038318869761,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7181038318869761,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7181038318869761,catapult,CLB,732,catapult_fpga_latency
Throughput,1.7181038318869761,catapult,LUT,4610,catapult_fpga_latency
Throughput,1.7181038318869761,catapult,FF,1564,catapult_fpga_latency
Throughput,1.7181038318869761,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7181038318869761,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7181038318869761,catapult,CLB,732,catapult_fpga_latency
Throughput,1.7181038318869761,catapult,LUT,4610,catapult_fpga_latency
Throughput,1.7181038318869761,catapult,FF,1564,catapult_fpga_latency
Throughput,1.7181038318869761,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7181038318869761,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7181038318869761,catapult,CLB,732,catapult_fpga_latency
Throughput,1.7181038318869761,catapult,LUT,4610,catapult_fpga_latency
Throughput,1.7181038318869761,catapult,FF,1564,catapult_fpga_latency
Throughput,1.7181038318869761,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7181038318869761,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7181038318869761,catapult,CLB,732,catapult_fpga_latency
Throughput,1.7181038318869761,catapult,LUT,4610,catapult_fpga_latency
Throughput,1.7181038318869761,catapult,FF,1564,catapult_fpga_latency
Throughput,1.7181038318869761,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7181038318869761,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9885193364267398,catapult,CLB,540,catapult_fpga_latency
Throughput,0.9885193364267398,catapult,LUT,3295,catapult_fpga_latency
Throughput,0.9885193364267398,catapult,FF,1670,catapult_fpga_latency
Throughput,0.9885193364267398,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9885193364267398,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7635191377096824,catapult,CLB,618,catapult_fpga_latency
Throughput,1.7635191377096824,catapult,LUT,3927,catapult_fpga_latency
Throughput,1.7635191377096824,catapult,FF,1419,catapult_fpga_latency
Throughput,1.7635191377096824,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7635191377096824,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7635191377096824,catapult,CLB,618,catapult_fpga_latency
Throughput,1.7635191377096824,catapult,LUT,3927,catapult_fpga_latency
Throughput,1.7635191377096824,catapult,FF,1419,catapult_fpga_latency
Throughput,1.7635191377096824,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7635191377096824,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7635191377096824,catapult,CLB,618,catapult_fpga_latency
Throughput,1.7635191377096824,catapult,LUT,3927,catapult_fpga_latency
Throughput,1.7635191377096824,catapult,FF,1419,catapult_fpga_latency
Throughput,1.7635191377096824,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7635191377096824,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7635191377096824,catapult,CLB,618,catapult_fpga_latency
Throughput,1.7635191377096824,catapult,LUT,3927,catapult_fpga_latency
Throughput,1.7635191377096824,catapult,FF,1419,catapult_fpga_latency
Throughput,1.7635191377096824,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7635191377096824,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7938281548504216,catapult,CLB,619,catapult_fpga_latency
Throughput,1.7938281548504216,catapult,LUT,3926,catapult_fpga_latency
Throughput,1.7938281548504216,catapult,FF,1419,catapult_fpga_latency
Throughput,1.7938281548504216,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7938281548504216,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7635191377096824,catapult,CLB,618,catapult_fpga_latency
Throughput,1.7635191377096824,catapult,LUT,3927,catapult_fpga_latency
Throughput,1.7635191377096824,catapult,FF,1419,catapult_fpga_latency
Throughput,1.7635191377096824,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7635191377096824,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7635191377096824,catapult,CLB,618,catapult_fpga_latency
Throughput,1.7635191377096824,catapult,LUT,3927,catapult_fpga_latency
Throughput,1.7635191377096824,catapult,FF,1419,catapult_fpga_latency
Throughput,1.7635191377096824,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7635191377096824,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0561970779251642,catapult,CLB,718,catapult_fpga_latency
Throughput,1.0561970779251642,catapult,LUT,4131,catapult_fpga_latency
Throughput,1.0561970779251642,catapult,FF,1990,catapult_fpga_latency
Throughput,1.0561970779251642,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0561970779251642,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1159394089538515,catapult,CLB,893,catapult_fpga_latency
Throughput,1.1159394089538515,catapult,LUT,5648,catapult_fpga_latency
Throughput,1.1159394089538515,catapult,FF,1481,catapult_fpga_latency
Throughput,1.1159394089538515,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1159394089538515,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1159394089538515,catapult,CLB,893,catapult_fpga_latency
Throughput,1.1159394089538515,catapult,LUT,5648,catapult_fpga_latency
Throughput,1.1159394089538515,catapult,FF,1481,catapult_fpga_latency
Throughput,1.1159394089538515,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1159394089538515,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1159394089538515,catapult,CLB,893,catapult_fpga_latency
Throughput,1.1159394089538515,catapult,LUT,5648,catapult_fpga_latency
Throughput,1.1159394089538515,catapult,FF,1481,catapult_fpga_latency
Throughput,1.1159394089538515,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1159394089538515,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1159394089538515,catapult,CLB,893,catapult_fpga_latency
Throughput,1.1159394089538515,catapult,LUT,5648,catapult_fpga_latency
Throughput,1.1159394089538515,catapult,FF,1481,catapult_fpga_latency
Throughput,1.1159394089538515,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1159394089538515,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1159394089538515,catapult,CLB,893,catapult_fpga_latency
Throughput,1.1159394089538515,catapult,LUT,5648,catapult_fpga_latency
Throughput,1.1159394089538515,catapult,FF,1481,catapult_fpga_latency
Throughput,1.1159394089538515,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1159394089538515,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1159394089538515,catapult,CLB,893,catapult_fpga_latency
Throughput,1.1159394089538515,catapult,LUT,5648,catapult_fpga_latency
Throughput,1.1159394089538515,catapult,FF,1481,catapult_fpga_latency
Throughput,1.1159394089538515,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1159394089538515,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1159394089538515,catapult,CLB,893,catapult_fpga_latency
Throughput,1.1159394089538515,catapult,LUT,5648,catapult_fpga_latency
Throughput,1.1159394089538515,catapult,FF,1481,catapult_fpga_latency
Throughput,1.1159394089538515,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1159394089538515,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9662134481452566,catapult,CLB,653,catapult_fpga_latency
Throughput,0.9662134481452566,catapult,LUT,3981,catapult_fpga_latency
Throughput,0.9662134481452566,catapult,FF,1977,catapult_fpga_latency
Throughput,0.9662134481452566,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9662134481452566,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9646541087994784,catapult,CLB,995,catapult_fpga_latency
Throughput,0.9646541087994784,catapult,LUT,6532,catapult_fpga_latency
Throughput,0.9646541087994784,catapult,FF,1468,catapult_fpga_latency
Throughput,0.9646541087994784,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9646541087994784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9646541087994784,catapult,CLB,995,catapult_fpga_latency
Throughput,0.9646541087994784,catapult,LUT,6532,catapult_fpga_latency
Throughput,0.9646541087994784,catapult,FF,1468,catapult_fpga_latency
Throughput,0.9646541087994784,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9646541087994784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9646541087994784,catapult,CLB,995,catapult_fpga_latency
Throughput,0.9646541087994784,catapult,LUT,6532,catapult_fpga_latency
Throughput,0.9646541087994784,catapult,FF,1468,catapult_fpga_latency
Throughput,0.9646541087994784,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9646541087994784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9646541087994784,catapult,CLB,995,catapult_fpga_latency
Throughput,0.9646541087994784,catapult,LUT,6532,catapult_fpga_latency
Throughput,0.9646541087994784,catapult,FF,1468,catapult_fpga_latency
Throughput,0.9646541087994784,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9646541087994784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9646541087994784,catapult,CLB,995,catapult_fpga_latency
Throughput,0.9646541087994784,catapult,LUT,6532,catapult_fpga_latency
Throughput,0.9646541087994784,catapult,FF,1468,catapult_fpga_latency
Throughput,0.9646541087994784,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9646541087994784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9646541087994784,catapult,CLB,995,catapult_fpga_latency
Throughput,0.9646541087994784,catapult,LUT,6532,catapult_fpga_latency
Throughput,0.9646541087994784,catapult,FF,1468,catapult_fpga_latency
Throughput,0.9646541087994784,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9646541087994784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9646541087994784,catapult,CLB,995,catapult_fpga_latency
Throughput,0.9646541087994784,catapult,LUT,6532,catapult_fpga_latency
Throughput,0.9646541087994784,catapult,FF,1468,catapult_fpga_latency
Throughput,0.9646541087994784,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9646541087994784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9402384444695174,catapult,CLB,648,catapult_fpga_latency
Throughput,0.9402384444695174,catapult,LUT,3915,catapult_fpga_latency
Throughput,0.9402384444695174,catapult,FF,1981,catapult_fpga_latency
Throughput,0.9402384444695174,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9402384444695174,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0537463316455828,catapult,CLB,793,catapult_fpga_latency
Throughput,1.0537463316455828,catapult,LUT,5478,catapult_fpga_latency
Throughput,1.0537463316455828,catapult,FF,1559,catapult_fpga_latency
Throughput,1.0537463316455828,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0537463316455828,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0495679453552944,catapult,CLB,796,catapult_fpga_latency
Throughput,1.0495679453552944,catapult,LUT,5475,catapult_fpga_latency
Throughput,1.0495679453552944,catapult,FF,1559,catapult_fpga_latency
Throughput,1.0495679453552944,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0495679453552944,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0537463316455828,catapult,CLB,793,catapult_fpga_latency
Throughput,1.0537463316455828,catapult,LUT,5478,catapult_fpga_latency
Throughput,1.0537463316455828,catapult,FF,1559,catapult_fpga_latency
Throughput,1.0537463316455828,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0537463316455828,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0537463316455828,catapult,CLB,793,catapult_fpga_latency
Throughput,1.0537463316455828,catapult,LUT,5478,catapult_fpga_latency
Throughput,1.0537463316455828,catapult,FF,1559,catapult_fpga_latency
Throughput,1.0537463316455828,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0537463316455828,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0537463316455828,catapult,CLB,793,catapult_fpga_latency
Throughput,1.0537463316455828,catapult,LUT,5478,catapult_fpga_latency
Throughput,1.0537463316455828,catapult,FF,1559,catapult_fpga_latency
Throughput,1.0537463316455828,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0537463316455828,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0537463316455828,catapult,CLB,793,catapult_fpga_latency
Throughput,1.0537463316455828,catapult,LUT,5478,catapult_fpga_latency
Throughput,1.0537463316455828,catapult,FF,1559,catapult_fpga_latency
Throughput,1.0537463316455828,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0537463316455828,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0537463316455828,catapult,CLB,793,catapult_fpga_latency
Throughput,1.0537463316455828,catapult,LUT,5478,catapult_fpga_latency
Throughput,1.0537463316455828,catapult,FF,1559,catapult_fpga_latency
Throughput,1.0537463316455828,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0537463316455828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9939883584083463,catapult,CLB,638,catapult_fpga_latency
Throughput,0.9939883584083463,catapult,LUT,3791,catapult_fpga_latency
Throughput,0.9939883584083463,catapult,FF,1973,catapult_fpga_latency
Throughput,0.9939883584083463,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9939883584083463,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1038417002694476,catapult,CLB,675,catapult_fpga_latency
Throughput,1.1038417002694476,catapult,LUT,4636,catapult_fpga_latency
Throughput,1.1038417002694476,catapult,FF,1449,catapult_fpga_latency
Throughput,1.1038417002694476,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1038417002694476,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1038417002694476,catapult,CLB,675,catapult_fpga_latency
Throughput,1.1038417002694476,catapult,LUT,4636,catapult_fpga_latency
Throughput,1.1038417002694476,catapult,FF,1449,catapult_fpga_latency
Throughput,1.1038417002694476,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1038417002694476,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1038417002694476,catapult,CLB,675,catapult_fpga_latency
Throughput,1.1038417002694476,catapult,LUT,4636,catapult_fpga_latency
Throughput,1.1038417002694476,catapult,FF,1449,catapult_fpga_latency
Throughput,1.1038417002694476,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1038417002694476,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1038417002694476,catapult,CLB,675,catapult_fpga_latency
Throughput,1.1038417002694476,catapult,LUT,4636,catapult_fpga_latency
Throughput,1.1038417002694476,catapult,FF,1449,catapult_fpga_latency
Throughput,1.1038417002694476,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1038417002694476,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1038417002694476,catapult,CLB,675,catapult_fpga_latency
Throughput,1.1038417002694476,catapult,LUT,4636,catapult_fpga_latency
Throughput,1.1038417002694476,catapult,FF,1449,catapult_fpga_latency
Throughput,1.1038417002694476,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1038417002694476,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1038417002694476,catapult,CLB,675,catapult_fpga_latency
Throughput,1.1038417002694476,catapult,LUT,4636,catapult_fpga_latency
Throughput,1.1038417002694476,catapult,FF,1449,catapult_fpga_latency
Throughput,1.1038417002694476,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1038417002694476,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1038417002694476,catapult,CLB,675,catapult_fpga_latency
Throughput,1.1038417002694476,catapult,LUT,4636,catapult_fpga_latency
Throughput,1.1038417002694476,catapult,FF,1449,catapult_fpga_latency
Throughput,1.1038417002694476,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1038417002694476,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.00204826217756,catapult,CLB,479,catapult_fpga_latency
Throughput,16.00204826217756,catapult,LUT,3015,catapult_fpga_latency
Throughput,16.00204826217756,catapult,FF,1539,catapult_fpga_latency
Throughput,16.00204826217756,catapult,DSP,0,catapult_fpga_latency
Throughput,16.00204826217756,catapult,BRAM,0,catapult_fpga_latency
Throughput,21.680686844159222,catapult,CLB,333,catapult_fpga_latency
Throughput,21.680686844159222,catapult,LUT,2006,catapult_fpga_latency
Throughput,21.680686844159222,catapult,FF,1241,catapult_fpga_latency
Throughput,21.680686844159222,catapult,DSP,0,catapult_fpga_latency
Throughput,21.680686844159222,catapult,BRAM,0,catapult_fpga_latency
Throughput,21.680686844159222,catapult,CLB,333,catapult_fpga_latency
Throughput,21.680686844159222,catapult,LUT,2006,catapult_fpga_latency
Throughput,21.680686844159222,catapult,FF,1241,catapult_fpga_latency
Throughput,21.680686844159222,catapult,DSP,0,catapult_fpga_latency
Throughput,21.680686844159222,catapult,BRAM,0,catapult_fpga_latency
Throughput,21.680686844159222,catapult,CLB,333,catapult_fpga_latency
Throughput,21.680686844159222,catapult,LUT,2006,catapult_fpga_latency
Throughput,21.680686844159222,catapult,FF,1241,catapult_fpga_latency
Throughput,21.680686844159222,catapult,DSP,0,catapult_fpga_latency
Throughput,21.680686844159222,catapult,BRAM,0,catapult_fpga_latency
Throughput,21.680686844159222,catapult,CLB,333,catapult_fpga_latency
Throughput,21.680686844159222,catapult,LUT,2006,catapult_fpga_latency
Throughput,21.680686844159222,catapult,FF,1241,catapult_fpga_latency
Throughput,21.680686844159222,catapult,DSP,0,catapult_fpga_latency
Throughput,21.680686844159222,catapult,BRAM,0,catapult_fpga_latency
Throughput,21.680686844159222,catapult,CLB,333,catapult_fpga_latency
Throughput,21.680686844159222,catapult,LUT,2006,catapult_fpga_latency
Throughput,21.680686844159222,catapult,FF,1241,catapult_fpga_latency
Throughput,21.680686844159222,catapult,DSP,0,catapult_fpga_latency
Throughput,21.680686844159222,catapult,BRAM,0,catapult_fpga_latency
Throughput,21.680686844159222,catapult,CLB,333,catapult_fpga_latency
Throughput,21.680686844159222,catapult,LUT,2006,catapult_fpga_latency
Throughput,21.680686844159222,catapult,FF,1241,catapult_fpga_latency
Throughput,21.680686844159222,catapult,DSP,0,catapult_fpga_latency
Throughput,21.680686844159222,catapult,BRAM,0,catapult_fpga_latency
Throughput,21.680686844159222,catapult,CLB,333,catapult_fpga_latency
Throughput,21.680686844159222,catapult,LUT,2006,catapult_fpga_latency
Throughput,21.680686844159222,catapult,FF,1241,catapult_fpga_latency
Throughput,21.680686844159222,catapult,DSP,0,catapult_fpga_latency
Throughput,21.680686844159222,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.56479318855704,catapult,CLB,448,catapult_fpga_latency
Throughput,16.56479318855704,catapult,LUT,2798,catapult_fpga_latency
Throughput,16.56479318855704,catapult,FF,1525,catapult_fpga_latency
Throughput,16.56479318855704,catapult,DSP,0,catapult_fpga_latency
Throughput,16.56479318855704,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.712303254673056,catapult,CLB,297,catapult_fpga_latency
Throughput,22.712303254673056,catapult,LUT,1936,catapult_fpga_latency
Throughput,22.712303254673056,catapult,FF,1225,catapult_fpga_latency
Throughput,22.712303254673056,catapult,DSP,0,catapult_fpga_latency
Throughput,22.712303254673056,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.712303254673056,catapult,CLB,297,catapult_fpga_latency
Throughput,22.712303254673056,catapult,LUT,1936,catapult_fpga_latency
Throughput,22.712303254673056,catapult,FF,1225,catapult_fpga_latency
Throughput,22.712303254673056,catapult,DSP,0,catapult_fpga_latency
Throughput,22.712303254673056,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.712303254673056,catapult,CLB,297,catapult_fpga_latency
Throughput,22.712303254673056,catapult,LUT,1936,catapult_fpga_latency
Throughput,22.712303254673056,catapult,FF,1225,catapult_fpga_latency
Throughput,22.712303254673056,catapult,DSP,0,catapult_fpga_latency
Throughput,22.712303254673056,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.712303254673056,catapult,CLB,297,catapult_fpga_latency
Throughput,22.712303254673056,catapult,LUT,1936,catapult_fpga_latency
Throughput,22.712303254673056,catapult,FF,1225,catapult_fpga_latency
Throughput,22.712303254673056,catapult,DSP,0,catapult_fpga_latency
Throughput,22.712303254673056,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.712303254673056,catapult,CLB,297,catapult_fpga_latency
Throughput,22.712303254673056,catapult,LUT,1936,catapult_fpga_latency
Throughput,22.712303254673056,catapult,FF,1225,catapult_fpga_latency
Throughput,22.712303254673056,catapult,DSP,0,catapult_fpga_latency
Throughput,22.712303254673056,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.712303254673056,catapult,CLB,297,catapult_fpga_latency
Throughput,22.712303254673056,catapult,LUT,1936,catapult_fpga_latency
Throughput,22.712303254673056,catapult,FF,1225,catapult_fpga_latency
Throughput,22.712303254673056,catapult,DSP,0,catapult_fpga_latency
Throughput,22.712303254673056,catapult,BRAM,0,catapult_fpga_latency
Throughput,22.712303254673056,catapult,CLB,297,catapult_fpga_latency
Throughput,22.712303254673056,catapult,LUT,1936,catapult_fpga_latency
Throughput,22.712303254673056,catapult,FF,1225,catapult_fpga_latency
Throughput,22.712303254673056,catapult,DSP,0,catapult_fpga_latency
Throughput,22.712303254673056,catapult,BRAM,0,catapult_fpga_latency
Throughput,14.790930201600379,catapult,CLB,475,catapult_fpga_latency
Throughput,14.790930201600379,catapult,LUT,2974,catapult_fpga_latency
Throughput,14.790930201600379,catapult,FF,1533,catapult_fpga_latency
Throughput,14.790930201600379,catapult,DSP,0,catapult_fpga_latency
Throughput,14.790930201600379,catapult,BRAM,0,catapult_fpga_latency
Throughput,26.79672008146203,catapult,CLB,448,catapult_fpga_latency
Throughput,26.79672008146203,catapult,LUT,2725,catapult_fpga_latency
Throughput,26.79672008146203,catapult,FF,1454,catapult_fpga_latency
Throughput,26.79672008146203,catapult,DSP,0,catapult_fpga_latency
Throughput,26.79672008146203,catapult,BRAM,0,catapult_fpga_latency
Throughput,26.79672008146203,catapult,CLB,448,catapult_fpga_latency
Throughput,26.79672008146203,catapult,LUT,2725,catapult_fpga_latency
Throughput,26.79672008146203,catapult,FF,1454,catapult_fpga_latency
Throughput,26.79672008146203,catapult,DSP,0,catapult_fpga_latency
Throughput,26.79672008146203,catapult,BRAM,0,catapult_fpga_latency
Throughput,26.79672008146203,catapult,CLB,448,catapult_fpga_latency
Throughput,26.79672008146203,catapult,LUT,2725,catapult_fpga_latency
Throughput,26.79672008146203,catapult,FF,1454,catapult_fpga_latency
Throughput,26.79672008146203,catapult,DSP,0,catapult_fpga_latency
Throughput,26.79672008146203,catapult,BRAM,0,catapult_fpga_latency
Throughput,26.79672008146203,catapult,CLB,448,catapult_fpga_latency
Throughput,26.79672008146203,catapult,LUT,2725,catapult_fpga_latency
Throughput,26.79672008146203,catapult,FF,1454,catapult_fpga_latency
Throughput,26.79672008146203,catapult,DSP,0,catapult_fpga_latency
Throughput,26.79672008146203,catapult,BRAM,0,catapult_fpga_latency
Throughput,26.79672008146203,catapult,CLB,448,catapult_fpga_latency
Throughput,26.79672008146203,catapult,LUT,2725,catapult_fpga_latency
Throughput,26.79672008146203,catapult,FF,1454,catapult_fpga_latency
Throughput,26.79672008146203,catapult,DSP,0,catapult_fpga_latency
Throughput,26.79672008146203,catapult,BRAM,0,catapult_fpga_latency
Throughput,26.79672008146203,catapult,CLB,448,catapult_fpga_latency
Throughput,26.79672008146203,catapult,LUT,2725,catapult_fpga_latency
Throughput,26.79672008146203,catapult,FF,1454,catapult_fpga_latency
Throughput,26.79672008146203,catapult,DSP,0,catapult_fpga_latency
Throughput,26.79672008146203,catapult,BRAM,0,catapult_fpga_latency
Throughput,26.79672008146203,catapult,CLB,448,catapult_fpga_latency
Throughput,26.79672008146203,catapult,LUT,2725,catapult_fpga_latency
Throughput,26.79672008146203,catapult,FF,1454,catapult_fpga_latency
Throughput,26.79672008146203,catapult,DSP,0,catapult_fpga_latency
Throughput,26.79672008146203,catapult,BRAM,0,catapult_fpga_latency
Throughput,17.027073046143368,catapult,CLB,409,catapult_fpga_latency
Throughput,17.027073046143368,catapult,LUT,2685,catapult_fpga_latency
Throughput,17.027073046143368,catapult,FF,1521,catapult_fpga_latency
Throughput,17.027073046143368,catapult,DSP,0,catapult_fpga_latency
Throughput,17.027073046143368,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.223861773237484,catapult,CLB,251,catapult_fpga_latency
Throughput,25.223861773237484,catapult,LUT,1616,catapult_fpga_latency
Throughput,25.223861773237484,catapult,FF,1221,catapult_fpga_latency
Throughput,25.223861773237484,catapult,DSP,0,catapult_fpga_latency
Throughput,25.223861773237484,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.223861773237484,catapult,CLB,251,catapult_fpga_latency
Throughput,25.223861773237484,catapult,LUT,1616,catapult_fpga_latency
Throughput,25.223861773237484,catapult,FF,1221,catapult_fpga_latency
Throughput,25.223861773237484,catapult,DSP,0,catapult_fpga_latency
Throughput,25.223861773237484,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.223861773237484,catapult,CLB,251,catapult_fpga_latency
Throughput,25.223861773237484,catapult,LUT,1616,catapult_fpga_latency
Throughput,25.223861773237484,catapult,FF,1221,catapult_fpga_latency
Throughput,25.223861773237484,catapult,DSP,0,catapult_fpga_latency
Throughput,25.223861773237484,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.223861773237484,catapult,CLB,251,catapult_fpga_latency
Throughput,25.223861773237484,catapult,LUT,1616,catapult_fpga_latency
Throughput,25.223861773237484,catapult,FF,1221,catapult_fpga_latency
Throughput,25.223861773237484,catapult,DSP,0,catapult_fpga_latency
Throughput,25.223861773237484,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.223861773237484,catapult,CLB,251,catapult_fpga_latency
Throughput,25.223861773237484,catapult,LUT,1616,catapult_fpga_latency
Throughput,25.223861773237484,catapult,FF,1221,catapult_fpga_latency
Throughput,25.223861773237484,catapult,DSP,0,catapult_fpga_latency
Throughput,25.223861773237484,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.223861773237484,catapult,CLB,251,catapult_fpga_latency
Throughput,25.223861773237484,catapult,LUT,1616,catapult_fpga_latency
Throughput,25.223861773237484,catapult,FF,1221,catapult_fpga_latency
Throughput,25.223861773237484,catapult,DSP,0,catapult_fpga_latency
Throughput,25.223861773237484,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.223861773237484,catapult,CLB,251,catapult_fpga_latency
Throughput,25.223861773237484,catapult,LUT,1616,catapult_fpga_latency
Throughput,25.223861773237484,catapult,FF,1221,catapult_fpga_latency
Throughput,25.223861773237484,catapult,DSP,0,catapult_fpga_latency
Throughput,25.223861773237484,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.385177051365073,catapult,CLB,477,catapult_fpga_latency
Throughput,9.385177051365073,catapult,LUT,2899,catapult_fpga_latency
Throughput,9.385177051365073,catapult,FF,1797,catapult_fpga_latency
Throughput,9.385177051365073,catapult,DSP,0,catapult_fpga_latency
Throughput,9.385177051365073,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.735023176670774,catapult,CLB,483,catapult_fpga_latency
Throughput,11.735023176670774,catapult,LUT,2836,catapult_fpga_latency
Throughput,11.735023176670774,catapult,FF,1254,catapult_fpga_latency
Throughput,11.735023176670774,catapult,DSP,0,catapult_fpga_latency
Throughput,11.735023176670774,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.735023176670774,catapult,CLB,483,catapult_fpga_latency
Throughput,11.735023176670774,catapult,LUT,2836,catapult_fpga_latency
Throughput,11.735023176670774,catapult,FF,1254,catapult_fpga_latency
Throughput,11.735023176670774,catapult,DSP,0,catapult_fpga_latency
Throughput,11.735023176670774,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.735023176670774,catapult,CLB,483,catapult_fpga_latency
Throughput,11.735023176670774,catapult,LUT,2836,catapult_fpga_latency
Throughput,11.735023176670774,catapult,FF,1254,catapult_fpga_latency
Throughput,11.735023176670774,catapult,DSP,0,catapult_fpga_latency
Throughput,11.735023176670774,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.735023176670774,catapult,CLB,483,catapult_fpga_latency
Throughput,11.735023176670774,catapult,LUT,2836,catapult_fpga_latency
Throughput,11.735023176670774,catapult,FF,1254,catapult_fpga_latency
Throughput,11.735023176670774,catapult,DSP,0,catapult_fpga_latency
Throughput,11.735023176670774,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.735023176670774,catapult,CLB,483,catapult_fpga_latency
Throughput,11.735023176670774,catapult,LUT,2836,catapult_fpga_latency
Throughput,11.735023176670774,catapult,FF,1254,catapult_fpga_latency
Throughput,11.735023176670774,catapult,DSP,0,catapult_fpga_latency
Throughput,11.735023176670774,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.735023176670774,catapult,CLB,483,catapult_fpga_latency
Throughput,11.735023176670774,catapult,LUT,2836,catapult_fpga_latency
Throughput,11.735023176670774,catapult,FF,1254,catapult_fpga_latency
Throughput,11.735023176670774,catapult,DSP,0,catapult_fpga_latency
Throughput,11.735023176670774,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.735023176670774,catapult,CLB,483,catapult_fpga_latency
Throughput,11.735023176670774,catapult,LUT,2836,catapult_fpga_latency
Throughput,11.735023176670774,catapult,FF,1254,catapult_fpga_latency
Throughput,11.735023176670774,catapult,DSP,0,catapult_fpga_latency
Throughput,11.735023176670774,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.505746643413946,catapult,CLB,427,catapult_fpga_latency
Throughput,10.505746643413946,catapult,LUT,2621,catapult_fpga_latency
Throughput,10.505746643413946,catapult,FF,1782,catapult_fpga_latency
Throughput,10.505746643413946,catapult,DSP,0,catapult_fpga_latency
Throughput,10.505746643413946,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.644561407594583,catapult,CLB,493,catapult_fpga_latency
Throughput,11.644561407594583,catapult,LUT,2773,catapult_fpga_latency
Throughput,11.644561407594583,catapult,FF,1243,catapult_fpga_latency
Throughput,11.644561407594583,catapult,DSP,0,catapult_fpga_latency
Throughput,11.644561407594583,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.644561407594583,catapult,CLB,493,catapult_fpga_latency
Throughput,11.644561407594583,catapult,LUT,2773,catapult_fpga_latency
Throughput,11.644561407594583,catapult,FF,1243,catapult_fpga_latency
Throughput,11.644561407594583,catapult,DSP,0,catapult_fpga_latency
Throughput,11.644561407594583,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.644561407594583,catapult,CLB,493,catapult_fpga_latency
Throughput,11.644561407594583,catapult,LUT,2773,catapult_fpga_latency
Throughput,11.644561407594583,catapult,FF,1243,catapult_fpga_latency
Throughput,11.644561407594583,catapult,DSP,0,catapult_fpga_latency
Throughput,11.644561407594583,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.644561407594583,catapult,CLB,493,catapult_fpga_latency
Throughput,11.644561407594583,catapult,LUT,2773,catapult_fpga_latency
Throughput,11.644561407594583,catapult,FF,1243,catapult_fpga_latency
Throughput,11.644561407594583,catapult,DSP,0,catapult_fpga_latency
Throughput,11.644561407594583,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.644561407594583,catapult,CLB,493,catapult_fpga_latency
Throughput,11.644561407594583,catapult,LUT,2773,catapult_fpga_latency
Throughput,11.644561407594583,catapult,FF,1243,catapult_fpga_latency
Throughput,11.644561407594583,catapult,DSP,0,catapult_fpga_latency
Throughput,11.644561407594583,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.644561407594583,catapult,CLB,493,catapult_fpga_latency
Throughput,11.644561407594583,catapult,LUT,2773,catapult_fpga_latency
Throughput,11.644561407594583,catapult,FF,1243,catapult_fpga_latency
Throughput,11.644561407594583,catapult,DSP,0,catapult_fpga_latency
Throughput,11.644561407594583,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.644561407594583,catapult,CLB,493,catapult_fpga_latency
Throughput,11.644561407594583,catapult,LUT,2773,catapult_fpga_latency
Throughput,11.644561407594583,catapult,FF,1243,catapult_fpga_latency
Throughput,11.644561407594583,catapult,DSP,0,catapult_fpga_latency
Throughput,11.644561407594583,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.990309399882113,catapult,CLB,457,catapult_fpga_latency
Throughput,9.990309399882113,catapult,LUT,2797,catapult_fpga_latency
Throughput,9.990309399882113,catapult,FF,1790,catapult_fpga_latency
Throughput,9.990309399882113,catapult,DSP,0,catapult_fpga_latency
Throughput,9.990309399882113,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.928245142395033,catapult,CLB,633,catapult_fpga_latency
Throughput,10.928245142395033,catapult,LUT,3708,catapult_fpga_latency
Throughput,10.928245142395033,catapult,FF,1473,catapult_fpga_latency
Throughput,10.928245142395033,catapult,DSP,0,catapult_fpga_latency
Throughput,10.928245142395033,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.928245142395033,catapult,CLB,633,catapult_fpga_latency
Throughput,10.928245142395033,catapult,LUT,3708,catapult_fpga_latency
Throughput,10.928245142395033,catapult,FF,1473,catapult_fpga_latency
Throughput,10.928245142395033,catapult,DSP,0,catapult_fpga_latency
Throughput,10.928245142395033,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.928245142395033,catapult,CLB,633,catapult_fpga_latency
Throughput,10.928245142395033,catapult,LUT,3708,catapult_fpga_latency
Throughput,10.928245142395033,catapult,FF,1473,catapult_fpga_latency
Throughput,10.928245142395033,catapult,DSP,0,catapult_fpga_latency
Throughput,10.928245142395033,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.928245142395033,catapult,CLB,633,catapult_fpga_latency
Throughput,10.928245142395033,catapult,LUT,3708,catapult_fpga_latency
Throughput,10.928245142395033,catapult,FF,1473,catapult_fpga_latency
Throughput,10.928245142395033,catapult,DSP,0,catapult_fpga_latency
Throughput,10.928245142395033,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.928245142395033,catapult,CLB,633,catapult_fpga_latency
Throughput,10.928245142395033,catapult,LUT,3708,catapult_fpga_latency
Throughput,10.928245142395033,catapult,FF,1473,catapult_fpga_latency
Throughput,10.928245142395033,catapult,DSP,0,catapult_fpga_latency
Throughput,10.928245142395033,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.928245142395033,catapult,CLB,633,catapult_fpga_latency
Throughput,10.928245142395033,catapult,LUT,3708,catapult_fpga_latency
Throughput,10.928245142395033,catapult,FF,1473,catapult_fpga_latency
Throughput,10.928245142395033,catapult,DSP,0,catapult_fpga_latency
Throughput,10.928245142395033,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.928245142395033,catapult,CLB,633,catapult_fpga_latency
Throughput,10.928245142395033,catapult,LUT,3708,catapult_fpga_latency
Throughput,10.928245142395033,catapult,FF,1473,catapult_fpga_latency
Throughput,10.928245142395033,catapult,DSP,0,catapult_fpga_latency
Throughput,10.928245142395033,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.143839646182872,catapult,CLB,411,catapult_fpga_latency
Throughput,10.143839646182872,catapult,LUT,2451,catapult_fpga_latency
Throughput,10.143839646182872,catapult,FF,1779,catapult_fpga_latency
Throughput,10.143839646182872,catapult,DSP,0,catapult_fpga_latency
Throughput,10.143839646182872,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.758204287041284,catapult,CLB,407,catapult_fpga_latency
Throughput,11.758204287041284,catapult,LUT,2574,catapult_fpga_latency
Throughput,11.758204287041284,catapult,FF,1231,catapult_fpga_latency
Throughput,11.758204287041284,catapult,DSP,0,catapult_fpga_latency
Throughput,11.758204287041284,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.758204287041284,catapult,CLB,407,catapult_fpga_latency
Throughput,11.758204287041284,catapult,LUT,2574,catapult_fpga_latency
Throughput,11.758204287041284,catapult,FF,1231,catapult_fpga_latency
Throughput,11.758204287041284,catapult,DSP,0,catapult_fpga_latency
Throughput,11.758204287041284,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.758204287041284,catapult,CLB,407,catapult_fpga_latency
Throughput,11.758204287041284,catapult,LUT,2574,catapult_fpga_latency
Throughput,11.758204287041284,catapult,FF,1231,catapult_fpga_latency
Throughput,11.758204287041284,catapult,DSP,0,catapult_fpga_latency
Throughput,11.758204287041284,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.758204287041284,catapult,CLB,407,catapult_fpga_latency
Throughput,11.758204287041284,catapult,LUT,2574,catapult_fpga_latency
Throughput,11.758204287041284,catapult,FF,1231,catapult_fpga_latency
Throughput,11.758204287041284,catapult,DSP,0,catapult_fpga_latency
Throughput,11.758204287041284,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.758204287041284,catapult,CLB,407,catapult_fpga_latency
Throughput,11.758204287041284,catapult,LUT,2574,catapult_fpga_latency
Throughput,11.758204287041284,catapult,FF,1231,catapult_fpga_latency
Throughput,11.758204287041284,catapult,DSP,0,catapult_fpga_latency
Throughput,11.758204287041284,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.758204287041284,catapult,CLB,407,catapult_fpga_latency
Throughput,11.758204287041284,catapult,LUT,2574,catapult_fpga_latency
Throughput,11.758204287041284,catapult,FF,1231,catapult_fpga_latency
Throughput,11.758204287041284,catapult,DSP,0,catapult_fpga_latency
Throughput,11.758204287041284,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.758204287041284,catapult,CLB,407,catapult_fpga_latency
Throughput,11.758204287041284,catapult,LUT,2574,catapult_fpga_latency
Throughput,11.758204287041284,catapult,FF,1231,catapult_fpga_latency
Throughput,11.758204287041284,catapult,DSP,0,catapult_fpga_latency
Throughput,11.758204287041284,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.638326491801758,catapult,CLB,527,catapult_fpga_latency
Throughput,4.638326491801758,catapult,LUT,3247,catapult_fpga_latency
Throughput,4.638326491801758,catapult,FF,1626,catapult_fpga_latency
Throughput,4.638326491801758,catapult,DSP,0,catapult_fpga_latency
Throughput,4.638326491801758,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.981631327976095,catapult,CLB,679,catapult_fpga_latency
Throughput,6.981631327976095,catapult,LUT,4182,catapult_fpga_latency
Throughput,6.981631327976095,catapult,FF,1385,catapult_fpga_latency
Throughput,6.981631327976095,catapult,DSP,0,catapult_fpga_latency
Throughput,6.981631327976095,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.981631327976095,catapult,CLB,679,catapult_fpga_latency
Throughput,6.981631327976095,catapult,LUT,4182,catapult_fpga_latency
Throughput,6.981631327976095,catapult,FF,1385,catapult_fpga_latency
Throughput,6.981631327976095,catapult,DSP,0,catapult_fpga_latency
Throughput,6.981631327976095,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.981631327976095,catapult,CLB,679,catapult_fpga_latency
Throughput,6.981631327976095,catapult,LUT,4182,catapult_fpga_latency
Throughput,6.981631327976095,catapult,FF,1385,catapult_fpga_latency
Throughput,6.981631327976095,catapult,DSP,0,catapult_fpga_latency
Throughput,6.981631327976095,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.981631327976095,catapult,CLB,679,catapult_fpga_latency
Throughput,6.981631327976095,catapult,LUT,4182,catapult_fpga_latency
Throughput,6.981631327976095,catapult,FF,1385,catapult_fpga_latency
Throughput,6.981631327976095,catapult,DSP,0,catapult_fpga_latency
Throughput,6.981631327976095,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.981631327976095,catapult,CLB,679,catapult_fpga_latency
Throughput,6.981631327976095,catapult,LUT,4182,catapult_fpga_latency
Throughput,6.981631327976095,catapult,FF,1385,catapult_fpga_latency
Throughput,6.981631327976095,catapult,DSP,0,catapult_fpga_latency
Throughput,6.981631327976095,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.981631327976095,catapult,CLB,679,catapult_fpga_latency
Throughput,6.981631327976095,catapult,LUT,4182,catapult_fpga_latency
Throughput,6.981631327976095,catapult,FF,1385,catapult_fpga_latency
Throughput,6.981631327976095,catapult,DSP,0,catapult_fpga_latency
Throughput,6.981631327976095,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.981631327976095,catapult,CLB,679,catapult_fpga_latency
Throughput,6.981631327976095,catapult,LUT,4182,catapult_fpga_latency
Throughput,6.981631327976095,catapult,FF,1385,catapult_fpga_latency
Throughput,6.981631327976095,catapult,DSP,0,catapult_fpga_latency
Throughput,6.981631327976095,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.054078641463661,catapult,CLB,465,catapult_fpga_latency
Throughput,5.054078641463661,catapult,LUT,2880,catapult_fpga_latency
Throughput,5.054078641463661,catapult,FF,1612,catapult_fpga_latency
Throughput,5.054078641463661,catapult,DSP,0,catapult_fpga_latency
Throughput,5.054078641463661,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.985972167886883,catapult,CLB,624,catapult_fpga_latency
Throughput,6.985972167886883,catapult,LUT,4052,catapult_fpga_latency
Throughput,6.985972167886883,catapult,FF,1370,catapult_fpga_latency
Throughput,6.985972167886883,catapult,DSP,0,catapult_fpga_latency
Throughput,6.985972167886883,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.985972167886883,catapult,CLB,624,catapult_fpga_latency
Throughput,6.985972167886883,catapult,LUT,4052,catapult_fpga_latency
Throughput,6.985972167886883,catapult,FF,1370,catapult_fpga_latency
Throughput,6.985972167886883,catapult,DSP,0,catapult_fpga_latency
Throughput,6.985972167886883,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.985972167886883,catapult,CLB,624,catapult_fpga_latency
Throughput,6.985972167886883,catapult,LUT,4052,catapult_fpga_latency
Throughput,6.985972167886883,catapult,FF,1370,catapult_fpga_latency
Throughput,6.985972167886883,catapult,DSP,0,catapult_fpga_latency
Throughput,6.985972167886883,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.985972167886883,catapult,CLB,624,catapult_fpga_latency
Throughput,6.985972167886883,catapult,LUT,4052,catapult_fpga_latency
Throughput,6.985972167886883,catapult,FF,1370,catapult_fpga_latency
Throughput,6.985972167886883,catapult,DSP,0,catapult_fpga_latency
Throughput,6.985972167886883,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.985972167886883,catapult,CLB,624,catapult_fpga_latency
Throughput,6.985972167886883,catapult,LUT,4052,catapult_fpga_latency
Throughput,6.985972167886883,catapult,FF,1370,catapult_fpga_latency
Throughput,6.985972167886883,catapult,DSP,0,catapult_fpga_latency
Throughput,6.985972167886883,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.985972167886883,catapult,CLB,624,catapult_fpga_latency
Throughput,6.985972167886883,catapult,LUT,4052,catapult_fpga_latency
Throughput,6.985972167886883,catapult,FF,1370,catapult_fpga_latency
Throughput,6.985972167886883,catapult,DSP,0,catapult_fpga_latency
Throughput,6.985972167886883,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.985972167886883,catapult,CLB,624,catapult_fpga_latency
Throughput,6.985972167886883,catapult,LUT,4052,catapult_fpga_latency
Throughput,6.985972167886883,catapult,FF,1370,catapult_fpga_latency
Throughput,6.985972167886883,catapult,DSP,0,catapult_fpga_latency
Throughput,6.985972167886883,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.7917505223008074,catapult,CLB,537,catapult_fpga_latency
Throughput,4.7917505223008074,catapult,LUT,3214,catapult_fpga_latency
Throughput,4.7917505223008074,catapult,FF,1620,catapult_fpga_latency
Throughput,4.7917505223008074,catapult,DSP,0,catapult_fpga_latency
Throughput,4.7917505223008074,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.905123601712471,catapult,CLB,809,catapult_fpga_latency
Throughput,6.905123601712471,catapult,LUT,5219,catapult_fpga_latency
Throughput,6.905123601712471,catapult,FF,1522,catapult_fpga_latency
Throughput,6.905123601712471,catapult,DSP,0,catapult_fpga_latency
Throughput,6.905123601712471,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.905123601712471,catapult,CLB,809,catapult_fpga_latency
Throughput,6.905123601712471,catapult,LUT,5219,catapult_fpga_latency
Throughput,6.905123601712471,catapult,FF,1522,catapult_fpga_latency
Throughput,6.905123601712471,catapult,DSP,0,catapult_fpga_latency
Throughput,6.905123601712471,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.905123601712471,catapult,CLB,809,catapult_fpga_latency
Throughput,6.905123601712471,catapult,LUT,5219,catapult_fpga_latency
Throughput,6.905123601712471,catapult,FF,1522,catapult_fpga_latency
Throughput,6.905123601712471,catapult,DSP,0,catapult_fpga_latency
Throughput,6.905123601712471,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.905123601712471,catapult,CLB,809,catapult_fpga_latency
Throughput,6.905123601712471,catapult,LUT,5219,catapult_fpga_latency
Throughput,6.905123601712471,catapult,FF,1522,catapult_fpga_latency
Throughput,6.905123601712471,catapult,DSP,0,catapult_fpga_latency
Throughput,6.905123601712471,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.905123601712471,catapult,CLB,809,catapult_fpga_latency
Throughput,6.905123601712471,catapult,LUT,5219,catapult_fpga_latency
Throughput,6.905123601712471,catapult,FF,1522,catapult_fpga_latency
Throughput,6.905123601712471,catapult,DSP,0,catapult_fpga_latency
Throughput,6.905123601712471,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.905123601712471,catapult,CLB,809,catapult_fpga_latency
Throughput,6.905123601712471,catapult,LUT,5219,catapult_fpga_latency
Throughput,6.905123601712471,catapult,FF,1522,catapult_fpga_latency
Throughput,6.905123601712471,catapult,DSP,0,catapult_fpga_latency
Throughput,6.905123601712471,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.905123601712471,catapult,CLB,809,catapult_fpga_latency
Throughput,6.905123601712471,catapult,LUT,5219,catapult_fpga_latency
Throughput,6.905123601712471,catapult,FF,1522,catapult_fpga_latency
Throughput,6.905123601712471,catapult,DSP,0,catapult_fpga_latency
Throughput,6.905123601712471,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.911181286434826,catapult,CLB,455,catapult_fpga_latency
Throughput,4.911181286434826,catapult,LUT,2722,catapult_fpga_latency
Throughput,4.911181286434826,catapult,FF,1609,catapult_fpga_latency
Throughput,4.911181286434826,catapult,DSP,0,catapult_fpga_latency
Throughput,4.911181286434826,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.037297677691766,catapult,CLB,606,catapult_fpga_latency
Throughput,7.037297677691766,catapult,LUT,3812,catapult_fpga_latency
Throughput,7.037297677691766,catapult,FF,1366,catapult_fpga_latency
Throughput,7.037297677691766,catapult,DSP,0,catapult_fpga_latency
Throughput,7.037297677691766,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.037297677691766,catapult,CLB,606,catapult_fpga_latency
Throughput,7.037297677691766,catapult,LUT,3812,catapult_fpga_latency
Throughput,7.037297677691766,catapult,FF,1366,catapult_fpga_latency
Throughput,7.037297677691766,catapult,DSP,0,catapult_fpga_latency
Throughput,7.037297677691766,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.037297677691766,catapult,CLB,606,catapult_fpga_latency
Throughput,7.037297677691766,catapult,LUT,3812,catapult_fpga_latency
Throughput,7.037297677691766,catapult,FF,1366,catapult_fpga_latency
Throughput,7.037297677691766,catapult,DSP,0,catapult_fpga_latency
Throughput,7.037297677691766,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.037297677691766,catapult,CLB,606,catapult_fpga_latency
Throughput,7.037297677691766,catapult,LUT,3812,catapult_fpga_latency
Throughput,7.037297677691766,catapult,FF,1366,catapult_fpga_latency
Throughput,7.037297677691766,catapult,DSP,0,catapult_fpga_latency
Throughput,7.037297677691766,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.037297677691766,catapult,CLB,606,catapult_fpga_latency
Throughput,7.037297677691766,catapult,LUT,3812,catapult_fpga_latency
Throughput,7.037297677691766,catapult,FF,1366,catapult_fpga_latency
Throughput,7.037297677691766,catapult,DSP,0,catapult_fpga_latency
Throughput,7.037297677691766,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.037297677691766,catapult,CLB,606,catapult_fpga_latency
Throughput,7.037297677691766,catapult,LUT,3812,catapult_fpga_latency
Throughput,7.037297677691766,catapult,FF,1366,catapult_fpga_latency
Throughput,7.037297677691766,catapult,DSP,0,catapult_fpga_latency
Throughput,7.037297677691766,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.037297677691766,catapult,CLB,606,catapult_fpga_latency
Throughput,7.037297677691766,catapult,LUT,3812,catapult_fpga_latency
Throughput,7.037297677691766,catapult,FF,1366,catapult_fpga_latency
Throughput,7.037297677691766,catapult,DSP,0,catapult_fpga_latency
Throughput,7.037297677691766,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.622524638056321,catapult,CLB,606,catapult_fpga_latency
Throughput,4.622524638056321,catapult,LUT,3740,catapult_fpga_latency
Throughput,4.622524638056321,catapult,FF,1914,catapult_fpga_latency
Throughput,4.622524638056321,catapult,DSP,0,catapult_fpga_latency
Throughput,4.622524638056321,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.532146515232545,catapult,CLB,732,catapult_fpga_latency
Throughput,4.532146515232545,catapult,LUT,4834,catapult_fpga_latency
Throughput,4.532146515232545,catapult,FF,1440,catapult_fpga_latency
Throughput,4.532146515232545,catapult,DSP,0,catapult_fpga_latency
Throughput,4.532146515232545,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.532146515232545,catapult,CLB,732,catapult_fpga_latency
Throughput,4.532146515232545,catapult,LUT,4834,catapult_fpga_latency
Throughput,4.532146515232545,catapult,FF,1440,catapult_fpga_latency
Throughput,4.532146515232545,catapult,DSP,0,catapult_fpga_latency
Throughput,4.532146515232545,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.532146515232545,catapult,CLB,732,catapult_fpga_latency
Throughput,4.532146515232545,catapult,LUT,4834,catapult_fpga_latency
Throughput,4.532146515232545,catapult,FF,1440,catapult_fpga_latency
Throughput,4.532146515232545,catapult,DSP,0,catapult_fpga_latency
Throughput,4.532146515232545,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.532146515232545,catapult,CLB,732,catapult_fpga_latency
Throughput,4.532146515232545,catapult,LUT,4834,catapult_fpga_latency
Throughput,4.532146515232545,catapult,FF,1440,catapult_fpga_latency
Throughput,4.532146515232545,catapult,DSP,0,catapult_fpga_latency
Throughput,4.532146515232545,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.486075222509331,catapult,CLB,741,catapult_fpga_latency
Throughput,4.486075222509331,catapult,LUT,4839,catapult_fpga_latency
Throughput,4.486075222509331,catapult,FF,1436,catapult_fpga_latency
Throughput,4.486075222509331,catapult,DSP,0,catapult_fpga_latency
Throughput,4.486075222509331,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.532146515232545,catapult,CLB,732,catapult_fpga_latency
Throughput,4.532146515232545,catapult,LUT,4834,catapult_fpga_latency
Throughput,4.532146515232545,catapult,FF,1440,catapult_fpga_latency
Throughput,4.532146515232545,catapult,DSP,0,catapult_fpga_latency
Throughput,4.532146515232545,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.532146515232545,catapult,CLB,732,catapult_fpga_latency
Throughput,4.532146515232545,catapult,LUT,4834,catapult_fpga_latency
Throughput,4.532146515232545,catapult,FF,1440,catapult_fpga_latency
Throughput,4.532146515232545,catapult,DSP,0,catapult_fpga_latency
Throughput,4.532146515232545,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.541779832680831,catapult,CLB,508,catapult_fpga_latency
Throughput,4.541779832680831,catapult,LUT,3034,catapult_fpga_latency
Throughput,4.541779832680831,catapult,FF,1903,catapult_fpga_latency
Throughput,4.541779832680831,catapult,DSP,0,catapult_fpga_latency
Throughput,4.541779832680831,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.3966673261667655,catapult,CLB,707,catapult_fpga_latency
Throughput,4.3966673261667655,catapult,LUT,4791,catapult_fpga_latency
Throughput,4.3966673261667655,catapult,FF,1427,catapult_fpga_latency
Throughput,4.3966673261667655,catapult,DSP,0,catapult_fpga_latency
Throughput,4.3966673261667655,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.3966673261667655,catapult,CLB,707,catapult_fpga_latency
Throughput,4.3966673261667655,catapult,LUT,4791,catapult_fpga_latency
Throughput,4.3966673261667655,catapult,FF,1427,catapult_fpga_latency
Throughput,4.3966673261667655,catapult,DSP,0,catapult_fpga_latency
Throughput,4.3966673261667655,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.3966673261667655,catapult,CLB,707,catapult_fpga_latency
Throughput,4.3966673261667655,catapult,LUT,4791,catapult_fpga_latency
Throughput,4.3966673261667655,catapult,FF,1427,catapult_fpga_latency
Throughput,4.3966673261667655,catapult,DSP,0,catapult_fpga_latency
Throughput,4.3966673261667655,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.3966673261667655,catapult,CLB,707,catapult_fpga_latency
Throughput,4.3966673261667655,catapult,LUT,4791,catapult_fpga_latency
Throughput,4.3966673261667655,catapult,FF,1427,catapult_fpga_latency
Throughput,4.3966673261667655,catapult,DSP,0,catapult_fpga_latency
Throughput,4.3966673261667655,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.3966673261667655,catapult,CLB,707,catapult_fpga_latency
Throughput,4.3966673261667655,catapult,LUT,4791,catapult_fpga_latency
Throughput,4.3966673261667655,catapult,FF,1427,catapult_fpga_latency
Throughput,4.3966673261667655,catapult,DSP,0,catapult_fpga_latency
Throughput,4.3966673261667655,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.3966673261667655,catapult,CLB,707,catapult_fpga_latency
Throughput,4.3966673261667655,catapult,LUT,4791,catapult_fpga_latency
Throughput,4.3966673261667655,catapult,FF,1427,catapult_fpga_latency
Throughput,4.3966673261667655,catapult,DSP,0,catapult_fpga_latency
Throughput,4.3966673261667655,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.3966673261667655,catapult,CLB,707,catapult_fpga_latency
Throughput,4.3966673261667655,catapult,LUT,4791,catapult_fpga_latency
Throughput,4.3966673261667655,catapult,FF,1427,catapult_fpga_latency
Throughput,4.3966673261667655,catapult,DSP,0,catapult_fpga_latency
Throughput,4.3966673261667655,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.523269962321161,catapult,CLB,604,catapult_fpga_latency
Throughput,4.523269962321161,catapult,LUT,3694,catapult_fpga_latency
Throughput,4.523269962321161,catapult,FF,1911,catapult_fpga_latency
Throughput,4.523269962321161,catapult,DSP,0,catapult_fpga_latency
Throughput,4.523269962321161,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.571303187112582,catapult,CLB,808,catapult_fpga_latency
Throughput,4.571303187112582,catapult,LUT,5412,catapult_fpga_latency
Throughput,4.571303187112582,catapult,FF,1497,catapult_fpga_latency
Throughput,4.571303187112582,catapult,DSP,0,catapult_fpga_latency
Throughput,4.571303187112582,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.571303187112582,catapult,CLB,808,catapult_fpga_latency
Throughput,4.571303187112582,catapult,LUT,5412,catapult_fpga_latency
Throughput,4.571303187112582,catapult,FF,1497,catapult_fpga_latency
Throughput,4.571303187112582,catapult,DSP,0,catapult_fpga_latency
Throughput,4.571303187112582,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.571303187112582,catapult,CLB,808,catapult_fpga_latency
Throughput,4.571303187112582,catapult,LUT,5412,catapult_fpga_latency
Throughput,4.571303187112582,catapult,FF,1497,catapult_fpga_latency
Throughput,4.571303187112582,catapult,DSP,0,catapult_fpga_latency
Throughput,4.571303187112582,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.571303187112582,catapult,CLB,808,catapult_fpga_latency
Throughput,4.571303187112582,catapult,LUT,5412,catapult_fpga_latency
Throughput,4.571303187112582,catapult,FF,1497,catapult_fpga_latency
Throughput,4.571303187112582,catapult,DSP,0,catapult_fpga_latency
Throughput,4.571303187112582,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.571303187112582,catapult,CLB,808,catapult_fpga_latency
Throughput,4.571303187112582,catapult,LUT,5412,catapult_fpga_latency
Throughput,4.571303187112582,catapult,FF,1497,catapult_fpga_latency
Throughput,4.571303187112582,catapult,DSP,0,catapult_fpga_latency
Throughput,4.571303187112582,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.571303187112582,catapult,CLB,808,catapult_fpga_latency
Throughput,4.571303187112582,catapult,LUT,5412,catapult_fpga_latency
Throughput,4.571303187112582,catapult,FF,1497,catapult_fpga_latency
Throughput,4.571303187112582,catapult,DSP,0,catapult_fpga_latency
Throughput,4.571303187112582,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.571303187112582,catapult,CLB,808,catapult_fpga_latency
Throughput,4.571303187112582,catapult,LUT,5412,catapult_fpga_latency
Throughput,4.571303187112582,catapult,FF,1497,catapult_fpga_latency
Throughput,4.571303187112582,catapult,DSP,0,catapult_fpga_latency
Throughput,4.571303187112582,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.534489325812127,catapult,CLB,503,catapult_fpga_latency
Throughput,4.534489325812127,catapult,LUT,3015,catapult_fpga_latency
Throughput,4.534489325812127,catapult,FF,1900,catapult_fpga_latency
Throughput,4.534489325812127,catapult,DSP,0,catapult_fpga_latency
Throughput,4.534489325812127,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.422371894942134,catapult,CLB,697,catapult_fpga_latency
Throughput,4.422371894942134,catapult,LUT,4696,catapult_fpga_latency
Throughput,4.422371894942134,catapult,FF,1420,catapult_fpga_latency
Throughput,4.422371894942134,catapult,DSP,0,catapult_fpga_latency
Throughput,4.422371894942134,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.422371894942134,catapult,CLB,697,catapult_fpga_latency
Throughput,4.422371894942134,catapult,LUT,4696,catapult_fpga_latency
Throughput,4.422371894942134,catapult,FF,1420,catapult_fpga_latency
Throughput,4.422371894942134,catapult,DSP,0,catapult_fpga_latency
Throughput,4.422371894942134,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.422371894942134,catapult,CLB,697,catapult_fpga_latency
Throughput,4.422371894942134,catapult,LUT,4696,catapult_fpga_latency
Throughput,4.422371894942134,catapult,FF,1420,catapult_fpga_latency
Throughput,4.422371894942134,catapult,DSP,0,catapult_fpga_latency
Throughput,4.422371894942134,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.422371894942134,catapult,CLB,697,catapult_fpga_latency
Throughput,4.422371894942134,catapult,LUT,4696,catapult_fpga_latency
Throughput,4.422371894942134,catapult,FF,1420,catapult_fpga_latency
Throughput,4.422371894942134,catapult,DSP,0,catapult_fpga_latency
Throughput,4.422371894942134,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.422371894942134,catapult,CLB,697,catapult_fpga_latency
Throughput,4.422371894942134,catapult,LUT,4696,catapult_fpga_latency
Throughput,4.422371894942134,catapult,FF,1420,catapult_fpga_latency
Throughput,4.422371894942134,catapult,DSP,0,catapult_fpga_latency
Throughput,4.422371894942134,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.422371894942134,catapult,CLB,697,catapult_fpga_latency
Throughput,4.422371894942134,catapult,LUT,4696,catapult_fpga_latency
Throughput,4.422371894942134,catapult,FF,1420,catapult_fpga_latency
Throughput,4.422371894942134,catapult,DSP,0,catapult_fpga_latency
Throughput,4.422371894942134,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.422371894942134,catapult,CLB,697,catapult_fpga_latency
Throughput,4.422371894942134,catapult,LUT,4696,catapult_fpga_latency
Throughput,4.422371894942134,catapult,FF,1420,catapult_fpga_latency
Throughput,4.422371894942134,catapult,DSP,0,catapult_fpga_latency
Throughput,4.422371894942134,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.814223917391506,catapult,CLB,569,catapult_fpga_latency
Throughput,5.814223917391506,catapult,LUT,3469,catapult_fpga_latency
Throughput,5.814223917391506,catapult,FF,1590,catapult_fpga_latency
Throughput,5.814223917391506,catapult,DSP,0,catapult_fpga_latency
Throughput,5.814223917391506,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.050225339213842,catapult,CLB,354,catapult_fpga_latency
Throughput,12.050225339213842,catapult,LUT,2124,catapult_fpga_latency
Throughput,12.050225339213842,catapult,FF,1283,catapult_fpga_latency
Throughput,12.050225339213842,catapult,DSP,0,catapult_fpga_latency
Throughput,12.050225339213842,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.050225339213842,catapult,CLB,354,catapult_fpga_latency
Throughput,12.050225339213842,catapult,LUT,2124,catapult_fpga_latency
Throughput,12.050225339213842,catapult,FF,1283,catapult_fpga_latency
Throughput,12.050225339213842,catapult,DSP,0,catapult_fpga_latency
Throughput,12.050225339213842,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.050225339213842,catapult,CLB,354,catapult_fpga_latency
Throughput,12.050225339213842,catapult,LUT,2124,catapult_fpga_latency
Throughput,12.050225339213842,catapult,FF,1283,catapult_fpga_latency
Throughput,12.050225339213842,catapult,DSP,0,catapult_fpga_latency
Throughput,12.050225339213842,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.050225339213842,catapult,CLB,354,catapult_fpga_latency
Throughput,12.050225339213842,catapult,LUT,2124,catapult_fpga_latency
Throughput,12.050225339213842,catapult,FF,1283,catapult_fpga_latency
Throughput,12.050225339213842,catapult,DSP,0,catapult_fpga_latency
Throughput,12.050225339213842,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.050225339213842,catapult,CLB,354,catapult_fpga_latency
Throughput,12.050225339213842,catapult,LUT,2124,catapult_fpga_latency
Throughput,12.050225339213842,catapult,FF,1283,catapult_fpga_latency
Throughput,12.050225339213842,catapult,DSP,0,catapult_fpga_latency
Throughput,12.050225339213842,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.050225339213842,catapult,CLB,354,catapult_fpga_latency
Throughput,12.050225339213842,catapult,LUT,2124,catapult_fpga_latency
Throughput,12.050225339213842,catapult,FF,1283,catapult_fpga_latency
Throughput,12.050225339213842,catapult,DSP,0,catapult_fpga_latency
Throughput,12.050225339213842,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.050225339213842,catapult,CLB,354,catapult_fpga_latency
Throughput,12.050225339213842,catapult,LUT,2124,catapult_fpga_latency
Throughput,12.050225339213842,catapult,FF,1283,catapult_fpga_latency
Throughput,12.050225339213842,catapult,DSP,0,catapult_fpga_latency
Throughput,12.050225339213842,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.002689204763734,catapult,CLB,524,catapult_fpga_latency
Throughput,6.002689204763734,catapult,LUT,3216,catapult_fpga_latency
Throughput,6.002689204763734,catapult,FF,1574,catapult_fpga_latency
Throughput,6.002689204763734,catapult,DSP,0,catapult_fpga_latency
Throughput,6.002689204763734,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.8451132985087,catapult,CLB,379,catapult_fpga_latency
Throughput,11.8451132985087,catapult,LUT,2195,catapult_fpga_latency
Throughput,11.8451132985087,catapult,FF,1270,catapult_fpga_latency
Throughput,11.8451132985087,catapult,DSP,0,catapult_fpga_latency
Throughput,11.8451132985087,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.8451132985087,catapult,CLB,379,catapult_fpga_latency
Throughput,11.8451132985087,catapult,LUT,2195,catapult_fpga_latency
Throughput,11.8451132985087,catapult,FF,1270,catapult_fpga_latency
Throughput,11.8451132985087,catapult,DSP,0,catapult_fpga_latency
Throughput,11.8451132985087,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.8451132985087,catapult,CLB,379,catapult_fpga_latency
Throughput,11.8451132985087,catapult,LUT,2195,catapult_fpga_latency
Throughput,11.8451132985087,catapult,FF,1270,catapult_fpga_latency
Throughput,11.8451132985087,catapult,DSP,0,catapult_fpga_latency
Throughput,11.8451132985087,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.979347604729448,catapult,CLB,380,catapult_fpga_latency
Throughput,11.979347604729448,catapult,LUT,2195,catapult_fpga_latency
Throughput,11.979347604729448,catapult,FF,1270,catapult_fpga_latency
Throughput,11.979347604729448,catapult,DSP,0,catapult_fpga_latency
Throughput,11.979347604729448,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.8451132985087,catapult,CLB,379,catapult_fpga_latency
Throughput,11.8451132985087,catapult,LUT,2195,catapult_fpga_latency
Throughput,11.8451132985087,catapult,FF,1270,catapult_fpga_latency
Throughput,11.8451132985087,catapult,DSP,0,catapult_fpga_latency
Throughput,11.8451132985087,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.8451132985087,catapult,CLB,379,catapult_fpga_latency
Throughput,11.8451132985087,catapult,LUT,2195,catapult_fpga_latency
Throughput,11.8451132985087,catapult,FF,1270,catapult_fpga_latency
Throughput,11.8451132985087,catapult,DSP,0,catapult_fpga_latency
Throughput,11.8451132985087,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.8451132985087,catapult,CLB,379,catapult_fpga_latency
Throughput,11.8451132985087,catapult,LUT,2195,catapult_fpga_latency
Throughput,11.8451132985087,catapult,FF,1270,catapult_fpga_latency
Throughput,11.8451132985087,catapult,DSP,0,catapult_fpga_latency
Throughput,11.8451132985087,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.802853843520243,catapult,CLB,581,catapult_fpga_latency
Throughput,5.802853843520243,catapult,LUT,3462,catapult_fpga_latency
Throughput,5.802853843520243,catapult,FF,1580,catapult_fpga_latency
Throughput,5.802853843520243,catapult,DSP,0,catapult_fpga_latency
Throughput,5.802853843520243,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.035722022964158,catapult,CLB,429,catapult_fpga_latency
Throughput,12.035722022964158,catapult,LUT,2669,catapult_fpga_latency
Throughput,12.035722022964158,catapult,FF,1489,catapult_fpga_latency
Throughput,12.035722022964158,catapult,DSP,0,catapult_fpga_latency
Throughput,12.035722022964158,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.035722022964158,catapult,CLB,429,catapult_fpga_latency
Throughput,12.035722022964158,catapult,LUT,2669,catapult_fpga_latency
Throughput,12.035722022964158,catapult,FF,1489,catapult_fpga_latency
Throughput,12.035722022964158,catapult,DSP,0,catapult_fpga_latency
Throughput,12.035722022964158,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.035722022964158,catapult,CLB,429,catapult_fpga_latency
Throughput,12.035722022964158,catapult,LUT,2669,catapult_fpga_latency
Throughput,12.035722022964158,catapult,FF,1489,catapult_fpga_latency
Throughput,12.035722022964158,catapult,DSP,0,catapult_fpga_latency
Throughput,12.035722022964158,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.035722022964158,catapult,CLB,429,catapult_fpga_latency
Throughput,12.035722022964158,catapult,LUT,2669,catapult_fpga_latency
Throughput,12.035722022964158,catapult,FF,1489,catapult_fpga_latency
Throughput,12.035722022964158,catapult,DSP,0,catapult_fpga_latency
Throughput,12.035722022964158,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.035722022964158,catapult,CLB,429,catapult_fpga_latency
Throughput,12.035722022964158,catapult,LUT,2669,catapult_fpga_latency
Throughput,12.035722022964158,catapult,FF,1489,catapult_fpga_latency
Throughput,12.035722022964158,catapult,DSP,0,catapult_fpga_latency
Throughput,12.035722022964158,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.035722022964158,catapult,CLB,429,catapult_fpga_latency
Throughput,12.035722022964158,catapult,LUT,2669,catapult_fpga_latency
Throughput,12.035722022964158,catapult,FF,1489,catapult_fpga_latency
Throughput,12.035722022964158,catapult,DSP,0,catapult_fpga_latency
Throughput,12.035722022964158,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.035722022964158,catapult,CLB,429,catapult_fpga_latency
Throughput,12.035722022964158,catapult,LUT,2669,catapult_fpga_latency
Throughput,12.035722022964158,catapult,FF,1489,catapult_fpga_latency
Throughput,12.035722022964158,catapult,DSP,0,catapult_fpga_latency
Throughput,12.035722022964158,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.999664018814947,catapult,CLB,486,catapult_fpga_latency
Throughput,5.999664018814947,catapult,LUT,2932,catapult_fpga_latency
Throughput,5.999664018814947,catapult,FF,1572,catapult_fpga_latency
Throughput,5.999664018814947,catapult,DSP,0,catapult_fpga_latency
Throughput,5.999664018814947,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.159385221483202,catapult,CLB,316,catapult_fpga_latency
Throughput,12.159385221483202,catapult,LUT,2014,catapult_fpga_latency
Throughput,12.159385221483202,catapult,FF,1261,catapult_fpga_latency
Throughput,12.159385221483202,catapult,DSP,0,catapult_fpga_latency
Throughput,12.159385221483202,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.159385221483202,catapult,CLB,316,catapult_fpga_latency
Throughput,12.159385221483202,catapult,LUT,2014,catapult_fpga_latency
Throughput,12.159385221483202,catapult,FF,1261,catapult_fpga_latency
Throughput,12.159385221483202,catapult,DSP,0,catapult_fpga_latency
Throughput,12.159385221483202,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.159385221483202,catapult,CLB,316,catapult_fpga_latency
Throughput,12.159385221483202,catapult,LUT,2014,catapult_fpga_latency
Throughput,12.159385221483202,catapult,FF,1261,catapult_fpga_latency
Throughput,12.159385221483202,catapult,DSP,0,catapult_fpga_latency
Throughput,12.159385221483202,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.159385221483202,catapult,CLB,316,catapult_fpga_latency
Throughput,12.159385221483202,catapult,LUT,2014,catapult_fpga_latency
Throughput,12.159385221483202,catapult,FF,1261,catapult_fpga_latency
Throughput,12.159385221483202,catapult,DSP,0,catapult_fpga_latency
Throughput,12.159385221483202,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.159385221483202,catapult,CLB,316,catapult_fpga_latency
Throughput,12.159385221483202,catapult,LUT,2014,catapult_fpga_latency
Throughput,12.159385221483202,catapult,FF,1261,catapult_fpga_latency
Throughput,12.159385221483202,catapult,DSP,0,catapult_fpga_latency
Throughput,12.159385221483202,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.159385221483202,catapult,CLB,316,catapult_fpga_latency
Throughput,12.159385221483202,catapult,LUT,2014,catapult_fpga_latency
Throughput,12.159385221483202,catapult,FF,1261,catapult_fpga_latency
Throughput,12.159385221483202,catapult,DSP,0,catapult_fpga_latency
Throughput,12.159385221483202,catapult,BRAM,0,catapult_fpga_latency
Throughput,12.159385221483202,catapult,CLB,316,catapult_fpga_latency
Throughput,12.159385221483202,catapult,LUT,2014,catapult_fpga_latency
Throughput,12.159385221483202,catapult,FF,1261,catapult_fpga_latency
Throughput,12.159385221483202,catapult,DSP,0,catapult_fpga_latency
Throughput,12.159385221483202,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.791196084452684,catapult,CLB,589,catapult_fpga_latency
Throughput,3.791196084452684,catapult,LUT,3442,catapult_fpga_latency
Throughput,3.791196084452684,catapult,FF,1852,catapult_fpga_latency
Throughput,3.791196084452684,catapult,DSP,0,catapult_fpga_latency
Throughput,3.791196084452684,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.395314708706959,catapult,CLB,537,catapult_fpga_latency
Throughput,5.395314708706959,catapult,LUT,3222,catapult_fpga_latency
Throughput,5.395314708706959,catapult,FF,1309,catapult_fpga_latency
Throughput,5.395314708706959,catapult,DSP,0,catapult_fpga_latency
Throughput,5.395314708706959,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.395314708706959,catapult,CLB,537,catapult_fpga_latency
Throughput,5.395314708706959,catapult,LUT,3222,catapult_fpga_latency
Throughput,5.395314708706959,catapult,FF,1309,catapult_fpga_latency
Throughput,5.395314708706959,catapult,DSP,0,catapult_fpga_latency
Throughput,5.395314708706959,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.395314708706959,catapult,CLB,537,catapult_fpga_latency
Throughput,5.395314708706959,catapult,LUT,3222,catapult_fpga_latency
Throughput,5.395314708706959,catapult,FF,1309,catapult_fpga_latency
Throughput,5.395314708706959,catapult,DSP,0,catapult_fpga_latency
Throughput,5.395314708706959,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.3643176319756245,catapult,CLB,530,catapult_fpga_latency
Throughput,5.3643176319756245,catapult,LUT,3223,catapult_fpga_latency
Throughput,5.3643176319756245,catapult,FF,1309,catapult_fpga_latency
Throughput,5.3643176319756245,catapult,DSP,0,catapult_fpga_latency
Throughput,5.3643176319756245,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.395314708706959,catapult,CLB,537,catapult_fpga_latency
Throughput,5.395314708706959,catapult,LUT,3222,catapult_fpga_latency
Throughput,5.395314708706959,catapult,FF,1309,catapult_fpga_latency
Throughput,5.395314708706959,catapult,DSP,0,catapult_fpga_latency
Throughput,5.395314708706959,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.395314708706959,catapult,CLB,537,catapult_fpga_latency
Throughput,5.395314708706959,catapult,LUT,3222,catapult_fpga_latency
Throughput,5.395314708706959,catapult,FF,1309,catapult_fpga_latency
Throughput,5.395314708706959,catapult,DSP,0,catapult_fpga_latency
Throughput,5.395314708706959,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.395314708706959,catapult,CLB,537,catapult_fpga_latency
Throughput,5.395314708706959,catapult,LUT,3222,catapult_fpga_latency
Throughput,5.395314708706959,catapult,FF,1309,catapult_fpga_latency
Throughput,5.395314708706959,catapult,DSP,0,catapult_fpga_latency
Throughput,5.395314708706959,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.077023120798118,catapult,CLB,514,catapult_fpga_latency
Throughput,4.077023120798118,catapult,LUT,3046,catapult_fpga_latency
Throughput,4.077023120798118,catapult,FF,1833,catapult_fpga_latency
Throughput,4.077023120798118,catapult,DSP,0,catapult_fpga_latency
Throughput,4.077023120798118,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.403302498487076,catapult,CLB,549,catapult_fpga_latency
Throughput,5.403302498487076,catapult,LUT,3074,catapult_fpga_latency
Throughput,5.403302498487076,catapult,FF,1297,catapult_fpga_latency
Throughput,5.403302498487076,catapult,DSP,0,catapult_fpga_latency
Throughput,5.403302498487076,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.403302498487076,catapult,CLB,549,catapult_fpga_latency
Throughput,5.403302498487076,catapult,LUT,3074,catapult_fpga_latency
Throughput,5.403302498487076,catapult,FF,1297,catapult_fpga_latency
Throughput,5.403302498487076,catapult,DSP,0,catapult_fpga_latency
Throughput,5.403302498487076,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.403302498487076,catapult,CLB,549,catapult_fpga_latency
Throughput,5.403302498487076,catapult,LUT,3074,catapult_fpga_latency
Throughput,5.403302498487076,catapult,FF,1297,catapult_fpga_latency
Throughput,5.403302498487076,catapult,DSP,0,catapult_fpga_latency
Throughput,5.403302498487076,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.403302498487076,catapult,CLB,549,catapult_fpga_latency
Throughput,5.403302498487076,catapult,LUT,3074,catapult_fpga_latency
Throughput,5.403302498487076,catapult,FF,1297,catapult_fpga_latency
Throughput,5.403302498487076,catapult,DSP,0,catapult_fpga_latency
Throughput,5.403302498487076,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.403302498487076,catapult,CLB,549,catapult_fpga_latency
Throughput,5.403302498487076,catapult,LUT,3074,catapult_fpga_latency
Throughput,5.403302498487076,catapult,FF,1297,catapult_fpga_latency
Throughput,5.403302498487076,catapult,DSP,0,catapult_fpga_latency
Throughput,5.403302498487076,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.403302498487076,catapult,CLB,549,catapult_fpga_latency
Throughput,5.403302498487076,catapult,LUT,3074,catapult_fpga_latency
Throughput,5.403302498487076,catapult,FF,1297,catapult_fpga_latency
Throughput,5.403302498487076,catapult,DSP,0,catapult_fpga_latency
Throughput,5.403302498487076,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.403302498487076,catapult,CLB,549,catapult_fpga_latency
Throughput,5.403302498487076,catapult,LUT,3074,catapult_fpga_latency
Throughput,5.403302498487076,catapult,FF,1297,catapult_fpga_latency
Throughput,5.403302498487076,catapult,DSP,0,catapult_fpga_latency
Throughput,5.403302498487076,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.9364189609428513,catapult,CLB,562,catapult_fpga_latency
Throughput,3.9364189609428513,catapult,LUT,3355,catapult_fpga_latency
Throughput,3.9364189609428513,catapult,FF,1774,catapult_fpga_latency
Throughput,3.9364189609428513,catapult,DSP,0,catapult_fpga_latency
Throughput,3.9364189609428513,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.649462171201302,catapult,CLB,611,catapult_fpga_latency
Throughput,5.649462171201302,catapult,LUT,3722,catapult_fpga_latency
Throughput,5.649462171201302,catapult,FF,1513,catapult_fpga_latency
Throughput,5.649462171201302,catapult,DSP,0,catapult_fpga_latency
Throughput,5.649462171201302,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.649462171201302,catapult,CLB,611,catapult_fpga_latency
Throughput,5.649462171201302,catapult,LUT,3722,catapult_fpga_latency
Throughput,5.649462171201302,catapult,FF,1513,catapult_fpga_latency
Throughput,5.649462171201302,catapult,DSP,0,catapult_fpga_latency
Throughput,5.649462171201302,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.649462171201302,catapult,CLB,611,catapult_fpga_latency
Throughput,5.649462171201302,catapult,LUT,3722,catapult_fpga_latency
Throughput,5.649462171201302,catapult,FF,1513,catapult_fpga_latency
Throughput,5.649462171201302,catapult,DSP,0,catapult_fpga_latency
Throughput,5.649462171201302,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.649462171201302,catapult,CLB,611,catapult_fpga_latency
Throughput,5.649462171201302,catapult,LUT,3722,catapult_fpga_latency
Throughput,5.649462171201302,catapult,FF,1513,catapult_fpga_latency
Throughput,5.649462171201302,catapult,DSP,0,catapult_fpga_latency
Throughput,5.649462171201302,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.649462171201302,catapult,CLB,611,catapult_fpga_latency
Throughput,5.649462171201302,catapult,LUT,3722,catapult_fpga_latency
Throughput,5.649462171201302,catapult,FF,1513,catapult_fpga_latency
Throughput,5.649462171201302,catapult,DSP,0,catapult_fpga_latency
Throughput,5.649462171201302,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.649462171201302,catapult,CLB,611,catapult_fpga_latency
Throughput,5.649462171201302,catapult,LUT,3722,catapult_fpga_latency
Throughput,5.649462171201302,catapult,FF,1513,catapult_fpga_latency
Throughput,5.649462171201302,catapult,DSP,0,catapult_fpga_latency
Throughput,5.649462171201302,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.9305086078138514,catapult,CLB,506,catapult_fpga_latency
Throughput,3.9305086078138514,catapult,LUT,2919,catapult_fpga_latency
Throughput,3.9305086078138514,catapult,FF,1834,catapult_fpga_latency
Throughput,3.9305086078138514,catapult,DSP,0,catapult_fpga_latency
Throughput,3.9305086078138514,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.249013185521123,catapult,CLB,491,catapult_fpga_latency
Throughput,5.249013185521123,catapult,LUT,2948,catapult_fpga_latency
Throughput,5.249013185521123,catapult,FF,1288,catapult_fpga_latency
Throughput,5.249013185521123,catapult,DSP,0,catapult_fpga_latency
Throughput,5.249013185521123,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.249013185521123,catapult,CLB,491,catapult_fpga_latency
Throughput,5.249013185521123,catapult,LUT,2948,catapult_fpga_latency
Throughput,5.249013185521123,catapult,FF,1288,catapult_fpga_latency
Throughput,5.249013185521123,catapult,DSP,0,catapult_fpga_latency
Throughput,5.249013185521123,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.249013185521123,catapult,CLB,491,catapult_fpga_latency
Throughput,5.249013185521123,catapult,LUT,2948,catapult_fpga_latency
Throughput,5.249013185521123,catapult,FF,1288,catapult_fpga_latency
Throughput,5.249013185521123,catapult,DSP,0,catapult_fpga_latency
Throughput,5.249013185521123,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.249013185521123,catapult,CLB,491,catapult_fpga_latency
Throughput,5.249013185521123,catapult,LUT,2948,catapult_fpga_latency
Throughput,5.249013185521123,catapult,FF,1288,catapult_fpga_latency
Throughput,5.249013185521123,catapult,DSP,0,catapult_fpga_latency
Throughput,5.249013185521123,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.249013185521123,catapult,CLB,491,catapult_fpga_latency
Throughput,5.249013185521123,catapult,LUT,2948,catapult_fpga_latency
Throughput,5.249013185521123,catapult,FF,1288,catapult_fpga_latency
Throughput,5.249013185521123,catapult,DSP,0,catapult_fpga_latency
Throughput,5.249013185521123,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.249013185521123,catapult,CLB,491,catapult_fpga_latency
Throughput,5.249013185521123,catapult,LUT,2948,catapult_fpga_latency
Throughput,5.249013185521123,catapult,FF,1288,catapult_fpga_latency
Throughput,5.249013185521123,catapult,DSP,0,catapult_fpga_latency
Throughput,5.249013185521123,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.249013185521123,catapult,CLB,491,catapult_fpga_latency
Throughput,5.249013185521123,catapult,LUT,2948,catapult_fpga_latency
Throughput,5.249013185521123,catapult,FF,1288,catapult_fpga_latency
Throughput,5.249013185521123,catapult,DSP,0,catapult_fpga_latency
Throughput,5.249013185521123,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.196402293043994,catapult,CLB,653,catapult_fpga_latency
Throughput,2.196402293043994,catapult,LUT,4014,catapult_fpga_latency
Throughput,2.196402293043994,catapult,FF,1609,catapult_fpga_latency
Throughput,2.196402293043994,catapult,DSP,0,catapult_fpga_latency
Throughput,2.196402293043994,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0735374572009913,catapult,CLB,936,catapult_fpga_latency
Throughput,3.0735374572009913,catapult,LUT,5081,catapult_fpga_latency
Throughput,3.0735374572009913,catapult,FF,1456,catapult_fpga_latency
Throughput,3.0735374572009913,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0735374572009913,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0735374572009913,catapult,CLB,936,catapult_fpga_latency
Throughput,3.0735374572009913,catapult,LUT,5081,catapult_fpga_latency
Throughput,3.0735374572009913,catapult,FF,1456,catapult_fpga_latency
Throughput,3.0735374572009913,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0735374572009913,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0735374572009913,catapult,CLB,936,catapult_fpga_latency
Throughput,3.0735374572009913,catapult,LUT,5081,catapult_fpga_latency
Throughput,3.0735374572009913,catapult,FF,1456,catapult_fpga_latency
Throughput,3.0735374572009913,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0735374572009913,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0735374572009913,catapult,CLB,936,catapult_fpga_latency
Throughput,3.0735374572009913,catapult,LUT,5081,catapult_fpga_latency
Throughput,3.0735374572009913,catapult,FF,1456,catapult_fpga_latency
Throughput,3.0735374572009913,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0735374572009913,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0735374572009913,catapult,CLB,936,catapult_fpga_latency
Throughput,3.0735374572009913,catapult,LUT,5081,catapult_fpga_latency
Throughput,3.0735374572009913,catapult,FF,1456,catapult_fpga_latency
Throughput,3.0735374572009913,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0735374572009913,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0735374572009913,catapult,CLB,936,catapult_fpga_latency
Throughput,3.0735374572009913,catapult,LUT,5081,catapult_fpga_latency
Throughput,3.0735374572009913,catapult,FF,1456,catapult_fpga_latency
Throughput,3.0735374572009913,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0735374572009913,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0735374572009913,catapult,CLB,936,catapult_fpga_latency
Throughput,3.0735374572009913,catapult,LUT,5081,catapult_fpga_latency
Throughput,3.0735374572009913,catapult,FF,1456,catapult_fpga_latency
Throughput,3.0735374572009913,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0735374572009913,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.004240973900774,catapult,CLB,595,catapult_fpga_latency
Throughput,2.004240973900774,catapult,LUT,3678,catapult_fpga_latency
Throughput,2.004240973900774,catapult,FF,1590,catapult_fpga_latency
Throughput,2.004240973900774,catapult,DSP,0,catapult_fpga_latency
Throughput,2.004240973900774,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0189955198106486,catapult,CLB,760,catapult_fpga_latency
Throughput,3.0189955198106486,catapult,LUT,4879,catapult_fpga_latency
Throughput,3.0189955198106486,catapult,FF,1441,catapult_fpga_latency
Throughput,3.0189955198106486,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0189955198106486,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0189955198106486,catapult,CLB,760,catapult_fpga_latency
Throughput,3.0189955198106486,catapult,LUT,4879,catapult_fpga_latency
Throughput,3.0189955198106486,catapult,FF,1441,catapult_fpga_latency
Throughput,3.0189955198106486,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0189955198106486,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0189955198106486,catapult,CLB,760,catapult_fpga_latency
Throughput,3.0189955198106486,catapult,LUT,4879,catapult_fpga_latency
Throughput,3.0189955198106486,catapult,FF,1441,catapult_fpga_latency
Throughput,3.0189955198106486,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0189955198106486,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0189955198106486,catapult,CLB,760,catapult_fpga_latency
Throughput,3.0189955198106486,catapult,LUT,4879,catapult_fpga_latency
Throughput,3.0189955198106486,catapult,FF,1441,catapult_fpga_latency
Throughput,3.0189955198106486,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0189955198106486,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0189955198106486,catapult,CLB,760,catapult_fpga_latency
Throughput,3.0189955198106486,catapult,LUT,4879,catapult_fpga_latency
Throughput,3.0189955198106486,catapult,FF,1441,catapult_fpga_latency
Throughput,3.0189955198106486,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0189955198106486,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0189955198106486,catapult,CLB,760,catapult_fpga_latency
Throughput,3.0189955198106486,catapult,LUT,4879,catapult_fpga_latency
Throughput,3.0189955198106486,catapult,FF,1441,catapult_fpga_latency
Throughput,3.0189955198106486,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0189955198106486,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0189955198106486,catapult,CLB,760,catapult_fpga_latency
Throughput,3.0189955198106486,catapult,LUT,4879,catapult_fpga_latency
Throughput,3.0189955198106486,catapult,FF,1441,catapult_fpga_latency
Throughput,3.0189955198106486,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0189955198106486,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0663846740381495,catapult,CLB,640,catapult_fpga_latency
Throughput,2.0663846740381495,catapult,LUT,3903,catapult_fpga_latency
Throughput,2.0663846740381495,catapult,FF,1687,catapult_fpga_latency
Throughput,2.0663846740381495,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0663846740381495,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.997718736041872,catapult,CLB,910,catapult_fpga_latency
Throughput,2.997718736041872,catapult,LUT,5419,catapult_fpga_latency
Throughput,2.997718736041872,catapult,FF,1567,catapult_fpga_latency
Throughput,2.997718736041872,catapult,DSP,0,catapult_fpga_latency
Throughput,2.997718736041872,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.997718736041872,catapult,CLB,910,catapult_fpga_latency
Throughput,2.997718736041872,catapult,LUT,5419,catapult_fpga_latency
Throughput,2.997718736041872,catapult,FF,1567,catapult_fpga_latency
Throughput,2.997718736041872,catapult,DSP,0,catapult_fpga_latency
Throughput,2.997718736041872,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.997718736041872,catapult,CLB,910,catapult_fpga_latency
Throughput,2.997718736041872,catapult,LUT,5419,catapult_fpga_latency
Throughput,2.997718736041872,catapult,FF,1567,catapult_fpga_latency
Throughput,2.997718736041872,catapult,DSP,0,catapult_fpga_latency
Throughput,2.997718736041872,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.997718736041872,catapult,CLB,910,catapult_fpga_latency
Throughput,2.997718736041872,catapult,LUT,5419,catapult_fpga_latency
Throughput,2.997718736041872,catapult,FF,1567,catapult_fpga_latency
Throughput,2.997718736041872,catapult,DSP,0,catapult_fpga_latency
Throughput,2.997718736041872,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.997718736041872,catapult,CLB,910,catapult_fpga_latency
Throughput,2.997718736041872,catapult,LUT,5419,catapult_fpga_latency
Throughput,2.997718736041872,catapult,FF,1567,catapult_fpga_latency
Throughput,2.997718736041872,catapult,DSP,0,catapult_fpga_latency
Throughput,2.997718736041872,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.997718736041872,catapult,CLB,910,catapult_fpga_latency
Throughput,2.997718736041872,catapult,LUT,5419,catapult_fpga_latency
Throughput,2.997718736041872,catapult,FF,1567,catapult_fpga_latency
Throughput,2.997718736041872,catapult,DSP,0,catapult_fpga_latency
Throughput,2.997718736041872,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.997718736041872,catapult,CLB,910,catapult_fpga_latency
Throughput,2.997718736041872,catapult,LUT,5419,catapult_fpga_latency
Throughput,2.997718736041872,catapult,FF,1567,catapult_fpga_latency
Throughput,2.997718736041872,catapult,DSP,0,catapult_fpga_latency
Throughput,2.997718736041872,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.1297848278388436,catapult,CLB,625,catapult_fpga_latency
Throughput,2.1297848278388436,catapult,LUT,3595,catapult_fpga_latency
Throughput,2.1297848278388436,catapult,FF,1591,catapult_fpga_latency
Throughput,2.1297848278388436,catapult,DSP,0,catapult_fpga_latency
Throughput,2.1297848278388436,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.2158890646908245,catapult,CLB,860,catapult_fpga_latency
Throughput,3.2158890646908245,catapult,LUT,4622,catapult_fpga_latency
Throughput,3.2158890646908245,catapult,FF,1431,catapult_fpga_latency
Throughput,3.2158890646908245,catapult,DSP,0,catapult_fpga_latency
Throughput,3.2158890646908245,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.2158890646908245,catapult,CLB,860,catapult_fpga_latency
Throughput,3.2158890646908245,catapult,LUT,4622,catapult_fpga_latency
Throughput,3.2158890646908245,catapult,FF,1431,catapult_fpga_latency
Throughput,3.2158890646908245,catapult,DSP,0,catapult_fpga_latency
Throughput,3.2158890646908245,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.2158890646908245,catapult,CLB,860,catapult_fpga_latency
Throughput,3.2158890646908245,catapult,LUT,4622,catapult_fpga_latency
Throughput,3.2158890646908245,catapult,FF,1431,catapult_fpga_latency
Throughput,3.2158890646908245,catapult,DSP,0,catapult_fpga_latency
Throughput,3.2158890646908245,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.2158890646908245,catapult,CLB,860,catapult_fpga_latency
Throughput,3.2158890646908245,catapult,LUT,4622,catapult_fpga_latency
Throughput,3.2158890646908245,catapult,FF,1431,catapult_fpga_latency
Throughput,3.2158890646908245,catapult,DSP,0,catapult_fpga_latency
Throughput,3.2158890646908245,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.2158890646908245,catapult,CLB,860,catapult_fpga_latency
Throughput,3.2158890646908245,catapult,LUT,4622,catapult_fpga_latency
Throughput,3.2158890646908245,catapult,FF,1431,catapult_fpga_latency
Throughput,3.2158890646908245,catapult,DSP,0,catapult_fpga_latency
Throughput,3.2158890646908245,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.2158890646908245,catapult,CLB,860,catapult_fpga_latency
Throughput,3.2158890646908245,catapult,LUT,4622,catapult_fpga_latency
Throughput,3.2158890646908245,catapult,FF,1431,catapult_fpga_latency
Throughput,3.2158890646908245,catapult,DSP,0,catapult_fpga_latency
Throughput,3.2158890646908245,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.2158890646908245,catapult,CLB,860,catapult_fpga_latency
Throughput,3.2158890646908245,catapult,LUT,4622,catapult_fpga_latency
Throughput,3.2158890646908245,catapult,FF,1431,catapult_fpga_latency
Throughput,3.2158890646908245,catapult,DSP,0,catapult_fpga_latency
Throughput,3.2158890646908245,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.042888399049648,catapult,CLB,693,catapult_fpga_latency
Throughput,2.042888399049648,catapult,LUT,4169,catapult_fpga_latency
Throughput,2.042888399049648,catapult,FF,1906,catapult_fpga_latency
Throughput,2.042888399049648,catapult,DSP,0,catapult_fpga_latency
Throughput,2.042888399049648,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9391457287406606,catapult,CLB,905,catapult_fpga_latency
Throughput,1.9391457287406606,catapult,LUT,5814,catapult_fpga_latency
Throughput,1.9391457287406606,catapult,FF,1525,catapult_fpga_latency
Throughput,1.9391457287406606,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9391457287406606,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9391457287406606,catapult,CLB,905,catapult_fpga_latency
Throughput,1.9391457287406606,catapult,LUT,5814,catapult_fpga_latency
Throughput,1.9391457287406606,catapult,FF,1525,catapult_fpga_latency
Throughput,1.9391457287406606,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9391457287406606,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9391457287406606,catapult,CLB,905,catapult_fpga_latency
Throughput,1.9391457287406606,catapult,LUT,5814,catapult_fpga_latency
Throughput,1.9391457287406606,catapult,FF,1525,catapult_fpga_latency
Throughput,1.9391457287406606,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9391457287406606,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9391457287406606,catapult,CLB,905,catapult_fpga_latency
Throughput,1.9391457287406606,catapult,LUT,5814,catapult_fpga_latency
Throughput,1.9391457287406606,catapult,FF,1525,catapult_fpga_latency
Throughput,1.9391457287406606,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9391457287406606,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9391457287406606,catapult,CLB,905,catapult_fpga_latency
Throughput,1.9391457287406606,catapult,LUT,5814,catapult_fpga_latency
Throughput,1.9391457287406606,catapult,FF,1525,catapult_fpga_latency
Throughput,1.9391457287406606,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9391457287406606,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9391457287406606,catapult,CLB,905,catapult_fpga_latency
Throughput,1.9391457287406606,catapult,LUT,5814,catapult_fpga_latency
Throughput,1.9391457287406606,catapult,FF,1525,catapult_fpga_latency
Throughput,1.9391457287406606,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9391457287406606,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9391457287406606,catapult,CLB,905,catapult_fpga_latency
Throughput,1.9391457287406606,catapult,LUT,5814,catapult_fpga_latency
Throughput,1.9391457287406606,catapult,FF,1525,catapult_fpga_latency
Throughput,1.9391457287406606,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9391457287406606,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.038121015473415,catapult,CLB,652,catapult_fpga_latency
Throughput,2.038121015473415,catapult,LUT,3849,catapult_fpga_latency
Throughput,2.038121015473415,catapult,FF,1882,catapult_fpga_latency
Throughput,2.038121015473415,catapult,DSP,0,catapult_fpga_latency
Throughput,2.038121015473415,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9166818403979033,catapult,CLB,883,catapult_fpga_latency
Throughput,1.9166818403979033,catapult,LUT,5906,catapult_fpga_latency
Throughput,1.9166818403979033,catapult,FF,1504,catapult_fpga_latency
Throughput,1.9166818403979033,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9166818403979033,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9166818403979033,catapult,CLB,883,catapult_fpga_latency
Throughput,1.9166818403979033,catapult,LUT,5906,catapult_fpga_latency
Throughput,1.9166818403979033,catapult,FF,1504,catapult_fpga_latency
Throughput,1.9166818403979033,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9166818403979033,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9166818403979033,catapult,CLB,883,catapult_fpga_latency
Throughput,1.9166818403979033,catapult,LUT,5906,catapult_fpga_latency
Throughput,1.9166818403979033,catapult,FF,1504,catapult_fpga_latency
Throughput,1.9166818403979033,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9166818403979033,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9166818403979033,catapult,CLB,883,catapult_fpga_latency
Throughput,1.9166818403979033,catapult,LUT,5906,catapult_fpga_latency
Throughput,1.9166818403979033,catapult,FF,1504,catapult_fpga_latency
Throughput,1.9166818403979033,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9166818403979033,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9166818403979033,catapult,CLB,883,catapult_fpga_latency
Throughput,1.9166818403979033,catapult,LUT,5906,catapult_fpga_latency
Throughput,1.9166818403979033,catapult,FF,1504,catapult_fpga_latency
Throughput,1.9166818403979033,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9166818403979033,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9166818403979033,catapult,CLB,883,catapult_fpga_latency
Throughput,1.9166818403979033,catapult,LUT,5906,catapult_fpga_latency
Throughput,1.9166818403979033,catapult,FF,1504,catapult_fpga_latency
Throughput,1.9166818403979033,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9166818403979033,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9166818403979033,catapult,CLB,883,catapult_fpga_latency
Throughput,1.9166818403979033,catapult,LUT,5906,catapult_fpga_latency
Throughput,1.9166818403979033,catapult,FF,1504,catapult_fpga_latency
Throughput,1.9166818403979033,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9166818403979033,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9961633739951814,catapult,CLB,658,catapult_fpga_latency
Throughput,1.9961633739951814,catapult,LUT,3951,catapult_fpga_latency
Throughput,1.9961633739951814,catapult,FF,1986,catapult_fpga_latency
Throughput,1.9961633739951814,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9961633739951814,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.036104199668522,catapult,CLB,890,catapult_fpga_latency
Throughput,2.036104199668522,catapult,LUT,5934,catapult_fpga_latency
Throughput,2.036104199668522,catapult,FF,1558,catapult_fpga_latency
Throughput,2.036104199668522,catapult,DSP,0,catapult_fpga_latency
Throughput,2.036104199668522,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.036104199668522,catapult,CLB,890,catapult_fpga_latency
Throughput,2.036104199668522,catapult,LUT,5934,catapult_fpga_latency
Throughput,2.036104199668522,catapult,FF,1558,catapult_fpga_latency
Throughput,2.036104199668522,catapult,DSP,0,catapult_fpga_latency
Throughput,2.036104199668522,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.036104199668522,catapult,CLB,890,catapult_fpga_latency
Throughput,2.036104199668522,catapult,LUT,5934,catapult_fpga_latency
Throughput,2.036104199668522,catapult,FF,1558,catapult_fpga_latency
Throughput,2.036104199668522,catapult,DSP,0,catapult_fpga_latency
Throughput,2.036104199668522,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.036104199668522,catapult,CLB,890,catapult_fpga_latency
Throughput,2.036104199668522,catapult,LUT,5934,catapult_fpga_latency
Throughput,2.036104199668522,catapult,FF,1558,catapult_fpga_latency
Throughput,2.036104199668522,catapult,DSP,0,catapult_fpga_latency
Throughput,2.036104199668522,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.036104199668522,catapult,CLB,890,catapult_fpga_latency
Throughput,2.036104199668522,catapult,LUT,5934,catapult_fpga_latency
Throughput,2.036104199668522,catapult,FF,1558,catapult_fpga_latency
Throughput,2.036104199668522,catapult,DSP,0,catapult_fpga_latency
Throughput,2.036104199668522,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.036104199668522,catapult,CLB,890,catapult_fpga_latency
Throughput,2.036104199668522,catapult,LUT,5934,catapult_fpga_latency
Throughput,2.036104199668522,catapult,FF,1558,catapult_fpga_latency
Throughput,2.036104199668522,catapult,DSP,0,catapult_fpga_latency
Throughput,2.036104199668522,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.036104199668522,catapult,CLB,890,catapult_fpga_latency
Throughput,2.036104199668522,catapult,LUT,5934,catapult_fpga_latency
Throughput,2.036104199668522,catapult,FF,1558,catapult_fpga_latency
Throughput,2.036104199668522,catapult,DSP,0,catapult_fpga_latency
Throughput,2.036104199668522,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.034728750310296,catapult,CLB,612,catapult_fpga_latency
Throughput,2.034728750310296,catapult,LUT,3583,catapult_fpga_latency
Throughput,2.034728750310296,catapult,FF,1883,catapult_fpga_latency
Throughput,2.034728750310296,catapult,DSP,0,catapult_fpga_latency
Throughput,2.034728750310296,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.082565387346749,catapult,CLB,773,catapult_fpga_latency
Throughput,2.082565387346749,catapult,LUT,5140,catapult_fpga_latency
Throughput,2.082565387346749,catapult,FF,1501,catapult_fpga_latency
Throughput,2.082565387346749,catapult,DSP,0,catapult_fpga_latency
Throughput,2.082565387346749,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.082565387346749,catapult,CLB,773,catapult_fpga_latency
Throughput,2.082565387346749,catapult,LUT,5140,catapult_fpga_latency
Throughput,2.082565387346749,catapult,FF,1501,catapult_fpga_latency
Throughput,2.082565387346749,catapult,DSP,0,catapult_fpga_latency
Throughput,2.082565387346749,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.082565387346749,catapult,CLB,773,catapult_fpga_latency
Throughput,2.082565387346749,catapult,LUT,5140,catapult_fpga_latency
Throughput,2.082565387346749,catapult,FF,1501,catapult_fpga_latency
Throughput,2.082565387346749,catapult,DSP,0,catapult_fpga_latency
Throughput,2.082565387346749,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.082565387346749,catapult,CLB,773,catapult_fpga_latency
Throughput,2.082565387346749,catapult,LUT,5140,catapult_fpga_latency
Throughput,2.082565387346749,catapult,FF,1501,catapult_fpga_latency
Throughput,2.082565387346749,catapult,DSP,0,catapult_fpga_latency
Throughput,2.082565387346749,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.082565387346749,catapult,CLB,773,catapult_fpga_latency
Throughput,2.082565387346749,catapult,LUT,5140,catapult_fpga_latency
Throughput,2.082565387346749,catapult,FF,1501,catapult_fpga_latency
Throughput,2.082565387346749,catapult,DSP,0,catapult_fpga_latency
Throughput,2.082565387346749,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.082565387346749,catapult,CLB,773,catapult_fpga_latency
Throughput,2.082565387346749,catapult,LUT,5140,catapult_fpga_latency
Throughput,2.082565387346749,catapult,FF,1501,catapult_fpga_latency
Throughput,2.082565387346749,catapult,DSP,0,catapult_fpga_latency
Throughput,2.082565387346749,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.082565387346749,catapult,CLB,773,catapult_fpga_latency
Throughput,2.082565387346749,catapult,LUT,5140,catapult_fpga_latency
Throughput,2.082565387346749,catapult,FF,1501,catapult_fpga_latency
Throughput,2.082565387346749,catapult,DSP,0,catapult_fpga_latency
Throughput,2.082565387346749,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.169116022329786,catapult,CLB,576,catapult_fpga_latency
Throughput,4.169116022329786,catapult,LUT,3612,catapult_fpga_latency
Throughput,4.169116022329786,catapult,FF,1519,catapult_fpga_latency
Throughput,4.169116022329786,catapult,DSP,0,catapult_fpga_latency
Throughput,4.169116022329786,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.371171722191428,catapult,CLB,399,catapult_fpga_latency
Throughput,6.371171722191428,catapult,LUT,2381,catapult_fpga_latency
Throughput,6.371171722191428,catapult,FF,1287,catapult_fpga_latency
Throughput,6.371171722191428,catapult,DSP,0,catapult_fpga_latency
Throughput,6.371171722191428,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.371171722191428,catapult,CLB,399,catapult_fpga_latency
Throughput,6.371171722191428,catapult,LUT,2381,catapult_fpga_latency
Throughput,6.371171722191428,catapult,FF,1287,catapult_fpga_latency
Throughput,6.371171722191428,catapult,DSP,0,catapult_fpga_latency
Throughput,6.371171722191428,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.371171722191428,catapult,CLB,399,catapult_fpga_latency
Throughput,6.371171722191428,catapult,LUT,2381,catapult_fpga_latency
Throughput,6.371171722191428,catapult,FF,1287,catapult_fpga_latency
Throughput,6.371171722191428,catapult,DSP,0,catapult_fpga_latency
Throughput,6.371171722191428,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.371171722191428,catapult,CLB,399,catapult_fpga_latency
Throughput,6.371171722191428,catapult,LUT,2381,catapult_fpga_latency
Throughput,6.371171722191428,catapult,FF,1287,catapult_fpga_latency
Throughput,6.371171722191428,catapult,DSP,0,catapult_fpga_latency
Throughput,6.371171722191428,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.371171722191428,catapult,CLB,399,catapult_fpga_latency
Throughput,6.371171722191428,catapult,LUT,2381,catapult_fpga_latency
Throughput,6.371171722191428,catapult,FF,1287,catapult_fpga_latency
Throughput,6.371171722191428,catapult,DSP,0,catapult_fpga_latency
Throughput,6.371171722191428,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.371171722191428,catapult,CLB,399,catapult_fpga_latency
Throughput,6.371171722191428,catapult,LUT,2381,catapult_fpga_latency
Throughput,6.371171722191428,catapult,FF,1287,catapult_fpga_latency
Throughput,6.371171722191428,catapult,DSP,0,catapult_fpga_latency
Throughput,6.371171722191428,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.371171722191428,catapult,CLB,399,catapult_fpga_latency
Throughput,6.371171722191428,catapult,LUT,2381,catapult_fpga_latency
Throughput,6.371171722191428,catapult,FF,1287,catapult_fpga_latency
Throughput,6.371171722191428,catapult,DSP,0,catapult_fpga_latency
Throughput,6.371171722191428,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.6161003250874195,catapult,CLB,531,catapult_fpga_latency
Throughput,3.6161003250874195,catapult,LUT,3269,catapult_fpga_latency
Throughput,3.6161003250874195,catapult,FF,1503,catapult_fpga_latency
Throughput,3.6161003250874195,catapult,DSP,0,catapult_fpga_latency
Throughput,3.6161003250874195,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.452112421606834,catapult,CLB,347,catapult_fpga_latency
Throughput,6.452112421606834,catapult,LUT,2181,catapult_fpga_latency
Throughput,6.452112421606834,catapult,FF,1271,catapult_fpga_latency
Throughput,6.452112421606834,catapult,DSP,0,catapult_fpga_latency
Throughput,6.452112421606834,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.452112421606834,catapult,CLB,347,catapult_fpga_latency
Throughput,6.452112421606834,catapult,LUT,2181,catapult_fpga_latency
Throughput,6.452112421606834,catapult,FF,1271,catapult_fpga_latency
Throughput,6.452112421606834,catapult,DSP,0,catapult_fpga_latency
Throughput,6.452112421606834,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.452112421606834,catapult,CLB,347,catapult_fpga_latency
Throughput,6.452112421606834,catapult,LUT,2181,catapult_fpga_latency
Throughput,6.452112421606834,catapult,FF,1271,catapult_fpga_latency
Throughput,6.452112421606834,catapult,DSP,0,catapult_fpga_latency
Throughput,6.452112421606834,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.452112421606834,catapult,CLB,347,catapult_fpga_latency
Throughput,6.452112421606834,catapult,LUT,2181,catapult_fpga_latency
Throughput,6.452112421606834,catapult,FF,1271,catapult_fpga_latency
Throughput,6.452112421606834,catapult,DSP,0,catapult_fpga_latency
Throughput,6.452112421606834,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.452112421606834,catapult,CLB,347,catapult_fpga_latency
Throughput,6.452112421606834,catapult,LUT,2181,catapult_fpga_latency
Throughput,6.452112421606834,catapult,FF,1271,catapult_fpga_latency
Throughput,6.452112421606834,catapult,DSP,0,catapult_fpga_latency
Throughput,6.452112421606834,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.452112421606834,catapult,CLB,347,catapult_fpga_latency
Throughput,6.452112421606834,catapult,LUT,2181,catapult_fpga_latency
Throughput,6.452112421606834,catapult,FF,1271,catapult_fpga_latency
Throughput,6.452112421606834,catapult,DSP,0,catapult_fpga_latency
Throughput,6.452112421606834,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.452112421606834,catapult,CLB,347,catapult_fpga_latency
Throughput,6.452112421606834,catapult,LUT,2181,catapult_fpga_latency
Throughput,6.452112421606834,catapult,FF,1271,catapult_fpga_latency
Throughput,6.452112421606834,catapult,DSP,0,catapult_fpga_latency
Throughput,6.452112421606834,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.8550798387034595,catapult,CLB,580,catapult_fpga_latency
Throughput,3.8550798387034595,catapult,LUT,3510,catapult_fpga_latency
Throughput,3.8550798387034595,catapult,FF,1594,catapult_fpga_latency
Throughput,3.8550798387034595,catapult,DSP,0,catapult_fpga_latency
Throughput,3.8550798387034595,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.93616250838483,catapult,CLB,558,catapult_fpga_latency
Throughput,5.93616250838483,catapult,LUT,3122,catapult_fpga_latency
Throughput,5.93616250838483,catapult,FF,1509,catapult_fpga_latency
Throughput,5.93616250838483,catapult,DSP,0,catapult_fpga_latency
Throughput,5.93616250838483,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.93616250838483,catapult,CLB,558,catapult_fpga_latency
Throughput,5.93616250838483,catapult,LUT,3122,catapult_fpga_latency
Throughput,5.93616250838483,catapult,FF,1509,catapult_fpga_latency
Throughput,5.93616250838483,catapult,DSP,0,catapult_fpga_latency
Throughput,5.93616250838483,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.93616250838483,catapult,CLB,558,catapult_fpga_latency
Throughput,5.93616250838483,catapult,LUT,3122,catapult_fpga_latency
Throughput,5.93616250838483,catapult,FF,1509,catapult_fpga_latency
Throughput,5.93616250838483,catapult,DSP,0,catapult_fpga_latency
Throughput,5.93616250838483,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.93616250838483,catapult,CLB,558,catapult_fpga_latency
Throughput,5.93616250838483,catapult,LUT,3122,catapult_fpga_latency
Throughput,5.93616250838483,catapult,FF,1509,catapult_fpga_latency
Throughput,5.93616250838483,catapult,DSP,0,catapult_fpga_latency
Throughput,5.93616250838483,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.93616250838483,catapult,CLB,558,catapult_fpga_latency
Throughput,5.93616250838483,catapult,LUT,3122,catapult_fpga_latency
Throughput,5.93616250838483,catapult,FF,1509,catapult_fpga_latency
Throughput,5.93616250838483,catapult,DSP,0,catapult_fpga_latency
Throughput,5.93616250838483,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.93616250838483,catapult,CLB,558,catapult_fpga_latency
Throughput,5.93616250838483,catapult,LUT,3122,catapult_fpga_latency
Throughput,5.93616250838483,catapult,FF,1509,catapult_fpga_latency
Throughput,5.93616250838483,catapult,DSP,0,catapult_fpga_latency
Throughput,5.93616250838483,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.93616250838483,catapult,CLB,558,catapult_fpga_latency
Throughput,5.93616250838483,catapult,LUT,3122,catapult_fpga_latency
Throughput,5.93616250838483,catapult,FF,1509,catapult_fpga_latency
Throughput,5.93616250838483,catapult,DSP,0,catapult_fpga_latency
Throughput,5.93616250838483,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.9184031723392083,catapult,CLB,489,catapult_fpga_latency
Throughput,3.9184031723392083,catapult,LUT,3043,catapult_fpga_latency
Throughput,3.9184031723392083,catapult,FF,1501,catapult_fpga_latency
Throughput,3.9184031723392083,catapult,DSP,0,catapult_fpga_latency
Throughput,3.9184031723392083,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.39357573510137,catapult,CLB,297,catapult_fpga_latency
Throughput,6.39357573510137,catapult,LUT,1896,catapult_fpga_latency
Throughput,6.39357573510137,catapult,FF,1268,catapult_fpga_latency
Throughput,6.39357573510137,catapult,DSP,0,catapult_fpga_latency
Throughput,6.39357573510137,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.39357573510137,catapult,CLB,297,catapult_fpga_latency
Throughput,6.39357573510137,catapult,LUT,1896,catapult_fpga_latency
Throughput,6.39357573510137,catapult,FF,1268,catapult_fpga_latency
Throughput,6.39357573510137,catapult,DSP,0,catapult_fpga_latency
Throughput,6.39357573510137,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.39357573510137,catapult,CLB,297,catapult_fpga_latency
Throughput,6.39357573510137,catapult,LUT,1896,catapult_fpga_latency
Throughput,6.39357573510137,catapult,FF,1268,catapult_fpga_latency
Throughput,6.39357573510137,catapult,DSP,0,catapult_fpga_latency
Throughput,6.39357573510137,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.39357573510137,catapult,CLB,297,catapult_fpga_latency
Throughput,6.39357573510137,catapult,LUT,1896,catapult_fpga_latency
Throughput,6.39357573510137,catapult,FF,1268,catapult_fpga_latency
Throughput,6.39357573510137,catapult,DSP,0,catapult_fpga_latency
Throughput,6.39357573510137,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.39357573510137,catapult,CLB,297,catapult_fpga_latency
Throughput,6.39357573510137,catapult,LUT,1896,catapult_fpga_latency
Throughput,6.39357573510137,catapult,FF,1268,catapult_fpga_latency
Throughput,6.39357573510137,catapult,DSP,0,catapult_fpga_latency
Throughput,6.39357573510137,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.39357573510137,catapult,CLB,297,catapult_fpga_latency
Throughput,6.39357573510137,catapult,LUT,1896,catapult_fpga_latency
Throughput,6.39357573510137,catapult,FF,1268,catapult_fpga_latency
Throughput,6.39357573510137,catapult,DSP,0,catapult_fpga_latency
Throughput,6.39357573510137,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.39357573510137,catapult,CLB,297,catapult_fpga_latency
Throughput,6.39357573510137,catapult,LUT,1896,catapult_fpga_latency
Throughput,6.39357573510137,catapult,FF,1268,catapult_fpga_latency
Throughput,6.39357573510137,catapult,DSP,0,catapult_fpga_latency
Throughput,6.39357573510137,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.6101414435648267,catapult,CLB,592,catapult_fpga_latency
Throughput,2.6101414435648267,catapult,LUT,3439,catapult_fpga_latency
Throughput,2.6101414435648267,catapult,FF,1864,catapult_fpga_latency
Throughput,2.6101414435648267,catapult,DSP,0,catapult_fpga_latency
Throughput,2.6101414435648267,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4096178500313687,catapult,CLB,575,catapult_fpga_latency
Throughput,3.4096178500313687,catapult,LUT,3277,catapult_fpga_latency
Throughput,3.4096178500313687,catapult,FF,1233,catapult_fpga_latency
Throughput,3.4096178500313687,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4096178500313687,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4096178500313687,catapult,CLB,575,catapult_fpga_latency
Throughput,3.4096178500313687,catapult,LUT,3277,catapult_fpga_latency
Throughput,3.4096178500313687,catapult,FF,1233,catapult_fpga_latency
Throughput,3.4096178500313687,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4096178500313687,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4096178500313687,catapult,CLB,575,catapult_fpga_latency
Throughput,3.4096178500313687,catapult,LUT,3277,catapult_fpga_latency
Throughput,3.4096178500313687,catapult,FF,1233,catapult_fpga_latency
Throughput,3.4096178500313687,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4096178500313687,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4096178500313687,catapult,CLB,575,catapult_fpga_latency
Throughput,3.4096178500313687,catapult,LUT,3277,catapult_fpga_latency
Throughput,3.4096178500313687,catapult,FF,1233,catapult_fpga_latency
Throughput,3.4096178500313687,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4096178500313687,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4096178500313687,catapult,CLB,575,catapult_fpga_latency
Throughput,3.4096178500313687,catapult,LUT,3277,catapult_fpga_latency
Throughput,3.4096178500313687,catapult,FF,1233,catapult_fpga_latency
Throughput,3.4096178500313687,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4096178500313687,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4096178500313687,catapult,CLB,575,catapult_fpga_latency
Throughput,3.4096178500313687,catapult,LUT,3277,catapult_fpga_latency
Throughput,3.4096178500313687,catapult,FF,1233,catapult_fpga_latency
Throughput,3.4096178500313687,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4096178500313687,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4096178500313687,catapult,CLB,575,catapult_fpga_latency
Throughput,3.4096178500313687,catapult,LUT,3277,catapult_fpga_latency
Throughput,3.4096178500313687,catapult,FF,1233,catapult_fpga_latency
Throughput,3.4096178500313687,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4096178500313687,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.475651962944441,catapult,CLB,536,catapult_fpga_latency
Throughput,2.475651962944441,catapult,LUT,3130,catapult_fpga_latency
Throughput,2.475651962944441,catapult,FF,1851,catapult_fpga_latency
Throughput,2.475651962944441,catapult,DSP,0,catapult_fpga_latency
Throughput,2.475651962944441,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4692468611989025,catapult,CLB,527,catapult_fpga_latency
Throughput,3.4692468611989025,catapult,LUT,3106,catapult_fpga_latency
Throughput,3.4692468611989025,catapult,FF,1214,catapult_fpga_latency
Throughput,3.4692468611989025,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4692468611989025,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4692468611989025,catapult,CLB,527,catapult_fpga_latency
Throughput,3.4692468611989025,catapult,LUT,3106,catapult_fpga_latency
Throughput,3.4692468611989025,catapult,FF,1214,catapult_fpga_latency
Throughput,3.4692468611989025,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4692468611989025,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4692468611989025,catapult,CLB,527,catapult_fpga_latency
Throughput,3.4692468611989025,catapult,LUT,3106,catapult_fpga_latency
Throughput,3.4692468611989025,catapult,FF,1214,catapult_fpga_latency
Throughput,3.4692468611989025,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4692468611989025,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4692468611989025,catapult,CLB,527,catapult_fpga_latency
Throughput,3.4692468611989025,catapult,LUT,3106,catapult_fpga_latency
Throughput,3.4692468611989025,catapult,FF,1214,catapult_fpga_latency
Throughput,3.4692468611989025,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4692468611989025,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4692468611989025,catapult,CLB,527,catapult_fpga_latency
Throughput,3.4692468611989025,catapult,LUT,3106,catapult_fpga_latency
Throughput,3.4692468611989025,catapult,FF,1214,catapult_fpga_latency
Throughput,3.4692468611989025,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4692468611989025,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4692468611989025,catapult,CLB,527,catapult_fpga_latency
Throughput,3.4692468611989025,catapult,LUT,3106,catapult_fpga_latency
Throughput,3.4692468611989025,catapult,FF,1214,catapult_fpga_latency
Throughput,3.4692468611989025,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4692468611989025,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4692468611989025,catapult,CLB,527,catapult_fpga_latency
Throughput,3.4692468611989025,catapult,LUT,3106,catapult_fpga_latency
Throughput,3.4692468611989025,catapult,FF,1214,catapult_fpga_latency
Throughput,3.4692468611989025,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4692468611989025,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.6068413945558726,catapult,CLB,572,catapult_fpga_latency
Throughput,2.6068413945558726,catapult,LUT,3315,catapult_fpga_latency
Throughput,2.6068413945558726,catapult,FF,1857,catapult_fpga_latency
Throughput,2.6068413945558726,catapult,DSP,0,catapult_fpga_latency
Throughput,2.6068413945558726,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.484866965203603,catapult,CLB,668,catapult_fpga_latency
Throughput,3.484866965203603,catapult,LUT,3825,catapult_fpga_latency
Throughput,3.484866965203603,catapult,FF,1519,catapult_fpga_latency
Throughput,3.484866965203603,catapult,DSP,0,catapult_fpga_latency
Throughput,3.484866965203603,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.484866965203603,catapult,CLB,668,catapult_fpga_latency
Throughput,3.484866965203603,catapult,LUT,3825,catapult_fpga_latency
Throughput,3.484866965203603,catapult,FF,1519,catapult_fpga_latency
Throughput,3.484866965203603,catapult,DSP,0,catapult_fpga_latency
Throughput,3.484866965203603,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.484866965203603,catapult,CLB,668,catapult_fpga_latency
Throughput,3.484866965203603,catapult,LUT,3825,catapult_fpga_latency
Throughput,3.484866965203603,catapult,FF,1519,catapult_fpga_latency
Throughput,3.484866965203603,catapult,DSP,0,catapult_fpga_latency
Throughput,3.484866965203603,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.421013920105641,catapult,CLB,655,catapult_fpga_latency
Throughput,3.421013920105641,catapult,LUT,3824,catapult_fpga_latency
Throughput,3.421013920105641,catapult,FF,1519,catapult_fpga_latency
Throughput,3.421013920105641,catapult,DSP,0,catapult_fpga_latency
Throughput,3.421013920105641,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.484866965203603,catapult,CLB,668,catapult_fpga_latency
Throughput,3.484866965203603,catapult,LUT,3825,catapult_fpga_latency
Throughput,3.484866965203603,catapult,FF,1519,catapult_fpga_latency
Throughput,3.484866965203603,catapult,DSP,0,catapult_fpga_latency
Throughput,3.484866965203603,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.484866965203603,catapult,CLB,668,catapult_fpga_latency
Throughput,3.484866965203603,catapult,LUT,3825,catapult_fpga_latency
Throughput,3.484866965203603,catapult,FF,1519,catapult_fpga_latency
Throughput,3.484866965203603,catapult,DSP,0,catapult_fpga_latency
Throughput,3.484866965203603,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.484866965203603,catapult,CLB,668,catapult_fpga_latency
Throughput,3.484866965203603,catapult,LUT,3825,catapult_fpga_latency
Throughput,3.484866965203603,catapult,FF,1519,catapult_fpga_latency
Throughput,3.484866965203603,catapult,DSP,0,catapult_fpga_latency
Throughput,3.484866965203603,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.627085248916327,catapult,CLB,474,catapult_fpga_latency
Throughput,2.627085248916327,catapult,LUT,2821,catapult_fpga_latency
Throughput,2.627085248916327,catapult,FF,1848,catapult_fpga_latency
Throughput,2.627085248916327,catapult,DSP,0,catapult_fpga_latency
Throughput,2.627085248916327,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4909984604696787,catapult,CLB,471,catapult_fpga_latency
Throughput,3.4909984604696787,catapult,LUT,2888,catapult_fpga_latency
Throughput,3.4909984604696787,catapult,FF,1214,catapult_fpga_latency
Throughput,3.4909984604696787,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4909984604696787,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4909984604696787,catapult,CLB,471,catapult_fpga_latency
Throughput,3.4909984604696787,catapult,LUT,2888,catapult_fpga_latency
Throughput,3.4909984604696787,catapult,FF,1214,catapult_fpga_latency
Throughput,3.4909984604696787,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4909984604696787,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4909984604696787,catapult,CLB,471,catapult_fpga_latency
Throughput,3.4909984604696787,catapult,LUT,2888,catapult_fpga_latency
Throughput,3.4909984604696787,catapult,FF,1214,catapult_fpga_latency
Throughput,3.4909984604696787,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4909984604696787,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4909984604696787,catapult,CLB,471,catapult_fpga_latency
Throughput,3.4909984604696787,catapult,LUT,2888,catapult_fpga_latency
Throughput,3.4909984604696787,catapult,FF,1214,catapult_fpga_latency
Throughput,3.4909984604696787,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4909984604696787,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4909984604696787,catapult,CLB,471,catapult_fpga_latency
Throughput,3.4909984604696787,catapult,LUT,2888,catapult_fpga_latency
Throughput,3.4909984604696787,catapult,FF,1214,catapult_fpga_latency
Throughput,3.4909984604696787,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4909984604696787,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4909984604696787,catapult,CLB,471,catapult_fpga_latency
Throughput,3.4909984604696787,catapult,LUT,2888,catapult_fpga_latency
Throughput,3.4909984604696787,catapult,FF,1214,catapult_fpga_latency
Throughput,3.4909984604696787,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4909984604696787,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4909984604696787,catapult,CLB,471,catapult_fpga_latency
Throughput,3.4909984604696787,catapult,LUT,2888,catapult_fpga_latency
Throughput,3.4909984604696787,catapult,FF,1214,catapult_fpga_latency
Throughput,3.4909984604696787,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4909984604696787,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4115083095494183,catapult,CLB,701,catapult_fpga_latency
Throughput,1.4115083095494183,catapult,LUT,4211,catapult_fpga_latency
Throughput,1.4115083095494183,catapult,FF,1597,catapult_fpga_latency
Throughput,1.4115083095494183,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4115083095494183,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9967652403106968,catapult,CLB,982,catapult_fpga_latency
Throughput,1.9967652403106968,catapult,LUT,5984,catapult_fpga_latency
Throughput,1.9967652403106968,catapult,FF,1364,catapult_fpga_latency
Throughput,1.9967652403106968,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9967652403106968,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9967652403106968,catapult,CLB,982,catapult_fpga_latency
Throughput,1.9967652403106968,catapult,LUT,5984,catapult_fpga_latency
Throughput,1.9967652403106968,catapult,FF,1364,catapult_fpga_latency
Throughput,1.9967652403106968,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9967652403106968,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9967652403106968,catapult,CLB,982,catapult_fpga_latency
Throughput,1.9967652403106968,catapult,LUT,5984,catapult_fpga_latency
Throughput,1.9967652403106968,catapult,FF,1364,catapult_fpga_latency
Throughput,1.9967652403106968,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9967652403106968,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9967652403106968,catapult,CLB,982,catapult_fpga_latency
Throughput,1.9967652403106968,catapult,LUT,5984,catapult_fpga_latency
Throughput,1.9967652403106968,catapult,FF,1364,catapult_fpga_latency
Throughput,1.9967652403106968,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9967652403106968,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9967652403106968,catapult,CLB,982,catapult_fpga_latency
Throughput,1.9967652403106968,catapult,LUT,5984,catapult_fpga_latency
Throughput,1.9967652403106968,catapult,FF,1364,catapult_fpga_latency
Throughput,1.9967652403106968,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9967652403106968,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9967652403106968,catapult,CLB,982,catapult_fpga_latency
Throughput,1.9967652403106968,catapult,LUT,5984,catapult_fpga_latency
Throughput,1.9967652403106968,catapult,FF,1364,catapult_fpga_latency
Throughput,1.9967652403106968,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9967652403106968,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4223537109208317,catapult,CLB,652,catapult_fpga_latency
Throughput,1.4223537109208317,catapult,LUT,3864,catapult_fpga_latency
Throughput,1.4223537109208317,catapult,FF,1584,catapult_fpga_latency
Throughput,1.4223537109208317,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4223537109208317,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0734283931137294,catapult,CLB,803,catapult_fpga_latency
Throughput,2.0734283931137294,catapult,LUT,5067,catapult_fpga_latency
Throughput,2.0734283931137294,catapult,FF,1353,catapult_fpga_latency
Throughput,2.0734283931137294,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0734283931137294,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0734283931137294,catapult,CLB,803,catapult_fpga_latency
Throughput,2.0734283931137294,catapult,LUT,5067,catapult_fpga_latency
Throughput,2.0734283931137294,catapult,FF,1353,catapult_fpga_latency
Throughput,2.0734283931137294,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0734283931137294,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0734283931137294,catapult,CLB,803,catapult_fpga_latency
Throughput,2.0734283931137294,catapult,LUT,5067,catapult_fpga_latency
Throughput,2.0734283931137294,catapult,FF,1353,catapult_fpga_latency
Throughput,2.0734283931137294,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0734283931137294,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0734283931137294,catapult,CLB,803,catapult_fpga_latency
Throughput,2.0734283931137294,catapult,LUT,5067,catapult_fpga_latency
Throughput,2.0734283931137294,catapult,FF,1353,catapult_fpga_latency
Throughput,2.0734283931137294,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0734283931137294,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0734283931137294,catapult,CLB,803,catapult_fpga_latency
Throughput,2.0734283931137294,catapult,LUT,5067,catapult_fpga_latency
Throughput,2.0734283931137294,catapult,FF,1353,catapult_fpga_latency
Throughput,2.0734283931137294,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0734283931137294,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0734283931137294,catapult,CLB,803,catapult_fpga_latency
Throughput,2.0734283931137294,catapult,LUT,5067,catapult_fpga_latency
Throughput,2.0734283931137294,catapult,FF,1353,catapult_fpga_latency
Throughput,2.0734283931137294,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0734283931137294,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0734283931137294,catapult,CLB,803,catapult_fpga_latency
Throughput,2.0734283931137294,catapult,LUT,5067,catapult_fpga_latency
Throughput,2.0734283931137294,catapult,FF,1353,catapult_fpga_latency
Throughput,2.0734283931137294,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0734283931137294,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3146115125788602,catapult,CLB,692,catapult_fpga_latency
Throughput,1.3146115125788602,catapult,LUT,4137,catapult_fpga_latency
Throughput,1.3146115125788602,catapult,FF,1580,catapult_fpga_latency
Throughput,1.3146115125788602,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3146115125788602,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9932587987426524,catapult,CLB,887,catapult_fpga_latency
Throughput,1.9932587987426524,catapult,LUT,5695,catapult_fpga_latency
Throughput,1.9932587987426524,catapult,FF,1609,catapult_fpga_latency
Throughput,1.9932587987426524,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9932587987426524,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9932587987426524,catapult,CLB,887,catapult_fpga_latency
Throughput,1.9932587987426524,catapult,LUT,5695,catapult_fpga_latency
Throughput,1.9932587987426524,catapult,FF,1609,catapult_fpga_latency
Throughput,1.9932587987426524,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9932587987426524,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9932587987426524,catapult,CLB,887,catapult_fpga_latency
Throughput,1.9932587987426524,catapult,LUT,5695,catapult_fpga_latency
Throughput,1.9932587987426524,catapult,FF,1609,catapult_fpga_latency
Throughput,1.9932587987426524,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9932587987426524,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9932587987426524,catapult,CLB,887,catapult_fpga_latency
Throughput,1.9932587987426524,catapult,LUT,5695,catapult_fpga_latency
Throughput,1.9932587987426524,catapult,FF,1609,catapult_fpga_latency
Throughput,1.9932587987426524,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9932587987426524,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9932587987426524,catapult,CLB,887,catapult_fpga_latency
Throughput,1.9932587987426524,catapult,LUT,5695,catapult_fpga_latency
Throughput,1.9932587987426524,catapult,FF,1609,catapult_fpga_latency
Throughput,1.9932587987426524,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9932587987426524,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9932587987426524,catapult,CLB,887,catapult_fpga_latency
Throughput,1.9932587987426524,catapult,LUT,5695,catapult_fpga_latency
Throughput,1.9932587987426524,catapult,FF,1609,catapult_fpga_latency
Throughput,1.9932587987426524,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9932587987426524,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9932587987426524,catapult,CLB,887,catapult_fpga_latency
Throughput,1.9932587987426524,catapult,LUT,5695,catapult_fpga_latency
Throughput,1.9932587987426524,catapult,FF,1609,catapult_fpga_latency
Throughput,1.9932587987426524,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9932587987426524,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.43403921523638,catapult,CLB,609,catapult_fpga_latency
Throughput,1.43403921523638,catapult,LUT,3655,catapult_fpga_latency
Throughput,1.43403921523638,catapult,FF,1583,catapult_fpga_latency
Throughput,1.43403921523638,catapult,DSP,0,catapult_fpga_latency
Throughput,1.43403921523638,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9520917639296387,catapult,CLB,704,catapult_fpga_latency
Throughput,1.9520917639296387,catapult,LUT,4502,catapult_fpga_latency
Throughput,1.9520917639296387,catapult,FF,1344,catapult_fpga_latency
Throughput,1.9520917639296387,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9520917639296387,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9520917639296387,catapult,CLB,704,catapult_fpga_latency
Throughput,1.9520917639296387,catapult,LUT,4502,catapult_fpga_latency
Throughput,1.9520917639296387,catapult,FF,1344,catapult_fpga_latency
Throughput,1.9520917639296387,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9520917639296387,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9520917639296387,catapult,CLB,704,catapult_fpga_latency
Throughput,1.9520917639296387,catapult,LUT,4502,catapult_fpga_latency
Throughput,1.9520917639296387,catapult,FF,1344,catapult_fpga_latency
Throughput,1.9520917639296387,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9520917639296387,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9520917639296387,catapult,CLB,704,catapult_fpga_latency
Throughput,1.9520917639296387,catapult,LUT,4502,catapult_fpga_latency
Throughput,1.9520917639296387,catapult,FF,1344,catapult_fpga_latency
Throughput,1.9520917639296387,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9520917639296387,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9520917639296387,catapult,CLB,704,catapult_fpga_latency
Throughput,1.9520917639296387,catapult,LUT,4502,catapult_fpga_latency
Throughput,1.9520917639296387,catapult,FF,1344,catapult_fpga_latency
Throughput,1.9520917639296387,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9520917639296387,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9520917639296387,catapult,CLB,704,catapult_fpga_latency
Throughput,1.9520917639296387,catapult,LUT,4502,catapult_fpga_latency
Throughput,1.9520917639296387,catapult,FF,1344,catapult_fpga_latency
Throughput,1.9520917639296387,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9520917639296387,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9520917639296387,catapult,CLB,704,catapult_fpga_latency
Throughput,1.9520917639296387,catapult,LUT,4502,catapult_fpga_latency
Throughput,1.9520917639296387,catapult,FF,1344,catapult_fpga_latency
Throughput,1.9520917639296387,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9520917639296387,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.283944276818386,catapult,CLB,765,catapult_fpga_latency
Throughput,1.283944276818386,catapult,LUT,4598,catapult_fpga_latency
Throughput,1.283944276818386,catapult,FF,1891,catapult_fpga_latency
Throughput,1.283944276818386,catapult,DSP,0,catapult_fpga_latency
Throughput,1.283944276818386,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3511906692177147,catapult,CLB,880,catapult_fpga_latency
Throughput,1.3511906692177147,catapult,LUT,5563,catapult_fpga_latency
Throughput,1.3511906692177147,catapult,FF,1587,catapult_fpga_latency
Throughput,1.3511906692177147,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3511906692177147,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3511906692177147,catapult,CLB,880,catapult_fpga_latency
Throughput,1.3511906692177147,catapult,LUT,5563,catapult_fpga_latency
Throughput,1.3511906692177147,catapult,FF,1587,catapult_fpga_latency
Throughput,1.3511906692177147,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3511906692177147,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3511906692177147,catapult,CLB,880,catapult_fpga_latency
Throughput,1.3511906692177147,catapult,LUT,5563,catapult_fpga_latency
Throughput,1.3511906692177147,catapult,FF,1587,catapult_fpga_latency
Throughput,1.3511906692177147,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3511906692177147,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3511906692177147,catapult,CLB,880,catapult_fpga_latency
Throughput,1.3511906692177147,catapult,LUT,5563,catapult_fpga_latency
Throughput,1.3511906692177147,catapult,FF,1587,catapult_fpga_latency
Throughput,1.3511906692177147,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3511906692177147,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3511906692177147,catapult,CLB,880,catapult_fpga_latency
Throughput,1.3511906692177147,catapult,LUT,5563,catapult_fpga_latency
Throughput,1.3511906692177147,catapult,FF,1587,catapult_fpga_latency
Throughput,1.3511906692177147,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3511906692177147,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3511906692177147,catapult,CLB,880,catapult_fpga_latency
Throughput,1.3511906692177147,catapult,LUT,5563,catapult_fpga_latency
Throughput,1.3511906692177147,catapult,FF,1587,catapult_fpga_latency
Throughput,1.3511906692177147,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3511906692177147,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3511906692177147,catapult,CLB,880,catapult_fpga_latency
Throughput,1.3511906692177147,catapult,LUT,5563,catapult_fpga_latency
Throughput,1.3511906692177147,catapult,FF,1587,catapult_fpga_latency
Throughput,1.3511906692177147,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3511906692177147,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3863626280999068,catapult,CLB,698,catapult_fpga_latency
Throughput,1.3863626280999068,catapult,LUT,4217,catapult_fpga_latency
Throughput,1.3863626280999068,catapult,FF,1871,catapult_fpga_latency
Throughput,1.3863626280999068,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3863626280999068,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3994116873266478,catapult,CLB,808,catapult_fpga_latency
Throughput,1.3994116873266478,catapult,LUT,5487,catapult_fpga_latency
Throughput,1.3994116873266478,catapult,FF,1572,catapult_fpga_latency
Throughput,1.3994116873266478,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3994116873266478,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3994116873266478,catapult,CLB,808,catapult_fpga_latency
Throughput,1.3994116873266478,catapult,LUT,5487,catapult_fpga_latency
Throughput,1.3994116873266478,catapult,FF,1572,catapult_fpga_latency
Throughput,1.3994116873266478,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3994116873266478,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3994116873266478,catapult,CLB,808,catapult_fpga_latency
Throughput,1.3994116873266478,catapult,LUT,5487,catapult_fpga_latency
Throughput,1.3994116873266478,catapult,FF,1572,catapult_fpga_latency
Throughput,1.3994116873266478,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3994116873266478,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3994116873266478,catapult,CLB,808,catapult_fpga_latency
Throughput,1.3994116873266478,catapult,LUT,5487,catapult_fpga_latency
Throughput,1.3994116873266478,catapult,FF,1572,catapult_fpga_latency
Throughput,1.3994116873266478,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3994116873266478,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3994116873266478,catapult,CLB,808,catapult_fpga_latency
Throughput,1.3994116873266478,catapult,LUT,5487,catapult_fpga_latency
Throughput,1.3994116873266478,catapult,FF,1572,catapult_fpga_latency
Throughput,1.3994116873266478,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3994116873266478,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3994116873266478,catapult,CLB,808,catapult_fpga_latency
Throughput,1.3994116873266478,catapult,LUT,5487,catapult_fpga_latency
Throughput,1.3994116873266478,catapult,FF,1572,catapult_fpga_latency
Throughput,1.3994116873266478,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3994116873266478,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4005209938096972,catapult,CLB,808,catapult_fpga_latency
Throughput,1.4005209938096972,catapult,LUT,5497,catapult_fpga_latency
Throughput,1.4005209938096972,catapult,FF,1592,catapult_fpga_latency
Throughput,1.4005209938096972,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4005209938096972,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2392740828132514,catapult,CLB,761,catapult_fpga_latency
Throughput,1.2392740828132514,catapult,LUT,4508,catapult_fpga_latency
Throughput,1.2392740828132514,catapult,FF,1880,catapult_fpga_latency
Throughput,1.2392740828132514,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2392740828132514,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4061019198915614,catapult,CLB,996,catapult_fpga_latency
Throughput,1.4061019198915614,catapult,LUT,6333,catapult_fpga_latency
Throughput,1.4061019198915614,catapult,FF,1607,catapult_fpga_latency
Throughput,1.4061019198915614,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4061019198915614,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4061019198915614,catapult,CLB,996,catapult_fpga_latency
Throughput,1.4061019198915614,catapult,LUT,6333,catapult_fpga_latency
Throughput,1.4061019198915614,catapult,FF,1607,catapult_fpga_latency
Throughput,1.4061019198915614,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4061019198915614,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4061019198915614,catapult,CLB,996,catapult_fpga_latency
Throughput,1.4061019198915614,catapult,LUT,6333,catapult_fpga_latency
Throughput,1.4061019198915614,catapult,FF,1607,catapult_fpga_latency
Throughput,1.4061019198915614,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4061019198915614,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4061019198915614,catapult,CLB,996,catapult_fpga_latency
Throughput,1.4061019198915614,catapult,LUT,6333,catapult_fpga_latency
Throughput,1.4061019198915614,catapult,FF,1607,catapult_fpga_latency
Throughput,1.4061019198915614,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4061019198915614,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4061019198915614,catapult,CLB,996,catapult_fpga_latency
Throughput,1.4061019198915614,catapult,LUT,6333,catapult_fpga_latency
Throughput,1.4061019198915614,catapult,FF,1607,catapult_fpga_latency
Throughput,1.4061019198915614,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4061019198915614,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4061019198915614,catapult,CLB,996,catapult_fpga_latency
Throughput,1.4061019198915614,catapult,LUT,6333,catapult_fpga_latency
Throughput,1.4061019198915614,catapult,FF,1607,catapult_fpga_latency
Throughput,1.4061019198915614,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4061019198915614,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4061019198915614,catapult,CLB,996,catapult_fpga_latency
Throughput,1.4061019198915614,catapult,LUT,6333,catapult_fpga_latency
Throughput,1.4061019198915614,catapult,FF,1607,catapult_fpga_latency
Throughput,1.4061019198915614,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4061019198915614,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.318301184361784,catapult,CLB,722,catapult_fpga_latency
Throughput,1.318301184361784,catapult,LUT,4224,catapult_fpga_latency
Throughput,1.318301184361784,catapult,FF,1873,catapult_fpga_latency
Throughput,1.318301184361784,catapult,DSP,0,catapult_fpga_latency
Throughput,1.318301184361784,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4128564283554632,catapult,CLB,806,catapult_fpga_latency
Throughput,1.4128564283554632,catapult,LUT,5384,catapult_fpga_latency
Throughput,1.4128564283554632,catapult,FF,1560,catapult_fpga_latency
Throughput,1.4128564283554632,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4128564283554632,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4128564283554632,catapult,CLB,806,catapult_fpga_latency
Throughput,1.4128564283554632,catapult,LUT,5384,catapult_fpga_latency
Throughput,1.4128564283554632,catapult,FF,1560,catapult_fpga_latency
Throughput,1.4128564283554632,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4128564283554632,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4128564283554632,catapult,CLB,806,catapult_fpga_latency
Throughput,1.4128564283554632,catapult,LUT,5384,catapult_fpga_latency
Throughput,1.4128564283554632,catapult,FF,1560,catapult_fpga_latency
Throughput,1.4128564283554632,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4128564283554632,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4128564283554632,catapult,CLB,806,catapult_fpga_latency
Throughput,1.4128564283554632,catapult,LUT,5384,catapult_fpga_latency
Throughput,1.4128564283554632,catapult,FF,1560,catapult_fpga_latency
Throughput,1.4128564283554632,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4128564283554632,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4128564283554632,catapult,CLB,806,catapult_fpga_latency
Throughput,1.4128564283554632,catapult,LUT,5384,catapult_fpga_latency
Throughput,1.4128564283554632,catapult,FF,1560,catapult_fpga_latency
Throughput,1.4128564283554632,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4128564283554632,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4128564283554632,catapult,CLB,806,catapult_fpga_latency
Throughput,1.4128564283554632,catapult,LUT,5384,catapult_fpga_latency
Throughput,1.4128564283554632,catapult,FF,1560,catapult_fpga_latency
Throughput,1.4128564283554632,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4128564283554632,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4128564283554632,catapult,CLB,806,catapult_fpga_latency
Throughput,1.4128564283554632,catapult,LUT,5384,catapult_fpga_latency
Throughput,1.4128564283554632,catapult,FF,1560,catapult_fpga_latency
Throughput,1.4128564283554632,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4128564283554632,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7234821353189336,catapult,CLB,748,catapult_fpga_latency
Throughput,2.7234821353189336,catapult,LUT,4528,catapult_fpga_latency
Throughput,2.7234821353189336,catapult,FF,1682,catapult_fpga_latency
Throughput,2.7234821353189336,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7234821353189336,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.162296255598289,catapult,CLB,435,catapult_fpga_latency
Throughput,4.162296255598289,catapult,LUT,2711,catapult_fpga_latency
Throughput,4.162296255598289,catapult,FF,1358,catapult_fpga_latency
Throughput,4.162296255598289,catapult,DSP,0,catapult_fpga_latency
Throughput,4.162296255598289,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.162296255598289,catapult,CLB,435,catapult_fpga_latency
Throughput,4.162296255598289,catapult,LUT,2711,catapult_fpga_latency
Throughput,4.162296255598289,catapult,FF,1358,catapult_fpga_latency
Throughput,4.162296255598289,catapult,DSP,0,catapult_fpga_latency
Throughput,4.162296255598289,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.162296255598289,catapult,CLB,435,catapult_fpga_latency
Throughput,4.162296255598289,catapult,LUT,2711,catapult_fpga_latency
Throughput,4.162296255598289,catapult,FF,1358,catapult_fpga_latency
Throughput,4.162296255598289,catapult,DSP,0,catapult_fpga_latency
Throughput,4.162296255598289,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.162296255598289,catapult,CLB,435,catapult_fpga_latency
Throughput,4.162296255598289,catapult,LUT,2711,catapult_fpga_latency
Throughput,4.162296255598289,catapult,FF,1358,catapult_fpga_latency
Throughput,4.162296255598289,catapult,DSP,0,catapult_fpga_latency
Throughput,4.162296255598289,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.162296255598289,catapult,CLB,435,catapult_fpga_latency
Throughput,4.162296255598289,catapult,LUT,2711,catapult_fpga_latency
Throughput,4.162296255598289,catapult,FF,1358,catapult_fpga_latency
Throughput,4.162296255598289,catapult,DSP,0,catapult_fpga_latency
Throughput,4.162296255598289,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.162296255598289,catapult,CLB,435,catapult_fpga_latency
Throughput,4.162296255598289,catapult,LUT,2711,catapult_fpga_latency
Throughput,4.162296255598289,catapult,FF,1358,catapult_fpga_latency
Throughput,4.162296255598289,catapult,DSP,0,catapult_fpga_latency
Throughput,4.162296255598289,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.162296255598289,catapult,CLB,435,catapult_fpga_latency
Throughput,4.162296255598289,catapult,LUT,2711,catapult_fpga_latency
Throughput,4.162296255598289,catapult,FF,1358,catapult_fpga_latency
Throughput,4.162296255598289,catapult,DSP,0,catapult_fpga_latency
Throughput,4.162296255598289,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.859610292309364,catapult,CLB,647,catapult_fpga_latency
Throughput,2.859610292309364,catapult,LUT,3950,catapult_fpga_latency
Throughput,2.859610292309364,catapult,FF,1661,catapult_fpga_latency
Throughput,2.859610292309364,catapult,DSP,0,catapult_fpga_latency
Throughput,2.859610292309364,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.831337990743156,catapult,CLB,489,catapult_fpga_latency
Throughput,4.831337990743156,catapult,LUT,2757,catapult_fpga_latency
Throughput,4.831337990743156,catapult,FF,1343,catapult_fpga_latency
Throughput,4.831337990743156,catapult,DSP,0,catapult_fpga_latency
Throughput,4.831337990743156,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.831337990743156,catapult,CLB,489,catapult_fpga_latency
Throughput,4.831337990743156,catapult,LUT,2757,catapult_fpga_latency
Throughput,4.831337990743156,catapult,FF,1343,catapult_fpga_latency
Throughput,4.831337990743156,catapult,DSP,0,catapult_fpga_latency
Throughput,4.831337990743156,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.831337990743156,catapult,CLB,489,catapult_fpga_latency
Throughput,4.831337990743156,catapult,LUT,2757,catapult_fpga_latency
Throughput,4.831337990743156,catapult,FF,1343,catapult_fpga_latency
Throughput,4.831337990743156,catapult,DSP,0,catapult_fpga_latency
Throughput,4.831337990743156,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.831337990743156,catapult,CLB,489,catapult_fpga_latency
Throughput,4.831337990743156,catapult,LUT,2757,catapult_fpga_latency
Throughput,4.831337990743156,catapult,FF,1343,catapult_fpga_latency
Throughput,4.831337990743156,catapult,DSP,0,catapult_fpga_latency
Throughput,4.831337990743156,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.831337990743156,catapult,CLB,489,catapult_fpga_latency
Throughput,4.831337990743156,catapult,LUT,2757,catapult_fpga_latency
Throughput,4.831337990743156,catapult,FF,1343,catapult_fpga_latency
Throughput,4.831337990743156,catapult,DSP,0,catapult_fpga_latency
Throughput,4.831337990743156,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.831337990743156,catapult,CLB,489,catapult_fpga_latency
Throughput,4.831337990743156,catapult,LUT,2757,catapult_fpga_latency
Throughput,4.831337990743156,catapult,FF,1343,catapult_fpga_latency
Throughput,4.831337990743156,catapult,DSP,0,catapult_fpga_latency
Throughput,4.831337990743156,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.831337990743156,catapult,CLB,489,catapult_fpga_latency
Throughput,4.831337990743156,catapult,LUT,2757,catapult_fpga_latency
Throughput,4.831337990743156,catapult,FF,1343,catapult_fpga_latency
Throughput,4.831337990743156,catapult,DSP,0,catapult_fpga_latency
Throughput,4.831337990743156,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.653934856515012,catapult,CLB,667,catapult_fpga_latency
Throughput,2.653934856515012,catapult,LUT,4071,catapult_fpga_latency
Throughput,2.653934856515012,catapult,FF,1674,catapult_fpga_latency
Throughput,2.653934856515012,catapult,DSP,0,catapult_fpga_latency
Throughput,2.653934856515012,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.605705548032903,catapult,CLB,555,catapult_fpga_latency
Throughput,4.605705548032903,catapult,LUT,3285,catapult_fpga_latency
Throughput,4.605705548032903,catapult,FF,1569,catapult_fpga_latency
Throughput,4.605705548032903,catapult,DSP,0,catapult_fpga_latency
Throughput,4.605705548032903,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.605705548032903,catapult,CLB,555,catapult_fpga_latency
Throughput,4.605705548032903,catapult,LUT,3285,catapult_fpga_latency
Throughput,4.605705548032903,catapult,FF,1569,catapult_fpga_latency
Throughput,4.605705548032903,catapult,DSP,0,catapult_fpga_latency
Throughput,4.605705548032903,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.605705548032903,catapult,CLB,555,catapult_fpga_latency
Throughput,4.605705548032903,catapult,LUT,3285,catapult_fpga_latency
Throughput,4.605705548032903,catapult,FF,1569,catapult_fpga_latency
Throughput,4.605705548032903,catapult,DSP,0,catapult_fpga_latency
Throughput,4.605705548032903,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.605705548032903,catapult,CLB,555,catapult_fpga_latency
Throughput,4.605705548032903,catapult,LUT,3285,catapult_fpga_latency
Throughput,4.605705548032903,catapult,FF,1569,catapult_fpga_latency
Throughput,4.605705548032903,catapult,DSP,0,catapult_fpga_latency
Throughput,4.605705548032903,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.605705548032903,catapult,CLB,555,catapult_fpga_latency
Throughput,4.605705548032903,catapult,LUT,3285,catapult_fpga_latency
Throughput,4.605705548032903,catapult,FF,1569,catapult_fpga_latency
Throughput,4.605705548032903,catapult,DSP,0,catapult_fpga_latency
Throughput,4.605705548032903,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.605705548032903,catapult,CLB,555,catapult_fpga_latency
Throughput,4.605705548032903,catapult,LUT,3285,catapult_fpga_latency
Throughput,4.605705548032903,catapult,FF,1569,catapult_fpga_latency
Throughput,4.605705548032903,catapult,DSP,0,catapult_fpga_latency
Throughput,4.605705548032903,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.605705548032903,catapult,CLB,555,catapult_fpga_latency
Throughput,4.605705548032903,catapult,LUT,3285,catapult_fpga_latency
Throughput,4.605705548032903,catapult,FF,1569,catapult_fpga_latency
Throughput,4.605705548032903,catapult,DSP,0,catapult_fpga_latency
Throughput,4.605705548032903,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.978051758539564,catapult,CLB,608,catapult_fpga_latency
Throughput,2.978051758539564,catapult,LUT,3718,catapult_fpga_latency
Throughput,2.978051758539564,catapult,FF,1664,catapult_fpga_latency
Throughput,2.978051758539564,catapult,DSP,0,catapult_fpga_latency
Throughput,2.978051758539564,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.758868150799014,catapult,CLB,421,catapult_fpga_latency
Throughput,4.758868150799014,catapult,LUT,2590,catapult_fpga_latency
Throughput,4.758868150799014,catapult,FF,1336,catapult_fpga_latency
Throughput,4.758868150799014,catapult,DSP,0,catapult_fpga_latency
Throughput,4.758868150799014,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.758868150799014,catapult,CLB,421,catapult_fpga_latency
Throughput,4.758868150799014,catapult,LUT,2590,catapult_fpga_latency
Throughput,4.758868150799014,catapult,FF,1336,catapult_fpga_latency
Throughput,4.758868150799014,catapult,DSP,0,catapult_fpga_latency
Throughput,4.758868150799014,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.758868150799014,catapult,CLB,421,catapult_fpga_latency
Throughput,4.758868150799014,catapult,LUT,2590,catapult_fpga_latency
Throughput,4.758868150799014,catapult,FF,1336,catapult_fpga_latency
Throughput,4.758868150799014,catapult,DSP,0,catapult_fpga_latency
Throughput,4.758868150799014,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.758868150799014,catapult,CLB,421,catapult_fpga_latency
Throughput,4.758868150799014,catapult,LUT,2590,catapult_fpga_latency
Throughput,4.758868150799014,catapult,FF,1336,catapult_fpga_latency
Throughput,4.758868150799014,catapult,DSP,0,catapult_fpga_latency
Throughput,4.758868150799014,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.758868150799014,catapult,CLB,421,catapult_fpga_latency
Throughput,4.758868150799014,catapult,LUT,2590,catapult_fpga_latency
Throughput,4.758868150799014,catapult,FF,1336,catapult_fpga_latency
Throughput,4.758868150799014,catapult,DSP,0,catapult_fpga_latency
Throughput,4.758868150799014,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.758868150799014,catapult,CLB,421,catapult_fpga_latency
Throughput,4.758868150799014,catapult,LUT,2590,catapult_fpga_latency
Throughput,4.758868150799014,catapult,FF,1336,catapult_fpga_latency
Throughput,4.758868150799014,catapult,DSP,0,catapult_fpga_latency
Throughput,4.758868150799014,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.758868150799014,catapult,CLB,421,catapult_fpga_latency
Throughput,4.758868150799014,catapult,LUT,2590,catapult_fpga_latency
Throughput,4.758868150799014,catapult,FF,1336,catapult_fpga_latency
Throughput,4.758868150799014,catapult,DSP,0,catapult_fpga_latency
Throughput,4.758868150799014,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9536859215438807,catapult,CLB,770,catapult_fpga_latency
Throughput,1.9536859215438807,catapult,LUT,4581,catapult_fpga_latency
Throughput,1.9536859215438807,catapult,FF,1842,catapult_fpga_latency
Throughput,1.9536859215438807,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9536859215438807,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.553267544139613,catapult,CLB,660,catapult_fpga_latency
Throughput,2.553267544139613,catapult,LUT,3920,catapult_fpga_latency
Throughput,2.553267544139613,catapult,FF,1384,catapult_fpga_latency
Throughput,2.553267544139613,catapult,DSP,0,catapult_fpga_latency
Throughput,2.553267544139613,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.553267544139613,catapult,CLB,660,catapult_fpga_latency
Throughput,2.553267544139613,catapult,LUT,3920,catapult_fpga_latency
Throughput,2.553267544139613,catapult,FF,1384,catapult_fpga_latency
Throughput,2.553267544139613,catapult,DSP,0,catapult_fpga_latency
Throughput,2.553267544139613,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.553267544139613,catapult,CLB,660,catapult_fpga_latency
Throughput,2.553267544139613,catapult,LUT,3920,catapult_fpga_latency
Throughput,2.553267544139613,catapult,FF,1384,catapult_fpga_latency
Throughput,2.553267544139613,catapult,DSP,0,catapult_fpga_latency
Throughput,2.553267544139613,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.553267544139613,catapult,CLB,660,catapult_fpga_latency
Throughput,2.553267544139613,catapult,LUT,3920,catapult_fpga_latency
Throughput,2.553267544139613,catapult,FF,1384,catapult_fpga_latency
Throughput,2.553267544139613,catapult,DSP,0,catapult_fpga_latency
Throughput,2.553267544139613,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.553267544139613,catapult,CLB,660,catapult_fpga_latency
Throughput,2.553267544139613,catapult,LUT,3920,catapult_fpga_latency
Throughput,2.553267544139613,catapult,FF,1384,catapult_fpga_latency
Throughput,2.553267544139613,catapult,DSP,0,catapult_fpga_latency
Throughput,2.553267544139613,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.553267544139613,catapult,CLB,660,catapult_fpga_latency
Throughput,2.553267544139613,catapult,LUT,3920,catapult_fpga_latency
Throughput,2.553267544139613,catapult,FF,1384,catapult_fpga_latency
Throughput,2.553267544139613,catapult,DSP,0,catapult_fpga_latency
Throughput,2.553267544139613,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.508346523055467,catapult,CLB,650,catapult_fpga_latency
Throughput,2.508346523055467,catapult,LUT,3918,catapult_fpga_latency
Throughput,2.508346523055467,catapult,FF,1384,catapult_fpga_latency
Throughput,2.508346523055467,catapult,DSP,0,catapult_fpga_latency
Throughput,2.508346523055467,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0031569753932197,catapult,CLB,720,catapult_fpga_latency
Throughput,2.0031569753932197,catapult,LUT,4309,catapult_fpga_latency
Throughput,2.0031569753932197,catapult,FF,1823,catapult_fpga_latency
Throughput,2.0031569753932197,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0031569753932197,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5083528148735286,catapult,CLB,671,catapult_fpga_latency
Throughput,2.5083528148735286,catapult,LUT,4067,catapult_fpga_latency
Throughput,2.5083528148735286,catapult,FF,1377,catapult_fpga_latency
Throughput,2.5083528148735286,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5083528148735286,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5083528148735286,catapult,CLB,671,catapult_fpga_latency
Throughput,2.5083528148735286,catapult,LUT,4067,catapult_fpga_latency
Throughput,2.5083528148735286,catapult,FF,1377,catapult_fpga_latency
Throughput,2.5083528148735286,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5083528148735286,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5083528148735286,catapult,CLB,671,catapult_fpga_latency
Throughput,2.5083528148735286,catapult,LUT,4067,catapult_fpga_latency
Throughput,2.5083528148735286,catapult,FF,1377,catapult_fpga_latency
Throughput,2.5083528148735286,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5083528148735286,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5083528148735286,catapult,CLB,671,catapult_fpga_latency
Throughput,2.5083528148735286,catapult,LUT,4067,catapult_fpga_latency
Throughput,2.5083528148735286,catapult,FF,1377,catapult_fpga_latency
Throughput,2.5083528148735286,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5083528148735286,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5083528148735286,catapult,CLB,671,catapult_fpga_latency
Throughput,2.5083528148735286,catapult,LUT,4067,catapult_fpga_latency
Throughput,2.5083528148735286,catapult,FF,1377,catapult_fpga_latency
Throughput,2.5083528148735286,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5083528148735286,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5083528148735286,catapult,CLB,671,catapult_fpga_latency
Throughput,2.5083528148735286,catapult,LUT,4067,catapult_fpga_latency
Throughput,2.5083528148735286,catapult,FF,1377,catapult_fpga_latency
Throughput,2.5083528148735286,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5083528148735286,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5083528148735286,catapult,CLB,671,catapult_fpga_latency
Throughput,2.5083528148735286,catapult,LUT,4067,catapult_fpga_latency
Throughput,2.5083528148735286,catapult,FF,1377,catapult_fpga_latency
Throughput,2.5083528148735286,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5083528148735286,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.893233017226527,catapult,CLB,753,catapult_fpga_latency
Throughput,1.893233017226527,catapult,LUT,4481,catapult_fpga_latency
Throughput,1.893233017226527,catapult,FF,1825,catapult_fpga_latency
Throughput,1.893233017226527,catapult,DSP,0,catapult_fpga_latency
Throughput,1.893233017226527,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.6063793741561847,catapult,CLB,718,catapult_fpga_latency
Throughput,2.6063793741561847,catapult,LUT,4489,catapult_fpga_latency
Throughput,2.6063793741561847,catapult,FF,1600,catapult_fpga_latency
Throughput,2.6063793741561847,catapult,DSP,0,catapult_fpga_latency
Throughput,2.6063793741561847,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.6063793741561847,catapult,CLB,718,catapult_fpga_latency
Throughput,2.6063793741561847,catapult,LUT,4489,catapult_fpga_latency
Throughput,2.6063793741561847,catapult,FF,1600,catapult_fpga_latency
Throughput,2.6063793741561847,catapult,DSP,0,catapult_fpga_latency
Throughput,2.6063793741561847,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.6063793741561847,catapult,CLB,718,catapult_fpga_latency
Throughput,2.6063793741561847,catapult,LUT,4489,catapult_fpga_latency
Throughput,2.6063793741561847,catapult,FF,1600,catapult_fpga_latency
Throughput,2.6063793741561847,catapult,DSP,0,catapult_fpga_latency
Throughput,2.6063793741561847,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.6063793741561847,catapult,CLB,718,catapult_fpga_latency
Throughput,2.6063793741561847,catapult,LUT,4489,catapult_fpga_latency
Throughput,2.6063793741561847,catapult,FF,1600,catapult_fpga_latency
Throughput,2.6063793741561847,catapult,DSP,0,catapult_fpga_latency
Throughput,2.6063793741561847,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.6063793741561847,catapult,CLB,718,catapult_fpga_latency
Throughput,2.6063793741561847,catapult,LUT,4489,catapult_fpga_latency
Throughput,2.6063793741561847,catapult,FF,1600,catapult_fpga_latency
Throughput,2.6063793741561847,catapult,DSP,0,catapult_fpga_latency
Throughput,2.6063793741561847,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.6063793741561847,catapult,CLB,718,catapult_fpga_latency
Throughput,2.6063793741561847,catapult,LUT,4489,catapult_fpga_latency
Throughput,2.6063793741561847,catapult,FF,1600,catapult_fpga_latency
Throughput,2.6063793741561847,catapult,DSP,0,catapult_fpga_latency
Throughput,2.6063793741561847,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.6063793741561847,catapult,CLB,718,catapult_fpga_latency
Throughput,2.6063793741561847,catapult,LUT,4489,catapult_fpga_latency
Throughput,2.6063793741561847,catapult,FF,1600,catapult_fpga_latency
Throughput,2.6063793741561847,catapult,DSP,0,catapult_fpga_latency
Throughput,2.6063793741561847,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.8781846969267262,catapult,CLB,659,catapult_fpga_latency
Throughput,1.8781846969267262,catapult,LUT,3908,catapult_fpga_latency
Throughput,1.8781846969267262,catapult,FF,1819,catapult_fpga_latency
Throughput,1.8781846969267262,catapult,DSP,0,catapult_fpga_latency
Throughput,1.8781846969267262,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.521902725168085,catapult,CLB,592,catapult_fpga_latency
Throughput,2.521902725168085,catapult,LUT,3827,catapult_fpga_latency
Throughput,2.521902725168085,catapult,FF,1361,catapult_fpga_latency
Throughput,2.521902725168085,catapult,DSP,0,catapult_fpga_latency
Throughput,2.521902725168085,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.521902725168085,catapult,CLB,592,catapult_fpga_latency
Throughput,2.521902725168085,catapult,LUT,3827,catapult_fpga_latency
Throughput,2.521902725168085,catapult,FF,1361,catapult_fpga_latency
Throughput,2.521902725168085,catapult,DSP,0,catapult_fpga_latency
Throughput,2.521902725168085,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.521902725168085,catapult,CLB,592,catapult_fpga_latency
Throughput,2.521902725168085,catapult,LUT,3827,catapult_fpga_latency
Throughput,2.521902725168085,catapult,FF,1361,catapult_fpga_latency
Throughput,2.521902725168085,catapult,DSP,0,catapult_fpga_latency
Throughput,2.521902725168085,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.521902725168085,catapult,CLB,592,catapult_fpga_latency
Throughput,2.521902725168085,catapult,LUT,3827,catapult_fpga_latency
Throughput,2.521902725168085,catapult,FF,1361,catapult_fpga_latency
Throughput,2.521902725168085,catapult,DSP,0,catapult_fpga_latency
Throughput,2.521902725168085,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.521902725168085,catapult,CLB,592,catapult_fpga_latency
Throughput,2.521902725168085,catapult,LUT,3827,catapult_fpga_latency
Throughput,2.521902725168085,catapult,FF,1361,catapult_fpga_latency
Throughput,2.521902725168085,catapult,DSP,0,catapult_fpga_latency
Throughput,2.521902725168085,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.521902725168085,catapult,CLB,592,catapult_fpga_latency
Throughput,2.521902725168085,catapult,LUT,3827,catapult_fpga_latency
Throughput,2.521902725168085,catapult,FF,1361,catapult_fpga_latency
Throughput,2.521902725168085,catapult,DSP,0,catapult_fpga_latency
Throughput,2.521902725168085,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.521902725168085,catapult,CLB,592,catapult_fpga_latency
Throughput,2.521902725168085,catapult,LUT,3827,catapult_fpga_latency
Throughput,2.521902725168085,catapult,FF,1361,catapult_fpga_latency
Throughput,2.521902725168085,catapult,DSP,0,catapult_fpga_latency
Throughput,2.521902725168085,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9873744429973922,catapult,CLB,809,catapult_fpga_latency
Throughput,0.9873744429973922,catapult,LUT,4992,catapult_fpga_latency
Throughput,0.9873744429973922,catapult,FF,1652,catapult_fpga_latency
Throughput,0.9873744429973922,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9873744429973922,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.457861957966924,catapult,CLB,1010,catapult_fpga_latency
Throughput,1.457861957966924,catapult,LUT,5968,catapult_fpga_latency
Throughput,1.457861957966924,catapult,FF,1563,catapult_fpga_latency
Throughput,1.457861957966924,catapult,DSP,0,catapult_fpga_latency
Throughput,1.457861957966924,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.457861957966924,catapult,CLB,1010,catapult_fpga_latency
Throughput,1.457861957966924,catapult,LUT,5968,catapult_fpga_latency
Throughput,1.457861957966924,catapult,FF,1563,catapult_fpga_latency
Throughput,1.457861957966924,catapult,DSP,0,catapult_fpga_latency
Throughput,1.457861957966924,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.457861957966924,catapult,CLB,1010,catapult_fpga_latency
Throughput,1.457861957966924,catapult,LUT,5968,catapult_fpga_latency
Throughput,1.457861957966924,catapult,FF,1563,catapult_fpga_latency
Throughput,1.457861957966924,catapult,DSP,0,catapult_fpga_latency
Throughput,1.457861957966924,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.457861957966924,catapult,CLB,1010,catapult_fpga_latency
Throughput,1.457861957966924,catapult,LUT,5968,catapult_fpga_latency
Throughput,1.457861957966924,catapult,FF,1563,catapult_fpga_latency
Throughput,1.457861957966924,catapult,DSP,0,catapult_fpga_latency
Throughput,1.457861957966924,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.457861957966924,catapult,CLB,1010,catapult_fpga_latency
Throughput,1.457861957966924,catapult,LUT,5968,catapult_fpga_latency
Throughput,1.457861957966924,catapult,FF,1563,catapult_fpga_latency
Throughput,1.457861957966924,catapult,DSP,0,catapult_fpga_latency
Throughput,1.457861957966924,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.457861957966924,catapult,CLB,1010,catapult_fpga_latency
Throughput,1.457861957966924,catapult,LUT,5968,catapult_fpga_latency
Throughput,1.457861957966924,catapult,FF,1563,catapult_fpga_latency
Throughput,1.457861957966924,catapult,DSP,0,catapult_fpga_latency
Throughput,1.457861957966924,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.457861957966924,catapult,CLB,1010,catapult_fpga_latency
Throughput,1.457861957966924,catapult,LUT,5968,catapult_fpga_latency
Throughput,1.457861957966924,catapult,FF,1563,catapult_fpga_latency
Throughput,1.457861957966924,catapult,DSP,0,catapult_fpga_latency
Throughput,1.457861957966924,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9659353248343904,catapult,CLB,771,catapult_fpga_latency
Throughput,0.9659353248343904,catapult,LUT,4667,catapult_fpga_latency
Throughput,0.9659353248343904,catapult,FF,1637,catapult_fpga_latency
Throughput,0.9659353248343904,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9659353248343904,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.450406258793088,catapult,CLB,997,catapult_fpga_latency
Throughput,1.450406258793088,catapult,LUT,6081,catapult_fpga_latency
Throughput,1.450406258793088,catapult,FF,1562,catapult_fpga_latency
Throughput,1.450406258793088,catapult,DSP,0,catapult_fpga_latency
Throughput,1.450406258793088,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.450406258793088,catapult,CLB,997,catapult_fpga_latency
Throughput,1.450406258793088,catapult,LUT,6081,catapult_fpga_latency
Throughput,1.450406258793088,catapult,FF,1562,catapult_fpga_latency
Throughput,1.450406258793088,catapult,DSP,0,catapult_fpga_latency
Throughput,1.450406258793088,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.450406258793088,catapult,CLB,997,catapult_fpga_latency
Throughput,1.450406258793088,catapult,LUT,6081,catapult_fpga_latency
Throughput,1.450406258793088,catapult,FF,1562,catapult_fpga_latency
Throughput,1.450406258793088,catapult,DSP,0,catapult_fpga_latency
Throughput,1.450406258793088,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.450406258793088,catapult,CLB,997,catapult_fpga_latency
Throughput,1.450406258793088,catapult,LUT,6081,catapult_fpga_latency
Throughput,1.450406258793088,catapult,FF,1562,catapult_fpga_latency
Throughput,1.450406258793088,catapult,DSP,0,catapult_fpga_latency
Throughput,1.450406258793088,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.450406258793088,catapult,CLB,997,catapult_fpga_latency
Throughput,1.450406258793088,catapult,LUT,6081,catapult_fpga_latency
Throughput,1.450406258793088,catapult,FF,1562,catapult_fpga_latency
Throughput,1.450406258793088,catapult,DSP,0,catapult_fpga_latency
Throughput,1.450406258793088,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.450406258793088,catapult,CLB,997,catapult_fpga_latency
Throughput,1.450406258793088,catapult,LUT,6081,catapult_fpga_latency
Throughput,1.450406258793088,catapult,FF,1562,catapult_fpga_latency
Throughput,1.450406258793088,catapult,DSP,0,catapult_fpga_latency
Throughput,1.450406258793088,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.450406258793088,catapult,CLB,997,catapult_fpga_latency
Throughput,1.450406258793088,catapult,LUT,6081,catapult_fpga_latency
Throughput,1.450406258793088,catapult,FF,1562,catapult_fpga_latency
Throughput,1.450406258793088,catapult,DSP,0,catapult_fpga_latency
Throughput,1.450406258793088,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0042550285559917,catapult,CLB,784,catapult_fpga_latency
Throughput,1.0042550285559917,catapult,LUT,4792,catapult_fpga_latency
Throughput,1.0042550285559917,catapult,FF,1638,catapult_fpga_latency
Throughput,1.0042550285559917,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0042550285559917,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5523057172971875,catapult,CLB,1124,catapult_fpga_latency
Throughput,1.5523057172971875,catapult,LUT,6962,catapult_fpga_latency
Throughput,1.5523057172971875,catapult,FF,1677,catapult_fpga_latency
Throughput,1.5523057172971875,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5523057172971875,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5523057172971875,catapult,CLB,1124,catapult_fpga_latency
Throughput,1.5523057172971875,catapult,LUT,6962,catapult_fpga_latency
Throughput,1.5523057172971875,catapult,FF,1677,catapult_fpga_latency
Throughput,1.5523057172971875,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5523057172971875,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5523057172971875,catapult,CLB,1124,catapult_fpga_latency
Throughput,1.5523057172971875,catapult,LUT,6962,catapult_fpga_latency
Throughput,1.5523057172971875,catapult,FF,1677,catapult_fpga_latency
Throughput,1.5523057172971875,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5523057172971875,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5523057172971875,catapult,CLB,1124,catapult_fpga_latency
Throughput,1.5523057172971875,catapult,LUT,6962,catapult_fpga_latency
Throughput,1.5523057172971875,catapult,FF,1677,catapult_fpga_latency
Throughput,1.5523057172971875,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5523057172971875,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.579688990831485,catapult,CLB,1116,catapult_fpga_latency
Throughput,1.579688990831485,catapult,LUT,6957,catapult_fpga_latency
Throughput,1.579688990831485,catapult,FF,1678,catapult_fpga_latency
Throughput,1.579688990831485,catapult,DSP,0,catapult_fpga_latency
Throughput,1.579688990831485,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5523057172971875,catapult,CLB,1124,catapult_fpga_latency
Throughput,1.5523057172971875,catapult,LUT,6962,catapult_fpga_latency
Throughput,1.5523057172971875,catapult,FF,1677,catapult_fpga_latency
Throughput,1.5523057172971875,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5523057172971875,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5523057172971875,catapult,CLB,1124,catapult_fpga_latency
Throughput,1.5523057172971875,catapult,LUT,6962,catapult_fpga_latency
Throughput,1.5523057172971875,catapult,FF,1677,catapult_fpga_latency
Throughput,1.5523057172971875,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5523057172971875,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9732189606410788,catapult,CLB,776,catapult_fpga_latency
Throughput,0.9732189606410788,catapult,LUT,4510,catapult_fpga_latency
Throughput,0.9732189606410788,catapult,FF,1635,catapult_fpga_latency
Throughput,0.9732189606410788,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9732189606410788,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4272889075387973,catapult,CLB,947,catapult_fpga_latency
Throughput,1.4272889075387973,catapult,LUT,5884,catapult_fpga_latency
Throughput,1.4272889075387973,catapult,FF,1544,catapult_fpga_latency
Throughput,1.4272889075387973,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4272889075387973,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4272889075387973,catapult,CLB,947,catapult_fpga_latency
Throughput,1.4272889075387973,catapult,LUT,5884,catapult_fpga_latency
Throughput,1.4272889075387973,catapult,FF,1544,catapult_fpga_latency
Throughput,1.4272889075387973,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4272889075387973,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4272889075387973,catapult,CLB,947,catapult_fpga_latency
Throughput,1.4272889075387973,catapult,LUT,5884,catapult_fpga_latency
Throughput,1.4272889075387973,catapult,FF,1544,catapult_fpga_latency
Throughput,1.4272889075387973,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4272889075387973,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4272889075387973,catapult,CLB,947,catapult_fpga_latency
Throughput,1.4272889075387973,catapult,LUT,5884,catapult_fpga_latency
Throughput,1.4272889075387973,catapult,FF,1544,catapult_fpga_latency
Throughput,1.4272889075387973,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4272889075387973,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4272889075387973,catapult,CLB,947,catapult_fpga_latency
Throughput,1.4272889075387973,catapult,LUT,5884,catapult_fpga_latency
Throughput,1.4272889075387973,catapult,FF,1544,catapult_fpga_latency
Throughput,1.4272889075387973,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4272889075387973,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4272889075387973,catapult,CLB,947,catapult_fpga_latency
Throughput,1.4272889075387973,catapult,LUT,5884,catapult_fpga_latency
Throughput,1.4272889075387973,catapult,FF,1544,catapult_fpga_latency
Throughput,1.4272889075387973,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4272889075387973,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4272889075387973,catapult,CLB,947,catapult_fpga_latency
Throughput,1.4272889075387973,catapult,LUT,5884,catapult_fpga_latency
Throughput,1.4272889075387973,catapult,FF,1544,catapult_fpga_latency
Throughput,1.4272889075387973,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4272889075387973,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9702304200224511,catapult,CLB,995,catapult_fpga_latency
Throughput,0.9702304200224511,catapult,LUT,5865,catapult_fpga_latency
Throughput,0.9702304200224511,catapult,FF,1985,catapult_fpga_latency
Throughput,0.9702304200224511,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9702304200224511,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9988982152685587,catapult,CLB,1097,catapult_fpga_latency
Throughput,0.9988982152685587,catapult,LUT,6967,catapult_fpga_latency
Throughput,0.9988982152685587,catapult,FF,1521,catapult_fpga_latency
Throughput,0.9988982152685587,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9988982152685587,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9988982152685587,catapult,CLB,1097,catapult_fpga_latency
Throughput,0.9988982152685587,catapult,LUT,6967,catapult_fpga_latency
Throughput,0.9988982152685587,catapult,FF,1521,catapult_fpga_latency
Throughput,0.9988982152685587,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9988982152685587,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0299923471568606,catapult,CLB,1097,catapult_fpga_latency
Throughput,1.0299923471568606,catapult,LUT,6978,catapult_fpga_latency
Throughput,1.0299923471568606,catapult,FF,1528,catapult_fpga_latency
Throughput,1.0299923471568606,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0299923471568606,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9988982152685587,catapult,CLB,1097,catapult_fpga_latency
Throughput,0.9988982152685587,catapult,LUT,6967,catapult_fpga_latency
Throughput,0.9988982152685587,catapult,FF,1521,catapult_fpga_latency
Throughput,0.9988982152685587,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9988982152685587,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9988982152685587,catapult,CLB,1097,catapult_fpga_latency
Throughput,0.9988982152685587,catapult,LUT,6967,catapult_fpga_latency
Throughput,0.9988982152685587,catapult,FF,1521,catapult_fpga_latency
Throughput,0.9988982152685587,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9988982152685587,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9988982152685587,catapult,CLB,1097,catapult_fpga_latency
Throughput,0.9988982152685587,catapult,LUT,6967,catapult_fpga_latency
Throughput,0.9988982152685587,catapult,FF,1521,catapult_fpga_latency
Throughput,0.9988982152685587,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9988982152685587,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9988982152685587,catapult,CLB,1097,catapult_fpga_latency
Throughput,0.9988982152685587,catapult,LUT,6967,catapult_fpga_latency
Throughput,0.9988982152685587,catapult,FF,1521,catapult_fpga_latency
Throughput,0.9988982152685587,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9988982152685587,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9681807399805397,catapult,CLB,950,catapult_fpga_latency
Throughput,0.9681807399805397,catapult,LUT,5712,catapult_fpga_latency
Throughput,0.9681807399805397,catapult,FF,1980,catapult_fpga_latency
Throughput,0.9681807399805397,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9681807399805397,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.083981463916967,catapult,CLB,1094,catapult_fpga_latency
Throughput,1.083981463916967,catapult,LUT,6698,catapult_fpga_latency
Throughput,1.083981463916967,catapult,FF,1514,catapult_fpga_latency
Throughput,1.083981463916967,catapult,DSP,0,catapult_fpga_latency
Throughput,1.083981463916967,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.083981463916967,catapult,CLB,1094,catapult_fpga_latency
Throughput,1.083981463916967,catapult,LUT,6698,catapult_fpga_latency
Throughput,1.083981463916967,catapult,FF,1514,catapult_fpga_latency
Throughput,1.083981463916967,catapult,DSP,0,catapult_fpga_latency
Throughput,1.083981463916967,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.083981463916967,catapult,CLB,1094,catapult_fpga_latency
Throughput,1.083981463916967,catapult,LUT,6698,catapult_fpga_latency
Throughput,1.083981463916967,catapult,FF,1514,catapult_fpga_latency
Throughput,1.083981463916967,catapult,DSP,0,catapult_fpga_latency
Throughput,1.083981463916967,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.083981463916967,catapult,CLB,1094,catapult_fpga_latency
Throughput,1.083981463916967,catapult,LUT,6698,catapult_fpga_latency
Throughput,1.083981463916967,catapult,FF,1514,catapult_fpga_latency
Throughput,1.083981463916967,catapult,DSP,0,catapult_fpga_latency
Throughput,1.083981463916967,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.083981463916967,catapult,CLB,1094,catapult_fpga_latency
Throughput,1.083981463916967,catapult,LUT,6698,catapult_fpga_latency
Throughput,1.083981463916967,catapult,FF,1514,catapult_fpga_latency
Throughput,1.083981463916967,catapult,DSP,0,catapult_fpga_latency
Throughput,1.083981463916967,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.083981463916967,catapult,CLB,1094,catapult_fpga_latency
Throughput,1.083981463916967,catapult,LUT,6698,catapult_fpga_latency
Throughput,1.083981463916967,catapult,FF,1514,catapult_fpga_latency
Throughput,1.083981463916967,catapult,DSP,0,catapult_fpga_latency
Throughput,1.083981463916967,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0100102112032352,catapult,CLB,967,catapult_fpga_latency
Throughput,1.0100102112032352,catapult,LUT,5661,catapult_fpga_latency
Throughput,1.0100102112032352,catapult,FF,1973,catapult_fpga_latency
Throughput,1.0100102112032352,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0100102112032352,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9782266316331103,catapult,CLB,1192,catapult_fpga_latency
Throughput,0.9782266316331103,catapult,LUT,7442,catapult_fpga_latency
Throughput,0.9782266316331103,catapult,FF,1547,catapult_fpga_latency
Throughput,0.9782266316331103,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9782266316331103,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.00726134705089,catapult,CLB,1208,catapult_fpga_latency
Throughput,1.00726134705089,catapult,LUT,7443,catapult_fpga_latency
Throughput,1.00726134705089,catapult,FF,1539,catapult_fpga_latency
Throughput,1.00726134705089,catapult,DSP,0,catapult_fpga_latency
Throughput,1.00726134705089,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.00726134705089,catapult,CLB,1208,catapult_fpga_latency
Throughput,1.00726134705089,catapult,LUT,7443,catapult_fpga_latency
Throughput,1.00726134705089,catapult,FF,1539,catapult_fpga_latency
Throughput,1.00726134705089,catapult,DSP,0,catapult_fpga_latency
Throughput,1.00726134705089,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.00726134705089,catapult,CLB,1208,catapult_fpga_latency
Throughput,1.00726134705089,catapult,LUT,7443,catapult_fpga_latency
Throughput,1.00726134705089,catapult,FF,1539,catapult_fpga_latency
Throughput,1.00726134705089,catapult,DSP,0,catapult_fpga_latency
Throughput,1.00726134705089,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.00726134705089,catapult,CLB,1208,catapult_fpga_latency
Throughput,1.00726134705089,catapult,LUT,7443,catapult_fpga_latency
Throughput,1.00726134705089,catapult,FF,1539,catapult_fpga_latency
Throughput,1.00726134705089,catapult,DSP,0,catapult_fpga_latency
Throughput,1.00726134705089,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.00726134705089,catapult,CLB,1208,catapult_fpga_latency
Throughput,1.00726134705089,catapult,LUT,7443,catapult_fpga_latency
Throughput,1.00726134705089,catapult,FF,1539,catapult_fpga_latency
Throughput,1.00726134705089,catapult,DSP,0,catapult_fpga_latency
Throughput,1.00726134705089,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9782266316331103,catapult,CLB,1192,catapult_fpga_latency
Throughput,0.9782266316331103,catapult,LUT,7442,catapult_fpga_latency
Throughput,0.9782266316331103,catapult,FF,1547,catapult_fpga_latency
Throughput,0.9782266316331103,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9782266316331103,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9790416552853075,catapult,CLB,938,catapult_fpga_latency
Throughput,0.9790416552853075,catapult,LUT,5580,catapult_fpga_latency
Throughput,0.9790416552853075,catapult,FF,1971,catapult_fpga_latency
Throughput,0.9790416552853075,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9790416552853075,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0622330475572357,catapult,CLB,1316,catapult_fpga_latency
Throughput,1.0622330475572357,catapult,LUT,7274,catapult_fpga_latency
Throughput,1.0622330475572357,catapult,FF,1500,catapult_fpga_latency
Throughput,1.0622330475572357,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0622330475572357,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0622330475572357,catapult,CLB,1316,catapult_fpga_latency
Throughput,1.0622330475572357,catapult,LUT,7274,catapult_fpga_latency
Throughput,1.0622330475572357,catapult,FF,1500,catapult_fpga_latency
Throughput,1.0622330475572357,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0622330475572357,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0622330475572357,catapult,CLB,1316,catapult_fpga_latency
Throughput,1.0622330475572357,catapult,LUT,7274,catapult_fpga_latency
Throughput,1.0622330475572357,catapult,FF,1500,catapult_fpga_latency
Throughput,1.0622330475572357,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0622330475572357,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0622330475572357,catapult,CLB,1316,catapult_fpga_latency
Throughput,1.0622330475572357,catapult,LUT,7274,catapult_fpga_latency
Throughput,1.0622330475572357,catapult,FF,1500,catapult_fpga_latency
Throughput,1.0622330475572357,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0622330475572357,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0622330475572357,catapult,CLB,1316,catapult_fpga_latency
Throughput,1.0622330475572357,catapult,LUT,7274,catapult_fpga_latency
Throughput,1.0622330475572357,catapult,FF,1500,catapult_fpga_latency
Throughput,1.0622330475572357,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0622330475572357,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0622330475572357,catapult,CLB,1316,catapult_fpga_latency
Throughput,1.0622330475572357,catapult,LUT,7274,catapult_fpga_latency
Throughput,1.0622330475572357,catapult,FF,1500,catapult_fpga_latency
Throughput,1.0622330475572357,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0622330475572357,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0622330475572357,catapult,CLB,1316,catapult_fpga_latency
Throughput,1.0622330475572357,catapult,LUT,7274,catapult_fpga_latency
Throughput,1.0622330475572357,catapult,FF,1500,catapult_fpga_latency
Throughput,1.0622330475572357,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0622330475572357,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.467759007578644,catapult,CLB,550,catapult_fpga_latency
Throughput,8.467759007578644,catapult,LUT,3401,catapult_fpga_latency
Throughput,8.467759007578644,catapult,FF,1536,catapult_fpga_latency
Throughput,8.467759007578644,catapult,DSP,0,catapult_fpga_latency
Throughput,8.467759007578644,catapult,BRAM,0,catapult_fpga_latency
Throughput,17.328319672841324,catapult,CLB,353,catapult_fpga_latency
Throughput,17.328319672841324,catapult,LUT,2071,catapult_fpga_latency
Throughput,17.328319672841324,catapult,FF,1228,catapult_fpga_latency
Throughput,17.328319672841324,catapult,DSP,0,catapult_fpga_latency
Throughput,17.328319672841324,catapult,BRAM,0,catapult_fpga_latency
Throughput,17.328319672841324,catapult,CLB,353,catapult_fpga_latency
Throughput,17.328319672841324,catapult,LUT,2071,catapult_fpga_latency
Throughput,17.328319672841324,catapult,FF,1228,catapult_fpga_latency
Throughput,17.328319672841324,catapult,DSP,0,catapult_fpga_latency
Throughput,17.328319672841324,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.863975176228543,catapult,CLB,351,catapult_fpga_latency
Throughput,16.863975176228543,catapult,LUT,2070,catapult_fpga_latency
Throughput,16.863975176228543,catapult,FF,1228,catapult_fpga_latency
Throughput,16.863975176228543,catapult,DSP,0,catapult_fpga_latency
Throughput,16.863975176228543,catapult,BRAM,0,catapult_fpga_latency
Throughput,17.328319672841324,catapult,CLB,353,catapult_fpga_latency
Throughput,17.328319672841324,catapult,LUT,2071,catapult_fpga_latency
Throughput,17.328319672841324,catapult,FF,1228,catapult_fpga_latency
Throughput,17.328319672841324,catapult,DSP,0,catapult_fpga_latency
Throughput,17.328319672841324,catapult,BRAM,0,catapult_fpga_latency
Throughput,17.328319672841324,catapult,CLB,353,catapult_fpga_latency
Throughput,17.328319672841324,catapult,LUT,2071,catapult_fpga_latency
Throughput,17.328319672841324,catapult,FF,1228,catapult_fpga_latency
Throughput,17.328319672841324,catapult,DSP,0,catapult_fpga_latency
Throughput,17.328319672841324,catapult,BRAM,0,catapult_fpga_latency
Throughput,17.328319672841324,catapult,CLB,353,catapult_fpga_latency
Throughput,17.328319672841324,catapult,LUT,2071,catapult_fpga_latency
Throughput,17.328319672841324,catapult,FF,1228,catapult_fpga_latency
Throughput,17.328319672841324,catapult,DSP,0,catapult_fpga_latency
Throughput,17.328319672841324,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.863975176228543,catapult,CLB,351,catapult_fpga_latency
Throughput,16.863975176228543,catapult,LUT,2070,catapult_fpga_latency
Throughput,16.863975176228543,catapult,FF,1228,catapult_fpga_latency
Throughput,16.863975176228543,catapult,DSP,0,catapult_fpga_latency
Throughput,16.863975176228543,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.205227117329496,catapult,CLB,541,catapult_fpga_latency
Throughput,10.205227117329496,catapult,LUT,3459,catapult_fpga_latency
Throughput,10.205227117329496,catapult,FF,1520,catapult_fpga_latency
Throughput,10.205227117329496,catapult,DSP,0,catapult_fpga_latency
Throughput,10.205227117329496,catapult,BRAM,0,catapult_fpga_latency
Throughput,14.917802905988006,catapult,CLB,353,catapult_fpga_latency
Throughput,14.917802905988006,catapult,LUT,2172,catapult_fpga_latency
Throughput,14.917802905988006,catapult,FF,1227,catapult_fpga_latency
Throughput,14.917802905988006,catapult,DSP,0,catapult_fpga_latency
Throughput,14.917802905988006,catapult,BRAM,0,catapult_fpga_latency
Throughput,14.917802905988006,catapult,CLB,353,catapult_fpga_latency
Throughput,14.917802905988006,catapult,LUT,2172,catapult_fpga_latency
Throughput,14.917802905988006,catapult,FF,1227,catapult_fpga_latency
Throughput,14.917802905988006,catapult,DSP,0,catapult_fpga_latency
Throughput,14.917802905988006,catapult,BRAM,0,catapult_fpga_latency
Throughput,14.917802905988006,catapult,CLB,353,catapult_fpga_latency
Throughput,14.917802905988006,catapult,LUT,2172,catapult_fpga_latency
Throughput,14.917802905988006,catapult,FF,1227,catapult_fpga_latency
Throughput,14.917802905988006,catapult,DSP,0,catapult_fpga_latency
Throughput,14.917802905988006,catapult,BRAM,0,catapult_fpga_latency
Throughput,14.917802905988006,catapult,CLB,353,catapult_fpga_latency
Throughput,14.917802905988006,catapult,LUT,2172,catapult_fpga_latency
Throughput,14.917802905988006,catapult,FF,1227,catapult_fpga_latency
Throughput,14.917802905988006,catapult,DSP,0,catapult_fpga_latency
Throughput,14.917802905988006,catapult,BRAM,0,catapult_fpga_latency
Throughput,14.917802905988006,catapult,CLB,353,catapult_fpga_latency
Throughput,14.917802905988006,catapult,LUT,2172,catapult_fpga_latency
Throughput,14.917802905988006,catapult,FF,1227,catapult_fpga_latency
Throughput,14.917802905988006,catapult,DSP,0,catapult_fpga_latency
Throughput,14.917802905988006,catapult,BRAM,0,catapult_fpga_latency
Throughput,14.917802905988006,catapult,CLB,353,catapult_fpga_latency
Throughput,14.917802905988006,catapult,LUT,2172,catapult_fpga_latency
Throughput,14.917802905988006,catapult,FF,1227,catapult_fpga_latency
Throughput,14.917802905988006,catapult,DSP,0,catapult_fpga_latency
Throughput,14.917802905988006,catapult,BRAM,0,catapult_fpga_latency
Throughput,14.917802905988006,catapult,CLB,353,catapult_fpga_latency
Throughput,14.917802905988006,catapult,LUT,2172,catapult_fpga_latency
Throughput,14.917802905988006,catapult,FF,1227,catapult_fpga_latency
Throughput,14.917802905988006,catapult,DSP,0,catapult_fpga_latency
Throughput,14.917802905988006,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.536524890329964,catapult,CLB,560,catapult_fpga_latency
Throughput,9.536524890329964,catapult,LUT,3506,catapult_fpga_latency
Throughput,9.536524890329964,catapult,FF,1534,catapult_fpga_latency
Throughput,9.536524890329964,catapult,DSP,0,catapult_fpga_latency
Throughput,9.536524890329964,catapult,BRAM,0,catapult_fpga_latency
Throughput,14.81327862295762,catapult,CLB,508,catapult_fpga_latency
Throughput,14.81327862295762,catapult,LUT,3238,catapult_fpga_latency
Throughput,14.81327862295762,catapult,FF,1441,catapult_fpga_latency
Throughput,14.81327862295762,catapult,DSP,0,catapult_fpga_latency
Throughput,14.81327862295762,catapult,BRAM,0,catapult_fpga_latency
Throughput,14.81327862295762,catapult,CLB,508,catapult_fpga_latency
Throughput,14.81327862295762,catapult,LUT,3238,catapult_fpga_latency
Throughput,14.81327862295762,catapult,FF,1441,catapult_fpga_latency
Throughput,14.81327862295762,catapult,DSP,0,catapult_fpga_latency
Throughput,14.81327862295762,catapult,BRAM,0,catapult_fpga_latency
Throughput,14.81327862295762,catapult,CLB,508,catapult_fpga_latency
Throughput,14.81327862295762,catapult,LUT,3238,catapult_fpga_latency
Throughput,14.81327862295762,catapult,FF,1441,catapult_fpga_latency
Throughput,14.81327862295762,catapult,DSP,0,catapult_fpga_latency
Throughput,14.81327862295762,catapult,BRAM,0,catapult_fpga_latency
Throughput,14.81327862295762,catapult,CLB,508,catapult_fpga_latency
Throughput,14.81327862295762,catapult,LUT,3238,catapult_fpga_latency
Throughput,14.81327862295762,catapult,FF,1441,catapult_fpga_latency
Throughput,14.81327862295762,catapult,DSP,0,catapult_fpga_latency
Throughput,14.81327862295762,catapult,BRAM,0,catapult_fpga_latency
Throughput,14.81327862295762,catapult,CLB,508,catapult_fpga_latency
Throughput,14.81327862295762,catapult,LUT,3238,catapult_fpga_latency
Throughput,14.81327862295762,catapult,FF,1441,catapult_fpga_latency
Throughput,14.81327862295762,catapult,DSP,0,catapult_fpga_latency
Throughput,14.81327862295762,catapult,BRAM,0,catapult_fpga_latency
Throughput,14.81327862295762,catapult,CLB,508,catapult_fpga_latency
Throughput,14.81327862295762,catapult,LUT,3238,catapult_fpga_latency
Throughput,14.81327862295762,catapult,FF,1441,catapult_fpga_latency
Throughput,14.81327862295762,catapult,DSP,0,catapult_fpga_latency
Throughput,14.81327862295762,catapult,BRAM,0,catapult_fpga_latency
Throughput,14.81327862295762,catapult,CLB,508,catapult_fpga_latency
Throughput,14.81327862295762,catapult,LUT,3238,catapult_fpga_latency
Throughput,14.81327862295762,catapult,FF,1441,catapult_fpga_latency
Throughput,14.81327862295762,catapult,DSP,0,catapult_fpga_latency
Throughput,14.81327862295762,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.485147788158073,catapult,CLB,505,catapult_fpga_latency
Throughput,10.485147788158073,catapult,LUT,3194,catapult_fpga_latency
Throughput,10.485147788158073,catapult,FF,1517,catapult_fpga_latency
Throughput,10.485147788158073,catapult,DSP,0,catapult_fpga_latency
Throughput,10.485147788158073,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.380119657330935,catapult,CLB,302,catapult_fpga_latency
Throughput,15.380119657330935,catapult,LUT,1925,catapult_fpga_latency
Throughput,15.380119657330935,catapult,FF,1215,catapult_fpga_latency
Throughput,15.380119657330935,catapult,DSP,0,catapult_fpga_latency
Throughput,15.380119657330935,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.380119657330935,catapult,CLB,302,catapult_fpga_latency
Throughput,15.380119657330935,catapult,LUT,1925,catapult_fpga_latency
Throughput,15.380119657330935,catapult,FF,1215,catapult_fpga_latency
Throughput,15.380119657330935,catapult,DSP,0,catapult_fpga_latency
Throughput,15.380119657330935,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.380119657330935,catapult,CLB,302,catapult_fpga_latency
Throughput,15.380119657330935,catapult,LUT,1925,catapult_fpga_latency
Throughput,15.380119657330935,catapult,FF,1215,catapult_fpga_latency
Throughput,15.380119657330935,catapult,DSP,0,catapult_fpga_latency
Throughput,15.380119657330935,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.380119657330935,catapult,CLB,302,catapult_fpga_latency
Throughput,15.380119657330935,catapult,LUT,1925,catapult_fpga_latency
Throughput,15.380119657330935,catapult,FF,1215,catapult_fpga_latency
Throughput,15.380119657330935,catapult,DSP,0,catapult_fpga_latency
Throughput,15.380119657330935,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.380119657330935,catapult,CLB,302,catapult_fpga_latency
Throughput,15.380119657330935,catapult,LUT,1925,catapult_fpga_latency
Throughput,15.380119657330935,catapult,FF,1215,catapult_fpga_latency
Throughput,15.380119657330935,catapult,DSP,0,catapult_fpga_latency
Throughput,15.380119657330935,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.380119657330935,catapult,CLB,302,catapult_fpga_latency
Throughput,15.380119657330935,catapult,LUT,1925,catapult_fpga_latency
Throughput,15.380119657330935,catapult,FF,1215,catapult_fpga_latency
Throughput,15.380119657330935,catapult,DSP,0,catapult_fpga_latency
Throughput,15.380119657330935,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.380119657330935,catapult,CLB,302,catapult_fpga_latency
Throughput,15.380119657330935,catapult,LUT,1925,catapult_fpga_latency
Throughput,15.380119657330935,catapult,FF,1215,catapult_fpga_latency
Throughput,15.380119657330935,catapult,DSP,0,catapult_fpga_latency
Throughput,15.380119657330935,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.19782208531922,catapult,CLB,571,catapult_fpga_latency
Throughput,6.19782208531922,catapult,LUT,3339,catapult_fpga_latency
Throughput,6.19782208531922,catapult,FF,1794,catapult_fpga_latency
Throughput,6.19782208531922,catapult,DSP,0,catapult_fpga_latency
Throughput,6.19782208531922,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.917686448944016,catapult,CLB,529,catapult_fpga_latency
Throughput,6.917686448944016,catapult,LUT,3108,catapult_fpga_latency
Throughput,6.917686448944016,catapult,FF,1245,catapult_fpga_latency
Throughput,6.917686448944016,catapult,DSP,0,catapult_fpga_latency
Throughput,6.917686448944016,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.917686448944016,catapult,CLB,529,catapult_fpga_latency
Throughput,6.917686448944016,catapult,LUT,3108,catapult_fpga_latency
Throughput,6.917686448944016,catapult,FF,1245,catapult_fpga_latency
Throughput,6.917686448944016,catapult,DSP,0,catapult_fpga_latency
Throughput,6.917686448944016,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.917686448944016,catapult,CLB,529,catapult_fpga_latency
Throughput,6.917686448944016,catapult,LUT,3108,catapult_fpga_latency
Throughput,6.917686448944016,catapult,FF,1245,catapult_fpga_latency
Throughput,6.917686448944016,catapult,DSP,0,catapult_fpga_latency
Throughput,6.917686448944016,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.917686448944016,catapult,CLB,529,catapult_fpga_latency
Throughput,6.917686448944016,catapult,LUT,3108,catapult_fpga_latency
Throughput,6.917686448944016,catapult,FF,1245,catapult_fpga_latency
Throughput,6.917686448944016,catapult,DSP,0,catapult_fpga_latency
Throughput,6.917686448944016,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.917686448944016,catapult,CLB,529,catapult_fpga_latency
Throughput,6.917686448944016,catapult,LUT,3108,catapult_fpga_latency
Throughput,6.917686448944016,catapult,FF,1245,catapult_fpga_latency
Throughput,6.917686448944016,catapult,DSP,0,catapult_fpga_latency
Throughput,6.917686448944016,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.917686448944016,catapult,CLB,529,catapult_fpga_latency
Throughput,6.917686448944016,catapult,LUT,3108,catapult_fpga_latency
Throughput,6.917686448944016,catapult,FF,1245,catapult_fpga_latency
Throughput,6.917686448944016,catapult,DSP,0,catapult_fpga_latency
Throughput,6.917686448944016,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.917686448944016,catapult,CLB,529,catapult_fpga_latency
Throughput,6.917686448944016,catapult,LUT,3108,catapult_fpga_latency
Throughput,6.917686448944016,catapult,FF,1245,catapult_fpga_latency
Throughput,6.917686448944016,catapult,DSP,0,catapult_fpga_latency
Throughput,6.917686448944016,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.733287467033597,catapult,CLB,510,catapult_fpga_latency
Throughput,5.733287467033597,catapult,LUT,3050,catapult_fpga_latency
Throughput,5.733287467033597,catapult,FF,1780,catapult_fpga_latency
Throughput,5.733287467033597,catapult,DSP,0,catapult_fpga_latency
Throughput,5.733287467033597,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.846876454961247,catapult,CLB,523,catapult_fpga_latency
Throughput,6.846876454961247,catapult,LUT,2979,catapult_fpga_latency
Throughput,6.846876454961247,catapult,FF,1234,catapult_fpga_latency
Throughput,6.846876454961247,catapult,DSP,0,catapult_fpga_latency
Throughput,6.846876454961247,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.846876454961247,catapult,CLB,523,catapult_fpga_latency
Throughput,6.846876454961247,catapult,LUT,2979,catapult_fpga_latency
Throughput,6.846876454961247,catapult,FF,1234,catapult_fpga_latency
Throughput,6.846876454961247,catapult,DSP,0,catapult_fpga_latency
Throughput,6.846876454961247,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.846876454961247,catapult,CLB,523,catapult_fpga_latency
Throughput,6.846876454961247,catapult,LUT,2979,catapult_fpga_latency
Throughput,6.846876454961247,catapult,FF,1234,catapult_fpga_latency
Throughput,6.846876454961247,catapult,DSP,0,catapult_fpga_latency
Throughput,6.846876454961247,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.846876454961247,catapult,CLB,523,catapult_fpga_latency
Throughput,6.846876454961247,catapult,LUT,2979,catapult_fpga_latency
Throughput,6.846876454961247,catapult,FF,1234,catapult_fpga_latency
Throughput,6.846876454961247,catapult,DSP,0,catapult_fpga_latency
Throughput,6.846876454961247,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.846876454961247,catapult,CLB,523,catapult_fpga_latency
Throughput,6.846876454961247,catapult,LUT,2979,catapult_fpga_latency
Throughput,6.846876454961247,catapult,FF,1234,catapult_fpga_latency
Throughput,6.846876454961247,catapult,DSP,0,catapult_fpga_latency
Throughput,6.846876454961247,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.6895896605702205,catapult,CLB,522,catapult_fpga_latency
Throughput,6.6895896605702205,catapult,LUT,2980,catapult_fpga_latency
Throughput,6.6895896605702205,catapult,FF,1234,catapult_fpga_latency
Throughput,6.6895896605702205,catapult,DSP,0,catapult_fpga_latency
Throughput,6.6895896605702205,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.846876454961247,catapult,CLB,523,catapult_fpga_latency
Throughput,6.846876454961247,catapult,LUT,2979,catapult_fpga_latency
Throughput,6.846876454961247,catapult,FF,1234,catapult_fpga_latency
Throughput,6.846876454961247,catapult,DSP,0,catapult_fpga_latency
Throughput,6.846876454961247,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.943398091848336,catapult,CLB,610,catapult_fpga_latency
Throughput,4.943398091848336,catapult,LUT,3564,catapult_fpga_latency
Throughput,4.943398091848336,catapult,FF,1795,catapult_fpga_latency
Throughput,4.943398091848336,catapult,DSP,0,catapult_fpga_latency
Throughput,4.943398091848336,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.803600465366272,catapult,CLB,577,catapult_fpga_latency
Throughput,6.803600465366272,catapult,LUT,3538,catapult_fpga_latency
Throughput,6.803600465366272,catapult,FF,1454,catapult_fpga_latency
Throughput,6.803600465366272,catapult,DSP,0,catapult_fpga_latency
Throughput,6.803600465366272,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.803600465366272,catapult,CLB,577,catapult_fpga_latency
Throughput,6.803600465366272,catapult,LUT,3538,catapult_fpga_latency
Throughput,6.803600465366272,catapult,FF,1454,catapult_fpga_latency
Throughput,6.803600465366272,catapult,DSP,0,catapult_fpga_latency
Throughput,6.803600465366272,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.803600465366272,catapult,CLB,577,catapult_fpga_latency
Throughput,6.803600465366272,catapult,LUT,3538,catapult_fpga_latency
Throughput,6.803600465366272,catapult,FF,1454,catapult_fpga_latency
Throughput,6.803600465366272,catapult,DSP,0,catapult_fpga_latency
Throughput,6.803600465366272,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.803600465366272,catapult,CLB,577,catapult_fpga_latency
Throughput,6.803600465366272,catapult,LUT,3538,catapult_fpga_latency
Throughput,6.803600465366272,catapult,FF,1454,catapult_fpga_latency
Throughput,6.803600465366272,catapult,DSP,0,catapult_fpga_latency
Throughput,6.803600465366272,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.803600465366272,catapult,CLB,577,catapult_fpga_latency
Throughput,6.803600465366272,catapult,LUT,3538,catapult_fpga_latency
Throughput,6.803600465366272,catapult,FF,1454,catapult_fpga_latency
Throughput,6.803600465366272,catapult,DSP,0,catapult_fpga_latency
Throughput,6.803600465366272,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.803600465366272,catapult,CLB,577,catapult_fpga_latency
Throughput,6.803600465366272,catapult,LUT,3538,catapult_fpga_latency
Throughput,6.803600465366272,catapult,FF,1454,catapult_fpga_latency
Throughput,6.803600465366272,catapult,DSP,0,catapult_fpga_latency
Throughput,6.803600465366272,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.11101265590721,catapult,CLB,497,catapult_fpga_latency
Throughput,6.11101265590721,catapult,LUT,2840,catapult_fpga_latency
Throughput,6.11101265590721,catapult,FF,1777,catapult_fpga_latency
Throughput,6.11101265590721,catapult,DSP,0,catapult_fpga_latency
Throughput,6.11101265590721,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.8594633155901885,catapult,CLB,437,catapult_fpga_latency
Throughput,6.8594633155901885,catapult,LUT,2759,catapult_fpga_latency
Throughput,6.8594633155901885,catapult,FF,1226,catapult_fpga_latency
Throughput,6.8594633155901885,catapult,DSP,0,catapult_fpga_latency
Throughput,6.8594633155901885,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.8594633155901885,catapult,CLB,437,catapult_fpga_latency
Throughput,6.8594633155901885,catapult,LUT,2759,catapult_fpga_latency
Throughput,6.8594633155901885,catapult,FF,1226,catapult_fpga_latency
Throughput,6.8594633155901885,catapult,DSP,0,catapult_fpga_latency
Throughput,6.8594633155901885,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.8594633155901885,catapult,CLB,437,catapult_fpga_latency
Throughput,6.8594633155901885,catapult,LUT,2759,catapult_fpga_latency
Throughput,6.8594633155901885,catapult,FF,1226,catapult_fpga_latency
Throughput,6.8594633155901885,catapult,DSP,0,catapult_fpga_latency
Throughput,6.8594633155901885,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.8594633155901885,catapult,CLB,437,catapult_fpga_latency
Throughput,6.8594633155901885,catapult,LUT,2759,catapult_fpga_latency
Throughput,6.8594633155901885,catapult,FF,1226,catapult_fpga_latency
Throughput,6.8594633155901885,catapult,DSP,0,catapult_fpga_latency
Throughput,6.8594633155901885,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.8594633155901885,catapult,CLB,437,catapult_fpga_latency
Throughput,6.8594633155901885,catapult,LUT,2759,catapult_fpga_latency
Throughput,6.8594633155901885,catapult,FF,1226,catapult_fpga_latency
Throughput,6.8594633155901885,catapult,DSP,0,catapult_fpga_latency
Throughput,6.8594633155901885,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.8594633155901885,catapult,CLB,437,catapult_fpga_latency
Throughput,6.8594633155901885,catapult,LUT,2759,catapult_fpga_latency
Throughput,6.8594633155901885,catapult,FF,1226,catapult_fpga_latency
Throughput,6.8594633155901885,catapult,DSP,0,catapult_fpga_latency
Throughput,6.8594633155901885,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.8594633155901885,catapult,CLB,437,catapult_fpga_latency
Throughput,6.8594633155901885,catapult,LUT,2759,catapult_fpga_latency
Throughput,6.8594633155901885,catapult,FF,1226,catapult_fpga_latency
Throughput,6.8594633155901885,catapult,DSP,0,catapult_fpga_latency
Throughput,6.8594633155901885,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.685926550652546,catapult,CLB,632,catapult_fpga_latency
Throughput,2.685926550652546,catapult,LUT,3996,catapult_fpga_latency
Throughput,2.685926550652546,catapult,FF,1633,catapult_fpga_latency
Throughput,2.685926550652546,catapult,DSP,0,catapult_fpga_latency
Throughput,2.685926550652546,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.5559747052284365,catapult,CLB,797,catapult_fpga_latency
Throughput,4.5559747052284365,catapult,LUT,5020,catapult_fpga_latency
Throughput,4.5559747052284365,catapult,FF,1356,catapult_fpga_latency
Throughput,4.5559747052284365,catapult,DSP,0,catapult_fpga_latency
Throughput,4.5559747052284365,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.5559747052284365,catapult,CLB,797,catapult_fpga_latency
Throughput,4.5559747052284365,catapult,LUT,5020,catapult_fpga_latency
Throughput,4.5559747052284365,catapult,FF,1356,catapult_fpga_latency
Throughput,4.5559747052284365,catapult,DSP,0,catapult_fpga_latency
Throughput,4.5559747052284365,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.5559747052284365,catapult,CLB,797,catapult_fpga_latency
Throughput,4.5559747052284365,catapult,LUT,5020,catapult_fpga_latency
Throughput,4.5559747052284365,catapult,FF,1356,catapult_fpga_latency
Throughput,4.5559747052284365,catapult,DSP,0,catapult_fpga_latency
Throughput,4.5559747052284365,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.5559747052284365,catapult,CLB,797,catapult_fpga_latency
Throughput,4.5559747052284365,catapult,LUT,5020,catapult_fpga_latency
Throughput,4.5559747052284365,catapult,FF,1356,catapult_fpga_latency
Throughput,4.5559747052284365,catapult,DSP,0,catapult_fpga_latency
Throughput,4.5559747052284365,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.5623768158259725,catapult,CLB,790,catapult_fpga_latency
Throughput,4.5623768158259725,catapult,LUT,5019,catapult_fpga_latency
Throughput,4.5623768158259725,catapult,FF,1360,catapult_fpga_latency
Throughput,4.5623768158259725,catapult,DSP,0,catapult_fpga_latency
Throughput,4.5623768158259725,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.5559747052284365,catapult,CLB,797,catapult_fpga_latency
Throughput,4.5559747052284365,catapult,LUT,5020,catapult_fpga_latency
Throughput,4.5559747052284365,catapult,FF,1356,catapult_fpga_latency
Throughput,4.5559747052284365,catapult,DSP,0,catapult_fpga_latency
Throughput,4.5559747052284365,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.5559747052284365,catapult,CLB,797,catapult_fpga_latency
Throughput,4.5559747052284365,catapult,LUT,5020,catapult_fpga_latency
Throughput,4.5559747052284365,catapult,FF,1356,catapult_fpga_latency
Throughput,4.5559747052284365,catapult,DSP,0,catapult_fpga_latency
Throughput,4.5559747052284365,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.864114931203959,catapult,CLB,637,catapult_fpga_latency
Throughput,2.864114931203959,catapult,LUT,3822,catapult_fpga_latency
Throughput,2.864114931203959,catapult,FF,1621,catapult_fpga_latency
Throughput,2.864114931203959,catapult,DSP,0,catapult_fpga_latency
Throughput,2.864114931203959,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.4874844059916885,catapult,CLB,719,catapult_fpga_latency
Throughput,4.4874844059916885,catapult,LUT,4823,catapult_fpga_latency
Throughput,4.4874844059916885,catapult,FF,1342,catapult_fpga_latency
Throughput,4.4874844059916885,catapult,DSP,0,catapult_fpga_latency
Throughput,4.4874844059916885,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.4874844059916885,catapult,CLB,719,catapult_fpga_latency
Throughput,4.4874844059916885,catapult,LUT,4823,catapult_fpga_latency
Throughput,4.4874844059916885,catapult,FF,1342,catapult_fpga_latency
Throughput,4.4874844059916885,catapult,DSP,0,catapult_fpga_latency
Throughput,4.4874844059916885,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.4874844059916885,catapult,CLB,719,catapult_fpga_latency
Throughput,4.4874844059916885,catapult,LUT,4823,catapult_fpga_latency
Throughput,4.4874844059916885,catapult,FF,1342,catapult_fpga_latency
Throughput,4.4874844059916885,catapult,DSP,0,catapult_fpga_latency
Throughput,4.4874844059916885,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.4874844059916885,catapult,CLB,719,catapult_fpga_latency
Throughput,4.4874844059916885,catapult,LUT,4823,catapult_fpga_latency
Throughput,4.4874844059916885,catapult,FF,1342,catapult_fpga_latency
Throughput,4.4874844059916885,catapult,DSP,0,catapult_fpga_latency
Throughput,4.4874844059916885,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.4874844059916885,catapult,CLB,719,catapult_fpga_latency
Throughput,4.4874844059916885,catapult,LUT,4823,catapult_fpga_latency
Throughput,4.4874844059916885,catapult,FF,1342,catapult_fpga_latency
Throughput,4.4874844059916885,catapult,DSP,0,catapult_fpga_latency
Throughput,4.4874844059916885,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.4874844059916885,catapult,CLB,719,catapult_fpga_latency
Throughput,4.4874844059916885,catapult,LUT,4823,catapult_fpga_latency
Throughput,4.4874844059916885,catapult,FF,1342,catapult_fpga_latency
Throughput,4.4874844059916885,catapult,DSP,0,catapult_fpga_latency
Throughput,4.4874844059916885,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.4874844059916885,catapult,CLB,719,catapult_fpga_latency
Throughput,4.4874844059916885,catapult,LUT,4823,catapult_fpga_latency
Throughput,4.4874844059916885,catapult,FF,1342,catapult_fpga_latency
Throughput,4.4874844059916885,catapult,DSP,0,catapult_fpga_latency
Throughput,4.4874844059916885,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7652496605656043,catapult,CLB,637,catapult_fpga_latency
Throughput,2.7652496605656043,catapult,LUT,3859,catapult_fpga_latency
Throughput,2.7652496605656043,catapult,FF,1630,catapult_fpga_latency
Throughput,2.7652496605656043,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7652496605656043,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.4742128741001235,catapult,CLB,943,catapult_fpga_latency
Throughput,4.4742128741001235,catapult,LUT,6274,catapult_fpga_latency
Throughput,4.4742128741001235,catapult,FF,1505,catapult_fpga_latency
Throughput,4.4742128741001235,catapult,DSP,0,catapult_fpga_latency
Throughput,4.4742128741001235,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.4742128741001235,catapult,CLB,943,catapult_fpga_latency
Throughput,4.4742128741001235,catapult,LUT,6274,catapult_fpga_latency
Throughput,4.4742128741001235,catapult,FF,1505,catapult_fpga_latency
Throughput,4.4742128741001235,catapult,DSP,0,catapult_fpga_latency
Throughput,4.4742128741001235,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.4742128741001235,catapult,CLB,943,catapult_fpga_latency
Throughput,4.4742128741001235,catapult,LUT,6274,catapult_fpga_latency
Throughput,4.4742128741001235,catapult,FF,1505,catapult_fpga_latency
Throughput,4.4742128741001235,catapult,DSP,0,catapult_fpga_latency
Throughput,4.4742128741001235,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.4742128741001235,catapult,CLB,943,catapult_fpga_latency
Throughput,4.4742128741001235,catapult,LUT,6274,catapult_fpga_latency
Throughput,4.4742128741001235,catapult,FF,1505,catapult_fpga_latency
Throughput,4.4742128741001235,catapult,DSP,0,catapult_fpga_latency
Throughput,4.4742128741001235,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.4742128741001235,catapult,CLB,943,catapult_fpga_latency
Throughput,4.4742128741001235,catapult,LUT,6274,catapult_fpga_latency
Throughput,4.4742128741001235,catapult,FF,1505,catapult_fpga_latency
Throughput,4.4742128741001235,catapult,DSP,0,catapult_fpga_latency
Throughput,4.4742128741001235,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.4742128741001235,catapult,CLB,943,catapult_fpga_latency
Throughput,4.4742128741001235,catapult,LUT,6274,catapult_fpga_latency
Throughput,4.4742128741001235,catapult,FF,1505,catapult_fpga_latency
Throughput,4.4742128741001235,catapult,DSP,0,catapult_fpga_latency
Throughput,4.4742128741001235,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.4742128741001235,catapult,CLB,943,catapult_fpga_latency
Throughput,4.4742128741001235,catapult,LUT,6274,catapult_fpga_latency
Throughput,4.4742128741001235,catapult,FF,1505,catapult_fpga_latency
Throughput,4.4742128741001235,catapult,DSP,0,catapult_fpga_latency
Throughput,4.4742128741001235,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.841135090291273,catapult,CLB,595,catapult_fpga_latency
Throughput,2.841135090291273,catapult,LUT,3610,catapult_fpga_latency
Throughput,2.841135090291273,catapult,FF,1615,catapult_fpga_latency
Throughput,2.841135090291273,catapult,DSP,0,catapult_fpga_latency
Throughput,2.841135090291273,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.699954880433148,catapult,CLB,729,catapult_fpga_latency
Throughput,4.699954880433148,catapult,LUT,4642,catapult_fpga_latency
Throughput,4.699954880433148,catapult,FF,1340,catapult_fpga_latency
Throughput,4.699954880433148,catapult,DSP,0,catapult_fpga_latency
Throughput,4.699954880433148,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.699954880433148,catapult,CLB,729,catapult_fpga_latency
Throughput,4.699954880433148,catapult,LUT,4642,catapult_fpga_latency
Throughput,4.699954880433148,catapult,FF,1340,catapult_fpga_latency
Throughput,4.699954880433148,catapult,DSP,0,catapult_fpga_latency
Throughput,4.699954880433148,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.699954880433148,catapult,CLB,729,catapult_fpga_latency
Throughput,4.699954880433148,catapult,LUT,4642,catapult_fpga_latency
Throughput,4.699954880433148,catapult,FF,1340,catapult_fpga_latency
Throughput,4.699954880433148,catapult,DSP,0,catapult_fpga_latency
Throughput,4.699954880433148,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.699954880433148,catapult,CLB,729,catapult_fpga_latency
Throughput,4.699954880433148,catapult,LUT,4642,catapult_fpga_latency
Throughput,4.699954880433148,catapult,FF,1340,catapult_fpga_latency
Throughput,4.699954880433148,catapult,DSP,0,catapult_fpga_latency
Throughput,4.699954880433148,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.699954880433148,catapult,CLB,729,catapult_fpga_latency
Throughput,4.699954880433148,catapult,LUT,4642,catapult_fpga_latency
Throughput,4.699954880433148,catapult,FF,1340,catapult_fpga_latency
Throughput,4.699954880433148,catapult,DSP,0,catapult_fpga_latency
Throughput,4.699954880433148,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.699954880433148,catapult,CLB,729,catapult_fpga_latency
Throughput,4.699954880433148,catapult,LUT,4642,catapult_fpga_latency
Throughput,4.699954880433148,catapult,FF,1340,catapult_fpga_latency
Throughput,4.699954880433148,catapult,DSP,0,catapult_fpga_latency
Throughput,4.699954880433148,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.699954880433148,catapult,CLB,729,catapult_fpga_latency
Throughput,4.699954880433148,catapult,LUT,4642,catapult_fpga_latency
Throughput,4.699954880433148,catapult,FF,1340,catapult_fpga_latency
Throughput,4.699954880433148,catapult,DSP,0,catapult_fpga_latency
Throughput,4.699954880433148,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.647512794105577,catapult,CLB,722,catapult_fpga_latency
Throughput,2.647512794105577,catapult,LUT,4347,catapult_fpga_latency
Throughput,2.647512794105577,catapult,FF,1958,catapult_fpga_latency
Throughput,2.647512794105577,catapult,DSP,0,catapult_fpga_latency
Throughput,2.647512794105577,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7573580098492827,catapult,CLB,873,catapult_fpga_latency
Throughput,2.7573580098492827,catapult,LUT,5794,catapult_fpga_latency
Throughput,2.7573580098492827,catapult,FF,1480,catapult_fpga_latency
Throughput,2.7573580098492827,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7573580098492827,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7573580098492827,catapult,CLB,873,catapult_fpga_latency
Throughput,2.7573580098492827,catapult,LUT,5794,catapult_fpga_latency
Throughput,2.7573580098492827,catapult,FF,1480,catapult_fpga_latency
Throughput,2.7573580098492827,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7573580098492827,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7573580098492827,catapult,CLB,873,catapult_fpga_latency
Throughput,2.7573580098492827,catapult,LUT,5794,catapult_fpga_latency
Throughput,2.7573580098492827,catapult,FF,1480,catapult_fpga_latency
Throughput,2.7573580098492827,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7573580098492827,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7573580098492827,catapult,CLB,873,catapult_fpga_latency
Throughput,2.7573580098492827,catapult,LUT,5794,catapult_fpga_latency
Throughput,2.7573580098492827,catapult,FF,1480,catapult_fpga_latency
Throughput,2.7573580098492827,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7573580098492827,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7573580098492827,catapult,CLB,873,catapult_fpga_latency
Throughput,2.7573580098492827,catapult,LUT,5794,catapult_fpga_latency
Throughput,2.7573580098492827,catapult,FF,1480,catapult_fpga_latency
Throughput,2.7573580098492827,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7573580098492827,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7573580098492827,catapult,CLB,873,catapult_fpga_latency
Throughput,2.7573580098492827,catapult,LUT,5794,catapult_fpga_latency
Throughput,2.7573580098492827,catapult,FF,1480,catapult_fpga_latency
Throughput,2.7573580098492827,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7573580098492827,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5497325330572824,catapult,CLB,677,catapult_fpga_latency
Throughput,2.5497325330572824,catapult,LUT,3987,catapult_fpga_latency
Throughput,2.5497325330572824,catapult,FF,1943,catapult_fpga_latency
Throughput,2.5497325330572824,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5497325330572824,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.616335351400001,catapult,CLB,871,catapult_fpga_latency
Throughput,2.616335351400001,catapult,LUT,5727,catapult_fpga_latency
Throughput,2.616335351400001,catapult,FF,1464,catapult_fpga_latency
Throughput,2.616335351400001,catapult,DSP,0,catapult_fpga_latency
Throughput,2.616335351400001,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.616335351400001,catapult,CLB,871,catapult_fpga_latency
Throughput,2.616335351400001,catapult,LUT,5727,catapult_fpga_latency
Throughput,2.616335351400001,catapult,FF,1464,catapult_fpga_latency
Throughput,2.616335351400001,catapult,DSP,0,catapult_fpga_latency
Throughput,2.616335351400001,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.616335351400001,catapult,CLB,871,catapult_fpga_latency
Throughput,2.616335351400001,catapult,LUT,5727,catapult_fpga_latency
Throughput,2.616335351400001,catapult,FF,1464,catapult_fpga_latency
Throughput,2.616335351400001,catapult,DSP,0,catapult_fpga_latency
Throughput,2.616335351400001,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.616335351400001,catapult,CLB,871,catapult_fpga_latency
Throughput,2.616335351400001,catapult,LUT,5727,catapult_fpga_latency
Throughput,2.616335351400001,catapult,FF,1464,catapult_fpga_latency
Throughput,2.616335351400001,catapult,DSP,0,catapult_fpga_latency
Throughput,2.616335351400001,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.616335351400001,catapult,CLB,871,catapult_fpga_latency
Throughput,2.616335351400001,catapult,LUT,5727,catapult_fpga_latency
Throughput,2.616335351400001,catapult,FF,1464,catapult_fpga_latency
Throughput,2.616335351400001,catapult,DSP,0,catapult_fpga_latency
Throughput,2.616335351400001,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.616335351400001,catapult,CLB,871,catapult_fpga_latency
Throughput,2.616335351400001,catapult,LUT,5727,catapult_fpga_latency
Throughput,2.616335351400001,catapult,FF,1464,catapult_fpga_latency
Throughput,2.616335351400001,catapult,DSP,0,catapult_fpga_latency
Throughput,2.616335351400001,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.616335351400001,catapult,CLB,871,catapult_fpga_latency
Throughput,2.616335351400001,catapult,LUT,5727,catapult_fpga_latency
Throughput,2.616335351400001,catapult,FF,1464,catapult_fpga_latency
Throughput,2.616335351400001,catapult,DSP,0,catapult_fpga_latency
Throughput,2.616335351400001,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.574433302869206,catapult,CLB,730,catapult_fpga_latency
Throughput,2.574433302869206,catapult,LUT,4359,catapult_fpga_latency
Throughput,2.574433302869206,catapult,FF,1956,catapult_fpga_latency
Throughput,2.574433302869206,catapult,DSP,0,catapult_fpga_latency
Throughput,2.574433302869206,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5631298891702636,catapult,CLB,1045,catapult_fpga_latency
Throughput,2.5631298891702636,catapult,LUT,6653,catapult_fpga_latency
Throughput,2.5631298891702636,catapult,FF,1510,catapult_fpga_latency
Throughput,2.5631298891702636,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5631298891702636,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5631298891702636,catapult,CLB,1045,catapult_fpga_latency
Throughput,2.5631298891702636,catapult,LUT,6653,catapult_fpga_latency
Throughput,2.5631298891702636,catapult,FF,1510,catapult_fpga_latency
Throughput,2.5631298891702636,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5631298891702636,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5631298891702636,catapult,CLB,1045,catapult_fpga_latency
Throughput,2.5631298891702636,catapult,LUT,6653,catapult_fpga_latency
Throughput,2.5631298891702636,catapult,FF,1510,catapult_fpga_latency
Throughput,2.5631298891702636,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5631298891702636,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5631298891702636,catapult,CLB,1045,catapult_fpga_latency
Throughput,2.5631298891702636,catapult,LUT,6653,catapult_fpga_latency
Throughput,2.5631298891702636,catapult,FF,1510,catapult_fpga_latency
Throughput,2.5631298891702636,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5631298891702636,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5631298891702636,catapult,CLB,1045,catapult_fpga_latency
Throughput,2.5631298891702636,catapult,LUT,6653,catapult_fpga_latency
Throughput,2.5631298891702636,catapult,FF,1510,catapult_fpga_latency
Throughput,2.5631298891702636,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5631298891702636,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5631298891702636,catapult,CLB,1045,catapult_fpga_latency
Throughput,2.5631298891702636,catapult,LUT,6653,catapult_fpga_latency
Throughput,2.5631298891702636,catapult,FF,1510,catapult_fpga_latency
Throughput,2.5631298891702636,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5631298891702636,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5631298891702636,catapult,CLB,1045,catapult_fpga_latency
Throughput,2.5631298891702636,catapult,LUT,6653,catapult_fpga_latency
Throughput,2.5631298891702636,catapult,FF,1510,catapult_fpga_latency
Throughput,2.5631298891702636,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5631298891702636,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.543099173238459,catapult,CLB,633,catapult_fpga_latency
Throughput,2.543099173238459,catapult,LUT,3630,catapult_fpga_latency
Throughput,2.543099173238459,catapult,FF,1940,catapult_fpga_latency
Throughput,2.543099173238459,catapult,DSP,0,catapult_fpga_latency
Throughput,2.543099173238459,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7466490881125027,catapult,CLB,890,catapult_fpga_latency
Throughput,2.7466490881125027,catapult,LUT,5726,catapult_fpga_latency
Throughput,2.7466490881125027,catapult,FF,1469,catapult_fpga_latency
Throughput,2.7466490881125027,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7466490881125027,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7466490881125027,catapult,CLB,890,catapult_fpga_latency
Throughput,2.7466490881125027,catapult,LUT,5726,catapult_fpga_latency
Throughput,2.7466490881125027,catapult,FF,1469,catapult_fpga_latency
Throughput,2.7466490881125027,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7466490881125027,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7466490881125027,catapult,CLB,890,catapult_fpga_latency
Throughput,2.7466490881125027,catapult,LUT,5726,catapult_fpga_latency
Throughput,2.7466490881125027,catapult,FF,1469,catapult_fpga_latency
Throughput,2.7466490881125027,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7466490881125027,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7466490881125027,catapult,CLB,890,catapult_fpga_latency
Throughput,2.7466490881125027,catapult,LUT,5726,catapult_fpga_latency
Throughput,2.7466490881125027,catapult,FF,1469,catapult_fpga_latency
Throughput,2.7466490881125027,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7466490881125027,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7466490881125027,catapult,CLB,890,catapult_fpga_latency
Throughput,2.7466490881125027,catapult,LUT,5726,catapult_fpga_latency
Throughput,2.7466490881125027,catapult,FF,1469,catapult_fpga_latency
Throughput,2.7466490881125027,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7466490881125027,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7466490881125027,catapult,CLB,890,catapult_fpga_latency
Throughput,2.7466490881125027,catapult,LUT,5726,catapult_fpga_latency
Throughput,2.7466490881125027,catapult,FF,1469,catapult_fpga_latency
Throughput,2.7466490881125027,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7466490881125027,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7466490881125027,catapult,CLB,890,catapult_fpga_latency
Throughput,2.7466490881125027,catapult,LUT,5726,catapult_fpga_latency
Throughput,2.7466490881125027,catapult,FF,1469,catapult_fpga_latency
Throughput,2.7466490881125027,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7466490881125027,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.975071999617595,catapult,CLB,711,catapult_fpga_latency
Throughput,5.975071999617595,catapult,LUT,4446,catapult_fpga_latency
Throughput,5.975071999617595,catapult,FF,1580,catapult_fpga_latency
Throughput,5.975071999617595,catapult,DSP,0,catapult_fpga_latency
Throughput,5.975071999617595,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.586165246316517,catapult,CLB,455,catapult_fpga_latency
Throughput,9.586165246316517,catapult,LUT,2586,catapult_fpga_latency
Throughput,9.586165246316517,catapult,FF,1276,catapult_fpga_latency
Throughput,9.586165246316517,catapult,DSP,0,catapult_fpga_latency
Throughput,9.586165246316517,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.586165246316517,catapult,CLB,455,catapult_fpga_latency
Throughput,9.586165246316517,catapult,LUT,2586,catapult_fpga_latency
Throughput,9.586165246316517,catapult,FF,1276,catapult_fpga_latency
Throughput,9.586165246316517,catapult,DSP,0,catapult_fpga_latency
Throughput,9.586165246316517,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.586165246316517,catapult,CLB,455,catapult_fpga_latency
Throughput,9.586165246316517,catapult,LUT,2586,catapult_fpga_latency
Throughput,9.586165246316517,catapult,FF,1276,catapult_fpga_latency
Throughput,9.586165246316517,catapult,DSP,0,catapult_fpga_latency
Throughput,9.586165246316517,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.586165246316517,catapult,CLB,455,catapult_fpga_latency
Throughput,9.586165246316517,catapult,LUT,2586,catapult_fpga_latency
Throughput,9.586165246316517,catapult,FF,1276,catapult_fpga_latency
Throughput,9.586165246316517,catapult,DSP,0,catapult_fpga_latency
Throughput,9.586165246316517,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.586165246316517,catapult,CLB,455,catapult_fpga_latency
Throughput,9.586165246316517,catapult,LUT,2586,catapult_fpga_latency
Throughput,9.586165246316517,catapult,FF,1276,catapult_fpga_latency
Throughput,9.586165246316517,catapult,DSP,0,catapult_fpga_latency
Throughput,9.586165246316517,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.586165246316517,catapult,CLB,455,catapult_fpga_latency
Throughput,9.586165246316517,catapult,LUT,2586,catapult_fpga_latency
Throughput,9.586165246316517,catapult,FF,1276,catapult_fpga_latency
Throughput,9.586165246316517,catapult,DSP,0,catapult_fpga_latency
Throughput,9.586165246316517,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.586165246316517,catapult,CLB,455,catapult_fpga_latency
Throughput,9.586165246316517,catapult,LUT,2586,catapult_fpga_latency
Throughput,9.586165246316517,catapult,FF,1276,catapult_fpga_latency
Throughput,9.586165246316517,catapult,DSP,0,catapult_fpga_latency
Throughput,9.586165246316517,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.884879977872852,catapult,CLB,641,catapult_fpga_latency
Throughput,5.884879977872852,catapult,LUT,4118,catapult_fpga_latency
Throughput,5.884879977872852,catapult,FF,1573,catapult_fpga_latency
Throughput,5.884879977872852,catapult,DSP,0,catapult_fpga_latency
Throughput,5.884879977872852,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.590401085826697,catapult,CLB,412,catapult_fpga_latency
Throughput,8.590401085826697,catapult,LUT,2697,catapult_fpga_latency
Throughput,8.590401085826697,catapult,FF,1270,catapult_fpga_latency
Throughput,8.590401085826697,catapult,DSP,0,catapult_fpga_latency
Throughput,8.590401085826697,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.590401085826697,catapult,CLB,412,catapult_fpga_latency
Throughput,8.590401085826697,catapult,LUT,2697,catapult_fpga_latency
Throughput,8.590401085826697,catapult,FF,1270,catapult_fpga_latency
Throughput,8.590401085826697,catapult,DSP,0,catapult_fpga_latency
Throughput,8.590401085826697,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.590401085826697,catapult,CLB,412,catapult_fpga_latency
Throughput,8.590401085826697,catapult,LUT,2697,catapult_fpga_latency
Throughput,8.590401085826697,catapult,FF,1270,catapult_fpga_latency
Throughput,8.590401085826697,catapult,DSP,0,catapult_fpga_latency
Throughput,8.590401085826697,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.590401085826697,catapult,CLB,412,catapult_fpga_latency
Throughput,8.590401085826697,catapult,LUT,2697,catapult_fpga_latency
Throughput,8.590401085826697,catapult,FF,1270,catapult_fpga_latency
Throughput,8.590401085826697,catapult,DSP,0,catapult_fpga_latency
Throughput,8.590401085826697,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.590401085826697,catapult,CLB,412,catapult_fpga_latency
Throughput,8.590401085826697,catapult,LUT,2697,catapult_fpga_latency
Throughput,8.590401085826697,catapult,FF,1270,catapult_fpga_latency
Throughput,8.590401085826697,catapult,DSP,0,catapult_fpga_latency
Throughput,8.590401085826697,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.590401085826697,catapult,CLB,412,catapult_fpga_latency
Throughput,8.590401085826697,catapult,LUT,2697,catapult_fpga_latency
Throughput,8.590401085826697,catapult,FF,1270,catapult_fpga_latency
Throughput,8.590401085826697,catapult,DSP,0,catapult_fpga_latency
Throughput,8.590401085826697,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.4330404924507905,catapult,CLB,697,catapult_fpga_latency
Throughput,5.4330404924507905,catapult,LUT,4323,catapult_fpga_latency
Throughput,5.4330404924507905,catapult,FF,1583,catapult_fpga_latency
Throughput,5.4330404924507905,catapult,DSP,0,catapult_fpga_latency
Throughput,5.4330404924507905,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.804211934989699,catapult,CLB,529,catapult_fpga_latency
Throughput,8.804211934989699,catapult,LUT,3007,catapult_fpga_latency
Throughput,8.804211934989699,catapult,FF,1476,catapult_fpga_latency
Throughput,8.804211934989699,catapult,DSP,0,catapult_fpga_latency
Throughput,8.804211934989699,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.804211934989699,catapult,CLB,529,catapult_fpga_latency
Throughput,8.804211934989699,catapult,LUT,3007,catapult_fpga_latency
Throughput,8.804211934989699,catapult,FF,1476,catapult_fpga_latency
Throughput,8.804211934989699,catapult,DSP,0,catapult_fpga_latency
Throughput,8.804211934989699,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.804211934989699,catapult,CLB,529,catapult_fpga_latency
Throughput,8.804211934989699,catapult,LUT,3007,catapult_fpga_latency
Throughput,8.804211934989699,catapult,FF,1476,catapult_fpga_latency
Throughput,8.804211934989699,catapult,DSP,0,catapult_fpga_latency
Throughput,8.804211934989699,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.804211934989699,catapult,CLB,529,catapult_fpga_latency
Throughput,8.804211934989699,catapult,LUT,3007,catapult_fpga_latency
Throughput,8.804211934989699,catapult,FF,1476,catapult_fpga_latency
Throughput,8.804211934989699,catapult,DSP,0,catapult_fpga_latency
Throughput,8.804211934989699,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.804211934989699,catapult,CLB,529,catapult_fpga_latency
Throughput,8.804211934989699,catapult,LUT,3007,catapult_fpga_latency
Throughput,8.804211934989699,catapult,FF,1476,catapult_fpga_latency
Throughput,8.804211934989699,catapult,DSP,0,catapult_fpga_latency
Throughput,8.804211934989699,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.804211934989699,catapult,CLB,529,catapult_fpga_latency
Throughput,8.804211934989699,catapult,LUT,3007,catapult_fpga_latency
Throughput,8.804211934989699,catapult,FF,1476,catapult_fpga_latency
Throughput,8.804211934989699,catapult,DSP,0,catapult_fpga_latency
Throughput,8.804211934989699,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.804211934989699,catapult,CLB,529,catapult_fpga_latency
Throughput,8.804211934989699,catapult,LUT,3007,catapult_fpga_latency
Throughput,8.804211934989699,catapult,FF,1476,catapult_fpga_latency
Throughput,8.804211934989699,catapult,DSP,0,catapult_fpga_latency
Throughput,8.804211934989699,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.57904955311813,catapult,CLB,610,catapult_fpga_latency
Throughput,5.57904955311813,catapult,LUT,3923,catapult_fpga_latency
Throughput,5.57904955311813,catapult,FF,1562,catapult_fpga_latency
Throughput,5.57904955311813,catapult,DSP,0,catapult_fpga_latency
Throughput,5.57904955311813,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.346966712296751,catapult,CLB,350,catapult_fpga_latency
Throughput,8.346966712296751,catapult,LUT,2251,catapult_fpga_latency
Throughput,8.346966712296751,catapult,FF,1248,catapult_fpga_latency
Throughput,8.346966712296751,catapult,DSP,0,catapult_fpga_latency
Throughput,8.346966712296751,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.346966712296751,catapult,CLB,350,catapult_fpga_latency
Throughput,8.346966712296751,catapult,LUT,2251,catapult_fpga_latency
Throughput,8.346966712296751,catapult,FF,1248,catapult_fpga_latency
Throughput,8.346966712296751,catapult,DSP,0,catapult_fpga_latency
Throughput,8.346966712296751,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.346966712296751,catapult,CLB,350,catapult_fpga_latency
Throughput,8.346966712296751,catapult,LUT,2251,catapult_fpga_latency
Throughput,8.346966712296751,catapult,FF,1248,catapult_fpga_latency
Throughput,8.346966712296751,catapult,DSP,0,catapult_fpga_latency
Throughput,8.346966712296751,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.346966712296751,catapult,CLB,350,catapult_fpga_latency
Throughput,8.346966712296751,catapult,LUT,2251,catapult_fpga_latency
Throughput,8.346966712296751,catapult,FF,1248,catapult_fpga_latency
Throughput,8.346966712296751,catapult,DSP,0,catapult_fpga_latency
Throughput,8.346966712296751,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.346966712296751,catapult,CLB,350,catapult_fpga_latency
Throughput,8.346966712296751,catapult,LUT,2251,catapult_fpga_latency
Throughput,8.346966712296751,catapult,FF,1248,catapult_fpga_latency
Throughput,8.346966712296751,catapult,DSP,0,catapult_fpga_latency
Throughput,8.346966712296751,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.346966712296751,catapult,CLB,350,catapult_fpga_latency
Throughput,8.346966712296751,catapult,LUT,2251,catapult_fpga_latency
Throughput,8.346966712296751,catapult,FF,1248,catapult_fpga_latency
Throughput,8.346966712296751,catapult,DSP,0,catapult_fpga_latency
Throughput,8.346966712296751,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.346966712296751,catapult,CLB,350,catapult_fpga_latency
Throughput,8.346966712296751,catapult,LUT,2251,catapult_fpga_latency
Throughput,8.346966712296751,catapult,FF,1248,catapult_fpga_latency
Throughput,8.346966712296751,catapult,DSP,0,catapult_fpga_latency
Throughput,8.346966712296751,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.6386394399406172,catapult,CLB,801,catapult_fpga_latency
Throughput,3.6386394399406172,catapult,LUT,4814,catapult_fpga_latency
Throughput,3.6386394399406172,catapult,FF,1849,catapult_fpga_latency
Throughput,3.6386394399406172,catapult,DSP,0,catapult_fpga_latency
Throughput,3.6386394399406172,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.058373631709933,catapult,CLB,578,catapult_fpga_latency
Throughput,5.058373631709933,catapult,LUT,3513,catapult_fpga_latency
Throughput,5.058373631709933,catapult,FF,1281,catapult_fpga_latency
Throughput,5.058373631709933,catapult,DSP,0,catapult_fpga_latency
Throughput,5.058373631709933,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.058373631709933,catapult,CLB,578,catapult_fpga_latency
Throughput,5.058373631709933,catapult,LUT,3513,catapult_fpga_latency
Throughput,5.058373631709933,catapult,FF,1281,catapult_fpga_latency
Throughput,5.058373631709933,catapult,DSP,0,catapult_fpga_latency
Throughput,5.058373631709933,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.0449759606895475,catapult,CLB,574,catapult_fpga_latency
Throughput,5.0449759606895475,catapult,LUT,3512,catapult_fpga_latency
Throughput,5.0449759606895475,catapult,FF,1281,catapult_fpga_latency
Throughput,5.0449759606895475,catapult,DSP,0,catapult_fpga_latency
Throughput,5.0449759606895475,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.058373631709933,catapult,CLB,578,catapult_fpga_latency
Throughput,5.058373631709933,catapult,LUT,3513,catapult_fpga_latency
Throughput,5.058373631709933,catapult,FF,1281,catapult_fpga_latency
Throughput,5.058373631709933,catapult,DSP,0,catapult_fpga_latency
Throughput,5.058373631709933,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.058373631709933,catapult,CLB,578,catapult_fpga_latency
Throughput,5.058373631709933,catapult,LUT,3513,catapult_fpga_latency
Throughput,5.058373631709933,catapult,FF,1281,catapult_fpga_latency
Throughput,5.058373631709933,catapult,DSP,0,catapult_fpga_latency
Throughput,5.058373631709933,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.058373631709933,catapult,CLB,578,catapult_fpga_latency
Throughput,5.058373631709933,catapult,LUT,3513,catapult_fpga_latency
Throughput,5.058373631709933,catapult,FF,1281,catapult_fpga_latency
Throughput,5.058373631709933,catapult,DSP,0,catapult_fpga_latency
Throughput,5.058373631709933,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.058373631709933,catapult,CLB,578,catapult_fpga_latency
Throughput,5.058373631709933,catapult,LUT,3513,catapult_fpga_latency
Throughput,5.058373631709933,catapult,FF,1281,catapult_fpga_latency
Throughput,5.058373631709933,catapult,DSP,0,catapult_fpga_latency
Throughput,5.058373631709933,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.8271359245594962,catapult,CLB,742,catapult_fpga_latency
Throughput,3.8271359245594962,catapult,LUT,4488,catapult_fpga_latency
Throughput,3.8271359245594962,catapult,FF,1834,catapult_fpga_latency
Throughput,3.8271359245594962,catapult,DSP,0,catapult_fpga_latency
Throughput,3.8271359245594962,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.089239820248049,catapult,CLB,560,catapult_fpga_latency
Throughput,5.089239820248049,catapult,LUT,3452,catapult_fpga_latency
Throughput,5.089239820248049,catapult,FF,1272,catapult_fpga_latency
Throughput,5.089239820248049,catapult,DSP,0,catapult_fpga_latency
Throughput,5.089239820248049,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.089239820248049,catapult,CLB,560,catapult_fpga_latency
Throughput,5.089239820248049,catapult,LUT,3452,catapult_fpga_latency
Throughput,5.089239820248049,catapult,FF,1272,catapult_fpga_latency
Throughput,5.089239820248049,catapult,DSP,0,catapult_fpga_latency
Throughput,5.089239820248049,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.089239820248049,catapult,CLB,560,catapult_fpga_latency
Throughput,5.089239820248049,catapult,LUT,3452,catapult_fpga_latency
Throughput,5.089239820248049,catapult,FF,1272,catapult_fpga_latency
Throughput,5.089239820248049,catapult,DSP,0,catapult_fpga_latency
Throughput,5.089239820248049,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.089239820248049,catapult,CLB,560,catapult_fpga_latency
Throughput,5.089239820248049,catapult,LUT,3452,catapult_fpga_latency
Throughput,5.089239820248049,catapult,FF,1272,catapult_fpga_latency
Throughput,5.089239820248049,catapult,DSP,0,catapult_fpga_latency
Throughput,5.089239820248049,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.089239820248049,catapult,CLB,560,catapult_fpga_latency
Throughput,5.089239820248049,catapult,LUT,3452,catapult_fpga_latency
Throughput,5.089239820248049,catapult,FF,1272,catapult_fpga_latency
Throughput,5.089239820248049,catapult,DSP,0,catapult_fpga_latency
Throughput,5.089239820248049,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.089239820248049,catapult,CLB,560,catapult_fpga_latency
Throughput,5.089239820248049,catapult,LUT,3452,catapult_fpga_latency
Throughput,5.089239820248049,catapult,FF,1272,catapult_fpga_latency
Throughput,5.089239820248049,catapult,DSP,0,catapult_fpga_latency
Throughput,5.089239820248049,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.089239820248049,catapult,CLB,560,catapult_fpga_latency
Throughput,5.089239820248049,catapult,LUT,3452,catapult_fpga_latency
Throughput,5.089239820248049,catapult,FF,1272,catapult_fpga_latency
Throughput,5.089239820248049,catapult,DSP,0,catapult_fpga_latency
Throughput,5.089239820248049,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.696420386497716,catapult,CLB,758,catapult_fpga_latency
Throughput,3.696420386497716,catapult,LUT,4727,catapult_fpga_latency
Throughput,3.696420386497716,catapult,FF,1863,catapult_fpga_latency
Throughput,3.696420386497716,catapult,DSP,0,catapult_fpga_latency
Throughput,3.696420386497716,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.975867044832562,catapult,CLB,705,catapult_fpga_latency
Throughput,4.975867044832562,catapult,LUT,4226,catapult_fpga_latency
Throughput,4.975867044832562,catapult,FF,1510,catapult_fpga_latency
Throughput,4.975867044832562,catapult,DSP,0,catapult_fpga_latency
Throughput,4.975867044832562,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.975867044832562,catapult,CLB,705,catapult_fpga_latency
Throughput,4.975867044832562,catapult,LUT,4226,catapult_fpga_latency
Throughput,4.975867044832562,catapult,FF,1510,catapult_fpga_latency
Throughput,4.975867044832562,catapult,DSP,0,catapult_fpga_latency
Throughput,4.975867044832562,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.975867044832562,catapult,CLB,705,catapult_fpga_latency
Throughput,4.975867044832562,catapult,LUT,4226,catapult_fpga_latency
Throughput,4.975867044832562,catapult,FF,1510,catapult_fpga_latency
Throughput,4.975867044832562,catapult,DSP,0,catapult_fpga_latency
Throughput,4.975867044832562,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.975867044832562,catapult,CLB,705,catapult_fpga_latency
Throughput,4.975867044832562,catapult,LUT,4226,catapult_fpga_latency
Throughput,4.975867044832562,catapult,FF,1510,catapult_fpga_latency
Throughput,4.975867044832562,catapult,DSP,0,catapult_fpga_latency
Throughput,4.975867044832562,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.975867044832562,catapult,CLB,705,catapult_fpga_latency
Throughput,4.975867044832562,catapult,LUT,4226,catapult_fpga_latency
Throughput,4.975867044832562,catapult,FF,1510,catapult_fpga_latency
Throughput,4.975867044832562,catapult,DSP,0,catapult_fpga_latency
Throughput,4.975867044832562,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.975867044832562,catapult,CLB,705,catapult_fpga_latency
Throughput,4.975867044832562,catapult,LUT,4226,catapult_fpga_latency
Throughput,4.975867044832562,catapult,FF,1510,catapult_fpga_latency
Throughput,4.975867044832562,catapult,DSP,0,catapult_fpga_latency
Throughput,4.975867044832562,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.791282325420927,catapult,CLB,677,catapult_fpga_latency
Throughput,3.791282325420927,catapult,LUT,4198,catapult_fpga_latency
Throughput,3.791282325420927,catapult,FF,1831,catapult_fpga_latency
Throughput,3.791282325420927,catapult,DSP,0,catapult_fpga_latency
Throughput,3.791282325420927,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.0670368981626925,catapult,CLB,558,catapult_fpga_latency
Throughput,5.0670368981626925,catapult,LUT,3426,catapult_fpga_latency
Throughput,5.0670368981626925,catapult,FF,1268,catapult_fpga_latency
Throughput,5.0670368981626925,catapult,DSP,0,catapult_fpga_latency
Throughput,5.0670368981626925,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.0670368981626925,catapult,CLB,558,catapult_fpga_latency
Throughput,5.0670368981626925,catapult,LUT,3426,catapult_fpga_latency
Throughput,5.0670368981626925,catapult,FF,1268,catapult_fpga_latency
Throughput,5.0670368981626925,catapult,DSP,0,catapult_fpga_latency
Throughput,5.0670368981626925,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.0670368981626925,catapult,CLB,558,catapult_fpga_latency
Throughput,5.0670368981626925,catapult,LUT,3426,catapult_fpga_latency
Throughput,5.0670368981626925,catapult,FF,1268,catapult_fpga_latency
Throughput,5.0670368981626925,catapult,DSP,0,catapult_fpga_latency
Throughput,5.0670368981626925,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.0670368981626925,catapult,CLB,558,catapult_fpga_latency
Throughput,5.0670368981626925,catapult,LUT,3426,catapult_fpga_latency
Throughput,5.0670368981626925,catapult,FF,1268,catapult_fpga_latency
Throughput,5.0670368981626925,catapult,DSP,0,catapult_fpga_latency
Throughput,5.0670368981626925,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.0670368981626925,catapult,CLB,558,catapult_fpga_latency
Throughput,5.0670368981626925,catapult,LUT,3426,catapult_fpga_latency
Throughput,5.0670368981626925,catapult,FF,1268,catapult_fpga_latency
Throughput,5.0670368981626925,catapult,DSP,0,catapult_fpga_latency
Throughput,5.0670368981626925,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.0670368981626925,catapult,CLB,558,catapult_fpga_latency
Throughput,5.0670368981626925,catapult,LUT,3426,catapult_fpga_latency
Throughput,5.0670368981626925,catapult,FF,1268,catapult_fpga_latency
Throughput,5.0670368981626925,catapult,DSP,0,catapult_fpga_latency
Throughput,5.0670368981626925,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.0670368981626925,catapult,CLB,558,catapult_fpga_latency
Throughput,5.0670368981626925,catapult,LUT,3426,catapult_fpga_latency
Throughput,5.0670368981626925,catapult,FF,1268,catapult_fpga_latency
Throughput,5.0670368981626925,catapult,DSP,0,catapult_fpga_latency
Throughput,5.0670368981626925,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.989772568995364,catapult,CLB,868,catapult_fpga_latency
Throughput,1.989772568995364,catapult,LUT,5430,catapult_fpga_latency
Throughput,1.989772568995364,catapult,FF,1590,catapult_fpga_latency
Throughput,1.989772568995364,catapult,DSP,0,catapult_fpga_latency
Throughput,1.989772568995364,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.966346795603874,catapult,CLB,1004,catapult_fpga_latency
Throughput,2.966346795603874,catapult,LUT,5319,catapult_fpga_latency
Throughput,2.966346795603874,catapult,FF,1454,catapult_fpga_latency
Throughput,2.966346795603874,catapult,DSP,0,catapult_fpga_latency
Throughput,2.966346795603874,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.966346795603874,catapult,CLB,1004,catapult_fpga_latency
Throughput,2.966346795603874,catapult,LUT,5319,catapult_fpga_latency
Throughput,2.966346795603874,catapult,FF,1454,catapult_fpga_latency
Throughput,2.966346795603874,catapult,DSP,0,catapult_fpga_latency
Throughput,2.966346795603874,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.966346795603874,catapult,CLB,1004,catapult_fpga_latency
Throughput,2.966346795603874,catapult,LUT,5319,catapult_fpga_latency
Throughput,2.966346795603874,catapult,FF,1454,catapult_fpga_latency
Throughput,2.966346795603874,catapult,DSP,0,catapult_fpga_latency
Throughput,2.966346795603874,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.966346795603874,catapult,CLB,1004,catapult_fpga_latency
Throughput,2.966346795603874,catapult,LUT,5319,catapult_fpga_latency
Throughput,2.966346795603874,catapult,FF,1454,catapult_fpga_latency
Throughput,2.966346795603874,catapult,DSP,0,catapult_fpga_latency
Throughput,2.966346795603874,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.966346795603874,catapult,CLB,1004,catapult_fpga_latency
Throughput,2.966346795603874,catapult,LUT,5319,catapult_fpga_latency
Throughput,2.966346795603874,catapult,FF,1454,catapult_fpga_latency
Throughput,2.966346795603874,catapult,DSP,0,catapult_fpga_latency
Throughput,2.966346795603874,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.966346795603874,catapult,CLB,1004,catapult_fpga_latency
Throughput,2.966346795603874,catapult,LUT,5319,catapult_fpga_latency
Throughput,2.966346795603874,catapult,FF,1454,catapult_fpga_latency
Throughput,2.966346795603874,catapult,DSP,0,catapult_fpga_latency
Throughput,2.966346795603874,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.966346795603874,catapult,CLB,1004,catapult_fpga_latency
Throughput,2.966346795603874,catapult,LUT,5319,catapult_fpga_latency
Throughput,2.966346795603874,catapult,FF,1454,catapult_fpga_latency
Throughput,2.966346795603874,catapult,DSP,0,catapult_fpga_latency
Throughput,2.966346795603874,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.095917571753738,catapult,CLB,804,catapult_fpga_latency
Throughput,2.095917571753738,catapult,LUT,5128,catapult_fpga_latency
Throughput,2.095917571753738,catapult,FF,1584,catapult_fpga_latency
Throughput,2.095917571753738,catapult,DSP,0,catapult_fpga_latency
Throughput,2.095917571753738,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.147633451789272,catapult,CLB,868,catapult_fpga_latency
Throughput,3.147633451789272,catapult,LUT,5226,catapult_fpga_latency
Throughput,3.147633451789272,catapult,FF,1456,catapult_fpga_latency
Throughput,3.147633451789272,catapult,DSP,0,catapult_fpga_latency
Throughput,3.147633451789272,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.147633451789272,catapult,CLB,868,catapult_fpga_latency
Throughput,3.147633451789272,catapult,LUT,5226,catapult_fpga_latency
Throughput,3.147633451789272,catapult,FF,1456,catapult_fpga_latency
Throughput,3.147633451789272,catapult,DSP,0,catapult_fpga_latency
Throughput,3.147633451789272,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.147633451789272,catapult,CLB,868,catapult_fpga_latency
Throughput,3.147633451789272,catapult,LUT,5226,catapult_fpga_latency
Throughput,3.147633451789272,catapult,FF,1456,catapult_fpga_latency
Throughput,3.147633451789272,catapult,DSP,0,catapult_fpga_latency
Throughput,3.147633451789272,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.147633451789272,catapult,CLB,868,catapult_fpga_latency
Throughput,3.147633451789272,catapult,LUT,5226,catapult_fpga_latency
Throughput,3.147633451789272,catapult,FF,1456,catapult_fpga_latency
Throughput,3.147633451789272,catapult,DSP,0,catapult_fpga_latency
Throughput,3.147633451789272,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.147633451789272,catapult,CLB,868,catapult_fpga_latency
Throughput,3.147633451789272,catapult,LUT,5226,catapult_fpga_latency
Throughput,3.147633451789272,catapult,FF,1456,catapult_fpga_latency
Throughput,3.147633451789272,catapult,DSP,0,catapult_fpga_latency
Throughput,3.147633451789272,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.147633451789272,catapult,CLB,868,catapult_fpga_latency
Throughput,3.147633451789272,catapult,LUT,5226,catapult_fpga_latency
Throughput,3.147633451789272,catapult,FF,1456,catapult_fpga_latency
Throughput,3.147633451789272,catapult,DSP,0,catapult_fpga_latency
Throughput,3.147633451789272,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.147633451789272,catapult,CLB,868,catapult_fpga_latency
Throughput,3.147633451789272,catapult,LUT,5226,catapult_fpga_latency
Throughput,3.147633451789272,catapult,FF,1456,catapult_fpga_latency
Throughput,3.147633451789272,catapult,DSP,0,catapult_fpga_latency
Throughput,3.147633451789272,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9112638423283783,catapult,CLB,864,catapult_fpga_latency
Throughput,1.9112638423283783,catapult,LUT,5349,catapult_fpga_latency
Throughput,1.9112638423283783,catapult,FF,1581,catapult_fpga_latency
Throughput,1.9112638423283783,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9112638423283783,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.130243157288458,catapult,CLB,983,catapult_fpga_latency
Throughput,3.130243157288458,catapult,LUT,6019,catapult_fpga_latency
Throughput,3.130243157288458,catapult,FF,1481,catapult_fpga_latency
Throughput,3.130243157288458,catapult,DSP,0,catapult_fpga_latency
Throughput,3.130243157288458,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.130243157288458,catapult,CLB,983,catapult_fpga_latency
Throughput,3.130243157288458,catapult,LUT,6019,catapult_fpga_latency
Throughput,3.130243157288458,catapult,FF,1481,catapult_fpga_latency
Throughput,3.130243157288458,catapult,DSP,0,catapult_fpga_latency
Throughput,3.130243157288458,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.130243157288458,catapult,CLB,983,catapult_fpga_latency
Throughput,3.130243157288458,catapult,LUT,6019,catapult_fpga_latency
Throughput,3.130243157288458,catapult,FF,1481,catapult_fpga_latency
Throughput,3.130243157288458,catapult,DSP,0,catapult_fpga_latency
Throughput,3.130243157288458,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.130243157288458,catapult,CLB,983,catapult_fpga_latency
Throughput,3.130243157288458,catapult,LUT,6019,catapult_fpga_latency
Throughput,3.130243157288458,catapult,FF,1481,catapult_fpga_latency
Throughput,3.130243157288458,catapult,DSP,0,catapult_fpga_latency
Throughput,3.130243157288458,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.174079199624189,catapult,CLB,994,catapult_fpga_latency
Throughput,3.174079199624189,catapult,LUT,6022,catapult_fpga_latency
Throughput,3.174079199624189,catapult,FF,1479,catapult_fpga_latency
Throughput,3.174079199624189,catapult,DSP,0,catapult_fpga_latency
Throughput,3.174079199624189,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.130243157288458,catapult,CLB,983,catapult_fpga_latency
Throughput,3.130243157288458,catapult,LUT,6019,catapult_fpga_latency
Throughput,3.130243157288458,catapult,FF,1481,catapult_fpga_latency
Throughput,3.130243157288458,catapult,DSP,0,catapult_fpga_latency
Throughput,3.130243157288458,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.130243157288458,catapult,CLB,983,catapult_fpga_latency
Throughput,3.130243157288458,catapult,LUT,6019,catapult_fpga_latency
Throughput,3.130243157288458,catapult,FF,1481,catapult_fpga_latency
Throughput,3.130243157288458,catapult,DSP,0,catapult_fpga_latency
Throughput,3.130243157288458,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.051534547841786,catapult,CLB,783,catapult_fpga_latency
Throughput,2.051534547841786,catapult,LUT,4855,catapult_fpga_latency
Throughput,2.051534547841786,catapult,FF,1589,catapult_fpga_latency
Throughput,2.051534547841786,catapult,DSP,0,catapult_fpga_latency
Throughput,2.051534547841786,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.1302529557413536,catapult,CLB,894,catapult_fpga_latency
Throughput,3.1302529557413536,catapult,LUT,5281,catapult_fpga_latency
Throughput,3.1302529557413536,catapult,FF,1451,catapult_fpga_latency
Throughput,3.1302529557413536,catapult,DSP,0,catapult_fpga_latency
Throughput,3.1302529557413536,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.1302529557413536,catapult,CLB,894,catapult_fpga_latency
Throughput,3.1302529557413536,catapult,LUT,5281,catapult_fpga_latency
Throughput,3.1302529557413536,catapult,FF,1451,catapult_fpga_latency
Throughput,3.1302529557413536,catapult,DSP,0,catapult_fpga_latency
Throughput,3.1302529557413536,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.1302529557413536,catapult,CLB,894,catapult_fpga_latency
Throughput,3.1302529557413536,catapult,LUT,5281,catapult_fpga_latency
Throughput,3.1302529557413536,catapult,FF,1451,catapult_fpga_latency
Throughput,3.1302529557413536,catapult,DSP,0,catapult_fpga_latency
Throughput,3.1302529557413536,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.1302529557413536,catapult,CLB,894,catapult_fpga_latency
Throughput,3.1302529557413536,catapult,LUT,5281,catapult_fpga_latency
Throughput,3.1302529557413536,catapult,FF,1451,catapult_fpga_latency
Throughput,3.1302529557413536,catapult,DSP,0,catapult_fpga_latency
Throughput,3.1302529557413536,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.1302529557413536,catapult,CLB,894,catapult_fpga_latency
Throughput,3.1302529557413536,catapult,LUT,5281,catapult_fpga_latency
Throughput,3.1302529557413536,catapult,FF,1451,catapult_fpga_latency
Throughput,3.1302529557413536,catapult,DSP,0,catapult_fpga_latency
Throughput,3.1302529557413536,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.1302529557413536,catapult,CLB,894,catapult_fpga_latency
Throughput,3.1302529557413536,catapult,LUT,5281,catapult_fpga_latency
Throughput,3.1302529557413536,catapult,FF,1451,catapult_fpga_latency
Throughput,3.1302529557413536,catapult,DSP,0,catapult_fpga_latency
Throughput,3.1302529557413536,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.1302529557413536,catapult,CLB,894,catapult_fpga_latency
Throughput,3.1302529557413536,catapult,LUT,5281,catapult_fpga_latency
Throughput,3.1302529557413536,catapult,FF,1451,catapult_fpga_latency
Throughput,3.1302529557413536,catapult,DSP,0,catapult_fpga_latency
Throughput,3.1302529557413536,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9445530153211334,catapult,CLB,991,catapult_fpga_latency
Throughput,1.9445530153211334,catapult,LUT,5974,catapult_fpga_latency
Throughput,1.9445530153211334,catapult,FF,1922,catapult_fpga_latency
Throughput,1.9445530153211334,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9445530153211334,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0141352008394913,catapult,CLB,926,catapult_fpga_latency
Throughput,2.0141352008394913,catapult,LUT,5925,catapult_fpga_latency
Throughput,2.0141352008394913,catapult,FF,1592,catapult_fpga_latency
Throughput,2.0141352008394913,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0141352008394913,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0389812434115417,catapult,CLB,925,catapult_fpga_latency
Throughput,2.0389812434115417,catapult,LUT,5942,catapult_fpga_latency
Throughput,2.0389812434115417,catapult,FF,1617,catapult_fpga_latency
Throughput,2.0389812434115417,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0389812434115417,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0389812434115417,catapult,CLB,925,catapult_fpga_latency
Throughput,2.0389812434115417,catapult,LUT,5942,catapult_fpga_latency
Throughput,2.0389812434115417,catapult,FF,1617,catapult_fpga_latency
Throughput,2.0389812434115417,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0389812434115417,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0389812434115417,catapult,CLB,925,catapult_fpga_latency
Throughput,2.0389812434115417,catapult,LUT,5942,catapult_fpga_latency
Throughput,2.0389812434115417,catapult,FF,1617,catapult_fpga_latency
Throughput,2.0389812434115417,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0389812434115417,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0389812434115417,catapult,CLB,925,catapult_fpga_latency
Throughput,2.0389812434115417,catapult,LUT,5942,catapult_fpga_latency
Throughput,2.0389812434115417,catapult,FF,1617,catapult_fpga_latency
Throughput,2.0389812434115417,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0389812434115417,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0389812434115417,catapult,CLB,925,catapult_fpga_latency
Throughput,2.0389812434115417,catapult,LUT,5942,catapult_fpga_latency
Throughput,2.0389812434115417,catapult,FF,1617,catapult_fpga_latency
Throughput,2.0389812434115417,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0389812434115417,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0389812434115417,catapult,CLB,925,catapult_fpga_latency
Throughput,2.0389812434115417,catapult,LUT,5942,catapult_fpga_latency
Throughput,2.0389812434115417,catapult,FF,1617,catapult_fpga_latency
Throughput,2.0389812434115417,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0389812434115417,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9480721877629896,catapult,CLB,932,catapult_fpga_latency
Throughput,1.9480721877629896,catapult,LUT,5654,catapult_fpga_latency
Throughput,1.9480721877629896,catapult,FF,1915,catapult_fpga_latency
Throughput,1.9480721877629896,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9480721877629896,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0452951054042834,catapult,CLB,995,catapult_fpga_latency
Throughput,2.0452951054042834,catapult,LUT,6090,catapult_fpga_latency
Throughput,2.0452951054042834,catapult,FF,1554,catapult_fpga_latency
Throughput,2.0452951054042834,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0452951054042834,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0452951054042834,catapult,CLB,995,catapult_fpga_latency
Throughput,2.0452951054042834,catapult,LUT,6090,catapult_fpga_latency
Throughput,2.0452951054042834,catapult,FF,1554,catapult_fpga_latency
Throughput,2.0452951054042834,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0452951054042834,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0452951054042834,catapult,CLB,995,catapult_fpga_latency
Throughput,2.0452951054042834,catapult,LUT,6090,catapult_fpga_latency
Throughput,2.0452951054042834,catapult,FF,1554,catapult_fpga_latency
Throughput,2.0452951054042834,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0452951054042834,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0452951054042834,catapult,CLB,995,catapult_fpga_latency
Throughput,2.0452951054042834,catapult,LUT,6090,catapult_fpga_latency
Throughput,2.0452951054042834,catapult,FF,1554,catapult_fpga_latency
Throughput,2.0452951054042834,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0452951054042834,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0452951054042834,catapult,CLB,995,catapult_fpga_latency
Throughput,2.0452951054042834,catapult,LUT,6090,catapult_fpga_latency
Throughput,2.0452951054042834,catapult,FF,1554,catapult_fpga_latency
Throughput,2.0452951054042834,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0452951054042834,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0452951054042834,catapult,CLB,995,catapult_fpga_latency
Throughput,2.0452951054042834,catapult,LUT,6090,catapult_fpga_latency
Throughput,2.0452951054042834,catapult,FF,1554,catapult_fpga_latency
Throughput,2.0452951054042834,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0452951054042834,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0452951054042834,catapult,CLB,995,catapult_fpga_latency
Throughput,2.0452951054042834,catapult,LUT,6090,catapult_fpga_latency
Throughput,2.0452951054042834,catapult,FF,1554,catapult_fpga_latency
Throughput,2.0452951054042834,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0452951054042834,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.945790282723328,catapult,CLB,991,catapult_fpga_latency
Throughput,1.945790282723328,catapult,LUT,5930,catapult_fpga_latency
Throughput,1.945790282723328,catapult,FF,1920,catapult_fpga_latency
Throughput,1.945790282723328,catapult,DSP,0,catapult_fpga_latency
Throughput,1.945790282723328,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.054831113430787,catapult,CLB,1018,catapult_fpga_latency
Throughput,2.054831113430787,catapult,LUT,6650,catapult_fpga_latency
Throughput,2.054831113430787,catapult,FF,1581,catapult_fpga_latency
Throughput,2.054831113430787,catapult,DSP,0,catapult_fpga_latency
Throughput,2.054831113430787,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.054831113430787,catapult,CLB,1018,catapult_fpga_latency
Throughput,2.054831113430787,catapult,LUT,6650,catapult_fpga_latency
Throughput,2.054831113430787,catapult,FF,1581,catapult_fpga_latency
Throughput,2.054831113430787,catapult,DSP,0,catapult_fpga_latency
Throughput,2.054831113430787,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.054831113430787,catapult,CLB,1018,catapult_fpga_latency
Throughput,2.054831113430787,catapult,LUT,6650,catapult_fpga_latency
Throughput,2.054831113430787,catapult,FF,1581,catapult_fpga_latency
Throughput,2.054831113430787,catapult,DSP,0,catapult_fpga_latency
Throughput,2.054831113430787,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.054831113430787,catapult,CLB,1018,catapult_fpga_latency
Throughput,2.054831113430787,catapult,LUT,6650,catapult_fpga_latency
Throughput,2.054831113430787,catapult,FF,1581,catapult_fpga_latency
Throughput,2.054831113430787,catapult,DSP,0,catapult_fpga_latency
Throughput,2.054831113430787,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.054831113430787,catapult,CLB,1018,catapult_fpga_latency
Throughput,2.054831113430787,catapult,LUT,6650,catapult_fpga_latency
Throughput,2.054831113430787,catapult,FF,1581,catapult_fpga_latency
Throughput,2.054831113430787,catapult,DSP,0,catapult_fpga_latency
Throughput,2.054831113430787,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.054831113430787,catapult,CLB,1018,catapult_fpga_latency
Throughput,2.054831113430787,catapult,LUT,6650,catapult_fpga_latency
Throughput,2.054831113430787,catapult,FF,1581,catapult_fpga_latency
Throughput,2.054831113430787,catapult,DSP,0,catapult_fpga_latency
Throughput,2.054831113430787,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.054831113430787,catapult,CLB,1018,catapult_fpga_latency
Throughput,2.054831113430787,catapult,LUT,6650,catapult_fpga_latency
Throughput,2.054831113430787,catapult,FF,1581,catapult_fpga_latency
Throughput,2.054831113430787,catapult,DSP,0,catapult_fpga_latency
Throughput,2.054831113430787,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.022081125894771,catapult,CLB,908,catapult_fpga_latency
Throughput,2.022081125894771,catapult,LUT,5432,catapult_fpga_latency
Throughput,2.022081125894771,catapult,FF,1912,catapult_fpga_latency
Throughput,2.022081125894771,catapult,DSP,0,catapult_fpga_latency
Throughput,2.022081125894771,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.02959968175877,catapult,CLB,855,catapult_fpga_latency
Throughput,2.02959968175877,catapult,LUT,5983,catapult_fpga_latency
Throughput,2.02959968175877,catapult,FF,1563,catapult_fpga_latency
Throughput,2.02959968175877,catapult,DSP,0,catapult_fpga_latency
Throughput,2.02959968175877,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.02959968175877,catapult,CLB,855,catapult_fpga_latency
Throughput,2.02959968175877,catapult,LUT,5983,catapult_fpga_latency
Throughput,2.02959968175877,catapult,FF,1563,catapult_fpga_latency
Throughput,2.02959968175877,catapult,DSP,0,catapult_fpga_latency
Throughput,2.02959968175877,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.02959968175877,catapult,CLB,855,catapult_fpga_latency
Throughput,2.02959968175877,catapult,LUT,5983,catapult_fpga_latency
Throughput,2.02959968175877,catapult,FF,1563,catapult_fpga_latency
Throughput,2.02959968175877,catapult,DSP,0,catapult_fpga_latency
Throughput,2.02959968175877,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.02959968175877,catapult,CLB,855,catapult_fpga_latency
Throughput,2.02959968175877,catapult,LUT,5983,catapult_fpga_latency
Throughput,2.02959968175877,catapult,FF,1563,catapult_fpga_latency
Throughput,2.02959968175877,catapult,DSP,0,catapult_fpga_latency
Throughput,2.02959968175877,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.02959968175877,catapult,CLB,855,catapult_fpga_latency
Throughput,2.02959968175877,catapult,LUT,5983,catapult_fpga_latency
Throughput,2.02959968175877,catapult,FF,1563,catapult_fpga_latency
Throughput,2.02959968175877,catapult,DSP,0,catapult_fpga_latency
Throughput,2.02959968175877,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.02959968175877,catapult,CLB,855,catapult_fpga_latency
Throughput,2.02959968175877,catapult,LUT,5983,catapult_fpga_latency
Throughput,2.02959968175877,catapult,FF,1563,catapult_fpga_latency
Throughput,2.02959968175877,catapult,DSP,0,catapult_fpga_latency
Throughput,2.02959968175877,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.02959968175877,catapult,CLB,855,catapult_fpga_latency
Throughput,2.02959968175877,catapult,LUT,5983,catapult_fpga_latency
Throughput,2.02959968175877,catapult,FF,1563,catapult_fpga_latency
Throughput,2.02959968175877,catapult,DSP,0,catapult_fpga_latency
Throughput,2.02959968175877,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.854470607734381,catapult,CLB,722,catapult_fpga_latency
Throughput,3.854470607734381,catapult,LUT,4600,catapult_fpga_latency
Throughput,3.854470607734381,catapult,FF,1602,catapult_fpga_latency
Throughput,3.854470607734381,catapult,DSP,0,catapult_fpga_latency
Throughput,3.854470607734381,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.900087911309878,catapult,CLB,400,catapult_fpga_latency
Throughput,5.900087911309878,catapult,LUT,2417,catapult_fpga_latency
Throughput,5.900087911309878,catapult,FF,1276,catapult_fpga_latency
Throughput,5.900087911309878,catapult,DSP,0,catapult_fpga_latency
Throughput,5.900087911309878,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.900087911309878,catapult,CLB,400,catapult_fpga_latency
Throughput,5.900087911309878,catapult,LUT,2417,catapult_fpga_latency
Throughput,5.900087911309878,catapult,FF,1276,catapult_fpga_latency
Throughput,5.900087911309878,catapult,DSP,0,catapult_fpga_latency
Throughput,5.900087911309878,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.900087911309878,catapult,CLB,400,catapult_fpga_latency
Throughput,5.900087911309878,catapult,LUT,2417,catapult_fpga_latency
Throughput,5.900087911309878,catapult,FF,1276,catapult_fpga_latency
Throughput,5.900087911309878,catapult,DSP,0,catapult_fpga_latency
Throughput,5.900087911309878,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.900087911309878,catapult,CLB,400,catapult_fpga_latency
Throughput,5.900087911309878,catapult,LUT,2417,catapult_fpga_latency
Throughput,5.900087911309878,catapult,FF,1276,catapult_fpga_latency
Throughput,5.900087911309878,catapult,DSP,0,catapult_fpga_latency
Throughput,5.900087911309878,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.900087911309878,catapult,CLB,400,catapult_fpga_latency
Throughput,5.900087911309878,catapult,LUT,2417,catapult_fpga_latency
Throughput,5.900087911309878,catapult,FF,1276,catapult_fpga_latency
Throughput,5.900087911309878,catapult,DSP,0,catapult_fpga_latency
Throughput,5.900087911309878,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.900087911309878,catapult,CLB,400,catapult_fpga_latency
Throughput,5.900087911309878,catapult,LUT,2417,catapult_fpga_latency
Throughput,5.900087911309878,catapult,FF,1276,catapult_fpga_latency
Throughput,5.900087911309878,catapult,DSP,0,catapult_fpga_latency
Throughput,5.900087911309878,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.900087911309878,catapult,CLB,400,catapult_fpga_latency
Throughput,5.900087911309878,catapult,LUT,2417,catapult_fpga_latency
Throughput,5.900087911309878,catapult,FF,1276,catapult_fpga_latency
Throughput,5.900087911309878,catapult,DSP,0,catapult_fpga_latency
Throughput,5.900087911309878,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.8923227825437112,catapult,CLB,678,catapult_fpga_latency
Throughput,3.8923227825437112,catapult,LUT,4323,catapult_fpga_latency
Throughput,3.8923227825437112,catapult,FF,1585,catapult_fpga_latency
Throughput,3.8923227825437112,catapult,DSP,0,catapult_fpga_latency
Throughput,3.8923227825437112,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.1608980124943,catapult,CLB,360,catapult_fpga_latency
Throughput,6.1608980124943,catapult,LUT,2355,catapult_fpga_latency
Throughput,6.1608980124943,catapult,FF,1268,catapult_fpga_latency
Throughput,6.1608980124943,catapult,DSP,0,catapult_fpga_latency
Throughput,6.1608980124943,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.1608980124943,catapult,CLB,360,catapult_fpga_latency
Throughput,6.1608980124943,catapult,LUT,2355,catapult_fpga_latency
Throughput,6.1608980124943,catapult,FF,1268,catapult_fpga_latency
Throughput,6.1608980124943,catapult,DSP,0,catapult_fpga_latency
Throughput,6.1608980124943,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.1608980124943,catapult,CLB,360,catapult_fpga_latency
Throughput,6.1608980124943,catapult,LUT,2355,catapult_fpga_latency
Throughput,6.1608980124943,catapult,FF,1268,catapult_fpga_latency
Throughput,6.1608980124943,catapult,DSP,0,catapult_fpga_latency
Throughput,6.1608980124943,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.1608980124943,catapult,CLB,360,catapult_fpga_latency
Throughput,6.1608980124943,catapult,LUT,2355,catapult_fpga_latency
Throughput,6.1608980124943,catapult,FF,1268,catapult_fpga_latency
Throughput,6.1608980124943,catapult,DSP,0,catapult_fpga_latency
Throughput,6.1608980124943,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.1608980124943,catapult,CLB,360,catapult_fpga_latency
Throughput,6.1608980124943,catapult,LUT,2355,catapult_fpga_latency
Throughput,6.1608980124943,catapult,FF,1268,catapult_fpga_latency
Throughput,6.1608980124943,catapult,DSP,0,catapult_fpga_latency
Throughput,6.1608980124943,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.1608980124943,catapult,CLB,360,catapult_fpga_latency
Throughput,6.1608980124943,catapult,LUT,2355,catapult_fpga_latency
Throughput,6.1608980124943,catapult,FF,1268,catapult_fpga_latency
Throughput,6.1608980124943,catapult,DSP,0,catapult_fpga_latency
Throughput,6.1608980124943,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.1608980124943,catapult,CLB,360,catapult_fpga_latency
Throughput,6.1608980124943,catapult,LUT,2355,catapult_fpga_latency
Throughput,6.1608980124943,catapult,FF,1268,catapult_fpga_latency
Throughput,6.1608980124943,catapult,DSP,0,catapult_fpga_latency
Throughput,6.1608980124943,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.7567574674946558,catapult,CLB,731,catapult_fpga_latency
Throughput,3.7567574674946558,catapult,LUT,4534,catapult_fpga_latency
Throughput,3.7567574674946558,catapult,FF,1607,catapult_fpga_latency
Throughput,3.7567574674946558,catapult,DSP,0,catapult_fpga_latency
Throughput,3.7567574674946558,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.727409664431067,catapult,CLB,546,catapult_fpga_latency
Throughput,5.727409664431067,catapult,LUT,3469,catapult_fpga_latency
Throughput,5.727409664431067,catapult,FF,1500,catapult_fpga_latency
Throughput,5.727409664431067,catapult,DSP,0,catapult_fpga_latency
Throughput,5.727409664431067,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.727409664431067,catapult,CLB,546,catapult_fpga_latency
Throughput,5.727409664431067,catapult,LUT,3469,catapult_fpga_latency
Throughput,5.727409664431067,catapult,FF,1500,catapult_fpga_latency
Throughput,5.727409664431067,catapult,DSP,0,catapult_fpga_latency
Throughput,5.727409664431067,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.727409664431067,catapult,CLB,546,catapult_fpga_latency
Throughput,5.727409664431067,catapult,LUT,3469,catapult_fpga_latency
Throughput,5.727409664431067,catapult,FF,1500,catapult_fpga_latency
Throughput,5.727409664431067,catapult,DSP,0,catapult_fpga_latency
Throughput,5.727409664431067,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.727409664431067,catapult,CLB,546,catapult_fpga_latency
Throughput,5.727409664431067,catapult,LUT,3469,catapult_fpga_latency
Throughput,5.727409664431067,catapult,FF,1500,catapult_fpga_latency
Throughput,5.727409664431067,catapult,DSP,0,catapult_fpga_latency
Throughput,5.727409664431067,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.727409664431067,catapult,CLB,546,catapult_fpga_latency
Throughput,5.727409664431067,catapult,LUT,3469,catapult_fpga_latency
Throughput,5.727409664431067,catapult,FF,1500,catapult_fpga_latency
Throughput,5.727409664431067,catapult,DSP,0,catapult_fpga_latency
Throughput,5.727409664431067,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.727409664431067,catapult,CLB,546,catapult_fpga_latency
Throughput,5.727409664431067,catapult,LUT,3469,catapult_fpga_latency
Throughput,5.727409664431067,catapult,FF,1500,catapult_fpga_latency
Throughput,5.727409664431067,catapult,DSP,0,catapult_fpga_latency
Throughput,5.727409664431067,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.727409664431067,catapult,CLB,546,catapult_fpga_latency
Throughput,5.727409664431067,catapult,LUT,3469,catapult_fpga_latency
Throughput,5.727409664431067,catapult,FF,1500,catapult_fpga_latency
Throughput,5.727409664431067,catapult,DSP,0,catapult_fpga_latency
Throughput,5.727409664431067,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.617513104441221,catapult,CLB,638,catapult_fpga_latency
Throughput,3.617513104441221,catapult,LUT,4035,catapult_fpga_latency
Throughput,3.617513104441221,catapult,FF,1582,catapult_fpga_latency
Throughput,3.617513104441221,catapult,DSP,0,catapult_fpga_latency
Throughput,3.617513104441221,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.6575165765235695,catapult,CLB,301,catapult_fpga_latency
Throughput,5.6575165765235695,catapult,LUT,1986,catapult_fpga_latency
Throughput,5.6575165765235695,catapult,FF,1257,catapult_fpga_latency
Throughput,5.6575165765235695,catapult,DSP,0,catapult_fpga_latency
Throughput,5.6575165765235695,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.6575165765235695,catapult,CLB,301,catapult_fpga_latency
Throughput,5.6575165765235695,catapult,LUT,1986,catapult_fpga_latency
Throughput,5.6575165765235695,catapult,FF,1257,catapult_fpga_latency
Throughput,5.6575165765235695,catapult,DSP,0,catapult_fpga_latency
Throughput,5.6575165765235695,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.6575165765235695,catapult,CLB,301,catapult_fpga_latency
Throughput,5.6575165765235695,catapult,LUT,1986,catapult_fpga_latency
Throughput,5.6575165765235695,catapult,FF,1257,catapult_fpga_latency
Throughput,5.6575165765235695,catapult,DSP,0,catapult_fpga_latency
Throughput,5.6575165765235695,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.6575165765235695,catapult,CLB,301,catapult_fpga_latency
Throughput,5.6575165765235695,catapult,LUT,1986,catapult_fpga_latency
Throughput,5.6575165765235695,catapult,FF,1257,catapult_fpga_latency
Throughput,5.6575165765235695,catapult,DSP,0,catapult_fpga_latency
Throughput,5.6575165765235695,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.6575165765235695,catapult,CLB,301,catapult_fpga_latency
Throughput,5.6575165765235695,catapult,LUT,1986,catapult_fpga_latency
Throughput,5.6575165765235695,catapult,FF,1257,catapult_fpga_latency
Throughput,5.6575165765235695,catapult,DSP,0,catapult_fpga_latency
Throughput,5.6575165765235695,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.6575165765235695,catapult,CLB,301,catapult_fpga_latency
Throughput,5.6575165765235695,catapult,LUT,1986,catapult_fpga_latency
Throughput,5.6575165765235695,catapult,FF,1257,catapult_fpga_latency
Throughput,5.6575165765235695,catapult,DSP,0,catapult_fpga_latency
Throughput,5.6575165765235695,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.6575165765235695,catapult,CLB,301,catapult_fpga_latency
Throughput,5.6575165765235695,catapult,LUT,1986,catapult_fpga_latency
Throughput,5.6575165765235695,catapult,FF,1257,catapult_fpga_latency
Throughput,5.6575165765235695,catapult,DSP,0,catapult_fpga_latency
Throughput,5.6575165765235695,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.4908523447638546,catapult,CLB,843,catapult_fpga_latency
Throughput,2.4908523447638546,catapult,LUT,5028,catapult_fpga_latency
Throughput,2.4908523447638546,catapult,FF,1769,catapult_fpga_latency
Throughput,2.4908523447638546,catapult,DSP,0,catapult_fpga_latency
Throughput,2.4908523447638546,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.3165295834438844,catapult,CLB,583,catapult_fpga_latency
Throughput,3.3165295834438844,catapult,LUT,3658,catapult_fpga_latency
Throughput,3.3165295834438844,catapult,FF,1300,catapult_fpga_latency
Throughput,3.3165295834438844,catapult,DSP,0,catapult_fpga_latency
Throughput,3.3165295834438844,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.3165295834438844,catapult,CLB,583,catapult_fpga_latency
Throughput,3.3165295834438844,catapult,LUT,3658,catapult_fpga_latency
Throughput,3.3165295834438844,catapult,FF,1300,catapult_fpga_latency
Throughput,3.3165295834438844,catapult,DSP,0,catapult_fpga_latency
Throughput,3.3165295834438844,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.3165295834438844,catapult,CLB,583,catapult_fpga_latency
Throughput,3.3165295834438844,catapult,LUT,3658,catapult_fpga_latency
Throughput,3.3165295834438844,catapult,FF,1300,catapult_fpga_latency
Throughput,3.3165295834438844,catapult,DSP,0,catapult_fpga_latency
Throughput,3.3165295834438844,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.3165295834438844,catapult,CLB,583,catapult_fpga_latency
Throughput,3.3165295834438844,catapult,LUT,3658,catapult_fpga_latency
Throughput,3.3165295834438844,catapult,FF,1300,catapult_fpga_latency
Throughput,3.3165295834438844,catapult,DSP,0,catapult_fpga_latency
Throughput,3.3165295834438844,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.3165295834438844,catapult,CLB,583,catapult_fpga_latency
Throughput,3.3165295834438844,catapult,LUT,3658,catapult_fpga_latency
Throughput,3.3165295834438844,catapult,FF,1300,catapult_fpga_latency
Throughput,3.3165295834438844,catapult,DSP,0,catapult_fpga_latency
Throughput,3.3165295834438844,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.3165295834438844,catapult,CLB,583,catapult_fpga_latency
Throughput,3.3165295834438844,catapult,LUT,3658,catapult_fpga_latency
Throughput,3.3165295834438844,catapult,FF,1300,catapult_fpga_latency
Throughput,3.3165295834438844,catapult,DSP,0,catapult_fpga_latency
Throughput,3.3165295834438844,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.3165295834438844,catapult,CLB,583,catapult_fpga_latency
Throughput,3.3165295834438844,catapult,LUT,3658,catapult_fpga_latency
Throughput,3.3165295834438844,catapult,FF,1300,catapult_fpga_latency
Throughput,3.3165295834438844,catapult,DSP,0,catapult_fpga_latency
Throughput,3.3165295834438844,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.606888964778323,catapult,CLB,761,catapult_fpga_latency
Throughput,2.606888964778323,catapult,LUT,4712,catapult_fpga_latency
Throughput,2.606888964778323,catapult,FF,1747,catapult_fpga_latency
Throughput,2.606888964778323,catapult,DSP,0,catapult_fpga_latency
Throughput,2.606888964778323,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.465051490665151,catapult,CLB,629,catapult_fpga_latency
Throughput,3.465051490665151,catapult,LUT,3713,catapult_fpga_latency
Throughput,3.465051490665151,catapult,FF,1295,catapult_fpga_latency
Throughput,3.465051490665151,catapult,DSP,0,catapult_fpga_latency
Throughput,3.465051490665151,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.465051490665151,catapult,CLB,629,catapult_fpga_latency
Throughput,3.465051490665151,catapult,LUT,3713,catapult_fpga_latency
Throughput,3.465051490665151,catapult,FF,1295,catapult_fpga_latency
Throughput,3.465051490665151,catapult,DSP,0,catapult_fpga_latency
Throughput,3.465051490665151,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.465051490665151,catapult,CLB,629,catapult_fpga_latency
Throughput,3.465051490665151,catapult,LUT,3713,catapult_fpga_latency
Throughput,3.465051490665151,catapult,FF,1295,catapult_fpga_latency
Throughput,3.465051490665151,catapult,DSP,0,catapult_fpga_latency
Throughput,3.465051490665151,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.465051490665151,catapult,CLB,629,catapult_fpga_latency
Throughput,3.465051490665151,catapult,LUT,3713,catapult_fpga_latency
Throughput,3.465051490665151,catapult,FF,1295,catapult_fpga_latency
Throughput,3.465051490665151,catapult,DSP,0,catapult_fpga_latency
Throughput,3.465051490665151,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.465051490665151,catapult,CLB,629,catapult_fpga_latency
Throughput,3.465051490665151,catapult,LUT,3713,catapult_fpga_latency
Throughput,3.465051490665151,catapult,FF,1295,catapult_fpga_latency
Throughput,3.465051490665151,catapult,DSP,0,catapult_fpga_latency
Throughput,3.465051490665151,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.465051490665151,catapult,CLB,629,catapult_fpga_latency
Throughput,3.465051490665151,catapult,LUT,3713,catapult_fpga_latency
Throughput,3.465051490665151,catapult,FF,1295,catapult_fpga_latency
Throughput,3.465051490665151,catapult,DSP,0,catapult_fpga_latency
Throughput,3.465051490665151,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.465051490665151,catapult,CLB,629,catapult_fpga_latency
Throughput,3.465051490665151,catapult,LUT,3713,catapult_fpga_latency
Throughput,3.465051490665151,catapult,FF,1295,catapult_fpga_latency
Throughput,3.465051490665151,catapult,DSP,0,catapult_fpga_latency
Throughput,3.465051490665151,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.405714052016349,catapult,CLB,828,catapult_fpga_latency
Throughput,2.405714052016349,catapult,LUT,4977,catapult_fpga_latency
Throughput,2.405714052016349,catapult,FF,1750,catapult_fpga_latency
Throughput,2.405714052016349,catapult,DSP,0,catapult_fpga_latency
Throughput,2.405714052016349,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.3476837376219395,catapult,CLB,689,catapult_fpga_latency
Throughput,3.3476837376219395,catapult,LUT,4172,catapult_fpga_latency
Throughput,3.3476837376219395,catapult,FF,1520,catapult_fpga_latency
Throughput,3.3476837376219395,catapult,DSP,0,catapult_fpga_latency
Throughput,3.3476837376219395,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.276464825511866,catapult,CLB,683,catapult_fpga_latency
Throughput,3.276464825511866,catapult,LUT,4173,catapult_fpga_latency
Throughput,3.276464825511866,catapult,FF,1520,catapult_fpga_latency
Throughput,3.276464825511866,catapult,DSP,0,catapult_fpga_latency
Throughput,3.276464825511866,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.3476837376219395,catapult,CLB,689,catapult_fpga_latency
Throughput,3.3476837376219395,catapult,LUT,4172,catapult_fpga_latency
Throughput,3.3476837376219395,catapult,FF,1520,catapult_fpga_latency
Throughput,3.3476837376219395,catapult,DSP,0,catapult_fpga_latency
Throughput,3.3476837376219395,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.276464825511866,catapult,CLB,683,catapult_fpga_latency
Throughput,3.276464825511866,catapult,LUT,4173,catapult_fpga_latency
Throughput,3.276464825511866,catapult,FF,1520,catapult_fpga_latency
Throughput,3.276464825511866,catapult,DSP,0,catapult_fpga_latency
Throughput,3.276464825511866,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.3476837376219395,catapult,CLB,689,catapult_fpga_latency
Throughput,3.3476837376219395,catapult,LUT,4172,catapult_fpga_latency
Throughput,3.3476837376219395,catapult,FF,1520,catapult_fpga_latency
Throughput,3.3476837376219395,catapult,DSP,0,catapult_fpga_latency
Throughput,3.3476837376219395,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.3476837376219395,catapult,CLB,689,catapult_fpga_latency
Throughput,3.3476837376219395,catapult,LUT,4172,catapult_fpga_latency
Throughput,3.3476837376219395,catapult,FF,1520,catapult_fpga_latency
Throughput,3.3476837376219395,catapult,DSP,0,catapult_fpga_latency
Throughput,3.3476837376219395,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.3476837376219395,catapult,CLB,689,catapult_fpga_latency
Throughput,3.3476837376219395,catapult,LUT,4172,catapult_fpga_latency
Throughput,3.3476837376219395,catapult,FF,1520,catapult_fpga_latency
Throughput,3.3476837376219395,catapult,DSP,0,catapult_fpga_latency
Throughput,3.3476837376219395,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.4252889731811544,catapult,CLB,746,catapult_fpga_latency
Throughput,2.4252889731811544,catapult,LUT,4470,catapult_fpga_latency
Throughput,2.4252889731811544,catapult,FF,1744,catapult_fpga_latency
Throughput,2.4252889731811544,catapult,DSP,0,catapult_fpga_latency
Throughput,2.4252889731811544,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.3231423634188486,catapult,CLB,526,catapult_fpga_latency
Throughput,3.3231423634188486,catapult,LUT,3339,catapult_fpga_latency
Throughput,3.3231423634188486,catapult,FF,1282,catapult_fpga_latency
Throughput,3.3231423634188486,catapult,DSP,0,catapult_fpga_latency
Throughput,3.3231423634188486,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.3231423634188486,catapult,CLB,526,catapult_fpga_latency
Throughput,3.3231423634188486,catapult,LUT,3339,catapult_fpga_latency
Throughput,3.3231423634188486,catapult,FF,1282,catapult_fpga_latency
Throughput,3.3231423634188486,catapult,DSP,0,catapult_fpga_latency
Throughput,3.3231423634188486,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.3231423634188486,catapult,CLB,526,catapult_fpga_latency
Throughput,3.3231423634188486,catapult,LUT,3339,catapult_fpga_latency
Throughput,3.3231423634188486,catapult,FF,1282,catapult_fpga_latency
Throughput,3.3231423634188486,catapult,DSP,0,catapult_fpga_latency
Throughput,3.3231423634188486,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.3231423634188486,catapult,CLB,526,catapult_fpga_latency
Throughput,3.3231423634188486,catapult,LUT,3339,catapult_fpga_latency
Throughput,3.3231423634188486,catapult,FF,1282,catapult_fpga_latency
Throughput,3.3231423634188486,catapult,DSP,0,catapult_fpga_latency
Throughput,3.3231423634188486,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.3231423634188486,catapult,CLB,526,catapult_fpga_latency
Throughput,3.3231423634188486,catapult,LUT,3339,catapult_fpga_latency
Throughput,3.3231423634188486,catapult,FF,1282,catapult_fpga_latency
Throughput,3.3231423634188486,catapult,DSP,0,catapult_fpga_latency
Throughput,3.3231423634188486,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.3231423634188486,catapult,CLB,526,catapult_fpga_latency
Throughput,3.3231423634188486,catapult,LUT,3339,catapult_fpga_latency
Throughput,3.3231423634188486,catapult,FF,1282,catapult_fpga_latency
Throughput,3.3231423634188486,catapult,DSP,0,catapult_fpga_latency
Throughput,3.3231423634188486,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.3231423634188486,catapult,CLB,526,catapult_fpga_latency
Throughput,3.3231423634188486,catapult,LUT,3339,catapult_fpga_latency
Throughput,3.3231423634188486,catapult,FF,1282,catapult_fpga_latency
Throughput,3.3231423634188486,catapult,DSP,0,catapult_fpga_latency
Throughput,3.3231423634188486,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3038608623996517,catapult,CLB,972,catapult_fpga_latency
Throughput,1.3038608623996517,catapult,LUT,5793,catapult_fpga_latency
Throughput,1.3038608623996517,catapult,FF,1586,catapult_fpga_latency
Throughput,1.3038608623996517,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3038608623996517,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.01153818301779,catapult,CLB,902,catapult_fpga_latency
Throughput,2.01153818301779,catapult,LUT,5811,catapult_fpga_latency
Throughput,2.01153818301779,catapult,FF,1467,catapult_fpga_latency
Throughput,2.01153818301779,catapult,DSP,0,catapult_fpga_latency
Throughput,2.01153818301779,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.01153818301779,catapult,CLB,902,catapult_fpga_latency
Throughput,2.01153818301779,catapult,LUT,5811,catapult_fpga_latency
Throughput,2.01153818301779,catapult,FF,1467,catapult_fpga_latency
Throughput,2.01153818301779,catapult,DSP,0,catapult_fpga_latency
Throughput,2.01153818301779,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.01153818301779,catapult,CLB,902,catapult_fpga_latency
Throughput,2.01153818301779,catapult,LUT,5811,catapult_fpga_latency
Throughput,2.01153818301779,catapult,FF,1467,catapult_fpga_latency
Throughput,2.01153818301779,catapult,DSP,0,catapult_fpga_latency
Throughput,2.01153818301779,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.01153818301779,catapult,CLB,902,catapult_fpga_latency
Throughput,2.01153818301779,catapult,LUT,5811,catapult_fpga_latency
Throughput,2.01153818301779,catapult,FF,1467,catapult_fpga_latency
Throughput,2.01153818301779,catapult,DSP,0,catapult_fpga_latency
Throughput,2.01153818301779,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.01153818301779,catapult,CLB,902,catapult_fpga_latency
Throughput,2.01153818301779,catapult,LUT,5811,catapult_fpga_latency
Throughput,2.01153818301779,catapult,FF,1467,catapult_fpga_latency
Throughput,2.01153818301779,catapult,DSP,0,catapult_fpga_latency
Throughput,2.01153818301779,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.01153818301779,catapult,CLB,902,catapult_fpga_latency
Throughput,2.01153818301779,catapult,LUT,5811,catapult_fpga_latency
Throughput,2.01153818301779,catapult,FF,1467,catapult_fpga_latency
Throughput,2.01153818301779,catapult,DSP,0,catapult_fpga_latency
Throughput,2.01153818301779,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.01153818301779,catapult,CLB,902,catapult_fpga_latency
Throughput,2.01153818301779,catapult,LUT,5811,catapult_fpga_latency
Throughput,2.01153818301779,catapult,FF,1467,catapult_fpga_latency
Throughput,2.01153818301779,catapult,DSP,0,catapult_fpga_latency
Throughput,2.01153818301779,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3273919270677779,catapult,CLB,886,catapult_fpga_latency
Throughput,1.3273919270677779,catapult,LUT,5384,catapult_fpga_latency
Throughput,1.3273919270677779,catapult,FF,1569,catapult_fpga_latency
Throughput,1.3273919270677779,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3273919270677779,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9696011754579816,catapult,CLB,1005,catapult_fpga_latency
Throughput,1.9696011754579816,catapult,LUT,6199,catapult_fpga_latency
Throughput,1.9696011754579816,catapult,FF,1456,catapult_fpga_latency
Throughput,1.9696011754579816,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9696011754579816,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9696011754579816,catapult,CLB,1005,catapult_fpga_latency
Throughput,1.9696011754579816,catapult,LUT,6199,catapult_fpga_latency
Throughput,1.9696011754579816,catapult,FF,1456,catapult_fpga_latency
Throughput,1.9696011754579816,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9696011754579816,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9696011754579816,catapult,CLB,1005,catapult_fpga_latency
Throughput,1.9696011754579816,catapult,LUT,6199,catapult_fpga_latency
Throughput,1.9696011754579816,catapult,FF,1456,catapult_fpga_latency
Throughput,1.9696011754579816,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9696011754579816,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9696011754579816,catapult,CLB,1005,catapult_fpga_latency
Throughput,1.9696011754579816,catapult,LUT,6199,catapult_fpga_latency
Throughput,1.9696011754579816,catapult,FF,1456,catapult_fpga_latency
Throughput,1.9696011754579816,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9696011754579816,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9696011754579816,catapult,CLB,1005,catapult_fpga_latency
Throughput,1.9696011754579816,catapult,LUT,6199,catapult_fpga_latency
Throughput,1.9696011754579816,catapult,FF,1456,catapult_fpga_latency
Throughput,1.9696011754579816,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9696011754579816,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9696011754579816,catapult,CLB,1005,catapult_fpga_latency
Throughput,1.9696011754579816,catapult,LUT,6199,catapult_fpga_latency
Throughput,1.9696011754579816,catapult,FF,1456,catapult_fpga_latency
Throughput,1.9696011754579816,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9696011754579816,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9696011754579816,catapult,CLB,1005,catapult_fpga_latency
Throughput,1.9696011754579816,catapult,LUT,6199,catapult_fpga_latency
Throughput,1.9696011754579816,catapult,FF,1456,catapult_fpga_latency
Throughput,1.9696011754579816,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9696011754579816,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.333331555557926,catapult,CLB,1025,catapult_fpga_latency
Throughput,1.333331555557926,catapult,LUT,6064,catapult_fpga_latency
Throughput,1.333331555557926,catapult,FF,1584,catapult_fpga_latency
Throughput,1.333331555557926,catapult,DSP,0,catapult_fpga_latency
Throughput,1.333331555557926,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9228254766684358,catapult,CLB,994,catapult_fpga_latency
Throughput,1.9228254766684358,catapult,LUT,6587,catapult_fpga_latency
Throughput,1.9228254766684358,catapult,FF,1625,catapult_fpga_latency
Throughput,1.9228254766684358,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9228254766684358,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9228254766684358,catapult,CLB,994,catapult_fpga_latency
Throughput,1.9228254766684358,catapult,LUT,6587,catapult_fpga_latency
Throughput,1.9228254766684358,catapult,FF,1625,catapult_fpga_latency
Throughput,1.9228254766684358,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9228254766684358,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9228254766684358,catapult,CLB,994,catapult_fpga_latency
Throughput,1.9228254766684358,catapult,LUT,6587,catapult_fpga_latency
Throughput,1.9228254766684358,catapult,FF,1625,catapult_fpga_latency
Throughput,1.9228254766684358,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9228254766684358,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9228254766684358,catapult,CLB,994,catapult_fpga_latency
Throughput,1.9228254766684358,catapult,LUT,6587,catapult_fpga_latency
Throughput,1.9228254766684358,catapult,FF,1625,catapult_fpga_latency
Throughput,1.9228254766684358,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9228254766684358,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9228254766684358,catapult,CLB,994,catapult_fpga_latency
Throughput,1.9228254766684358,catapult,LUT,6587,catapult_fpga_latency
Throughput,1.9228254766684358,catapult,FF,1625,catapult_fpga_latency
Throughput,1.9228254766684358,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9228254766684358,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9228254766684358,catapult,CLB,994,catapult_fpga_latency
Throughput,1.9228254766684358,catapult,LUT,6587,catapult_fpga_latency
Throughput,1.9228254766684358,catapult,FF,1625,catapult_fpga_latency
Throughput,1.9228254766684358,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9228254766684358,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2714170196967924,catapult,CLB,842,catapult_fpga_latency
Throughput,1.2714170196967924,catapult,LUT,5142,catapult_fpga_latency
Throughput,1.2714170196967924,catapult,FF,1568,catapult_fpga_latency
Throughput,1.2714170196967924,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2714170196967924,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9886052916786812,catapult,CLB,852,catapult_fpga_latency
Throughput,1.9886052916786812,catapult,LUT,5657,catapult_fpga_latency
Throughput,1.9886052916786812,catapult,FF,1453,catapult_fpga_latency
Throughput,1.9886052916786812,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9886052916786812,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9886052916786812,catapult,CLB,852,catapult_fpga_latency
Throughput,1.9886052916786812,catapult,LUT,5657,catapult_fpga_latency
Throughput,1.9886052916786812,catapult,FF,1453,catapult_fpga_latency
Throughput,1.9886052916786812,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9886052916786812,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9886052916786812,catapult,CLB,852,catapult_fpga_latency
Throughput,1.9886052916786812,catapult,LUT,5657,catapult_fpga_latency
Throughput,1.9886052916786812,catapult,FF,1453,catapult_fpga_latency
Throughput,1.9886052916786812,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9886052916786812,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9886052916786812,catapult,CLB,852,catapult_fpga_latency
Throughput,1.9886052916786812,catapult,LUT,5657,catapult_fpga_latency
Throughput,1.9886052916786812,catapult,FF,1453,catapult_fpga_latency
Throughput,1.9886052916786812,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9886052916786812,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9886052916786812,catapult,CLB,852,catapult_fpga_latency
Throughput,1.9886052916786812,catapult,LUT,5657,catapult_fpga_latency
Throughput,1.9886052916786812,catapult,FF,1453,catapult_fpga_latency
Throughput,1.9886052916786812,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9886052916786812,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9886052916786812,catapult,CLB,852,catapult_fpga_latency
Throughput,1.9886052916786812,catapult,LUT,5657,catapult_fpga_latency
Throughput,1.9886052916786812,catapult,FF,1453,catapult_fpga_latency
Throughput,1.9886052916786812,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9886052916786812,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9886052916786812,catapult,CLB,852,catapult_fpga_latency
Throughput,1.9886052916786812,catapult,LUT,5657,catapult_fpga_latency
Throughput,1.9886052916786812,catapult,FF,1453,catapult_fpga_latency
Throughput,1.9886052916786812,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9886052916786812,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2620844586919755,catapult,CLB,1096,catapult_fpga_latency
Throughput,1.2620844586919755,catapult,LUT,6454,catapult_fpga_latency
Throughput,1.2620844586919755,catapult,FF,1911,catapult_fpga_latency
Throughput,1.2620844586919755,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2620844586919755,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4086272786307017,catapult,CLB,1027,catapult_fpga_latency
Throughput,1.4086272786307017,catapult,LUT,6313,catapult_fpga_latency
Throughput,1.4086272786307017,catapult,FF,1440,catapult_fpga_latency
Throughput,1.4086272786307017,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4086272786307017,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4086272786307017,catapult,CLB,1027,catapult_fpga_latency
Throughput,1.4086272786307017,catapult,LUT,6313,catapult_fpga_latency
Throughput,1.4086272786307017,catapult,FF,1440,catapult_fpga_latency
Throughput,1.4086272786307017,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4086272786307017,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4086272786307017,catapult,CLB,1027,catapult_fpga_latency
Throughput,1.4086272786307017,catapult,LUT,6313,catapult_fpga_latency
Throughput,1.4086272786307017,catapult,FF,1440,catapult_fpga_latency
Throughput,1.4086272786307017,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4086272786307017,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4086272786307017,catapult,CLB,1027,catapult_fpga_latency
Throughput,1.4086272786307017,catapult,LUT,6313,catapult_fpga_latency
Throughput,1.4086272786307017,catapult,FF,1440,catapult_fpga_latency
Throughput,1.4086272786307017,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4086272786307017,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4086272786307017,catapult,CLB,1027,catapult_fpga_latency
Throughput,1.4086272786307017,catapult,LUT,6313,catapult_fpga_latency
Throughput,1.4086272786307017,catapult,FF,1440,catapult_fpga_latency
Throughput,1.4086272786307017,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4086272786307017,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4086272786307017,catapult,CLB,1027,catapult_fpga_latency
Throughput,1.4086272786307017,catapult,LUT,6313,catapult_fpga_latency
Throughput,1.4086272786307017,catapult,FF,1440,catapult_fpga_latency
Throughput,1.4086272786307017,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4086272786307017,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4086272786307017,catapult,CLB,1027,catapult_fpga_latency
Throughput,1.4086272786307017,catapult,LUT,6313,catapult_fpga_latency
Throughput,1.4086272786307017,catapult,FF,1440,catapult_fpga_latency
Throughput,1.4086272786307017,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4086272786307017,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2778017720554975,catapult,CLB,1045,catapult_fpga_latency
Throughput,1.2778017720554975,catapult,LUT,6279,catapult_fpga_latency
Throughput,1.2778017720554975,catapult,FF,1900,catapult_fpga_latency
Throughput,1.2778017720554975,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2778017720554975,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3250210347089262,catapult,CLB,984,catapult_fpga_latency
Throughput,1.3250210347089262,catapult,LUT,6120,catapult_fpga_latency
Throughput,1.3250210347089262,catapult,FF,1428,catapult_fpga_latency
Throughput,1.3250210347089262,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3250210347089262,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3250210347089262,catapult,CLB,984,catapult_fpga_latency
Throughput,1.3250210347089262,catapult,LUT,6120,catapult_fpga_latency
Throughput,1.3250210347089262,catapult,FF,1428,catapult_fpga_latency
Throughput,1.3250210347089262,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3250210347089262,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3250210347089262,catapult,CLB,984,catapult_fpga_latency
Throughput,1.3250210347089262,catapult,LUT,6120,catapult_fpga_latency
Throughput,1.3250210347089262,catapult,FF,1428,catapult_fpga_latency
Throughput,1.3250210347089262,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3250210347089262,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3250210347089262,catapult,CLB,984,catapult_fpga_latency
Throughput,1.3250210347089262,catapult,LUT,6120,catapult_fpga_latency
Throughput,1.3250210347089262,catapult,FF,1428,catapult_fpga_latency
Throughput,1.3250210347089262,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3250210347089262,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3250210347089262,catapult,CLB,984,catapult_fpga_latency
Throughput,1.3250210347089262,catapult,LUT,6120,catapult_fpga_latency
Throughput,1.3250210347089262,catapult,FF,1428,catapult_fpga_latency
Throughput,1.3250210347089262,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3250210347089262,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3250210347089262,catapult,CLB,984,catapult_fpga_latency
Throughput,1.3250210347089262,catapult,LUT,6120,catapult_fpga_latency
Throughput,1.3250210347089262,catapult,FF,1428,catapult_fpga_latency
Throughput,1.3250210347089262,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3250210347089262,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3250210347089262,catapult,CLB,984,catapult_fpga_latency
Throughput,1.3250210347089262,catapult,LUT,6120,catapult_fpga_latency
Throughput,1.3250210347089262,catapult,FF,1428,catapult_fpga_latency
Throughput,1.3250210347089262,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3250210347089262,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3097353941583183,catapult,CLB,1047,catapult_fpga_latency
Throughput,1.3097353941583183,catapult,LUT,6444,catapult_fpga_latency
Throughput,1.3097353941583183,catapult,FF,1908,catapult_fpga_latency
Throughput,1.3097353941583183,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3097353941583183,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2891831091229042,catapult,CLB,1129,catapult_fpga_latency
Throughput,1.2891831091229042,catapult,LUT,7308,catapult_fpga_latency
Throughput,1.2891831091229042,catapult,FF,1480,catapult_fpga_latency
Throughput,1.2891831091229042,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2891831091229042,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2891831091229042,catapult,CLB,1129,catapult_fpga_latency
Throughput,1.2891831091229042,catapult,LUT,7308,catapult_fpga_latency
Throughput,1.2891831091229042,catapult,FF,1480,catapult_fpga_latency
Throughput,1.2891831091229042,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2891831091229042,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2891831091229042,catapult,CLB,1129,catapult_fpga_latency
Throughput,1.2891831091229042,catapult,LUT,7308,catapult_fpga_latency
Throughput,1.2891831091229042,catapult,FF,1480,catapult_fpga_latency
Throughput,1.2891831091229042,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2891831091229042,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2891831091229042,catapult,CLB,1129,catapult_fpga_latency
Throughput,1.2891831091229042,catapult,LUT,7308,catapult_fpga_latency
Throughput,1.2891831091229042,catapult,FF,1480,catapult_fpga_latency
Throughput,1.2891831091229042,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2891831091229042,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2891831091229042,catapult,CLB,1129,catapult_fpga_latency
Throughput,1.2891831091229042,catapult,LUT,7308,catapult_fpga_latency
Throughput,1.2891831091229042,catapult,FF,1480,catapult_fpga_latency
Throughput,1.2891831091229042,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2891831091229042,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2891831091229042,catapult,CLB,1129,catapult_fpga_latency
Throughput,1.2891831091229042,catapult,LUT,7308,catapult_fpga_latency
Throughput,1.2891831091229042,catapult,FF,1480,catapult_fpga_latency
Throughput,1.2891831091229042,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2891831091229042,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2891831091229042,catapult,CLB,1129,catapult_fpga_latency
Throughput,1.2891831091229042,catapult,LUT,7308,catapult_fpga_latency
Throughput,1.2891831091229042,catapult,FF,1480,catapult_fpga_latency
Throughput,1.2891831091229042,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2891831091229042,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3252317499022643,catapult,CLB,1051,catapult_fpga_latency
Throughput,1.3252317499022643,catapult,LUT,6225,catapult_fpga_latency
Throughput,1.3252317499022643,catapult,FF,1899,catapult_fpga_latency
Throughput,1.3252317499022643,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3252317499022643,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.346262841664681,catapult,CLB,879,catapult_fpga_latency
Throughput,1.346262841664681,catapult,LUT,5851,catapult_fpga_latency
Throughput,1.346262841664681,catapult,FF,1423,catapult_fpga_latency
Throughput,1.346262841664681,catapult,DSP,0,catapult_fpga_latency
Throughput,1.346262841664681,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.346262841664681,catapult,CLB,879,catapult_fpga_latency
Throughput,1.346262841664681,catapult,LUT,5851,catapult_fpga_latency
Throughput,1.346262841664681,catapult,FF,1423,catapult_fpga_latency
Throughput,1.346262841664681,catapult,DSP,0,catapult_fpga_latency
Throughput,1.346262841664681,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.346262841664681,catapult,CLB,879,catapult_fpga_latency
Throughput,1.346262841664681,catapult,LUT,5851,catapult_fpga_latency
Throughput,1.346262841664681,catapult,FF,1423,catapult_fpga_latency
Throughput,1.346262841664681,catapult,DSP,0,catapult_fpga_latency
Throughput,1.346262841664681,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.346262841664681,catapult,CLB,879,catapult_fpga_latency
Throughput,1.346262841664681,catapult,LUT,5851,catapult_fpga_latency
Throughput,1.346262841664681,catapult,FF,1423,catapult_fpga_latency
Throughput,1.346262841664681,catapult,DSP,0,catapult_fpga_latency
Throughput,1.346262841664681,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.346262841664681,catapult,CLB,879,catapult_fpga_latency
Throughput,1.346262841664681,catapult,LUT,5851,catapult_fpga_latency
Throughput,1.346262841664681,catapult,FF,1423,catapult_fpga_latency
Throughput,1.346262841664681,catapult,DSP,0,catapult_fpga_latency
Throughput,1.346262841664681,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.346262841664681,catapult,CLB,879,catapult_fpga_latency
Throughput,1.346262841664681,catapult,LUT,5851,catapult_fpga_latency
Throughput,1.346262841664681,catapult,FF,1423,catapult_fpga_latency
Throughput,1.346262841664681,catapult,DSP,0,catapult_fpga_latency
Throughput,1.346262841664681,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.346262841664681,catapult,CLB,879,catapult_fpga_latency
Throughput,1.346262841664681,catapult,LUT,5851,catapult_fpga_latency
Throughput,1.346262841664681,catapult,FF,1423,catapult_fpga_latency
Throughput,1.346262841664681,catapult,DSP,0,catapult_fpga_latency
Throughput,1.346262841664681,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.268454077520033,catapult,CLB,807,catapult_fpga_latency
Throughput,5.268454077520033,catapult,LUT,5127,catapult_fpga_latency
Throughput,5.268454077520033,catapult,FF,1541,catapult_fpga_latency
Throughput,5.268454077520033,catapult,DSP,0,catapult_fpga_latency
Throughput,5.268454077520033,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.657633868663694,catapult,CLB,442,catapult_fpga_latency
Throughput,8.657633868663694,catapult,LUT,2610,catapult_fpga_latency
Throughput,8.657633868663694,catapult,FF,1340,catapult_fpga_latency
Throughput,8.657633868663694,catapult,DSP,0,catapult_fpga_latency
Throughput,8.657633868663694,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.657633868663694,catapult,CLB,442,catapult_fpga_latency
Throughput,8.657633868663694,catapult,LUT,2610,catapult_fpga_latency
Throughput,8.657633868663694,catapult,FF,1340,catapult_fpga_latency
Throughput,8.657633868663694,catapult,DSP,0,catapult_fpga_latency
Throughput,8.657633868663694,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.657633868663694,catapult,CLB,442,catapult_fpga_latency
Throughput,8.657633868663694,catapult,LUT,2610,catapult_fpga_latency
Throughput,8.657633868663694,catapult,FF,1340,catapult_fpga_latency
Throughput,8.657633868663694,catapult,DSP,0,catapult_fpga_latency
Throughput,8.657633868663694,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.657633868663694,catapult,CLB,442,catapult_fpga_latency
Throughput,8.657633868663694,catapult,LUT,2610,catapult_fpga_latency
Throughput,8.657633868663694,catapult,FF,1340,catapult_fpga_latency
Throughput,8.657633868663694,catapult,DSP,0,catapult_fpga_latency
Throughput,8.657633868663694,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.657633868663694,catapult,CLB,442,catapult_fpga_latency
Throughput,8.657633868663694,catapult,LUT,2610,catapult_fpga_latency
Throughput,8.657633868663694,catapult,FF,1340,catapult_fpga_latency
Throughput,8.657633868663694,catapult,DSP,0,catapult_fpga_latency
Throughput,8.657633868663694,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.657633868663694,catapult,CLB,442,catapult_fpga_latency
Throughput,8.657633868663694,catapult,LUT,2610,catapult_fpga_latency
Throughput,8.657633868663694,catapult,FF,1340,catapult_fpga_latency
Throughput,8.657633868663694,catapult,DSP,0,catapult_fpga_latency
Throughput,8.657633868663694,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.657633868663694,catapult,CLB,442,catapult_fpga_latency
Throughput,8.657633868663694,catapult,LUT,2610,catapult_fpga_latency
Throughput,8.657633868663694,catapult,FF,1340,catapult_fpga_latency
Throughput,8.657633868663694,catapult,DSP,0,catapult_fpga_latency
Throughput,8.657633868663694,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.803897897828181,catapult,CLB,827,catapult_fpga_latency
Throughput,5.803897897828181,catapult,LUT,5020,catapult_fpga_latency
Throughput,5.803897897828181,catapult,FF,1537,catapult_fpga_latency
Throughput,5.803897897828181,catapult,DSP,0,catapult_fpga_latency
Throughput,5.803897897828181,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.993285640062348,catapult,CLB,451,catapult_fpga_latency
Throughput,7.993285640062348,catapult,LUT,3080,catapult_fpga_latency
Throughput,7.993285640062348,catapult,FF,1322,catapult_fpga_latency
Throughput,7.993285640062348,catapult,DSP,0,catapult_fpga_latency
Throughput,7.993285640062348,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.993285640062348,catapult,CLB,451,catapult_fpga_latency
Throughput,7.993285640062348,catapult,LUT,3080,catapult_fpga_latency
Throughput,7.993285640062348,catapult,FF,1322,catapult_fpga_latency
Throughput,7.993285640062348,catapult,DSP,0,catapult_fpga_latency
Throughput,7.993285640062348,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.993285640062348,catapult,CLB,451,catapult_fpga_latency
Throughput,7.993285640062348,catapult,LUT,3080,catapult_fpga_latency
Throughput,7.993285640062348,catapult,FF,1322,catapult_fpga_latency
Throughput,7.993285640062348,catapult,DSP,0,catapult_fpga_latency
Throughput,7.993285640062348,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.993285640062348,catapult,CLB,451,catapult_fpga_latency
Throughput,7.993285640062348,catapult,LUT,3080,catapult_fpga_latency
Throughput,7.993285640062348,catapult,FF,1322,catapult_fpga_latency
Throughput,7.993285640062348,catapult,DSP,0,catapult_fpga_latency
Throughput,7.993285640062348,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.993285640062348,catapult,CLB,451,catapult_fpga_latency
Throughput,7.993285640062348,catapult,LUT,3080,catapult_fpga_latency
Throughput,7.993285640062348,catapult,FF,1322,catapult_fpga_latency
Throughput,7.993285640062348,catapult,DSP,0,catapult_fpga_latency
Throughput,7.993285640062348,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.993285640062348,catapult,CLB,451,catapult_fpga_latency
Throughput,7.993285640062348,catapult,LUT,3080,catapult_fpga_latency
Throughput,7.993285640062348,catapult,FF,1322,catapult_fpga_latency
Throughput,7.993285640062348,catapult,DSP,0,catapult_fpga_latency
Throughput,7.993285640062348,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.993285640062348,catapult,CLB,451,catapult_fpga_latency
Throughput,7.993285640062348,catapult,LUT,3080,catapult_fpga_latency
Throughput,7.993285640062348,catapult,FF,1322,catapult_fpga_latency
Throughput,7.993285640062348,catapult,DSP,0,catapult_fpga_latency
Throughput,7.993285640062348,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.503032170726071,catapult,CLB,797,catapult_fpga_latency
Throughput,5.503032170726071,catapult,LUT,4867,catapult_fpga_latency
Throughput,5.503032170726071,catapult,FF,1537,catapult_fpga_latency
Throughput,5.503032170726071,catapult,DSP,0,catapult_fpga_latency
Throughput,5.503032170726071,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.083159545403106,catapult,CLB,599,catapult_fpga_latency
Throughput,8.083159545403106,catapult,LUT,3845,catapult_fpga_latency
Throughput,8.083159545403106,catapult,FF,1561,catapult_fpga_latency
Throughput,8.083159545403106,catapult,DSP,0,catapult_fpga_latency
Throughput,8.083159545403106,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.083159545403106,catapult,CLB,599,catapult_fpga_latency
Throughput,8.083159545403106,catapult,LUT,3845,catapult_fpga_latency
Throughput,8.083159545403106,catapult,FF,1561,catapult_fpga_latency
Throughput,8.083159545403106,catapult,DSP,0,catapult_fpga_latency
Throughput,8.083159545403106,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.083159545403106,catapult,CLB,599,catapult_fpga_latency
Throughput,8.083159545403106,catapult,LUT,3845,catapult_fpga_latency
Throughput,8.083159545403106,catapult,FF,1561,catapult_fpga_latency
Throughput,8.083159545403106,catapult,DSP,0,catapult_fpga_latency
Throughput,8.083159545403106,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.083159545403106,catapult,CLB,599,catapult_fpga_latency
Throughput,8.083159545403106,catapult,LUT,3845,catapult_fpga_latency
Throughput,8.083159545403106,catapult,FF,1561,catapult_fpga_latency
Throughput,8.083159545403106,catapult,DSP,0,catapult_fpga_latency
Throughput,8.083159545403106,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.083159545403106,catapult,CLB,599,catapult_fpga_latency
Throughput,8.083159545403106,catapult,LUT,3845,catapult_fpga_latency
Throughput,8.083159545403106,catapult,FF,1561,catapult_fpga_latency
Throughput,8.083159545403106,catapult,DSP,0,catapult_fpga_latency
Throughput,8.083159545403106,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.083159545403106,catapult,CLB,599,catapult_fpga_latency
Throughput,8.083159545403106,catapult,LUT,3845,catapult_fpga_latency
Throughput,8.083159545403106,catapult,FF,1561,catapult_fpga_latency
Throughput,8.083159545403106,catapult,DSP,0,catapult_fpga_latency
Throughput,8.083159545403106,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.083159545403106,catapult,CLB,599,catapult_fpga_latency
Throughput,8.083159545403106,catapult,LUT,3845,catapult_fpga_latency
Throughput,8.083159545403106,catapult,FF,1561,catapult_fpga_latency
Throughput,8.083159545403106,catapult,DSP,0,catapult_fpga_latency
Throughput,8.083159545403106,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.693885336537092,catapult,CLB,830,catapult_fpga_latency
Throughput,5.693885336537092,catapult,LUT,5109,catapult_fpga_latency
Throughput,5.693885336537092,catapult,FF,1528,catapult_fpga_latency
Throughput,5.693885336537092,catapult,DSP,0,catapult_fpga_latency
Throughput,5.693885336537092,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.690135826822974,catapult,CLB,363,catapult_fpga_latency
Throughput,8.690135826822974,catapult,LUT,2485,catapult_fpga_latency
Throughput,8.690135826822974,catapult,FF,1318,catapult_fpga_latency
Throughput,8.690135826822974,catapult,DSP,0,catapult_fpga_latency
Throughput,8.690135826822974,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.690135826822974,catapult,CLB,363,catapult_fpga_latency
Throughput,8.690135826822974,catapult,LUT,2485,catapult_fpga_latency
Throughput,8.690135826822974,catapult,FF,1318,catapult_fpga_latency
Throughput,8.690135826822974,catapult,DSP,0,catapult_fpga_latency
Throughput,8.690135826822974,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.690135826822974,catapult,CLB,363,catapult_fpga_latency
Throughput,8.690135826822974,catapult,LUT,2485,catapult_fpga_latency
Throughput,8.690135826822974,catapult,FF,1318,catapult_fpga_latency
Throughput,8.690135826822974,catapult,DSP,0,catapult_fpga_latency
Throughput,8.690135826822974,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.690135826822974,catapult,CLB,363,catapult_fpga_latency
Throughput,8.690135826822974,catapult,LUT,2485,catapult_fpga_latency
Throughput,8.690135826822974,catapult,FF,1318,catapult_fpga_latency
Throughput,8.690135826822974,catapult,DSP,0,catapult_fpga_latency
Throughput,8.690135826822974,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.690135826822974,catapult,CLB,363,catapult_fpga_latency
Throughput,8.690135826822974,catapult,LUT,2485,catapult_fpga_latency
Throughput,8.690135826822974,catapult,FF,1318,catapult_fpga_latency
Throughput,8.690135826822974,catapult,DSP,0,catapult_fpga_latency
Throughput,8.690135826822974,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.690135826822974,catapult,CLB,363,catapult_fpga_latency
Throughput,8.690135826822974,catapult,LUT,2485,catapult_fpga_latency
Throughput,8.690135826822974,catapult,FF,1318,catapult_fpga_latency
Throughput,8.690135826822974,catapult,DSP,0,catapult_fpga_latency
Throughput,8.690135826822974,catapult,BRAM,0,catapult_fpga_latency
Throughput,8.690135826822974,catapult,CLB,363,catapult_fpga_latency
Throughput,8.690135826822974,catapult,LUT,2485,catapult_fpga_latency
Throughput,8.690135826822974,catapult,FF,1318,catapult_fpga_latency
Throughput,8.690135826822974,catapult,DSP,0,catapult_fpga_latency
Throughput,8.690135826822974,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.6785668303628904,catapult,CLB,906,catapult_fpga_latency
Throughput,3.6785668303628904,catapult,LUT,5328,catapult_fpga_latency
Throughput,3.6785668303628904,catapult,FF,1806,catapult_fpga_latency
Throughput,3.6785668303628904,catapult,DSP,0,catapult_fpga_latency
Throughput,3.6785668303628904,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.9625575036350735,catapult,CLB,626,catapult_fpga_latency
Throughput,4.9625575036350735,catapult,LUT,3866,catapult_fpga_latency
Throughput,4.9625575036350735,catapult,FF,1366,catapult_fpga_latency
Throughput,4.9625575036350735,catapult,DSP,0,catapult_fpga_latency
Throughput,4.9625575036350735,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.9625575036350735,catapult,CLB,626,catapult_fpga_latency
Throughput,4.9625575036350735,catapult,LUT,3866,catapult_fpga_latency
Throughput,4.9625575036350735,catapult,FF,1366,catapult_fpga_latency
Throughput,4.9625575036350735,catapult,DSP,0,catapult_fpga_latency
Throughput,4.9625575036350735,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.9625575036350735,catapult,CLB,626,catapult_fpga_latency
Throughput,4.9625575036350735,catapult,LUT,3866,catapult_fpga_latency
Throughput,4.9625575036350735,catapult,FF,1366,catapult_fpga_latency
Throughput,4.9625575036350735,catapult,DSP,0,catapult_fpga_latency
Throughput,4.9625575036350735,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.9625575036350735,catapult,CLB,626,catapult_fpga_latency
Throughput,4.9625575036350735,catapult,LUT,3866,catapult_fpga_latency
Throughput,4.9625575036350735,catapult,FF,1366,catapult_fpga_latency
Throughput,4.9625575036350735,catapult,DSP,0,catapult_fpga_latency
Throughput,4.9625575036350735,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.9625575036350735,catapult,CLB,626,catapult_fpga_latency
Throughput,4.9625575036350735,catapult,LUT,3866,catapult_fpga_latency
Throughput,4.9625575036350735,catapult,FF,1366,catapult_fpga_latency
Throughput,4.9625575036350735,catapult,DSP,0,catapult_fpga_latency
Throughput,4.9625575036350735,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.9625575036350735,catapult,CLB,626,catapult_fpga_latency
Throughput,4.9625575036350735,catapult,LUT,3866,catapult_fpga_latency
Throughput,4.9625575036350735,catapult,FF,1366,catapult_fpga_latency
Throughput,4.9625575036350735,catapult,DSP,0,catapult_fpga_latency
Throughput,4.9625575036350735,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.9625575036350735,catapult,CLB,626,catapult_fpga_latency
Throughput,4.9625575036350735,catapult,LUT,3866,catapult_fpga_latency
Throughput,4.9625575036350735,catapult,FF,1366,catapult_fpga_latency
Throughput,4.9625575036350735,catapult,DSP,0,catapult_fpga_latency
Throughput,4.9625575036350735,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.532969672988327,catapult,CLB,865,catapult_fpga_latency
Throughput,3.532969672988327,catapult,LUT,5069,catapult_fpga_latency
Throughput,3.532969672988327,catapult,FF,1790,catapult_fpga_latency
Throughput,3.532969672988327,catapult,DSP,0,catapult_fpga_latency
Throughput,3.532969672988327,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.903643407051439,catapult,CLB,620,catapult_fpga_latency
Throughput,4.903643407051439,catapult,LUT,3833,catapult_fpga_latency
Throughput,4.903643407051439,catapult,FF,1356,catapult_fpga_latency
Throughput,4.903643407051439,catapult,DSP,0,catapult_fpga_latency
Throughput,4.903643407051439,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.903643407051439,catapult,CLB,620,catapult_fpga_latency
Throughput,4.903643407051439,catapult,LUT,3833,catapult_fpga_latency
Throughput,4.903643407051439,catapult,FF,1356,catapult_fpga_latency
Throughput,4.903643407051439,catapult,DSP,0,catapult_fpga_latency
Throughput,4.903643407051439,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.903643407051439,catapult,CLB,620,catapult_fpga_latency
Throughput,4.903643407051439,catapult,LUT,3833,catapult_fpga_latency
Throughput,4.903643407051439,catapult,FF,1356,catapult_fpga_latency
Throughput,4.903643407051439,catapult,DSP,0,catapult_fpga_latency
Throughput,4.903643407051439,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.903643407051439,catapult,CLB,620,catapult_fpga_latency
Throughput,4.903643407051439,catapult,LUT,3833,catapult_fpga_latency
Throughput,4.903643407051439,catapult,FF,1356,catapult_fpga_latency
Throughput,4.903643407051439,catapult,DSP,0,catapult_fpga_latency
Throughput,4.903643407051439,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.903643407051439,catapult,CLB,620,catapult_fpga_latency
Throughput,4.903643407051439,catapult,LUT,3833,catapult_fpga_latency
Throughput,4.903643407051439,catapult,FF,1356,catapult_fpga_latency
Throughput,4.903643407051439,catapult,DSP,0,catapult_fpga_latency
Throughput,4.903643407051439,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.903643407051439,catapult,CLB,620,catapult_fpga_latency
Throughput,4.903643407051439,catapult,LUT,3833,catapult_fpga_latency
Throughput,4.903643407051439,catapult,FF,1356,catapult_fpga_latency
Throughput,4.903643407051439,catapult,DSP,0,catapult_fpga_latency
Throughput,4.903643407051439,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.808778906772203,catapult,CLB,620,catapult_fpga_latency
Throughput,4.808778906772203,catapult,LUT,3836,catapult_fpga_latency
Throughput,4.808778906772203,catapult,FF,1356,catapult_fpga_latency
Throughput,4.808778906772203,catapult,DSP,0,catapult_fpga_latency
Throughput,4.808778906772203,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.6520208457349876,catapult,CLB,879,catapult_fpga_latency
Throughput,3.6520208457349876,catapult,LUT,5242,catapult_fpga_latency
Throughput,3.6520208457349876,catapult,FF,1796,catapult_fpga_latency
Throughput,3.6520208457349876,catapult,DSP,0,catapult_fpga_latency
Throughput,3.6520208457349876,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.845571632085437,catapult,CLB,748,catapult_fpga_latency
Throughput,4.845571632085437,catapult,LUT,4744,catapult_fpga_latency
Throughput,4.845571632085437,catapult,FF,1584,catapult_fpga_latency
Throughput,4.845571632085437,catapult,DSP,0,catapult_fpga_latency
Throughput,4.845571632085437,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.845571632085437,catapult,CLB,748,catapult_fpga_latency
Throughput,4.845571632085437,catapult,LUT,4744,catapult_fpga_latency
Throughput,4.845571632085437,catapult,FF,1584,catapult_fpga_latency
Throughput,4.845571632085437,catapult,DSP,0,catapult_fpga_latency
Throughput,4.845571632085437,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.845571632085437,catapult,CLB,748,catapult_fpga_latency
Throughput,4.845571632085437,catapult,LUT,4744,catapult_fpga_latency
Throughput,4.845571632085437,catapult,FF,1584,catapult_fpga_latency
Throughput,4.845571632085437,catapult,DSP,0,catapult_fpga_latency
Throughput,4.845571632085437,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.845571632085437,catapult,CLB,748,catapult_fpga_latency
Throughput,4.845571632085437,catapult,LUT,4744,catapult_fpga_latency
Throughput,4.845571632085437,catapult,FF,1584,catapult_fpga_latency
Throughput,4.845571632085437,catapult,DSP,0,catapult_fpga_latency
Throughput,4.845571632085437,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.845571632085437,catapult,CLB,748,catapult_fpga_latency
Throughput,4.845571632085437,catapult,LUT,4744,catapult_fpga_latency
Throughput,4.845571632085437,catapult,FF,1584,catapult_fpga_latency
Throughput,4.845571632085437,catapult,DSP,0,catapult_fpga_latency
Throughput,4.845571632085437,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.845571632085437,catapult,CLB,748,catapult_fpga_latency
Throughput,4.845571632085437,catapult,LUT,4744,catapult_fpga_latency
Throughput,4.845571632085437,catapult,FF,1584,catapult_fpga_latency
Throughput,4.845571632085437,catapult,DSP,0,catapult_fpga_latency
Throughput,4.845571632085437,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.845571632085437,catapult,CLB,748,catapult_fpga_latency
Throughput,4.845571632085437,catapult,LUT,4744,catapult_fpga_latency
Throughput,4.845571632085437,catapult,FF,1584,catapult_fpga_latency
Throughput,4.845571632085437,catapult,DSP,0,catapult_fpga_latency
Throughput,4.845571632085437,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.7984684575179286,catapult,CLB,810,catapult_fpga_latency
Throughput,3.7984684575179286,catapult,LUT,4796,catapult_fpga_latency
Throughput,3.7984684575179286,catapult,FF,1779,catapult_fpga_latency
Throughput,3.7984684575179286,catapult,DSP,0,catapult_fpga_latency
Throughput,3.7984684575179286,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.1639289236822945,catapult,CLB,534,catapult_fpga_latency
Throughput,5.1639289236822945,catapult,LUT,3650,catapult_fpga_latency
Throughput,5.1639289236822945,catapult,FF,1349,catapult_fpga_latency
Throughput,5.1639289236822945,catapult,DSP,0,catapult_fpga_latency
Throughput,5.1639289236822945,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.1639289236822945,catapult,CLB,534,catapult_fpga_latency
Throughput,5.1639289236822945,catapult,LUT,3650,catapult_fpga_latency
Throughput,5.1639289236822945,catapult,FF,1349,catapult_fpga_latency
Throughput,5.1639289236822945,catapult,DSP,0,catapult_fpga_latency
Throughput,5.1639289236822945,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.1639289236822945,catapult,CLB,534,catapult_fpga_latency
Throughput,5.1639289236822945,catapult,LUT,3650,catapult_fpga_latency
Throughput,5.1639289236822945,catapult,FF,1349,catapult_fpga_latency
Throughput,5.1639289236822945,catapult,DSP,0,catapult_fpga_latency
Throughput,5.1639289236822945,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.1639289236822945,catapult,CLB,534,catapult_fpga_latency
Throughput,5.1639289236822945,catapult,LUT,3650,catapult_fpga_latency
Throughput,5.1639289236822945,catapult,FF,1349,catapult_fpga_latency
Throughput,5.1639289236822945,catapult,DSP,0,catapult_fpga_latency
Throughput,5.1639289236822945,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.1639289236822945,catapult,CLB,534,catapult_fpga_latency
Throughput,5.1639289236822945,catapult,LUT,3650,catapult_fpga_latency
Throughput,5.1639289236822945,catapult,FF,1349,catapult_fpga_latency
Throughput,5.1639289236822945,catapult,DSP,0,catapult_fpga_latency
Throughput,5.1639289236822945,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.1639289236822945,catapult,CLB,534,catapult_fpga_latency
Throughput,5.1639289236822945,catapult,LUT,3650,catapult_fpga_latency
Throughput,5.1639289236822945,catapult,FF,1349,catapult_fpga_latency
Throughput,5.1639289236822945,catapult,DSP,0,catapult_fpga_latency
Throughput,5.1639289236822945,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.1639289236822945,catapult,CLB,534,catapult_fpga_latency
Throughput,5.1639289236822945,catapult,LUT,3650,catapult_fpga_latency
Throughput,5.1639289236822945,catapult,FF,1349,catapult_fpga_latency
Throughput,5.1639289236822945,catapult,DSP,0,catapult_fpga_latency
Throughput,5.1639289236822945,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9611034737025832,catapult,CLB,1027,catapult_fpga_latency
Throughput,1.9611034737025832,catapult,LUT,6153,catapult_fpga_latency
Throughput,1.9611034737025832,catapult,FF,1632,catapult_fpga_latency
Throughput,1.9611034737025832,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9611034737025832,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.8848456174867803,catapult,CLB,1019,catapult_fpga_latency
Throughput,2.8848456174867803,catapult,LUT,6375,catapult_fpga_latency
Throughput,2.8848456174867803,catapult,FF,1370,catapult_fpga_latency
Throughput,2.8848456174867803,catapult,DSP,0,catapult_fpga_latency
Throughput,2.8848456174867803,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.8848456174867803,catapult,CLB,1019,catapult_fpga_latency
Throughput,2.8848456174867803,catapult,LUT,6375,catapult_fpga_latency
Throughput,2.8848456174867803,catapult,FF,1370,catapult_fpga_latency
Throughput,2.8848456174867803,catapult,DSP,0,catapult_fpga_latency
Throughput,2.8848456174867803,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.8848456174867803,catapult,CLB,1019,catapult_fpga_latency
Throughput,2.8848456174867803,catapult,LUT,6375,catapult_fpga_latency
Throughput,2.8848456174867803,catapult,FF,1370,catapult_fpga_latency
Throughput,2.8848456174867803,catapult,DSP,0,catapult_fpga_latency
Throughput,2.8848456174867803,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.8848456174867803,catapult,CLB,1019,catapult_fpga_latency
Throughput,2.8848456174867803,catapult,LUT,6375,catapult_fpga_latency
Throughput,2.8848456174867803,catapult,FF,1370,catapult_fpga_latency
Throughput,2.8848456174867803,catapult,DSP,0,catapult_fpga_latency
Throughput,2.8848456174867803,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.8848456174867803,catapult,CLB,1019,catapult_fpga_latency
Throughput,2.8848456174867803,catapult,LUT,6375,catapult_fpga_latency
Throughput,2.8848456174867803,catapult,FF,1370,catapult_fpga_latency
Throughput,2.8848456174867803,catapult,DSP,0,catapult_fpga_latency
Throughput,2.8848456174867803,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.8848456174867803,catapult,CLB,1019,catapult_fpga_latency
Throughput,2.8848456174867803,catapult,LUT,6375,catapult_fpga_latency
Throughput,2.8848456174867803,catapult,FF,1370,catapult_fpga_latency
Throughput,2.8848456174867803,catapult,DSP,0,catapult_fpga_latency
Throughput,2.8848456174867803,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.8848456174867803,catapult,CLB,1019,catapult_fpga_latency
Throughput,2.8848456174867803,catapult,LUT,6375,catapult_fpga_latency
Throughput,2.8848456174867803,catapult,FF,1370,catapult_fpga_latency
Throughput,2.8848456174867803,catapult,DSP,0,catapult_fpga_latency
Throughput,2.8848456174867803,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9116620946081568,catapult,CLB,960,catapult_fpga_latency
Throughput,1.9116620946081568,catapult,LUT,5765,catapult_fpga_latency
Throughput,1.9116620946081568,catapult,FF,1616,catapult_fpga_latency
Throughput,1.9116620946081568,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9116620946081568,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.8014814233766816,catapult,CLB,988,catapult_fpga_latency
Throughput,2.8014814233766816,catapult,LUT,6227,catapult_fpga_latency
Throughput,2.8014814233766816,catapult,FF,1363,catapult_fpga_latency
Throughput,2.8014814233766816,catapult,DSP,0,catapult_fpga_latency
Throughput,2.8014814233766816,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.8014814233766816,catapult,CLB,988,catapult_fpga_latency
Throughput,2.8014814233766816,catapult,LUT,6227,catapult_fpga_latency
Throughput,2.8014814233766816,catapult,FF,1363,catapult_fpga_latency
Throughput,2.8014814233766816,catapult,DSP,0,catapult_fpga_latency
Throughput,2.8014814233766816,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.8581227849548414,catapult,CLB,994,catapult_fpga_latency
Throughput,2.8581227849548414,catapult,LUT,6236,catapult_fpga_latency
Throughput,2.8581227849548414,catapult,FF,1358,catapult_fpga_latency
Throughput,2.8581227849548414,catapult,DSP,0,catapult_fpga_latency
Throughput,2.8581227849548414,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.8014814233766816,catapult,CLB,988,catapult_fpga_latency
Throughput,2.8014814233766816,catapult,LUT,6227,catapult_fpga_latency
Throughput,2.8014814233766816,catapult,FF,1363,catapult_fpga_latency
Throughput,2.8014814233766816,catapult,DSP,0,catapult_fpga_latency
Throughput,2.8014814233766816,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.8014814233766816,catapult,CLB,988,catapult_fpga_latency
Throughput,2.8014814233766816,catapult,LUT,6227,catapult_fpga_latency
Throughput,2.8014814233766816,catapult,FF,1363,catapult_fpga_latency
Throughput,2.8014814233766816,catapult,DSP,0,catapult_fpga_latency
Throughput,2.8014814233766816,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.8014814233766816,catapult,CLB,988,catapult_fpga_latency
Throughput,2.8014814233766816,catapult,LUT,6227,catapult_fpga_latency
Throughput,2.8014814233766816,catapult,FF,1363,catapult_fpga_latency
Throughput,2.8014814233766816,catapult,DSP,0,catapult_fpga_latency
Throughput,2.8014814233766816,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9663788543483518,catapult,CLB,999,catapult_fpga_latency
Throughput,1.9663788543483518,catapult,LUT,6037,catapult_fpga_latency
Throughput,1.9663788543483518,catapult,FF,1835,catapult_fpga_latency
Throughput,1.9663788543483518,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9663788543483518,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.999634044646553,catapult,CLB,1118,catapult_fpga_latency
Throughput,2.999634044646553,catapult,LUT,7022,catapult_fpga_latency
Throughput,2.999634044646553,catapult,FF,1519,catapult_fpga_latency
Throughput,2.999634044646553,catapult,DSP,0,catapult_fpga_latency
Throughput,2.999634044646553,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.999634044646553,catapult,CLB,1118,catapult_fpga_latency
Throughput,2.999634044646553,catapult,LUT,7022,catapult_fpga_latency
Throughput,2.999634044646553,catapult,FF,1519,catapult_fpga_latency
Throughput,2.999634044646553,catapult,DSP,0,catapult_fpga_latency
Throughput,2.999634044646553,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.999634044646553,catapult,CLB,1118,catapult_fpga_latency
Throughput,2.999634044646553,catapult,LUT,7022,catapult_fpga_latency
Throughput,2.999634044646553,catapult,FF,1519,catapult_fpga_latency
Throughput,2.999634044646553,catapult,DSP,0,catapult_fpga_latency
Throughput,2.999634044646553,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.999634044646553,catapult,CLB,1118,catapult_fpga_latency
Throughput,2.999634044646553,catapult,LUT,7022,catapult_fpga_latency
Throughput,2.999634044646553,catapult,FF,1519,catapult_fpga_latency
Throughput,2.999634044646553,catapult,DSP,0,catapult_fpga_latency
Throughput,2.999634044646553,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.999634044646553,catapult,CLB,1118,catapult_fpga_latency
Throughput,2.999634044646553,catapult,LUT,7022,catapult_fpga_latency
Throughput,2.999634044646553,catapult,FF,1519,catapult_fpga_latency
Throughput,2.999634044646553,catapult,DSP,0,catapult_fpga_latency
Throughput,2.999634044646553,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9269864821898275,catapult,CLB,951,catapult_fpga_latency
Throughput,1.9269864821898275,catapult,LUT,5687,catapult_fpga_latency
Throughput,1.9269864821898275,catapult,FF,1612,catapult_fpga_latency
Throughput,1.9269864821898275,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9269864821898275,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.729361929768059,catapult,CLB,955,catapult_fpga_latency
Throughput,2.729361929768059,catapult,LUT,6069,catapult_fpga_latency
Throughput,2.729361929768059,catapult,FF,1365,catapult_fpga_latency
Throughput,2.729361929768059,catapult,DSP,0,catapult_fpga_latency
Throughput,2.729361929768059,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.729361929768059,catapult,CLB,955,catapult_fpga_latency
Throughput,2.729361929768059,catapult,LUT,6069,catapult_fpga_latency
Throughput,2.729361929768059,catapult,FF,1365,catapult_fpga_latency
Throughput,2.729361929768059,catapult,DSP,0,catapult_fpga_latency
Throughput,2.729361929768059,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.729361929768059,catapult,CLB,955,catapult_fpga_latency
Throughput,2.729361929768059,catapult,LUT,6069,catapult_fpga_latency
Throughput,2.729361929768059,catapult,FF,1365,catapult_fpga_latency
Throughput,2.729361929768059,catapult,DSP,0,catapult_fpga_latency
Throughput,2.729361929768059,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.729361929768059,catapult,CLB,955,catapult_fpga_latency
Throughput,2.729361929768059,catapult,LUT,6069,catapult_fpga_latency
Throughput,2.729361929768059,catapult,FF,1365,catapult_fpga_latency
Throughput,2.729361929768059,catapult,DSP,0,catapult_fpga_latency
Throughput,2.729361929768059,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.729361929768059,catapult,CLB,955,catapult_fpga_latency
Throughput,2.729361929768059,catapult,LUT,6069,catapult_fpga_latency
Throughput,2.729361929768059,catapult,FF,1365,catapult_fpga_latency
Throughput,2.729361929768059,catapult,DSP,0,catapult_fpga_latency
Throughput,2.729361929768059,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.729361929768059,catapult,CLB,955,catapult_fpga_latency
Throughput,2.729361929768059,catapult,LUT,6069,catapult_fpga_latency
Throughput,2.729361929768059,catapult,FF,1365,catapult_fpga_latency
Throughput,2.729361929768059,catapult,DSP,0,catapult_fpga_latency
Throughput,2.729361929768059,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.729361929768059,catapult,CLB,955,catapult_fpga_latency
Throughput,2.729361929768059,catapult,LUT,6069,catapult_fpga_latency
Throughput,2.729361929768059,catapult,FF,1365,catapult_fpga_latency
Throughput,2.729361929768059,catapult,DSP,0,catapult_fpga_latency
Throughput,2.729361929768059,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.92901606677482,catapult,CLB,1174,catapult_fpga_latency
Throughput,1.92901606677482,catapult,LUT,6955,catapult_fpga_latency
Throughput,1.92901606677482,catapult,FF,1975,catapult_fpga_latency
Throughput,1.92901606677482,catapult,DSP,0,catapult_fpga_latency
Throughput,1.92901606677482,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0587103003452456,catapult,CLB,1109,catapult_fpga_latency
Throughput,2.0587103003452456,catapult,LUT,6882,catapult_fpga_latency
Throughput,2.0587103003452456,catapult,FF,1502,catapult_fpga_latency
Throughput,2.0587103003452456,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0587103003452456,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0587103003452456,catapult,CLB,1109,catapult_fpga_latency
Throughput,2.0587103003452456,catapult,LUT,6882,catapult_fpga_latency
Throughput,2.0587103003452456,catapult,FF,1502,catapult_fpga_latency
Throughput,2.0587103003452456,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0587103003452456,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0587103003452456,catapult,CLB,1109,catapult_fpga_latency
Throughput,2.0587103003452456,catapult,LUT,6882,catapult_fpga_latency
Throughput,2.0587103003452456,catapult,FF,1502,catapult_fpga_latency
Throughput,2.0587103003452456,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0587103003452456,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0587103003452456,catapult,CLB,1109,catapult_fpga_latency
Throughput,2.0587103003452456,catapult,LUT,6882,catapult_fpga_latency
Throughput,2.0587103003452456,catapult,FF,1502,catapult_fpga_latency
Throughput,2.0587103003452456,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0587103003452456,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0587103003452456,catapult,CLB,1109,catapult_fpga_latency
Throughput,2.0587103003452456,catapult,LUT,6882,catapult_fpga_latency
Throughput,2.0587103003452456,catapult,FF,1502,catapult_fpga_latency
Throughput,2.0587103003452456,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0587103003452456,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0587103003452456,catapult,CLB,1109,catapult_fpga_latency
Throughput,2.0587103003452456,catapult,LUT,6882,catapult_fpga_latency
Throughput,2.0587103003452456,catapult,FF,1502,catapult_fpga_latency
Throughput,2.0587103003452456,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0587103003452456,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0587103003452456,catapult,CLB,1109,catapult_fpga_latency
Throughput,2.0587103003452456,catapult,LUT,6882,catapult_fpga_latency
Throughput,2.0587103003452456,catapult,FF,1502,catapult_fpga_latency
Throughput,2.0587103003452456,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0587103003452456,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.8585840563225313,catapult,CLB,1091,catapult_fpga_latency
Throughput,1.8585840563225313,catapult,LUT,6644,catapult_fpga_latency
Throughput,1.8585840563225313,catapult,FF,1954,catapult_fpga_latency
Throughput,1.8585840563225313,catapult,DSP,0,catapult_fpga_latency
Throughput,1.8585840563225313,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.047535586168488,catapult,CLB,1291,catapult_fpga_latency
Throughput,2.047535586168488,catapult,LUT,7206,catapult_fpga_latency
Throughput,2.047535586168488,catapult,FF,1480,catapult_fpga_latency
Throughput,2.047535586168488,catapult,DSP,0,catapult_fpga_latency
Throughput,2.047535586168488,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.047535586168488,catapult,CLB,1291,catapult_fpga_latency
Throughput,2.047535586168488,catapult,LUT,7206,catapult_fpga_latency
Throughput,2.047535586168488,catapult,FF,1480,catapult_fpga_latency
Throughput,2.047535586168488,catapult,DSP,0,catapult_fpga_latency
Throughput,2.047535586168488,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.047535586168488,catapult,CLB,1291,catapult_fpga_latency
Throughput,2.047535586168488,catapult,LUT,7206,catapult_fpga_latency
Throughput,2.047535586168488,catapult,FF,1480,catapult_fpga_latency
Throughput,2.047535586168488,catapult,DSP,0,catapult_fpga_latency
Throughput,2.047535586168488,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.047535586168488,catapult,CLB,1291,catapult_fpga_latency
Throughput,2.047535586168488,catapult,LUT,7206,catapult_fpga_latency
Throughput,2.047535586168488,catapult,FF,1480,catapult_fpga_latency
Throughput,2.047535586168488,catapult,DSP,0,catapult_fpga_latency
Throughput,2.047535586168488,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.047535586168488,catapult,CLB,1291,catapult_fpga_latency
Throughput,2.047535586168488,catapult,LUT,7206,catapult_fpga_latency
Throughput,2.047535586168488,catapult,FF,1480,catapult_fpga_latency
Throughput,2.047535586168488,catapult,DSP,0,catapult_fpga_latency
Throughput,2.047535586168488,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.047535586168488,catapult,CLB,1291,catapult_fpga_latency
Throughput,2.047535586168488,catapult,LUT,7206,catapult_fpga_latency
Throughput,2.047535586168488,catapult,FF,1480,catapult_fpga_latency
Throughput,2.047535586168488,catapult,DSP,0,catapult_fpga_latency
Throughput,2.047535586168488,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.047535586168488,catapult,CLB,1291,catapult_fpga_latency
Throughput,2.047535586168488,catapult,LUT,7206,catapult_fpga_latency
Throughput,2.047535586168488,catapult,FF,1480,catapult_fpga_latency
Throughput,2.047535586168488,catapult,DSP,0,catapult_fpga_latency
Throughput,2.047535586168488,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.9023052134576681,catapult,CLB,1142,catapult_fpga_latency
Throughput,1.9023052134576681,catapult,LUT,6749,catapult_fpga_latency
Throughput,1.9023052134576681,catapult,FF,1958,catapult_fpga_latency
Throughput,1.9023052134576681,catapult,DSP,0,catapult_fpga_latency
Throughput,1.9023052134576681,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.123309049755501,catapult,CLB,1286,catapult_fpga_latency
Throughput,2.123309049755501,catapult,LUT,8076,catapult_fpga_latency
Throughput,2.123309049755501,catapult,FF,1525,catapult_fpga_latency
Throughput,2.123309049755501,catapult,DSP,0,catapult_fpga_latency
Throughput,2.123309049755501,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.123309049755501,catapult,CLB,1286,catapult_fpga_latency
Throughput,2.123309049755501,catapult,LUT,8076,catapult_fpga_latency
Throughput,2.123309049755501,catapult,FF,1525,catapult_fpga_latency
Throughput,2.123309049755501,catapult,DSP,0,catapult_fpga_latency
Throughput,2.123309049755501,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.123309049755501,catapult,CLB,1286,catapult_fpga_latency
Throughput,2.123309049755501,catapult,LUT,8076,catapult_fpga_latency
Throughput,2.123309049755501,catapult,FF,1525,catapult_fpga_latency
Throughput,2.123309049755501,catapult,DSP,0,catapult_fpga_latency
Throughput,2.123309049755501,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.123309049755501,catapult,CLB,1286,catapult_fpga_latency
Throughput,2.123309049755501,catapult,LUT,8076,catapult_fpga_latency
Throughput,2.123309049755501,catapult,FF,1525,catapult_fpga_latency
Throughput,2.123309049755501,catapult,DSP,0,catapult_fpga_latency
Throughput,2.123309049755501,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.123309049755501,catapult,CLB,1286,catapult_fpga_latency
Throughput,2.123309049755501,catapult,LUT,8076,catapult_fpga_latency
Throughput,2.123309049755501,catapult,FF,1525,catapult_fpga_latency
Throughput,2.123309049755501,catapult,DSP,0,catapult_fpga_latency
Throughput,2.123309049755501,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.123309049755501,catapult,CLB,1286,catapult_fpga_latency
Throughput,2.123309049755501,catapult,LUT,8076,catapult_fpga_latency
Throughput,2.123309049755501,catapult,FF,1525,catapult_fpga_latency
Throughput,2.123309049755501,catapult,DSP,0,catapult_fpga_latency
Throughput,2.123309049755501,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.123309049755501,catapult,CLB,1286,catapult_fpga_latency
Throughput,2.123309049755501,catapult,LUT,8076,catapult_fpga_latency
Throughput,2.123309049755501,catapult,FF,1525,catapult_fpga_latency
Throughput,2.123309049755501,catapult,DSP,0,catapult_fpga_latency
Throughput,2.123309049755501,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.901520265452229,catapult,CLB,1068,catapult_fpga_latency
Throughput,1.901520265452229,catapult,LUT,6335,catapult_fpga_latency
Throughput,1.901520265452229,catapult,FF,1954,catapult_fpga_latency
Throughput,1.901520265452229,catapult,DSP,0,catapult_fpga_latency
Throughput,1.901520265452229,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0085846909692022,catapult,CLB,1031,catapult_fpga_latency
Throughput,2.0085846909692022,catapult,LUT,6893,catapult_fpga_latency
Throughput,2.0085846909692022,catapult,FF,1476,catapult_fpga_latency
Throughput,2.0085846909692022,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0085846909692022,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0085846909692022,catapult,CLB,1031,catapult_fpga_latency
Throughput,2.0085846909692022,catapult,LUT,6893,catapult_fpga_latency
Throughput,2.0085846909692022,catapult,FF,1476,catapult_fpga_latency
Throughput,2.0085846909692022,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0085846909692022,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0085846909692022,catapult,CLB,1031,catapult_fpga_latency
Throughput,2.0085846909692022,catapult,LUT,6893,catapult_fpga_latency
Throughput,2.0085846909692022,catapult,FF,1476,catapult_fpga_latency
Throughput,2.0085846909692022,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0085846909692022,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0085846909692022,catapult,CLB,1031,catapult_fpga_latency
Throughput,2.0085846909692022,catapult,LUT,6893,catapult_fpga_latency
Throughput,2.0085846909692022,catapult,FF,1476,catapult_fpga_latency
Throughput,2.0085846909692022,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0085846909692022,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0085846909692022,catapult,CLB,1031,catapult_fpga_latency
Throughput,2.0085846909692022,catapult,LUT,6893,catapult_fpga_latency
Throughput,2.0085846909692022,catapult,FF,1476,catapult_fpga_latency
Throughput,2.0085846909692022,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0085846909692022,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0085846909692022,catapult,CLB,1031,catapult_fpga_latency
Throughput,2.0085846909692022,catapult,LUT,6893,catapult_fpga_latency
Throughput,2.0085846909692022,catapult,FF,1476,catapult_fpga_latency
Throughput,2.0085846909692022,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0085846909692022,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.0085846909692022,catapult,CLB,1031,catapult_fpga_latency
Throughput,2.0085846909692022,catapult,LUT,6893,catapult_fpga_latency
Throughput,2.0085846909692022,catapult,FF,1476,catapult_fpga_latency
Throughput,2.0085846909692022,catapult,DSP,0,catapult_fpga_latency
Throughput,2.0085846909692022,catapult,BRAM,0,catapult_fpga_latency
Throughput,19.728924576321344,catapult,CLB,834,catapult_fpga_latency
Throughput,19.728924576321344,catapult,LUT,5167,catapult_fpga_latency
Throughput,19.728924576321344,catapult,FF,1555,catapult_fpga_latency
Throughput,19.728924576321344,catapult,DSP,0,catapult_fpga_latency
Throughput,19.728924576321344,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.22958926228681,catapult,CLB,372,catapult_fpga_latency
Throughput,25.22958926228681,catapult,LUT,2166,catapult_fpga_latency
Throughput,25.22958926228681,catapult,FF,1214,catapult_fpga_latency
Throughput,25.22958926228681,catapult,DSP,0,catapult_fpga_latency
Throughput,25.22958926228681,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.22958926228681,catapult,CLB,372,catapult_fpga_latency
Throughput,25.22958926228681,catapult,LUT,2166,catapult_fpga_latency
Throughput,25.22958926228681,catapult,FF,1214,catapult_fpga_latency
Throughput,25.22958926228681,catapult,DSP,0,catapult_fpga_latency
Throughput,25.22958926228681,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.22958926228681,catapult,CLB,372,catapult_fpga_latency
Throughput,25.22958926228681,catapult,LUT,2166,catapult_fpga_latency
Throughput,25.22958926228681,catapult,FF,1214,catapult_fpga_latency
Throughput,25.22958926228681,catapult,DSP,0,catapult_fpga_latency
Throughput,25.22958926228681,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.22958926228681,catapult,CLB,372,catapult_fpga_latency
Throughput,25.22958926228681,catapult,LUT,2166,catapult_fpga_latency
Throughput,25.22958926228681,catapult,FF,1214,catapult_fpga_latency
Throughput,25.22958926228681,catapult,DSP,0,catapult_fpga_latency
Throughput,25.22958926228681,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.22958926228681,catapult,CLB,372,catapult_fpga_latency
Throughput,25.22958926228681,catapult,LUT,2166,catapult_fpga_latency
Throughput,25.22958926228681,catapult,FF,1214,catapult_fpga_latency
Throughput,25.22958926228681,catapult,DSP,0,catapult_fpga_latency
Throughput,25.22958926228681,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.22958926228681,catapult,CLB,372,catapult_fpga_latency
Throughput,25.22958926228681,catapult,LUT,2166,catapult_fpga_latency
Throughput,25.22958926228681,catapult,FF,1214,catapult_fpga_latency
Throughput,25.22958926228681,catapult,DSP,0,catapult_fpga_latency
Throughput,25.22958926228681,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.22958926228681,catapult,CLB,372,catapult_fpga_latency
Throughput,25.22958926228681,catapult,LUT,2166,catapult_fpga_latency
Throughput,25.22958926228681,catapult,FF,1214,catapult_fpga_latency
Throughput,25.22958926228681,catapult,DSP,0,catapult_fpga_latency
Throughput,25.22958926228681,catapult,BRAM,0,catapult_fpga_latency
Throughput,14.838996883810653,catapult,CLB,542,catapult_fpga_latency
Throughput,14.838996883810653,catapult,LUT,3649,catapult_fpga_latency
Throughput,14.838996883810653,catapult,FF,1545,catapult_fpga_latency
Throughput,14.838996883810653,catapult,DSP,0,catapult_fpga_latency
Throughput,14.838996883810653,catapult,BRAM,0,catapult_fpga_latency
Throughput,28.12464844189448,catapult,CLB,381,catapult_fpga_latency
Throughput,28.12464844189448,catapult,LUT,2087,catapult_fpga_latency
Throughput,28.12464844189448,catapult,FF,1204,catapult_fpga_latency
Throughput,28.12464844189448,catapult,DSP,0,catapult_fpga_latency
Throughput,28.12464844189448,catapult,BRAM,0,catapult_fpga_latency
Throughput,28.12464844189448,catapult,CLB,381,catapult_fpga_latency
Throughput,28.12464844189448,catapult,LUT,2087,catapult_fpga_latency
Throughput,28.12464844189448,catapult,FF,1204,catapult_fpga_latency
Throughput,28.12464844189448,catapult,DSP,0,catapult_fpga_latency
Throughput,28.12464844189448,catapult,BRAM,0,catapult_fpga_latency
Throughput,28.12464844189448,catapult,CLB,381,catapult_fpga_latency
Throughput,28.12464844189448,catapult,LUT,2087,catapult_fpga_latency
Throughput,28.12464844189448,catapult,FF,1204,catapult_fpga_latency
Throughput,28.12464844189448,catapult,DSP,0,catapult_fpga_latency
Throughput,28.12464844189448,catapult,BRAM,0,catapult_fpga_latency
Throughput,28.12464844189448,catapult,CLB,381,catapult_fpga_latency
Throughput,28.12464844189448,catapult,LUT,2087,catapult_fpga_latency
Throughput,28.12464844189448,catapult,FF,1204,catapult_fpga_latency
Throughput,28.12464844189448,catapult,DSP,0,catapult_fpga_latency
Throughput,28.12464844189448,catapult,BRAM,0,catapult_fpga_latency
Throughput,28.12464844189448,catapult,CLB,381,catapult_fpga_latency
Throughput,28.12464844189448,catapult,LUT,2087,catapult_fpga_latency
Throughput,28.12464844189448,catapult,FF,1204,catapult_fpga_latency
Throughput,28.12464844189448,catapult,DSP,0,catapult_fpga_latency
Throughput,28.12464844189448,catapult,BRAM,0,catapult_fpga_latency
Throughput,27.505776213004733,catapult,CLB,381,catapult_fpga_latency
Throughput,27.505776213004733,catapult,LUT,2088,catapult_fpga_latency
Throughput,27.505776213004733,catapult,FF,1204,catapult_fpga_latency
Throughput,27.505776213004733,catapult,DSP,0,catapult_fpga_latency
Throughput,27.505776213004733,catapult,BRAM,0,catapult_fpga_latency
Throughput,13.96180051379426,catapult,CLB,665,catapult_fpga_latency
Throughput,13.96180051379426,catapult,LUT,4147,catapult_fpga_latency
Throughput,13.96180051379426,catapult,FF,1560,catapult_fpga_latency
Throughput,13.96180051379426,catapult,DSP,0,catapult_fpga_latency
Throughput,13.96180051379426,catapult,BRAM,0,catapult_fpga_latency
Throughput,26.518868174706302,catapult,CLB,429,catapult_fpga_latency
Throughput,26.518868174706302,catapult,LUT,2604,catapult_fpga_latency
Throughput,26.518868174706302,catapult,FF,1427,catapult_fpga_latency
Throughput,26.518868174706302,catapult,DSP,0,catapult_fpga_latency
Throughput,26.518868174706302,catapult,BRAM,0,catapult_fpga_latency
Throughput,26.518868174706302,catapult,CLB,429,catapult_fpga_latency
Throughput,26.518868174706302,catapult,LUT,2604,catapult_fpga_latency
Throughput,26.518868174706302,catapult,FF,1427,catapult_fpga_latency
Throughput,26.518868174706302,catapult,DSP,0,catapult_fpga_latency
Throughput,26.518868174706302,catapult,BRAM,0,catapult_fpga_latency
Throughput,26.518868174706302,catapult,CLB,429,catapult_fpga_latency
Throughput,26.518868174706302,catapult,LUT,2604,catapult_fpga_latency
Throughput,26.518868174706302,catapult,FF,1427,catapult_fpga_latency
Throughput,26.518868174706302,catapult,DSP,0,catapult_fpga_latency
Throughput,26.518868174706302,catapult,BRAM,0,catapult_fpga_latency
Throughput,26.518868174706302,catapult,CLB,429,catapult_fpga_latency
Throughput,26.518868174706302,catapult,LUT,2604,catapult_fpga_latency
Throughput,26.518868174706302,catapult,FF,1427,catapult_fpga_latency
Throughput,26.518868174706302,catapult,DSP,0,catapult_fpga_latency
Throughput,26.518868174706302,catapult,BRAM,0,catapult_fpga_latency
Throughput,26.518868174706302,catapult,CLB,429,catapult_fpga_latency
Throughput,26.518868174706302,catapult,LUT,2604,catapult_fpga_latency
Throughput,26.518868174706302,catapult,FF,1427,catapult_fpga_latency
Throughput,26.518868174706302,catapult,DSP,0,catapult_fpga_latency
Throughput,26.518868174706302,catapult,BRAM,0,catapult_fpga_latency
Throughput,26.518868174706302,catapult,CLB,429,catapult_fpga_latency
Throughput,26.518868174706302,catapult,LUT,2604,catapult_fpga_latency
Throughput,26.518868174706302,catapult,FF,1427,catapult_fpga_latency
Throughput,26.518868174706302,catapult,DSP,0,catapult_fpga_latency
Throughput,26.518868174706302,catapult,BRAM,0,catapult_fpga_latency
Throughput,26.518868174706302,catapult,CLB,429,catapult_fpga_latency
Throughput,26.518868174706302,catapult,LUT,2604,catapult_fpga_latency
Throughput,26.518868174706302,catapult,FF,1427,catapult_fpga_latency
Throughput,26.518868174706302,catapult,DSP,0,catapult_fpga_latency
Throughput,26.518868174706302,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.446162400951483,catapult,CLB,556,catapult_fpga_latency
Throughput,15.446162400951483,catapult,LUT,3440,catapult_fpga_latency
Throughput,15.446162400951483,catapult,FF,1541,catapult_fpga_latency
Throughput,15.446162400951483,catapult,DSP,0,catapult_fpga_latency
Throughput,15.446162400951483,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.89197866500958,catapult,CLB,310,catapult_fpga_latency
Throughput,25.89197866500958,catapult,LUT,1923,catapult_fpga_latency
Throughput,25.89197866500958,catapult,FF,1197,catapult_fpga_latency
Throughput,25.89197866500958,catapult,DSP,0,catapult_fpga_latency
Throughput,25.89197866500958,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.89197866500958,catapult,CLB,310,catapult_fpga_latency
Throughput,25.89197866500958,catapult,LUT,1923,catapult_fpga_latency
Throughput,25.89197866500958,catapult,FF,1197,catapult_fpga_latency
Throughput,25.89197866500958,catapult,DSP,0,catapult_fpga_latency
Throughput,25.89197866500958,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.215593322910888,catapult,CLB,315,catapult_fpga_latency
Throughput,25.215593322910888,catapult,LUT,1923,catapult_fpga_latency
Throughput,25.215593322910888,catapult,FF,1197,catapult_fpga_latency
Throughput,25.215593322910888,catapult,DSP,0,catapult_fpga_latency
Throughput,25.215593322910888,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.215593322910888,catapult,CLB,315,catapult_fpga_latency
Throughput,25.215593322910888,catapult,LUT,1923,catapult_fpga_latency
Throughput,25.215593322910888,catapult,FF,1197,catapult_fpga_latency
Throughput,25.215593322910888,catapult,DSP,0,catapult_fpga_latency
Throughput,25.215593322910888,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.215593322910888,catapult,CLB,315,catapult_fpga_latency
Throughput,25.215593322910888,catapult,LUT,1923,catapult_fpga_latency
Throughput,25.215593322910888,catapult,FF,1197,catapult_fpga_latency
Throughput,25.215593322910888,catapult,DSP,0,catapult_fpga_latency
Throughput,25.215593322910888,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.215593322910888,catapult,CLB,315,catapult_fpga_latency
Throughput,25.215593322910888,catapult,LUT,1923,catapult_fpga_latency
Throughput,25.215593322910888,catapult,FF,1197,catapult_fpga_latency
Throughput,25.215593322910888,catapult,DSP,0,catapult_fpga_latency
Throughput,25.215593322910888,catapult,BRAM,0,catapult_fpga_latency
Throughput,25.215593322910888,catapult,CLB,315,catapult_fpga_latency
Throughput,25.215593322910888,catapult,LUT,1923,catapult_fpga_latency
Throughput,25.215593322910888,catapult,FF,1197,catapult_fpga_latency
Throughput,25.215593322910888,catapult,DSP,0,catapult_fpga_latency
Throughput,25.215593322910888,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.264516592591072,catapult,CLB,734,catapult_fpga_latency
Throughput,10.264516592591072,catapult,LUT,4523,catapult_fpga_latency
Throughput,10.264516592591072,catapult,FF,1791,catapult_fpga_latency
Throughput,10.264516592591072,catapult,DSP,0,catapult_fpga_latency
Throughput,10.264516592591072,catapult,BRAM,0,catapult_fpga_latency
Throughput,13.78378750913176,catapult,CLB,485,catapult_fpga_latency
Throughput,13.78378750913176,catapult,LUT,2918,catapult_fpga_latency
Throughput,13.78378750913176,catapult,FF,1227,catapult_fpga_latency
Throughput,13.78378750913176,catapult,DSP,0,catapult_fpga_latency
Throughput,13.78378750913176,catapult,BRAM,0,catapult_fpga_latency
Throughput,13.78378750913176,catapult,CLB,485,catapult_fpga_latency
Throughput,13.78378750913176,catapult,LUT,2918,catapult_fpga_latency
Throughput,13.78378750913176,catapult,FF,1227,catapult_fpga_latency
Throughput,13.78378750913176,catapult,DSP,0,catapult_fpga_latency
Throughput,13.78378750913176,catapult,BRAM,0,catapult_fpga_latency
Throughput,13.78378750913176,catapult,CLB,485,catapult_fpga_latency
Throughput,13.78378750913176,catapult,LUT,2918,catapult_fpga_latency
Throughput,13.78378750913176,catapult,FF,1227,catapult_fpga_latency
Throughput,13.78378750913176,catapult,DSP,0,catapult_fpga_latency
Throughput,13.78378750913176,catapult,BRAM,0,catapult_fpga_latency
Throughput,13.78378750913176,catapult,CLB,485,catapult_fpga_latency
Throughput,13.78378750913176,catapult,LUT,2918,catapult_fpga_latency
Throughput,13.78378750913176,catapult,FF,1227,catapult_fpga_latency
Throughput,13.78378750913176,catapult,DSP,0,catapult_fpga_latency
Throughput,13.78378750913176,catapult,BRAM,0,catapult_fpga_latency
Throughput,13.78378750913176,catapult,CLB,485,catapult_fpga_latency
Throughput,13.78378750913176,catapult,LUT,2918,catapult_fpga_latency
Throughput,13.78378750913176,catapult,FF,1227,catapult_fpga_latency
Throughput,13.78378750913176,catapult,DSP,0,catapult_fpga_latency
Throughput,13.78378750913176,catapult,BRAM,0,catapult_fpga_latency
Throughput,13.78378750913176,catapult,CLB,485,catapult_fpga_latency
Throughput,13.78378750913176,catapult,LUT,2918,catapult_fpga_latency
Throughput,13.78378750913176,catapult,FF,1227,catapult_fpga_latency
Throughput,13.78378750913176,catapult,DSP,0,catapult_fpga_latency
Throughput,13.78378750913176,catapult,BRAM,0,catapult_fpga_latency
Throughput,13.78378750913176,catapult,CLB,485,catapult_fpga_latency
Throughput,13.78378750913176,catapult,LUT,2918,catapult_fpga_latency
Throughput,13.78378750913176,catapult,FF,1227,catapult_fpga_latency
Throughput,13.78378750913176,catapult,DSP,0,catapult_fpga_latency
Throughput,13.78378750913176,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.390474013424493,catapult,CLB,723,catapult_fpga_latency
Throughput,10.390474013424493,catapult,LUT,4250,catapult_fpga_latency
Throughput,10.390474013424493,catapult,FF,1770,catapult_fpga_latency
Throughput,10.390474013424493,catapult,DSP,0,catapult_fpga_latency
Throughput,10.390474013424493,catapult,BRAM,0,catapult_fpga_latency
Throughput,13.85156661218384,catapult,CLB,485,catapult_fpga_latency
Throughput,13.85156661218384,catapult,LUT,2924,catapult_fpga_latency
Throughput,13.85156661218384,catapult,FF,1216,catapult_fpga_latency
Throughput,13.85156661218384,catapult,DSP,0,catapult_fpga_latency
Throughput,13.85156661218384,catapult,BRAM,0,catapult_fpga_latency
Throughput,13.85156661218384,catapult,CLB,485,catapult_fpga_latency
Throughput,13.85156661218384,catapult,LUT,2924,catapult_fpga_latency
Throughput,13.85156661218384,catapult,FF,1216,catapult_fpga_latency
Throughput,13.85156661218384,catapult,DSP,0,catapult_fpga_latency
Throughput,13.85156661218384,catapult,BRAM,0,catapult_fpga_latency
Throughput,13.85156661218384,catapult,CLB,485,catapult_fpga_latency
Throughput,13.85156661218384,catapult,LUT,2924,catapult_fpga_latency
Throughput,13.85156661218384,catapult,FF,1216,catapult_fpga_latency
Throughput,13.85156661218384,catapult,DSP,0,catapult_fpga_latency
Throughput,13.85156661218384,catapult,BRAM,0,catapult_fpga_latency
Throughput,13.85156661218384,catapult,CLB,485,catapult_fpga_latency
Throughput,13.85156661218384,catapult,LUT,2924,catapult_fpga_latency
Throughput,13.85156661218384,catapult,FF,1216,catapult_fpga_latency
Throughput,13.85156661218384,catapult,DSP,0,catapult_fpga_latency
Throughput,13.85156661218384,catapult,BRAM,0,catapult_fpga_latency
Throughput,13.85156661218384,catapult,CLB,485,catapult_fpga_latency
Throughput,13.85156661218384,catapult,LUT,2924,catapult_fpga_latency
Throughput,13.85156661218384,catapult,FF,1216,catapult_fpga_latency
Throughput,13.85156661218384,catapult,DSP,0,catapult_fpga_latency
Throughput,13.85156661218384,catapult,BRAM,0,catapult_fpga_latency
Throughput,13.85156661218384,catapult,CLB,485,catapult_fpga_latency
Throughput,13.85156661218384,catapult,LUT,2924,catapult_fpga_latency
Throughput,13.85156661218384,catapult,FF,1216,catapult_fpga_latency
Throughput,13.85156661218384,catapult,DSP,0,catapult_fpga_latency
Throughput,13.85156661218384,catapult,BRAM,0,catapult_fpga_latency
Throughput,13.85156661218384,catapult,CLB,485,catapult_fpga_latency
Throughput,13.85156661218384,catapult,LUT,2924,catapult_fpga_latency
Throughput,13.85156661218384,catapult,FF,1216,catapult_fpga_latency
Throughput,13.85156661218384,catapult,DSP,0,catapult_fpga_latency
Throughput,13.85156661218384,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.888360410960258,catapult,CLB,739,catapult_fpga_latency
Throughput,9.888360410960258,catapult,LUT,4425,catapult_fpga_latency
Throughput,9.888360410960258,catapult,FF,1787,catapult_fpga_latency
Throughput,9.888360410960258,catapult,DSP,0,catapult_fpga_latency
Throughput,9.888360410960258,catapult,BRAM,0,catapult_fpga_latency
Throughput,13.427865506499087,catapult,CLB,605,catapult_fpga_latency
Throughput,13.427865506499087,catapult,LUT,3719,catapult_fpga_latency
Throughput,13.427865506499087,catapult,FF,1447,catapult_fpga_latency
Throughput,13.427865506499087,catapult,DSP,0,catapult_fpga_latency
Throughput,13.427865506499087,catapult,BRAM,0,catapult_fpga_latency
Throughput,13.427865506499087,catapult,CLB,605,catapult_fpga_latency
Throughput,13.427865506499087,catapult,LUT,3719,catapult_fpga_latency
Throughput,13.427865506499087,catapult,FF,1447,catapult_fpga_latency
Throughput,13.427865506499087,catapult,DSP,0,catapult_fpga_latency
Throughput,13.427865506499087,catapult,BRAM,0,catapult_fpga_latency
Throughput,13.427865506499087,catapult,CLB,605,catapult_fpga_latency
Throughput,13.427865506499087,catapult,LUT,3719,catapult_fpga_latency
Throughput,13.427865506499087,catapult,FF,1447,catapult_fpga_latency
Throughput,13.427865506499087,catapult,DSP,0,catapult_fpga_latency
Throughput,13.427865506499087,catapult,BRAM,0,catapult_fpga_latency
Throughput,13.427865506499087,catapult,CLB,605,catapult_fpga_latency
Throughput,13.427865506499087,catapult,LUT,3719,catapult_fpga_latency
Throughput,13.427865506499087,catapult,FF,1447,catapult_fpga_latency
Throughput,13.427865506499087,catapult,DSP,0,catapult_fpga_latency
Throughput,13.427865506499087,catapult,BRAM,0,catapult_fpga_latency
Throughput,13.427865506499087,catapult,CLB,605,catapult_fpga_latency
Throughput,13.427865506499087,catapult,LUT,3719,catapult_fpga_latency
Throughput,13.427865506499087,catapult,FF,1447,catapult_fpga_latency
Throughput,13.427865506499087,catapult,DSP,0,catapult_fpga_latency
Throughput,13.427865506499087,catapult,BRAM,0,catapult_fpga_latency
Throughput,13.427865506499087,catapult,CLB,605,catapult_fpga_latency
Throughput,13.427865506499087,catapult,LUT,3719,catapult_fpga_latency
Throughput,13.427865506499087,catapult,FF,1447,catapult_fpga_latency
Throughput,13.427865506499087,catapult,DSP,0,catapult_fpga_latency
Throughput,13.427865506499087,catapult,BRAM,0,catapult_fpga_latency
Throughput,13.427865506499087,catapult,CLB,605,catapult_fpga_latency
Throughput,13.427865506499087,catapult,LUT,3719,catapult_fpga_latency
Throughput,13.427865506499087,catapult,FF,1447,catapult_fpga_latency
Throughput,13.427865506499087,catapult,DSP,0,catapult_fpga_latency
Throughput,13.427865506499087,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.98651820042942,catapult,CLB,673,catapult_fpga_latency
Throughput,9.98651820042942,catapult,LUT,3991,catapult_fpga_latency
Throughput,9.98651820042942,catapult,FF,1768,catapult_fpga_latency
Throughput,9.98651820042942,catapult,DSP,0,catapult_fpga_latency
Throughput,9.98651820042942,catapult,BRAM,0,catapult_fpga_latency
Throughput,14.163904705249143,catapult,CLB,470,catapult_fpga_latency
Throughput,14.163904705249143,catapult,LUT,2810,catapult_fpga_latency
Throughput,14.163904705249143,catapult,FF,1210,catapult_fpga_latency
Throughput,14.163904705249143,catapult,DSP,0,catapult_fpga_latency
Throughput,14.163904705249143,catapult,BRAM,0,catapult_fpga_latency
Throughput,14.163904705249143,catapult,CLB,470,catapult_fpga_latency
Throughput,14.163904705249143,catapult,LUT,2810,catapult_fpga_latency
Throughput,14.163904705249143,catapult,FF,1210,catapult_fpga_latency
Throughput,14.163904705249143,catapult,DSP,0,catapult_fpga_latency
Throughput,14.163904705249143,catapult,BRAM,0,catapult_fpga_latency
Throughput,14.163904705249143,catapult,CLB,470,catapult_fpga_latency
Throughput,14.163904705249143,catapult,LUT,2810,catapult_fpga_latency
Throughput,14.163904705249143,catapult,FF,1210,catapult_fpga_latency
Throughput,14.163904705249143,catapult,DSP,0,catapult_fpga_latency
Throughput,14.163904705249143,catapult,BRAM,0,catapult_fpga_latency
Throughput,14.163904705249143,catapult,CLB,470,catapult_fpga_latency
Throughput,14.163904705249143,catapult,LUT,2810,catapult_fpga_latency
Throughput,14.163904705249143,catapult,FF,1210,catapult_fpga_latency
Throughput,14.163904705249143,catapult,DSP,0,catapult_fpga_latency
Throughput,14.163904705249143,catapult,BRAM,0,catapult_fpga_latency
Throughput,14.163904705249143,catapult,CLB,470,catapult_fpga_latency
Throughput,14.163904705249143,catapult,LUT,2810,catapult_fpga_latency
Throughput,14.163904705249143,catapult,FF,1210,catapult_fpga_latency
Throughput,14.163904705249143,catapult,DSP,0,catapult_fpga_latency
Throughput,14.163904705249143,catapult,BRAM,0,catapult_fpga_latency
Throughput,14.163904705249143,catapult,CLB,470,catapult_fpga_latency
Throughput,14.163904705249143,catapult,LUT,2810,catapult_fpga_latency
Throughput,14.163904705249143,catapult,FF,1210,catapult_fpga_latency
Throughput,14.163904705249143,catapult,DSP,0,catapult_fpga_latency
Throughput,14.163904705249143,catapult,BRAM,0,catapult_fpga_latency
Throughput,14.163904705249143,catapult,CLB,470,catapult_fpga_latency
Throughput,14.163904705249143,catapult,LUT,2810,catapult_fpga_latency
Throughput,14.163904705249143,catapult,FF,1210,catapult_fpga_latency
Throughput,14.163904705249143,catapult,DSP,0,catapult_fpga_latency
Throughput,14.163904705249143,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.076657528683115,catapult,CLB,789,catapult_fpga_latency
Throughput,5.076657528683115,catapult,LUT,4868,catapult_fpga_latency
Throughput,5.076657528683115,catapult,FF,1628,catapult_fpga_latency
Throughput,5.076657528683115,catapult,DSP,0,catapult_fpga_latency
Throughput,5.076657528683115,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.110040175277172,catapult,CLB,723,catapult_fpga_latency
Throughput,9.110040175277172,catapult,LUT,4422,catapult_fpga_latency
Throughput,9.110040175277172,catapult,FF,1364,catapult_fpga_latency
Throughput,9.110040175277172,catapult,DSP,0,catapult_fpga_latency
Throughput,9.110040175277172,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.110040175277172,catapult,CLB,723,catapult_fpga_latency
Throughput,9.110040175277172,catapult,LUT,4422,catapult_fpga_latency
Throughput,9.110040175277172,catapult,FF,1364,catapult_fpga_latency
Throughput,9.110040175277172,catapult,DSP,0,catapult_fpga_latency
Throughput,9.110040175277172,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.110040175277172,catapult,CLB,723,catapult_fpga_latency
Throughput,9.110040175277172,catapult,LUT,4422,catapult_fpga_latency
Throughput,9.110040175277172,catapult,FF,1364,catapult_fpga_latency
Throughput,9.110040175277172,catapult,DSP,0,catapult_fpga_latency
Throughput,9.110040175277172,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.110040175277172,catapult,CLB,723,catapult_fpga_latency
Throughput,9.110040175277172,catapult,LUT,4422,catapult_fpga_latency
Throughput,9.110040175277172,catapult,FF,1364,catapult_fpga_latency
Throughput,9.110040175277172,catapult,DSP,0,catapult_fpga_latency
Throughput,9.110040175277172,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.110040175277172,catapult,CLB,723,catapult_fpga_latency
Throughput,9.110040175277172,catapult,LUT,4422,catapult_fpga_latency
Throughput,9.110040175277172,catapult,FF,1364,catapult_fpga_latency
Throughput,9.110040175277172,catapult,DSP,0,catapult_fpga_latency
Throughput,9.110040175277172,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.110040175277172,catapult,CLB,723,catapult_fpga_latency
Throughput,9.110040175277172,catapult,LUT,4422,catapult_fpga_latency
Throughput,9.110040175277172,catapult,FF,1364,catapult_fpga_latency
Throughput,9.110040175277172,catapult,DSP,0,catapult_fpga_latency
Throughput,9.110040175277172,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.005380784343169,catapult,CLB,712,catapult_fpga_latency
Throughput,5.005380784343169,catapult,LUT,4524,catapult_fpga_latency
Throughput,5.005380784343169,catapult,FF,1613,catapult_fpga_latency
Throughput,5.005380784343169,catapult,DSP,0,catapult_fpga_latency
Throughput,5.005380784343169,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.248554913294798,catapult,CLB,687,catapult_fpga_latency
Throughput,9.248554913294798,catapult,LUT,4332,catapult_fpga_latency
Throughput,9.248554913294798,catapult,FF,1321,catapult_fpga_latency
Throughput,9.248554913294798,catapult,DSP,0,catapult_fpga_latency
Throughput,9.248554913294798,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.248554913294798,catapult,CLB,687,catapult_fpga_latency
Throughput,9.248554913294798,catapult,LUT,4332,catapult_fpga_latency
Throughput,9.248554913294798,catapult,FF,1321,catapult_fpga_latency
Throughput,9.248554913294798,catapult,DSP,0,catapult_fpga_latency
Throughput,9.248554913294798,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.248554913294798,catapult,CLB,687,catapult_fpga_latency
Throughput,9.248554913294798,catapult,LUT,4332,catapult_fpga_latency
Throughput,9.248554913294798,catapult,FF,1321,catapult_fpga_latency
Throughput,9.248554913294798,catapult,DSP,0,catapult_fpga_latency
Throughput,9.248554913294798,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.248554913294798,catapult,CLB,687,catapult_fpga_latency
Throughput,9.248554913294798,catapult,LUT,4332,catapult_fpga_latency
Throughput,9.248554913294798,catapult,FF,1321,catapult_fpga_latency
Throughput,9.248554913294798,catapult,DSP,0,catapult_fpga_latency
Throughput,9.248554913294798,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.248554913294798,catapult,CLB,687,catapult_fpga_latency
Throughput,9.248554913294798,catapult,LUT,4332,catapult_fpga_latency
Throughput,9.248554913294798,catapult,FF,1321,catapult_fpga_latency
Throughput,9.248554913294798,catapult,DSP,0,catapult_fpga_latency
Throughput,9.248554913294798,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.248554913294798,catapult,CLB,687,catapult_fpga_latency
Throughput,9.248554913294798,catapult,LUT,4332,catapult_fpga_latency
Throughput,9.248554913294798,catapult,FF,1321,catapult_fpga_latency
Throughput,9.248554913294798,catapult,DSP,0,catapult_fpga_latency
Throughput,9.248554913294798,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.248554913294798,catapult,CLB,687,catapult_fpga_latency
Throughput,9.248554913294798,catapult,LUT,4332,catapult_fpga_latency
Throughput,9.248554913294798,catapult,FF,1321,catapult_fpga_latency
Throughput,9.248554913294798,catapult,DSP,0,catapult_fpga_latency
Throughput,9.248554913294798,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.041542308623054,catapult,CLB,743,catapult_fpga_latency
Throughput,5.041542308623054,catapult,LUT,4576,catapult_fpga_latency
Throughput,5.041542308623054,catapult,FF,1630,catapult_fpga_latency
Throughput,5.041542308623054,catapult,DSP,0,catapult_fpga_latency
Throughput,5.041542308623054,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.232587340276238,catapult,CLB,831,catapult_fpga_latency
Throughput,9.232587340276238,catapult,LUT,5337,catapult_fpga_latency
Throughput,9.232587340276238,catapult,FF,1493,catapult_fpga_latency
Throughput,9.232587340276238,catapult,DSP,0,catapult_fpga_latency
Throughput,9.232587340276238,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.232587340276238,catapult,CLB,831,catapult_fpga_latency
Throughput,9.232587340276238,catapult,LUT,5337,catapult_fpga_latency
Throughput,9.232587340276238,catapult,FF,1493,catapult_fpga_latency
Throughput,9.232587340276238,catapult,DSP,0,catapult_fpga_latency
Throughput,9.232587340276238,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.232587340276238,catapult,CLB,831,catapult_fpga_latency
Throughput,9.232587340276238,catapult,LUT,5337,catapult_fpga_latency
Throughput,9.232587340276238,catapult,FF,1493,catapult_fpga_latency
Throughput,9.232587340276238,catapult,DSP,0,catapult_fpga_latency
Throughput,9.232587340276238,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.232587340276238,catapult,CLB,831,catapult_fpga_latency
Throughput,9.232587340276238,catapult,LUT,5337,catapult_fpga_latency
Throughput,9.232587340276238,catapult,FF,1493,catapult_fpga_latency
Throughput,9.232587340276238,catapult,DSP,0,catapult_fpga_latency
Throughput,9.232587340276238,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.232587340276238,catapult,CLB,831,catapult_fpga_latency
Throughput,9.232587340276238,catapult,LUT,5337,catapult_fpga_latency
Throughput,9.232587340276238,catapult,FF,1493,catapult_fpga_latency
Throughput,9.232587340276238,catapult,DSP,0,catapult_fpga_latency
Throughput,9.232587340276238,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.232587340276238,catapult,CLB,831,catapult_fpga_latency
Throughput,9.232587340276238,catapult,LUT,5337,catapult_fpga_latency
Throughput,9.232587340276238,catapult,FF,1493,catapult_fpga_latency
Throughput,9.232587340276238,catapult,DSP,0,catapult_fpga_latency
Throughput,9.232587340276238,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.232587340276238,catapult,CLB,831,catapult_fpga_latency
Throughput,9.232587340276238,catapult,LUT,5337,catapult_fpga_latency
Throughput,9.232587340276238,catapult,FF,1493,catapult_fpga_latency
Throughput,9.232587340276238,catapult,DSP,0,catapult_fpga_latency
Throughput,9.232587340276238,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.9977260346542325,catapult,CLB,695,catapult_fpga_latency
Throughput,4.9977260346542325,catapult,LUT,4368,catapult_fpga_latency
Throughput,4.9977260346542325,catapult,FF,1610,catapult_fpga_latency
Throughput,4.9977260346542325,catapult,DSP,0,catapult_fpga_latency
Throughput,4.9977260346542325,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.15801234500064,catapult,CLB,712,catapult_fpga_latency
Throughput,9.15801234500064,catapult,LUT,4496,catapult_fpga_latency
Throughput,9.15801234500064,catapult,FF,1321,catapult_fpga_latency
Throughput,9.15801234500064,catapult,DSP,0,catapult_fpga_latency
Throughput,9.15801234500064,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.15801234500064,catapult,CLB,712,catapult_fpga_latency
Throughput,9.15801234500064,catapult,LUT,4496,catapult_fpga_latency
Throughput,9.15801234500064,catapult,FF,1321,catapult_fpga_latency
Throughput,9.15801234500064,catapult,DSP,0,catapult_fpga_latency
Throughput,9.15801234500064,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.15801234500064,catapult,CLB,712,catapult_fpga_latency
Throughput,9.15801234500064,catapult,LUT,4496,catapult_fpga_latency
Throughput,9.15801234500064,catapult,FF,1321,catapult_fpga_latency
Throughput,9.15801234500064,catapult,DSP,0,catapult_fpga_latency
Throughput,9.15801234500064,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.15801234500064,catapult,CLB,712,catapult_fpga_latency
Throughput,9.15801234500064,catapult,LUT,4496,catapult_fpga_latency
Throughput,9.15801234500064,catapult,FF,1321,catapult_fpga_latency
Throughput,9.15801234500064,catapult,DSP,0,catapult_fpga_latency
Throughput,9.15801234500064,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.15801234500064,catapult,CLB,712,catapult_fpga_latency
Throughput,9.15801234500064,catapult,LUT,4496,catapult_fpga_latency
Throughput,9.15801234500064,catapult,FF,1321,catapult_fpga_latency
Throughput,9.15801234500064,catapult,DSP,0,catapult_fpga_latency
Throughput,9.15801234500064,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.15801234500064,catapult,CLB,712,catapult_fpga_latency
Throughput,9.15801234500064,catapult,LUT,4496,catapult_fpga_latency
Throughput,9.15801234500064,catapult,FF,1321,catapult_fpga_latency
Throughput,9.15801234500064,catapult,DSP,0,catapult_fpga_latency
Throughput,9.15801234500064,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.15801234500064,catapult,CLB,712,catapult_fpga_latency
Throughput,9.15801234500064,catapult,LUT,4496,catapult_fpga_latency
Throughput,9.15801234500064,catapult,FF,1321,catapult_fpga_latency
Throughput,9.15801234500064,catapult,DSP,0,catapult_fpga_latency
Throughput,9.15801234500064,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.217654455616023,catapult,CLB,860,catapult_fpga_latency
Throughput,5.217654455616023,catapult,LUT,5215,catapult_fpga_latency
Throughput,5.217654455616023,catapult,FF,1957,catapult_fpga_latency
Throughput,5.217654455616023,catapult,DSP,0,catapult_fpga_latency
Throughput,5.217654455616023,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.820552370419953,catapult,CLB,822,catapult_fpga_latency
Throughput,5.820552370419953,catapult,LUT,5370,catapult_fpga_latency
Throughput,5.820552370419953,catapult,FF,1423,catapult_fpga_latency
Throughput,5.820552370419953,catapult,DSP,0,catapult_fpga_latency
Throughput,5.820552370419953,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.820552370419953,catapult,CLB,822,catapult_fpga_latency
Throughput,5.820552370419953,catapult,LUT,5370,catapult_fpga_latency
Throughput,5.820552370419953,catapult,FF,1423,catapult_fpga_latency
Throughput,5.820552370419953,catapult,DSP,0,catapult_fpga_latency
Throughput,5.820552370419953,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.820552370419953,catapult,CLB,822,catapult_fpga_latency
Throughput,5.820552370419953,catapult,LUT,5370,catapult_fpga_latency
Throughput,5.820552370419953,catapult,FF,1423,catapult_fpga_latency
Throughput,5.820552370419953,catapult,DSP,0,catapult_fpga_latency
Throughput,5.820552370419953,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.820552370419953,catapult,CLB,822,catapult_fpga_latency
Throughput,5.820552370419953,catapult,LUT,5370,catapult_fpga_latency
Throughput,5.820552370419953,catapult,FF,1423,catapult_fpga_latency
Throughput,5.820552370419953,catapult,DSP,0,catapult_fpga_latency
Throughput,5.820552370419953,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.820552370419953,catapult,CLB,822,catapult_fpga_latency
Throughput,5.820552370419953,catapult,LUT,5370,catapult_fpga_latency
Throughput,5.820552370419953,catapult,FF,1423,catapult_fpga_latency
Throughput,5.820552370419953,catapult,DSP,0,catapult_fpga_latency
Throughput,5.820552370419953,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.820552370419953,catapult,CLB,822,catapult_fpga_latency
Throughput,5.820552370419953,catapult,LUT,5370,catapult_fpga_latency
Throughput,5.820552370419953,catapult,FF,1423,catapult_fpga_latency
Throughput,5.820552370419953,catapult,DSP,0,catapult_fpga_latency
Throughput,5.820552370419953,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.820552370419953,catapult,CLB,822,catapult_fpga_latency
Throughput,5.820552370419953,catapult,LUT,5370,catapult_fpga_latency
Throughput,5.820552370419953,catapult,FF,1423,catapult_fpga_latency
Throughput,5.820552370419953,catapult,DSP,0,catapult_fpga_latency
Throughput,5.820552370419953,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.066138437298937,catapult,CLB,822,catapult_fpga_latency
Throughput,5.066138437298937,catapult,LUT,5036,catapult_fpga_latency
Throughput,5.066138437298937,catapult,FF,1939,catapult_fpga_latency
Throughput,5.066138437298937,catapult,DSP,0,catapult_fpga_latency
Throughput,5.066138437298937,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.60773867937754,catapult,CLB,829,catapult_fpga_latency
Throughput,5.60773867937754,catapult,LUT,5348,catapult_fpga_latency
Throughput,5.60773867937754,catapult,FF,1396,catapult_fpga_latency
Throughput,5.60773867937754,catapult,DSP,0,catapult_fpga_latency
Throughput,5.60773867937754,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.60773867937754,catapult,CLB,829,catapult_fpga_latency
Throughput,5.60773867937754,catapult,LUT,5348,catapult_fpga_latency
Throughput,5.60773867937754,catapult,FF,1396,catapult_fpga_latency
Throughput,5.60773867937754,catapult,DSP,0,catapult_fpga_latency
Throughput,5.60773867937754,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.60773867937754,catapult,CLB,829,catapult_fpga_latency
Throughput,5.60773867937754,catapult,LUT,5348,catapult_fpga_latency
Throughput,5.60773867937754,catapult,FF,1396,catapult_fpga_latency
Throughput,5.60773867937754,catapult,DSP,0,catapult_fpga_latency
Throughput,5.60773867937754,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.60773867937754,catapult,CLB,829,catapult_fpga_latency
Throughput,5.60773867937754,catapult,LUT,5348,catapult_fpga_latency
Throughput,5.60773867937754,catapult,FF,1396,catapult_fpga_latency
Throughput,5.60773867937754,catapult,DSP,0,catapult_fpga_latency
Throughput,5.60773867937754,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.60773867937754,catapult,CLB,829,catapult_fpga_latency
Throughput,5.60773867937754,catapult,LUT,5348,catapult_fpga_latency
Throughput,5.60773867937754,catapult,FF,1396,catapult_fpga_latency
Throughput,5.60773867937754,catapult,DSP,0,catapult_fpga_latency
Throughput,5.60773867937754,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.60773867937754,catapult,CLB,829,catapult_fpga_latency
Throughput,5.60773867937754,catapult,LUT,5348,catapult_fpga_latency
Throughput,5.60773867937754,catapult,FF,1396,catapult_fpga_latency
Throughput,5.60773867937754,catapult,DSP,0,catapult_fpga_latency
Throughput,5.60773867937754,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.60773867937754,catapult,CLB,829,catapult_fpga_latency
Throughput,5.60773867937754,catapult,LUT,5348,catapult_fpga_latency
Throughput,5.60773867937754,catapult,FF,1396,catapult_fpga_latency
Throughput,5.60773867937754,catapult,DSP,0,catapult_fpga_latency
Throughput,5.60773867937754,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.291705252017462,catapult,CLB,857,catapult_fpga_latency
Throughput,5.291705252017462,catapult,LUT,5122,catapult_fpga_latency
Throughput,5.291705252017462,catapult,FF,1955,catapult_fpga_latency
Throughput,5.291705252017462,catapult,DSP,0,catapult_fpga_latency
Throughput,5.291705252017462,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.675401108973377,catapult,CLB,911,catapult_fpga_latency
Throughput,5.675401108973377,catapult,LUT,5858,catapult_fpga_latency
Throughput,5.675401108973377,catapult,FF,1431,catapult_fpga_latency
Throughput,5.675401108973377,catapult,DSP,0,catapult_fpga_latency
Throughput,5.675401108973377,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.675401108973377,catapult,CLB,911,catapult_fpga_latency
Throughput,5.675401108973377,catapult,LUT,5858,catapult_fpga_latency
Throughput,5.675401108973377,catapult,FF,1431,catapult_fpga_latency
Throughput,5.675401108973377,catapult,DSP,0,catapult_fpga_latency
Throughput,5.675401108973377,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.675401108973377,catapult,CLB,911,catapult_fpga_latency
Throughput,5.675401108973377,catapult,LUT,5858,catapult_fpga_latency
Throughput,5.675401108973377,catapult,FF,1431,catapult_fpga_latency
Throughput,5.675401108973377,catapult,DSP,0,catapult_fpga_latency
Throughput,5.675401108973377,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.675401108973377,catapult,CLB,911,catapult_fpga_latency
Throughput,5.675401108973377,catapult,LUT,5858,catapult_fpga_latency
Throughput,5.675401108973377,catapult,FF,1431,catapult_fpga_latency
Throughput,5.675401108973377,catapult,DSP,0,catapult_fpga_latency
Throughput,5.675401108973377,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.675401108973377,catapult,CLB,911,catapult_fpga_latency
Throughput,5.675401108973377,catapult,LUT,5858,catapult_fpga_latency
Throughput,5.675401108973377,catapult,FF,1431,catapult_fpga_latency
Throughput,5.675401108973377,catapult,DSP,0,catapult_fpga_latency
Throughput,5.675401108973377,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.675401108973377,catapult,CLB,911,catapult_fpga_latency
Throughput,5.675401108973377,catapult,LUT,5858,catapult_fpga_latency
Throughput,5.675401108973377,catapult,FF,1431,catapult_fpga_latency
Throughput,5.675401108973377,catapult,DSP,0,catapult_fpga_latency
Throughput,5.675401108973377,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.675401108973377,catapult,CLB,911,catapult_fpga_latency
Throughput,5.675401108973377,catapult,LUT,5858,catapult_fpga_latency
Throughput,5.675401108973377,catapult,FF,1431,catapult_fpga_latency
Throughput,5.675401108973377,catapult,DSP,0,catapult_fpga_latency
Throughput,5.675401108973377,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.9926109358149935,catapult,CLB,782,catapult_fpga_latency
Throughput,4.9926109358149935,catapult,LUT,4778,catapult_fpga_latency
Throughput,4.9926109358149935,catapult,FF,1938,catapult_fpga_latency
Throughput,4.9926109358149935,catapult,DSP,0,catapult_fpga_latency
Throughput,4.9926109358149935,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.5243124993094606,catapult,CLB,766,catapult_fpga_latency
Throughput,5.5243124993094606,catapult,LUT,4952,catapult_fpga_latency
Throughput,5.5243124993094606,catapult,FF,1415,catapult_fpga_latency
Throughput,5.5243124993094606,catapult,DSP,0,catapult_fpga_latency
Throughput,5.5243124993094606,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.5243124993094606,catapult,CLB,766,catapult_fpga_latency
Throughput,5.5243124993094606,catapult,LUT,4952,catapult_fpga_latency
Throughput,5.5243124993094606,catapult,FF,1415,catapult_fpga_latency
Throughput,5.5243124993094606,catapult,DSP,0,catapult_fpga_latency
Throughput,5.5243124993094606,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.5243124993094606,catapult,CLB,766,catapult_fpga_latency
Throughput,5.5243124993094606,catapult,LUT,4952,catapult_fpga_latency
Throughput,5.5243124993094606,catapult,FF,1415,catapult_fpga_latency
Throughput,5.5243124993094606,catapult,DSP,0,catapult_fpga_latency
Throughput,5.5243124993094606,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.5243124993094606,catapult,CLB,766,catapult_fpga_latency
Throughput,5.5243124993094606,catapult,LUT,4952,catapult_fpga_latency
Throughput,5.5243124993094606,catapult,FF,1415,catapult_fpga_latency
Throughput,5.5243124993094606,catapult,DSP,0,catapult_fpga_latency
Throughput,5.5243124993094606,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.5243124993094606,catapult,CLB,766,catapult_fpga_latency
Throughput,5.5243124993094606,catapult,LUT,4952,catapult_fpga_latency
Throughput,5.5243124993094606,catapult,FF,1415,catapult_fpga_latency
Throughput,5.5243124993094606,catapult,DSP,0,catapult_fpga_latency
Throughput,5.5243124993094606,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.5243124993094606,catapult,CLB,766,catapult_fpga_latency
Throughput,5.5243124993094606,catapult,LUT,4952,catapult_fpga_latency
Throughput,5.5243124993094606,catapult,FF,1415,catapult_fpga_latency
Throughput,5.5243124993094606,catapult,DSP,0,catapult_fpga_latency
Throughput,5.5243124993094606,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.5243124993094606,catapult,CLB,766,catapult_fpga_latency
Throughput,5.5243124993094606,catapult,LUT,4952,catapult_fpga_latency
Throughput,5.5243124993094606,catapult,FF,1415,catapult_fpga_latency
Throughput,5.5243124993094606,catapult,DSP,0,catapult_fpga_latency
Throughput,5.5243124993094606,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.767160161507402,catapult,CLB,964,catapult_fpga_latency
Throughput,10.767160161507402,catapult,LUT,5692,catapult_fpga_latency
Throughput,10.767160161507402,catapult,FF,1589,catapult_fpga_latency
Throughput,10.767160161507402,catapult,DSP,0,catapult_fpga_latency
Throughput,10.767160161507402,catapult,BRAM,0,catapult_fpga_latency
Throughput,17.422513371779015,catapult,CLB,399,catapult_fpga_latency
Throughput,17.422513371779015,catapult,LUT,2474,catapult_fpga_latency
Throughput,17.422513371779015,catapult,FF,1236,catapult_fpga_latency
Throughput,17.422513371779015,catapult,DSP,0,catapult_fpga_latency
Throughput,17.422513371779015,catapult,BRAM,0,catapult_fpga_latency
Throughput,17.422513371779015,catapult,CLB,399,catapult_fpga_latency
Throughput,17.422513371779015,catapult,LUT,2474,catapult_fpga_latency
Throughput,17.422513371779015,catapult,FF,1236,catapult_fpga_latency
Throughput,17.422513371779015,catapult,DSP,0,catapult_fpga_latency
Throughput,17.422513371779015,catapult,BRAM,0,catapult_fpga_latency
Throughput,17.422513371779015,catapult,CLB,399,catapult_fpga_latency
Throughput,17.422513371779015,catapult,LUT,2474,catapult_fpga_latency
Throughput,17.422513371779015,catapult,FF,1236,catapult_fpga_latency
Throughput,17.422513371779015,catapult,DSP,0,catapult_fpga_latency
Throughput,17.422513371779015,catapult,BRAM,0,catapult_fpga_latency
Throughput,17.422513371779015,catapult,CLB,399,catapult_fpga_latency
Throughput,17.422513371779015,catapult,LUT,2474,catapult_fpga_latency
Throughput,17.422513371779015,catapult,FF,1236,catapult_fpga_latency
Throughput,17.422513371779015,catapult,DSP,0,catapult_fpga_latency
Throughput,17.422513371779015,catapult,BRAM,0,catapult_fpga_latency
Throughput,17.422513371779015,catapult,CLB,399,catapult_fpga_latency
Throughput,17.422513371779015,catapult,LUT,2474,catapult_fpga_latency
Throughput,17.422513371779015,catapult,FF,1236,catapult_fpga_latency
Throughput,17.422513371779015,catapult,DSP,0,catapult_fpga_latency
Throughput,17.422513371779015,catapult,BRAM,0,catapult_fpga_latency
Throughput,17.422513371779015,catapult,CLB,399,catapult_fpga_latency
Throughput,17.422513371779015,catapult,LUT,2474,catapult_fpga_latency
Throughput,17.422513371779015,catapult,FF,1236,catapult_fpga_latency
Throughput,17.422513371779015,catapult,DSP,0,catapult_fpga_latency
Throughput,17.422513371779015,catapult,BRAM,0,catapult_fpga_latency
Throughput,17.422513371779015,catapult,CLB,399,catapult_fpga_latency
Throughput,17.422513371779015,catapult,LUT,2474,catapult_fpga_latency
Throughput,17.422513371779015,catapult,FF,1236,catapult_fpga_latency
Throughput,17.422513371779015,catapult,DSP,0,catapult_fpga_latency
Throughput,17.422513371779015,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.305028854080792,catapult,CLB,678,catapult_fpga_latency
Throughput,10.305028854080792,catapult,LUT,4340,catapult_fpga_latency
Throughput,10.305028854080792,catapult,FF,1572,catapult_fpga_latency
Throughput,10.305028854080792,catapult,DSP,0,catapult_fpga_latency
Throughput,10.305028854080792,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.9618020218468,catapult,CLB,423,catapult_fpga_latency
Throughput,16.9618020218468,catapult,LUT,2467,catapult_fpga_latency
Throughput,16.9618020218468,catapult,FF,1230,catapult_fpga_latency
Throughput,16.9618020218468,catapult,DSP,0,catapult_fpga_latency
Throughput,16.9618020218468,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.9618020218468,catapult,CLB,423,catapult_fpga_latency
Throughput,16.9618020218468,catapult,LUT,2467,catapult_fpga_latency
Throughput,16.9618020218468,catapult,FF,1230,catapult_fpga_latency
Throughput,16.9618020218468,catapult,DSP,0,catapult_fpga_latency
Throughput,16.9618020218468,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.9618020218468,catapult,CLB,423,catapult_fpga_latency
Throughput,16.9618020218468,catapult,LUT,2467,catapult_fpga_latency
Throughput,16.9618020218468,catapult,FF,1230,catapult_fpga_latency
Throughput,16.9618020218468,catapult,DSP,0,catapult_fpga_latency
Throughput,16.9618020218468,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.9618020218468,catapult,CLB,423,catapult_fpga_latency
Throughput,16.9618020218468,catapult,LUT,2467,catapult_fpga_latency
Throughput,16.9618020218468,catapult,FF,1230,catapult_fpga_latency
Throughput,16.9618020218468,catapult,DSP,0,catapult_fpga_latency
Throughput,16.9618020218468,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.9618020218468,catapult,CLB,423,catapult_fpga_latency
Throughput,16.9618020218468,catapult,LUT,2467,catapult_fpga_latency
Throughput,16.9618020218468,catapult,FF,1230,catapult_fpga_latency
Throughput,16.9618020218468,catapult,DSP,0,catapult_fpga_latency
Throughput,16.9618020218468,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.9618020218468,catapult,CLB,423,catapult_fpga_latency
Throughput,16.9618020218468,catapult,LUT,2467,catapult_fpga_latency
Throughput,16.9618020218468,catapult,FF,1230,catapult_fpga_latency
Throughput,16.9618020218468,catapult,DSP,0,catapult_fpga_latency
Throughput,16.9618020218468,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.9618020218468,catapult,CLB,423,catapult_fpga_latency
Throughput,16.9618020218468,catapult,LUT,2467,catapult_fpga_latency
Throughput,16.9618020218468,catapult,FF,1230,catapult_fpga_latency
Throughput,16.9618020218468,catapult,DSP,0,catapult_fpga_latency
Throughput,16.9618020218468,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.030995776950778,catapult,CLB,729,catapult_fpga_latency
Throughput,10.030995776950778,catapult,LUT,4612,catapult_fpga_latency
Throughput,10.030995776950778,catapult,FF,1594,catapult_fpga_latency
Throughput,10.030995776950778,catapult,DSP,0,catapult_fpga_latency
Throughput,10.030995776950778,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.94714186452455,catapult,CLB,507,catapult_fpga_latency
Throughput,16.94714186452455,catapult,LUT,3080,catapult_fpga_latency
Throughput,16.94714186452455,catapult,FF,1448,catapult_fpga_latency
Throughput,16.94714186452455,catapult,DSP,0,catapult_fpga_latency
Throughput,16.94714186452455,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.94714186452455,catapult,CLB,507,catapult_fpga_latency
Throughput,16.94714186452455,catapult,LUT,3080,catapult_fpga_latency
Throughput,16.94714186452455,catapult,FF,1448,catapult_fpga_latency
Throughput,16.94714186452455,catapult,DSP,0,catapult_fpga_latency
Throughput,16.94714186452455,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.94714186452455,catapult,CLB,507,catapult_fpga_latency
Throughput,16.94714186452455,catapult,LUT,3080,catapult_fpga_latency
Throughput,16.94714186452455,catapult,FF,1448,catapult_fpga_latency
Throughput,16.94714186452455,catapult,DSP,0,catapult_fpga_latency
Throughput,16.94714186452455,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.94714186452455,catapult,CLB,507,catapult_fpga_latency
Throughput,16.94714186452455,catapult,LUT,3080,catapult_fpga_latency
Throughput,16.94714186452455,catapult,FF,1448,catapult_fpga_latency
Throughput,16.94714186452455,catapult,DSP,0,catapult_fpga_latency
Throughput,16.94714186452455,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.94714186452455,catapult,CLB,507,catapult_fpga_latency
Throughput,16.94714186452455,catapult,LUT,3080,catapult_fpga_latency
Throughput,16.94714186452455,catapult,FF,1448,catapult_fpga_latency
Throughput,16.94714186452455,catapult,DSP,0,catapult_fpga_latency
Throughput,16.94714186452455,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.94714186452455,catapult,CLB,507,catapult_fpga_latency
Throughput,16.94714186452455,catapult,LUT,3080,catapult_fpga_latency
Throughput,16.94714186452455,catapult,FF,1448,catapult_fpga_latency
Throughput,16.94714186452455,catapult,DSP,0,catapult_fpga_latency
Throughput,16.94714186452455,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.94714186452455,catapult,CLB,507,catapult_fpga_latency
Throughput,16.94714186452455,catapult,LUT,3080,catapult_fpga_latency
Throughput,16.94714186452455,catapult,FF,1448,catapult_fpga_latency
Throughput,16.94714186452455,catapult,DSP,0,catapult_fpga_latency
Throughput,16.94714186452455,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.944015194455217,catapult,CLB,745,catapult_fpga_latency
Throughput,9.944015194455217,catapult,LUT,4659,catapult_fpga_latency
Throughput,9.944015194455217,catapult,FF,1569,catapult_fpga_latency
Throughput,9.944015194455217,catapult,DSP,0,catapult_fpga_latency
Throughput,9.944015194455217,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.540408217274802,catapult,CLB,349,catapult_fpga_latency
Throughput,16.540408217274802,catapult,LUT,2223,catapult_fpga_latency
Throughput,16.540408217274802,catapult,FF,1220,catapult_fpga_latency
Throughput,16.540408217274802,catapult,DSP,0,catapult_fpga_latency
Throughput,16.540408217274802,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.540408217274802,catapult,CLB,349,catapult_fpga_latency
Throughput,16.540408217274802,catapult,LUT,2223,catapult_fpga_latency
Throughput,16.540408217274802,catapult,FF,1220,catapult_fpga_latency
Throughput,16.540408217274802,catapult,DSP,0,catapult_fpga_latency
Throughput,16.540408217274802,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.540408217274802,catapult,CLB,349,catapult_fpga_latency
Throughput,16.540408217274802,catapult,LUT,2223,catapult_fpga_latency
Throughput,16.540408217274802,catapult,FF,1220,catapult_fpga_latency
Throughput,16.540408217274802,catapult,DSP,0,catapult_fpga_latency
Throughput,16.540408217274802,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.540408217274802,catapult,CLB,349,catapult_fpga_latency
Throughput,16.540408217274802,catapult,LUT,2223,catapult_fpga_latency
Throughput,16.540408217274802,catapult,FF,1220,catapult_fpga_latency
Throughput,16.540408217274802,catapult,DSP,0,catapult_fpga_latency
Throughput,16.540408217274802,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.540408217274802,catapult,CLB,349,catapult_fpga_latency
Throughput,16.540408217274802,catapult,LUT,2223,catapult_fpga_latency
Throughput,16.540408217274802,catapult,FF,1220,catapult_fpga_latency
Throughput,16.540408217274802,catapult,DSP,0,catapult_fpga_latency
Throughput,16.540408217274802,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.540408217274802,catapult,CLB,349,catapult_fpga_latency
Throughput,16.540408217274802,catapult,LUT,2223,catapult_fpga_latency
Throughput,16.540408217274802,catapult,FF,1220,catapult_fpga_latency
Throughput,16.540408217274802,catapult,DSP,0,catapult_fpga_latency
Throughput,16.540408217274802,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.540408217274802,catapult,CLB,349,catapult_fpga_latency
Throughput,16.540408217274802,catapult,LUT,2223,catapult_fpga_latency
Throughput,16.540408217274802,catapult,FF,1220,catapult_fpga_latency
Throughput,16.540408217274802,catapult,DSP,0,catapult_fpga_latency
Throughput,16.540408217274802,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.625264024766857,catapult,CLB,736,catapult_fpga_latency
Throughput,7.625264024766857,catapult,LUT,4457,catapult_fpga_latency
Throughput,7.625264024766857,catapult,FF,1824,catapult_fpga_latency
Throughput,7.625264024766857,catapult,DSP,0,catapult_fpga_latency
Throughput,7.625264024766857,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.81132815949295,catapult,CLB,598,catapult_fpga_latency
Throughput,9.81132815949295,catapult,LUT,3561,catapult_fpga_latency
Throughput,9.81132815949295,catapult,FF,1258,catapult_fpga_latency
Throughput,9.81132815949295,catapult,DSP,0,catapult_fpga_latency
Throughput,9.81132815949295,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.81132815949295,catapult,CLB,598,catapult_fpga_latency
Throughput,9.81132815949295,catapult,LUT,3561,catapult_fpga_latency
Throughput,9.81132815949295,catapult,FF,1258,catapult_fpga_latency
Throughput,9.81132815949295,catapult,DSP,0,catapult_fpga_latency
Throughput,9.81132815949295,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.81132815949295,catapult,CLB,598,catapult_fpga_latency
Throughput,9.81132815949295,catapult,LUT,3561,catapult_fpga_latency
Throughput,9.81132815949295,catapult,FF,1258,catapult_fpga_latency
Throughput,9.81132815949295,catapult,DSP,0,catapult_fpga_latency
Throughput,9.81132815949295,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.81132815949295,catapult,CLB,598,catapult_fpga_latency
Throughput,9.81132815949295,catapult,LUT,3561,catapult_fpga_latency
Throughput,9.81132815949295,catapult,FF,1258,catapult_fpga_latency
Throughput,9.81132815949295,catapult,DSP,0,catapult_fpga_latency
Throughput,9.81132815949295,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.81132815949295,catapult,CLB,598,catapult_fpga_latency
Throughput,9.81132815949295,catapult,LUT,3561,catapult_fpga_latency
Throughput,9.81132815949295,catapult,FF,1258,catapult_fpga_latency
Throughput,9.81132815949295,catapult,DSP,0,catapult_fpga_latency
Throughput,9.81132815949295,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.81132815949295,catapult,CLB,598,catapult_fpga_latency
Throughput,9.81132815949295,catapult,LUT,3561,catapult_fpga_latency
Throughput,9.81132815949295,catapult,FF,1258,catapult_fpga_latency
Throughput,9.81132815949295,catapult,DSP,0,catapult_fpga_latency
Throughput,9.81132815949295,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.81132815949295,catapult,CLB,598,catapult_fpga_latency
Throughput,9.81132815949295,catapult,LUT,3561,catapult_fpga_latency
Throughput,9.81132815949295,catapult,FF,1258,catapult_fpga_latency
Throughput,9.81132815949295,catapult,DSP,0,catapult_fpga_latency
Throughput,9.81132815949295,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.824664908725284,catapult,CLB,724,catapult_fpga_latency
Throughput,7.824664908725284,catapult,LUT,4308,catapult_fpga_latency
Throughput,7.824664908725284,catapult,FF,1807,catapult_fpga_latency
Throughput,7.824664908725284,catapult,DSP,0,catapult_fpga_latency
Throughput,7.824664908725284,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.927036283317616,catapult,CLB,585,catapult_fpga_latency
Throughput,9.927036283317616,catapult,LUT,3483,catapult_fpga_latency
Throughput,9.927036283317616,catapult,FF,1248,catapult_fpga_latency
Throughput,9.927036283317616,catapult,DSP,0,catapult_fpga_latency
Throughput,9.927036283317616,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.927036283317616,catapult,CLB,585,catapult_fpga_latency
Throughput,9.927036283317616,catapult,LUT,3483,catapult_fpga_latency
Throughput,9.927036283317616,catapult,FF,1248,catapult_fpga_latency
Throughput,9.927036283317616,catapult,DSP,0,catapult_fpga_latency
Throughput,9.927036283317616,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.927036283317616,catapult,CLB,585,catapult_fpga_latency
Throughput,9.927036283317616,catapult,LUT,3483,catapult_fpga_latency
Throughput,9.927036283317616,catapult,FF,1248,catapult_fpga_latency
Throughput,9.927036283317616,catapult,DSP,0,catapult_fpga_latency
Throughput,9.927036283317616,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.927036283317616,catapult,CLB,585,catapult_fpga_latency
Throughput,9.927036283317616,catapult,LUT,3483,catapult_fpga_latency
Throughput,9.927036283317616,catapult,FF,1248,catapult_fpga_latency
Throughput,9.927036283317616,catapult,DSP,0,catapult_fpga_latency
Throughput,9.927036283317616,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.927036283317616,catapult,CLB,585,catapult_fpga_latency
Throughput,9.927036283317616,catapult,LUT,3483,catapult_fpga_latency
Throughput,9.927036283317616,catapult,FF,1248,catapult_fpga_latency
Throughput,9.927036283317616,catapult,DSP,0,catapult_fpga_latency
Throughput,9.927036283317616,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.927036283317616,catapult,CLB,585,catapult_fpga_latency
Throughput,9.927036283317616,catapult,LUT,3483,catapult_fpga_latency
Throughput,9.927036283317616,catapult,FF,1248,catapult_fpga_latency
Throughput,9.927036283317616,catapult,DSP,0,catapult_fpga_latency
Throughput,9.927036283317616,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.927036283317616,catapult,CLB,585,catapult_fpga_latency
Throughput,9.927036283317616,catapult,LUT,3483,catapult_fpga_latency
Throughput,9.927036283317616,catapult,FF,1248,catapult_fpga_latency
Throughput,9.927036283317616,catapult,DSP,0,catapult_fpga_latency
Throughput,9.927036283317616,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.88918742034377,catapult,CLB,800,catapult_fpga_latency
Throughput,6.88918742034377,catapult,LUT,4836,catapult_fpga_latency
Throughput,6.88918742034377,catapult,FF,1829,catapult_fpga_latency
Throughput,6.88918742034377,catapult,DSP,0,catapult_fpga_latency
Throughput,6.88918742034377,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.097848148559542,catapult,CLB,758,catapult_fpga_latency
Throughput,10.097848148559542,catapult,LUT,4304,catapult_fpga_latency
Throughput,10.097848148559542,catapult,FF,1480,catapult_fpga_latency
Throughput,10.097848148559542,catapult,DSP,0,catapult_fpga_latency
Throughput,10.097848148559542,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.097848148559542,catapult,CLB,758,catapult_fpga_latency
Throughput,10.097848148559542,catapult,LUT,4304,catapult_fpga_latency
Throughput,10.097848148559542,catapult,FF,1480,catapult_fpga_latency
Throughput,10.097848148559542,catapult,DSP,0,catapult_fpga_latency
Throughput,10.097848148559542,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.097848148559542,catapult,CLB,758,catapult_fpga_latency
Throughput,10.097848148559542,catapult,LUT,4304,catapult_fpga_latency
Throughput,10.097848148559542,catapult,FF,1480,catapult_fpga_latency
Throughput,10.097848148559542,catapult,DSP,0,catapult_fpga_latency
Throughput,10.097848148559542,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.097848148559542,catapult,CLB,758,catapult_fpga_latency
Throughput,10.097848148559542,catapult,LUT,4304,catapult_fpga_latency
Throughput,10.097848148559542,catapult,FF,1480,catapult_fpga_latency
Throughput,10.097848148559542,catapult,DSP,0,catapult_fpga_latency
Throughput,10.097848148559542,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.097848148559542,catapult,CLB,758,catapult_fpga_latency
Throughput,10.097848148559542,catapult,LUT,4304,catapult_fpga_latency
Throughput,10.097848148559542,catapult,FF,1480,catapult_fpga_latency
Throughput,10.097848148559542,catapult,DSP,0,catapult_fpga_latency
Throughput,10.097848148559542,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.097848148559542,catapult,CLB,758,catapult_fpga_latency
Throughput,10.097848148559542,catapult,LUT,4304,catapult_fpga_latency
Throughput,10.097848148559542,catapult,FF,1480,catapult_fpga_latency
Throughput,10.097848148559542,catapult,DSP,0,catapult_fpga_latency
Throughput,10.097848148559542,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.097848148559542,catapult,CLB,758,catapult_fpga_latency
Throughput,10.097848148559542,catapult,LUT,4304,catapult_fpga_latency
Throughput,10.097848148559542,catapult,FF,1480,catapult_fpga_latency
Throughput,10.097848148559542,catapult,DSP,0,catapult_fpga_latency
Throughput,10.097848148559542,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.978108071451936,catapult,CLB,665,catapult_fpga_latency
Throughput,7.978108071451936,catapult,LUT,3988,catapult_fpga_latency
Throughput,7.978108071451936,catapult,FF,1805,catapult_fpga_latency
Throughput,7.978108071451936,catapult,DSP,0,catapult_fpga_latency
Throughput,7.978108071451936,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.206164523372117,catapult,CLB,534,catapult_fpga_latency
Throughput,10.206164523372117,catapult,LUT,3149,catapult_fpga_latency
Throughput,10.206164523372117,catapult,FF,1239,catapult_fpga_latency
Throughput,10.206164523372117,catapult,DSP,0,catapult_fpga_latency
Throughput,10.206164523372117,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.206164523372117,catapult,CLB,534,catapult_fpga_latency
Throughput,10.206164523372117,catapult,LUT,3149,catapult_fpga_latency
Throughput,10.206164523372117,catapult,FF,1239,catapult_fpga_latency
Throughput,10.206164523372117,catapult,DSP,0,catapult_fpga_latency
Throughput,10.206164523372117,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.206164523372117,catapult,CLB,534,catapult_fpga_latency
Throughput,10.206164523372117,catapult,LUT,3149,catapult_fpga_latency
Throughput,10.206164523372117,catapult,FF,1239,catapult_fpga_latency
Throughput,10.206164523372117,catapult,DSP,0,catapult_fpga_latency
Throughput,10.206164523372117,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.206164523372117,catapult,CLB,534,catapult_fpga_latency
Throughput,10.206164523372117,catapult,LUT,3149,catapult_fpga_latency
Throughput,10.206164523372117,catapult,FF,1239,catapult_fpga_latency
Throughput,10.206164523372117,catapult,DSP,0,catapult_fpga_latency
Throughput,10.206164523372117,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.206164523372117,catapult,CLB,534,catapult_fpga_latency
Throughput,10.206164523372117,catapult,LUT,3149,catapult_fpga_latency
Throughput,10.206164523372117,catapult,FF,1239,catapult_fpga_latency
Throughput,10.206164523372117,catapult,DSP,0,catapult_fpga_latency
Throughput,10.206164523372117,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.206164523372117,catapult,CLB,534,catapult_fpga_latency
Throughput,10.206164523372117,catapult,LUT,3149,catapult_fpga_latency
Throughput,10.206164523372117,catapult,FF,1239,catapult_fpga_latency
Throughput,10.206164523372117,catapult,DSP,0,catapult_fpga_latency
Throughput,10.206164523372117,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.206164523372117,catapult,CLB,534,catapult_fpga_latency
Throughput,10.206164523372117,catapult,LUT,3149,catapult_fpga_latency
Throughput,10.206164523372117,catapult,FF,1239,catapult_fpga_latency
Throughput,10.206164523372117,catapult,DSP,0,catapult_fpga_latency
Throughput,10.206164523372117,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.8766451512860773,catapult,CLB,896,catapult_fpga_latency
Throughput,3.8766451512860773,catapult,LUT,5527,catapult_fpga_latency
Throughput,3.8766451512860773,catapult,FF,1555,catapult_fpga_latency
Throughput,3.8766451512860773,catapult,DSP,0,catapult_fpga_latency
Throughput,3.8766451512860773,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.830834386420301,catapult,CLB,830,catapult_fpga_latency
Throughput,6.830834386420301,catapult,LUT,4939,catapult_fpga_latency
Throughput,6.830834386420301,catapult,FF,1375,catapult_fpga_latency
Throughput,6.830834386420301,catapult,DSP,0,catapult_fpga_latency
Throughput,6.830834386420301,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.830834386420301,catapult,CLB,830,catapult_fpga_latency
Throughput,6.830834386420301,catapult,LUT,4939,catapult_fpga_latency
Throughput,6.830834386420301,catapult,FF,1375,catapult_fpga_latency
Throughput,6.830834386420301,catapult,DSP,0,catapult_fpga_latency
Throughput,6.830834386420301,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.830834386420301,catapult,CLB,830,catapult_fpga_latency
Throughput,6.830834386420301,catapult,LUT,4939,catapult_fpga_latency
Throughput,6.830834386420301,catapult,FF,1375,catapult_fpga_latency
Throughput,6.830834386420301,catapult,DSP,0,catapult_fpga_latency
Throughput,6.830834386420301,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.830834386420301,catapult,CLB,830,catapult_fpga_latency
Throughput,6.830834386420301,catapult,LUT,4939,catapult_fpga_latency
Throughput,6.830834386420301,catapult,FF,1375,catapult_fpga_latency
Throughput,6.830834386420301,catapult,DSP,0,catapult_fpga_latency
Throughput,6.830834386420301,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.830834386420301,catapult,CLB,830,catapult_fpga_latency
Throughput,6.830834386420301,catapult,LUT,4939,catapult_fpga_latency
Throughput,6.830834386420301,catapult,FF,1375,catapult_fpga_latency
Throughput,6.830834386420301,catapult,DSP,0,catapult_fpga_latency
Throughput,6.830834386420301,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.830834386420301,catapult,CLB,830,catapult_fpga_latency
Throughput,6.830834386420301,catapult,LUT,4939,catapult_fpga_latency
Throughput,6.830834386420301,catapult,FF,1375,catapult_fpga_latency
Throughput,6.830834386420301,catapult,DSP,0,catapult_fpga_latency
Throughput,6.830834386420301,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.830834386420301,catapult,CLB,830,catapult_fpga_latency
Throughput,6.830834386420301,catapult,LUT,4939,catapult_fpga_latency
Throughput,6.830834386420301,catapult,FF,1375,catapult_fpga_latency
Throughput,6.830834386420301,catapult,DSP,0,catapult_fpga_latency
Throughput,6.830834386420301,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.078819100294083,catapult,CLB,807,catapult_fpga_latency
Throughput,4.078819100294083,catapult,LUT,5020,catapult_fpga_latency
Throughput,4.078819100294083,catapult,FF,1541,catapult_fpga_latency
Throughput,4.078819100294083,catapult,DSP,0,catapult_fpga_latency
Throughput,4.078819100294083,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.399303755751375,catapult,CLB,863,catapult_fpga_latency
Throughput,6.399303755751375,catapult,LUT,5208,catapult_fpga_latency
Throughput,6.399303755751375,catapult,FF,1375,catapult_fpga_latency
Throughput,6.399303755751375,catapult,DSP,0,catapult_fpga_latency
Throughput,6.399303755751375,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.399303755751375,catapult,CLB,863,catapult_fpga_latency
Throughput,6.399303755751375,catapult,LUT,5208,catapult_fpga_latency
Throughput,6.399303755751375,catapult,FF,1375,catapult_fpga_latency
Throughput,6.399303755751375,catapult,DSP,0,catapult_fpga_latency
Throughput,6.399303755751375,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.399303755751375,catapult,CLB,863,catapult_fpga_latency
Throughput,6.399303755751375,catapult,LUT,5208,catapult_fpga_latency
Throughput,6.399303755751375,catapult,FF,1375,catapult_fpga_latency
Throughput,6.399303755751375,catapult,DSP,0,catapult_fpga_latency
Throughput,6.399303755751375,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.399303755751375,catapult,CLB,863,catapult_fpga_latency
Throughput,6.399303755751375,catapult,LUT,5208,catapult_fpga_latency
Throughput,6.399303755751375,catapult,FF,1375,catapult_fpga_latency
Throughput,6.399303755751375,catapult,DSP,0,catapult_fpga_latency
Throughput,6.399303755751375,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.399303755751375,catapult,CLB,863,catapult_fpga_latency
Throughput,6.399303755751375,catapult,LUT,5208,catapult_fpga_latency
Throughput,6.399303755751375,catapult,FF,1375,catapult_fpga_latency
Throughput,6.399303755751375,catapult,DSP,0,catapult_fpga_latency
Throughput,6.399303755751375,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.399303755751375,catapult,CLB,863,catapult_fpga_latency
Throughput,6.399303755751375,catapult,LUT,5208,catapult_fpga_latency
Throughput,6.399303755751375,catapult,FF,1375,catapult_fpga_latency
Throughput,6.399303755751375,catapult,DSP,0,catapult_fpga_latency
Throughput,6.399303755751375,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.399303755751375,catapult,CLB,863,catapult_fpga_latency
Throughput,6.399303755751375,catapult,LUT,5208,catapult_fpga_latency
Throughput,6.399303755751375,catapult,FF,1375,catapult_fpga_latency
Throughput,6.399303755751375,catapult,DSP,0,catapult_fpga_latency
Throughput,6.399303755751375,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.115954675107117,catapult,CLB,872,catapult_fpga_latency
Throughput,4.115954675107117,catapult,LUT,5437,catapult_fpga_latency
Throughput,4.115954675107117,catapult,FF,1547,catapult_fpga_latency
Throughput,4.115954675107117,catapult,DSP,0,catapult_fpga_latency
Throughput,4.115954675107117,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.6497320157997635,catapult,CLB,1015,catapult_fpga_latency
Throughput,6.6497320157997635,catapult,LUT,6055,catapult_fpga_latency
Throughput,6.6497320157997635,catapult,FF,1560,catapult_fpga_latency
Throughput,6.6497320157997635,catapult,DSP,0,catapult_fpga_latency
Throughput,6.6497320157997635,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.6497320157997635,catapult,CLB,1015,catapult_fpga_latency
Throughput,6.6497320157997635,catapult,LUT,6055,catapult_fpga_latency
Throughput,6.6497320157997635,catapult,FF,1560,catapult_fpga_latency
Throughput,6.6497320157997635,catapult,DSP,0,catapult_fpga_latency
Throughput,6.6497320157997635,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.6497320157997635,catapult,CLB,1015,catapult_fpga_latency
Throughput,6.6497320157997635,catapult,LUT,6055,catapult_fpga_latency
Throughput,6.6497320157997635,catapult,FF,1560,catapult_fpga_latency
Throughput,6.6497320157997635,catapult,DSP,0,catapult_fpga_latency
Throughput,6.6497320157997635,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.6497320157997635,catapult,CLB,1015,catapult_fpga_latency
Throughput,6.6497320157997635,catapult,LUT,6055,catapult_fpga_latency
Throughput,6.6497320157997635,catapult,FF,1560,catapult_fpga_latency
Throughput,6.6497320157997635,catapult,DSP,0,catapult_fpga_latency
Throughput,6.6497320157997635,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.6497320157997635,catapult,CLB,1015,catapult_fpga_latency
Throughput,6.6497320157997635,catapult,LUT,6055,catapult_fpga_latency
Throughput,6.6497320157997635,catapult,FF,1560,catapult_fpga_latency
Throughput,6.6497320157997635,catapult,DSP,0,catapult_fpga_latency
Throughput,6.6497320157997635,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.6497320157997635,catapult,CLB,1015,catapult_fpga_latency
Throughput,6.6497320157997635,catapult,LUT,6055,catapult_fpga_latency
Throughput,6.6497320157997635,catapult,FF,1560,catapult_fpga_latency
Throughput,6.6497320157997635,catapult,DSP,0,catapult_fpga_latency
Throughput,6.6497320157997635,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.6497320157997635,catapult,CLB,1015,catapult_fpga_latency
Throughput,6.6497320157997635,catapult,LUT,6055,catapult_fpga_latency
Throughput,6.6497320157997635,catapult,FF,1560,catapult_fpga_latency
Throughput,6.6497320157997635,catapult,DSP,0,catapult_fpga_latency
Throughput,6.6497320157997635,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.0792849829281925,catapult,CLB,777,catapult_fpga_latency
Throughput,4.0792849829281925,catapult,LUT,4886,catapult_fpga_latency
Throughput,4.0792849829281925,catapult,FF,1536,catapult_fpga_latency
Throughput,4.0792849829281925,catapult,DSP,0,catapult_fpga_latency
Throughput,4.0792849829281925,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.316042115368825,catapult,CLB,805,catapult_fpga_latency
Throughput,6.316042115368825,catapult,LUT,5146,catapult_fpga_latency
Throughput,6.316042115368825,catapult,FF,1406,catapult_fpga_latency
Throughput,6.316042115368825,catapult,DSP,0,catapult_fpga_latency
Throughput,6.316042115368825,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.316042115368825,catapult,CLB,805,catapult_fpga_latency
Throughput,6.316042115368825,catapult,LUT,5146,catapult_fpga_latency
Throughput,6.316042115368825,catapult,FF,1406,catapult_fpga_latency
Throughput,6.316042115368825,catapult,DSP,0,catapult_fpga_latency
Throughput,6.316042115368825,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.316042115368825,catapult,CLB,805,catapult_fpga_latency
Throughput,6.316042115368825,catapult,LUT,5146,catapult_fpga_latency
Throughput,6.316042115368825,catapult,FF,1406,catapult_fpga_latency
Throughput,6.316042115368825,catapult,DSP,0,catapult_fpga_latency
Throughput,6.316042115368825,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.316042115368825,catapult,CLB,805,catapult_fpga_latency
Throughput,6.316042115368825,catapult,LUT,5146,catapult_fpga_latency
Throughput,6.316042115368825,catapult,FF,1406,catapult_fpga_latency
Throughput,6.316042115368825,catapult,DSP,0,catapult_fpga_latency
Throughput,6.316042115368825,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.316042115368825,catapult,CLB,805,catapult_fpga_latency
Throughput,6.316042115368825,catapult,LUT,5146,catapult_fpga_latency
Throughput,6.316042115368825,catapult,FF,1406,catapult_fpga_latency
Throughput,6.316042115368825,catapult,DSP,0,catapult_fpga_latency
Throughput,6.316042115368825,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.316042115368825,catapult,CLB,805,catapult_fpga_latency
Throughput,6.316042115368825,catapult,LUT,5146,catapult_fpga_latency
Throughput,6.316042115368825,catapult,FF,1406,catapult_fpga_latency
Throughput,6.316042115368825,catapult,DSP,0,catapult_fpga_latency
Throughput,6.316042115368825,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.316042115368825,catapult,CLB,805,catapult_fpga_latency
Throughput,6.316042115368825,catapult,LUT,5146,catapult_fpga_latency
Throughput,6.316042115368825,catapult,FF,1406,catapult_fpga_latency
Throughput,6.316042115368825,catapult,DSP,0,catapult_fpga_latency
Throughput,6.316042115368825,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.8356206417760457,catapult,CLB,1019,catapult_fpga_latency
Throughput,3.8356206417760457,catapult,LUT,5997,catapult_fpga_latency
Throughput,3.8356206417760457,catapult,FF,1881,catapult_fpga_latency
Throughput,3.8356206417760457,catapult,DSP,0,catapult_fpga_latency
Throughput,3.8356206417760457,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.273906093735309,catapult,CLB,1013,catapult_fpga_latency
Throughput,4.273906093735309,catapult,LUT,5921,catapult_fpga_latency
Throughput,4.273906093735309,catapult,FF,1475,catapult_fpga_latency
Throughput,4.273906093735309,catapult,DSP,0,catapult_fpga_latency
Throughput,4.273906093735309,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.273906093735309,catapult,CLB,1013,catapult_fpga_latency
Throughput,4.273906093735309,catapult,LUT,5921,catapult_fpga_latency
Throughput,4.273906093735309,catapult,FF,1475,catapult_fpga_latency
Throughput,4.273906093735309,catapult,DSP,0,catapult_fpga_latency
Throughput,4.273906093735309,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.273906093735309,catapult,CLB,1013,catapult_fpga_latency
Throughput,4.273906093735309,catapult,LUT,5921,catapult_fpga_latency
Throughput,4.273906093735309,catapult,FF,1475,catapult_fpga_latency
Throughput,4.273906093735309,catapult,DSP,0,catapult_fpga_latency
Throughput,4.273906093735309,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.273906093735309,catapult,CLB,1013,catapult_fpga_latency
Throughput,4.273906093735309,catapult,LUT,5921,catapult_fpga_latency
Throughput,4.273906093735309,catapult,FF,1475,catapult_fpga_latency
Throughput,4.273906093735309,catapult,DSP,0,catapult_fpga_latency
Throughput,4.273906093735309,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.273906093735309,catapult,CLB,1013,catapult_fpga_latency
Throughput,4.273906093735309,catapult,LUT,5921,catapult_fpga_latency
Throughput,4.273906093735309,catapult,FF,1475,catapult_fpga_latency
Throughput,4.273906093735309,catapult,DSP,0,catapult_fpga_latency
Throughput,4.273906093735309,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.273906093735309,catapult,CLB,1013,catapult_fpga_latency
Throughput,4.273906093735309,catapult,LUT,5921,catapult_fpga_latency
Throughput,4.273906093735309,catapult,FF,1475,catapult_fpga_latency
Throughput,4.273906093735309,catapult,DSP,0,catapult_fpga_latency
Throughput,4.273906093735309,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.273906093735309,catapult,CLB,1013,catapult_fpga_latency
Throughput,4.273906093735309,catapult,LUT,5921,catapult_fpga_latency
Throughput,4.273906093735309,catapult,FF,1475,catapult_fpga_latency
Throughput,4.273906093735309,catapult,DSP,0,catapult_fpga_latency
Throughput,4.273906093735309,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.896463180371177,catapult,CLB,968,catapult_fpga_latency
Throughput,3.896463180371177,catapult,LUT,5872,catapult_fpga_latency
Throughput,3.896463180371177,catapult,FF,1869,catapult_fpga_latency
Throughput,3.896463180371177,catapult,DSP,0,catapult_fpga_latency
Throughput,3.896463180371177,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.153048129674775,catapult,CLB,930,catapult_fpga_latency
Throughput,4.153048129674775,catapult,LUT,5857,catapult_fpga_latency
Throughput,4.153048129674775,catapult,FF,1487,catapult_fpga_latency
Throughput,4.153048129674775,catapult,DSP,0,catapult_fpga_latency
Throughput,4.153048129674775,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.153048129674775,catapult,CLB,930,catapult_fpga_latency
Throughput,4.153048129674775,catapult,LUT,5857,catapult_fpga_latency
Throughput,4.153048129674775,catapult,FF,1487,catapult_fpga_latency
Throughput,4.153048129674775,catapult,DSP,0,catapult_fpga_latency
Throughput,4.153048129674775,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.153048129674775,catapult,CLB,930,catapult_fpga_latency
Throughput,4.153048129674775,catapult,LUT,5857,catapult_fpga_latency
Throughput,4.153048129674775,catapult,FF,1487,catapult_fpga_latency
Throughput,4.153048129674775,catapult,DSP,0,catapult_fpga_latency
Throughput,4.153048129674775,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.153048129674775,catapult,CLB,930,catapult_fpga_latency
Throughput,4.153048129674775,catapult,LUT,5857,catapult_fpga_latency
Throughput,4.153048129674775,catapult,FF,1487,catapult_fpga_latency
Throughput,4.153048129674775,catapult,DSP,0,catapult_fpga_latency
Throughput,4.153048129674775,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.153048129674775,catapult,CLB,930,catapult_fpga_latency
Throughput,4.153048129674775,catapult,LUT,5857,catapult_fpga_latency
Throughput,4.153048129674775,catapult,FF,1487,catapult_fpga_latency
Throughput,4.153048129674775,catapult,DSP,0,catapult_fpga_latency
Throughput,4.153048129674775,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.153048129674775,catapult,CLB,930,catapult_fpga_latency
Throughput,4.153048129674775,catapult,LUT,5857,catapult_fpga_latency
Throughput,4.153048129674775,catapult,FF,1487,catapult_fpga_latency
Throughput,4.153048129674775,catapult,DSP,0,catapult_fpga_latency
Throughput,4.153048129674775,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.153048129674775,catapult,CLB,930,catapult_fpga_latency
Throughput,4.153048129674775,catapult,LUT,5857,catapult_fpga_latency
Throughput,4.153048129674775,catapult,FF,1487,catapult_fpga_latency
Throughput,4.153048129674775,catapult,DSP,0,catapult_fpga_latency
Throughput,4.153048129674775,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.9946790874555087,catapult,CLB,993,catapult_fpga_latency
Throughput,3.9946790874555087,catapult,LUT,5902,catapult_fpga_latency
Throughput,3.9946790874555087,catapult,FF,1864,catapult_fpga_latency
Throughput,3.9946790874555087,catapult,DSP,0,catapult_fpga_latency
Throughput,3.9946790874555087,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.8393906119220755,catapult,CLB,1088,catapult_fpga_latency
Throughput,3.8393906119220755,catapult,LUT,6918,catapult_fpga_latency
Throughput,3.8393906119220755,catapult,FF,1541,catapult_fpga_latency
Throughput,3.8393906119220755,catapult,DSP,0,catapult_fpga_latency
Throughput,3.8393906119220755,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.927806909012353,catapult,CLB,1082,catapult_fpga_latency
Throughput,3.927806909012353,catapult,LUT,6929,catapult_fpga_latency
Throughput,3.927806909012353,catapult,FF,1562,catapult_fpga_latency
Throughput,3.927806909012353,catapult,DSP,0,catapult_fpga_latency
Throughput,3.927806909012353,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.8393906119220755,catapult,CLB,1088,catapult_fpga_latency
Throughput,3.8393906119220755,catapult,LUT,6918,catapult_fpga_latency
Throughput,3.8393906119220755,catapult,FF,1541,catapult_fpga_latency
Throughput,3.8393906119220755,catapult,DSP,0,catapult_fpga_latency
Throughput,3.8393906119220755,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.8393906119220755,catapult,CLB,1088,catapult_fpga_latency
Throughput,3.8393906119220755,catapult,LUT,6918,catapult_fpga_latency
Throughput,3.8393906119220755,catapult,FF,1541,catapult_fpga_latency
Throughput,3.8393906119220755,catapult,DSP,0,catapult_fpga_latency
Throughput,3.8393906119220755,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.927806909012353,catapult,CLB,1082,catapult_fpga_latency
Throughput,3.927806909012353,catapult,LUT,6929,catapult_fpga_latency
Throughput,3.927806909012353,catapult,FF,1562,catapult_fpga_latency
Throughput,3.927806909012353,catapult,DSP,0,catapult_fpga_latency
Throughput,3.927806909012353,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.8393906119220755,catapult,CLB,1088,catapult_fpga_latency
Throughput,3.8393906119220755,catapult,LUT,6918,catapult_fpga_latency
Throughput,3.8393906119220755,catapult,FF,1541,catapult_fpga_latency
Throughput,3.8393906119220755,catapult,DSP,0,catapult_fpga_latency
Throughput,3.8393906119220755,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.8393906119220755,catapult,CLB,1088,catapult_fpga_latency
Throughput,3.8393906119220755,catapult,LUT,6918,catapult_fpga_latency
Throughput,3.8393906119220755,catapult,FF,1541,catapult_fpga_latency
Throughput,3.8393906119220755,catapult,DSP,0,catapult_fpga_latency
Throughput,3.8393906119220755,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.029430963759298,catapult,CLB,886,catapult_fpga_latency
Throughput,4.029430963759298,catapult,LUT,5361,catapult_fpga_latency
Throughput,4.029430963759298,catapult,FF,1861,catapult_fpga_latency
Throughput,4.029430963759298,catapult,DSP,0,catapult_fpga_latency
Throughput,4.029430963759298,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.054327995134806,catapult,CLB,868,catapult_fpga_latency
Throughput,4.054327995134806,catapult,LUT,5796,catapult_fpga_latency
Throughput,4.054327995134806,catapult,FF,1461,catapult_fpga_latency
Throughput,4.054327995134806,catapult,DSP,0,catapult_fpga_latency
Throughput,4.054327995134806,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.054327995134806,catapult,CLB,868,catapult_fpga_latency
Throughput,4.054327995134806,catapult,LUT,5796,catapult_fpga_latency
Throughput,4.054327995134806,catapult,FF,1461,catapult_fpga_latency
Throughput,4.054327995134806,catapult,DSP,0,catapult_fpga_latency
Throughput,4.054327995134806,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.054327995134806,catapult,CLB,868,catapult_fpga_latency
Throughput,4.054327995134806,catapult,LUT,5796,catapult_fpga_latency
Throughput,4.054327995134806,catapult,FF,1461,catapult_fpga_latency
Throughput,4.054327995134806,catapult,DSP,0,catapult_fpga_latency
Throughput,4.054327995134806,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.054327995134806,catapult,CLB,868,catapult_fpga_latency
Throughput,4.054327995134806,catapult,LUT,5796,catapult_fpga_latency
Throughput,4.054327995134806,catapult,FF,1461,catapult_fpga_latency
Throughput,4.054327995134806,catapult,DSP,0,catapult_fpga_latency
Throughput,4.054327995134806,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.054327995134806,catapult,CLB,868,catapult_fpga_latency
Throughput,4.054327995134806,catapult,LUT,5796,catapult_fpga_latency
Throughput,4.054327995134806,catapult,FF,1461,catapult_fpga_latency
Throughput,4.054327995134806,catapult,DSP,0,catapult_fpga_latency
Throughput,4.054327995134806,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.054327995134806,catapult,CLB,868,catapult_fpga_latency
Throughput,4.054327995134806,catapult,LUT,5796,catapult_fpga_latency
Throughput,4.054327995134806,catapult,FF,1461,catapult_fpga_latency
Throughput,4.054327995134806,catapult,DSP,0,catapult_fpga_latency
Throughput,4.054327995134806,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.054327995134806,catapult,CLB,868,catapult_fpga_latency
Throughput,4.054327995134806,catapult,LUT,5796,catapult_fpga_latency
Throughput,4.054327995134806,catapult,FF,1461,catapult_fpga_latency
Throughput,4.054327995134806,catapult,DSP,0,catapult_fpga_latency
Throughput,4.054327995134806,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.5690074229783875,catapult,CLB,793,catapult_fpga_latency
Throughput,6.5690074229783875,catapult,LUT,5159,catapult_fpga_latency
Throughput,6.5690074229783875,catapult,FF,1620,catapult_fpga_latency
Throughput,6.5690074229783875,catapult,DSP,0,catapult_fpga_latency
Throughput,6.5690074229783875,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.257584797757488,catapult,CLB,415,catapult_fpga_latency
Throughput,11.257584797757488,catapult,LUT,2515,catapult_fpga_latency
Throughput,11.257584797757488,catapult,FF,1174,catapult_fpga_latency
Throughput,11.257584797757488,catapult,DSP,0,catapult_fpga_latency
Throughput,11.257584797757488,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.257584797757488,catapult,CLB,415,catapult_fpga_latency
Throughput,11.257584797757488,catapult,LUT,2515,catapult_fpga_latency
Throughput,11.257584797757488,catapult,FF,1174,catapult_fpga_latency
Throughput,11.257584797757488,catapult,DSP,0,catapult_fpga_latency
Throughput,11.257584797757488,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.349449551696743,catapult,CLB,412,catapult_fpga_latency
Throughput,11.349449551696743,catapult,LUT,2514,catapult_fpga_latency
Throughput,11.349449551696743,catapult,FF,1174,catapult_fpga_latency
Throughput,11.349449551696743,catapult,DSP,0,catapult_fpga_latency
Throughput,11.349449551696743,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.257584797757488,catapult,CLB,415,catapult_fpga_latency
Throughput,11.257584797757488,catapult,LUT,2515,catapult_fpga_latency
Throughput,11.257584797757488,catapult,FF,1174,catapult_fpga_latency
Throughput,11.257584797757488,catapult,DSP,0,catapult_fpga_latency
Throughput,11.257584797757488,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.257584797757488,catapult,CLB,415,catapult_fpga_latency
Throughput,11.257584797757488,catapult,LUT,2515,catapult_fpga_latency
Throughput,11.257584797757488,catapult,FF,1174,catapult_fpga_latency
Throughput,11.257584797757488,catapult,DSP,0,catapult_fpga_latency
Throughput,11.257584797757488,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.257584797757488,catapult,CLB,415,catapult_fpga_latency
Throughput,11.257584797757488,catapult,LUT,2515,catapult_fpga_latency
Throughput,11.257584797757488,catapult,FF,1174,catapult_fpga_latency
Throughput,11.257584797757488,catapult,DSP,0,catapult_fpga_latency
Throughput,11.257584797757488,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.257584797757488,catapult,CLB,415,catapult_fpga_latency
Throughput,11.257584797757488,catapult,LUT,2515,catapult_fpga_latency
Throughput,11.257584797757488,catapult,FF,1174,catapult_fpga_latency
Throughput,11.257584797757488,catapult,DSP,0,catapult_fpga_latency
Throughput,11.257584797757488,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.663601410018058,catapult,CLB,705,catapult_fpga_latency
Throughput,6.663601410018058,catapult,LUT,4548,catapult_fpga_latency
Throughput,6.663601410018058,catapult,FF,1602,catapult_fpga_latency
Throughput,6.663601410018058,catapult,DSP,0,catapult_fpga_latency
Throughput,6.663601410018058,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.974539069359086,catapult,CLB,444,catapult_fpga_latency
Throughput,10.974539069359086,catapult,LUT,2507,catapult_fpga_latency
Throughput,10.974539069359086,catapult,FF,1165,catapult_fpga_latency
Throughput,10.974539069359086,catapult,DSP,0,catapult_fpga_latency
Throughput,10.974539069359086,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.974539069359086,catapult,CLB,444,catapult_fpga_latency
Throughput,10.974539069359086,catapult,LUT,2507,catapult_fpga_latency
Throughput,10.974539069359086,catapult,FF,1165,catapult_fpga_latency
Throughput,10.974539069359086,catapult,DSP,0,catapult_fpga_latency
Throughput,10.974539069359086,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.974539069359086,catapult,CLB,444,catapult_fpga_latency
Throughput,10.974539069359086,catapult,LUT,2507,catapult_fpga_latency
Throughput,10.974539069359086,catapult,FF,1165,catapult_fpga_latency
Throughput,10.974539069359086,catapult,DSP,0,catapult_fpga_latency
Throughput,10.974539069359086,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.974539069359086,catapult,CLB,444,catapult_fpga_latency
Throughput,10.974539069359086,catapult,LUT,2507,catapult_fpga_latency
Throughput,10.974539069359086,catapult,FF,1165,catapult_fpga_latency
Throughput,10.974539069359086,catapult,DSP,0,catapult_fpga_latency
Throughput,10.974539069359086,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.974539069359086,catapult,CLB,444,catapult_fpga_latency
Throughput,10.974539069359086,catapult,LUT,2507,catapult_fpga_latency
Throughput,10.974539069359086,catapult,FF,1165,catapult_fpga_latency
Throughput,10.974539069359086,catapult,DSP,0,catapult_fpga_latency
Throughput,10.974539069359086,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.974539069359086,catapult,CLB,444,catapult_fpga_latency
Throughput,10.974539069359086,catapult,LUT,2507,catapult_fpga_latency
Throughput,10.974539069359086,catapult,FF,1165,catapult_fpga_latency
Throughput,10.974539069359086,catapult,DSP,0,catapult_fpga_latency
Throughput,10.974539069359086,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.974539069359086,catapult,CLB,444,catapult_fpga_latency
Throughput,10.974539069359086,catapult,LUT,2507,catapult_fpga_latency
Throughput,10.974539069359086,catapult,FF,1165,catapult_fpga_latency
Throughput,10.974539069359086,catapult,DSP,0,catapult_fpga_latency
Throughput,10.974539069359086,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.753801301087858,catapult,CLB,817,catapult_fpga_latency
Throughput,7.753801301087858,catapult,LUT,5004,catapult_fpga_latency
Throughput,7.753801301087858,catapult,FF,1493,catapult_fpga_latency
Throughput,7.753801301087858,catapult,DSP,0,catapult_fpga_latency
Throughput,7.753801301087858,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.048014671763484,catapult,CLB,502,catapult_fpga_latency
Throughput,11.048014671763484,catapult,LUT,3130,catapult_fpga_latency
Throughput,11.048014671763484,catapult,FF,1471,catapult_fpga_latency
Throughput,11.048014671763484,catapult,DSP,0,catapult_fpga_latency
Throughput,11.048014671763484,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.048014671763484,catapult,CLB,502,catapult_fpga_latency
Throughput,11.048014671763484,catapult,LUT,3130,catapult_fpga_latency
Throughput,11.048014671763484,catapult,FF,1471,catapult_fpga_latency
Throughput,11.048014671763484,catapult,DSP,0,catapult_fpga_latency
Throughput,11.048014671763484,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.048014671763484,catapult,CLB,502,catapult_fpga_latency
Throughput,11.048014671763484,catapult,LUT,3130,catapult_fpga_latency
Throughput,11.048014671763484,catapult,FF,1471,catapult_fpga_latency
Throughput,11.048014671763484,catapult,DSP,0,catapult_fpga_latency
Throughput,11.048014671763484,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.048014671763484,catapult,CLB,502,catapult_fpga_latency
Throughput,11.048014671763484,catapult,LUT,3130,catapult_fpga_latency
Throughput,11.048014671763484,catapult,FF,1471,catapult_fpga_latency
Throughput,11.048014671763484,catapult,DSP,0,catapult_fpga_latency
Throughput,11.048014671763484,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.048014671763484,catapult,CLB,502,catapult_fpga_latency
Throughput,11.048014671763484,catapult,LUT,3130,catapult_fpga_latency
Throughput,11.048014671763484,catapult,FF,1471,catapult_fpga_latency
Throughput,11.048014671763484,catapult,DSP,0,catapult_fpga_latency
Throughput,11.048014671763484,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.048014671763484,catapult,CLB,502,catapult_fpga_latency
Throughput,11.048014671763484,catapult,LUT,3130,catapult_fpga_latency
Throughput,11.048014671763484,catapult,FF,1471,catapult_fpga_latency
Throughput,11.048014671763484,catapult,DSP,0,catapult_fpga_latency
Throughput,11.048014671763484,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.048014671763484,catapult,CLB,502,catapult_fpga_latency
Throughput,11.048014671763484,catapult,LUT,3130,catapult_fpga_latency
Throughput,11.048014671763484,catapult,FF,1471,catapult_fpga_latency
Throughput,11.048014671763484,catapult,DSP,0,catapult_fpga_latency
Throughput,11.048014671763484,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.6046272018175936,catapult,CLB,725,catapult_fpga_latency
Throughput,6.6046272018175936,catapult,LUT,4564,catapult_fpga_latency
Throughput,6.6046272018175936,catapult,FF,1597,catapult_fpga_latency
Throughput,6.6046272018175936,catapult,DSP,0,catapult_fpga_latency
Throughput,6.6046272018175936,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.189687583922657,catapult,CLB,341,catapult_fpga_latency
Throughput,11.189687583922657,catapult,LUT,2125,catapult_fpga_latency
Throughput,11.189687583922657,catapult,FF,1153,catapult_fpga_latency
Throughput,11.189687583922657,catapult,DSP,0,catapult_fpga_latency
Throughput,11.189687583922657,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.189687583922657,catapult,CLB,341,catapult_fpga_latency
Throughput,11.189687583922657,catapult,LUT,2125,catapult_fpga_latency
Throughput,11.189687583922657,catapult,FF,1153,catapult_fpga_latency
Throughput,11.189687583922657,catapult,DSP,0,catapult_fpga_latency
Throughput,11.189687583922657,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.189687583922657,catapult,CLB,341,catapult_fpga_latency
Throughput,11.189687583922657,catapult,LUT,2125,catapult_fpga_latency
Throughput,11.189687583922657,catapult,FF,1153,catapult_fpga_latency
Throughput,11.189687583922657,catapult,DSP,0,catapult_fpga_latency
Throughput,11.189687583922657,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.189687583922657,catapult,CLB,341,catapult_fpga_latency
Throughput,11.189687583922657,catapult,LUT,2125,catapult_fpga_latency
Throughput,11.189687583922657,catapult,FF,1153,catapult_fpga_latency
Throughput,11.189687583922657,catapult,DSP,0,catapult_fpga_latency
Throughput,11.189687583922657,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.189687583922657,catapult,CLB,341,catapult_fpga_latency
Throughput,11.189687583922657,catapult,LUT,2125,catapult_fpga_latency
Throughput,11.189687583922657,catapult,FF,1153,catapult_fpga_latency
Throughput,11.189687583922657,catapult,DSP,0,catapult_fpga_latency
Throughput,11.189687583922657,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.189687583922657,catapult,CLB,341,catapult_fpga_latency
Throughput,11.189687583922657,catapult,LUT,2125,catapult_fpga_latency
Throughput,11.189687583922657,catapult,FF,1153,catapult_fpga_latency
Throughput,11.189687583922657,catapult,DSP,0,catapult_fpga_latency
Throughput,11.189687583922657,catapult,BRAM,0,catapult_fpga_latency
Throughput,11.189687583922657,catapult,CLB,341,catapult_fpga_latency
Throughput,11.189687583922657,catapult,LUT,2125,catapult_fpga_latency
Throughput,11.189687583922657,catapult,FF,1153,catapult_fpga_latency
Throughput,11.189687583922657,catapult,DSP,0,catapult_fpga_latency
Throughput,11.189687583922657,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.105322809561248,catapult,CLB,847,catapult_fpga_latency
Throughput,5.105322809561248,catapult,LUT,4934,catapult_fpga_latency
Throughput,5.105322809561248,catapult,FF,1740,catapult_fpga_latency
Throughput,5.105322809561248,catapult,DSP,0,catapult_fpga_latency
Throughput,5.105322809561248,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.694067717189028,catapult,CLB,613,catapult_fpga_latency
Throughput,6.694067717189028,catapult,LUT,3629,catapult_fpga_latency
Throughput,6.694067717189028,catapult,FF,1285,catapult_fpga_latency
Throughput,6.694067717189028,catapult,DSP,0,catapult_fpga_latency
Throughput,6.694067717189028,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.694067717189028,catapult,CLB,613,catapult_fpga_latency
Throughput,6.694067717189028,catapult,LUT,3629,catapult_fpga_latency
Throughput,6.694067717189028,catapult,FF,1285,catapult_fpga_latency
Throughput,6.694067717189028,catapult,DSP,0,catapult_fpga_latency
Throughput,6.694067717189028,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.694067717189028,catapult,CLB,613,catapult_fpga_latency
Throughput,6.694067717189028,catapult,LUT,3629,catapult_fpga_latency
Throughput,6.694067717189028,catapult,FF,1285,catapult_fpga_latency
Throughput,6.694067717189028,catapult,DSP,0,catapult_fpga_latency
Throughput,6.694067717189028,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.694067717189028,catapult,CLB,613,catapult_fpga_latency
Throughput,6.694067717189028,catapult,LUT,3629,catapult_fpga_latency
Throughput,6.694067717189028,catapult,FF,1285,catapult_fpga_latency
Throughput,6.694067717189028,catapult,DSP,0,catapult_fpga_latency
Throughput,6.694067717189028,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.694067717189028,catapult,CLB,613,catapult_fpga_latency
Throughput,6.694067717189028,catapult,LUT,3629,catapult_fpga_latency
Throughput,6.694067717189028,catapult,FF,1285,catapult_fpga_latency
Throughput,6.694067717189028,catapult,DSP,0,catapult_fpga_latency
Throughput,6.694067717189028,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.694067717189028,catapult,CLB,613,catapult_fpga_latency
Throughput,6.694067717189028,catapult,LUT,3629,catapult_fpga_latency
Throughput,6.694067717189028,catapult,FF,1285,catapult_fpga_latency
Throughput,6.694067717189028,catapult,DSP,0,catapult_fpga_latency
Throughput,6.694067717189028,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.694067717189028,catapult,CLB,613,catapult_fpga_latency
Throughput,6.694067717189028,catapult,LUT,3629,catapult_fpga_latency
Throughput,6.694067717189028,catapult,FF,1285,catapult_fpga_latency
Throughput,6.694067717189028,catapult,DSP,0,catapult_fpga_latency
Throughput,6.694067717189028,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.370973112908597,catapult,CLB,742,catapult_fpga_latency
Throughput,5.370973112908597,catapult,LUT,4437,catapult_fpga_latency
Throughput,5.370973112908597,catapult,FF,1724,catapult_fpga_latency
Throughput,5.370973112908597,catapult,DSP,0,catapult_fpga_latency
Throughput,5.370973112908597,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.510670989752204,catapult,CLB,603,catapult_fpga_latency
Throughput,6.510670989752204,catapult,LUT,3480,catapult_fpga_latency
Throughput,6.510670989752204,catapult,FF,1273,catapult_fpga_latency
Throughput,6.510670989752204,catapult,DSP,0,catapult_fpga_latency
Throughput,6.510670989752204,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.510670989752204,catapult,CLB,603,catapult_fpga_latency
Throughput,6.510670989752204,catapult,LUT,3480,catapult_fpga_latency
Throughput,6.510670989752204,catapult,FF,1273,catapult_fpga_latency
Throughput,6.510670989752204,catapult,DSP,0,catapult_fpga_latency
Throughput,6.510670989752204,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.510670989752204,catapult,CLB,603,catapult_fpga_latency
Throughput,6.510670989752204,catapult,LUT,3480,catapult_fpga_latency
Throughput,6.510670989752204,catapult,FF,1273,catapult_fpga_latency
Throughput,6.510670989752204,catapult,DSP,0,catapult_fpga_latency
Throughput,6.510670989752204,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.510670989752204,catapult,CLB,603,catapult_fpga_latency
Throughput,6.510670989752204,catapult,LUT,3480,catapult_fpga_latency
Throughput,6.510670989752204,catapult,FF,1273,catapult_fpga_latency
Throughput,6.510670989752204,catapult,DSP,0,catapult_fpga_latency
Throughput,6.510670989752204,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.510670989752204,catapult,CLB,603,catapult_fpga_latency
Throughput,6.510670989752204,catapult,LUT,3480,catapult_fpga_latency
Throughput,6.510670989752204,catapult,FF,1273,catapult_fpga_latency
Throughput,6.510670989752204,catapult,DSP,0,catapult_fpga_latency
Throughput,6.510670989752204,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.583625207384194,catapult,CLB,601,catapult_fpga_latency
Throughput,6.583625207384194,catapult,LUT,3483,catapult_fpga_latency
Throughput,6.583625207384194,catapult,FF,1273,catapult_fpga_latency
Throughput,6.583625207384194,catapult,DSP,0,catapult_fpga_latency
Throughput,6.583625207384194,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.510670989752204,catapult,CLB,603,catapult_fpga_latency
Throughput,6.510670989752204,catapult,LUT,3480,catapult_fpga_latency
Throughput,6.510670989752204,catapult,FF,1273,catapult_fpga_latency
Throughput,6.510670989752204,catapult,DSP,0,catapult_fpga_latency
Throughput,6.510670989752204,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.922834568144337,catapult,CLB,837,catapult_fpga_latency
Throughput,4.922834568144337,catapult,LUT,4925,catapult_fpga_latency
Throughput,4.922834568144337,catapult,FF,1728,catapult_fpga_latency
Throughput,4.922834568144337,catapult,DSP,0,catapult_fpga_latency
Throughput,4.922834568144337,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.668756210279221,catapult,CLB,683,catapult_fpga_latency
Throughput,6.668756210279221,catapult,LUT,4060,catapult_fpga_latency
Throughput,6.668756210279221,catapult,FF,1501,catapult_fpga_latency
Throughput,6.668756210279221,catapult,DSP,0,catapult_fpga_latency
Throughput,6.668756210279221,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.668756210279221,catapult,CLB,683,catapult_fpga_latency
Throughput,6.668756210279221,catapult,LUT,4060,catapult_fpga_latency
Throughput,6.668756210279221,catapult,FF,1501,catapult_fpga_latency
Throughput,6.668756210279221,catapult,DSP,0,catapult_fpga_latency
Throughput,6.668756210279221,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.668756210279221,catapult,CLB,683,catapult_fpga_latency
Throughput,6.668756210279221,catapult,LUT,4060,catapult_fpga_latency
Throughput,6.668756210279221,catapult,FF,1501,catapult_fpga_latency
Throughput,6.668756210279221,catapult,DSP,0,catapult_fpga_latency
Throughput,6.668756210279221,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.668756210279221,catapult,CLB,683,catapult_fpga_latency
Throughput,6.668756210279221,catapult,LUT,4060,catapult_fpga_latency
Throughput,6.668756210279221,catapult,FF,1501,catapult_fpga_latency
Throughput,6.668756210279221,catapult,DSP,0,catapult_fpga_latency
Throughput,6.668756210279221,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.668756210279221,catapult,CLB,683,catapult_fpga_latency
Throughput,6.668756210279221,catapult,LUT,4060,catapult_fpga_latency
Throughput,6.668756210279221,catapult,FF,1501,catapult_fpga_latency
Throughput,6.668756210279221,catapult,DSP,0,catapult_fpga_latency
Throughput,6.668756210279221,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.668756210279221,catapult,CLB,683,catapult_fpga_latency
Throughput,6.668756210279221,catapult,LUT,4060,catapult_fpga_latency
Throughput,6.668756210279221,catapult,FF,1501,catapult_fpga_latency
Throughput,6.668756210279221,catapult,DSP,0,catapult_fpga_latency
Throughput,6.668756210279221,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.668756210279221,catapult,CLB,683,catapult_fpga_latency
Throughput,6.668756210279221,catapult,LUT,4060,catapult_fpga_latency
Throughput,6.668756210279221,catapult,FF,1501,catapult_fpga_latency
Throughput,6.668756210279221,catapult,DSP,0,catapult_fpga_latency
Throughput,6.668756210279221,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.070479667376533,catapult,CLB,747,catapult_fpga_latency
Throughput,5.070479667376533,catapult,LUT,4368,catapult_fpga_latency
Throughput,5.070479667376533,catapult,FF,1723,catapult_fpga_latency
Throughput,5.070479667376533,catapult,DSP,0,catapult_fpga_latency
Throughput,5.070479667376533,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.551706064259133,catapult,CLB,558,catapult_fpga_latency
Throughput,6.551706064259133,catapult,LUT,3397,catapult_fpga_latency
Throughput,6.551706064259133,catapult,FF,1268,catapult_fpga_latency
Throughput,6.551706064259133,catapult,DSP,0,catapult_fpga_latency
Throughput,6.551706064259133,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.551706064259133,catapult,CLB,558,catapult_fpga_latency
Throughput,6.551706064259133,catapult,LUT,3397,catapult_fpga_latency
Throughput,6.551706064259133,catapult,FF,1268,catapult_fpga_latency
Throughput,6.551706064259133,catapult,DSP,0,catapult_fpga_latency
Throughput,6.551706064259133,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.551706064259133,catapult,CLB,558,catapult_fpga_latency
Throughput,6.551706064259133,catapult,LUT,3397,catapult_fpga_latency
Throughput,6.551706064259133,catapult,FF,1268,catapult_fpga_latency
Throughput,6.551706064259133,catapult,DSP,0,catapult_fpga_latency
Throughput,6.551706064259133,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.545616400696454,catapult,CLB,558,catapult_fpga_latency
Throughput,6.545616400696454,catapult,LUT,3393,catapult_fpga_latency
Throughput,6.545616400696454,catapult,FF,1268,catapult_fpga_latency
Throughput,6.545616400696454,catapult,DSP,0,catapult_fpga_latency
Throughput,6.545616400696454,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.551706064259133,catapult,CLB,558,catapult_fpga_latency
Throughput,6.551706064259133,catapult,LUT,3397,catapult_fpga_latency
Throughput,6.551706064259133,catapult,FF,1268,catapult_fpga_latency
Throughput,6.551706064259133,catapult,DSP,0,catapult_fpga_latency
Throughput,6.551706064259133,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.551706064259133,catapult,CLB,558,catapult_fpga_latency
Throughput,6.551706064259133,catapult,LUT,3397,catapult_fpga_latency
Throughput,6.551706064259133,catapult,FF,1268,catapult_fpga_latency
Throughput,6.551706064259133,catapult,DSP,0,catapult_fpga_latency
Throughput,6.551706064259133,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.551706064259133,catapult,CLB,558,catapult_fpga_latency
Throughput,6.551706064259133,catapult,LUT,3397,catapult_fpga_latency
Throughput,6.551706064259133,catapult,FF,1268,catapult_fpga_latency
Throughput,6.551706064259133,catapult,DSP,0,catapult_fpga_latency
Throughput,6.551706064259133,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.563655567747162,catapult,CLB,970,catapult_fpga_latency
Throughput,2.563655567747162,catapult,LUT,6003,catapult_fpga_latency
Throughput,2.563655567747162,catapult,FF,1561,catapult_fpga_latency
Throughput,2.563655567747162,catapult,DSP,0,catapult_fpga_latency
Throughput,2.563655567747162,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.443753193947608,catapult,CLB,947,catapult_fpga_latency
Throughput,4.443753193947608,catapult,LUT,5705,catapult_fpga_latency
Throughput,4.443753193947608,catapult,FF,1421,catapult_fpga_latency
Throughput,4.443753193947608,catapult,DSP,0,catapult_fpga_latency
Throughput,4.443753193947608,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.443753193947608,catapult,CLB,947,catapult_fpga_latency
Throughput,4.443753193947608,catapult,LUT,5705,catapult_fpga_latency
Throughput,4.443753193947608,catapult,FF,1421,catapult_fpga_latency
Throughput,4.443753193947608,catapult,DSP,0,catapult_fpga_latency
Throughput,4.443753193947608,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.443753193947608,catapult,CLB,947,catapult_fpga_latency
Throughput,4.443753193947608,catapult,LUT,5705,catapult_fpga_latency
Throughput,4.443753193947608,catapult,FF,1421,catapult_fpga_latency
Throughput,4.443753193947608,catapult,DSP,0,catapult_fpga_latency
Throughput,4.443753193947608,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.443753193947608,catapult,CLB,947,catapult_fpga_latency
Throughput,4.443753193947608,catapult,LUT,5705,catapult_fpga_latency
Throughput,4.443753193947608,catapult,FF,1421,catapult_fpga_latency
Throughput,4.443753193947608,catapult,DSP,0,catapult_fpga_latency
Throughput,4.443753193947608,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.443753193947608,catapult,CLB,947,catapult_fpga_latency
Throughput,4.443753193947608,catapult,LUT,5705,catapult_fpga_latency
Throughput,4.443753193947608,catapult,FF,1421,catapult_fpga_latency
Throughput,4.443753193947608,catapult,DSP,0,catapult_fpga_latency
Throughput,4.443753193947608,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.443753193947608,catapult,CLB,947,catapult_fpga_latency
Throughput,4.443753193947608,catapult,LUT,5705,catapult_fpga_latency
Throughput,4.443753193947608,catapult,FF,1421,catapult_fpga_latency
Throughput,4.443753193947608,catapult,DSP,0,catapult_fpga_latency
Throughput,4.443753193947608,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.443753193947608,catapult,CLB,947,catapult_fpga_latency
Throughput,4.443753193947608,catapult,LUT,5705,catapult_fpga_latency
Throughput,4.443753193947608,catapult,FF,1421,catapult_fpga_latency
Throughput,4.443753193947608,catapult,DSP,0,catapult_fpga_latency
Throughput,4.443753193947608,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.6476179381410545,catapult,CLB,862,catapult_fpga_latency
Throughput,2.6476179381410545,catapult,LUT,5330,catapult_fpga_latency
Throughput,2.6476179381410545,catapult,FF,1542,catapult_fpga_latency
Throughput,2.6476179381410545,catapult,DSP,0,catapult_fpga_latency
Throughput,2.6476179381410545,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.582132432791573,catapult,CLB,959,catapult_fpga_latency
Throughput,4.582132432791573,catapult,LUT,5845,catapult_fpga_latency
Throughput,4.582132432791573,catapult,FF,1412,catapult_fpga_latency
Throughput,4.582132432791573,catapult,DSP,0,catapult_fpga_latency
Throughput,4.582132432791573,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.582132432791573,catapult,CLB,959,catapult_fpga_latency
Throughput,4.582132432791573,catapult,LUT,5845,catapult_fpga_latency
Throughput,4.582132432791573,catapult,FF,1412,catapult_fpga_latency
Throughput,4.582132432791573,catapult,DSP,0,catapult_fpga_latency
Throughput,4.582132432791573,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.582132432791573,catapult,CLB,959,catapult_fpga_latency
Throughput,4.582132432791573,catapult,LUT,5845,catapult_fpga_latency
Throughput,4.582132432791573,catapult,FF,1412,catapult_fpga_latency
Throughput,4.582132432791573,catapult,DSP,0,catapult_fpga_latency
Throughput,4.582132432791573,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.582132432791573,catapult,CLB,959,catapult_fpga_latency
Throughput,4.582132432791573,catapult,LUT,5845,catapult_fpga_latency
Throughput,4.582132432791573,catapult,FF,1412,catapult_fpga_latency
Throughput,4.582132432791573,catapult,DSP,0,catapult_fpga_latency
Throughput,4.582132432791573,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.582132432791573,catapult,CLB,959,catapult_fpga_latency
Throughput,4.582132432791573,catapult,LUT,5845,catapult_fpga_latency
Throughput,4.582132432791573,catapult,FF,1412,catapult_fpga_latency
Throughput,4.582132432791573,catapult,DSP,0,catapult_fpga_latency
Throughput,4.582132432791573,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.582132432791573,catapult,CLB,959,catapult_fpga_latency
Throughput,4.582132432791573,catapult,LUT,5845,catapult_fpga_latency
Throughput,4.582132432791573,catapult,FF,1412,catapult_fpga_latency
Throughput,4.582132432791573,catapult,DSP,0,catapult_fpga_latency
Throughput,4.582132432791573,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.582132432791573,catapult,CLB,959,catapult_fpga_latency
Throughput,4.582132432791573,catapult,LUT,5845,catapult_fpga_latency
Throughput,4.582132432791573,catapult,FF,1412,catapult_fpga_latency
Throughput,4.582132432791573,catapult,DSP,0,catapult_fpga_latency
Throughput,4.582132432791573,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.623714707757537,catapult,CLB,919,catapult_fpga_latency
Throughput,2.623714707757537,catapult,LUT,5732,catapult_fpga_latency
Throughput,2.623714707757537,catapult,FF,1546,catapult_fpga_latency
Throughput,2.623714707757537,catapult,DSP,0,catapult_fpga_latency
Throughput,2.623714707757537,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.559547692868867,catapult,CLB,1057,catapult_fpga_latency
Throughput,4.559547692868867,catapult,LUT,6380,catapult_fpga_latency
Throughput,4.559547692868867,catapult,FF,1446,catapult_fpga_latency
Throughput,4.559547692868867,catapult,DSP,0,catapult_fpga_latency
Throughput,4.559547692868867,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.559547692868867,catapult,CLB,1057,catapult_fpga_latency
Throughput,4.559547692868867,catapult,LUT,6380,catapult_fpga_latency
Throughput,4.559547692868867,catapult,FF,1446,catapult_fpga_latency
Throughput,4.559547692868867,catapult,DSP,0,catapult_fpga_latency
Throughput,4.559547692868867,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.559547692868867,catapult,CLB,1057,catapult_fpga_latency
Throughput,4.559547692868867,catapult,LUT,6380,catapult_fpga_latency
Throughput,4.559547692868867,catapult,FF,1446,catapult_fpga_latency
Throughput,4.559547692868867,catapult,DSP,0,catapult_fpga_latency
Throughput,4.559547692868867,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.559547692868867,catapult,CLB,1057,catapult_fpga_latency
Throughput,4.559547692868867,catapult,LUT,6380,catapult_fpga_latency
Throughput,4.559547692868867,catapult,FF,1446,catapult_fpga_latency
Throughput,4.559547692868867,catapult,DSP,0,catapult_fpga_latency
Throughput,4.559547692868867,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.559547692868867,catapult,CLB,1057,catapult_fpga_latency
Throughput,4.559547692868867,catapult,LUT,6380,catapult_fpga_latency
Throughput,4.559547692868867,catapult,FF,1446,catapult_fpga_latency
Throughput,4.559547692868867,catapult,DSP,0,catapult_fpga_latency
Throughput,4.559547692868867,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.559547692868867,catapult,CLB,1057,catapult_fpga_latency
Throughput,4.559547692868867,catapult,LUT,6380,catapult_fpga_latency
Throughput,4.559547692868867,catapult,FF,1446,catapult_fpga_latency
Throughput,4.559547692868867,catapult,DSP,0,catapult_fpga_latency
Throughput,4.559547692868867,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.559547692868867,catapult,CLB,1057,catapult_fpga_latency
Throughput,4.559547692868867,catapult,LUT,6380,catapult_fpga_latency
Throughput,4.559547692868867,catapult,FF,1446,catapult_fpga_latency
Throughput,4.559547692868867,catapult,DSP,0,catapult_fpga_latency
Throughput,4.559547692868867,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.585649644473174,catapult,CLB,864,catapult_fpga_latency
Throughput,2.585649644473174,catapult,LUT,5341,catapult_fpga_latency
Throughput,2.585649644473174,catapult,FF,1540,catapult_fpga_latency
Throughput,2.585649644473174,catapult,DSP,0,catapult_fpga_latency
Throughput,2.585649644473174,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.5281241792774924,catapult,CLB,992,catapult_fpga_latency
Throughput,4.5281241792774924,catapult,LUT,6041,catapult_fpga_latency
Throughput,4.5281241792774924,catapult,FF,1403,catapult_fpga_latency
Throughput,4.5281241792774924,catapult,DSP,0,catapult_fpga_latency
Throughput,4.5281241792774924,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.5281241792774924,catapult,CLB,992,catapult_fpga_latency
Throughput,4.5281241792774924,catapult,LUT,6041,catapult_fpga_latency
Throughput,4.5281241792774924,catapult,FF,1403,catapult_fpga_latency
Throughput,4.5281241792774924,catapult,DSP,0,catapult_fpga_latency
Throughput,4.5281241792774924,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.5281241792774924,catapult,CLB,992,catapult_fpga_latency
Throughput,4.5281241792774924,catapult,LUT,6041,catapult_fpga_latency
Throughput,4.5281241792774924,catapult,FF,1403,catapult_fpga_latency
Throughput,4.5281241792774924,catapult,DSP,0,catapult_fpga_latency
Throughput,4.5281241792774924,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.5281241792774924,catapult,CLB,992,catapult_fpga_latency
Throughput,4.5281241792774924,catapult,LUT,6041,catapult_fpga_latency
Throughput,4.5281241792774924,catapult,FF,1403,catapult_fpga_latency
Throughput,4.5281241792774924,catapult,DSP,0,catapult_fpga_latency
Throughput,4.5281241792774924,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.5281241792774924,catapult,CLB,992,catapult_fpga_latency
Throughput,4.5281241792774924,catapult,LUT,6041,catapult_fpga_latency
Throughput,4.5281241792774924,catapult,FF,1403,catapult_fpga_latency
Throughput,4.5281241792774924,catapult,DSP,0,catapult_fpga_latency
Throughput,4.5281241792774924,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.5281241792774924,catapult,CLB,992,catapult_fpga_latency
Throughput,4.5281241792774924,catapult,LUT,6041,catapult_fpga_latency
Throughput,4.5281241792774924,catapult,FF,1403,catapult_fpga_latency
Throughput,4.5281241792774924,catapult,DSP,0,catapult_fpga_latency
Throughput,4.5281241792774924,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.5281241792774924,catapult,CLB,992,catapult_fpga_latency
Throughput,4.5281241792774924,catapult,LUT,6041,catapult_fpga_latency
Throughput,4.5281241792774924,catapult,FF,1403,catapult_fpga_latency
Throughput,4.5281241792774924,catapult,DSP,0,catapult_fpga_latency
Throughput,4.5281241792774924,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.522857085191838,catapult,CLB,1083,catapult_fpga_latency
Throughput,2.522857085191838,catapult,LUT,6472,catapult_fpga_latency
Throughput,2.522857085191838,catapult,FF,1892,catapult_fpga_latency
Throughput,2.522857085191838,catapult,DSP,0,catapult_fpga_latency
Throughput,2.522857085191838,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.710313556175314,catapult,CLB,990,catapult_fpga_latency
Throughput,2.710313556175314,catapult,LUT,6152,catapult_fpga_latency
Throughput,2.710313556175314,catapult,FF,1385,catapult_fpga_latency
Throughput,2.710313556175314,catapult,DSP,0,catapult_fpga_latency
Throughput,2.710313556175314,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.710313556175314,catapult,CLB,990,catapult_fpga_latency
Throughput,2.710313556175314,catapult,LUT,6152,catapult_fpga_latency
Throughput,2.710313556175314,catapult,FF,1385,catapult_fpga_latency
Throughput,2.710313556175314,catapult,DSP,0,catapult_fpga_latency
Throughput,2.710313556175314,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.710313556175314,catapult,CLB,990,catapult_fpga_latency
Throughput,2.710313556175314,catapult,LUT,6152,catapult_fpga_latency
Throughput,2.710313556175314,catapult,FF,1385,catapult_fpga_latency
Throughput,2.710313556175314,catapult,DSP,0,catapult_fpga_latency
Throughput,2.710313556175314,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.710313556175314,catapult,CLB,990,catapult_fpga_latency
Throughput,2.710313556175314,catapult,LUT,6152,catapult_fpga_latency
Throughput,2.710313556175314,catapult,FF,1385,catapult_fpga_latency
Throughput,2.710313556175314,catapult,DSP,0,catapult_fpga_latency
Throughput,2.710313556175314,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.710313556175314,catapult,CLB,990,catapult_fpga_latency
Throughput,2.710313556175314,catapult,LUT,6152,catapult_fpga_latency
Throughput,2.710313556175314,catapult,FF,1385,catapult_fpga_latency
Throughput,2.710313556175314,catapult,DSP,0,catapult_fpga_latency
Throughput,2.710313556175314,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.710313556175314,catapult,CLB,990,catapult_fpga_latency
Throughput,2.710313556175314,catapult,LUT,6152,catapult_fpga_latency
Throughput,2.710313556175314,catapult,FF,1385,catapult_fpga_latency
Throughput,2.710313556175314,catapult,DSP,0,catapult_fpga_latency
Throughput,2.710313556175314,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.710313556175314,catapult,CLB,990,catapult_fpga_latency
Throughput,2.710313556175314,catapult,LUT,6152,catapult_fpga_latency
Throughput,2.710313556175314,catapult,FF,1385,catapult_fpga_latency
Throughput,2.710313556175314,catapult,DSP,0,catapult_fpga_latency
Throughput,2.710313556175314,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.4929760400072793,catapult,CLB,1114,catapult_fpga_latency
Throughput,2.4929760400072793,catapult,LUT,6382,catapult_fpga_latency
Throughput,2.4929760400072793,catapult,FF,1872,catapult_fpga_latency
Throughput,2.4929760400072793,catapult,DSP,0,catapult_fpga_latency
Throughput,2.4929760400072793,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7270843105385443,catapult,CLB,978,catapult_fpga_latency
Throughput,2.7270843105385443,catapult,LUT,6454,catapult_fpga_latency
Throughput,2.7270843105385443,catapult,FF,1377,catapult_fpga_latency
Throughput,2.7270843105385443,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7270843105385443,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.744063903760191,catapult,CLB,993,catapult_fpga_latency
Throughput,2.744063903760191,catapult,LUT,6455,catapult_fpga_latency
Throughput,2.744063903760191,catapult,FF,1374,catapult_fpga_latency
Throughput,2.744063903760191,catapult,DSP,0,catapult_fpga_latency
Throughput,2.744063903760191,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.744063903760191,catapult,CLB,993,catapult_fpga_latency
Throughput,2.744063903760191,catapult,LUT,6455,catapult_fpga_latency
Throughput,2.744063903760191,catapult,FF,1374,catapult_fpga_latency
Throughput,2.744063903760191,catapult,DSP,0,catapult_fpga_latency
Throughput,2.744063903760191,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.744063903760191,catapult,CLB,993,catapult_fpga_latency
Throughput,2.744063903760191,catapult,LUT,6455,catapult_fpga_latency
Throughput,2.744063903760191,catapult,FF,1374,catapult_fpga_latency
Throughput,2.744063903760191,catapult,DSP,0,catapult_fpga_latency
Throughput,2.744063903760191,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.744063903760191,catapult,CLB,993,catapult_fpga_latency
Throughput,2.744063903760191,catapult,LUT,6455,catapult_fpga_latency
Throughput,2.744063903760191,catapult,FF,1374,catapult_fpga_latency
Throughput,2.744063903760191,catapult,DSP,0,catapult_fpga_latency
Throughput,2.744063903760191,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.744063903760191,catapult,CLB,993,catapult_fpga_latency
Throughput,2.744063903760191,catapult,LUT,6455,catapult_fpga_latency
Throughput,2.744063903760191,catapult,FF,1374,catapult_fpga_latency
Throughput,2.744063903760191,catapult,DSP,0,catapult_fpga_latency
Throughput,2.744063903760191,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.744063903760191,catapult,CLB,993,catapult_fpga_latency
Throughput,2.744063903760191,catapult,LUT,6455,catapult_fpga_latency
Throughput,2.744063903760191,catapult,FF,1374,catapult_fpga_latency
Throughput,2.744063903760191,catapult,DSP,0,catapult_fpga_latency
Throughput,2.744063903760191,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5604260548955344,catapult,CLB,1050,catapult_fpga_latency
Throughput,2.5604260548955344,catapult,LUT,6240,catapult_fpga_latency
Throughput,2.5604260548955344,catapult,FF,1875,catapult_fpga_latency
Throughput,2.5604260548955344,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5604260548955344,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.637339451960862,catapult,CLB,1132,catapult_fpga_latency
Throughput,2.637339451960862,catapult,LUT,7141,catapult_fpga_latency
Throughput,2.637339451960862,catapult,FF,1434,catapult_fpga_latency
Throughput,2.637339451960862,catapult,DSP,0,catapult_fpga_latency
Throughput,2.637339451960862,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.637339451960862,catapult,CLB,1132,catapult_fpga_latency
Throughput,2.637339451960862,catapult,LUT,7141,catapult_fpga_latency
Throughput,2.637339451960862,catapult,FF,1434,catapult_fpga_latency
Throughput,2.637339451960862,catapult,DSP,0,catapult_fpga_latency
Throughput,2.637339451960862,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.637339451960862,catapult,CLB,1132,catapult_fpga_latency
Throughput,2.637339451960862,catapult,LUT,7141,catapult_fpga_latency
Throughput,2.637339451960862,catapult,FF,1434,catapult_fpga_latency
Throughput,2.637339451960862,catapult,DSP,0,catapult_fpga_latency
Throughput,2.637339451960862,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.637339451960862,catapult,CLB,1132,catapult_fpga_latency
Throughput,2.637339451960862,catapult,LUT,7141,catapult_fpga_latency
Throughput,2.637339451960862,catapult,FF,1434,catapult_fpga_latency
Throughput,2.637339451960862,catapult,DSP,0,catapult_fpga_latency
Throughput,2.637339451960862,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.637339451960862,catapult,CLB,1132,catapult_fpga_latency
Throughput,2.637339451960862,catapult,LUT,7141,catapult_fpga_latency
Throughput,2.637339451960862,catapult,FF,1434,catapult_fpga_latency
Throughput,2.637339451960862,catapult,DSP,0,catapult_fpga_latency
Throughput,2.637339451960862,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.637339451960862,catapult,CLB,1132,catapult_fpga_latency
Throughput,2.637339451960862,catapult,LUT,7141,catapult_fpga_latency
Throughput,2.637339451960862,catapult,FF,1434,catapult_fpga_latency
Throughput,2.637339451960862,catapult,DSP,0,catapult_fpga_latency
Throughput,2.637339451960862,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.637339451960862,catapult,CLB,1132,catapult_fpga_latency
Throughput,2.637339451960862,catapult,LUT,7141,catapult_fpga_latency
Throughput,2.637339451960862,catapult,FF,1434,catapult_fpga_latency
Throughput,2.637339451960862,catapult,DSP,0,catapult_fpga_latency
Throughput,2.637339451960862,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.600245983270017,catapult,CLB,1047,catapult_fpga_latency
Throughput,2.600245983270017,catapult,LUT,6325,catapult_fpga_latency
Throughput,2.600245983270017,catapult,FF,1869,catapult_fpga_latency
Throughput,2.600245983270017,catapult,DSP,0,catapult_fpga_latency
Throughput,2.600245983270017,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.741934599375936,catapult,CLB,952,catapult_fpga_latency
Throughput,2.741934599375936,catapult,LUT,6038,catapult_fpga_latency
Throughput,2.741934599375936,catapult,FF,1371,catapult_fpga_latency
Throughput,2.741934599375936,catapult,DSP,0,catapult_fpga_latency
Throughput,2.741934599375936,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.741934599375936,catapult,CLB,952,catapult_fpga_latency
Throughput,2.741934599375936,catapult,LUT,6038,catapult_fpga_latency
Throughput,2.741934599375936,catapult,FF,1371,catapult_fpga_latency
Throughput,2.741934599375936,catapult,DSP,0,catapult_fpga_latency
Throughput,2.741934599375936,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.741934599375936,catapult,CLB,952,catapult_fpga_latency
Throughput,2.741934599375936,catapult,LUT,6038,catapult_fpga_latency
Throughput,2.741934599375936,catapult,FF,1371,catapult_fpga_latency
Throughput,2.741934599375936,catapult,DSP,0,catapult_fpga_latency
Throughput,2.741934599375936,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.741934599375936,catapult,CLB,952,catapult_fpga_latency
Throughput,2.741934599375936,catapult,LUT,6038,catapult_fpga_latency
Throughput,2.741934599375936,catapult,FF,1371,catapult_fpga_latency
Throughput,2.741934599375936,catapult,DSP,0,catapult_fpga_latency
Throughput,2.741934599375936,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.741934599375936,catapult,CLB,952,catapult_fpga_latency
Throughput,2.741934599375936,catapult,LUT,6038,catapult_fpga_latency
Throughput,2.741934599375936,catapult,FF,1371,catapult_fpga_latency
Throughput,2.741934599375936,catapult,DSP,0,catapult_fpga_latency
Throughput,2.741934599375936,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.741934599375936,catapult,CLB,952,catapult_fpga_latency
Throughput,2.741934599375936,catapult,LUT,6038,catapult_fpga_latency
Throughput,2.741934599375936,catapult,FF,1371,catapult_fpga_latency
Throughput,2.741934599375936,catapult,DSP,0,catapult_fpga_latency
Throughput,2.741934599375936,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.741934599375936,catapult,CLB,952,catapult_fpga_latency
Throughput,2.741934599375936,catapult,LUT,6038,catapult_fpga_latency
Throughput,2.741934599375936,catapult,FF,1371,catapult_fpga_latency
Throughput,2.741934599375936,catapult,DSP,0,catapult_fpga_latency
Throughput,2.741934599375936,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.655398816248105,catapult,CLB,818,catapult_fpga_latency
Throughput,9.655398816248105,catapult,LUT,5405,catapult_fpga_latency
Throughput,9.655398816248105,catapult,FF,1507,catapult_fpga_latency
Throughput,9.655398816248105,catapult,DSP,0,catapult_fpga_latency
Throughput,9.655398816248105,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.34360801490537,catapult,CLB,407,catapult_fpga_latency
Throughput,16.34360801490537,catapult,LUT,2490,catapult_fpga_latency
Throughput,16.34360801490537,catapult,FF,1269,catapult_fpga_latency
Throughput,16.34360801490537,catapult,DSP,0,catapult_fpga_latency
Throughput,16.34360801490537,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.34360801490537,catapult,CLB,407,catapult_fpga_latency
Throughput,16.34360801490537,catapult,LUT,2490,catapult_fpga_latency
Throughput,16.34360801490537,catapult,FF,1269,catapult_fpga_latency
Throughput,16.34360801490537,catapult,DSP,0,catapult_fpga_latency
Throughput,16.34360801490537,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.34360801490537,catapult,CLB,407,catapult_fpga_latency
Throughput,16.34360801490537,catapult,LUT,2490,catapult_fpga_latency
Throughput,16.34360801490537,catapult,FF,1269,catapult_fpga_latency
Throughput,16.34360801490537,catapult,DSP,0,catapult_fpga_latency
Throughput,16.34360801490537,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.34360801490537,catapult,CLB,407,catapult_fpga_latency
Throughput,16.34360801490537,catapult,LUT,2490,catapult_fpga_latency
Throughput,16.34360801490537,catapult,FF,1269,catapult_fpga_latency
Throughput,16.34360801490537,catapult,DSP,0,catapult_fpga_latency
Throughput,16.34360801490537,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.34360801490537,catapult,CLB,407,catapult_fpga_latency
Throughput,16.34360801490537,catapult,LUT,2490,catapult_fpga_latency
Throughput,16.34360801490537,catapult,FF,1269,catapult_fpga_latency
Throughput,16.34360801490537,catapult,DSP,0,catapult_fpga_latency
Throughput,16.34360801490537,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.34360801490537,catapult,CLB,407,catapult_fpga_latency
Throughput,16.34360801490537,catapult,LUT,2490,catapult_fpga_latency
Throughput,16.34360801490537,catapult,FF,1269,catapult_fpga_latency
Throughput,16.34360801490537,catapult,DSP,0,catapult_fpga_latency
Throughput,16.34360801490537,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.34360801490537,catapult,CLB,407,catapult_fpga_latency
Throughput,16.34360801490537,catapult,LUT,2490,catapult_fpga_latency
Throughput,16.34360801490537,catapult,FF,1269,catapult_fpga_latency
Throughput,16.34360801490537,catapult,DSP,0,catapult_fpga_latency
Throughput,16.34360801490537,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.147957216212376,catapult,CLB,735,catapult_fpga_latency
Throughput,10.147957216212376,catapult,LUT,4754,catapult_fpga_latency
Throughput,10.147957216212376,catapult,FF,1496,catapult_fpga_latency
Throughput,10.147957216212376,catapult,DSP,0,catapult_fpga_latency
Throughput,10.147957216212376,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.530018513620735,catapult,CLB,356,catapult_fpga_latency
Throughput,16.530018513620735,catapult,LUT,2272,catapult_fpga_latency
Throughput,16.530018513620735,catapult,FF,1251,catapult_fpga_latency
Throughput,16.530018513620735,catapult,DSP,0,catapult_fpga_latency
Throughput,16.530018513620735,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.530018513620735,catapult,CLB,356,catapult_fpga_latency
Throughput,16.530018513620735,catapult,LUT,2272,catapult_fpga_latency
Throughput,16.530018513620735,catapult,FF,1251,catapult_fpga_latency
Throughput,16.530018513620735,catapult,DSP,0,catapult_fpga_latency
Throughput,16.530018513620735,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.530018513620735,catapult,CLB,356,catapult_fpga_latency
Throughput,16.530018513620735,catapult,LUT,2272,catapult_fpga_latency
Throughput,16.530018513620735,catapult,FF,1251,catapult_fpga_latency
Throughput,16.530018513620735,catapult,DSP,0,catapult_fpga_latency
Throughput,16.530018513620735,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.530018513620735,catapult,CLB,356,catapult_fpga_latency
Throughput,16.530018513620735,catapult,LUT,2272,catapult_fpga_latency
Throughput,16.530018513620735,catapult,FF,1251,catapult_fpga_latency
Throughput,16.530018513620735,catapult,DSP,0,catapult_fpga_latency
Throughput,16.530018513620735,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.530018513620735,catapult,CLB,356,catapult_fpga_latency
Throughput,16.530018513620735,catapult,LUT,2272,catapult_fpga_latency
Throughput,16.530018513620735,catapult,FF,1251,catapult_fpga_latency
Throughput,16.530018513620735,catapult,DSP,0,catapult_fpga_latency
Throughput,16.530018513620735,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.530018513620735,catapult,CLB,356,catapult_fpga_latency
Throughput,16.530018513620735,catapult,LUT,2272,catapult_fpga_latency
Throughput,16.530018513620735,catapult,FF,1251,catapult_fpga_latency
Throughput,16.530018513620735,catapult,DSP,0,catapult_fpga_latency
Throughput,16.530018513620735,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.530018513620735,catapult,CLB,356,catapult_fpga_latency
Throughput,16.530018513620735,catapult,LUT,2272,catapult_fpga_latency
Throughput,16.530018513620735,catapult,FF,1251,catapult_fpga_latency
Throughput,16.530018513620735,catapult,DSP,0,catapult_fpga_latency
Throughput,16.530018513620735,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.963533467508917,catapult,CLB,798,catapult_fpga_latency
Throughput,9.963533467508917,catapult,LUT,5066,catapult_fpga_latency
Throughput,9.963533467508917,catapult,FF,1494,catapult_fpga_latency
Throughput,9.963533467508917,catapult,DSP,0,catapult_fpga_latency
Throughput,9.963533467508917,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.994881637875878,catapult,CLB,545,catapult_fpga_latency
Throughput,15.994881637875878,catapult,LUT,3156,catapult_fpga_latency
Throughput,15.994881637875878,catapult,FF,1480,catapult_fpga_latency
Throughput,15.994881637875878,catapult,DSP,0,catapult_fpga_latency
Throughput,15.994881637875878,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.994881637875878,catapult,CLB,545,catapult_fpga_latency
Throughput,15.994881637875878,catapult,LUT,3156,catapult_fpga_latency
Throughput,15.994881637875878,catapult,FF,1480,catapult_fpga_latency
Throughput,15.994881637875878,catapult,DSP,0,catapult_fpga_latency
Throughput,15.994881637875878,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.994881637875878,catapult,CLB,545,catapult_fpga_latency
Throughput,15.994881637875878,catapult,LUT,3156,catapult_fpga_latency
Throughput,15.994881637875878,catapult,FF,1480,catapult_fpga_latency
Throughput,15.994881637875878,catapult,DSP,0,catapult_fpga_latency
Throughput,15.994881637875878,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.994881637875878,catapult,CLB,545,catapult_fpga_latency
Throughput,15.994881637875878,catapult,LUT,3156,catapult_fpga_latency
Throughput,15.994881637875878,catapult,FF,1480,catapult_fpga_latency
Throughput,15.994881637875878,catapult,DSP,0,catapult_fpga_latency
Throughput,15.994881637875878,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.994881637875878,catapult,CLB,545,catapult_fpga_latency
Throughput,15.994881637875878,catapult,LUT,3156,catapult_fpga_latency
Throughput,15.994881637875878,catapult,FF,1480,catapult_fpga_latency
Throughput,15.994881637875878,catapult,DSP,0,catapult_fpga_latency
Throughput,15.994881637875878,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.994881637875878,catapult,CLB,545,catapult_fpga_latency
Throughput,15.994881637875878,catapult,LUT,3156,catapult_fpga_latency
Throughput,15.994881637875878,catapult,FF,1480,catapult_fpga_latency
Throughput,15.994881637875878,catapult,DSP,0,catapult_fpga_latency
Throughput,15.994881637875878,catapult,BRAM,0,catapult_fpga_latency
Throughput,15.994881637875878,catapult,CLB,545,catapult_fpga_latency
Throughput,15.994881637875878,catapult,LUT,3156,catapult_fpga_latency
Throughput,15.994881637875878,catapult,FF,1480,catapult_fpga_latency
Throughput,15.994881637875878,catapult,DSP,0,catapult_fpga_latency
Throughput,15.994881637875878,catapult,BRAM,0,catapult_fpga_latency
Throughput,9.818360333824252,catapult,CLB,785,catapult_fpga_latency
Throughput,9.818360333824252,catapult,LUT,4990,catapult_fpga_latency
Throughput,9.818360333824252,catapult,FF,1486,catapult_fpga_latency
Throughput,9.818360333824252,catapult,DSP,0,catapult_fpga_latency
Throughput,9.818360333824252,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.80248676804167,catapult,CLB,381,catapult_fpga_latency
Throughput,16.80248676804167,catapult,LUT,2331,catapult_fpga_latency
Throughput,16.80248676804167,catapult,FF,1252,catapult_fpga_latency
Throughput,16.80248676804167,catapult,DSP,0,catapult_fpga_latency
Throughput,16.80248676804167,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.80248676804167,catapult,CLB,381,catapult_fpga_latency
Throughput,16.80248676804167,catapult,LUT,2331,catapult_fpga_latency
Throughput,16.80248676804167,catapult,FF,1252,catapult_fpga_latency
Throughput,16.80248676804167,catapult,DSP,0,catapult_fpga_latency
Throughput,16.80248676804167,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.80248676804167,catapult,CLB,381,catapult_fpga_latency
Throughput,16.80248676804167,catapult,LUT,2331,catapult_fpga_latency
Throughput,16.80248676804167,catapult,FF,1252,catapult_fpga_latency
Throughput,16.80248676804167,catapult,DSP,0,catapult_fpga_latency
Throughput,16.80248676804167,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.80248676804167,catapult,CLB,381,catapult_fpga_latency
Throughput,16.80248676804167,catapult,LUT,2331,catapult_fpga_latency
Throughput,16.80248676804167,catapult,FF,1252,catapult_fpga_latency
Throughput,16.80248676804167,catapult,DSP,0,catapult_fpga_latency
Throughput,16.80248676804167,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.80248676804167,catapult,CLB,381,catapult_fpga_latency
Throughput,16.80248676804167,catapult,LUT,2331,catapult_fpga_latency
Throughput,16.80248676804167,catapult,FF,1252,catapult_fpga_latency
Throughput,16.80248676804167,catapult,DSP,0,catapult_fpga_latency
Throughput,16.80248676804167,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.80248676804167,catapult,CLB,381,catapult_fpga_latency
Throughput,16.80248676804167,catapult,LUT,2331,catapult_fpga_latency
Throughput,16.80248676804167,catapult,FF,1252,catapult_fpga_latency
Throughput,16.80248676804167,catapult,DSP,0,catapult_fpga_latency
Throughput,16.80248676804167,catapult,BRAM,0,catapult_fpga_latency
Throughput,16.80248676804167,catapult,CLB,381,catapult_fpga_latency
Throughput,16.80248676804167,catapult,LUT,2331,catapult_fpga_latency
Throughput,16.80248676804167,catapult,FF,1252,catapult_fpga_latency
Throughput,16.80248676804167,catapult,DSP,0,catapult_fpga_latency
Throughput,16.80248676804167,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.279026939678704,catapult,CLB,874,catapult_fpga_latency
Throughput,7.279026939678704,catapult,LUT,5256,catapult_fpga_latency
Throughput,7.279026939678704,catapult,FF,1730,catapult_fpga_latency
Throughput,7.279026939678704,catapult,DSP,0,catapult_fpga_latency
Throughput,7.279026939678704,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.583018488533298,catapult,CLB,660,catapult_fpga_latency
Throughput,10.583018488533298,catapult,LUT,3792,catapult_fpga_latency
Throughput,10.583018488533298,catapult,FF,1186,catapult_fpga_latency
Throughput,10.583018488533298,catapult,DSP,0,catapult_fpga_latency
Throughput,10.583018488533298,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.583018488533298,catapult,CLB,660,catapult_fpga_latency
Throughput,10.583018488533298,catapult,LUT,3792,catapult_fpga_latency
Throughput,10.583018488533298,catapult,FF,1186,catapult_fpga_latency
Throughput,10.583018488533298,catapult,DSP,0,catapult_fpga_latency
Throughput,10.583018488533298,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.583018488533298,catapult,CLB,660,catapult_fpga_latency
Throughput,10.583018488533298,catapult,LUT,3792,catapult_fpga_latency
Throughput,10.583018488533298,catapult,FF,1186,catapult_fpga_latency
Throughput,10.583018488533298,catapult,DSP,0,catapult_fpga_latency
Throughput,10.583018488533298,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.583018488533298,catapult,CLB,660,catapult_fpga_latency
Throughput,10.583018488533298,catapult,LUT,3792,catapult_fpga_latency
Throughput,10.583018488533298,catapult,FF,1186,catapult_fpga_latency
Throughput,10.583018488533298,catapult,DSP,0,catapult_fpga_latency
Throughput,10.583018488533298,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.583018488533298,catapult,CLB,660,catapult_fpga_latency
Throughput,10.583018488533298,catapult,LUT,3792,catapult_fpga_latency
Throughput,10.583018488533298,catapult,FF,1186,catapult_fpga_latency
Throughput,10.583018488533298,catapult,DSP,0,catapult_fpga_latency
Throughput,10.583018488533298,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.583018488533298,catapult,CLB,660,catapult_fpga_latency
Throughput,10.583018488533298,catapult,LUT,3792,catapult_fpga_latency
Throughput,10.583018488533298,catapult,FF,1186,catapult_fpga_latency
Throughput,10.583018488533298,catapult,DSP,0,catapult_fpga_latency
Throughput,10.583018488533298,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.583018488533298,catapult,CLB,660,catapult_fpga_latency
Throughput,10.583018488533298,catapult,LUT,3792,catapult_fpga_latency
Throughput,10.583018488533298,catapult,FF,1186,catapult_fpga_latency
Throughput,10.583018488533298,catapult,DSP,0,catapult_fpga_latency
Throughput,10.583018488533298,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.282949886021834,catapult,CLB,818,catapult_fpga_latency
Throughput,7.282949886021834,catapult,LUT,4911,catapult_fpga_latency
Throughput,7.282949886021834,catapult,FF,1721,catapult_fpga_latency
Throughput,7.282949886021834,catapult,DSP,0,catapult_fpga_latency
Throughput,7.282949886021834,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.95314245657079,catapult,CLB,567,catapult_fpga_latency
Throughput,10.95314245657079,catapult,LUT,3461,catapult_fpga_latency
Throughput,10.95314245657079,catapult,FF,1172,catapult_fpga_latency
Throughput,10.95314245657079,catapult,DSP,0,catapult_fpga_latency
Throughput,10.95314245657079,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.95314245657079,catapult,CLB,567,catapult_fpga_latency
Throughput,10.95314245657079,catapult,LUT,3461,catapult_fpga_latency
Throughput,10.95314245657079,catapult,FF,1172,catapult_fpga_latency
Throughput,10.95314245657079,catapult,DSP,0,catapult_fpga_latency
Throughput,10.95314245657079,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.95314245657079,catapult,CLB,567,catapult_fpga_latency
Throughput,10.95314245657079,catapult,LUT,3461,catapult_fpga_latency
Throughput,10.95314245657079,catapult,FF,1172,catapult_fpga_latency
Throughput,10.95314245657079,catapult,DSP,0,catapult_fpga_latency
Throughput,10.95314245657079,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.95314245657079,catapult,CLB,567,catapult_fpga_latency
Throughput,10.95314245657079,catapult,LUT,3461,catapult_fpga_latency
Throughput,10.95314245657079,catapult,FF,1172,catapult_fpga_latency
Throughput,10.95314245657079,catapult,DSP,0,catapult_fpga_latency
Throughput,10.95314245657079,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.95314245657079,catapult,CLB,567,catapult_fpga_latency
Throughput,10.95314245657079,catapult,LUT,3461,catapult_fpga_latency
Throughput,10.95314245657079,catapult,FF,1172,catapult_fpga_latency
Throughput,10.95314245657079,catapult,DSP,0,catapult_fpga_latency
Throughput,10.95314245657079,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.95314245657079,catapult,CLB,567,catapult_fpga_latency
Throughput,10.95314245657079,catapult,LUT,3461,catapult_fpga_latency
Throughput,10.95314245657079,catapult,FF,1172,catapult_fpga_latency
Throughput,10.95314245657079,catapult,DSP,0,catapult_fpga_latency
Throughput,10.95314245657079,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.95314245657079,catapult,CLB,567,catapult_fpga_latency
Throughput,10.95314245657079,catapult,LUT,3461,catapult_fpga_latency
Throughput,10.95314245657079,catapult,FF,1172,catapult_fpga_latency
Throughput,10.95314245657079,catapult,DSP,0,catapult_fpga_latency
Throughput,10.95314245657079,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.38443361394181,catapult,CLB,906,catapult_fpga_latency
Throughput,7.38443361394181,catapult,LUT,5330,catapult_fpga_latency
Throughput,7.38443361394181,catapult,FF,1715,catapult_fpga_latency
Throughput,7.38443361394181,catapult,DSP,0,catapult_fpga_latency
Throughput,7.38443361394181,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.01903616872057,catapult,CLB,789,catapult_fpga_latency
Throughput,10.01903616872057,catapult,LUT,4676,catapult_fpga_latency
Throughput,10.01903616872057,catapult,FF,1402,catapult_fpga_latency
Throughput,10.01903616872057,catapult,DSP,0,catapult_fpga_latency
Throughput,10.01903616872057,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.01903616872057,catapult,CLB,789,catapult_fpga_latency
Throughput,10.01903616872057,catapult,LUT,4676,catapult_fpga_latency
Throughput,10.01903616872057,catapult,FF,1402,catapult_fpga_latency
Throughput,10.01903616872057,catapult,DSP,0,catapult_fpga_latency
Throughput,10.01903616872057,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.01903616872057,catapult,CLB,789,catapult_fpga_latency
Throughput,10.01903616872057,catapult,LUT,4676,catapult_fpga_latency
Throughput,10.01903616872057,catapult,FF,1402,catapult_fpga_latency
Throughput,10.01903616872057,catapult,DSP,0,catapult_fpga_latency
Throughput,10.01903616872057,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.01903616872057,catapult,CLB,789,catapult_fpga_latency
Throughput,10.01903616872057,catapult,LUT,4676,catapult_fpga_latency
Throughput,10.01903616872057,catapult,FF,1402,catapult_fpga_latency
Throughput,10.01903616872057,catapult,DSP,0,catapult_fpga_latency
Throughput,10.01903616872057,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.01903616872057,catapult,CLB,789,catapult_fpga_latency
Throughput,10.01903616872057,catapult,LUT,4676,catapult_fpga_latency
Throughput,10.01903616872057,catapult,FF,1402,catapult_fpga_latency
Throughput,10.01903616872057,catapult,DSP,0,catapult_fpga_latency
Throughput,10.01903616872057,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.01903616872057,catapult,CLB,789,catapult_fpga_latency
Throughput,10.01903616872057,catapult,LUT,4676,catapult_fpga_latency
Throughput,10.01903616872057,catapult,FF,1402,catapult_fpga_latency
Throughput,10.01903616872057,catapult,DSP,0,catapult_fpga_latency
Throughput,10.01903616872057,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.01903616872057,catapult,CLB,789,catapult_fpga_latency
Throughput,10.01903616872057,catapult,LUT,4676,catapult_fpga_latency
Throughput,10.01903616872057,catapult,FF,1402,catapult_fpga_latency
Throughput,10.01903616872057,catapult,DSP,0,catapult_fpga_latency
Throughput,10.01903616872057,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.192588756545256,catapult,CLB,799,catapult_fpga_latency
Throughput,7.192588756545256,catapult,LUT,4764,catapult_fpga_latency
Throughput,7.192588756545256,catapult,FF,1711,catapult_fpga_latency
Throughput,7.192588756545256,catapult,DSP,0,catapult_fpga_latency
Throughput,7.192588756545256,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.168285118714728,catapult,CLB,555,catapult_fpga_latency
Throughput,10.168285118714728,catapult,LUT,3330,catapult_fpga_latency
Throughput,10.168285118714728,catapult,FF,1170,catapult_fpga_latency
Throughput,10.168285118714728,catapult,DSP,0,catapult_fpga_latency
Throughput,10.168285118714728,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.168285118714728,catapult,CLB,555,catapult_fpga_latency
Throughput,10.168285118714728,catapult,LUT,3330,catapult_fpga_latency
Throughput,10.168285118714728,catapult,FF,1170,catapult_fpga_latency
Throughput,10.168285118714728,catapult,DSP,0,catapult_fpga_latency
Throughput,10.168285118714728,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.168285118714728,catapult,CLB,555,catapult_fpga_latency
Throughput,10.168285118714728,catapult,LUT,3330,catapult_fpga_latency
Throughput,10.168285118714728,catapult,FF,1170,catapult_fpga_latency
Throughput,10.168285118714728,catapult,DSP,0,catapult_fpga_latency
Throughput,10.168285118714728,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.168285118714728,catapult,CLB,555,catapult_fpga_latency
Throughput,10.168285118714728,catapult,LUT,3330,catapult_fpga_latency
Throughput,10.168285118714728,catapult,FF,1170,catapult_fpga_latency
Throughput,10.168285118714728,catapult,DSP,0,catapult_fpga_latency
Throughput,10.168285118714728,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.168285118714728,catapult,CLB,555,catapult_fpga_latency
Throughput,10.168285118714728,catapult,LUT,3330,catapult_fpga_latency
Throughput,10.168285118714728,catapult,FF,1170,catapult_fpga_latency
Throughput,10.168285118714728,catapult,DSP,0,catapult_fpga_latency
Throughput,10.168285118714728,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.168285118714728,catapult,CLB,555,catapult_fpga_latency
Throughput,10.168285118714728,catapult,LUT,3330,catapult_fpga_latency
Throughput,10.168285118714728,catapult,FF,1170,catapult_fpga_latency
Throughput,10.168285118714728,catapult,DSP,0,catapult_fpga_latency
Throughput,10.168285118714728,catapult,BRAM,0,catapult_fpga_latency
Throughput,10.168285118714728,catapult,CLB,555,catapult_fpga_latency
Throughput,10.168285118714728,catapult,LUT,3330,catapult_fpga_latency
Throughput,10.168285118714728,catapult,FF,1170,catapult_fpga_latency
Throughput,10.168285118714728,catapult,DSP,0,catapult_fpga_latency
Throughput,10.168285118714728,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.7775477670915145,catapult,CLB,956,catapult_fpga_latency
Throughput,3.7775477670915145,catapult,LUT,5837,catapult_fpga_latency
Throughput,3.7775477670915145,catapult,FF,1558,catapult_fpga_latency
Throughput,3.7775477670915145,catapult,DSP,0,catapult_fpga_latency
Throughput,3.7775477670915145,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.624051932567152,catapult,CLB,927,catapult_fpga_latency
Throughput,6.624051932567152,catapult,LUT,5559,catapult_fpga_latency
Throughput,6.624051932567152,catapult,FF,1266,catapult_fpga_latency
Throughput,6.624051932567152,catapult,DSP,0,catapult_fpga_latency
Throughput,6.624051932567152,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.624051932567152,catapult,CLB,927,catapult_fpga_latency
Throughput,6.624051932567152,catapult,LUT,5559,catapult_fpga_latency
Throughput,6.624051932567152,catapult,FF,1266,catapult_fpga_latency
Throughput,6.624051932567152,catapult,DSP,0,catapult_fpga_latency
Throughput,6.624051932567152,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.624051932567152,catapult,CLB,927,catapult_fpga_latency
Throughput,6.624051932567152,catapult,LUT,5559,catapult_fpga_latency
Throughput,6.624051932567152,catapult,FF,1266,catapult_fpga_latency
Throughput,6.624051932567152,catapult,DSP,0,catapult_fpga_latency
Throughput,6.624051932567152,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.624051932567152,catapult,CLB,927,catapult_fpga_latency
Throughput,6.624051932567152,catapult,LUT,5559,catapult_fpga_latency
Throughput,6.624051932567152,catapult,FF,1266,catapult_fpga_latency
Throughput,6.624051932567152,catapult,DSP,0,catapult_fpga_latency
Throughput,6.624051932567152,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.624051932567152,catapult,CLB,927,catapult_fpga_latency
Throughput,6.624051932567152,catapult,LUT,5559,catapult_fpga_latency
Throughput,6.624051932567152,catapult,FF,1266,catapult_fpga_latency
Throughput,6.624051932567152,catapult,DSP,0,catapult_fpga_latency
Throughput,6.624051932567152,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.624051932567152,catapult,CLB,927,catapult_fpga_latency
Throughput,6.624051932567152,catapult,LUT,5559,catapult_fpga_latency
Throughput,6.624051932567152,catapult,FF,1266,catapult_fpga_latency
Throughput,6.624051932567152,catapult,DSP,0,catapult_fpga_latency
Throughput,6.624051932567152,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.624051932567152,catapult,CLB,927,catapult_fpga_latency
Throughput,6.624051932567152,catapult,LUT,5559,catapult_fpga_latency
Throughput,6.624051932567152,catapult,FF,1266,catapult_fpga_latency
Throughput,6.624051932567152,catapult,DSP,0,catapult_fpga_latency
Throughput,6.624051932567152,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.8170269940149018,catapult,CLB,875,catapult_fpga_latency
Throughput,3.8170269940149018,catapult,LUT,5467,catapult_fpga_latency
Throughput,3.8170269940149018,catapult,FF,1541,catapult_fpga_latency
Throughput,3.8170269940149018,catapult,DSP,0,catapult_fpga_latency
Throughput,3.8170269940149018,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.579077218629315,catapult,CLB,895,catapult_fpga_latency
Throughput,6.579077218629315,catapult,LUT,5371,catapult_fpga_latency
Throughput,6.579077218629315,catapult,FF,1249,catapult_fpga_latency
Throughput,6.579077218629315,catapult,DSP,0,catapult_fpga_latency
Throughput,6.579077218629315,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.579077218629315,catapult,CLB,895,catapult_fpga_latency
Throughput,6.579077218629315,catapult,LUT,5371,catapult_fpga_latency
Throughput,6.579077218629315,catapult,FF,1249,catapult_fpga_latency
Throughput,6.579077218629315,catapult,DSP,0,catapult_fpga_latency
Throughput,6.579077218629315,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.579077218629315,catapult,CLB,895,catapult_fpga_latency
Throughput,6.579077218629315,catapult,LUT,5371,catapult_fpga_latency
Throughput,6.579077218629315,catapult,FF,1249,catapult_fpga_latency
Throughput,6.579077218629315,catapult,DSP,0,catapult_fpga_latency
Throughput,6.579077218629315,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.579077218629315,catapult,CLB,895,catapult_fpga_latency
Throughput,6.579077218629315,catapult,LUT,5371,catapult_fpga_latency
Throughput,6.579077218629315,catapult,FF,1249,catapult_fpga_latency
Throughput,6.579077218629315,catapult,DSP,0,catapult_fpga_latency
Throughput,6.579077218629315,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.579077218629315,catapult,CLB,895,catapult_fpga_latency
Throughput,6.579077218629315,catapult,LUT,5371,catapult_fpga_latency
Throughput,6.579077218629315,catapult,FF,1249,catapult_fpga_latency
Throughput,6.579077218629315,catapult,DSP,0,catapult_fpga_latency
Throughput,6.579077218629315,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.579077218629315,catapult,CLB,895,catapult_fpga_latency
Throughput,6.579077218629315,catapult,LUT,5371,catapult_fpga_latency
Throughput,6.579077218629315,catapult,FF,1249,catapult_fpga_latency
Throughput,6.579077218629315,catapult,DSP,0,catapult_fpga_latency
Throughput,6.579077218629315,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.579077218629315,catapult,CLB,895,catapult_fpga_latency
Throughput,6.579077218629315,catapult,LUT,5371,catapult_fpga_latency
Throughput,6.579077218629315,catapult,FF,1249,catapult_fpga_latency
Throughput,6.579077218629315,catapult,DSP,0,catapult_fpga_latency
Throughput,6.579077218629315,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.80627578751846,catapult,CLB,963,catapult_fpga_latency
Throughput,3.80627578751846,catapult,LUT,5739,catapult_fpga_latency
Throughput,3.80627578751846,catapult,FF,1545,catapult_fpga_latency
Throughput,3.80627578751846,catapult,DSP,0,catapult_fpga_latency
Throughput,3.80627578751846,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.637021304838389,catapult,CLB,1040,catapult_fpga_latency
Throughput,6.637021304838389,catapult,LUT,6191,catapult_fpga_latency
Throughput,6.637021304838389,catapult,FF,1452,catapult_fpga_latency
Throughput,6.637021304838389,catapult,DSP,0,catapult_fpga_latency
Throughput,6.637021304838389,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.637021304838389,catapult,CLB,1040,catapult_fpga_latency
Throughput,6.637021304838389,catapult,LUT,6191,catapult_fpga_latency
Throughput,6.637021304838389,catapult,FF,1452,catapult_fpga_latency
Throughput,6.637021304838389,catapult,DSP,0,catapult_fpga_latency
Throughput,6.637021304838389,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.637021304838389,catapult,CLB,1040,catapult_fpga_latency
Throughput,6.637021304838389,catapult,LUT,6191,catapult_fpga_latency
Throughput,6.637021304838389,catapult,FF,1452,catapult_fpga_latency
Throughput,6.637021304838389,catapult,DSP,0,catapult_fpga_latency
Throughput,6.637021304838389,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.637021304838389,catapult,CLB,1040,catapult_fpga_latency
Throughput,6.637021304838389,catapult,LUT,6191,catapult_fpga_latency
Throughput,6.637021304838389,catapult,FF,1452,catapult_fpga_latency
Throughput,6.637021304838389,catapult,DSP,0,catapult_fpga_latency
Throughput,6.637021304838389,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.637021304838389,catapult,CLB,1040,catapult_fpga_latency
Throughput,6.637021304838389,catapult,LUT,6191,catapult_fpga_latency
Throughput,6.637021304838389,catapult,FF,1452,catapult_fpga_latency
Throughput,6.637021304838389,catapult,DSP,0,catapult_fpga_latency
Throughput,6.637021304838389,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.637021304838389,catapult,CLB,1040,catapult_fpga_latency
Throughput,6.637021304838389,catapult,LUT,6191,catapult_fpga_latency
Throughput,6.637021304838389,catapult,FF,1452,catapult_fpga_latency
Throughput,6.637021304838389,catapult,DSP,0,catapult_fpga_latency
Throughput,6.637021304838389,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.861003861003861,catapult,CLB,902,catapult_fpga_latency
Throughput,3.861003861003861,catapult,LUT,5597,catapult_fpga_latency
Throughput,3.861003861003861,catapult,FF,1541,catapult_fpga_latency
Throughput,3.861003861003861,catapult,DSP,0,catapult_fpga_latency
Throughput,3.861003861003861,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.553681202731575,catapult,CLB,889,catapult_fpga_latency
Throughput,6.553681202731575,catapult,LUT,5353,catapult_fpga_latency
Throughput,6.553681202731575,catapult,FF,1246,catapult_fpga_latency
Throughput,6.553681202731575,catapult,DSP,0,catapult_fpga_latency
Throughput,6.553681202731575,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.553681202731575,catapult,CLB,889,catapult_fpga_latency
Throughput,6.553681202731575,catapult,LUT,5353,catapult_fpga_latency
Throughput,6.553681202731575,catapult,FF,1246,catapult_fpga_latency
Throughput,6.553681202731575,catapult,DSP,0,catapult_fpga_latency
Throughput,6.553681202731575,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.553681202731575,catapult,CLB,889,catapult_fpga_latency
Throughput,6.553681202731575,catapult,LUT,5353,catapult_fpga_latency
Throughput,6.553681202731575,catapult,FF,1246,catapult_fpga_latency
Throughput,6.553681202731575,catapult,DSP,0,catapult_fpga_latency
Throughput,6.553681202731575,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.553681202731575,catapult,CLB,889,catapult_fpga_latency
Throughput,6.553681202731575,catapult,LUT,5353,catapult_fpga_latency
Throughput,6.553681202731575,catapult,FF,1246,catapult_fpga_latency
Throughput,6.553681202731575,catapult,DSP,0,catapult_fpga_latency
Throughput,6.553681202731575,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.553681202731575,catapult,CLB,889,catapult_fpga_latency
Throughput,6.553681202731575,catapult,LUT,5353,catapult_fpga_latency
Throughput,6.553681202731575,catapult,FF,1246,catapult_fpga_latency
Throughput,6.553681202731575,catapult,DSP,0,catapult_fpga_latency
Throughput,6.553681202731575,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.553681202731575,catapult,CLB,889,catapult_fpga_latency
Throughput,6.553681202731575,catapult,LUT,5353,catapult_fpga_latency
Throughput,6.553681202731575,catapult,FF,1246,catapult_fpga_latency
Throughput,6.553681202731575,catapult,DSP,0,catapult_fpga_latency
Throughput,6.553681202731575,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.553681202731575,catapult,CLB,889,catapult_fpga_latency
Throughput,6.553681202731575,catapult,LUT,5353,catapult_fpga_latency
Throughput,6.553681202731575,catapult,FF,1246,catapult_fpga_latency
Throughput,6.553681202731575,catapult,DSP,0,catapult_fpga_latency
Throughput,6.553681202731575,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.00051206554439,catapult,CLB,1104,catapult_fpga_latency
Throughput,4.00051206554439,catapult,LUT,6533,catapult_fpga_latency
Throughput,4.00051206554439,catapult,FF,1894,catapult_fpga_latency
Throughput,4.00051206554439,catapult,DSP,0,catapult_fpga_latency
Throughput,4.00051206554439,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.184520621317622,catapult,CLB,1134,catapult_fpga_latency
Throughput,4.184520621317622,catapult,LUT,6643,catapult_fpga_latency
Throughput,4.184520621317622,catapult,FF,1375,catapult_fpga_latency
Throughput,4.184520621317622,catapult,DSP,0,catapult_fpga_latency
Throughput,4.184520621317622,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.184520621317622,catapult,CLB,1134,catapult_fpga_latency
Throughput,4.184520621317622,catapult,LUT,6643,catapult_fpga_latency
Throughput,4.184520621317622,catapult,FF,1375,catapult_fpga_latency
Throughput,4.184520621317622,catapult,DSP,0,catapult_fpga_latency
Throughput,4.184520621317622,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.184520621317622,catapult,CLB,1134,catapult_fpga_latency
Throughput,4.184520621317622,catapult,LUT,6643,catapult_fpga_latency
Throughput,4.184520621317622,catapult,FF,1375,catapult_fpga_latency
Throughput,4.184520621317622,catapult,DSP,0,catapult_fpga_latency
Throughput,4.184520621317622,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.184520621317622,catapult,CLB,1134,catapult_fpga_latency
Throughput,4.184520621317622,catapult,LUT,6643,catapult_fpga_latency
Throughput,4.184520621317622,catapult,FF,1375,catapult_fpga_latency
Throughput,4.184520621317622,catapult,DSP,0,catapult_fpga_latency
Throughput,4.184520621317622,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.184520621317622,catapult,CLB,1134,catapult_fpga_latency
Throughput,4.184520621317622,catapult,LUT,6643,catapult_fpga_latency
Throughput,4.184520621317622,catapult,FF,1375,catapult_fpga_latency
Throughput,4.184520621317622,catapult,DSP,0,catapult_fpga_latency
Throughput,4.184520621317622,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.184520621317622,catapult,CLB,1134,catapult_fpga_latency
Throughput,4.184520621317622,catapult,LUT,6643,catapult_fpga_latency
Throughput,4.184520621317622,catapult,FF,1375,catapult_fpga_latency
Throughput,4.184520621317622,catapult,DSP,0,catapult_fpga_latency
Throughput,4.184520621317622,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.184520621317622,catapult,CLB,1134,catapult_fpga_latency
Throughput,4.184520621317622,catapult,LUT,6643,catapult_fpga_latency
Throughput,4.184520621317622,catapult,FF,1375,catapult_fpga_latency
Throughput,4.184520621317622,catapult,DSP,0,catapult_fpga_latency
Throughput,4.184520621317622,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.9018299582504192,catapult,CLB,1008,catapult_fpga_latency
Throughput,3.9018299582504192,catapult,LUT,6080,catapult_fpga_latency
Throughput,3.9018299582504192,catapult,FF,1876,catapult_fpga_latency
Throughput,3.9018299582504192,catapult,DSP,0,catapult_fpga_latency
Throughput,3.9018299582504192,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.314547792245895,catapult,CLB,1060,catapult_fpga_latency
Throughput,4.314547792245895,catapult,LUT,6580,catapult_fpga_latency
Throughput,4.314547792245895,catapult,FF,1375,catapult_fpga_latency
Throughput,4.314547792245895,catapult,DSP,0,catapult_fpga_latency
Throughput,4.314547792245895,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.314547792245895,catapult,CLB,1060,catapult_fpga_latency
Throughput,4.314547792245895,catapult,LUT,6580,catapult_fpga_latency
Throughput,4.314547792245895,catapult,FF,1375,catapult_fpga_latency
Throughput,4.314547792245895,catapult,DSP,0,catapult_fpga_latency
Throughput,4.314547792245895,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.314547792245895,catapult,CLB,1060,catapult_fpga_latency
Throughput,4.314547792245895,catapult,LUT,6580,catapult_fpga_latency
Throughput,4.314547792245895,catapult,FF,1375,catapult_fpga_latency
Throughput,4.314547792245895,catapult,DSP,0,catapult_fpga_latency
Throughput,4.314547792245895,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.314547792245895,catapult,CLB,1060,catapult_fpga_latency
Throughput,4.314547792245895,catapult,LUT,6580,catapult_fpga_latency
Throughput,4.314547792245895,catapult,FF,1375,catapult_fpga_latency
Throughput,4.314547792245895,catapult,DSP,0,catapult_fpga_latency
Throughput,4.314547792245895,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.314547792245895,catapult,CLB,1060,catapult_fpga_latency
Throughput,4.314547792245895,catapult,LUT,6580,catapult_fpga_latency
Throughput,4.314547792245895,catapult,FF,1375,catapult_fpga_latency
Throughput,4.314547792245895,catapult,DSP,0,catapult_fpga_latency
Throughput,4.314547792245895,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.314547792245895,catapult,CLB,1060,catapult_fpga_latency
Throughput,4.314547792245895,catapult,LUT,6580,catapult_fpga_latency
Throughput,4.314547792245895,catapult,FF,1375,catapult_fpga_latency
Throughput,4.314547792245895,catapult,DSP,0,catapult_fpga_latency
Throughput,4.314547792245895,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.314547792245895,catapult,CLB,1060,catapult_fpga_latency
Throughput,4.314547792245895,catapult,LUT,6580,catapult_fpga_latency
Throughput,4.314547792245895,catapult,FF,1375,catapult_fpga_latency
Throughput,4.314547792245895,catapult,DSP,0,catapult_fpga_latency
Throughput,4.314547792245895,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.905151676091099,catapult,CLB,1119,catapult_fpga_latency
Throughput,3.905151676091099,catapult,LUT,6669,catapult_fpga_latency
Throughput,3.905151676091099,catapult,FF,1877,catapult_fpga_latency
Throughput,3.905151676091099,catapult,DSP,0,catapult_fpga_latency
Throughput,3.905151676091099,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.985413387003567,catapult,CLB,1163,catapult_fpga_latency
Throughput,3.985413387003567,catapult,LUT,7189,catapult_fpga_latency
Throughput,3.985413387003567,catapult,FF,1435,catapult_fpga_latency
Throughput,3.985413387003567,catapult,DSP,0,catapult_fpga_latency
Throughput,3.985413387003567,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.985413387003567,catapult,CLB,1163,catapult_fpga_latency
Throughput,3.985413387003567,catapult,LUT,7189,catapult_fpga_latency
Throughput,3.985413387003567,catapult,FF,1435,catapult_fpga_latency
Throughput,3.985413387003567,catapult,DSP,0,catapult_fpga_latency
Throughput,3.985413387003567,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.985413387003567,catapult,CLB,1163,catapult_fpga_latency
Throughput,3.985413387003567,catapult,LUT,7189,catapult_fpga_latency
Throughput,3.985413387003567,catapult,FF,1435,catapult_fpga_latency
Throughput,3.985413387003567,catapult,DSP,0,catapult_fpga_latency
Throughput,3.985413387003567,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.985413387003567,catapult,CLB,1163,catapult_fpga_latency
Throughput,3.985413387003567,catapult,LUT,7189,catapult_fpga_latency
Throughput,3.985413387003567,catapult,FF,1435,catapult_fpga_latency
Throughput,3.985413387003567,catapult,DSP,0,catapult_fpga_latency
Throughput,3.985413387003567,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.985413387003567,catapult,CLB,1163,catapult_fpga_latency
Throughput,3.985413387003567,catapult,LUT,7189,catapult_fpga_latency
Throughput,3.985413387003567,catapult,FF,1435,catapult_fpga_latency
Throughput,3.985413387003567,catapult,DSP,0,catapult_fpga_latency
Throughput,3.985413387003567,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.985413387003567,catapult,CLB,1163,catapult_fpga_latency
Throughput,3.985413387003567,catapult,LUT,7189,catapult_fpga_latency
Throughput,3.985413387003567,catapult,FF,1435,catapult_fpga_latency
Throughput,3.985413387003567,catapult,DSP,0,catapult_fpga_latency
Throughput,3.985413387003567,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.985413387003567,catapult,CLB,1163,catapult_fpga_latency
Throughput,3.985413387003567,catapult,LUT,7189,catapult_fpga_latency
Throughput,3.985413387003567,catapult,FF,1435,catapult_fpga_latency
Throughput,3.985413387003567,catapult,DSP,0,catapult_fpga_latency
Throughput,3.985413387003567,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.9606313246331464,catapult,CLB,1016,catapult_fpga_latency
Throughput,3.9606313246331464,catapult,LUT,6000,catapult_fpga_latency
Throughput,3.9606313246331464,catapult,FF,1875,catapult_fpga_latency
Throughput,3.9606313246331464,catapult,DSP,0,catapult_fpga_latency
Throughput,3.9606313246331464,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.0218790218790215,catapult,CLB,941,catapult_fpga_latency
Throughput,4.0218790218790215,catapult,LUT,6304,catapult_fpga_latency
Throughput,4.0218790218790215,catapult,FF,1366,catapult_fpga_latency
Throughput,4.0218790218790215,catapult,DSP,0,catapult_fpga_latency
Throughput,4.0218790218790215,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.0218790218790215,catapult,CLB,941,catapult_fpga_latency
Throughput,4.0218790218790215,catapult,LUT,6304,catapult_fpga_latency
Throughput,4.0218790218790215,catapult,FF,1366,catapult_fpga_latency
Throughput,4.0218790218790215,catapult,DSP,0,catapult_fpga_latency
Throughput,4.0218790218790215,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.0218790218790215,catapult,CLB,941,catapult_fpga_latency
Throughput,4.0218790218790215,catapult,LUT,6304,catapult_fpga_latency
Throughput,4.0218790218790215,catapult,FF,1366,catapult_fpga_latency
Throughput,4.0218790218790215,catapult,DSP,0,catapult_fpga_latency
Throughput,4.0218790218790215,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.0218790218790215,catapult,CLB,941,catapult_fpga_latency
Throughput,4.0218790218790215,catapult,LUT,6304,catapult_fpga_latency
Throughput,4.0218790218790215,catapult,FF,1366,catapult_fpga_latency
Throughput,4.0218790218790215,catapult,DSP,0,catapult_fpga_latency
Throughput,4.0218790218790215,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.0218790218790215,catapult,CLB,941,catapult_fpga_latency
Throughput,4.0218790218790215,catapult,LUT,6304,catapult_fpga_latency
Throughput,4.0218790218790215,catapult,FF,1366,catapult_fpga_latency
Throughput,4.0218790218790215,catapult,DSP,0,catapult_fpga_latency
Throughput,4.0218790218790215,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.0218790218790215,catapult,CLB,941,catapult_fpga_latency
Throughput,4.0218790218790215,catapult,LUT,6304,catapult_fpga_latency
Throughput,4.0218790218790215,catapult,FF,1366,catapult_fpga_latency
Throughput,4.0218790218790215,catapult,DSP,0,catapult_fpga_latency
Throughput,4.0218790218790215,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.0218790218790215,catapult,CLB,941,catapult_fpga_latency
Throughput,4.0218790218790215,catapult,LUT,6304,catapult_fpga_latency
Throughput,4.0218790218790215,catapult,FF,1366,catapult_fpga_latency
Throughput,4.0218790218790215,catapult,DSP,0,catapult_fpga_latency
Throughput,4.0218790218790215,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.316161794800536,catapult,CLB,318,catapult_fpga_latency
Throughput,6.316161794800536,catapult,LUT,1845,catapult_fpga_latency
Throughput,6.316161794800536,catapult,FF,1214,catapult_fpga_latency
Throughput,6.316161794800536,catapult,DSP,0,catapult_fpga_latency
Throughput,6.316161794800536,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.316161794800536,catapult,CLB,318,catapult_fpga_latency
Throughput,6.316161794800536,catapult,LUT,1845,catapult_fpga_latency
Throughput,6.316161794800536,catapult,FF,1214,catapult_fpga_latency
Throughput,6.316161794800536,catapult,DSP,0,catapult_fpga_latency
Throughput,6.316161794800536,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.316161794800536,catapult,CLB,318,catapult_fpga_latency
Throughput,6.316161794800536,catapult,LUT,1845,catapult_fpga_latency
Throughput,6.316161794800536,catapult,FF,1214,catapult_fpga_latency
Throughput,6.316161794800536,catapult,DSP,0,catapult_fpga_latency
Throughput,6.316161794800536,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.316161794800536,catapult,CLB,318,catapult_fpga_latency
Throughput,6.316161794800536,catapult,LUT,1845,catapult_fpga_latency
Throughput,6.316161794800536,catapult,FF,1214,catapult_fpga_latency
Throughput,6.316161794800536,catapult,DSP,0,catapult_fpga_latency
Throughput,6.316161794800536,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.316161794800536,catapult,CLB,318,catapult_fpga_latency
Throughput,6.316161794800536,catapult,LUT,1845,catapult_fpga_latency
Throughput,6.316161794800536,catapult,FF,1214,catapult_fpga_latency
Throughput,6.316161794800536,catapult,DSP,0,catapult_fpga_latency
Throughput,6.316161794800536,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.316161794800536,catapult,CLB,318,catapult_fpga_latency
Throughput,6.316161794800536,catapult,LUT,1845,catapult_fpga_latency
Throughput,6.316161794800536,catapult,FF,1214,catapult_fpga_latency
Throughput,6.316161794800536,catapult,DSP,0,catapult_fpga_latency
Throughput,6.316161794800536,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.316161794800536,catapult,CLB,318,catapult_fpga_latency
Throughput,6.316161794800536,catapult,LUT,1845,catapult_fpga_latency
Throughput,6.316161794800536,catapult,FF,1214,catapult_fpga_latency
Throughput,6.316161794800536,catapult,DSP,0,catapult_fpga_latency
Throughput,6.316161794800536,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.316161794800536,catapult,CLB,318,catapult_fpga_latency
Throughput,6.316161794800536,catapult,LUT,1845,catapult_fpga_latency
Throughput,6.316161794800536,catapult,FF,1214,catapult_fpga_latency
Throughput,6.316161794800536,catapult,DSP,0,catapult_fpga_latency
Throughput,6.316161794800536,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.988310817284661,catapult,CLB,262,catapult_fpga_latency
Throughput,5.988310817284661,catapult,LUT,1684,catapult_fpga_latency
Throughput,5.988310817284661,catapult,FF,1195,catapult_fpga_latency
Throughput,5.988310817284661,catapult,DSP,0,catapult_fpga_latency
Throughput,5.988310817284661,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.988310817284661,catapult,CLB,262,catapult_fpga_latency
Throughput,5.988310817284661,catapult,LUT,1684,catapult_fpga_latency
Throughput,5.988310817284661,catapult,FF,1195,catapult_fpga_latency
Throughput,5.988310817284661,catapult,DSP,0,catapult_fpga_latency
Throughput,5.988310817284661,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.988310817284661,catapult,CLB,262,catapult_fpga_latency
Throughput,5.988310817284661,catapult,LUT,1684,catapult_fpga_latency
Throughput,5.988310817284661,catapult,FF,1195,catapult_fpga_latency
Throughput,5.988310817284661,catapult,DSP,0,catapult_fpga_latency
Throughput,5.988310817284661,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.988310817284661,catapult,CLB,262,catapult_fpga_latency
Throughput,5.988310817284661,catapult,LUT,1684,catapult_fpga_latency
Throughput,5.988310817284661,catapult,FF,1195,catapult_fpga_latency
Throughput,5.988310817284661,catapult,DSP,0,catapult_fpga_latency
Throughput,5.988310817284661,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.885295588970956,catapult,CLB,264,catapult_fpga_latency
Throughput,5.885295588970956,catapult,LUT,1685,catapult_fpga_latency
Throughput,5.885295588970956,catapult,FF,1195,catapult_fpga_latency
Throughput,5.885295588970956,catapult,DSP,0,catapult_fpga_latency
Throughput,5.885295588970956,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.988310817284661,catapult,CLB,262,catapult_fpga_latency
Throughput,5.988310817284661,catapult,LUT,1684,catapult_fpga_latency
Throughput,5.988310817284661,catapult,FF,1195,catapult_fpga_latency
Throughput,5.988310817284661,catapult,DSP,0,catapult_fpga_latency
Throughput,5.988310817284661,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.988310817284661,catapult,CLB,262,catapult_fpga_latency
Throughput,5.988310817284661,catapult,LUT,1684,catapult_fpga_latency
Throughput,5.988310817284661,catapult,FF,1195,catapult_fpga_latency
Throughput,5.988310817284661,catapult,DSP,0,catapult_fpga_latency
Throughput,5.988310817284661,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.988310817284661,catapult,CLB,262,catapult_fpga_latency
Throughput,5.988310817284661,catapult,LUT,1684,catapult_fpga_latency
Throughput,5.988310817284661,catapult,FF,1195,catapult_fpga_latency
Throughput,5.988310817284661,catapult,DSP,0,catapult_fpga_latency
Throughput,5.988310817284661,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.579033934657035,catapult,CLB,345,catapult_fpga_latency
Throughput,6.579033934657035,catapult,LUT,2078,catapult_fpga_latency
Throughput,6.579033934657035,catapult,FF,1431,catapult_fpga_latency
Throughput,6.579033934657035,catapult,DSP,0,catapult_fpga_latency
Throughput,6.579033934657035,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.579033934657035,catapult,CLB,345,catapult_fpga_latency
Throughput,6.579033934657035,catapult,LUT,2078,catapult_fpga_latency
Throughput,6.579033934657035,catapult,FF,1431,catapult_fpga_latency
Throughput,6.579033934657035,catapult,DSP,0,catapult_fpga_latency
Throughput,6.579033934657035,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.579033934657035,catapult,CLB,345,catapult_fpga_latency
Throughput,6.579033934657035,catapult,LUT,2078,catapult_fpga_latency
Throughput,6.579033934657035,catapult,FF,1431,catapult_fpga_latency
Throughput,6.579033934657035,catapult,DSP,0,catapult_fpga_latency
Throughput,6.579033934657035,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.579033934657035,catapult,CLB,345,catapult_fpga_latency
Throughput,6.579033934657035,catapult,LUT,2078,catapult_fpga_latency
Throughput,6.579033934657035,catapult,FF,1431,catapult_fpga_latency
Throughput,6.579033934657035,catapult,DSP,0,catapult_fpga_latency
Throughput,6.579033934657035,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.579033934657035,catapult,CLB,345,catapult_fpga_latency
Throughput,6.579033934657035,catapult,LUT,2078,catapult_fpga_latency
Throughput,6.579033934657035,catapult,FF,1431,catapult_fpga_latency
Throughput,6.579033934657035,catapult,DSP,0,catapult_fpga_latency
Throughput,6.579033934657035,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.579033934657035,catapult,CLB,345,catapult_fpga_latency
Throughput,6.579033934657035,catapult,LUT,2078,catapult_fpga_latency
Throughput,6.579033934657035,catapult,FF,1431,catapult_fpga_latency
Throughput,6.579033934657035,catapult,DSP,0,catapult_fpga_latency
Throughput,6.579033934657035,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.579033934657035,catapult,CLB,345,catapult_fpga_latency
Throughput,6.579033934657035,catapult,LUT,2078,catapult_fpga_latency
Throughput,6.579033934657035,catapult,FF,1431,catapult_fpga_latency
Throughput,6.579033934657035,catapult,DSP,0,catapult_fpga_latency
Throughput,6.579033934657035,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.579033934657035,catapult,CLB,345,catapult_fpga_latency
Throughput,6.579033934657035,catapult,LUT,2078,catapult_fpga_latency
Throughput,6.579033934657035,catapult,FF,1431,catapult_fpga_latency
Throughput,6.579033934657035,catapult,DSP,0,catapult_fpga_latency
Throughput,6.579033934657035,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.043791250202508,catapult,CLB,270,catapult_fpga_latency
Throughput,7.043791250202508,catapult,LUT,1741,catapult_fpga_latency
Throughput,7.043791250202508,catapult,FF,1193,catapult_fpga_latency
Throughput,7.043791250202508,catapult,DSP,0,catapult_fpga_latency
Throughput,7.043791250202508,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.043791250202508,catapult,CLB,270,catapult_fpga_latency
Throughput,7.043791250202508,catapult,LUT,1741,catapult_fpga_latency
Throughput,7.043791250202508,catapult,FF,1193,catapult_fpga_latency
Throughput,7.043791250202508,catapult,DSP,0,catapult_fpga_latency
Throughput,7.043791250202508,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.043791250202508,catapult,CLB,270,catapult_fpga_latency
Throughput,7.043791250202508,catapult,LUT,1741,catapult_fpga_latency
Throughput,7.043791250202508,catapult,FF,1193,catapult_fpga_latency
Throughput,7.043791250202508,catapult,DSP,0,catapult_fpga_latency
Throughput,7.043791250202508,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.043791250202508,catapult,CLB,270,catapult_fpga_latency
Throughput,7.043791250202508,catapult,LUT,1741,catapult_fpga_latency
Throughput,7.043791250202508,catapult,FF,1193,catapult_fpga_latency
Throughput,7.043791250202508,catapult,DSP,0,catapult_fpga_latency
Throughput,7.043791250202508,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.043791250202508,catapult,CLB,270,catapult_fpga_latency
Throughput,7.043791250202508,catapult,LUT,1741,catapult_fpga_latency
Throughput,7.043791250202508,catapult,FF,1193,catapult_fpga_latency
Throughput,7.043791250202508,catapult,DSP,0,catapult_fpga_latency
Throughput,7.043791250202508,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.043791250202508,catapult,CLB,270,catapult_fpga_latency
Throughput,7.043791250202508,catapult,LUT,1741,catapult_fpga_latency
Throughput,7.043791250202508,catapult,FF,1193,catapult_fpga_latency
Throughput,7.043791250202508,catapult,DSP,0,catapult_fpga_latency
Throughput,7.043791250202508,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.043791250202508,catapult,CLB,270,catapult_fpga_latency
Throughput,7.043791250202508,catapult,LUT,1741,catapult_fpga_latency
Throughput,7.043791250202508,catapult,FF,1193,catapult_fpga_latency
Throughput,7.043791250202508,catapult,DSP,0,catapult_fpga_latency
Throughput,7.043791250202508,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.043791250202508,catapult,CLB,270,catapult_fpga_latency
Throughput,7.043791250202508,catapult,LUT,1741,catapult_fpga_latency
Throughput,7.043791250202508,catapult,FF,1193,catapult_fpga_latency
Throughput,7.043791250202508,catapult,DSP,0,catapult_fpga_latency
Throughput,7.043791250202508,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.613046943388338,catapult,CLB,461,catapult_fpga_latency
Throughput,2.613046943388338,catapult,LUT,2587,catapult_fpga_latency
Throughput,2.613046943388338,catapult,FF,1210,catapult_fpga_latency
Throughput,2.613046943388338,catapult,DSP,0,catapult_fpga_latency
Throughput,2.613046943388338,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.613046943388338,catapult,CLB,461,catapult_fpga_latency
Throughput,2.613046943388338,catapult,LUT,2587,catapult_fpga_latency
Throughput,2.613046943388338,catapult,FF,1210,catapult_fpga_latency
Throughput,2.613046943388338,catapult,DSP,0,catapult_fpga_latency
Throughput,2.613046943388338,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.613046943388338,catapult,CLB,461,catapult_fpga_latency
Throughput,2.613046943388338,catapult,LUT,2587,catapult_fpga_latency
Throughput,2.613046943388338,catapult,FF,1210,catapult_fpga_latency
Throughput,2.613046943388338,catapult,DSP,0,catapult_fpga_latency
Throughput,2.613046943388338,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.613046943388338,catapult,CLB,461,catapult_fpga_latency
Throughput,2.613046943388338,catapult,LUT,2587,catapult_fpga_latency
Throughput,2.613046943388338,catapult,FF,1210,catapult_fpga_latency
Throughput,2.613046943388338,catapult,DSP,0,catapult_fpga_latency
Throughput,2.613046943388338,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.613046943388338,catapult,CLB,461,catapult_fpga_latency
Throughput,2.613046943388338,catapult,LUT,2587,catapult_fpga_latency
Throughput,2.613046943388338,catapult,FF,1210,catapult_fpga_latency
Throughput,2.613046943388338,catapult,DSP,0,catapult_fpga_latency
Throughput,2.613046943388338,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.613046943388338,catapult,CLB,461,catapult_fpga_latency
Throughput,2.613046943388338,catapult,LUT,2587,catapult_fpga_latency
Throughput,2.613046943388338,catapult,FF,1210,catapult_fpga_latency
Throughput,2.613046943388338,catapult,DSP,0,catapult_fpga_latency
Throughput,2.613046943388338,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.613046943388338,catapult,CLB,461,catapult_fpga_latency
Throughput,2.613046943388338,catapult,LUT,2587,catapult_fpga_latency
Throughput,2.613046943388338,catapult,FF,1210,catapult_fpga_latency
Throughput,2.613046943388338,catapult,DSP,0,catapult_fpga_latency
Throughput,2.613046943388338,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.613046943388338,catapult,CLB,461,catapult_fpga_latency
Throughput,2.613046943388338,catapult,LUT,2587,catapult_fpga_latency
Throughput,2.613046943388338,catapult,FF,1210,catapult_fpga_latency
Throughput,2.613046943388338,catapult,DSP,0,catapult_fpga_latency
Throughput,2.613046943388338,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0542558000317643,catapult,CLB,431,catapult_fpga_latency
Throughput,3.0542558000317643,catapult,LUT,2772,catapult_fpga_latency
Throughput,3.0542558000317643,catapult,FF,1201,catapult_fpga_latency
Throughput,3.0542558000317643,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0542558000317643,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0542558000317643,catapult,CLB,431,catapult_fpga_latency
Throughput,3.0542558000317643,catapult,LUT,2772,catapult_fpga_latency
Throughput,3.0542558000317643,catapult,FF,1201,catapult_fpga_latency
Throughput,3.0542558000317643,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0542558000317643,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0542558000317643,catapult,CLB,431,catapult_fpga_latency
Throughput,3.0542558000317643,catapult,LUT,2772,catapult_fpga_latency
Throughput,3.0542558000317643,catapult,FF,1201,catapult_fpga_latency
Throughput,3.0542558000317643,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0542558000317643,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0542558000317643,catapult,CLB,431,catapult_fpga_latency
Throughput,3.0542558000317643,catapult,LUT,2772,catapult_fpga_latency
Throughput,3.0542558000317643,catapult,FF,1201,catapult_fpga_latency
Throughput,3.0542558000317643,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0542558000317643,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.976039902743016,catapult,CLB,430,catapult_fpga_latency
Throughput,2.976039902743016,catapult,LUT,2772,catapult_fpga_latency
Throughput,2.976039902743016,catapult,FF,1201,catapult_fpga_latency
Throughput,2.976039902743016,catapult,DSP,0,catapult_fpga_latency
Throughput,2.976039902743016,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0542558000317643,catapult,CLB,431,catapult_fpga_latency
Throughput,3.0542558000317643,catapult,LUT,2772,catapult_fpga_latency
Throughput,3.0542558000317643,catapult,FF,1201,catapult_fpga_latency
Throughput,3.0542558000317643,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0542558000317643,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0542558000317643,catapult,CLB,431,catapult_fpga_latency
Throughput,3.0542558000317643,catapult,LUT,2772,catapult_fpga_latency
Throughput,3.0542558000317643,catapult,FF,1201,catapult_fpga_latency
Throughput,3.0542558000317643,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0542558000317643,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0542558000317643,catapult,CLB,431,catapult_fpga_latency
Throughput,3.0542558000317643,catapult,LUT,2772,catapult_fpga_latency
Throughput,3.0542558000317643,catapult,FF,1201,catapult_fpga_latency
Throughput,3.0542558000317643,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0542558000317643,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,CLB,474,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,LUT,2858,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,FF,1424,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,DSP,0,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,CLB,474,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,LUT,2858,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,FF,1424,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,DSP,0,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,CLB,474,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,LUT,2858,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,FF,1424,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,DSP,0,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,CLB,474,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,LUT,2858,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,FF,1424,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,DSP,0,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,CLB,474,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,LUT,2858,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,FF,1424,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,DSP,0,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,CLB,474,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,LUT,2858,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,FF,1424,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,DSP,0,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,CLB,474,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,LUT,2858,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,FF,1424,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,DSP,0,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,CLB,474,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,LUT,2858,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,FF,1424,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,DSP,0,catapult_fpga_latency
Throughput,2.6113342351140894,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.718307255705727,catapult,CLB,400,catapult_fpga_latency
Throughput,2.718307255705727,catapult,LUT,2495,catapult_fpga_latency
Throughput,2.718307255705727,catapult,FF,1189,catapult_fpga_latency
Throughput,2.718307255705727,catapult,DSP,0,catapult_fpga_latency
Throughput,2.718307255705727,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.718307255705727,catapult,CLB,400,catapult_fpga_latency
Throughput,2.718307255705727,catapult,LUT,2495,catapult_fpga_latency
Throughput,2.718307255705727,catapult,FF,1189,catapult_fpga_latency
Throughput,2.718307255705727,catapult,DSP,0,catapult_fpga_latency
Throughput,2.718307255705727,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.718307255705727,catapult,CLB,400,catapult_fpga_latency
Throughput,2.718307255705727,catapult,LUT,2495,catapult_fpga_latency
Throughput,2.718307255705727,catapult,FF,1189,catapult_fpga_latency
Throughput,2.718307255705727,catapult,DSP,0,catapult_fpga_latency
Throughput,2.718307255705727,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.718307255705727,catapult,CLB,400,catapult_fpga_latency
Throughput,2.718307255705727,catapult,LUT,2495,catapult_fpga_latency
Throughput,2.718307255705727,catapult,FF,1189,catapult_fpga_latency
Throughput,2.718307255705727,catapult,DSP,0,catapult_fpga_latency
Throughput,2.718307255705727,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.718307255705727,catapult,CLB,400,catapult_fpga_latency
Throughput,2.718307255705727,catapult,LUT,2495,catapult_fpga_latency
Throughput,2.718307255705727,catapult,FF,1189,catapult_fpga_latency
Throughput,2.718307255705727,catapult,DSP,0,catapult_fpga_latency
Throughput,2.718307255705727,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.718307255705727,catapult,CLB,400,catapult_fpga_latency
Throughput,2.718307255705727,catapult,LUT,2495,catapult_fpga_latency
Throughput,2.718307255705727,catapult,FF,1189,catapult_fpga_latency
Throughput,2.718307255705727,catapult,DSP,0,catapult_fpga_latency
Throughput,2.718307255705727,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.718307255705727,catapult,CLB,400,catapult_fpga_latency
Throughput,2.718307255705727,catapult,LUT,2495,catapult_fpga_latency
Throughput,2.718307255705727,catapult,FF,1189,catapult_fpga_latency
Throughput,2.718307255705727,catapult,DSP,0,catapult_fpga_latency
Throughput,2.718307255705727,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.718307255705727,catapult,CLB,400,catapult_fpga_latency
Throughput,2.718307255705727,catapult,LUT,2495,catapult_fpga_latency
Throughput,2.718307255705727,catapult,FF,1189,catapult_fpga_latency
Throughput,2.718307255705727,catapult,DSP,0,catapult_fpga_latency
Throughput,2.718307255705727,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,CLB,669,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,LUT,4225,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,FF,1308,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,CLB,669,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,LUT,4225,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,FF,1308,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,CLB,669,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,LUT,4225,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,FF,1308,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,CLB,669,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,LUT,4225,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,FF,1308,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,CLB,669,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,LUT,4225,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,FF,1308,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,CLB,669,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,LUT,4225,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,FF,1308,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,CLB,669,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,LUT,4225,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,FF,1308,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,CLB,669,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,LUT,4225,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,FF,1308,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7185349146145927,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,CLB,701,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,LUT,4174,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,FF,1294,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,CLB,701,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,LUT,4174,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,FF,1294,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,CLB,701,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,LUT,4174,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,FF,1294,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,CLB,701,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,LUT,4174,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,FF,1294,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,CLB,701,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,LUT,4174,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,FF,1294,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,CLB,701,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,LUT,4174,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,FF,1294,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,CLB,701,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,LUT,4174,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,FF,1294,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,CLB,701,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,LUT,4174,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,FF,1294,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7901128487139828,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.71024660045732,catapult,CLB,687,catapult_fpga_latency
Throughput,1.71024660045732,catapult,LUT,4389,catapult_fpga_latency
Throughput,1.71024660045732,catapult,FF,1496,catapult_fpga_latency
Throughput,1.71024660045732,catapult,DSP,0,catapult_fpga_latency
Throughput,1.71024660045732,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.71024660045732,catapult,CLB,687,catapult_fpga_latency
Throughput,1.71024660045732,catapult,LUT,4389,catapult_fpga_latency
Throughput,1.71024660045732,catapult,FF,1496,catapult_fpga_latency
Throughput,1.71024660045732,catapult,DSP,0,catapult_fpga_latency
Throughput,1.71024660045732,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.71024660045732,catapult,CLB,687,catapult_fpga_latency
Throughput,1.71024660045732,catapult,LUT,4389,catapult_fpga_latency
Throughput,1.71024660045732,catapult,FF,1496,catapult_fpga_latency
Throughput,1.71024660045732,catapult,DSP,0,catapult_fpga_latency
Throughput,1.71024660045732,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.71024660045732,catapult,CLB,687,catapult_fpga_latency
Throughput,1.71024660045732,catapult,LUT,4389,catapult_fpga_latency
Throughput,1.71024660045732,catapult,FF,1496,catapult_fpga_latency
Throughput,1.71024660045732,catapult,DSP,0,catapult_fpga_latency
Throughput,1.71024660045732,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.71024660045732,catapult,CLB,687,catapult_fpga_latency
Throughput,1.71024660045732,catapult,LUT,4389,catapult_fpga_latency
Throughput,1.71024660045732,catapult,FF,1496,catapult_fpga_latency
Throughput,1.71024660045732,catapult,DSP,0,catapult_fpga_latency
Throughput,1.71024660045732,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.71024660045732,catapult,CLB,687,catapult_fpga_latency
Throughput,1.71024660045732,catapult,LUT,4389,catapult_fpga_latency
Throughput,1.71024660045732,catapult,FF,1496,catapult_fpga_latency
Throughput,1.71024660045732,catapult,DSP,0,catapult_fpga_latency
Throughput,1.71024660045732,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.71024660045732,catapult,CLB,687,catapult_fpga_latency
Throughput,1.71024660045732,catapult,LUT,4389,catapult_fpga_latency
Throughput,1.71024660045732,catapult,FF,1496,catapult_fpga_latency
Throughput,1.71024660045732,catapult,DSP,0,catapult_fpga_latency
Throughput,1.71024660045732,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.71024660045732,catapult,CLB,687,catapult_fpga_latency
Throughput,1.71024660045732,catapult,LUT,4389,catapult_fpga_latency
Throughput,1.71024660045732,catapult,FF,1496,catapult_fpga_latency
Throughput,1.71024660045732,catapult,DSP,0,catapult_fpga_latency
Throughput,1.71024660045732,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,CLB,616,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,LUT,3989,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,FF,1287,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,CLB,616,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,LUT,3989,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,FF,1287,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,CLB,616,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,LUT,3989,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,FF,1287,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,CLB,616,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,LUT,3989,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,FF,1287,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,CLB,616,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,LUT,3989,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,FF,1287,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,CLB,616,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,LUT,3989,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,FF,1287,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,CLB,616,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,LUT,3989,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,FF,1287,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,CLB,616,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,LUT,3989,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,FF,1287,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7944526291422696,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,CLB,680,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,LUT,4389,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,FF,1369,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,CLB,680,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,LUT,4389,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,FF,1369,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,CLB,680,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,LUT,4389,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,FF,1369,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,CLB,680,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,LUT,4389,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,FF,1369,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,CLB,680,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,LUT,4389,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,FF,1369,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,CLB,680,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,LUT,4389,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,FF,1369,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,CLB,680,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,LUT,4389,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,FF,1369,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,CLB,680,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,LUT,4389,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,FF,1369,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2373557707179756,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2621274673014327,catapult,CLB,654,catapult_fpga_latency
Throughput,1.2621274673014327,catapult,LUT,4268,catapult_fpga_latency
Throughput,1.2621274673014327,catapult,FF,1365,catapult_fpga_latency
Throughput,1.2621274673014327,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2621274673014327,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2621274673014327,catapult,CLB,654,catapult_fpga_latency
Throughput,1.2621274673014327,catapult,LUT,4268,catapult_fpga_latency
Throughput,1.2621274673014327,catapult,FF,1365,catapult_fpga_latency
Throughput,1.2621274673014327,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2621274673014327,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2621274673014327,catapult,CLB,654,catapult_fpga_latency
Throughput,1.2621274673014327,catapult,LUT,4268,catapult_fpga_latency
Throughput,1.2621274673014327,catapult,FF,1365,catapult_fpga_latency
Throughput,1.2621274673014327,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2621274673014327,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2621274673014327,catapult,CLB,654,catapult_fpga_latency
Throughput,1.2621274673014327,catapult,LUT,4268,catapult_fpga_latency
Throughput,1.2621274673014327,catapult,FF,1365,catapult_fpga_latency
Throughput,1.2621274673014327,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2621274673014327,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2621274673014327,catapult,CLB,654,catapult_fpga_latency
Throughput,1.2621274673014327,catapult,LUT,4268,catapult_fpga_latency
Throughput,1.2621274673014327,catapult,FF,1365,catapult_fpga_latency
Throughput,1.2621274673014327,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2621274673014327,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2621274673014327,catapult,CLB,654,catapult_fpga_latency
Throughput,1.2621274673014327,catapult,LUT,4268,catapult_fpga_latency
Throughput,1.2621274673014327,catapult,FF,1365,catapult_fpga_latency
Throughput,1.2621274673014327,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2621274673014327,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2779650706586887,catapult,CLB,652,catapult_fpga_latency
Throughput,1.2779650706586887,catapult,LUT,4276,catapult_fpga_latency
Throughput,1.2779650706586887,catapult,FF,1361,catapult_fpga_latency
Throughput,1.2779650706586887,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2779650706586887,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2621274673014327,catapult,CLB,654,catapult_fpga_latency
Throughput,1.2621274673014327,catapult,LUT,4268,catapult_fpga_latency
Throughput,1.2621274673014327,catapult,FF,1365,catapult_fpga_latency
Throughput,1.2621274673014327,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2621274673014327,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,CLB,737,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,LUT,4977,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,FF,1476,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,CLB,737,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,LUT,4977,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,FF,1476,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,CLB,737,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,LUT,4977,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,FF,1476,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,CLB,737,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,LUT,4977,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,FF,1476,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,CLB,737,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,LUT,4977,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,FF,1476,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,CLB,737,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,LUT,4977,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,FF,1476,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,CLB,737,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,LUT,4977,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,FF,1476,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,CLB,737,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,LUT,4977,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,FF,1476,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1981644121206312,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.21800602669382,catapult,CLB,629,catapult_fpga_latency
Throughput,1.21800602669382,catapult,LUT,4159,catapult_fpga_latency
Throughput,1.21800602669382,catapult,FF,1363,catapult_fpga_latency
Throughput,1.21800602669382,catapult,DSP,0,catapult_fpga_latency
Throughput,1.21800602669382,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.21800602669382,catapult,CLB,629,catapult_fpga_latency
Throughput,1.21800602669382,catapult,LUT,4159,catapult_fpga_latency
Throughput,1.21800602669382,catapult,FF,1363,catapult_fpga_latency
Throughput,1.21800602669382,catapult,DSP,0,catapult_fpga_latency
Throughput,1.21800602669382,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.21800602669382,catapult,CLB,629,catapult_fpga_latency
Throughput,1.21800602669382,catapult,LUT,4159,catapult_fpga_latency
Throughput,1.21800602669382,catapult,FF,1363,catapult_fpga_latency
Throughput,1.21800602669382,catapult,DSP,0,catapult_fpga_latency
Throughput,1.21800602669382,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.21800602669382,catapult,CLB,629,catapult_fpga_latency
Throughput,1.21800602669382,catapult,LUT,4159,catapult_fpga_latency
Throughput,1.21800602669382,catapult,FF,1363,catapult_fpga_latency
Throughput,1.21800602669382,catapult,DSP,0,catapult_fpga_latency
Throughput,1.21800602669382,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.21800602669382,catapult,CLB,629,catapult_fpga_latency
Throughput,1.21800602669382,catapult,LUT,4159,catapult_fpga_latency
Throughput,1.21800602669382,catapult,FF,1363,catapult_fpga_latency
Throughput,1.21800602669382,catapult,DSP,0,catapult_fpga_latency
Throughput,1.21800602669382,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.21800602669382,catapult,CLB,629,catapult_fpga_latency
Throughput,1.21800602669382,catapult,LUT,4159,catapult_fpga_latency
Throughput,1.21800602669382,catapult,FF,1363,catapult_fpga_latency
Throughput,1.21800602669382,catapult,DSP,0,catapult_fpga_latency
Throughput,1.21800602669382,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.21800602669382,catapult,CLB,629,catapult_fpga_latency
Throughput,1.21800602669382,catapult,LUT,4159,catapult_fpga_latency
Throughput,1.21800602669382,catapult,FF,1363,catapult_fpga_latency
Throughput,1.21800602669382,catapult,DSP,0,catapult_fpga_latency
Throughput,1.21800602669382,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.21800602669382,catapult,CLB,629,catapult_fpga_latency
Throughput,1.21800602669382,catapult,LUT,4159,catapult_fpga_latency
Throughput,1.21800602669382,catapult,FF,1363,catapult_fpga_latency
Throughput,1.21800602669382,catapult,DSP,0,catapult_fpga_latency
Throughput,1.21800602669382,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,CLB,346,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,LUT,1996,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,FF,1242,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,CLB,346,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,LUT,1996,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,FF,1242,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,CLB,346,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,LUT,1996,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,FF,1242,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,CLB,346,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,LUT,1996,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,FF,1242,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,CLB,346,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,LUT,1996,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,FF,1242,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,CLB,346,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,LUT,1996,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,FF,1242,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,CLB,346,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,LUT,1996,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,FF,1242,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,CLB,346,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,LUT,1996,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,FF,1242,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7020600505825643,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.18676345929547,catapult,CLB,271,catapult_fpga_latency
Throughput,3.18676345929547,catapult,LUT,1803,catapult_fpga_latency
Throughput,3.18676345929547,catapult,FF,1224,catapult_fpga_latency
Throughput,3.18676345929547,catapult,DSP,0,catapult_fpga_latency
Throughput,3.18676345929547,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.18676345929547,catapult,CLB,271,catapult_fpga_latency
Throughput,3.18676345929547,catapult,LUT,1803,catapult_fpga_latency
Throughput,3.18676345929547,catapult,FF,1224,catapult_fpga_latency
Throughput,3.18676345929547,catapult,DSP,0,catapult_fpga_latency
Throughput,3.18676345929547,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.18676345929547,catapult,CLB,271,catapult_fpga_latency
Throughput,3.18676345929547,catapult,LUT,1803,catapult_fpga_latency
Throughput,3.18676345929547,catapult,FF,1224,catapult_fpga_latency
Throughput,3.18676345929547,catapult,DSP,0,catapult_fpga_latency
Throughput,3.18676345929547,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.18676345929547,catapult,CLB,271,catapult_fpga_latency
Throughput,3.18676345929547,catapult,LUT,1803,catapult_fpga_latency
Throughput,3.18676345929547,catapult,FF,1224,catapult_fpga_latency
Throughput,3.18676345929547,catapult,DSP,0,catapult_fpga_latency
Throughput,3.18676345929547,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.18676345929547,catapult,CLB,271,catapult_fpga_latency
Throughput,3.18676345929547,catapult,LUT,1803,catapult_fpga_latency
Throughput,3.18676345929547,catapult,FF,1224,catapult_fpga_latency
Throughput,3.18676345929547,catapult,DSP,0,catapult_fpga_latency
Throughput,3.18676345929547,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.18676345929547,catapult,CLB,271,catapult_fpga_latency
Throughput,3.18676345929547,catapult,LUT,1803,catapult_fpga_latency
Throughput,3.18676345929547,catapult,FF,1224,catapult_fpga_latency
Throughput,3.18676345929547,catapult,DSP,0,catapult_fpga_latency
Throughput,3.18676345929547,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.18676345929547,catapult,CLB,271,catapult_fpga_latency
Throughput,3.18676345929547,catapult,LUT,1803,catapult_fpga_latency
Throughput,3.18676345929547,catapult,FF,1224,catapult_fpga_latency
Throughput,3.18676345929547,catapult,DSP,0,catapult_fpga_latency
Throughput,3.18676345929547,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.18676345929547,catapult,CLB,271,catapult_fpga_latency
Throughput,3.18676345929547,catapult,LUT,1803,catapult_fpga_latency
Throughput,3.18676345929547,catapult,FF,1224,catapult_fpga_latency
Throughput,3.18676345929547,catapult,DSP,0,catapult_fpga_latency
Throughput,3.18676345929547,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,CLB,345,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,LUT,2211,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,FF,1461,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,DSP,0,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,CLB,345,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,LUT,2211,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,FF,1461,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,DSP,0,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,CLB,345,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,LUT,2211,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,FF,1461,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,DSP,0,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,CLB,345,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,LUT,2211,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,FF,1461,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,DSP,0,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,CLB,345,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,LUT,2211,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,FF,1461,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,DSP,0,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,CLB,345,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,LUT,2211,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,FF,1461,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,DSP,0,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,CLB,345,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,LUT,2211,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,FF,1461,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,DSP,0,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,CLB,345,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,LUT,2211,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,FF,1461,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,DSP,0,catapult_fpga_latency
Throughput,2.9147975527359744,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.832427900547792,catapult,CLB,266,catapult_fpga_latency
Throughput,2.832427900547792,catapult,LUT,1633,catapult_fpga_latency
Throughput,2.832427900547792,catapult,FF,1226,catapult_fpga_latency
Throughput,2.832427900547792,catapult,DSP,0,catapult_fpga_latency
Throughput,2.832427900547792,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.832427900547792,catapult,CLB,266,catapult_fpga_latency
Throughput,2.832427900547792,catapult,LUT,1633,catapult_fpga_latency
Throughput,2.832427900547792,catapult,FF,1226,catapult_fpga_latency
Throughput,2.832427900547792,catapult,DSP,0,catapult_fpga_latency
Throughput,2.832427900547792,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.832427900547792,catapult,CLB,266,catapult_fpga_latency
Throughput,2.832427900547792,catapult,LUT,1633,catapult_fpga_latency
Throughput,2.832427900547792,catapult,FF,1226,catapult_fpga_latency
Throughput,2.832427900547792,catapult,DSP,0,catapult_fpga_latency
Throughput,2.832427900547792,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.832427900547792,catapult,CLB,266,catapult_fpga_latency
Throughput,2.832427900547792,catapult,LUT,1633,catapult_fpga_latency
Throughput,2.832427900547792,catapult,FF,1226,catapult_fpga_latency
Throughput,2.832427900547792,catapult,DSP,0,catapult_fpga_latency
Throughput,2.832427900547792,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.832427900547792,catapult,CLB,266,catapult_fpga_latency
Throughput,2.832427900547792,catapult,LUT,1633,catapult_fpga_latency
Throughput,2.832427900547792,catapult,FF,1226,catapult_fpga_latency
Throughput,2.832427900547792,catapult,DSP,0,catapult_fpga_latency
Throughput,2.832427900547792,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.832427900547792,catapult,CLB,266,catapult_fpga_latency
Throughput,2.832427900547792,catapult,LUT,1633,catapult_fpga_latency
Throughput,2.832427900547792,catapult,FF,1226,catapult_fpga_latency
Throughput,2.832427900547792,catapult,DSP,0,catapult_fpga_latency
Throughput,2.832427900547792,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.832427900547792,catapult,CLB,266,catapult_fpga_latency
Throughput,2.832427900547792,catapult,LUT,1633,catapult_fpga_latency
Throughput,2.832427900547792,catapult,FF,1226,catapult_fpga_latency
Throughput,2.832427900547792,catapult,DSP,0,catapult_fpga_latency
Throughput,2.832427900547792,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.832427900547792,catapult,CLB,266,catapult_fpga_latency
Throughput,2.832427900547792,catapult,LUT,1633,catapult_fpga_latency
Throughput,2.832427900547792,catapult,FF,1226,catapult_fpga_latency
Throughput,2.832427900547792,catapult,DSP,0,catapult_fpga_latency
Throughput,2.832427900547792,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,CLB,479,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,LUT,2830,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,FF,1261,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,CLB,479,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,LUT,2830,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,FF,1261,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,CLB,479,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,LUT,2830,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,FF,1261,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,CLB,479,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,LUT,2830,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,FF,1261,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,CLB,479,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,LUT,2830,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,FF,1261,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,CLB,479,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,LUT,2830,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,FF,1261,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,CLB,479,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,LUT,2830,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,FF,1261,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,CLB,479,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,LUT,2830,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,FF,1261,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4617980993701114,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,CLB,428,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,LUT,2651,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,FF,1228,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,CLB,428,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,LUT,2651,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,FF,1228,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,CLB,428,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,LUT,2651,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,FF,1228,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,CLB,428,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,LUT,2651,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,FF,1228,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,CLB,428,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,LUT,2651,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,FF,1228,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,CLB,428,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,LUT,2651,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,FF,1228,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,CLB,428,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,LUT,2651,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,FF,1228,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,CLB,428,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,LUT,2651,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,FF,1228,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4666584533793277,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.400281736685421,catapult,CLB,549,catapult_fpga_latency
Throughput,1.400281736685421,catapult,LUT,3184,catapult_fpga_latency
Throughput,1.400281736685421,catapult,FF,1477,catapult_fpga_latency
Throughput,1.400281736685421,catapult,DSP,0,catapult_fpga_latency
Throughput,1.400281736685421,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.400281736685421,catapult,CLB,549,catapult_fpga_latency
Throughput,1.400281736685421,catapult,LUT,3184,catapult_fpga_latency
Throughput,1.400281736685421,catapult,FF,1477,catapult_fpga_latency
Throughput,1.400281736685421,catapult,DSP,0,catapult_fpga_latency
Throughput,1.400281736685421,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.400281736685421,catapult,CLB,549,catapult_fpga_latency
Throughput,1.400281736685421,catapult,LUT,3184,catapult_fpga_latency
Throughput,1.400281736685421,catapult,FF,1477,catapult_fpga_latency
Throughput,1.400281736685421,catapult,DSP,0,catapult_fpga_latency
Throughput,1.400281736685421,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.400281736685421,catapult,CLB,549,catapult_fpga_latency
Throughput,1.400281736685421,catapult,LUT,3184,catapult_fpga_latency
Throughput,1.400281736685421,catapult,FF,1477,catapult_fpga_latency
Throughput,1.400281736685421,catapult,DSP,0,catapult_fpga_latency
Throughput,1.400281736685421,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.400281736685421,catapult,CLB,549,catapult_fpga_latency
Throughput,1.400281736685421,catapult,LUT,3184,catapult_fpga_latency
Throughput,1.400281736685421,catapult,FF,1477,catapult_fpga_latency
Throughput,1.400281736685421,catapult,DSP,0,catapult_fpga_latency
Throughput,1.400281736685421,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.400281736685421,catapult,CLB,549,catapult_fpga_latency
Throughput,1.400281736685421,catapult,LUT,3184,catapult_fpga_latency
Throughput,1.400281736685421,catapult,FF,1477,catapult_fpga_latency
Throughput,1.400281736685421,catapult,DSP,0,catapult_fpga_latency
Throughput,1.400281736685421,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.400281736685421,catapult,CLB,549,catapult_fpga_latency
Throughput,1.400281736685421,catapult,LUT,3184,catapult_fpga_latency
Throughput,1.400281736685421,catapult,FF,1477,catapult_fpga_latency
Throughput,1.400281736685421,catapult,DSP,0,catapult_fpga_latency
Throughput,1.400281736685421,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.400281736685421,catapult,CLB,549,catapult_fpga_latency
Throughput,1.400281736685421,catapult,LUT,3184,catapult_fpga_latency
Throughput,1.400281736685421,catapult,FF,1477,catapult_fpga_latency
Throughput,1.400281736685421,catapult,DSP,0,catapult_fpga_latency
Throughput,1.400281736685421,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5336929332030718,catapult,CLB,426,catapult_fpga_latency
Throughput,1.5336929332030718,catapult,LUT,2548,catapult_fpga_latency
Throughput,1.5336929332030718,catapult,FF,1237,catapult_fpga_latency
Throughput,1.5336929332030718,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5336929332030718,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.502548321954034,catapult,CLB,422,catapult_fpga_latency
Throughput,1.502548321954034,catapult,LUT,2548,catapult_fpga_latency
Throughput,1.502548321954034,catapult,FF,1237,catapult_fpga_latency
Throughput,1.502548321954034,catapult,DSP,0,catapult_fpga_latency
Throughput,1.502548321954034,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5336929332030718,catapult,CLB,426,catapult_fpga_latency
Throughput,1.5336929332030718,catapult,LUT,2548,catapult_fpga_latency
Throughput,1.5336929332030718,catapult,FF,1237,catapult_fpga_latency
Throughput,1.5336929332030718,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5336929332030718,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5336929332030718,catapult,CLB,426,catapult_fpga_latency
Throughput,1.5336929332030718,catapult,LUT,2548,catapult_fpga_latency
Throughput,1.5336929332030718,catapult,FF,1237,catapult_fpga_latency
Throughput,1.5336929332030718,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5336929332030718,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5336929332030718,catapult,CLB,426,catapult_fpga_latency
Throughput,1.5336929332030718,catapult,LUT,2548,catapult_fpga_latency
Throughput,1.5336929332030718,catapult,FF,1237,catapult_fpga_latency
Throughput,1.5336929332030718,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5336929332030718,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5336929332030718,catapult,CLB,426,catapult_fpga_latency
Throughput,1.5336929332030718,catapult,LUT,2548,catapult_fpga_latency
Throughput,1.5336929332030718,catapult,FF,1237,catapult_fpga_latency
Throughput,1.5336929332030718,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5336929332030718,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5336929332030718,catapult,CLB,426,catapult_fpga_latency
Throughput,1.5336929332030718,catapult,LUT,2548,catapult_fpga_latency
Throughput,1.5336929332030718,catapult,FF,1237,catapult_fpga_latency
Throughput,1.5336929332030718,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5336929332030718,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5336929332030718,catapult,CLB,426,catapult_fpga_latency
Throughput,1.5336929332030718,catapult,LUT,2548,catapult_fpga_latency
Throughput,1.5336929332030718,catapult,FF,1237,catapult_fpga_latency
Throughput,1.5336929332030718,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5336929332030718,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,CLB,722,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,FF,1395,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,CLB,722,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,FF,1395,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,CLB,722,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,FF,1395,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,CLB,722,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,FF,1395,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,CLB,722,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,FF,1395,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,CLB,722,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,FF,1395,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,CLB,722,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,FF,1395,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,CLB,722,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,FF,1395,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8984887419360634,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,CLB,682,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,LUT,4175,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,FF,1368,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,CLB,682,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,LUT,4175,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,FF,1368,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,CLB,682,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,LUT,4175,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,FF,1368,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,CLB,682,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,LUT,4175,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,FF,1368,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,CLB,682,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,LUT,4175,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,FF,1368,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,CLB,682,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,LUT,4175,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,FF,1368,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,CLB,682,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,LUT,4175,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,FF,1368,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,CLB,682,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,LUT,4175,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,FF,1368,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8936774110522873,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8728707409363284,catapult,CLB,716,catapult_fpga_latency
Throughput,0.8728707409363284,catapult,LUT,4635,catapult_fpga_latency
Throughput,0.8728707409363284,catapult,FF,1514,catapult_fpga_latency
Throughput,0.8728707409363284,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8728707409363284,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8728707409363284,catapult,CLB,716,catapult_fpga_latency
Throughput,0.8728707409363284,catapult,LUT,4635,catapult_fpga_latency
Throughput,0.8728707409363284,catapult,FF,1514,catapult_fpga_latency
Throughput,0.8728707409363284,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8728707409363284,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8728707409363284,catapult,CLB,716,catapult_fpga_latency
Throughput,0.8728707409363284,catapult,LUT,4635,catapult_fpga_latency
Throughput,0.8728707409363284,catapult,FF,1514,catapult_fpga_latency
Throughput,0.8728707409363284,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8728707409363284,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8623455108017398,catapult,CLB,721,catapult_fpga_latency
Throughput,0.8623455108017398,catapult,LUT,4639,catapult_fpga_latency
Throughput,0.8623455108017398,catapult,FF,1514,catapult_fpga_latency
Throughput,0.8623455108017398,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8623455108017398,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8728707409363284,catapult,CLB,716,catapult_fpga_latency
Throughput,0.8728707409363284,catapult,LUT,4635,catapult_fpga_latency
Throughput,0.8728707409363284,catapult,FF,1514,catapult_fpga_latency
Throughput,0.8728707409363284,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8728707409363284,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8728707409363284,catapult,CLB,716,catapult_fpga_latency
Throughput,0.8728707409363284,catapult,LUT,4635,catapult_fpga_latency
Throughput,0.8728707409363284,catapult,FF,1514,catapult_fpga_latency
Throughput,0.8728707409363284,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8728707409363284,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8728707409363284,catapult,CLB,716,catapult_fpga_latency
Throughput,0.8728707409363284,catapult,LUT,4635,catapult_fpga_latency
Throughput,0.8728707409363284,catapult,FF,1514,catapult_fpga_latency
Throughput,0.8728707409363284,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8728707409363284,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8728707409363284,catapult,CLB,716,catapult_fpga_latency
Throughput,0.8728707409363284,catapult,LUT,4635,catapult_fpga_latency
Throughput,0.8728707409363284,catapult,FF,1514,catapult_fpga_latency
Throughput,0.8728707409363284,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8728707409363284,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,CLB,604,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,LUT,3775,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,FF,1367,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,CLB,604,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,LUT,3775,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,FF,1367,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,CLB,604,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,LUT,3775,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,FF,1367,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,CLB,604,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,LUT,3775,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,FF,1367,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,CLB,604,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,LUT,3775,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,FF,1367,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,CLB,604,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,LUT,3775,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,FF,1367,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,CLB,604,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,LUT,3775,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,FF,1367,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,CLB,604,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,LUT,3775,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,FF,1367,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8828314877741081,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,CLB,725,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,LUT,4814,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,FF,1451,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,CLB,725,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,LUT,4814,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,FF,1451,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,CLB,725,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,LUT,4814,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,FF,1451,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,CLB,725,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,LUT,4814,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,FF,1451,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,CLB,725,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,LUT,4814,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,FF,1451,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,CLB,725,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,LUT,4814,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,FF,1451,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,CLB,725,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,LUT,4814,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,FF,1451,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,CLB,725,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,LUT,4814,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,FF,1451,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5535149305117356,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,CLB,731,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,LUT,4681,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,FF,1427,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,CLB,731,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,LUT,4681,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,FF,1427,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,CLB,731,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,LUT,4681,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,FF,1427,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,CLB,731,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,LUT,4681,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,FF,1427,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,CLB,731,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,LUT,4681,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,FF,1427,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,CLB,731,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,LUT,4681,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,FF,1427,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,CLB,731,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,LUT,4681,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,FF,1427,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,CLB,731,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,LUT,4681,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,FF,1427,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5619729747196458,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.540853065906732,catapult,CLB,748,catapult_fpga_latency
Throughput,0.540853065906732,catapult,LUT,4960,catapult_fpga_latency
Throughput,0.540853065906732,catapult,FF,1495,catapult_fpga_latency
Throughput,0.540853065906732,catapult,DSP,0,catapult_fpga_latency
Throughput,0.540853065906732,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.540853065906732,catapult,CLB,748,catapult_fpga_latency
Throughput,0.540853065906732,catapult,LUT,4960,catapult_fpga_latency
Throughput,0.540853065906732,catapult,FF,1495,catapult_fpga_latency
Throughput,0.540853065906732,catapult,DSP,0,catapult_fpga_latency
Throughput,0.540853065906732,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5274932098436563,catapult,CLB,753,catapult_fpga_latency
Throughput,0.5274932098436563,catapult,LUT,4966,catapult_fpga_latency
Throughput,0.5274932098436563,catapult,FF,1497,catapult_fpga_latency
Throughput,0.5274932098436563,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5274932098436563,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.540853065906732,catapult,CLB,748,catapult_fpga_latency
Throughput,0.540853065906732,catapult,LUT,4960,catapult_fpga_latency
Throughput,0.540853065906732,catapult,FF,1495,catapult_fpga_latency
Throughput,0.540853065906732,catapult,DSP,0,catapult_fpga_latency
Throughput,0.540853065906732,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.540853065906732,catapult,CLB,748,catapult_fpga_latency
Throughput,0.540853065906732,catapult,LUT,4960,catapult_fpga_latency
Throughput,0.540853065906732,catapult,FF,1495,catapult_fpga_latency
Throughput,0.540853065906732,catapult,DSP,0,catapult_fpga_latency
Throughput,0.540853065906732,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.540853065906732,catapult,CLB,748,catapult_fpga_latency
Throughput,0.540853065906732,catapult,LUT,4960,catapult_fpga_latency
Throughput,0.540853065906732,catapult,FF,1495,catapult_fpga_latency
Throughput,0.540853065906732,catapult,DSP,0,catapult_fpga_latency
Throughput,0.540853065906732,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.540853065906732,catapult,CLB,748,catapult_fpga_latency
Throughput,0.540853065906732,catapult,LUT,4960,catapult_fpga_latency
Throughput,0.540853065906732,catapult,FF,1495,catapult_fpga_latency
Throughput,0.540853065906732,catapult,DSP,0,catapult_fpga_latency
Throughput,0.540853065906732,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.540853065906732,catapult,CLB,748,catapult_fpga_latency
Throughput,0.540853065906732,catapult,LUT,4960,catapult_fpga_latency
Throughput,0.540853065906732,catapult,FF,1495,catapult_fpga_latency
Throughput,0.540853065906732,catapult,DSP,0,catapult_fpga_latency
Throughput,0.540853065906732,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5648501650209757,catapult,CLB,678,catapult_fpga_latency
Throughput,0.5648501650209757,catapult,LUT,4545,catapult_fpga_latency
Throughput,0.5648501650209757,catapult,FF,1413,catapult_fpga_latency
Throughput,0.5648501650209757,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5648501650209757,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5648501650209757,catapult,CLB,678,catapult_fpga_latency
Throughput,0.5648501650209757,catapult,LUT,4545,catapult_fpga_latency
Throughput,0.5648501650209757,catapult,FF,1413,catapult_fpga_latency
Throughput,0.5648501650209757,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5648501650209757,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5648501650209757,catapult,CLB,678,catapult_fpga_latency
Throughput,0.5648501650209757,catapult,LUT,4545,catapult_fpga_latency
Throughput,0.5648501650209757,catapult,FF,1413,catapult_fpga_latency
Throughput,0.5648501650209757,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5648501650209757,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5648501650209757,catapult,CLB,678,catapult_fpga_latency
Throughput,0.5648501650209757,catapult,LUT,4545,catapult_fpga_latency
Throughput,0.5648501650209757,catapult,FF,1413,catapult_fpga_latency
Throughput,0.5648501650209757,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5648501650209757,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5648501650209757,catapult,CLB,678,catapult_fpga_latency
Throughput,0.5648501650209757,catapult,LUT,4545,catapult_fpga_latency
Throughput,0.5648501650209757,catapult,FF,1413,catapult_fpga_latency
Throughput,0.5648501650209757,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5648501650209757,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5648501650209757,catapult,CLB,678,catapult_fpga_latency
Throughput,0.5648501650209757,catapult,LUT,4545,catapult_fpga_latency
Throughput,0.5648501650209757,catapult,FF,1413,catapult_fpga_latency
Throughput,0.5648501650209757,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5648501650209757,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5648501650209757,catapult,CLB,678,catapult_fpga_latency
Throughput,0.5648501650209757,catapult,LUT,4545,catapult_fpga_latency
Throughput,0.5648501650209757,catapult,FF,1413,catapult_fpga_latency
Throughput,0.5648501650209757,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5648501650209757,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.8983581100706,catapult,CLB,338,catapult_fpga_latency
Throughput,1.8983581100706,catapult,LUT,1977,catapult_fpga_latency
Throughput,1.8983581100706,catapult,FF,1232,catapult_fpga_latency
Throughput,1.8983581100706,catapult,DSP,0,catapult_fpga_latency
Throughput,1.8983581100706,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.8983581100706,catapult,CLB,338,catapult_fpga_latency
Throughput,1.8983581100706,catapult,LUT,1977,catapult_fpga_latency
Throughput,1.8983581100706,catapult,FF,1232,catapult_fpga_latency
Throughput,1.8983581100706,catapult,DSP,0,catapult_fpga_latency
Throughput,1.8983581100706,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.8983581100706,catapult,CLB,338,catapult_fpga_latency
Throughput,1.8983581100706,catapult,LUT,1977,catapult_fpga_latency
Throughput,1.8983581100706,catapult,FF,1232,catapult_fpga_latency
Throughput,1.8983581100706,catapult,DSP,0,catapult_fpga_latency
Throughput,1.8983581100706,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.8983581100706,catapult,CLB,338,catapult_fpga_latency
Throughput,1.8983581100706,catapult,LUT,1977,catapult_fpga_latency
Throughput,1.8983581100706,catapult,FF,1232,catapult_fpga_latency
Throughput,1.8983581100706,catapult,DSP,0,catapult_fpga_latency
Throughput,1.8983581100706,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.8983581100706,catapult,CLB,338,catapult_fpga_latency
Throughput,1.8983581100706,catapult,LUT,1977,catapult_fpga_latency
Throughput,1.8983581100706,catapult,FF,1232,catapult_fpga_latency
Throughput,1.8983581100706,catapult,DSP,0,catapult_fpga_latency
Throughput,1.8983581100706,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.8983581100706,catapult,CLB,338,catapult_fpga_latency
Throughput,1.8983581100706,catapult,LUT,1977,catapult_fpga_latency
Throughput,1.8983581100706,catapult,FF,1232,catapult_fpga_latency
Throughput,1.8983581100706,catapult,DSP,0,catapult_fpga_latency
Throughput,1.8983581100706,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.8983581100706,catapult,CLB,338,catapult_fpga_latency
Throughput,1.8983581100706,catapult,LUT,1977,catapult_fpga_latency
Throughput,1.8983581100706,catapult,FF,1232,catapult_fpga_latency
Throughput,1.8983581100706,catapult,DSP,0,catapult_fpga_latency
Throughput,1.8983581100706,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.8983581100706,catapult,CLB,338,catapult_fpga_latency
Throughput,1.8983581100706,catapult,LUT,1977,catapult_fpga_latency
Throughput,1.8983581100706,catapult,FF,1232,catapult_fpga_latency
Throughput,1.8983581100706,catapult,DSP,0,catapult_fpga_latency
Throughput,1.8983581100706,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.721493361060853,catapult,CLB,305,catapult_fpga_latency
Throughput,1.721493361060853,catapult,LUT,1913,catapult_fpga_latency
Throughput,1.721493361060853,catapult,FF,1219,catapult_fpga_latency
Throughput,1.721493361060853,catapult,DSP,0,catapult_fpga_latency
Throughput,1.721493361060853,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.721493361060853,catapult,CLB,305,catapult_fpga_latency
Throughput,1.721493361060853,catapult,LUT,1913,catapult_fpga_latency
Throughput,1.721493361060853,catapult,FF,1219,catapult_fpga_latency
Throughput,1.721493361060853,catapult,DSP,0,catapult_fpga_latency
Throughput,1.721493361060853,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.721493361060853,catapult,CLB,305,catapult_fpga_latency
Throughput,1.721493361060853,catapult,LUT,1913,catapult_fpga_latency
Throughput,1.721493361060853,catapult,FF,1219,catapult_fpga_latency
Throughput,1.721493361060853,catapult,DSP,0,catapult_fpga_latency
Throughput,1.721493361060853,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.721493361060853,catapult,CLB,305,catapult_fpga_latency
Throughput,1.721493361060853,catapult,LUT,1913,catapult_fpga_latency
Throughput,1.721493361060853,catapult,FF,1219,catapult_fpga_latency
Throughput,1.721493361060853,catapult,DSP,0,catapult_fpga_latency
Throughput,1.721493361060853,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.721493361060853,catapult,CLB,305,catapult_fpga_latency
Throughput,1.721493361060853,catapult,LUT,1913,catapult_fpga_latency
Throughput,1.721493361060853,catapult,FF,1219,catapult_fpga_latency
Throughput,1.721493361060853,catapult,DSP,0,catapult_fpga_latency
Throughput,1.721493361060853,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.721493361060853,catapult,CLB,305,catapult_fpga_latency
Throughput,1.721493361060853,catapult,LUT,1913,catapult_fpga_latency
Throughput,1.721493361060853,catapult,FF,1219,catapult_fpga_latency
Throughput,1.721493361060853,catapult,DSP,0,catapult_fpga_latency
Throughput,1.721493361060853,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.721493361060853,catapult,CLB,305,catapult_fpga_latency
Throughput,1.721493361060853,catapult,LUT,1913,catapult_fpga_latency
Throughput,1.721493361060853,catapult,FF,1219,catapult_fpga_latency
Throughput,1.721493361060853,catapult,DSP,0,catapult_fpga_latency
Throughput,1.721493361060853,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.721493361060853,catapult,CLB,305,catapult_fpga_latency
Throughput,1.721493361060853,catapult,LUT,1913,catapult_fpga_latency
Throughput,1.721493361060853,catapult,FF,1219,catapult_fpga_latency
Throughput,1.721493361060853,catapult,DSP,0,catapult_fpga_latency
Throughput,1.721493361060853,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,CLB,427,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,LUT,2587,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,FF,1449,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,DSP,0,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,CLB,427,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,LUT,2587,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,FF,1449,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,DSP,0,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,CLB,427,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,LUT,2587,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,FF,1449,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,DSP,0,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,CLB,427,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,LUT,2587,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,FF,1449,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,DSP,0,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,CLB,427,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,LUT,2587,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,FF,1449,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,DSP,0,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,CLB,427,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,LUT,2587,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,FF,1449,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,DSP,0,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,CLB,427,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,LUT,2587,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,FF,1449,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,DSP,0,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,CLB,427,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,LUT,2587,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,FF,1449,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,DSP,0,catapult_fpga_latency
Throughput,1.8983617138409554,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.988530158048377,catapult,CLB,292,catapult_fpga_latency
Throughput,1.988530158048377,catapult,LUT,1838,catapult_fpga_latency
Throughput,1.988530158048377,catapult,FF,1217,catapult_fpga_latency
Throughput,1.988530158048377,catapult,DSP,0,catapult_fpga_latency
Throughput,1.988530158048377,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.988530158048377,catapult,CLB,292,catapult_fpga_latency
Throughput,1.988530158048377,catapult,LUT,1838,catapult_fpga_latency
Throughput,1.988530158048377,catapult,FF,1217,catapult_fpga_latency
Throughput,1.988530158048377,catapult,DSP,0,catapult_fpga_latency
Throughput,1.988530158048377,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.988530158048377,catapult,CLB,292,catapult_fpga_latency
Throughput,1.988530158048377,catapult,LUT,1838,catapult_fpga_latency
Throughput,1.988530158048377,catapult,FF,1217,catapult_fpga_latency
Throughput,1.988530158048377,catapult,DSP,0,catapult_fpga_latency
Throughput,1.988530158048377,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.988530158048377,catapult,CLB,292,catapult_fpga_latency
Throughput,1.988530158048377,catapult,LUT,1838,catapult_fpga_latency
Throughput,1.988530158048377,catapult,FF,1217,catapult_fpga_latency
Throughput,1.988530158048377,catapult,DSP,0,catapult_fpga_latency
Throughput,1.988530158048377,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.988530158048377,catapult,CLB,292,catapult_fpga_latency
Throughput,1.988530158048377,catapult,LUT,1838,catapult_fpga_latency
Throughput,1.988530158048377,catapult,FF,1217,catapult_fpga_latency
Throughput,1.988530158048377,catapult,DSP,0,catapult_fpga_latency
Throughput,1.988530158048377,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.988530158048377,catapult,CLB,292,catapult_fpga_latency
Throughput,1.988530158048377,catapult,LUT,1838,catapult_fpga_latency
Throughput,1.988530158048377,catapult,FF,1217,catapult_fpga_latency
Throughput,1.988530158048377,catapult,DSP,0,catapult_fpga_latency
Throughput,1.988530158048377,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.988530158048377,catapult,CLB,292,catapult_fpga_latency
Throughput,1.988530158048377,catapult,LUT,1838,catapult_fpga_latency
Throughput,1.988530158048377,catapult,FF,1217,catapult_fpga_latency
Throughput,1.988530158048377,catapult,DSP,0,catapult_fpga_latency
Throughput,1.988530158048377,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.988530158048377,catapult,CLB,292,catapult_fpga_latency
Throughput,1.988530158048377,catapult,LUT,1838,catapult_fpga_latency
Throughput,1.988530158048377,catapult,FF,1217,catapult_fpga_latency
Throughput,1.988530158048377,catapult,DSP,0,catapult_fpga_latency
Throughput,1.988530158048377,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,CLB,465,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,LUT,2707,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,FF,1244,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,CLB,465,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,LUT,2707,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,FF,1244,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,CLB,465,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,LUT,2707,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,FF,1244,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,CLB,465,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,LUT,2707,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,FF,1244,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,CLB,465,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,LUT,2707,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,FF,1244,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,CLB,465,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,LUT,2707,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,FF,1244,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,CLB,465,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,LUT,2707,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,FF,1244,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,CLB,465,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,LUT,2707,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,FF,1244,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9570486151985064,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,CLB,480,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,FF,1235,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,CLB,480,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,FF,1235,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,CLB,480,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,FF,1235,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,CLB,480,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,FF,1235,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,CLB,480,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,FF,1235,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,CLB,480,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,FF,1235,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,CLB,480,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,FF,1235,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,CLB,480,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,FF,1235,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9694328139435461,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,CLB,491,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,LUT,2897,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,FF,1467,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,CLB,491,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,LUT,2897,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,FF,1467,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,CLB,491,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,LUT,2897,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,FF,1467,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,CLB,491,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,LUT,2897,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,FF,1467,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,CLB,491,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,LUT,2897,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,FF,1467,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,CLB,491,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,LUT,2897,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,FF,1467,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,CLB,491,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,LUT,2897,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,FF,1467,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,CLB,491,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,LUT,2897,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,FF,1467,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9300378990443859,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,CLB,407,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,FF,1227,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,CLB,407,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,FF,1227,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,CLB,407,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,FF,1227,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,CLB,407,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,FF,1227,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,CLB,407,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,FF,1227,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,CLB,407,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,FF,1227,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,CLB,407,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,FF,1227,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,CLB,407,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,FF,1227,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9829922677828217,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,CLB,693,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,LUT,4429,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,FF,1380,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,CLB,693,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,LUT,4429,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,FF,1380,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,CLB,693,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,LUT,4429,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,FF,1380,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,CLB,693,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,LUT,4429,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,FF,1380,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,CLB,693,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,LUT,4429,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,FF,1380,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,CLB,693,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,LUT,4429,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,FF,1380,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,CLB,693,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,LUT,4429,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,FF,1380,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,CLB,693,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,LUT,4429,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,FF,1380,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5736829816369814,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.584920515151196,catapult,CLB,665,catapult_fpga_latency
Throughput,0.584920515151196,catapult,LUT,4342,catapult_fpga_latency
Throughput,0.584920515151196,catapult,FF,1375,catapult_fpga_latency
Throughput,0.584920515151196,catapult,DSP,0,catapult_fpga_latency
Throughput,0.584920515151196,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.584920515151196,catapult,CLB,665,catapult_fpga_latency
Throughput,0.584920515151196,catapult,LUT,4342,catapult_fpga_latency
Throughput,0.584920515151196,catapult,FF,1375,catapult_fpga_latency
Throughput,0.584920515151196,catapult,DSP,0,catapult_fpga_latency
Throughput,0.584920515151196,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5779491589683838,catapult,CLB,665,catapult_fpga_latency
Throughput,0.5779491589683838,catapult,LUT,4342,catapult_fpga_latency
Throughput,0.5779491589683838,catapult,FF,1375,catapult_fpga_latency
Throughput,0.5779491589683838,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5779491589683838,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.584920515151196,catapult,CLB,665,catapult_fpga_latency
Throughput,0.584920515151196,catapult,LUT,4342,catapult_fpga_latency
Throughput,0.584920515151196,catapult,FF,1375,catapult_fpga_latency
Throughput,0.584920515151196,catapult,DSP,0,catapult_fpga_latency
Throughput,0.584920515151196,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.584920515151196,catapult,CLB,665,catapult_fpga_latency
Throughput,0.584920515151196,catapult,LUT,4342,catapult_fpga_latency
Throughput,0.584920515151196,catapult,FF,1375,catapult_fpga_latency
Throughput,0.584920515151196,catapult,DSP,0,catapult_fpga_latency
Throughput,0.584920515151196,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.584920515151196,catapult,CLB,665,catapult_fpga_latency
Throughput,0.584920515151196,catapult,LUT,4342,catapult_fpga_latency
Throughput,0.584920515151196,catapult,FF,1375,catapult_fpga_latency
Throughput,0.584920515151196,catapult,DSP,0,catapult_fpga_latency
Throughput,0.584920515151196,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.584920515151196,catapult,CLB,665,catapult_fpga_latency
Throughput,0.584920515151196,catapult,LUT,4342,catapult_fpga_latency
Throughput,0.584920515151196,catapult,FF,1375,catapult_fpga_latency
Throughput,0.584920515151196,catapult,DSP,0,catapult_fpga_latency
Throughput,0.584920515151196,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.584920515151196,catapult,CLB,665,catapult_fpga_latency
Throughput,0.584920515151196,catapult,LUT,4342,catapult_fpga_latency
Throughput,0.584920515151196,catapult,FF,1375,catapult_fpga_latency
Throughput,0.584920515151196,catapult,DSP,0,catapult_fpga_latency
Throughput,0.584920515151196,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.591876378332116,catapult,CLB,720,catapult_fpga_latency
Throughput,0.591876378332116,catapult,LUT,4408,catapult_fpga_latency
Throughput,0.591876378332116,catapult,FF,1503,catapult_fpga_latency
Throughput,0.591876378332116,catapult,DSP,0,catapult_fpga_latency
Throughput,0.591876378332116,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.591876378332116,catapult,CLB,720,catapult_fpga_latency
Throughput,0.591876378332116,catapult,LUT,4408,catapult_fpga_latency
Throughput,0.591876378332116,catapult,FF,1503,catapult_fpga_latency
Throughput,0.591876378332116,catapult,DSP,0,catapult_fpga_latency
Throughput,0.591876378332116,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.591876378332116,catapult,CLB,720,catapult_fpga_latency
Throughput,0.591876378332116,catapult,LUT,4408,catapult_fpga_latency
Throughput,0.591876378332116,catapult,FF,1503,catapult_fpga_latency
Throughput,0.591876378332116,catapult,DSP,0,catapult_fpga_latency
Throughput,0.591876378332116,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.591876378332116,catapult,CLB,720,catapult_fpga_latency
Throughput,0.591876378332116,catapult,LUT,4408,catapult_fpga_latency
Throughput,0.591876378332116,catapult,FF,1503,catapult_fpga_latency
Throughput,0.591876378332116,catapult,DSP,0,catapult_fpga_latency
Throughput,0.591876378332116,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.591876378332116,catapult,CLB,720,catapult_fpga_latency
Throughput,0.591876378332116,catapult,LUT,4408,catapult_fpga_latency
Throughput,0.591876378332116,catapult,FF,1503,catapult_fpga_latency
Throughput,0.591876378332116,catapult,DSP,0,catapult_fpga_latency
Throughput,0.591876378332116,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.591876378332116,catapult,CLB,720,catapult_fpga_latency
Throughput,0.591876378332116,catapult,LUT,4408,catapult_fpga_latency
Throughput,0.591876378332116,catapult,FF,1503,catapult_fpga_latency
Throughput,0.591876378332116,catapult,DSP,0,catapult_fpga_latency
Throughput,0.591876378332116,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.591876378332116,catapult,CLB,720,catapult_fpga_latency
Throughput,0.591876378332116,catapult,LUT,4408,catapult_fpga_latency
Throughput,0.591876378332116,catapult,FF,1503,catapult_fpga_latency
Throughput,0.591876378332116,catapult,DSP,0,catapult_fpga_latency
Throughput,0.591876378332116,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.591876378332116,catapult,CLB,720,catapult_fpga_latency
Throughput,0.591876378332116,catapult,LUT,4408,catapult_fpga_latency
Throughput,0.591876378332116,catapult,FF,1503,catapult_fpga_latency
Throughput,0.591876378332116,catapult,DSP,0,catapult_fpga_latency
Throughput,0.591876378332116,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,CLB,623,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,FF,1363,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,CLB,623,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,FF,1363,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,CLB,623,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,FF,1363,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,CLB,623,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,FF,1363,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,CLB,623,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,FF,1363,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,CLB,623,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,FF,1363,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,CLB,623,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,FF,1363,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,CLB,623,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,FF,1363,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5828174912854215,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,CLB,770,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,LUT,4928,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,FF,1450,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,DSP,0,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,CLB,770,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,LUT,4928,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,FF,1450,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,DSP,0,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,CLB,770,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,LUT,4928,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,FF,1450,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,DSP,0,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,CLB,770,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,LUT,4928,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,FF,1450,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,DSP,0,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,CLB,770,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,LUT,4928,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,FF,1450,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,DSP,0,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,CLB,770,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,LUT,4928,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,FF,1450,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,DSP,0,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,CLB,770,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,LUT,4928,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,FF,1450,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,DSP,0,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,CLB,770,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,LUT,4928,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,FF,1450,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,DSP,0,catapult_fpga_latency
Throughput,0.37948417475094454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,CLB,739,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,LUT,4925,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,FF,1458,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,DSP,0,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,CLB,739,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,LUT,4925,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,FF,1458,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,DSP,0,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,CLB,739,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,LUT,4925,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,FF,1458,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,DSP,0,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,CLB,739,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,LUT,4925,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,FF,1458,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,DSP,0,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,CLB,739,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,LUT,4925,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,FF,1458,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,DSP,0,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,CLB,739,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,LUT,4925,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,FF,1458,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,DSP,0,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,CLB,739,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,LUT,4925,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,FF,1458,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,DSP,0,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,CLB,739,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,LUT,4925,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,FF,1458,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,DSP,0,catapult_fpga_latency
Throughput,0.38444268113401364,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,CLB,816,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,LUT,5276,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,FF,1511,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,CLB,816,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,LUT,5276,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,FF,1511,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,CLB,816,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,LUT,5276,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,FF,1511,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,CLB,816,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,LUT,5276,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,FF,1511,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,CLB,816,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,LUT,5276,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,FF,1511,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,CLB,816,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,LUT,5276,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,FF,1511,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,CLB,816,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,LUT,5276,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,FF,1511,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,CLB,816,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,LUT,5276,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,FF,1511,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35649441925811376,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,CLB,752,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,LUT,4862,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,FF,1448,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,CLB,752,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,LUT,4862,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,FF,1448,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,CLB,752,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,LUT,4862,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,FF,1448,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,CLB,752,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,LUT,4862,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,FF,1448,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,CLB,752,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,LUT,4862,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,FF,1448,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,CLB,752,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,LUT,4862,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,FF,1448,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,CLB,752,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,LUT,4862,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,FF,1448,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,CLB,752,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,LUT,4862,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,FF,1448,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3727535077968851,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,CLB,351,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,LUT,2118,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,FF,1291,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,CLB,351,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,LUT,2118,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,FF,1291,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,CLB,351,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,LUT,2118,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,FF,1291,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,CLB,351,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,LUT,2118,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,FF,1291,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,CLB,351,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,LUT,2118,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,FF,1291,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,CLB,351,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,LUT,2118,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,FF,1291,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,CLB,351,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,LUT,2118,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,FF,1291,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,CLB,351,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,LUT,2118,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,FF,1291,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1659672806261712,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,CLB,291,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,LUT,1987,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,FF,1275,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,CLB,291,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,LUT,1987,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,FF,1275,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,CLB,291,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,LUT,1987,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,FF,1275,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,CLB,291,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,LUT,1987,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,FF,1275,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,CLB,291,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,LUT,1987,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,FF,1275,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,CLB,291,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,LUT,1987,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,FF,1275,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,CLB,291,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,LUT,1987,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,FF,1275,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,CLB,291,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,LUT,1987,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,FF,1275,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1626893003517134,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.560615069611235,catapult,CLB,392,catapult_fpga_latency
Throughput,1.560615069611235,catapult,LUT,2409,catapult_fpga_latency
Throughput,1.560615069611235,catapult,FF,1496,catapult_fpga_latency
Throughput,1.560615069611235,catapult,DSP,0,catapult_fpga_latency
Throughput,1.560615069611235,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.560615069611235,catapult,CLB,392,catapult_fpga_latency
Throughput,1.560615069611235,catapult,LUT,2409,catapult_fpga_latency
Throughput,1.560615069611235,catapult,FF,1496,catapult_fpga_latency
Throughput,1.560615069611235,catapult,DSP,0,catapult_fpga_latency
Throughput,1.560615069611235,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.560615069611235,catapult,CLB,392,catapult_fpga_latency
Throughput,1.560615069611235,catapult,LUT,2409,catapult_fpga_latency
Throughput,1.560615069611235,catapult,FF,1496,catapult_fpga_latency
Throughput,1.560615069611235,catapult,DSP,0,catapult_fpga_latency
Throughput,1.560615069611235,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.560615069611235,catapult,CLB,392,catapult_fpga_latency
Throughput,1.560615069611235,catapult,LUT,2409,catapult_fpga_latency
Throughput,1.560615069611235,catapult,FF,1496,catapult_fpga_latency
Throughput,1.560615069611235,catapult,DSP,0,catapult_fpga_latency
Throughput,1.560615069611235,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.560615069611235,catapult,CLB,392,catapult_fpga_latency
Throughput,1.560615069611235,catapult,LUT,2409,catapult_fpga_latency
Throughput,1.560615069611235,catapult,FF,1496,catapult_fpga_latency
Throughput,1.560615069611235,catapult,DSP,0,catapult_fpga_latency
Throughput,1.560615069611235,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.560615069611235,catapult,CLB,392,catapult_fpga_latency
Throughput,1.560615069611235,catapult,LUT,2409,catapult_fpga_latency
Throughput,1.560615069611235,catapult,FF,1496,catapult_fpga_latency
Throughput,1.560615069611235,catapult,DSP,0,catapult_fpga_latency
Throughput,1.560615069611235,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.560615069611235,catapult,CLB,392,catapult_fpga_latency
Throughput,1.560615069611235,catapult,LUT,2409,catapult_fpga_latency
Throughput,1.560615069611235,catapult,FF,1496,catapult_fpga_latency
Throughput,1.560615069611235,catapult,DSP,0,catapult_fpga_latency
Throughput,1.560615069611235,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.560615069611235,catapult,CLB,392,catapult_fpga_latency
Throughput,1.560615069611235,catapult,LUT,2409,catapult_fpga_latency
Throughput,1.560615069611235,catapult,FF,1496,catapult_fpga_latency
Throughput,1.560615069611235,catapult,DSP,0,catapult_fpga_latency
Throughput,1.560615069611235,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4911930140589678,catapult,CLB,278,catapult_fpga_latency
Throughput,1.4911930140589678,catapult,LUT,1744,catapult_fpga_latency
Throughput,1.4911930140589678,catapult,FF,1267,catapult_fpga_latency
Throughput,1.4911930140589678,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4911930140589678,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5657881551257642,catapult,CLB,283,catapult_fpga_latency
Throughput,1.5657881551257642,catapult,LUT,1744,catapult_fpga_latency
Throughput,1.5657881551257642,catapult,FF,1267,catapult_fpga_latency
Throughput,1.5657881551257642,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5657881551257642,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4911930140589678,catapult,CLB,278,catapult_fpga_latency
Throughput,1.4911930140589678,catapult,LUT,1744,catapult_fpga_latency
Throughput,1.4911930140589678,catapult,FF,1267,catapult_fpga_latency
Throughput,1.4911930140589678,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4911930140589678,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5657881551257642,catapult,CLB,283,catapult_fpga_latency
Throughput,1.5657881551257642,catapult,LUT,1744,catapult_fpga_latency
Throughput,1.5657881551257642,catapult,FF,1267,catapult_fpga_latency
Throughput,1.5657881551257642,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5657881551257642,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5657881551257642,catapult,CLB,283,catapult_fpga_latency
Throughput,1.5657881551257642,catapult,LUT,1744,catapult_fpga_latency
Throughput,1.5657881551257642,catapult,FF,1267,catapult_fpga_latency
Throughput,1.5657881551257642,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5657881551257642,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5657881551257642,catapult,CLB,283,catapult_fpga_latency
Throughput,1.5657881551257642,catapult,LUT,1744,catapult_fpga_latency
Throughput,1.5657881551257642,catapult,FF,1267,catapult_fpga_latency
Throughput,1.5657881551257642,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5657881551257642,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5657881551257642,catapult,CLB,283,catapult_fpga_latency
Throughput,1.5657881551257642,catapult,LUT,1744,catapult_fpga_latency
Throughput,1.5657881551257642,catapult,FF,1267,catapult_fpga_latency
Throughput,1.5657881551257642,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5657881551257642,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5657881551257642,catapult,CLB,283,catapult_fpga_latency
Throughput,1.5657881551257642,catapult,LUT,1744,catapult_fpga_latency
Throughput,1.5657881551257642,catapult,FF,1267,catapult_fpga_latency
Throughput,1.5657881551257642,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5657881551257642,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,CLB,557,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,LUT,3263,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,FF,1306,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,CLB,557,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,LUT,3263,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,FF,1306,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,CLB,557,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,LUT,3263,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,FF,1306,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,CLB,557,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,LUT,3263,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,FF,1306,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,CLB,557,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,LUT,3263,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,FF,1306,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,CLB,557,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,LUT,3263,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,FF,1306,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,CLB,557,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,LUT,3263,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,FF,1306,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,CLB,557,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,LUT,3263,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,FF,1306,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6871529877411907,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,CLB,449,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,LUT,2831,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,FF,1287,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,CLB,449,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,LUT,2831,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,FF,1287,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,CLB,449,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,LUT,2831,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,FF,1287,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,CLB,449,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,LUT,2831,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,FF,1287,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,CLB,449,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,LUT,2831,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,FF,1287,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,CLB,449,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,LUT,2831,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,FF,1287,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,CLB,449,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,LUT,2831,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,FF,1287,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,CLB,449,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,LUT,2831,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,FF,1287,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6784651760786747,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,CLB,518,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,LUT,3167,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,FF,1519,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,CLB,518,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,LUT,3167,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,FF,1519,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,CLB,518,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,LUT,3167,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,FF,1519,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,CLB,518,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,LUT,3167,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,FF,1519,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,CLB,518,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,LUT,3167,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,FF,1519,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,CLB,518,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,LUT,3167,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,FF,1519,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,CLB,518,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,LUT,3167,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,FF,1519,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,CLB,518,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,LUT,3167,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,FF,1519,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6706728189719927,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,CLB,449,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,LUT,2754,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,FF,1283,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,CLB,449,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,LUT,2754,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,FF,1283,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,CLB,449,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,LUT,2754,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,FF,1283,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,CLB,449,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,LUT,2754,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,FF,1283,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,CLB,449,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,LUT,2754,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,FF,1283,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,CLB,449,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,LUT,2754,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,FF,1283,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,CLB,449,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,LUT,2754,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,FF,1283,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,CLB,449,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,LUT,2754,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,FF,1283,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7043811096256496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4351933934161332,catapult,CLB,821,catapult_fpga_latency
Throughput,0.4351933934161332,catapult,LUT,4777,catapult_fpga_latency
Throughput,0.4351933934161332,catapult,FF,1443,catapult_fpga_latency
Throughput,0.4351933934161332,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4351933934161332,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4351933934161332,catapult,CLB,821,catapult_fpga_latency
Throughput,0.4351933934161332,catapult,LUT,4777,catapult_fpga_latency
Throughput,0.4351933934161332,catapult,FF,1443,catapult_fpga_latency
Throughput,0.4351933934161332,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4351933934161332,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.435594329258784,catapult,CLB,817,catapult_fpga_latency
Throughput,0.435594329258784,catapult,LUT,4777,catapult_fpga_latency
Throughput,0.435594329258784,catapult,FF,1443,catapult_fpga_latency
Throughput,0.435594329258784,catapult,DSP,0,catapult_fpga_latency
Throughput,0.435594329258784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4351933934161332,catapult,CLB,821,catapult_fpga_latency
Throughput,0.4351933934161332,catapult,LUT,4777,catapult_fpga_latency
Throughput,0.4351933934161332,catapult,FF,1443,catapult_fpga_latency
Throughput,0.4351933934161332,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4351933934161332,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4351933934161332,catapult,CLB,821,catapult_fpga_latency
Throughput,0.4351933934161332,catapult,LUT,4777,catapult_fpga_latency
Throughput,0.4351933934161332,catapult,FF,1443,catapult_fpga_latency
Throughput,0.4351933934161332,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4351933934161332,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4351933934161332,catapult,CLB,821,catapult_fpga_latency
Throughput,0.4351933934161332,catapult,LUT,4777,catapult_fpga_latency
Throughput,0.4351933934161332,catapult,FF,1443,catapult_fpga_latency
Throughput,0.4351933934161332,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4351933934161332,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4351933934161332,catapult,CLB,821,catapult_fpga_latency
Throughput,0.4351933934161332,catapult,LUT,4777,catapult_fpga_latency
Throughput,0.4351933934161332,catapult,FF,1443,catapult_fpga_latency
Throughput,0.4351933934161332,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4351933934161332,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4351933934161332,catapult,CLB,821,catapult_fpga_latency
Throughput,0.4351933934161332,catapult,LUT,4777,catapult_fpga_latency
Throughput,0.4351933934161332,catapult,FF,1443,catapult_fpga_latency
Throughput,0.4351933934161332,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4351933934161332,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.42939666762422124,catapult,CLB,682,catapult_fpga_latency
Throughput,0.42939666762422124,catapult,LUT,4337,catapult_fpga_latency
Throughput,0.42939666762422124,catapult,FF,1429,catapult_fpga_latency
Throughput,0.42939666762422124,catapult,DSP,0,catapult_fpga_latency
Throughput,0.42939666762422124,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.42939666762422124,catapult,CLB,682,catapult_fpga_latency
Throughput,0.42939666762422124,catapult,LUT,4337,catapult_fpga_latency
Throughput,0.42939666762422124,catapult,FF,1429,catapult_fpga_latency
Throughput,0.42939666762422124,catapult,DSP,0,catapult_fpga_latency
Throughput,0.42939666762422124,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.42939666762422124,catapult,CLB,682,catapult_fpga_latency
Throughput,0.42939666762422124,catapult,LUT,4337,catapult_fpga_latency
Throughput,0.42939666762422124,catapult,FF,1429,catapult_fpga_latency
Throughput,0.42939666762422124,catapult,DSP,0,catapult_fpga_latency
Throughput,0.42939666762422124,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.42939666762422124,catapult,CLB,682,catapult_fpga_latency
Throughput,0.42939666762422124,catapult,LUT,4337,catapult_fpga_latency
Throughput,0.42939666762422124,catapult,FF,1429,catapult_fpga_latency
Throughput,0.42939666762422124,catapult,DSP,0,catapult_fpga_latency
Throughput,0.42939666762422124,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.42939666762422124,catapult,CLB,682,catapult_fpga_latency
Throughput,0.42939666762422124,catapult,LUT,4337,catapult_fpga_latency
Throughput,0.42939666762422124,catapult,FF,1429,catapult_fpga_latency
Throughput,0.42939666762422124,catapult,DSP,0,catapult_fpga_latency
Throughput,0.42939666762422124,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.42939666762422124,catapult,CLB,682,catapult_fpga_latency
Throughput,0.42939666762422124,catapult,LUT,4337,catapult_fpga_latency
Throughput,0.42939666762422124,catapult,FF,1429,catapult_fpga_latency
Throughput,0.42939666762422124,catapult,DSP,0,catapult_fpga_latency
Throughput,0.42939666762422124,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.42939666762422124,catapult,CLB,682,catapult_fpga_latency
Throughput,0.42939666762422124,catapult,LUT,4337,catapult_fpga_latency
Throughput,0.42939666762422124,catapult,FF,1429,catapult_fpga_latency
Throughput,0.42939666762422124,catapult,DSP,0,catapult_fpga_latency
Throughput,0.42939666762422124,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4297435848952006,catapult,CLB,732,catapult_fpga_latency
Throughput,0.4297435848952006,catapult,LUT,4610,catapult_fpga_latency
Throughput,0.4297435848952006,catapult,FF,1564,catapult_fpga_latency
Throughput,0.4297435848952006,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4297435848952006,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4297435848952006,catapult,CLB,732,catapult_fpga_latency
Throughput,0.4297435848952006,catapult,LUT,4610,catapult_fpga_latency
Throughput,0.4297435848952006,catapult,FF,1564,catapult_fpga_latency
Throughput,0.4297435848952006,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4297435848952006,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4297435848952006,catapult,CLB,732,catapult_fpga_latency
Throughput,0.4297435848952006,catapult,LUT,4610,catapult_fpga_latency
Throughput,0.4297435848952006,catapult,FF,1564,catapult_fpga_latency
Throughput,0.4297435848952006,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4297435848952006,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4297435848952006,catapult,CLB,732,catapult_fpga_latency
Throughput,0.4297435848952006,catapult,LUT,4610,catapult_fpga_latency
Throughput,0.4297435848952006,catapult,FF,1564,catapult_fpga_latency
Throughput,0.4297435848952006,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4297435848952006,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4297435848952006,catapult,CLB,732,catapult_fpga_latency
Throughput,0.4297435848952006,catapult,LUT,4610,catapult_fpga_latency
Throughput,0.4297435848952006,catapult,FF,1564,catapult_fpga_latency
Throughput,0.4297435848952006,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4297435848952006,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4297435848952006,catapult,CLB,732,catapult_fpga_latency
Throughput,0.4297435848952006,catapult,LUT,4610,catapult_fpga_latency
Throughput,0.4297435848952006,catapult,FF,1564,catapult_fpga_latency
Throughput,0.4297435848952006,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4297435848952006,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4297435848952006,catapult,CLB,732,catapult_fpga_latency
Throughput,0.4297435848952006,catapult,LUT,4610,catapult_fpga_latency
Throughput,0.4297435848952006,catapult,FF,1564,catapult_fpga_latency
Throughput,0.4297435848952006,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4297435848952006,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4263848660661178,catapult,CLB,735,catapult_fpga_latency
Throughput,0.4263848660661178,catapult,LUT,4629,catapult_fpga_latency
Throughput,0.4263848660661178,catapult,FF,1567,catapult_fpga_latency
Throughput,0.4263848660661178,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4263848660661178,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,CLB,618,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,LUT,3927,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,FF,1419,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,DSP,0,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,CLB,618,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,LUT,3927,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,FF,1419,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,DSP,0,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,CLB,618,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,LUT,3927,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,FF,1419,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,DSP,0,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,CLB,618,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,LUT,3927,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,FF,1419,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,DSP,0,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,CLB,618,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,LUT,3927,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,FF,1419,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,DSP,0,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,CLB,618,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,LUT,3927,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,FF,1419,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,DSP,0,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,CLB,618,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,LUT,3927,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,FF,1419,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,DSP,0,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,CLB,618,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,LUT,3927,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,FF,1419,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,DSP,0,catapult_fpga_latency
Throughput,0.44110303990570987,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,CLB,893,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,LUT,5648,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,FF,1481,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,CLB,893,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,LUT,5648,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,FF,1481,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,CLB,893,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,LUT,5648,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,FF,1481,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,CLB,893,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,LUT,5648,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,FF,1481,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,CLB,893,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,LUT,5648,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,FF,1481,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,CLB,893,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,LUT,5648,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,FF,1481,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,CLB,893,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,LUT,5648,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,FF,1481,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,CLB,893,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,LUT,5648,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,FF,1481,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27909495089324343,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,CLB,995,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,LUT,6532,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,FF,1468,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,CLB,995,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,LUT,6532,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,FF,1468,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,CLB,995,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,LUT,6532,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,FF,1468,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,CLB,995,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,LUT,6532,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,FF,1468,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,CLB,995,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,LUT,6532,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,FF,1468,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,CLB,995,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,LUT,6532,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,FF,1468,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,CLB,995,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,LUT,6532,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,FF,1468,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,CLB,995,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,LUT,6532,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,FF,1468,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2412584814419151,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,CLB,793,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,LUT,5478,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,FF,1559,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,CLB,793,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,LUT,5478,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,FF,1559,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,CLB,793,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,LUT,5478,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,FF,1559,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,CLB,793,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,LUT,5478,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,FF,1559,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,CLB,793,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,LUT,5478,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,FF,1559,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,CLB,793,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,LUT,5478,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,FF,1559,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,CLB,793,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,LUT,5478,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,FF,1559,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,CLB,793,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,LUT,5478,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,FF,1559,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2635403055907968,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,CLB,675,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,LUT,4636,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,FF,1449,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,CLB,675,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,LUT,4636,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,FF,1449,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,CLB,675,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,LUT,4636,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,FF,1449,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,CLB,675,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,LUT,4636,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,FF,1449,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,CLB,675,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,LUT,4636,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,FF,1449,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,CLB,675,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,LUT,4636,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,FF,1449,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,CLB,675,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,LUT,4636,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,FF,1449,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,CLB,675,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,LUT,4636,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,FF,1449,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27606898743140723,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.427320043635653,catapult,CLB,333,catapult_fpga_latency
Throughput,5.427320043635653,catapult,LUT,2006,catapult_fpga_latency
Throughput,5.427320043635653,catapult,FF,1241,catapult_fpga_latency
Throughput,5.427320043635653,catapult,DSP,0,catapult_fpga_latency
Throughput,5.427320043635653,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.427320043635653,catapult,CLB,333,catapult_fpga_latency
Throughput,5.427320043635653,catapult,LUT,2006,catapult_fpga_latency
Throughput,5.427320043635653,catapult,FF,1241,catapult_fpga_latency
Throughput,5.427320043635653,catapult,DSP,0,catapult_fpga_latency
Throughput,5.427320043635653,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.427320043635653,catapult,CLB,333,catapult_fpga_latency
Throughput,5.427320043635653,catapult,LUT,2006,catapult_fpga_latency
Throughput,5.427320043635653,catapult,FF,1241,catapult_fpga_latency
Throughput,5.427320043635653,catapult,DSP,0,catapult_fpga_latency
Throughput,5.427320043635653,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.427320043635653,catapult,CLB,333,catapult_fpga_latency
Throughput,5.427320043635653,catapult,LUT,2006,catapult_fpga_latency
Throughput,5.427320043635653,catapult,FF,1241,catapult_fpga_latency
Throughput,5.427320043635653,catapult,DSP,0,catapult_fpga_latency
Throughput,5.427320043635653,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.427320043635653,catapult,CLB,333,catapult_fpga_latency
Throughput,5.427320043635653,catapult,LUT,2006,catapult_fpga_latency
Throughput,5.427320043635653,catapult,FF,1241,catapult_fpga_latency
Throughput,5.427320043635653,catapult,DSP,0,catapult_fpga_latency
Throughput,5.427320043635653,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.427320043635653,catapult,CLB,333,catapult_fpga_latency
Throughput,5.427320043635653,catapult,LUT,2006,catapult_fpga_latency
Throughput,5.427320043635653,catapult,FF,1241,catapult_fpga_latency
Throughput,5.427320043635653,catapult,DSP,0,catapult_fpga_latency
Throughput,5.427320043635653,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.427320043635653,catapult,CLB,333,catapult_fpga_latency
Throughput,5.427320043635653,catapult,LUT,2006,catapult_fpga_latency
Throughput,5.427320043635653,catapult,FF,1241,catapult_fpga_latency
Throughput,5.427320043635653,catapult,DSP,0,catapult_fpga_latency
Throughput,5.427320043635653,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.427320043635653,catapult,CLB,333,catapult_fpga_latency
Throughput,5.427320043635653,catapult,LUT,2006,catapult_fpga_latency
Throughput,5.427320043635653,catapult,FF,1241,catapult_fpga_latency
Throughput,5.427320043635653,catapult,DSP,0,catapult_fpga_latency
Throughput,5.427320043635653,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.685468511032652,catapult,CLB,297,catapult_fpga_latency
Throughput,5.685468511032652,catapult,LUT,1936,catapult_fpga_latency
Throughput,5.685468511032652,catapult,FF,1225,catapult_fpga_latency
Throughput,5.685468511032652,catapult,DSP,0,catapult_fpga_latency
Throughput,5.685468511032652,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.685468511032652,catapult,CLB,297,catapult_fpga_latency
Throughput,5.685468511032652,catapult,LUT,1936,catapult_fpga_latency
Throughput,5.685468511032652,catapult,FF,1225,catapult_fpga_latency
Throughput,5.685468511032652,catapult,DSP,0,catapult_fpga_latency
Throughput,5.685468511032652,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.685468511032652,catapult,CLB,297,catapult_fpga_latency
Throughput,5.685468511032652,catapult,LUT,1936,catapult_fpga_latency
Throughput,5.685468511032652,catapult,FF,1225,catapult_fpga_latency
Throughput,5.685468511032652,catapult,DSP,0,catapult_fpga_latency
Throughput,5.685468511032652,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.685468511032652,catapult,CLB,297,catapult_fpga_latency
Throughput,5.685468511032652,catapult,LUT,1936,catapult_fpga_latency
Throughput,5.685468511032652,catapult,FF,1225,catapult_fpga_latency
Throughput,5.685468511032652,catapult,DSP,0,catapult_fpga_latency
Throughput,5.685468511032652,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.685468511032652,catapult,CLB,297,catapult_fpga_latency
Throughput,5.685468511032652,catapult,LUT,1936,catapult_fpga_latency
Throughput,5.685468511032652,catapult,FF,1225,catapult_fpga_latency
Throughput,5.685468511032652,catapult,DSP,0,catapult_fpga_latency
Throughput,5.685468511032652,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.685468511032652,catapult,CLB,297,catapult_fpga_latency
Throughput,5.685468511032652,catapult,LUT,1936,catapult_fpga_latency
Throughput,5.685468511032652,catapult,FF,1225,catapult_fpga_latency
Throughput,5.685468511032652,catapult,DSP,0,catapult_fpga_latency
Throughput,5.685468511032652,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.685468511032652,catapult,CLB,297,catapult_fpga_latency
Throughput,5.685468511032652,catapult,LUT,1936,catapult_fpga_latency
Throughput,5.685468511032652,catapult,FF,1225,catapult_fpga_latency
Throughput,5.685468511032652,catapult,DSP,0,catapult_fpga_latency
Throughput,5.685468511032652,catapult,BRAM,0,catapult_fpga_latency
Throughput,5.685468511032652,catapult,CLB,297,catapult_fpga_latency
Throughput,5.685468511032652,catapult,LUT,1936,catapult_fpga_latency
Throughput,5.685468511032652,catapult,FF,1225,catapult_fpga_latency
Throughput,5.685468511032652,catapult,DSP,0,catapult_fpga_latency
Throughput,5.685468511032652,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.708032869361059,catapult,CLB,448,catapult_fpga_latency
Throughput,6.708032869361059,catapult,LUT,2725,catapult_fpga_latency
Throughput,6.708032869361059,catapult,FF,1454,catapult_fpga_latency
Throughput,6.708032869361059,catapult,DSP,0,catapult_fpga_latency
Throughput,6.708032869361059,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.708032869361059,catapult,CLB,448,catapult_fpga_latency
Throughput,6.708032869361059,catapult,LUT,2725,catapult_fpga_latency
Throughput,6.708032869361059,catapult,FF,1454,catapult_fpga_latency
Throughput,6.708032869361059,catapult,DSP,0,catapult_fpga_latency
Throughput,6.708032869361059,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.708032869361059,catapult,CLB,448,catapult_fpga_latency
Throughput,6.708032869361059,catapult,LUT,2725,catapult_fpga_latency
Throughput,6.708032869361059,catapult,FF,1454,catapult_fpga_latency
Throughput,6.708032869361059,catapult,DSP,0,catapult_fpga_latency
Throughput,6.708032869361059,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.708032869361059,catapult,CLB,448,catapult_fpga_latency
Throughput,6.708032869361059,catapult,LUT,2725,catapult_fpga_latency
Throughput,6.708032869361059,catapult,FF,1454,catapult_fpga_latency
Throughput,6.708032869361059,catapult,DSP,0,catapult_fpga_latency
Throughput,6.708032869361059,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.708032869361059,catapult,CLB,448,catapult_fpga_latency
Throughput,6.708032869361059,catapult,LUT,2725,catapult_fpga_latency
Throughput,6.708032869361059,catapult,FF,1454,catapult_fpga_latency
Throughput,6.708032869361059,catapult,DSP,0,catapult_fpga_latency
Throughput,6.708032869361059,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.708032869361059,catapult,CLB,448,catapult_fpga_latency
Throughput,6.708032869361059,catapult,LUT,2725,catapult_fpga_latency
Throughput,6.708032869361059,catapult,FF,1454,catapult_fpga_latency
Throughput,6.708032869361059,catapult,DSP,0,catapult_fpga_latency
Throughput,6.708032869361059,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.708032869361059,catapult,CLB,448,catapult_fpga_latency
Throughput,6.708032869361059,catapult,LUT,2725,catapult_fpga_latency
Throughput,6.708032869361059,catapult,FF,1454,catapult_fpga_latency
Throughput,6.708032869361059,catapult,DSP,0,catapult_fpga_latency
Throughput,6.708032869361059,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.708032869361059,catapult,CLB,448,catapult_fpga_latency
Throughput,6.708032869361059,catapult,LUT,2725,catapult_fpga_latency
Throughput,6.708032869361059,catapult,FF,1454,catapult_fpga_latency
Throughput,6.708032869361059,catapult,DSP,0,catapult_fpga_latency
Throughput,6.708032869361059,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.314207598517424,catapult,CLB,251,catapult_fpga_latency
Throughput,6.314207598517424,catapult,LUT,1616,catapult_fpga_latency
Throughput,6.314207598517424,catapult,FF,1221,catapult_fpga_latency
Throughput,6.314207598517424,catapult,DSP,0,catapult_fpga_latency
Throughput,6.314207598517424,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.314207598517424,catapult,CLB,251,catapult_fpga_latency
Throughput,6.314207598517424,catapult,LUT,1616,catapult_fpga_latency
Throughput,6.314207598517424,catapult,FF,1221,catapult_fpga_latency
Throughput,6.314207598517424,catapult,DSP,0,catapult_fpga_latency
Throughput,6.314207598517424,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.314207598517424,catapult,CLB,251,catapult_fpga_latency
Throughput,6.314207598517424,catapult,LUT,1616,catapult_fpga_latency
Throughput,6.314207598517424,catapult,FF,1221,catapult_fpga_latency
Throughput,6.314207598517424,catapult,DSP,0,catapult_fpga_latency
Throughput,6.314207598517424,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.314207598517424,catapult,CLB,251,catapult_fpga_latency
Throughput,6.314207598517424,catapult,LUT,1616,catapult_fpga_latency
Throughput,6.314207598517424,catapult,FF,1221,catapult_fpga_latency
Throughput,6.314207598517424,catapult,DSP,0,catapult_fpga_latency
Throughput,6.314207598517424,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.314207598517424,catapult,CLB,251,catapult_fpga_latency
Throughput,6.314207598517424,catapult,LUT,1616,catapult_fpga_latency
Throughput,6.314207598517424,catapult,FF,1221,catapult_fpga_latency
Throughput,6.314207598517424,catapult,DSP,0,catapult_fpga_latency
Throughput,6.314207598517424,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.314207598517424,catapult,CLB,251,catapult_fpga_latency
Throughput,6.314207598517424,catapult,LUT,1616,catapult_fpga_latency
Throughput,6.314207598517424,catapult,FF,1221,catapult_fpga_latency
Throughput,6.314207598517424,catapult,DSP,0,catapult_fpga_latency
Throughput,6.314207598517424,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.314207598517424,catapult,CLB,251,catapult_fpga_latency
Throughput,6.314207598517424,catapult,LUT,1616,catapult_fpga_latency
Throughput,6.314207598517424,catapult,FF,1221,catapult_fpga_latency
Throughput,6.314207598517424,catapult,DSP,0,catapult_fpga_latency
Throughput,6.314207598517424,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.314207598517424,catapult,CLB,251,catapult_fpga_latency
Throughput,6.314207598517424,catapult,LUT,1616,catapult_fpga_latency
Throughput,6.314207598517424,catapult,FF,1221,catapult_fpga_latency
Throughput,6.314207598517424,catapult,DSP,0,catapult_fpga_latency
Throughput,6.314207598517424,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,CLB,483,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,LUT,2836,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,FF,1254,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,DSP,0,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,CLB,483,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,LUT,2836,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,FF,1254,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,DSP,0,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,CLB,483,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,LUT,2836,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,FF,1254,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,DSP,0,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,CLB,483,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,LUT,2836,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,FF,1254,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,DSP,0,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,CLB,483,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,LUT,2836,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,FF,1254,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,DSP,0,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,CLB,483,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,LUT,2836,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,FF,1254,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,DSP,0,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,CLB,483,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,LUT,2836,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,FF,1254,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,DSP,0,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,CLB,483,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,LUT,2836,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,FF,1254,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,DSP,0,catapult_fpga_latency
Throughput,2.9360556441265677,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.8852118466798427,catapult,CLB,492,catapult_fpga_latency
Throughput,2.8852118466798427,catapult,LUT,2773,catapult_fpga_latency
Throughput,2.8852118466798427,catapult,FF,1243,catapult_fpga_latency
Throughput,2.8852118466798427,catapult,DSP,0,catapult_fpga_latency
Throughput,2.8852118466798427,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.9134388192415153,catapult,CLB,493,catapult_fpga_latency
Throughput,2.9134388192415153,catapult,LUT,2773,catapult_fpga_latency
Throughput,2.9134388192415153,catapult,FF,1243,catapult_fpga_latency
Throughput,2.9134388192415153,catapult,DSP,0,catapult_fpga_latency
Throughput,2.9134388192415153,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.9134388192415153,catapult,CLB,493,catapult_fpga_latency
Throughput,2.9134388192415153,catapult,LUT,2773,catapult_fpga_latency
Throughput,2.9134388192415153,catapult,FF,1243,catapult_fpga_latency
Throughput,2.9134388192415153,catapult,DSP,0,catapult_fpga_latency
Throughput,2.9134388192415153,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.9134388192415153,catapult,CLB,493,catapult_fpga_latency
Throughput,2.9134388192415153,catapult,LUT,2773,catapult_fpga_latency
Throughput,2.9134388192415153,catapult,FF,1243,catapult_fpga_latency
Throughput,2.9134388192415153,catapult,DSP,0,catapult_fpga_latency
Throughput,2.9134388192415153,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.9134388192415153,catapult,CLB,493,catapult_fpga_latency
Throughput,2.9134388192415153,catapult,LUT,2773,catapult_fpga_latency
Throughput,2.9134388192415153,catapult,FF,1243,catapult_fpga_latency
Throughput,2.9134388192415153,catapult,DSP,0,catapult_fpga_latency
Throughput,2.9134388192415153,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.9134388192415153,catapult,CLB,493,catapult_fpga_latency
Throughput,2.9134388192415153,catapult,LUT,2773,catapult_fpga_latency
Throughput,2.9134388192415153,catapult,FF,1243,catapult_fpga_latency
Throughput,2.9134388192415153,catapult,DSP,0,catapult_fpga_latency
Throughput,2.9134388192415153,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.9134388192415153,catapult,CLB,493,catapult_fpga_latency
Throughput,2.9134388192415153,catapult,LUT,2773,catapult_fpga_latency
Throughput,2.9134388192415153,catapult,FF,1243,catapult_fpga_latency
Throughput,2.9134388192415153,catapult,DSP,0,catapult_fpga_latency
Throughput,2.9134388192415153,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.9134388192415153,catapult,CLB,493,catapult_fpga_latency
Throughput,2.9134388192415153,catapult,LUT,2773,catapult_fpga_latency
Throughput,2.9134388192415153,catapult,FF,1243,catapult_fpga_latency
Throughput,2.9134388192415153,catapult,DSP,0,catapult_fpga_latency
Throughput,2.9134388192415153,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,CLB,633,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,LUT,3708,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,FF,1473,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,CLB,633,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,LUT,3708,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,FF,1473,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,CLB,633,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,LUT,3708,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,FF,1473,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,CLB,633,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,LUT,3708,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,FF,1473,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,CLB,633,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,LUT,3708,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,FF,1473,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,CLB,633,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,LUT,3708,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,FF,1473,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,CLB,633,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,LUT,3708,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,FF,1473,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,CLB,633,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,LUT,3708,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,FF,1473,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7342126561235425,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,CLB,407,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,LUT,2574,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,FF,1231,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,DSP,0,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,CLB,407,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,LUT,2574,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,FF,1231,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,DSP,0,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,CLB,407,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,LUT,2574,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,FF,1231,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,DSP,0,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,CLB,407,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,LUT,2574,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,FF,1231,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,DSP,0,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,CLB,407,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,LUT,2574,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,FF,1231,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,DSP,0,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,CLB,407,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,LUT,2574,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,FF,1231,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,DSP,0,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,CLB,407,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,LUT,2574,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,FF,1231,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,DSP,0,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,CLB,407,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,LUT,2574,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,FF,1231,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,DSP,0,catapult_fpga_latency
Throughput,2.9418686749823486,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7463954398122274,catapult,CLB,679,catapult_fpga_latency
Throughput,1.7463954398122274,catapult,LUT,4182,catapult_fpga_latency
Throughput,1.7463954398122274,catapult,FF,1385,catapult_fpga_latency
Throughput,1.7463954398122274,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7463954398122274,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7463954398122274,catapult,CLB,679,catapult_fpga_latency
Throughput,1.7463954398122274,catapult,LUT,4182,catapult_fpga_latency
Throughput,1.7463954398122274,catapult,FF,1385,catapult_fpga_latency
Throughput,1.7463954398122274,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7463954398122274,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7463954398122274,catapult,CLB,679,catapult_fpga_latency
Throughput,1.7463954398122274,catapult,LUT,4182,catapult_fpga_latency
Throughput,1.7463954398122274,catapult,FF,1385,catapult_fpga_latency
Throughput,1.7463954398122274,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7463954398122274,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7463954398122274,catapult,CLB,679,catapult_fpga_latency
Throughput,1.7463954398122274,catapult,LUT,4182,catapult_fpga_latency
Throughput,1.7463954398122274,catapult,FF,1385,catapult_fpga_latency
Throughput,1.7463954398122274,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7463954398122274,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7463954398122274,catapult,CLB,679,catapult_fpga_latency
Throughput,1.7463954398122274,catapult,LUT,4182,catapult_fpga_latency
Throughput,1.7463954398122274,catapult,FF,1385,catapult_fpga_latency
Throughput,1.7463954398122274,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7463954398122274,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7463954398122274,catapult,CLB,679,catapult_fpga_latency
Throughput,1.7463954398122274,catapult,LUT,4182,catapult_fpga_latency
Throughput,1.7463954398122274,catapult,FF,1385,catapult_fpga_latency
Throughput,1.7463954398122274,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7463954398122274,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7463954398122274,catapult,CLB,679,catapult_fpga_latency
Throughput,1.7463954398122274,catapult,LUT,4182,catapult_fpga_latency
Throughput,1.7463954398122274,catapult,FF,1385,catapult_fpga_latency
Throughput,1.7463954398122274,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7463954398122274,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.747472717582197,catapult,CLB,624,catapult_fpga_latency
Throughput,1.747472717582197,catapult,LUT,4052,catapult_fpga_latency
Throughput,1.747472717582197,catapult,FF,1370,catapult_fpga_latency
Throughput,1.747472717582197,catapult,DSP,0,catapult_fpga_latency
Throughput,1.747472717582197,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.747472717582197,catapult,CLB,624,catapult_fpga_latency
Throughput,1.747472717582197,catapult,LUT,4052,catapult_fpga_latency
Throughput,1.747472717582197,catapult,FF,1370,catapult_fpga_latency
Throughput,1.747472717582197,catapult,DSP,0,catapult_fpga_latency
Throughput,1.747472717582197,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.747472717582197,catapult,CLB,624,catapult_fpga_latency
Throughput,1.747472717582197,catapult,LUT,4052,catapult_fpga_latency
Throughput,1.747472717582197,catapult,FF,1370,catapult_fpga_latency
Throughput,1.747472717582197,catapult,DSP,0,catapult_fpga_latency
Throughput,1.747472717582197,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.747472717582197,catapult,CLB,624,catapult_fpga_latency
Throughput,1.747472717582197,catapult,LUT,4052,catapult_fpga_latency
Throughput,1.747472717582197,catapult,FF,1370,catapult_fpga_latency
Throughput,1.747472717582197,catapult,DSP,0,catapult_fpga_latency
Throughput,1.747472717582197,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.747472717582197,catapult,CLB,624,catapult_fpga_latency
Throughput,1.747472717582197,catapult,LUT,4052,catapult_fpga_latency
Throughput,1.747472717582197,catapult,FF,1370,catapult_fpga_latency
Throughput,1.747472717582197,catapult,DSP,0,catapult_fpga_latency
Throughput,1.747472717582197,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.747472717582197,catapult,CLB,624,catapult_fpga_latency
Throughput,1.747472717582197,catapult,LUT,4052,catapult_fpga_latency
Throughput,1.747472717582197,catapult,FF,1370,catapult_fpga_latency
Throughput,1.747472717582197,catapult,DSP,0,catapult_fpga_latency
Throughput,1.747472717582197,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.747472717582197,catapult,CLB,624,catapult_fpga_latency
Throughput,1.747472717582197,catapult,LUT,4052,catapult_fpga_latency
Throughput,1.747472717582197,catapult,FF,1370,catapult_fpga_latency
Throughput,1.747472717582197,catapult,DSP,0,catapult_fpga_latency
Throughput,1.747472717582197,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.747472717582197,catapult,CLB,624,catapult_fpga_latency
Throughput,1.747472717582197,catapult,LUT,4052,catapult_fpga_latency
Throughput,1.747472717582197,catapult,FF,1370,catapult_fpga_latency
Throughput,1.747472717582197,catapult,DSP,0,catapult_fpga_latency
Throughput,1.747472717582197,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,CLB,809,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,LUT,5219,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,FF,1522,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,CLB,809,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,LUT,5219,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,FF,1522,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,CLB,809,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,LUT,5219,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,FF,1522,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,CLB,809,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,LUT,5219,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,FF,1522,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,CLB,809,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,LUT,5219,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,FF,1522,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,CLB,809,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,LUT,5219,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,FF,1522,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,CLB,809,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,LUT,5219,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,FF,1522,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,CLB,809,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,LUT,5219,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,FF,1522,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7272559257832671,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7919958712415127,catapult,CLB,607,catapult_fpga_latency
Throughput,1.7919958712415127,catapult,LUT,3812,catapult_fpga_latency
Throughput,1.7919958712415127,catapult,FF,1366,catapult_fpga_latency
Throughput,1.7919958712415127,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7919958712415127,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7603061524460335,catapult,CLB,606,catapult_fpga_latency
Throughput,1.7603061524460335,catapult,LUT,3812,catapult_fpga_latency
Throughput,1.7603061524460335,catapult,FF,1366,catapult_fpga_latency
Throughput,1.7603061524460335,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7603061524460335,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7603061524460335,catapult,CLB,606,catapult_fpga_latency
Throughput,1.7603061524460335,catapult,LUT,3812,catapult_fpga_latency
Throughput,1.7603061524460335,catapult,FF,1366,catapult_fpga_latency
Throughput,1.7603061524460335,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7603061524460335,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7603061524460335,catapult,CLB,606,catapult_fpga_latency
Throughput,1.7603061524460335,catapult,LUT,3812,catapult_fpga_latency
Throughput,1.7603061524460335,catapult,FF,1366,catapult_fpga_latency
Throughput,1.7603061524460335,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7603061524460335,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7603061524460335,catapult,CLB,606,catapult_fpga_latency
Throughput,1.7603061524460335,catapult,LUT,3812,catapult_fpga_latency
Throughput,1.7603061524460335,catapult,FF,1366,catapult_fpga_latency
Throughput,1.7603061524460335,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7603061524460335,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7603061524460335,catapult,CLB,606,catapult_fpga_latency
Throughput,1.7603061524460335,catapult,LUT,3812,catapult_fpga_latency
Throughput,1.7603061524460335,catapult,FF,1366,catapult_fpga_latency
Throughput,1.7603061524460335,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7603061524460335,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7603061524460335,catapult,CLB,606,catapult_fpga_latency
Throughput,1.7603061524460335,catapult,LUT,3812,catapult_fpga_latency
Throughput,1.7603061524460335,catapult,FF,1366,catapult_fpga_latency
Throughput,1.7603061524460335,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7603061524460335,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7603061524460335,catapult,CLB,606,catapult_fpga_latency
Throughput,1.7603061524460335,catapult,LUT,3812,catapult_fpga_latency
Throughput,1.7603061524460335,catapult,FF,1366,catapult_fpga_latency
Throughput,1.7603061524460335,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7603061524460335,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,CLB,732,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,LUT,4834,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,FF,1440,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,CLB,732,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,LUT,4834,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,FF,1440,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,CLB,732,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,LUT,4834,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,FF,1440,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,CLB,732,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,LUT,4834,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,FF,1440,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,CLB,732,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,LUT,4834,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,FF,1440,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,CLB,732,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,LUT,4834,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,FF,1440,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,CLB,732,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,LUT,4834,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,FF,1440,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,CLB,732,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,LUT,4834,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,FF,1440,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1335362363196346,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,CLB,707,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,LUT,4791,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,FF,1427,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,CLB,707,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,LUT,4791,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,FF,1427,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,CLB,707,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,LUT,4791,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,FF,1427,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,CLB,707,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,LUT,4791,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,FF,1427,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,CLB,707,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,LUT,4791,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,FF,1427,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,CLB,707,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,LUT,4791,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,FF,1427,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,CLB,707,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,LUT,4791,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,FF,1427,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,CLB,707,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,LUT,4791,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,FF,1427,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0996442650802465,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,CLB,808,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,LUT,5412,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,FF,1497,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,CLB,808,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,LUT,5412,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,FF,1497,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,CLB,808,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,LUT,5412,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,FF,1497,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,CLB,808,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,LUT,5412,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,FF,1497,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,CLB,808,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,LUT,5412,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,FF,1497,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,CLB,808,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,LUT,5412,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,FF,1497,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,CLB,808,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,LUT,5412,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,FF,1497,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,CLB,808,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,LUT,5412,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,FF,1497,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1433262332774248,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,CLB,697,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,LUT,4696,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,FF,1420,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,CLB,697,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,LUT,4696,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,FF,1420,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,CLB,697,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,LUT,4696,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,FF,1420,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,CLB,697,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,LUT,4696,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,FF,1420,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,CLB,697,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,LUT,4696,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,FF,1420,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,CLB,697,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,LUT,4696,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,FF,1420,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,CLB,697,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,LUT,4696,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,FF,1420,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,CLB,697,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,LUT,4696,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,FF,1420,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1060760073310718,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,CLB,354,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,LUT,2124,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,FF,1283,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,CLB,354,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,LUT,2124,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,FF,1283,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,CLB,354,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,LUT,2124,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,FF,1283,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,CLB,354,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,LUT,2124,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,FF,1283,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,CLB,354,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,LUT,2124,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,FF,1283,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,CLB,354,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,LUT,2124,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,FF,1283,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,CLB,354,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,LUT,2124,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,FF,1283,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,CLB,354,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,LUT,2124,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,FF,1283,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0162545960179403,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.964886845093557,catapult,CLB,379,catapult_fpga_latency
Throughput,2.964886845093557,catapult,LUT,2195,catapult_fpga_latency
Throughput,2.964886845093557,catapult,FF,1270,catapult_fpga_latency
Throughput,2.964886845093557,catapult,DSP,0,catapult_fpga_latency
Throughput,2.964886845093557,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.964886845093557,catapult,CLB,379,catapult_fpga_latency
Throughput,2.964886845093557,catapult,LUT,2195,catapult_fpga_latency
Throughput,2.964886845093557,catapult,FF,1270,catapult_fpga_latency
Throughput,2.964886845093557,catapult,DSP,0,catapult_fpga_latency
Throughput,2.964886845093557,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.964886845093557,catapult,CLB,379,catapult_fpga_latency
Throughput,2.964886845093557,catapult,LUT,2195,catapult_fpga_latency
Throughput,2.964886845093557,catapult,FF,1270,catapult_fpga_latency
Throughput,2.964886845093557,catapult,DSP,0,catapult_fpga_latency
Throughput,2.964886845093557,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.964886845093557,catapult,CLB,379,catapult_fpga_latency
Throughput,2.964886845093557,catapult,LUT,2195,catapult_fpga_latency
Throughput,2.964886845093557,catapult,FF,1270,catapult_fpga_latency
Throughput,2.964886845093557,catapult,DSP,0,catapult_fpga_latency
Throughput,2.964886845093557,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.964886845093557,catapult,CLB,379,catapult_fpga_latency
Throughput,2.964886845093557,catapult,LUT,2195,catapult_fpga_latency
Throughput,2.964886845093557,catapult,FF,1270,catapult_fpga_latency
Throughput,2.964886845093557,catapult,DSP,0,catapult_fpga_latency
Throughput,2.964886845093557,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.964886845093557,catapult,CLB,379,catapult_fpga_latency
Throughput,2.964886845093557,catapult,LUT,2195,catapult_fpga_latency
Throughput,2.964886845093557,catapult,FF,1270,catapult_fpga_latency
Throughput,2.964886845093557,catapult,DSP,0,catapult_fpga_latency
Throughput,2.964886845093557,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.964886845093557,catapult,CLB,379,catapult_fpga_latency
Throughput,2.964886845093557,catapult,LUT,2195,catapult_fpga_latency
Throughput,2.964886845093557,catapult,FF,1270,catapult_fpga_latency
Throughput,2.964886845093557,catapult,DSP,0,catapult_fpga_latency
Throughput,2.964886845093557,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.964886845093557,catapult,CLB,379,catapult_fpga_latency
Throughput,2.964886845093557,catapult,LUT,2195,catapult_fpga_latency
Throughput,2.964886845093557,catapult,FF,1270,catapult_fpga_latency
Throughput,2.964886845093557,catapult,DSP,0,catapult_fpga_latency
Throughput,2.964886845093557,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,CLB,429,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,LUT,2669,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,FF,1489,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,CLB,429,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,LUT,2669,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,FF,1489,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,CLB,429,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,LUT,2669,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,FF,1489,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,CLB,429,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,LUT,2669,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,FF,1489,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,CLB,429,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,LUT,2669,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,FF,1489,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,CLB,429,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,LUT,2669,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,FF,1489,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,CLB,429,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,LUT,2669,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,FF,1489,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,CLB,429,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,LUT,2669,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,FF,1489,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0125926372235945,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,CLB,316,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,LUT,2014,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,FF,1261,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,CLB,316,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,LUT,2014,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,FF,1261,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,CLB,316,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,LUT,2014,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,FF,1261,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,CLB,316,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,LUT,2014,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,FF,1261,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,CLB,316,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,LUT,2014,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,FF,1261,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,CLB,316,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,LUT,2014,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,FF,1261,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,CLB,316,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,LUT,2014,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,FF,1261,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,CLB,316,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,LUT,2014,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,FF,1261,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,DSP,0,catapult_fpga_latency
Throughput,3.0435563347059773,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,CLB,537,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,LUT,3222,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,FF,1309,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,CLB,537,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,LUT,3222,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,FF,1309,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,CLB,537,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,LUT,3222,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,FF,1309,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,CLB,537,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,LUT,3222,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,FF,1309,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,CLB,537,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,LUT,3222,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,FF,1309,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,CLB,537,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,LUT,3222,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,FF,1309,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,CLB,537,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,LUT,3222,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,FF,1309,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,CLB,537,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,LUT,3222,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,FF,1309,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3498227682705262,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,CLB,549,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,LUT,3074,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,FF,1297,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,CLB,549,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,LUT,3074,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,FF,1297,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,CLB,549,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,LUT,3074,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,FF,1297,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,CLB,549,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,LUT,3074,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,FF,1297,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,CLB,549,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,LUT,3074,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,FF,1297,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,CLB,549,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,LUT,3074,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,FF,1297,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,CLB,549,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,LUT,3074,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,FF,1297,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,CLB,549,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,LUT,3074,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,FF,1297,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3518153528373251,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,CLB,611,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,LUT,3722,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,FF,1513,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,CLB,611,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,LUT,3722,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,FF,1513,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,CLB,611,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,LUT,3722,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,FF,1513,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,CLB,611,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,LUT,3722,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,FF,1513,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,CLB,611,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,LUT,3722,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,FF,1513,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,CLB,611,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,LUT,3722,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,FF,1513,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,CLB,611,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,LUT,3722,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,FF,1513,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,CLB,611,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,LUT,3722,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,FF,1513,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4134075843450977,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,CLB,491,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,LUT,2948,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,FF,1288,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,CLB,491,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,LUT,2948,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,FF,1288,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,CLB,491,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,LUT,2948,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,FF,1288,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,CLB,491,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,LUT,2948,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,FF,1288,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,CLB,491,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,LUT,2948,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,FF,1288,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,CLB,491,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,LUT,2948,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,FF,1288,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,CLB,491,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,LUT,2948,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,FF,1288,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,CLB,491,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,LUT,2948,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,FF,1288,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3132183304267433,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,CLB,936,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,LUT,5081,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,FF,1456,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,CLB,936,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,LUT,5081,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,FF,1456,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,CLB,936,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,LUT,5081,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,FF,1456,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,CLB,936,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,LUT,5081,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,FF,1456,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,CLB,936,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,LUT,5081,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,FF,1456,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,CLB,936,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,LUT,5081,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,FF,1456,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,CLB,936,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,LUT,5081,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,FF,1456,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,CLB,936,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,LUT,5081,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,FF,1456,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7687884202012996,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,CLB,760,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,LUT,4879,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,FF,1441,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,CLB,760,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,LUT,4879,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,FF,1441,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,CLB,760,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,LUT,4879,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,FF,1441,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,CLB,760,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,LUT,4879,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,FF,1441,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,CLB,760,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,LUT,4879,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,FF,1441,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,CLB,760,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,LUT,4879,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,FF,1441,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,CLB,760,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,LUT,4879,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,FF,1441,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,CLB,760,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,LUT,4879,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,FF,1441,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7551455618585038,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,CLB,910,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,LUT,5419,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,FF,1567,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,CLB,910,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,LUT,5419,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,FF,1567,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,CLB,910,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,LUT,5419,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,FF,1567,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,CLB,910,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,LUT,5419,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,FF,1567,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,CLB,910,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,LUT,5419,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,FF,1567,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,CLB,910,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,LUT,5419,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,FF,1567,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,CLB,910,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,LUT,5419,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,FF,1567,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,CLB,910,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,LUT,5419,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,FF,1567,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7498230417621442,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,CLB,860,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,LUT,4622,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,FF,1431,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,CLB,860,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,LUT,4622,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,FF,1431,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,CLB,860,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,LUT,4622,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,FF,1431,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,CLB,860,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,LUT,4622,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,FF,1431,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,CLB,860,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,LUT,4622,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,FF,1431,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,CLB,860,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,LUT,4622,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,FF,1431,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,CLB,860,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,LUT,4622,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,FF,1431,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,CLB,860,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,LUT,4622,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,FF,1431,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8043945684061162,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4932965926031162,catapult,CLB,907,catapult_fpga_latency
Throughput,0.4932965926031162,catapult,LUT,5819,catapult_fpga_latency
Throughput,0.4932965926031162,catapult,FF,1513,catapult_fpga_latency
Throughput,0.4932965926031162,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4932965926031162,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4849846332618951,catapult,CLB,905,catapult_fpga_latency
Throughput,0.4849846332618951,catapult,LUT,5814,catapult_fpga_latency
Throughput,0.4849846332618951,catapult,FF,1525,catapult_fpga_latency
Throughput,0.4849846332618951,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4849846332618951,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4849846332618951,catapult,CLB,905,catapult_fpga_latency
Throughput,0.4849846332618951,catapult,LUT,5814,catapult_fpga_latency
Throughput,0.4849846332618951,catapult,FF,1525,catapult_fpga_latency
Throughput,0.4849846332618951,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4849846332618951,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4849846332618951,catapult,CLB,905,catapult_fpga_latency
Throughput,0.4849846332618951,catapult,LUT,5814,catapult_fpga_latency
Throughput,0.4849846332618951,catapult,FF,1525,catapult_fpga_latency
Throughput,0.4849846332618951,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4849846332618951,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4849846332618951,catapult,CLB,905,catapult_fpga_latency
Throughput,0.4849846332618951,catapult,LUT,5814,catapult_fpga_latency
Throughput,0.4849846332618951,catapult,FF,1525,catapult_fpga_latency
Throughput,0.4849846332618951,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4849846332618951,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4849846332618951,catapult,CLB,905,catapult_fpga_latency
Throughput,0.4849846332618951,catapult,LUT,5814,catapult_fpga_latency
Throughput,0.4849846332618951,catapult,FF,1525,catapult_fpga_latency
Throughput,0.4849846332618951,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4849846332618951,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4849846332618951,catapult,CLB,905,catapult_fpga_latency
Throughput,0.4849846332618951,catapult,LUT,5814,catapult_fpga_latency
Throughput,0.4849846332618951,catapult,FF,1525,catapult_fpga_latency
Throughput,0.4849846332618951,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4849846332618951,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4849846332618951,catapult,CLB,905,catapult_fpga_latency
Throughput,0.4849846332618951,catapult,LUT,5814,catapult_fpga_latency
Throughput,0.4849846332618951,catapult,FF,1525,catapult_fpga_latency
Throughput,0.4849846332618951,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4849846332618951,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,CLB,883,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,LUT,5906,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,FF,1504,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,CLB,883,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,LUT,5906,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,FF,1504,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,CLB,883,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,LUT,5906,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,FF,1504,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,CLB,883,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,LUT,5906,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,FF,1504,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,CLB,883,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,LUT,5906,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,FF,1504,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,CLB,883,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,LUT,5906,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,FF,1504,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,CLB,883,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,LUT,5906,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,FF,1504,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,CLB,883,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,LUT,5906,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,FF,1504,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4793657033013916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5092339390161804,catapult,CLB,890,catapult_fpga_latency
Throughput,0.5092339390161804,catapult,LUT,5934,catapult_fpga_latency
Throughput,0.5092339390161804,catapult,FF,1558,catapult_fpga_latency
Throughput,0.5092339390161804,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5092339390161804,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5092339390161804,catapult,CLB,890,catapult_fpga_latency
Throughput,0.5092339390161804,catapult,LUT,5934,catapult_fpga_latency
Throughput,0.5092339390161804,catapult,FF,1558,catapult_fpga_latency
Throughput,0.5092339390161804,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5092339390161804,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5092339390161804,catapult,CLB,890,catapult_fpga_latency
Throughput,0.5092339390161804,catapult,LUT,5934,catapult_fpga_latency
Throughput,0.5092339390161804,catapult,FF,1558,catapult_fpga_latency
Throughput,0.5092339390161804,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5092339390161804,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5092339390161804,catapult,CLB,890,catapult_fpga_latency
Throughput,0.5092339390161804,catapult,LUT,5934,catapult_fpga_latency
Throughput,0.5092339390161804,catapult,FF,1558,catapult_fpga_latency
Throughput,0.5092339390161804,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5092339390161804,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5092339390161804,catapult,CLB,890,catapult_fpga_latency
Throughput,0.5092339390161804,catapult,LUT,5934,catapult_fpga_latency
Throughput,0.5092339390161804,catapult,FF,1558,catapult_fpga_latency
Throughput,0.5092339390161804,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5092339390161804,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5092339390161804,catapult,CLB,890,catapult_fpga_latency
Throughput,0.5092339390161804,catapult,LUT,5934,catapult_fpga_latency
Throughput,0.5092339390161804,catapult,FF,1558,catapult_fpga_latency
Throughput,0.5092339390161804,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5092339390161804,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.507282805598576,catapult,CLB,904,catapult_fpga_latency
Throughput,0.507282805598576,catapult,LUT,5929,catapult_fpga_latency
Throughput,0.507282805598576,catapult,FF,1551,catapult_fpga_latency
Throughput,0.507282805598576,catapult,DSP,0,catapult_fpga_latency
Throughput,0.507282805598576,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5092339390161804,catapult,CLB,890,catapult_fpga_latency
Throughput,0.5092339390161804,catapult,LUT,5934,catapult_fpga_latency
Throughput,0.5092339390161804,catapult,FF,1558,catapult_fpga_latency
Throughput,0.5092339390161804,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5092339390161804,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,CLB,773,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,LUT,5140,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,FF,1501,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,CLB,773,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,LUT,5140,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,FF,1501,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,CLB,773,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,LUT,5140,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,FF,1501,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,CLB,773,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,LUT,5140,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,FF,1501,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,CLB,773,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,LUT,5140,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,FF,1501,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,CLB,773,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,LUT,5140,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,FF,1501,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,CLB,773,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,LUT,5140,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,FF,1501,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,CLB,773,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,LUT,5140,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,FF,1501,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5208531366036313,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,CLB,399,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,LUT,2381,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,FF,1287,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,CLB,399,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,LUT,2381,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,FF,1287,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,CLB,399,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,LUT,2381,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,FF,1287,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,CLB,399,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,LUT,2381,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,FF,1287,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,CLB,399,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,LUT,2381,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,FF,1287,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,CLB,399,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,LUT,2381,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,FF,1287,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,CLB,399,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,LUT,2381,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,FF,1287,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,CLB,399,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,LUT,2381,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,FF,1287,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5947030344009339,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,CLB,347,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,LUT,2181,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,FF,1271,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,CLB,347,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,LUT,2181,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,FF,1271,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,CLB,347,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,LUT,2181,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,FF,1271,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,CLB,347,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,LUT,2181,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,FF,1271,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,CLB,347,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,LUT,2181,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,FF,1271,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,CLB,347,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,LUT,2181,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,FF,1271,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,CLB,347,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,LUT,2181,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,FF,1271,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,CLB,347,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,LUT,2181,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,FF,1271,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6149505663631636,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4858112455109929,catapult,CLB,558,catapult_fpga_latency
Throughput,1.4858112455109929,catapult,LUT,3122,catapult_fpga_latency
Throughput,1.4858112455109929,catapult,FF,1509,catapult_fpga_latency
Throughput,1.4858112455109929,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4858112455109929,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4858112455109929,catapult,CLB,558,catapult_fpga_latency
Throughput,1.4858112455109929,catapult,LUT,3122,catapult_fpga_latency
Throughput,1.4858112455109929,catapult,FF,1509,catapult_fpga_latency
Throughput,1.4858112455109929,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4858112455109929,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.512653345232873,catapult,CLB,551,catapult_fpga_latency
Throughput,1.512653345232873,catapult,LUT,3122,catapult_fpga_latency
Throughput,1.512653345232873,catapult,FF,1509,catapult_fpga_latency
Throughput,1.512653345232873,catapult,DSP,0,catapult_fpga_latency
Throughput,1.512653345232873,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4858112455109929,catapult,CLB,558,catapult_fpga_latency
Throughput,1.4858112455109929,catapult,LUT,3122,catapult_fpga_latency
Throughput,1.4858112455109929,catapult,FF,1509,catapult_fpga_latency
Throughput,1.4858112455109929,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4858112455109929,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4858112455109929,catapult,CLB,558,catapult_fpga_latency
Throughput,1.4858112455109929,catapult,LUT,3122,catapult_fpga_latency
Throughput,1.4858112455109929,catapult,FF,1509,catapult_fpga_latency
Throughput,1.4858112455109929,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4858112455109929,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4858112455109929,catapult,CLB,558,catapult_fpga_latency
Throughput,1.4858112455109929,catapult,LUT,3122,catapult_fpga_latency
Throughput,1.4858112455109929,catapult,FF,1509,catapult_fpga_latency
Throughput,1.4858112455109929,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4858112455109929,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4858112455109929,catapult,CLB,558,catapult_fpga_latency
Throughput,1.4858112455109929,catapult,LUT,3122,catapult_fpga_latency
Throughput,1.4858112455109929,catapult,FF,1509,catapult_fpga_latency
Throughput,1.4858112455109929,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4858112455109929,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4858112455109929,catapult,CLB,558,catapult_fpga_latency
Throughput,1.4858112455109929,catapult,LUT,3122,catapult_fpga_latency
Throughput,1.4858112455109929,catapult,FF,1509,catapult_fpga_latency
Throughput,1.4858112455109929,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4858112455109929,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,CLB,297,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,LUT,1896,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,FF,1268,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,CLB,297,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,LUT,1896,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,FF,1268,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,CLB,297,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,LUT,1896,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,FF,1268,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,CLB,297,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,LUT,1896,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,FF,1268,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,CLB,297,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,LUT,1896,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,FF,1268,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,CLB,297,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,LUT,1896,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,FF,1268,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,CLB,297,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,LUT,1896,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,FF,1268,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,CLB,297,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,LUT,1896,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,FF,1268,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6002995760806424,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8530174211747926,catapult,CLB,575,catapult_fpga_latency
Throughput,0.8530174211747926,catapult,LUT,3277,catapult_fpga_latency
Throughput,0.8530174211747926,catapult,FF,1233,catapult_fpga_latency
Throughput,0.8530174211747926,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8530174211747926,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8530174211747926,catapult,CLB,575,catapult_fpga_latency
Throughput,0.8530174211747926,catapult,LUT,3277,catapult_fpga_latency
Throughput,0.8530174211747926,catapult,FF,1233,catapult_fpga_latency
Throughput,0.8530174211747926,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8530174211747926,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8530174211747926,catapult,CLB,575,catapult_fpga_latency
Throughput,0.8530174211747926,catapult,LUT,3277,catapult_fpga_latency
Throughput,0.8530174211747926,catapult,FF,1233,catapult_fpga_latency
Throughput,0.8530174211747926,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8530174211747926,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8530174211747926,catapult,CLB,575,catapult_fpga_latency
Throughput,0.8530174211747926,catapult,LUT,3277,catapult_fpga_latency
Throughput,0.8530174211747926,catapult,FF,1233,catapult_fpga_latency
Throughput,0.8530174211747926,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8530174211747926,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8756851141411761,catapult,CLB,570,catapult_fpga_latency
Throughput,0.8756851141411761,catapult,LUT,3277,catapult_fpga_latency
Throughput,0.8756851141411761,catapult,FF,1233,catapult_fpga_latency
Throughput,0.8756851141411761,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8756851141411761,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8530174211747926,catapult,CLB,575,catapult_fpga_latency
Throughput,0.8530174211747926,catapult,LUT,3277,catapult_fpga_latency
Throughput,0.8530174211747926,catapult,FF,1233,catapult_fpga_latency
Throughput,0.8530174211747926,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8530174211747926,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8530174211747926,catapult,CLB,575,catapult_fpga_latency
Throughput,0.8530174211747926,catapult,LUT,3277,catapult_fpga_latency
Throughput,0.8530174211747926,catapult,FF,1233,catapult_fpga_latency
Throughput,0.8530174211747926,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8530174211747926,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8530174211747926,catapult,CLB,575,catapult_fpga_latency
Throughput,0.8530174211747926,catapult,LUT,3277,catapult_fpga_latency
Throughput,0.8530174211747926,catapult,FF,1233,catapult_fpga_latency
Throughput,0.8530174211747926,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8530174211747926,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,CLB,527,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,LUT,3106,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,FF,1214,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,CLB,527,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,LUT,3106,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,FF,1214,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,CLB,527,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,LUT,3106,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,FF,1214,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,CLB,527,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,LUT,3106,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,FF,1214,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,CLB,527,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,LUT,3106,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,FF,1214,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,CLB,527,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,LUT,3106,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,FF,1214,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,CLB,527,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,LUT,3106,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,FF,1214,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,CLB,527,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,LUT,3106,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,FF,1214,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8679335024067797,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,CLB,668,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,LUT,3825,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,FF,1519,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,CLB,668,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,LUT,3825,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,FF,1519,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,CLB,668,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,LUT,3825,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,FF,1519,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,CLB,668,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,LUT,3825,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,FF,1519,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,CLB,668,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,LUT,3825,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,FF,1519,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,CLB,668,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,LUT,3825,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,FF,1519,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,CLB,668,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,LUT,3825,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,FF,1519,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,CLB,668,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,LUT,3825,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,FF,1519,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8718403416219194,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,CLB,471,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,LUT,2888,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,FF,1214,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,CLB,471,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,LUT,2888,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,FF,1214,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,CLB,471,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,LUT,2888,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,FF,1214,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,CLB,471,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,LUT,2888,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,FF,1214,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,CLB,471,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,LUT,2888,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,FF,1214,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,CLB,471,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,LUT,2888,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,FF,1214,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,CLB,471,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,LUT,2888,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,FF,1214,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,CLB,471,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,LUT,2888,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,FF,1214,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8733746497767655,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,CLB,982,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,LUT,5984,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,FF,1364,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,CLB,982,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,LUT,5984,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,FF,1364,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,CLB,982,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,LUT,5984,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,FF,1364,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,CLB,982,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,LUT,5984,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,FF,1364,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,CLB,982,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,LUT,5984,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,FF,1364,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,CLB,982,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,LUT,5984,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,FF,1364,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,CLB,982,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,LUT,5984,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,FF,1364,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,CLB,982,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,LUT,5984,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,FF,1364,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4994478603903385,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,CLB,803,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,LUT,5067,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,FF,1353,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,CLB,803,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,LUT,5067,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,FF,1353,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,CLB,803,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,LUT,5067,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,FF,1353,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,CLB,803,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,LUT,5067,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,FF,1353,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,CLB,803,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,LUT,5067,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,FF,1353,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,CLB,803,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,LUT,5067,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,FF,1353,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,CLB,803,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,LUT,5067,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,FF,1353,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,CLB,803,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,LUT,5067,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,FF,1353,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5186224350879195,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.498570100950474,catapult,CLB,887,catapult_fpga_latency
Throughput,0.498570100950474,catapult,LUT,5695,catapult_fpga_latency
Throughput,0.498570100950474,catapult,FF,1609,catapult_fpga_latency
Throughput,0.498570100950474,catapult,DSP,0,catapult_fpga_latency
Throughput,0.498570100950474,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.498570100950474,catapult,CLB,887,catapult_fpga_latency
Throughput,0.498570100950474,catapult,LUT,5695,catapult_fpga_latency
Throughput,0.498570100950474,catapult,FF,1609,catapult_fpga_latency
Throughput,0.498570100950474,catapult,DSP,0,catapult_fpga_latency
Throughput,0.498570100950474,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.498570100950474,catapult,CLB,887,catapult_fpga_latency
Throughput,0.498570100950474,catapult,LUT,5695,catapult_fpga_latency
Throughput,0.498570100950474,catapult,FF,1609,catapult_fpga_latency
Throughput,0.498570100950474,catapult,DSP,0,catapult_fpga_latency
Throughput,0.498570100950474,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.498570100950474,catapult,CLB,887,catapult_fpga_latency
Throughput,0.498570100950474,catapult,LUT,5695,catapult_fpga_latency
Throughput,0.498570100950474,catapult,FF,1609,catapult_fpga_latency
Throughput,0.498570100950474,catapult,DSP,0,catapult_fpga_latency
Throughput,0.498570100950474,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.498570100950474,catapult,CLB,887,catapult_fpga_latency
Throughput,0.498570100950474,catapult,LUT,5695,catapult_fpga_latency
Throughput,0.498570100950474,catapult,FF,1609,catapult_fpga_latency
Throughput,0.498570100950474,catapult,DSP,0,catapult_fpga_latency
Throughput,0.498570100950474,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.498570100950474,catapult,CLB,887,catapult_fpga_latency
Throughput,0.498570100950474,catapult,LUT,5695,catapult_fpga_latency
Throughput,0.498570100950474,catapult,FF,1609,catapult_fpga_latency
Throughput,0.498570100950474,catapult,DSP,0,catapult_fpga_latency
Throughput,0.498570100950474,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.498570100950474,catapult,CLB,887,catapult_fpga_latency
Throughput,0.498570100950474,catapult,LUT,5695,catapult_fpga_latency
Throughput,0.498570100950474,catapult,FF,1609,catapult_fpga_latency
Throughput,0.498570100950474,catapult,DSP,0,catapult_fpga_latency
Throughput,0.498570100950474,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.498570100950474,catapult,CLB,887,catapult_fpga_latency
Throughput,0.498570100950474,catapult,LUT,5695,catapult_fpga_latency
Throughput,0.498570100950474,catapult,FF,1609,catapult_fpga_latency
Throughput,0.498570100950474,catapult,DSP,0,catapult_fpga_latency
Throughput,0.498570100950474,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,CLB,704,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,LUT,4502,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,FF,1344,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,CLB,704,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,LUT,4502,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,FF,1344,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,CLB,704,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,LUT,4502,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,FF,1344,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,CLB,704,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,LUT,4502,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,FF,1344,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,CLB,704,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,LUT,4502,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,FF,1344,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,CLB,704,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,LUT,4502,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,FF,1344,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,CLB,704,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,LUT,4502,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,FF,1344,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,CLB,704,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,LUT,4502,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,FF,1344,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4882726670820239,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,CLB,880,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,LUT,5563,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,FF,1587,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,DSP,0,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,CLB,880,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,LUT,5563,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,FF,1587,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,DSP,0,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,CLB,880,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,LUT,5563,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,FF,1587,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,DSP,0,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,CLB,880,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,LUT,5563,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,FF,1587,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,DSP,0,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,CLB,880,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,LUT,5563,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,FF,1587,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,DSP,0,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,CLB,880,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,LUT,5563,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,FF,1587,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,DSP,0,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,CLB,880,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,LUT,5563,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,FF,1587,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,DSP,0,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,CLB,880,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,LUT,5563,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,FF,1587,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,DSP,0,catapult_fpga_latency
Throughput,0.33793259596440894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3502699355258129,catapult,CLB,808,catapult_fpga_latency
Throughput,0.3502699355258129,catapult,LUT,5497,catapult_fpga_latency
Throughput,0.3502699355258129,catapult,FF,1592,catapult_fpga_latency
Throughput,0.3502699355258129,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3502699355258129,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.34999214267639694,catapult,CLB,808,catapult_fpga_latency
Throughput,0.34999214267639694,catapult,LUT,5487,catapult_fpga_latency
Throughput,0.34999214267639694,catapult,FF,1572,catapult_fpga_latency
Throughput,0.34999214267639694,catapult,DSP,0,catapult_fpga_latency
Throughput,0.34999214267639694,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.34999214267639694,catapult,CLB,808,catapult_fpga_latency
Throughput,0.34999214267639694,catapult,LUT,5487,catapult_fpga_latency
Throughput,0.34999214267639694,catapult,FF,1572,catapult_fpga_latency
Throughput,0.34999214267639694,catapult,DSP,0,catapult_fpga_latency
Throughput,0.34999214267639694,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.34999214267639694,catapult,CLB,808,catapult_fpga_latency
Throughput,0.34999214267639694,catapult,LUT,5487,catapult_fpga_latency
Throughput,0.34999214267639694,catapult,FF,1572,catapult_fpga_latency
Throughput,0.34999214267639694,catapult,DSP,0,catapult_fpga_latency
Throughput,0.34999214267639694,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.34999214267639694,catapult,CLB,808,catapult_fpga_latency
Throughput,0.34999214267639694,catapult,LUT,5487,catapult_fpga_latency
Throughput,0.34999214267639694,catapult,FF,1572,catapult_fpga_latency
Throughput,0.34999214267639694,catapult,DSP,0,catapult_fpga_latency
Throughput,0.34999214267639694,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.34999214267639694,catapult,CLB,808,catapult_fpga_latency
Throughput,0.34999214267639694,catapult,LUT,5487,catapult_fpga_latency
Throughput,0.34999214267639694,catapult,FF,1572,catapult_fpga_latency
Throughput,0.34999214267639694,catapult,DSP,0,catapult_fpga_latency
Throughput,0.34999214267639694,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.34999214267639694,catapult,CLB,808,catapult_fpga_latency
Throughput,0.34999214267639694,catapult,LUT,5487,catapult_fpga_latency
Throughput,0.34999214267639694,catapult,FF,1572,catapult_fpga_latency
Throughput,0.34999214267639694,catapult,DSP,0,catapult_fpga_latency
Throughput,0.34999214267639694,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.34999214267639694,catapult,CLB,808,catapult_fpga_latency
Throughput,0.34999214267639694,catapult,LUT,5487,catapult_fpga_latency
Throughput,0.34999214267639694,catapult,FF,1572,catapult_fpga_latency
Throughput,0.34999214267639694,catapult,DSP,0,catapult_fpga_latency
Throughput,0.34999214267639694,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.351665417082218,catapult,CLB,996,catapult_fpga_latency
Throughput,0.351665417082218,catapult,LUT,6333,catapult_fpga_latency
Throughput,0.351665417082218,catapult,FF,1607,catapult_fpga_latency
Throughput,0.351665417082218,catapult,DSP,0,catapult_fpga_latency
Throughput,0.351665417082218,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.351665417082218,catapult,CLB,996,catapult_fpga_latency
Throughput,0.351665417082218,catapult,LUT,6333,catapult_fpga_latency
Throughput,0.351665417082218,catapult,FF,1607,catapult_fpga_latency
Throughput,0.351665417082218,catapult,DSP,0,catapult_fpga_latency
Throughput,0.351665417082218,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.351665417082218,catapult,CLB,996,catapult_fpga_latency
Throughput,0.351665417082218,catapult,LUT,6333,catapult_fpga_latency
Throughput,0.351665417082218,catapult,FF,1607,catapult_fpga_latency
Throughput,0.351665417082218,catapult,DSP,0,catapult_fpga_latency
Throughput,0.351665417082218,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.351665417082218,catapult,CLB,996,catapult_fpga_latency
Throughput,0.351665417082218,catapult,LUT,6333,catapult_fpga_latency
Throughput,0.351665417082218,catapult,FF,1607,catapult_fpga_latency
Throughput,0.351665417082218,catapult,DSP,0,catapult_fpga_latency
Throughput,0.351665417082218,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.351665417082218,catapult,CLB,996,catapult_fpga_latency
Throughput,0.351665417082218,catapult,LUT,6333,catapult_fpga_latency
Throughput,0.351665417082218,catapult,FF,1607,catapult_fpga_latency
Throughput,0.351665417082218,catapult,DSP,0,catapult_fpga_latency
Throughput,0.351665417082218,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.351665417082218,catapult,CLB,996,catapult_fpga_latency
Throughput,0.351665417082218,catapult,LUT,6333,catapult_fpga_latency
Throughput,0.351665417082218,catapult,FF,1607,catapult_fpga_latency
Throughput,0.351665417082218,catapult,DSP,0,catapult_fpga_latency
Throughput,0.351665417082218,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.351665417082218,catapult,CLB,996,catapult_fpga_latency
Throughput,0.351665417082218,catapult,LUT,6333,catapult_fpga_latency
Throughput,0.351665417082218,catapult,FF,1607,catapult_fpga_latency
Throughput,0.351665417082218,catapult,DSP,0,catapult_fpga_latency
Throughput,0.351665417082218,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.351665417082218,catapult,CLB,996,catapult_fpga_latency
Throughput,0.351665417082218,catapult,LUT,6333,catapult_fpga_latency
Throughput,0.351665417082218,catapult,FF,1607,catapult_fpga_latency
Throughput,0.351665417082218,catapult,DSP,0,catapult_fpga_latency
Throughput,0.351665417082218,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35335489269318615,catapult,CLB,806,catapult_fpga_latency
Throughput,0.35335489269318615,catapult,LUT,5384,catapult_fpga_latency
Throughput,0.35335489269318615,catapult,FF,1560,catapult_fpga_latency
Throughput,0.35335489269318615,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35335489269318615,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35335489269318615,catapult,CLB,806,catapult_fpga_latency
Throughput,0.35335489269318615,catapult,LUT,5384,catapult_fpga_latency
Throughput,0.35335489269318615,catapult,FF,1560,catapult_fpga_latency
Throughput,0.35335489269318615,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35335489269318615,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3547751133772568,catapult,CLB,802,catapult_fpga_latency
Throughput,0.3547751133772568,catapult,LUT,5378,catapult_fpga_latency
Throughput,0.3547751133772568,catapult,FF,1556,catapult_fpga_latency
Throughput,0.3547751133772568,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3547751133772568,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35335489269318615,catapult,CLB,806,catapult_fpga_latency
Throughput,0.35335489269318615,catapult,LUT,5384,catapult_fpga_latency
Throughput,0.35335489269318615,catapult,FF,1560,catapult_fpga_latency
Throughput,0.35335489269318615,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35335489269318615,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35335489269318615,catapult,CLB,806,catapult_fpga_latency
Throughput,0.35335489269318615,catapult,LUT,5384,catapult_fpga_latency
Throughput,0.35335489269318615,catapult,FF,1560,catapult_fpga_latency
Throughput,0.35335489269318615,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35335489269318615,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35335489269318615,catapult,CLB,806,catapult_fpga_latency
Throughput,0.35335489269318615,catapult,LUT,5384,catapult_fpga_latency
Throughput,0.35335489269318615,catapult,FF,1560,catapult_fpga_latency
Throughput,0.35335489269318615,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35335489269318615,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35335489269318615,catapult,CLB,806,catapult_fpga_latency
Throughput,0.35335489269318615,catapult,LUT,5384,catapult_fpga_latency
Throughput,0.35335489269318615,catapult,FF,1560,catapult_fpga_latency
Throughput,0.35335489269318615,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35335489269318615,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35335489269318615,catapult,CLB,806,catapult_fpga_latency
Throughput,0.35335489269318615,catapult,LUT,5384,catapult_fpga_latency
Throughput,0.35335489269318615,catapult,FF,1560,catapult_fpga_latency
Throughput,0.35335489269318615,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35335489269318615,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,CLB,435,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,LUT,2711,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,FF,1358,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,CLB,435,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,LUT,2711,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,FF,1358,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,CLB,435,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,LUT,2711,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,FF,1358,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,CLB,435,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,LUT,2711,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,FF,1358,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,CLB,435,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,LUT,2711,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,FF,1358,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,CLB,435,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,LUT,2711,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,FF,1358,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,CLB,435,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,LUT,2711,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,FF,1358,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,CLB,435,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,LUT,2711,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,FF,1358,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0417621615314738,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.209211775304268,catapult,CLB,489,catapult_fpga_latency
Throughput,1.209211775304268,catapult,LUT,2757,catapult_fpga_latency
Throughput,1.209211775304268,catapult,FF,1343,catapult_fpga_latency
Throughput,1.209211775304268,catapult,DSP,0,catapult_fpga_latency
Throughput,1.209211775304268,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.209211775304268,catapult,CLB,489,catapult_fpga_latency
Throughput,1.209211775304268,catapult,LUT,2757,catapult_fpga_latency
Throughput,1.209211775304268,catapult,FF,1343,catapult_fpga_latency
Throughput,1.209211775304268,catapult,DSP,0,catapult_fpga_latency
Throughput,1.209211775304268,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.209211775304268,catapult,CLB,489,catapult_fpga_latency
Throughput,1.209211775304268,catapult,LUT,2757,catapult_fpga_latency
Throughput,1.209211775304268,catapult,FF,1343,catapult_fpga_latency
Throughput,1.209211775304268,catapult,DSP,0,catapult_fpga_latency
Throughput,1.209211775304268,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.209211775304268,catapult,CLB,489,catapult_fpga_latency
Throughput,1.209211775304268,catapult,LUT,2757,catapult_fpga_latency
Throughput,1.209211775304268,catapult,FF,1343,catapult_fpga_latency
Throughput,1.209211775304268,catapult,DSP,0,catapult_fpga_latency
Throughput,1.209211775304268,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.209211775304268,catapult,CLB,489,catapult_fpga_latency
Throughput,1.209211775304268,catapult,LUT,2757,catapult_fpga_latency
Throughput,1.209211775304268,catapult,FF,1343,catapult_fpga_latency
Throughput,1.209211775304268,catapult,DSP,0,catapult_fpga_latency
Throughput,1.209211775304268,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.209211775304268,catapult,CLB,489,catapult_fpga_latency
Throughput,1.209211775304268,catapult,LUT,2757,catapult_fpga_latency
Throughput,1.209211775304268,catapult,FF,1343,catapult_fpga_latency
Throughput,1.209211775304268,catapult,DSP,0,catapult_fpga_latency
Throughput,1.209211775304268,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.209211775304268,catapult,CLB,489,catapult_fpga_latency
Throughput,1.209211775304268,catapult,LUT,2757,catapult_fpga_latency
Throughput,1.209211775304268,catapult,FF,1343,catapult_fpga_latency
Throughput,1.209211775304268,catapult,DSP,0,catapult_fpga_latency
Throughput,1.209211775304268,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.209211775304268,catapult,CLB,489,catapult_fpga_latency
Throughput,1.209211775304268,catapult,LUT,2757,catapult_fpga_latency
Throughput,1.209211775304268,catapult,FF,1343,catapult_fpga_latency
Throughput,1.209211775304268,catapult,DSP,0,catapult_fpga_latency
Throughput,1.209211775304268,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,CLB,555,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,LUT,3285,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,FF,1569,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,CLB,555,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,LUT,3285,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,FF,1569,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,CLB,555,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,LUT,3285,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,FF,1569,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,CLB,555,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,LUT,3285,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,FF,1569,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,CLB,555,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,LUT,3285,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,FF,1569,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,CLB,555,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,LUT,3285,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,FF,1569,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,CLB,555,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,LUT,3285,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,FF,1569,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,CLB,555,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,LUT,3285,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,FF,1569,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1527404097761609,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,CLB,421,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,LUT,2590,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,FF,1336,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,CLB,421,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,LUT,2590,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,FF,1336,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,CLB,421,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,LUT,2590,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,FF,1336,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,CLB,421,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,LUT,2590,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,FF,1336,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,CLB,421,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,LUT,2590,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,FF,1336,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,CLB,421,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,LUT,2590,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,FF,1336,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,CLB,421,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,LUT,2590,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,FF,1336,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,CLB,421,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,LUT,2590,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,FF,1336,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1910688890424044,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.638754785870233,catapult,CLB,660,catapult_fpga_latency
Throughput,0.638754785870233,catapult,LUT,3920,catapult_fpga_latency
Throughput,0.638754785870233,catapult,FF,1384,catapult_fpga_latency
Throughput,0.638754785870233,catapult,DSP,0,catapult_fpga_latency
Throughput,0.638754785870233,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.638754785870233,catapult,CLB,660,catapult_fpga_latency
Throughput,0.638754785870233,catapult,LUT,3920,catapult_fpga_latency
Throughput,0.638754785870233,catapult,FF,1384,catapult_fpga_latency
Throughput,0.638754785870233,catapult,DSP,0,catapult_fpga_latency
Throughput,0.638754785870233,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.638754785870233,catapult,CLB,660,catapult_fpga_latency
Throughput,0.638754785870233,catapult,LUT,3920,catapult_fpga_latency
Throughput,0.638754785870233,catapult,FF,1384,catapult_fpga_latency
Throughput,0.638754785870233,catapult,DSP,0,catapult_fpga_latency
Throughput,0.638754785870233,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.638754785870233,catapult,CLB,660,catapult_fpga_latency
Throughput,0.638754785870233,catapult,LUT,3920,catapult_fpga_latency
Throughput,0.638754785870233,catapult,FF,1384,catapult_fpga_latency
Throughput,0.638754785870233,catapult,DSP,0,catapult_fpga_latency
Throughput,0.638754785870233,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.638754785870233,catapult,CLB,660,catapult_fpga_latency
Throughput,0.638754785870233,catapult,LUT,3920,catapult_fpga_latency
Throughput,0.638754785870233,catapult,FF,1384,catapult_fpga_latency
Throughput,0.638754785870233,catapult,DSP,0,catapult_fpga_latency
Throughput,0.638754785870233,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627516734302512,catapult,CLB,650,catapult_fpga_latency
Throughput,0.627516734302512,catapult,LUT,3918,catapult_fpga_latency
Throughput,0.627516734302512,catapult,FF,1384,catapult_fpga_latency
Throughput,0.627516734302512,catapult,DSP,0,catapult_fpga_latency
Throughput,0.627516734302512,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.638754785870233,catapult,CLB,660,catapult_fpga_latency
Throughput,0.638754785870233,catapult,LUT,3920,catapult_fpga_latency
Throughput,0.638754785870233,catapult,FF,1384,catapult_fpga_latency
Throughput,0.638754785870233,catapult,DSP,0,catapult_fpga_latency
Throughput,0.638754785870233,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.638754785870233,catapult,CLB,660,catapult_fpga_latency
Throughput,0.638754785870233,catapult,LUT,3920,catapult_fpga_latency
Throughput,0.638754785870233,catapult,FF,1384,catapult_fpga_latency
Throughput,0.638754785870233,catapult,DSP,0,catapult_fpga_latency
Throughput,0.638754785870233,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627516734302512,catapult,CLB,671,catapult_fpga_latency
Throughput,0.627516734302512,catapult,LUT,4067,catapult_fpga_latency
Throughput,0.627516734302512,catapult,FF,1377,catapult_fpga_latency
Throughput,0.627516734302512,catapult,DSP,0,catapult_fpga_latency
Throughput,0.627516734302512,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627516734302512,catapult,CLB,671,catapult_fpga_latency
Throughput,0.627516734302512,catapult,LUT,4067,catapult_fpga_latency
Throughput,0.627516734302512,catapult,FF,1377,catapult_fpga_latency
Throughput,0.627516734302512,catapult,DSP,0,catapult_fpga_latency
Throughput,0.627516734302512,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627516734302512,catapult,CLB,671,catapult_fpga_latency
Throughput,0.627516734302512,catapult,LUT,4067,catapult_fpga_latency
Throughput,0.627516734302512,catapult,FF,1377,catapult_fpga_latency
Throughput,0.627516734302512,catapult,DSP,0,catapult_fpga_latency
Throughput,0.627516734302512,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627516734302512,catapult,CLB,671,catapult_fpga_latency
Throughput,0.627516734302512,catapult,LUT,4067,catapult_fpga_latency
Throughput,0.627516734302512,catapult,FF,1377,catapult_fpga_latency
Throughput,0.627516734302512,catapult,DSP,0,catapult_fpga_latency
Throughput,0.627516734302512,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627516734302512,catapult,CLB,671,catapult_fpga_latency
Throughput,0.627516734302512,catapult,LUT,4067,catapult_fpga_latency
Throughput,0.627516734302512,catapult,FF,1377,catapult_fpga_latency
Throughput,0.627516734302512,catapult,DSP,0,catapult_fpga_latency
Throughput,0.627516734302512,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627516734302512,catapult,CLB,671,catapult_fpga_latency
Throughput,0.627516734302512,catapult,LUT,4067,catapult_fpga_latency
Throughput,0.627516734302512,catapult,FF,1377,catapult_fpga_latency
Throughput,0.627516734302512,catapult,DSP,0,catapult_fpga_latency
Throughput,0.627516734302512,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627516734302512,catapult,CLB,671,catapult_fpga_latency
Throughput,0.627516734302512,catapult,LUT,4067,catapult_fpga_latency
Throughput,0.627516734302512,catapult,FF,1377,catapult_fpga_latency
Throughput,0.627516734302512,catapult,DSP,0,catapult_fpga_latency
Throughput,0.627516734302512,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.627516734302512,catapult,CLB,671,catapult_fpga_latency
Throughput,0.627516734302512,catapult,LUT,4067,catapult_fpga_latency
Throughput,0.627516734302512,catapult,FF,1377,catapult_fpga_latency
Throughput,0.627516734302512,catapult,DSP,0,catapult_fpga_latency
Throughput,0.627516734302512,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,CLB,718,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,LUT,4489,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,FF,1600,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,CLB,718,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,LUT,4489,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,FF,1600,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,CLB,718,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,LUT,4489,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,FF,1600,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,CLB,718,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,LUT,4489,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,FF,1600,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,CLB,718,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,LUT,4489,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,FF,1600,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,CLB,718,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,LUT,4489,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,FF,1600,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,CLB,718,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,LUT,4489,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,FF,1600,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,CLB,718,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,LUT,4489,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,FF,1600,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6520405282310727,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,CLB,592,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,LUT,3827,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,FF,1361,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,CLB,592,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,LUT,3827,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,FF,1361,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,CLB,592,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,LUT,3827,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,FF,1361,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,CLB,592,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,LUT,3827,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,FF,1361,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,CLB,592,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,LUT,3827,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,FF,1361,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,CLB,592,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,LUT,3827,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,FF,1361,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,CLB,592,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,LUT,3827,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,FF,1361,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,CLB,592,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,LUT,3827,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,FF,1361,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6309068655285106,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,CLB,1010,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,LUT,5968,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,FF,1563,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,DSP,0,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,CLB,1010,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,LUT,5968,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,FF,1563,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,DSP,0,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,CLB,1010,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,LUT,5968,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,FF,1563,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,DSP,0,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,CLB,1010,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,LUT,5968,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,FF,1563,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,DSP,0,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,CLB,1010,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,LUT,5968,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,FF,1563,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,DSP,0,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,CLB,1010,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,LUT,5968,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,FF,1563,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,DSP,0,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,CLB,1010,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,LUT,5968,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,FF,1563,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,DSP,0,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,CLB,1010,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,LUT,5968,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,FF,1563,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,DSP,0,catapult_fpga_latency
Throughput,0.36464397438594864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,CLB,997,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,LUT,6081,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,FF,1562,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,CLB,997,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,LUT,6081,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,FF,1562,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,CLB,997,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,LUT,6081,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,FF,1562,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,CLB,997,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,LUT,6081,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,FF,1562,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,CLB,997,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,LUT,6081,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,FF,1562,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,CLB,997,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,LUT,6081,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,FF,1562,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,CLB,997,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,LUT,6081,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,FF,1562,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,CLB,997,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,LUT,6081,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,FF,1562,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.36277888626881916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,CLB,1124,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,LUT,6962,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,FF,1677,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,CLB,1124,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,LUT,6962,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,FF,1677,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,CLB,1124,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,LUT,6962,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,FF,1677,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,CLB,1124,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,LUT,6962,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,FF,1677,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,CLB,1124,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,LUT,6962,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,FF,1677,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,CLB,1124,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,LUT,6962,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,FF,1677,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,CLB,1124,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,LUT,6962,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,FF,1677,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,CLB,1124,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,LUT,6962,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,FF,1677,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3882659808336381,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,CLB,947,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,LUT,5884,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,FF,1544,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,CLB,947,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,LUT,5884,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,FF,1544,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,CLB,947,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,LUT,5884,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,FF,1544,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,CLB,947,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,LUT,5884,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,FF,1544,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,CLB,947,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,LUT,5884,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,FF,1544,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,CLB,947,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,LUT,5884,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,FF,1544,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,CLB,947,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,LUT,5884,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,FF,1544,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,CLB,947,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,LUT,5884,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,FF,1544,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3569963611360909,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,CLB,1097,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,LUT,6967,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,FF,1521,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,CLB,1097,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,LUT,6967,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,FF,1521,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,CLB,1097,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,LUT,6967,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,FF,1521,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,CLB,1097,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,LUT,6967,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,FF,1521,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,CLB,1097,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,LUT,6967,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,FF,1521,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,CLB,1097,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,LUT,6967,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,FF,1521,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,CLB,1097,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,LUT,6967,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,FF,1521,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,CLB,1097,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,LUT,6967,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,FF,1521,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24981969263683934,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,CLB,1094,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,LUT,6698,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,FF,1514,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,CLB,1094,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,LUT,6698,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,FF,1514,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,CLB,1094,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,LUT,6698,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,FF,1514,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,CLB,1094,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,LUT,6698,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,FF,1514,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,CLB,1094,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,LUT,6698,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,FF,1514,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,CLB,1094,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,LUT,6698,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,FF,1514,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,CLB,1094,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,LUT,6698,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,FF,1514,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,CLB,1094,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,LUT,6698,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,FF,1514,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2710983658732702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,CLB,1208,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,LUT,7443,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,FF,1539,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,CLB,1208,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,LUT,7443,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,FF,1539,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,CLB,1208,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,LUT,7443,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,FF,1539,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,CLB,1208,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,LUT,7443,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,FF,1539,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,CLB,1208,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,LUT,7443,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,FF,1539,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,CLB,1208,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,LUT,7443,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,FF,1539,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,CLB,1208,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,LUT,7443,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,FF,1539,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,CLB,1208,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,LUT,7443,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,FF,1539,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2519110602810572,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,CLB,1316,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,LUT,7274,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,FF,1500,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,CLB,1316,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,LUT,7274,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,FF,1500,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,CLB,1316,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,LUT,7274,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,FF,1500,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,CLB,1316,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,LUT,7274,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,FF,1500,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,CLB,1316,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,LUT,7274,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,FF,1500,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,CLB,1316,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,LUT,7274,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,FF,1500,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,CLB,1316,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,LUT,7274,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,FF,1500,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,CLB,1316,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,LUT,7274,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,FF,1500,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26565907492728247,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.337096487385555,catapult,CLB,353,catapult_fpga_latency
Throughput,4.337096487385555,catapult,LUT,2071,catapult_fpga_latency
Throughput,4.337096487385555,catapult,FF,1228,catapult_fpga_latency
Throughput,4.337096487385555,catapult,DSP,0,catapult_fpga_latency
Throughput,4.337096487385555,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.337096487385555,catapult,CLB,353,catapult_fpga_latency
Throughput,4.337096487385555,catapult,LUT,2071,catapult_fpga_latency
Throughput,4.337096487385555,catapult,FF,1228,catapult_fpga_latency
Throughput,4.337096487385555,catapult,DSP,0,catapult_fpga_latency
Throughput,4.337096487385555,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.337096487385555,catapult,CLB,353,catapult_fpga_latency
Throughput,4.337096487385555,catapult,LUT,2071,catapult_fpga_latency
Throughput,4.337096487385555,catapult,FF,1228,catapult_fpga_latency
Throughput,4.337096487385555,catapult,DSP,0,catapult_fpga_latency
Throughput,4.337096487385555,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.337096487385555,catapult,CLB,353,catapult_fpga_latency
Throughput,4.337096487385555,catapult,LUT,2071,catapult_fpga_latency
Throughput,4.337096487385555,catapult,FF,1228,catapult_fpga_latency
Throughput,4.337096487385555,catapult,DSP,0,catapult_fpga_latency
Throughput,4.337096487385555,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.337096487385555,catapult,CLB,353,catapult_fpga_latency
Throughput,4.337096487385555,catapult,LUT,2071,catapult_fpga_latency
Throughput,4.337096487385555,catapult,FF,1228,catapult_fpga_latency
Throughput,4.337096487385555,catapult,DSP,0,catapult_fpga_latency
Throughput,4.337096487385555,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.337096487385555,catapult,CLB,353,catapult_fpga_latency
Throughput,4.337096487385555,catapult,LUT,2071,catapult_fpga_latency
Throughput,4.337096487385555,catapult,FF,1228,catapult_fpga_latency
Throughput,4.337096487385555,catapult,DSP,0,catapult_fpga_latency
Throughput,4.337096487385555,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.337096487385555,catapult,CLB,353,catapult_fpga_latency
Throughput,4.337096487385555,catapult,LUT,2071,catapult_fpga_latency
Throughput,4.337096487385555,catapult,FF,1228,catapult_fpga_latency
Throughput,4.337096487385555,catapult,DSP,0,catapult_fpga_latency
Throughput,4.337096487385555,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.337096487385555,catapult,CLB,353,catapult_fpga_latency
Throughput,4.337096487385555,catapult,LUT,2071,catapult_fpga_latency
Throughput,4.337096487385555,catapult,FF,1228,catapult_fpga_latency
Throughput,4.337096487385555,catapult,DSP,0,catapult_fpga_latency
Throughput,4.337096487385555,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,CLB,353,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,LUT,2172,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,FF,1227,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,DSP,0,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,CLB,353,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,LUT,2172,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,FF,1227,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,DSP,0,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,CLB,353,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,LUT,2172,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,FF,1227,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,DSP,0,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,CLB,353,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,LUT,2172,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,FF,1227,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,DSP,0,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,CLB,353,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,LUT,2172,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,FF,1227,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,DSP,0,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,CLB,353,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,LUT,2172,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,FF,1227,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,DSP,0,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,CLB,353,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,LUT,2172,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,FF,1227,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,DSP,0,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,CLB,353,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,LUT,2172,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,FF,1227,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,DSP,0,catapult_fpga_latency
Throughput,3.7336977422329753,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,CLB,508,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,LUT,3238,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,FF,1441,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,DSP,0,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,CLB,508,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,LUT,3238,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,FF,1441,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,DSP,0,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,CLB,508,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,LUT,3238,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,FF,1441,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,DSP,0,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,CLB,508,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,LUT,3238,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,FF,1441,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,DSP,0,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,CLB,508,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,LUT,3238,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,FF,1441,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,DSP,0,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,CLB,508,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,LUT,3238,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,FF,1441,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,DSP,0,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,CLB,508,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,LUT,3238,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,FF,1441,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,DSP,0,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,CLB,508,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,LUT,3238,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,FF,1441,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,DSP,0,catapult_fpga_latency
Throughput,3.7075485688862524,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.849396222202548,catapult,CLB,302,catapult_fpga_latency
Throughput,3.849396222202548,catapult,LUT,1925,catapult_fpga_latency
Throughput,3.849396222202548,catapult,FF,1215,catapult_fpga_latency
Throughput,3.849396222202548,catapult,DSP,0,catapult_fpga_latency
Throughput,3.849396222202548,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.849396222202548,catapult,CLB,302,catapult_fpga_latency
Throughput,3.849396222202548,catapult,LUT,1925,catapult_fpga_latency
Throughput,3.849396222202548,catapult,FF,1215,catapult_fpga_latency
Throughput,3.849396222202548,catapult,DSP,0,catapult_fpga_latency
Throughput,3.849396222202548,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.849396222202548,catapult,CLB,302,catapult_fpga_latency
Throughput,3.849396222202548,catapult,LUT,1925,catapult_fpga_latency
Throughput,3.849396222202548,catapult,FF,1215,catapult_fpga_latency
Throughput,3.849396222202548,catapult,DSP,0,catapult_fpga_latency
Throughput,3.849396222202548,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.849396222202548,catapult,CLB,302,catapult_fpga_latency
Throughput,3.849396222202548,catapult,LUT,1925,catapult_fpga_latency
Throughput,3.849396222202548,catapult,FF,1215,catapult_fpga_latency
Throughput,3.849396222202548,catapult,DSP,0,catapult_fpga_latency
Throughput,3.849396222202548,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.849396222202548,catapult,CLB,302,catapult_fpga_latency
Throughput,3.849396222202548,catapult,LUT,1925,catapult_fpga_latency
Throughput,3.849396222202548,catapult,FF,1215,catapult_fpga_latency
Throughput,3.849396222202548,catapult,DSP,0,catapult_fpga_latency
Throughput,3.849396222202548,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.849396222202548,catapult,CLB,302,catapult_fpga_latency
Throughput,3.849396222202548,catapult,LUT,1925,catapult_fpga_latency
Throughput,3.849396222202548,catapult,FF,1215,catapult_fpga_latency
Throughput,3.849396222202548,catapult,DSP,0,catapult_fpga_latency
Throughput,3.849396222202548,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.849396222202548,catapult,CLB,302,catapult_fpga_latency
Throughput,3.849396222202548,catapult,LUT,1925,catapult_fpga_latency
Throughput,3.849396222202548,catapult,FF,1215,catapult_fpga_latency
Throughput,3.849396222202548,catapult,DSP,0,catapult_fpga_latency
Throughput,3.849396222202548,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.849396222202548,catapult,CLB,302,catapult_fpga_latency
Throughput,3.849396222202548,catapult,LUT,1925,catapult_fpga_latency
Throughput,3.849396222202548,catapult,FF,1215,catapult_fpga_latency
Throughput,3.849396222202548,catapult,DSP,0,catapult_fpga_latency
Throughput,3.849396222202548,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,CLB,529,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,LUT,3108,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,FF,1245,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,CLB,529,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,LUT,3108,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,FF,1245,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,CLB,529,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,LUT,3108,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,FF,1245,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,CLB,529,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,LUT,3108,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,FF,1245,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,CLB,529,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,LUT,3108,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,FF,1245,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,CLB,529,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,LUT,3108,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,FF,1245,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,CLB,529,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,LUT,3108,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,FF,1245,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,CLB,529,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,LUT,3108,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,FF,1245,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7306247901617444,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7128977776864232,catapult,CLB,523,catapult_fpga_latency
Throughput,1.7128977776864232,catapult,LUT,2979,catapult_fpga_latency
Throughput,1.7128977776864232,catapult,FF,1234,catapult_fpga_latency
Throughput,1.7128977776864232,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7128977776864232,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7128977776864232,catapult,CLB,523,catapult_fpga_latency
Throughput,1.7128977776864232,catapult,LUT,2979,catapult_fpga_latency
Throughput,1.7128977776864232,catapult,FF,1234,catapult_fpga_latency
Throughput,1.7128977776864232,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7128977776864232,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7128977776864232,catapult,CLB,523,catapult_fpga_latency
Throughput,1.7128977776864232,catapult,LUT,2979,catapult_fpga_latency
Throughput,1.7128977776864232,catapult,FF,1234,catapult_fpga_latency
Throughput,1.7128977776864232,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7128977776864232,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7128977776864232,catapult,CLB,523,catapult_fpga_latency
Throughput,1.7128977776864232,catapult,LUT,2979,catapult_fpga_latency
Throughput,1.7128977776864232,catapult,FF,1234,catapult_fpga_latency
Throughput,1.7128977776864232,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7128977776864232,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7128977776864232,catapult,CLB,523,catapult_fpga_latency
Throughput,1.7128977776864232,catapult,LUT,2979,catapult_fpga_latency
Throughput,1.7128977776864232,catapult,FF,1234,catapult_fpga_latency
Throughput,1.7128977776864232,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7128977776864232,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6735533386552328,catapult,CLB,522,catapult_fpga_latency
Throughput,1.6735533386552328,catapult,LUT,2980,catapult_fpga_latency
Throughput,1.6735533386552328,catapult,FF,1234,catapult_fpga_latency
Throughput,1.6735533386552328,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6735533386552328,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7128977776864232,catapult,CLB,523,catapult_fpga_latency
Throughput,1.7128977776864232,catapult,LUT,2979,catapult_fpga_latency
Throughput,1.7128977776864232,catapult,FF,1234,catapult_fpga_latency
Throughput,1.7128977776864232,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7128977776864232,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7128977776864232,catapult,CLB,523,catapult_fpga_latency
Throughput,1.7128977776864232,catapult,LUT,2979,catapult_fpga_latency
Throughput,1.7128977776864232,catapult,FF,1234,catapult_fpga_latency
Throughput,1.7128977776864232,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7128977776864232,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,CLB,577,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,LUT,3538,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,FF,1454,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,CLB,577,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,LUT,3538,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,FF,1454,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,CLB,577,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,LUT,3538,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,FF,1454,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,CLB,577,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,LUT,3538,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,FF,1454,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,CLB,577,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,LUT,3538,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,FF,1454,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,CLB,577,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,LUT,3538,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,FF,1454,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,CLB,577,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,LUT,3538,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,FF,1454,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,CLB,577,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,LUT,3538,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,FF,1454,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7020668197392095,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.716042942258587,catapult,CLB,437,catapult_fpga_latency
Throughput,1.716042942258587,catapult,LUT,2759,catapult_fpga_latency
Throughput,1.716042942258587,catapult,FF,1226,catapult_fpga_latency
Throughput,1.716042942258587,catapult,DSP,0,catapult_fpga_latency
Throughput,1.716042942258587,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.716042942258587,catapult,CLB,437,catapult_fpga_latency
Throughput,1.716042942258587,catapult,LUT,2759,catapult_fpga_latency
Throughput,1.716042942258587,catapult,FF,1226,catapult_fpga_latency
Throughput,1.716042942258587,catapult,DSP,0,catapult_fpga_latency
Throughput,1.716042942258587,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.716042942258587,catapult,CLB,437,catapult_fpga_latency
Throughput,1.716042942258587,catapult,LUT,2759,catapult_fpga_latency
Throughput,1.716042942258587,catapult,FF,1226,catapult_fpga_latency
Throughput,1.716042942258587,catapult,DSP,0,catapult_fpga_latency
Throughput,1.716042942258587,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.716042942258587,catapult,CLB,437,catapult_fpga_latency
Throughput,1.716042942258587,catapult,LUT,2759,catapult_fpga_latency
Throughput,1.716042942258587,catapult,FF,1226,catapult_fpga_latency
Throughput,1.716042942258587,catapult,DSP,0,catapult_fpga_latency
Throughput,1.716042942258587,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.716042942258587,catapult,CLB,437,catapult_fpga_latency
Throughput,1.716042942258587,catapult,LUT,2759,catapult_fpga_latency
Throughput,1.716042942258587,catapult,FF,1226,catapult_fpga_latency
Throughput,1.716042942258587,catapult,DSP,0,catapult_fpga_latency
Throughput,1.716042942258587,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.716042942258587,catapult,CLB,437,catapult_fpga_latency
Throughput,1.716042942258587,catapult,LUT,2759,catapult_fpga_latency
Throughput,1.716042942258587,catapult,FF,1226,catapult_fpga_latency
Throughput,1.716042942258587,catapult,DSP,0,catapult_fpga_latency
Throughput,1.716042942258587,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.716042942258587,catapult,CLB,437,catapult_fpga_latency
Throughput,1.716042942258587,catapult,LUT,2759,catapult_fpga_latency
Throughput,1.716042942258587,catapult,FF,1226,catapult_fpga_latency
Throughput,1.716042942258587,catapult,DSP,0,catapult_fpga_latency
Throughput,1.716042942258587,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.716042942258587,catapult,CLB,437,catapult_fpga_latency
Throughput,1.716042942258587,catapult,LUT,2759,catapult_fpga_latency
Throughput,1.716042942258587,catapult,FF,1226,catapult_fpga_latency
Throughput,1.716042942258587,catapult,DSP,0,catapult_fpga_latency
Throughput,1.716042942258587,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1411604003647149,catapult,CLB,790,catapult_fpga_latency
Throughput,1.1411604003647149,catapult,LUT,5019,catapult_fpga_latency
Throughput,1.1411604003647149,catapult,FF,1360,catapult_fpga_latency
Throughput,1.1411604003647149,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1411604003647149,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.139555687237546,catapult,CLB,797,catapult_fpga_latency
Throughput,1.139555687237546,catapult,LUT,5020,catapult_fpga_latency
Throughput,1.139555687237546,catapult,FF,1356,catapult_fpga_latency
Throughput,1.139555687237546,catapult,DSP,0,catapult_fpga_latency
Throughput,1.139555687237546,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.139555687237546,catapult,CLB,797,catapult_fpga_latency
Throughput,1.139555687237546,catapult,LUT,5020,catapult_fpga_latency
Throughput,1.139555687237546,catapult,FF,1356,catapult_fpga_latency
Throughput,1.139555687237546,catapult,DSP,0,catapult_fpga_latency
Throughput,1.139555687237546,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.139555687237546,catapult,CLB,797,catapult_fpga_latency
Throughput,1.139555687237546,catapult,LUT,5020,catapult_fpga_latency
Throughput,1.139555687237546,catapult,FF,1356,catapult_fpga_latency
Throughput,1.139555687237546,catapult,DSP,0,catapult_fpga_latency
Throughput,1.139555687237546,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.139555687237546,catapult,CLB,797,catapult_fpga_latency
Throughput,1.139555687237546,catapult,LUT,5020,catapult_fpga_latency
Throughput,1.139555687237546,catapult,FF,1356,catapult_fpga_latency
Throughput,1.139555687237546,catapult,DSP,0,catapult_fpga_latency
Throughput,1.139555687237546,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.139555687237546,catapult,CLB,797,catapult_fpga_latency
Throughput,1.139555687237546,catapult,LUT,5020,catapult_fpga_latency
Throughput,1.139555687237546,catapult,FF,1356,catapult_fpga_latency
Throughput,1.139555687237546,catapult,DSP,0,catapult_fpga_latency
Throughput,1.139555687237546,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.139555687237546,catapult,CLB,797,catapult_fpga_latency
Throughput,1.139555687237546,catapult,LUT,5020,catapult_fpga_latency
Throughput,1.139555687237546,catapult,FF,1356,catapult_fpga_latency
Throughput,1.139555687237546,catapult,DSP,0,catapult_fpga_latency
Throughput,1.139555687237546,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.139555687237546,catapult,CLB,797,catapult_fpga_latency
Throughput,1.139555687237546,catapult,LUT,5020,catapult_fpga_latency
Throughput,1.139555687237546,catapult,FF,1356,catapult_fpga_latency
Throughput,1.139555687237546,catapult,DSP,0,catapult_fpga_latency
Throughput,1.139555687237546,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,CLB,719,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,LUT,4823,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,FF,1342,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,CLB,719,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,LUT,4823,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,FF,1342,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,CLB,719,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,LUT,4823,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,FF,1342,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,CLB,719,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,LUT,4823,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,FF,1342,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,CLB,719,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,LUT,4823,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,FF,1342,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,CLB,719,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,LUT,4823,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,FF,1342,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,CLB,719,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,LUT,4823,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,FF,1342,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,CLB,719,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,LUT,4823,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,FF,1342,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1224238968537337,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,CLB,943,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,LUT,6274,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,FF,1505,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,CLB,943,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,LUT,6274,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,FF,1505,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,CLB,943,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,LUT,6274,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,FF,1505,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,CLB,943,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,LUT,6274,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,FF,1505,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,CLB,943,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,LUT,6274,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,FF,1505,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,CLB,943,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,LUT,6274,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,FF,1505,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,CLB,943,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,LUT,6274,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,FF,1505,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,CLB,943,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,LUT,6274,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,FF,1505,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1191040005729813,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.175563329947711,catapult,CLB,729,catapult_fpga_latency
Throughput,1.175563329947711,catapult,LUT,4642,catapult_fpga_latency
Throughput,1.175563329947711,catapult,FF,1340,catapult_fpga_latency
Throughput,1.175563329947711,catapult,DSP,0,catapult_fpga_latency
Throughput,1.175563329947711,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.175563329947711,catapult,CLB,729,catapult_fpga_latency
Throughput,1.175563329947711,catapult,LUT,4642,catapult_fpga_latency
Throughput,1.175563329947711,catapult,FF,1340,catapult_fpga_latency
Throughput,1.175563329947711,catapult,DSP,0,catapult_fpga_latency
Throughput,1.175563329947711,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.175563329947711,catapult,CLB,729,catapult_fpga_latency
Throughput,1.175563329947711,catapult,LUT,4642,catapult_fpga_latency
Throughput,1.175563329947711,catapult,FF,1340,catapult_fpga_latency
Throughput,1.175563329947711,catapult,DSP,0,catapult_fpga_latency
Throughput,1.175563329947711,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.175563329947711,catapult,CLB,729,catapult_fpga_latency
Throughput,1.175563329947711,catapult,LUT,4642,catapult_fpga_latency
Throughput,1.175563329947711,catapult,FF,1340,catapult_fpga_latency
Throughput,1.175563329947711,catapult,DSP,0,catapult_fpga_latency
Throughput,1.175563329947711,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.175563329947711,catapult,CLB,729,catapult_fpga_latency
Throughput,1.175563329947711,catapult,LUT,4642,catapult_fpga_latency
Throughput,1.175563329947711,catapult,FF,1340,catapult_fpga_latency
Throughput,1.175563329947711,catapult,DSP,0,catapult_fpga_latency
Throughput,1.175563329947711,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.175563329947711,catapult,CLB,729,catapult_fpga_latency
Throughput,1.175563329947711,catapult,LUT,4642,catapult_fpga_latency
Throughput,1.175563329947711,catapult,FF,1340,catapult_fpga_latency
Throughput,1.175563329947711,catapult,DSP,0,catapult_fpga_latency
Throughput,1.175563329947711,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.175563329947711,catapult,CLB,729,catapult_fpga_latency
Throughput,1.175563329947711,catapult,LUT,4642,catapult_fpga_latency
Throughput,1.175563329947711,catapult,FF,1340,catapult_fpga_latency
Throughput,1.175563329947711,catapult,DSP,0,catapult_fpga_latency
Throughput,1.175563329947711,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.175563329947711,catapult,CLB,729,catapult_fpga_latency
Throughput,1.175563329947711,catapult,LUT,4642,catapult_fpga_latency
Throughput,1.175563329947711,catapult,FF,1340,catapult_fpga_latency
Throughput,1.175563329947711,catapult,DSP,0,catapult_fpga_latency
Throughput,1.175563329947711,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,CLB,873,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,LUT,5794,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,FF,1480,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,CLB,873,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,LUT,5794,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,FF,1480,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,CLB,873,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,LUT,5794,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,FF,1480,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,CLB,873,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,LUT,5794,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,FF,1480,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,CLB,873,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,LUT,5794,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,FF,1480,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,CLB,873,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,LUT,5794,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,FF,1480,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,CLB,873,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,LUT,5794,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,FF,1480,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,CLB,873,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,LUT,5794,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,FF,1480,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6896057110386565,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6543333553625563,catapult,CLB,871,catapult_fpga_latency
Throughput,0.6543333553625563,catapult,LUT,5727,catapult_fpga_latency
Throughput,0.6543333553625563,catapult,FF,1464,catapult_fpga_latency
Throughput,0.6543333553625563,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6543333553625563,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6543333553625563,catapult,CLB,871,catapult_fpga_latency
Throughput,0.6543333553625563,catapult,LUT,5727,catapult_fpga_latency
Throughput,0.6543333553625563,catapult,FF,1464,catapult_fpga_latency
Throughput,0.6543333553625563,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6543333553625563,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6607005407833927,catapult,CLB,868,catapult_fpga_latency
Throughput,0.6607005407833927,catapult,LUT,5723,catapult_fpga_latency
Throughput,0.6607005407833927,catapult,FF,1467,catapult_fpga_latency
Throughput,0.6607005407833927,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6607005407833927,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6543333553625563,catapult,CLB,871,catapult_fpga_latency
Throughput,0.6543333553625563,catapult,LUT,5727,catapult_fpga_latency
Throughput,0.6543333553625563,catapult,FF,1464,catapult_fpga_latency
Throughput,0.6543333553625563,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6543333553625563,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6543333553625563,catapult,CLB,871,catapult_fpga_latency
Throughput,0.6543333553625563,catapult,LUT,5727,catapult_fpga_latency
Throughput,0.6543333553625563,catapult,FF,1464,catapult_fpga_latency
Throughput,0.6543333553625563,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6543333553625563,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6543333553625563,catapult,CLB,871,catapult_fpga_latency
Throughput,0.6543333553625563,catapult,LUT,5727,catapult_fpga_latency
Throughput,0.6543333553625563,catapult,FF,1464,catapult_fpga_latency
Throughput,0.6543333553625563,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6543333553625563,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6543333553625563,catapult,CLB,871,catapult_fpga_latency
Throughput,0.6543333553625563,catapult,LUT,5727,catapult_fpga_latency
Throughput,0.6543333553625563,catapult,FF,1464,catapult_fpga_latency
Throughput,0.6543333553625563,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6543333553625563,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6543333553625563,catapult,CLB,871,catapult_fpga_latency
Throughput,0.6543333553625563,catapult,LUT,5727,catapult_fpga_latency
Throughput,0.6543333553625563,catapult,FF,1464,catapult_fpga_latency
Throughput,0.6543333553625563,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6543333553625563,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,CLB,1045,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,LUT,6653,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,FF,1510,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,CLB,1045,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,LUT,6653,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,FF,1510,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,CLB,1045,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,LUT,6653,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,FF,1510,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,CLB,1045,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,LUT,6653,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,FF,1510,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,CLB,1045,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,LUT,6653,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,FF,1510,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,CLB,1045,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,LUT,6653,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,FF,1510,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,CLB,1045,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,LUT,6653,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,FF,1510,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,CLB,1045,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,LUT,6653,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,FF,1510,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6410281065183584,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,CLB,890,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,LUT,5726,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,FF,1469,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,CLB,890,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,LUT,5726,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,FF,1469,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,CLB,890,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,LUT,5726,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,FF,1469,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,CLB,890,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,LUT,5726,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,FF,1469,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,CLB,890,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,LUT,5726,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,FF,1469,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,CLB,890,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,LUT,5726,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,FF,1469,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,CLB,890,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,LUT,5726,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,FF,1469,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,CLB,890,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,LUT,5726,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,FF,1469,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6869231133828422,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,CLB,455,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,LUT,2586,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,FF,1276,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,DSP,0,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,CLB,455,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,LUT,2586,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,FF,1276,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,DSP,0,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,CLB,455,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,LUT,2586,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,FF,1276,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,DSP,0,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,CLB,455,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,LUT,2586,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,FF,1276,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,DSP,0,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,CLB,455,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,LUT,2586,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,FF,1276,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,DSP,0,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,CLB,455,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,LUT,2586,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,FF,1276,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,DSP,0,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,CLB,455,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,LUT,2586,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,FF,1276,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,DSP,0,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,CLB,455,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,LUT,2586,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,FF,1276,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,DSP,0,catapult_fpga_latency
Throughput,2.4003667760433793,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,CLB,412,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,LUT,2697,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,FF,1270,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,DSP,0,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,CLB,412,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,LUT,2697,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,FF,1270,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,DSP,0,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,CLB,412,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,LUT,2697,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,FF,1270,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,DSP,0,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,CLB,412,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,LUT,2697,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,FF,1270,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,DSP,0,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,CLB,412,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,LUT,2697,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,FF,1270,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,DSP,0,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,CLB,412,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,LUT,2697,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,FF,1270,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,DSP,0,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,CLB,412,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,LUT,2697,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,FF,1270,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,DSP,0,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,CLB,412,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,LUT,2697,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,FF,1270,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,DSP,0,catapult_fpga_latency
Throughput,2.1510187224669606,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.204566097300729,catapult,CLB,529,catapult_fpga_latency
Throughput,2.204566097300729,catapult,LUT,3007,catapult_fpga_latency
Throughput,2.204566097300729,catapult,FF,1476,catapult_fpga_latency
Throughput,2.204566097300729,catapult,DSP,0,catapult_fpga_latency
Throughput,2.204566097300729,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.204566097300729,catapult,CLB,529,catapult_fpga_latency
Throughput,2.204566097300729,catapult,LUT,3007,catapult_fpga_latency
Throughput,2.204566097300729,catapult,FF,1476,catapult_fpga_latency
Throughput,2.204566097300729,catapult,DSP,0,catapult_fpga_latency
Throughput,2.204566097300729,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.204566097300729,catapult,CLB,529,catapult_fpga_latency
Throughput,2.204566097300729,catapult,LUT,3007,catapult_fpga_latency
Throughput,2.204566097300729,catapult,FF,1476,catapult_fpga_latency
Throughput,2.204566097300729,catapult,DSP,0,catapult_fpga_latency
Throughput,2.204566097300729,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.204566097300729,catapult,CLB,529,catapult_fpga_latency
Throughput,2.204566097300729,catapult,LUT,3007,catapult_fpga_latency
Throughput,2.204566097300729,catapult,FF,1476,catapult_fpga_latency
Throughput,2.204566097300729,catapult,DSP,0,catapult_fpga_latency
Throughput,2.204566097300729,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.204566097300729,catapult,CLB,529,catapult_fpga_latency
Throughput,2.204566097300729,catapult,LUT,3007,catapult_fpga_latency
Throughput,2.204566097300729,catapult,FF,1476,catapult_fpga_latency
Throughput,2.204566097300729,catapult,DSP,0,catapult_fpga_latency
Throughput,2.204566097300729,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.204566097300729,catapult,CLB,529,catapult_fpga_latency
Throughput,2.204566097300729,catapult,LUT,3007,catapult_fpga_latency
Throughput,2.204566097300729,catapult,FF,1476,catapult_fpga_latency
Throughput,2.204566097300729,catapult,DSP,0,catapult_fpga_latency
Throughput,2.204566097300729,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.204566097300729,catapult,CLB,529,catapult_fpga_latency
Throughput,2.204566097300729,catapult,LUT,3007,catapult_fpga_latency
Throughput,2.204566097300729,catapult,FF,1476,catapult_fpga_latency
Throughput,2.204566097300729,catapult,DSP,0,catapult_fpga_latency
Throughput,2.204566097300729,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.204566097300729,catapult,CLB,529,catapult_fpga_latency
Throughput,2.204566097300729,catapult,LUT,3007,catapult_fpga_latency
Throughput,2.204566097300729,catapult,FF,1476,catapult_fpga_latency
Throughput,2.204566097300729,catapult,DSP,0,catapult_fpga_latency
Throughput,2.204566097300729,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.09005634791914,catapult,CLB,350,catapult_fpga_latency
Throughput,2.09005634791914,catapult,LUT,2251,catapult_fpga_latency
Throughput,2.09005634791914,catapult,FF,1248,catapult_fpga_latency
Throughput,2.09005634791914,catapult,DSP,0,catapult_fpga_latency
Throughput,2.09005634791914,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.09005634791914,catapult,CLB,350,catapult_fpga_latency
Throughput,2.09005634791914,catapult,LUT,2251,catapult_fpga_latency
Throughput,2.09005634791914,catapult,FF,1248,catapult_fpga_latency
Throughput,2.09005634791914,catapult,DSP,0,catapult_fpga_latency
Throughput,2.09005634791914,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.09005634791914,catapult,CLB,350,catapult_fpga_latency
Throughput,2.09005634791914,catapult,LUT,2251,catapult_fpga_latency
Throughput,2.09005634791914,catapult,FF,1248,catapult_fpga_latency
Throughput,2.09005634791914,catapult,DSP,0,catapult_fpga_latency
Throughput,2.09005634791914,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.09005634791914,catapult,CLB,350,catapult_fpga_latency
Throughput,2.09005634791914,catapult,LUT,2251,catapult_fpga_latency
Throughput,2.09005634791914,catapult,FF,1248,catapult_fpga_latency
Throughput,2.09005634791914,catapult,DSP,0,catapult_fpga_latency
Throughput,2.09005634791914,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.09005634791914,catapult,CLB,350,catapult_fpga_latency
Throughput,2.09005634791914,catapult,LUT,2251,catapult_fpga_latency
Throughput,2.09005634791914,catapult,FF,1248,catapult_fpga_latency
Throughput,2.09005634791914,catapult,DSP,0,catapult_fpga_latency
Throughput,2.09005634791914,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.09005634791914,catapult,CLB,350,catapult_fpga_latency
Throughput,2.09005634791914,catapult,LUT,2251,catapult_fpga_latency
Throughput,2.09005634791914,catapult,FF,1248,catapult_fpga_latency
Throughput,2.09005634791914,catapult,DSP,0,catapult_fpga_latency
Throughput,2.09005634791914,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.09005634791914,catapult,CLB,350,catapult_fpga_latency
Throughput,2.09005634791914,catapult,LUT,2251,catapult_fpga_latency
Throughput,2.09005634791914,catapult,FF,1248,catapult_fpga_latency
Throughput,2.09005634791914,catapult,DSP,0,catapult_fpga_latency
Throughput,2.09005634791914,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.09005634791914,catapult,CLB,350,catapult_fpga_latency
Throughput,2.09005634791914,catapult,LUT,2251,catapult_fpga_latency
Throughput,2.09005634791914,catapult,FF,1248,catapult_fpga_latency
Throughput,2.09005634791914,catapult,DSP,0,catapult_fpga_latency
Throughput,2.09005634791914,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,CLB,578,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,LUT,3513,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,FF,1281,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,CLB,578,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,LUT,3513,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,FF,1281,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,CLB,578,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,LUT,3513,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,FF,1281,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,CLB,578,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,LUT,3513,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,FF,1281,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,CLB,578,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,LUT,3513,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,FF,1281,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,CLB,578,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,LUT,3513,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,FF,1281,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,CLB,578,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,LUT,3513,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,FF,1281,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,CLB,578,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,LUT,3513,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,FF,1281,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2660535591297655,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,CLB,560,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,LUT,3452,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,FF,1272,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,CLB,560,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,LUT,3452,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,FF,1272,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,CLB,560,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,LUT,3452,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,FF,1272,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,CLB,560,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,LUT,3452,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,FF,1272,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,CLB,560,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,LUT,3452,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,FF,1272,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,CLB,560,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,LUT,3452,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,FF,1272,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,CLB,560,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,LUT,3452,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,FF,1272,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,CLB,560,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,LUT,3452,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,FF,1272,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2737750105723327,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2453982534534893,catapult,CLB,705,catapult_fpga_latency
Throughput,1.2453982534534893,catapult,LUT,4226,catapult_fpga_latency
Throughput,1.2453982534534893,catapult,FF,1510,catapult_fpga_latency
Throughput,1.2453982534534893,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2453982534534893,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2453982534534893,catapult,CLB,705,catapult_fpga_latency
Throughput,1.2453982534534893,catapult,LUT,4226,catapult_fpga_latency
Throughput,1.2453982534534893,catapult,FF,1510,catapult_fpga_latency
Throughput,1.2453982534534893,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2453982534534893,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2453982534534893,catapult,CLB,705,catapult_fpga_latency
Throughput,1.2453982534534893,catapult,LUT,4226,catapult_fpga_latency
Throughput,1.2453982534534893,catapult,FF,1510,catapult_fpga_latency
Throughput,1.2453982534534893,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2453982534534893,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2511557551288002,catapult,CLB,709,catapult_fpga_latency
Throughput,1.2511557551288002,catapult,LUT,4220,catapult_fpga_latency
Throughput,1.2511557551288002,catapult,FF,1510,catapult_fpga_latency
Throughput,1.2511557551288002,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2511557551288002,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2453982534534893,catapult,CLB,705,catapult_fpga_latency
Throughput,1.2453982534534893,catapult,LUT,4226,catapult_fpga_latency
Throughput,1.2453982534534893,catapult,FF,1510,catapult_fpga_latency
Throughput,1.2453982534534893,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2453982534534893,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2453982534534893,catapult,CLB,705,catapult_fpga_latency
Throughput,1.2453982534534893,catapult,LUT,4226,catapult_fpga_latency
Throughput,1.2453982534534893,catapult,FF,1510,catapult_fpga_latency
Throughput,1.2453982534534893,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2453982534534893,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2453982534534893,catapult,CLB,705,catapult_fpga_latency
Throughput,1.2453982534534893,catapult,LUT,4226,catapult_fpga_latency
Throughput,1.2453982534534893,catapult,FF,1510,catapult_fpga_latency
Throughput,1.2453982534534893,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2453982534534893,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2453982534534893,catapult,CLB,705,catapult_fpga_latency
Throughput,1.2453982534534893,catapult,LUT,4226,catapult_fpga_latency
Throughput,1.2453982534534893,catapult,FF,1510,catapult_fpga_latency
Throughput,1.2453982534534893,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2453982534534893,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.268213125752209,catapult,CLB,558,catapult_fpga_latency
Throughput,1.268213125752209,catapult,LUT,3426,catapult_fpga_latency
Throughput,1.268213125752209,catapult,FF,1268,catapult_fpga_latency
Throughput,1.268213125752209,catapult,DSP,0,catapult_fpga_latency
Throughput,1.268213125752209,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.268213125752209,catapult,CLB,558,catapult_fpga_latency
Throughput,1.268213125752209,catapult,LUT,3426,catapult_fpga_latency
Throughput,1.268213125752209,catapult,FF,1268,catapult_fpga_latency
Throughput,1.268213125752209,catapult,DSP,0,catapult_fpga_latency
Throughput,1.268213125752209,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.268213125752209,catapult,CLB,558,catapult_fpga_latency
Throughput,1.268213125752209,catapult,LUT,3426,catapult_fpga_latency
Throughput,1.268213125752209,catapult,FF,1268,catapult_fpga_latency
Throughput,1.268213125752209,catapult,DSP,0,catapult_fpga_latency
Throughput,1.268213125752209,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.268213125752209,catapult,CLB,558,catapult_fpga_latency
Throughput,1.268213125752209,catapult,LUT,3426,catapult_fpga_latency
Throughput,1.268213125752209,catapult,FF,1268,catapult_fpga_latency
Throughput,1.268213125752209,catapult,DSP,0,catapult_fpga_latency
Throughput,1.268213125752209,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.268213125752209,catapult,CLB,558,catapult_fpga_latency
Throughput,1.268213125752209,catapult,LUT,3426,catapult_fpga_latency
Throughput,1.268213125752209,catapult,FF,1268,catapult_fpga_latency
Throughput,1.268213125752209,catapult,DSP,0,catapult_fpga_latency
Throughput,1.268213125752209,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.268213125752209,catapult,CLB,558,catapult_fpga_latency
Throughput,1.268213125752209,catapult,LUT,3426,catapult_fpga_latency
Throughput,1.268213125752209,catapult,FF,1268,catapult_fpga_latency
Throughput,1.268213125752209,catapult,DSP,0,catapult_fpga_latency
Throughput,1.268213125752209,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.268213125752209,catapult,CLB,558,catapult_fpga_latency
Throughput,1.268213125752209,catapult,LUT,3426,catapult_fpga_latency
Throughput,1.268213125752209,catapult,FF,1268,catapult_fpga_latency
Throughput,1.268213125752209,catapult,DSP,0,catapult_fpga_latency
Throughput,1.268213125752209,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.268213125752209,catapult,CLB,558,catapult_fpga_latency
Throughput,1.268213125752209,catapult,LUT,3426,catapult_fpga_latency
Throughput,1.268213125752209,catapult,FF,1268,catapult_fpga_latency
Throughput,1.268213125752209,catapult,DSP,0,catapult_fpga_latency
Throughput,1.268213125752209,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,CLB,1004,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,LUT,5319,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,FF,1454,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,CLB,1004,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,LUT,5319,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,FF,1454,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,CLB,1004,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,LUT,5319,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,FF,1454,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,CLB,1004,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,LUT,5319,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,FF,1454,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,CLB,1004,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,LUT,5319,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,FF,1454,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,CLB,1004,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,LUT,5319,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,FF,1454,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,CLB,1004,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,LUT,5319,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,FF,1454,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,CLB,1004,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,LUT,5319,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,FF,1454,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7423012228670346,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,CLB,868,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,LUT,5226,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,FF,1456,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,CLB,868,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,LUT,5226,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,FF,1456,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,CLB,868,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,LUT,5226,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,FF,1456,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,CLB,868,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,LUT,5226,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,FF,1456,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,CLB,868,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,LUT,5226,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,FF,1456,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,CLB,868,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,LUT,5226,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,FF,1456,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,CLB,868,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,LUT,5226,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,FF,1456,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,CLB,868,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,LUT,5226,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,FF,1456,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7876651635389796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.783312928031558,catapult,CLB,983,catapult_fpga_latency
Throughput,0.783312928031558,catapult,LUT,6019,catapult_fpga_latency
Throughput,0.783312928031558,catapult,FF,1481,catapult_fpga_latency
Throughput,0.783312928031558,catapult,DSP,0,catapult_fpga_latency
Throughput,0.783312928031558,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.783312928031558,catapult,CLB,983,catapult_fpga_latency
Throughput,0.783312928031558,catapult,LUT,6019,catapult_fpga_latency
Throughput,0.783312928031558,catapult,FF,1481,catapult_fpga_latency
Throughput,0.783312928031558,catapult,DSP,0,catapult_fpga_latency
Throughput,0.783312928031558,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.783312928031558,catapult,CLB,983,catapult_fpga_latency
Throughput,0.783312928031558,catapult,LUT,6019,catapult_fpga_latency
Throughput,0.783312928031558,catapult,FF,1481,catapult_fpga_latency
Throughput,0.783312928031558,catapult,DSP,0,catapult_fpga_latency
Throughput,0.783312928031558,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7942836990745006,catapult,CLB,994,catapult_fpga_latency
Throughput,0.7942836990745006,catapult,LUT,6022,catapult_fpga_latency
Throughput,0.7942836990745006,catapult,FF,1479,catapult_fpga_latency
Throughput,0.7942836990745006,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7942836990745006,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7942836990745006,catapult,CLB,994,catapult_fpga_latency
Throughput,0.7942836990745006,catapult,LUT,6022,catapult_fpga_latency
Throughput,0.7942836990745006,catapult,FF,1479,catapult_fpga_latency
Throughput,0.7942836990745006,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7942836990745006,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.783312928031558,catapult,CLB,983,catapult_fpga_latency
Throughput,0.783312928031558,catapult,LUT,6019,catapult_fpga_latency
Throughput,0.783312928031558,catapult,FF,1481,catapult_fpga_latency
Throughput,0.783312928031558,catapult,DSP,0,catapult_fpga_latency
Throughput,0.783312928031558,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.783312928031558,catapult,CLB,983,catapult_fpga_latency
Throughput,0.783312928031558,catapult,LUT,6019,catapult_fpga_latency
Throughput,0.783312928031558,catapult,FF,1481,catapult_fpga_latency
Throughput,0.783312928031558,catapult,DSP,0,catapult_fpga_latency
Throughput,0.783312928031558,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.783312928031558,catapult,CLB,983,catapult_fpga_latency
Throughput,0.783312928031558,catapult,LUT,6019,catapult_fpga_latency
Throughput,0.783312928031558,catapult,FF,1481,catapult_fpga_latency
Throughput,0.783312928031558,catapult,DSP,0,catapult_fpga_latency
Throughput,0.783312928031558,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,CLB,894,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,LUT,5281,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,FF,1451,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,CLB,894,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,LUT,5281,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,FF,1451,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,CLB,894,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,LUT,5281,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,FF,1451,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,CLB,894,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,LUT,5281,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,FF,1451,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,CLB,894,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,LUT,5281,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,FF,1451,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,CLB,894,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,LUT,5281,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,FF,1451,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,CLB,894,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,LUT,5281,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,FF,1451,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,CLB,894,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,LUT,5281,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,FF,1451,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7833135416111819,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,CLB,925,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,LUT,5942,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,FF,1617,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,CLB,925,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,LUT,5942,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,FF,1617,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,CLB,925,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,LUT,5942,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,FF,1617,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,CLB,925,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,LUT,5942,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,FF,1617,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,CLB,925,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,LUT,5942,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,FF,1617,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,CLB,925,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,LUT,5942,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,FF,1617,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,CLB,925,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,LUT,5942,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,FF,1617,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,CLB,925,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,LUT,5942,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,FF,1617,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5101829975393875,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.511761821953968,catapult,CLB,995,catapult_fpga_latency
Throughput,0.511761821953968,catapult,LUT,6090,catapult_fpga_latency
Throughput,0.511761821953968,catapult,FF,1554,catapult_fpga_latency
Throughput,0.511761821953968,catapult,DSP,0,catapult_fpga_latency
Throughput,0.511761821953968,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.511761821953968,catapult,CLB,995,catapult_fpga_latency
Throughput,0.511761821953968,catapult,LUT,6090,catapult_fpga_latency
Throughput,0.511761821953968,catapult,FF,1554,catapult_fpga_latency
Throughput,0.511761821953968,catapult,DSP,0,catapult_fpga_latency
Throughput,0.511761821953968,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5129517758646956,catapult,CLB,975,catapult_fpga_latency
Throughput,0.5129517758646956,catapult,LUT,6099,catapult_fpga_latency
Throughput,0.5129517758646956,catapult,FF,1573,catapult_fpga_latency
Throughput,0.5129517758646956,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5129517758646956,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.511761821953968,catapult,CLB,995,catapult_fpga_latency
Throughput,0.511761821953968,catapult,LUT,6090,catapult_fpga_latency
Throughput,0.511761821953968,catapult,FF,1554,catapult_fpga_latency
Throughput,0.511761821953968,catapult,DSP,0,catapult_fpga_latency
Throughput,0.511761821953968,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.511761821953968,catapult,CLB,995,catapult_fpga_latency
Throughput,0.511761821953968,catapult,LUT,6090,catapult_fpga_latency
Throughput,0.511761821953968,catapult,FF,1554,catapult_fpga_latency
Throughput,0.511761821953968,catapult,DSP,0,catapult_fpga_latency
Throughput,0.511761821953968,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.511761821953968,catapult,CLB,995,catapult_fpga_latency
Throughput,0.511761821953968,catapult,LUT,6090,catapult_fpga_latency
Throughput,0.511761821953968,catapult,FF,1554,catapult_fpga_latency
Throughput,0.511761821953968,catapult,DSP,0,catapult_fpga_latency
Throughput,0.511761821953968,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5129517758646956,catapult,CLB,975,catapult_fpga_latency
Throughput,0.5129517758646956,catapult,LUT,6099,catapult_fpga_latency
Throughput,0.5129517758646956,catapult,FF,1573,catapult_fpga_latency
Throughput,0.5129517758646956,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5129517758646956,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.511761821953968,catapult,CLB,995,catapult_fpga_latency
Throughput,0.511761821953968,catapult,LUT,6090,catapult_fpga_latency
Throughput,0.511761821953968,catapult,FF,1554,catapult_fpga_latency
Throughput,0.511761821953968,catapult,DSP,0,catapult_fpga_latency
Throughput,0.511761821953968,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.514147540806605,catapult,CLB,1018,catapult_fpga_latency
Throughput,0.514147540806605,catapult,LUT,6650,catapult_fpga_latency
Throughput,0.514147540806605,catapult,FF,1581,catapult_fpga_latency
Throughput,0.514147540806605,catapult,DSP,0,catapult_fpga_latency
Throughput,0.514147540806605,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.514147540806605,catapult,CLB,1018,catapult_fpga_latency
Throughput,0.514147540806605,catapult,LUT,6650,catapult_fpga_latency
Throughput,0.514147540806605,catapult,FF,1581,catapult_fpga_latency
Throughput,0.514147540806605,catapult,DSP,0,catapult_fpga_latency
Throughput,0.514147540806605,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.514147540806605,catapult,CLB,1018,catapult_fpga_latency
Throughput,0.514147540806605,catapult,LUT,6650,catapult_fpga_latency
Throughput,0.514147540806605,catapult,FF,1581,catapult_fpga_latency
Throughput,0.514147540806605,catapult,DSP,0,catapult_fpga_latency
Throughput,0.514147540806605,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.514147540806605,catapult,CLB,1018,catapult_fpga_latency
Throughput,0.514147540806605,catapult,LUT,6650,catapult_fpga_latency
Throughput,0.514147540806605,catapult,FF,1581,catapult_fpga_latency
Throughput,0.514147540806605,catapult,DSP,0,catapult_fpga_latency
Throughput,0.514147540806605,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.514147540806605,catapult,CLB,1018,catapult_fpga_latency
Throughput,0.514147540806605,catapult,LUT,6650,catapult_fpga_latency
Throughput,0.514147540806605,catapult,FF,1581,catapult_fpga_latency
Throughput,0.514147540806605,catapult,DSP,0,catapult_fpga_latency
Throughput,0.514147540806605,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.514147540806605,catapult,CLB,1018,catapult_fpga_latency
Throughput,0.514147540806605,catapult,LUT,6650,catapult_fpga_latency
Throughput,0.514147540806605,catapult,FF,1581,catapult_fpga_latency
Throughput,0.514147540806605,catapult,DSP,0,catapult_fpga_latency
Throughput,0.514147540806605,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.514147540806605,catapult,CLB,1018,catapult_fpga_latency
Throughput,0.514147540806605,catapult,LUT,6650,catapult_fpga_latency
Throughput,0.514147540806605,catapult,FF,1581,catapult_fpga_latency
Throughput,0.514147540806605,catapult,DSP,0,catapult_fpga_latency
Throughput,0.514147540806605,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.514147540806605,catapult,CLB,1018,catapult_fpga_latency
Throughput,0.514147540806605,catapult,LUT,6650,catapult_fpga_latency
Throughput,0.514147540806605,catapult,FF,1581,catapult_fpga_latency
Throughput,0.514147540806605,catapult,DSP,0,catapult_fpga_latency
Throughput,0.514147540806605,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.507834360682245,catapult,CLB,855,catapult_fpga_latency
Throughput,0.507834360682245,catapult,LUT,5983,catapult_fpga_latency
Throughput,0.507834360682245,catapult,FF,1563,catapult_fpga_latency
Throughput,0.507834360682245,catapult,DSP,0,catapult_fpga_latency
Throughput,0.507834360682245,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.507834360682245,catapult,CLB,855,catapult_fpga_latency
Throughput,0.507834360682245,catapult,LUT,5983,catapult_fpga_latency
Throughput,0.507834360682245,catapult,FF,1563,catapult_fpga_latency
Throughput,0.507834360682245,catapult,DSP,0,catapult_fpga_latency
Throughput,0.507834360682245,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.507834360682245,catapult,CLB,855,catapult_fpga_latency
Throughput,0.507834360682245,catapult,LUT,5983,catapult_fpga_latency
Throughput,0.507834360682245,catapult,FF,1563,catapult_fpga_latency
Throughput,0.507834360682245,catapult,DSP,0,catapult_fpga_latency
Throughput,0.507834360682245,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.507834360682245,catapult,CLB,855,catapult_fpga_latency
Throughput,0.507834360682245,catapult,LUT,5983,catapult_fpga_latency
Throughput,0.507834360682245,catapult,FF,1563,catapult_fpga_latency
Throughput,0.507834360682245,catapult,DSP,0,catapult_fpga_latency
Throughput,0.507834360682245,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.507834360682245,catapult,CLB,855,catapult_fpga_latency
Throughput,0.507834360682245,catapult,LUT,5983,catapult_fpga_latency
Throughput,0.507834360682245,catapult,FF,1563,catapult_fpga_latency
Throughput,0.507834360682245,catapult,DSP,0,catapult_fpga_latency
Throughput,0.507834360682245,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.507834360682245,catapult,CLB,855,catapult_fpga_latency
Throughput,0.507834360682245,catapult,LUT,5983,catapult_fpga_latency
Throughput,0.507834360682245,catapult,FF,1563,catapult_fpga_latency
Throughput,0.507834360682245,catapult,DSP,0,catapult_fpga_latency
Throughput,0.507834360682245,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.507834360682245,catapult,CLB,855,catapult_fpga_latency
Throughput,0.507834360682245,catapult,LUT,5983,catapult_fpga_latency
Throughput,0.507834360682245,catapult,FF,1563,catapult_fpga_latency
Throughput,0.507834360682245,catapult,DSP,0,catapult_fpga_latency
Throughput,0.507834360682245,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.507834360682245,catapult,CLB,855,catapult_fpga_latency
Throughput,0.507834360682245,catapult,LUT,5983,catapult_fpga_latency
Throughput,0.507834360682245,catapult,FF,1563,catapult_fpga_latency
Throughput,0.507834360682245,catapult,DSP,0,catapult_fpga_latency
Throughput,0.507834360682245,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,CLB,400,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,LUT,2417,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,FF,1276,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,CLB,400,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,LUT,2417,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,FF,1276,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,CLB,400,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,LUT,2417,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,FF,1276,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,CLB,400,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,LUT,2417,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,FF,1276,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,CLB,400,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,LUT,2417,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,FF,1276,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,CLB,400,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,LUT,2417,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,FF,1276,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,CLB,400,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,LUT,2417,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,FF,1276,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,CLB,400,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,LUT,2417,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,FF,1276,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4771528764597963,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,CLB,360,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,LUT,2355,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,FF,1268,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,CLB,360,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,LUT,2355,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,FF,1268,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,CLB,360,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,LUT,2355,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,FF,1268,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,CLB,360,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,LUT,2355,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,FF,1268,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,CLB,360,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,LUT,2355,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,FF,1268,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,CLB,360,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,LUT,2355,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,FF,1268,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,CLB,360,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,LUT,2355,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,FF,1268,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,CLB,360,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,LUT,2355,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,FF,1268,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5424410363352836,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,CLB,546,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,LUT,3469,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,FF,1500,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,CLB,546,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,LUT,3469,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,FF,1500,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,CLB,546,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,LUT,3469,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,FF,1500,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,CLB,546,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,LUT,3469,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,FF,1500,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,CLB,546,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,LUT,3469,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,FF,1500,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,CLB,546,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,LUT,3469,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,FF,1500,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,CLB,546,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,LUT,3469,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,FF,1500,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,CLB,546,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,LUT,3469,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,FF,1500,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4339158377438195,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.416410532428719,catapult,CLB,301,catapult_fpga_latency
Throughput,1.416410532428719,catapult,LUT,1986,catapult_fpga_latency
Throughput,1.416410532428719,catapult,FF,1257,catapult_fpga_latency
Throughput,1.416410532428719,catapult,DSP,0,catapult_fpga_latency
Throughput,1.416410532428719,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.416410532428719,catapult,CLB,301,catapult_fpga_latency
Throughput,1.416410532428719,catapult,LUT,1986,catapult_fpga_latency
Throughput,1.416410532428719,catapult,FF,1257,catapult_fpga_latency
Throughput,1.416410532428719,catapult,DSP,0,catapult_fpga_latency
Throughput,1.416410532428719,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.416410532428719,catapult,CLB,301,catapult_fpga_latency
Throughput,1.416410532428719,catapult,LUT,1986,catapult_fpga_latency
Throughput,1.416410532428719,catapult,FF,1257,catapult_fpga_latency
Throughput,1.416410532428719,catapult,DSP,0,catapult_fpga_latency
Throughput,1.416410532428719,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.416410532428719,catapult,CLB,301,catapult_fpga_latency
Throughput,1.416410532428719,catapult,LUT,1986,catapult_fpga_latency
Throughput,1.416410532428719,catapult,FF,1257,catapult_fpga_latency
Throughput,1.416410532428719,catapult,DSP,0,catapult_fpga_latency
Throughput,1.416410532428719,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.416410532428719,catapult,CLB,301,catapult_fpga_latency
Throughput,1.416410532428719,catapult,LUT,1986,catapult_fpga_latency
Throughput,1.416410532428719,catapult,FF,1257,catapult_fpga_latency
Throughput,1.416410532428719,catapult,DSP,0,catapult_fpga_latency
Throughput,1.416410532428719,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.416410532428719,catapult,CLB,301,catapult_fpga_latency
Throughput,1.416410532428719,catapult,LUT,1986,catapult_fpga_latency
Throughput,1.416410532428719,catapult,FF,1257,catapult_fpga_latency
Throughput,1.416410532428719,catapult,DSP,0,catapult_fpga_latency
Throughput,1.416410532428719,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.416410532428719,catapult,CLB,301,catapult_fpga_latency
Throughput,1.416410532428719,catapult,LUT,1986,catapult_fpga_latency
Throughput,1.416410532428719,catapult,FF,1257,catapult_fpga_latency
Throughput,1.416410532428719,catapult,DSP,0,catapult_fpga_latency
Throughput,1.416410532428719,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.416410532428719,catapult,CLB,301,catapult_fpga_latency
Throughput,1.416410532428719,catapult,LUT,1986,catapult_fpga_latency
Throughput,1.416410532428719,catapult,FF,1257,catapult_fpga_latency
Throughput,1.416410532428719,catapult,DSP,0,catapult_fpga_latency
Throughput,1.416410532428719,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,CLB,583,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,LUT,3658,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,FF,1300,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,CLB,583,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,LUT,3658,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,FF,1300,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,CLB,583,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,LUT,3658,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,FF,1300,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,CLB,583,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,LUT,3658,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,FF,1300,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,CLB,583,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,LUT,3658,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,FF,1300,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,CLB,583,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,LUT,3658,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,FF,1300,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,CLB,583,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,LUT,3658,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,FF,1300,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,CLB,583,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,LUT,3658,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,FF,1300,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8299588589393624,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,CLB,629,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,LUT,3713,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,FF,1295,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,CLB,629,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,LUT,3713,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,FF,1295,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,CLB,629,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,LUT,3713,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,FF,1295,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,CLB,629,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,LUT,3713,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,FF,1295,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,CLB,629,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,LUT,3713,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,FF,1295,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,CLB,629,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,LUT,3713,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,FF,1295,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,CLB,629,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,LUT,3713,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,FF,1295,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,CLB,629,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,LUT,3713,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,FF,1295,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8671252024737348,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,CLB,689,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,LUT,4172,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,FF,1520,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,CLB,689,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,LUT,4172,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,FF,1520,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,CLB,689,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,LUT,4172,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,FF,1520,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,CLB,689,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,LUT,4172,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,FF,1520,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,CLB,689,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,LUT,4172,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,FF,1520,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,CLB,689,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,LUT,4172,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,FF,1520,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,CLB,689,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,LUT,4172,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,FF,1520,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,CLB,689,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,LUT,4172,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,FF,1520,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8377538813137322,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,CLB,526,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,LUT,3339,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,FF,1282,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,CLB,526,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,LUT,3339,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,FF,1282,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,CLB,526,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,LUT,3339,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,FF,1282,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,CLB,526,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,LUT,3339,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,FF,1282,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,CLB,526,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,LUT,3339,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,FF,1282,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,CLB,526,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,LUT,3339,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,FF,1282,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,CLB,526,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,LUT,3339,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,FF,1282,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,CLB,526,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,LUT,3339,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,FF,1282,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8316118967071494,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,CLB,902,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,LUT,5811,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,FF,1467,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,CLB,902,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,LUT,5811,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,FF,1467,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,CLB,902,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,LUT,5811,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,FF,1467,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,CLB,902,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,LUT,5811,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,FF,1467,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,CLB,902,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,LUT,5811,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,FF,1467,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,CLB,902,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,LUT,5811,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,FF,1467,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,CLB,902,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,LUT,5811,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,FF,1467,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,CLB,902,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,LUT,5811,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,FF,1467,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5032897534735801,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,CLB,1005,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,LUT,6199,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,FF,1456,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,CLB,1005,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,LUT,6199,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,FF,1456,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,CLB,1005,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,LUT,6199,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,FF,1456,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,CLB,1005,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,LUT,6199,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,FF,1456,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,CLB,1005,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,LUT,6199,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,FF,1456,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,CLB,1005,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,LUT,6199,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,FF,1456,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,CLB,1005,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,LUT,6199,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,FF,1456,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,CLB,1005,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,LUT,6199,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,FF,1456,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4927958179375707,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4810923490440454,catapult,CLB,994,catapult_fpga_latency
Throughput,0.4810923490440454,catapult,LUT,6587,catapult_fpga_latency
Throughput,0.4810923490440454,catapult,FF,1625,catapult_fpga_latency
Throughput,0.4810923490440454,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4810923490440454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4810923490440454,catapult,CLB,994,catapult_fpga_latency
Throughput,0.4810923490440454,catapult,LUT,6587,catapult_fpga_latency
Throughput,0.4810923490440454,catapult,FF,1625,catapult_fpga_latency
Throughput,0.4810923490440454,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4810923490440454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4819098279244578,catapult,CLB,1000,catapult_fpga_latency
Throughput,0.4819098279244578,catapult,LUT,6599,catapult_fpga_latency
Throughput,0.4819098279244578,catapult,FF,1612,catapult_fpga_latency
Throughput,0.4819098279244578,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4819098279244578,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4810923490440454,catapult,CLB,994,catapult_fpga_latency
Throughput,0.4810923490440454,catapult,LUT,6587,catapult_fpga_latency
Throughput,0.4810923490440454,catapult,FF,1625,catapult_fpga_latency
Throughput,0.4810923490440454,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4810923490440454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4810923490440454,catapult,CLB,994,catapult_fpga_latency
Throughput,0.4810923490440454,catapult,LUT,6587,catapult_fpga_latency
Throughput,0.4810923490440454,catapult,FF,1625,catapult_fpga_latency
Throughput,0.4810923490440454,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4810923490440454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4810923490440454,catapult,CLB,994,catapult_fpga_latency
Throughput,0.4810923490440454,catapult,LUT,6587,catapult_fpga_latency
Throughput,0.4810923490440454,catapult,FF,1625,catapult_fpga_latency
Throughput,0.4810923490440454,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4810923490440454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4810923490440454,catapult,CLB,994,catapult_fpga_latency
Throughput,0.4810923490440454,catapult,LUT,6587,catapult_fpga_latency
Throughput,0.4810923490440454,catapult,FF,1625,catapult_fpga_latency
Throughput,0.4810923490440454,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4810923490440454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4810923490440454,catapult,CLB,994,catapult_fpga_latency
Throughput,0.4810923490440454,catapult,LUT,6587,catapult_fpga_latency
Throughput,0.4810923490440454,catapult,FF,1625,catapult_fpga_latency
Throughput,0.4810923490440454,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4810923490440454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,CLB,852,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,LUT,5657,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,FF,1453,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,CLB,852,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,LUT,5657,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,FF,1453,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,CLB,852,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,LUT,5657,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,FF,1453,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,CLB,852,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,LUT,5657,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,FF,1453,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,CLB,852,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,LUT,5657,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,FF,1453,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,CLB,852,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,LUT,5657,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,FF,1453,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,CLB,852,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,LUT,5657,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,FF,1453,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,CLB,852,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,LUT,5657,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,FF,1453,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4975508061566937,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,CLB,1027,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,LUT,6313,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,FF,1440,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,CLB,1027,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,LUT,6313,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,FF,1440,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,CLB,1027,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,LUT,6313,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,FF,1440,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,CLB,1027,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,LUT,6313,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,FF,1440,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,CLB,1027,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,LUT,6313,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,FF,1440,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,CLB,1027,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,LUT,6313,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,FF,1440,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,CLB,1027,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,LUT,6313,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,FF,1440,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,CLB,1027,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,LUT,6313,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,FF,1440,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35240278792893587,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,CLB,984,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,LUT,6120,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,FF,1428,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,CLB,984,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,LUT,6120,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,FF,1428,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,CLB,984,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,LUT,6120,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,FF,1428,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,CLB,984,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,LUT,6120,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,FF,1428,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,CLB,984,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,LUT,6120,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,FF,1428,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,CLB,984,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,LUT,6120,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,FF,1428,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,CLB,984,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,LUT,6120,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,FF,1428,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,CLB,984,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,LUT,6120,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,FF,1428,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3314864015990904,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,CLB,1129,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,LUT,7308,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,FF,1480,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,DSP,0,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,CLB,1129,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,LUT,7308,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,FF,1480,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,DSP,0,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,CLB,1129,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,LUT,7308,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,FF,1480,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,DSP,0,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,CLB,1129,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,LUT,7308,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,FF,1480,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,DSP,0,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,CLB,1129,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,LUT,7308,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,FF,1480,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,DSP,0,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,CLB,1129,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,LUT,7308,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,FF,1480,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,DSP,0,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,CLB,1129,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,LUT,7308,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,FF,1480,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,DSP,0,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,CLB,1129,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,LUT,7308,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,FF,1480,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,DSP,0,catapult_fpga_latency
Throughput,0.32252082275061883,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,CLB,879,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,LUT,5851,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,FF,1423,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,CLB,879,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,LUT,5851,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,FF,1423,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,CLB,879,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,LUT,5851,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,FF,1423,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,CLB,879,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,LUT,5851,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,FF,1423,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,CLB,879,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,LUT,5851,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,FF,1423,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,CLB,879,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,LUT,5851,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,FF,1423,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,CLB,879,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,LUT,5851,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,FF,1423,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,CLB,879,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,LUT,5851,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,FF,1423,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3368004696345749,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.170157727063603,catapult,CLB,442,catapult_fpga_latency
Throughput,2.170157727063603,catapult,LUT,2610,catapult_fpga_latency
Throughput,2.170157727063603,catapult,FF,1340,catapult_fpga_latency
Throughput,2.170157727063603,catapult,DSP,0,catapult_fpga_latency
Throughput,2.170157727063603,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.170157727063603,catapult,CLB,442,catapult_fpga_latency
Throughput,2.170157727063603,catapult,LUT,2610,catapult_fpga_latency
Throughput,2.170157727063603,catapult,FF,1340,catapult_fpga_latency
Throughput,2.170157727063603,catapult,DSP,0,catapult_fpga_latency
Throughput,2.170157727063603,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.170157727063603,catapult,CLB,442,catapult_fpga_latency
Throughput,2.170157727063603,catapult,LUT,2610,catapult_fpga_latency
Throughput,2.170157727063603,catapult,FF,1340,catapult_fpga_latency
Throughput,2.170157727063603,catapult,DSP,0,catapult_fpga_latency
Throughput,2.170157727063603,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.170157727063603,catapult,CLB,442,catapult_fpga_latency
Throughput,2.170157727063603,catapult,LUT,2610,catapult_fpga_latency
Throughput,2.170157727063603,catapult,FF,1340,catapult_fpga_latency
Throughput,2.170157727063603,catapult,DSP,0,catapult_fpga_latency
Throughput,2.170157727063603,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.170157727063603,catapult,CLB,442,catapult_fpga_latency
Throughput,2.170157727063603,catapult,LUT,2610,catapult_fpga_latency
Throughput,2.170157727063603,catapult,FF,1340,catapult_fpga_latency
Throughput,2.170157727063603,catapult,DSP,0,catapult_fpga_latency
Throughput,2.170157727063603,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.170157727063603,catapult,CLB,442,catapult_fpga_latency
Throughput,2.170157727063603,catapult,LUT,2610,catapult_fpga_latency
Throughput,2.170157727063603,catapult,FF,1340,catapult_fpga_latency
Throughput,2.170157727063603,catapult,DSP,0,catapult_fpga_latency
Throughput,2.170157727063603,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.170157727063603,catapult,CLB,442,catapult_fpga_latency
Throughput,2.170157727063603,catapult,LUT,2610,catapult_fpga_latency
Throughput,2.170157727063603,catapult,FF,1340,catapult_fpga_latency
Throughput,2.170157727063603,catapult,DSP,0,catapult_fpga_latency
Throughput,2.170157727063603,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.170157727063603,catapult,CLB,442,catapult_fpga_latency
Throughput,2.170157727063603,catapult,LUT,2610,catapult_fpga_latency
Throughput,2.170157727063603,catapult,FF,1340,catapult_fpga_latency
Throughput,2.170157727063603,catapult,DSP,0,catapult_fpga_latency
Throughput,2.170157727063603,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.003614520595154,catapult,CLB,451,catapult_fpga_latency
Throughput,2.003614520595154,catapult,LUT,3080,catapult_fpga_latency
Throughput,2.003614520595154,catapult,FF,1322,catapult_fpga_latency
Throughput,2.003614520595154,catapult,DSP,0,catapult_fpga_latency
Throughput,2.003614520595154,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.003614520595154,catapult,CLB,451,catapult_fpga_latency
Throughput,2.003614520595154,catapult,LUT,3080,catapult_fpga_latency
Throughput,2.003614520595154,catapult,FF,1322,catapult_fpga_latency
Throughput,2.003614520595154,catapult,DSP,0,catapult_fpga_latency
Throughput,2.003614520595154,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.003614520595154,catapult,CLB,451,catapult_fpga_latency
Throughput,2.003614520595154,catapult,LUT,3080,catapult_fpga_latency
Throughput,2.003614520595154,catapult,FF,1322,catapult_fpga_latency
Throughput,2.003614520595154,catapult,DSP,0,catapult_fpga_latency
Throughput,2.003614520595154,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.003614520595154,catapult,CLB,451,catapult_fpga_latency
Throughput,2.003614520595154,catapult,LUT,3080,catapult_fpga_latency
Throughput,2.003614520595154,catapult,FF,1322,catapult_fpga_latency
Throughput,2.003614520595154,catapult,DSP,0,catapult_fpga_latency
Throughput,2.003614520595154,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.003614520595154,catapult,CLB,451,catapult_fpga_latency
Throughput,2.003614520595154,catapult,LUT,3080,catapult_fpga_latency
Throughput,2.003614520595154,catapult,FF,1322,catapult_fpga_latency
Throughput,2.003614520595154,catapult,DSP,0,catapult_fpga_latency
Throughput,2.003614520595154,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.003614520595154,catapult,CLB,451,catapult_fpga_latency
Throughput,2.003614520595154,catapult,LUT,3080,catapult_fpga_latency
Throughput,2.003614520595154,catapult,FF,1322,catapult_fpga_latency
Throughput,2.003614520595154,catapult,DSP,0,catapult_fpga_latency
Throughput,2.003614520595154,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.003614520595154,catapult,CLB,451,catapult_fpga_latency
Throughput,2.003614520595154,catapult,LUT,3080,catapult_fpga_latency
Throughput,2.003614520595154,catapult,FF,1322,catapult_fpga_latency
Throughput,2.003614520595154,catapult,DSP,0,catapult_fpga_latency
Throughput,2.003614520595154,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.003614520595154,catapult,CLB,451,catapult_fpga_latency
Throughput,2.003614520595154,catapult,LUT,3080,catapult_fpga_latency
Throughput,2.003614520595154,catapult,FF,1322,catapult_fpga_latency
Throughput,2.003614520595154,catapult,DSP,0,catapult_fpga_latency
Throughput,2.003614520595154,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.026149485256723,catapult,CLB,599,catapult_fpga_latency
Throughput,2.026149485256723,catapult,LUT,3845,catapult_fpga_latency
Throughput,2.026149485256723,catapult,FF,1561,catapult_fpga_latency
Throughput,2.026149485256723,catapult,DSP,0,catapult_fpga_latency
Throughput,2.026149485256723,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.026149485256723,catapult,CLB,599,catapult_fpga_latency
Throughput,2.026149485256723,catapult,LUT,3845,catapult_fpga_latency
Throughput,2.026149485256723,catapult,FF,1561,catapult_fpga_latency
Throughput,2.026149485256723,catapult,DSP,0,catapult_fpga_latency
Throughput,2.026149485256723,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.026149485256723,catapult,CLB,599,catapult_fpga_latency
Throughput,2.026149485256723,catapult,LUT,3845,catapult_fpga_latency
Throughput,2.026149485256723,catapult,FF,1561,catapult_fpga_latency
Throughput,2.026149485256723,catapult,DSP,0,catapult_fpga_latency
Throughput,2.026149485256723,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.026149485256723,catapult,CLB,599,catapult_fpga_latency
Throughput,2.026149485256723,catapult,LUT,3845,catapult_fpga_latency
Throughput,2.026149485256723,catapult,FF,1561,catapult_fpga_latency
Throughput,2.026149485256723,catapult,DSP,0,catapult_fpga_latency
Throughput,2.026149485256723,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.026149485256723,catapult,CLB,599,catapult_fpga_latency
Throughput,2.026149485256723,catapult,LUT,3845,catapult_fpga_latency
Throughput,2.026149485256723,catapult,FF,1561,catapult_fpga_latency
Throughput,2.026149485256723,catapult,DSP,0,catapult_fpga_latency
Throughput,2.026149485256723,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.026149485256723,catapult,CLB,599,catapult_fpga_latency
Throughput,2.026149485256723,catapult,LUT,3845,catapult_fpga_latency
Throughput,2.026149485256723,catapult,FF,1561,catapult_fpga_latency
Throughput,2.026149485256723,catapult,DSP,0,catapult_fpga_latency
Throughput,2.026149485256723,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.026149485256723,catapult,CLB,599,catapult_fpga_latency
Throughput,2.026149485256723,catapult,LUT,3845,catapult_fpga_latency
Throughput,2.026149485256723,catapult,FF,1561,catapult_fpga_latency
Throughput,2.026149485256723,catapult,DSP,0,catapult_fpga_latency
Throughput,2.026149485256723,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,CLB,363,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,LUT,2485,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,FF,1318,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,DSP,0,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,CLB,363,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,LUT,2485,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,FF,1318,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,DSP,0,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,CLB,363,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,LUT,2485,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,FF,1318,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,DSP,0,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,CLB,363,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,LUT,2485,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,FF,1318,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,DSP,0,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,CLB,363,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,LUT,2485,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,FF,1318,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,DSP,0,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,CLB,363,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,LUT,2485,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,FF,1318,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,DSP,0,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,CLB,363,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,LUT,2485,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,FF,1318,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,DSP,0,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,CLB,363,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,LUT,2485,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,FF,1318,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,DSP,0,catapult_fpga_latency
Throughput,2.1782743275122582,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,CLB,626,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,LUT,3866,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,FF,1366,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,CLB,626,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,LUT,3866,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,FF,1366,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,CLB,626,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,LUT,3866,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,FF,1366,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,CLB,626,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,LUT,3866,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,FF,1366,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,CLB,626,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,LUT,3866,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,FF,1366,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,CLB,626,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,LUT,3866,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,FF,1366,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,CLB,626,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,LUT,3866,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,FF,1366,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,CLB,626,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,LUT,3866,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,FF,1366,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2433419041035256,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,CLB,620,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,LUT,3833,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,FF,1356,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,CLB,620,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,LUT,3833,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,FF,1356,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,CLB,620,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,LUT,3833,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,FF,1356,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,CLB,620,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,LUT,3833,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,FF,1356,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,CLB,620,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,LUT,3833,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,FF,1356,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,CLB,620,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,LUT,3833,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,FF,1356,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,CLB,620,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,LUT,3833,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,FF,1356,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,CLB,620,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,LUT,3833,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,FF,1356,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2285751845012784,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,CLB,748,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,LUT,4744,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,FF,1584,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,CLB,748,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,LUT,4744,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,FF,1584,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,CLB,748,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,LUT,4744,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,FF,1584,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,CLB,748,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,LUT,4744,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,FF,1584,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,CLB,748,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,LUT,4744,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,FF,1584,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,CLB,748,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,LUT,4744,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,FF,1584,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,CLB,748,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,LUT,4744,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,FF,1584,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,CLB,748,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,LUT,4744,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,FF,1584,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2140298141441759,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,CLB,534,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,LUT,3650,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,FF,1349,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,CLB,534,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,LUT,3650,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,FF,1349,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,CLB,534,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,LUT,3650,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,FF,1349,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,CLB,534,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,LUT,3650,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,FF,1349,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,CLB,534,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,LUT,3650,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,FF,1349,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,CLB,534,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,LUT,3650,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,FF,1349,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,CLB,534,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,LUT,3650,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,FF,1349,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,CLB,534,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,LUT,3650,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,FF,1349,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,DSP,0,catapult_fpga_latency
Throughput,1.2937849160204211,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.722634726211768,catapult,CLB,1019,catapult_fpga_latency
Throughput,0.722634726211768,catapult,LUT,6375,catapult_fpga_latency
Throughput,0.722634726211768,catapult,FF,1370,catapult_fpga_latency
Throughput,0.722634726211768,catapult,DSP,0,catapult_fpga_latency
Throughput,0.722634726211768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.722634726211768,catapult,CLB,1019,catapult_fpga_latency
Throughput,0.722634726211768,catapult,LUT,6375,catapult_fpga_latency
Throughput,0.722634726211768,catapult,FF,1370,catapult_fpga_latency
Throughput,0.722634726211768,catapult,DSP,0,catapult_fpga_latency
Throughput,0.722634726211768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.722634726211768,catapult,CLB,1019,catapult_fpga_latency
Throughput,0.722634726211768,catapult,LUT,6375,catapult_fpga_latency
Throughput,0.722634726211768,catapult,FF,1370,catapult_fpga_latency
Throughput,0.722634726211768,catapult,DSP,0,catapult_fpga_latency
Throughput,0.722634726211768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.722634726211768,catapult,CLB,1019,catapult_fpga_latency
Throughput,0.722634726211768,catapult,LUT,6375,catapult_fpga_latency
Throughput,0.722634726211768,catapult,FF,1370,catapult_fpga_latency
Throughput,0.722634726211768,catapult,DSP,0,catapult_fpga_latency
Throughput,0.722634726211768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.722634726211768,catapult,CLB,1019,catapult_fpga_latency
Throughput,0.722634726211768,catapult,LUT,6375,catapult_fpga_latency
Throughput,0.722634726211768,catapult,FF,1370,catapult_fpga_latency
Throughput,0.722634726211768,catapult,DSP,0,catapult_fpga_latency
Throughput,0.722634726211768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.722634726211768,catapult,CLB,1019,catapult_fpga_latency
Throughput,0.722634726211768,catapult,LUT,6375,catapult_fpga_latency
Throughput,0.722634726211768,catapult,FF,1370,catapult_fpga_latency
Throughput,0.722634726211768,catapult,DSP,0,catapult_fpga_latency
Throughput,0.722634726211768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.722634726211768,catapult,CLB,1019,catapult_fpga_latency
Throughput,0.722634726211768,catapult,LUT,6375,catapult_fpga_latency
Throughput,0.722634726211768,catapult,FF,1370,catapult_fpga_latency
Throughput,0.722634726211768,catapult,DSP,0,catapult_fpga_latency
Throughput,0.722634726211768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.722634726211768,catapult,CLB,1019,catapult_fpga_latency
Throughput,0.722634726211768,catapult,LUT,6375,catapult_fpga_latency
Throughput,0.722634726211768,catapult,FF,1370,catapult_fpga_latency
Throughput,0.722634726211768,catapult,DSP,0,catapult_fpga_latency
Throughput,0.722634726211768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,CLB,988,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,LUT,6227,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,FF,1363,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,CLB,988,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,LUT,6227,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,FF,1363,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,CLB,988,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,LUT,6227,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,FF,1363,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,CLB,988,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,LUT,6227,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,FF,1363,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,CLB,988,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,LUT,6227,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,FF,1363,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,CLB,988,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,LUT,6227,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,FF,1363,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,CLB,988,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,LUT,6227,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,FF,1363,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,CLB,988,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,LUT,6227,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,FF,1363,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7017499538599405,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7513870605137083,catapult,CLB,1118,catapult_fpga_latency
Throughput,0.7513870605137083,catapult,LUT,7022,catapult_fpga_latency
Throughput,0.7513870605137083,catapult,FF,1519,catapult_fpga_latency
Throughput,0.7513870605137083,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7513870605137083,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7513870605137083,catapult,CLB,1118,catapult_fpga_latency
Throughput,0.7513870605137083,catapult,LUT,7022,catapult_fpga_latency
Throughput,0.7513870605137083,catapult,FF,1519,catapult_fpga_latency
Throughput,0.7513870605137083,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7513870605137083,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7513870605137083,catapult,CLB,1118,catapult_fpga_latency
Throughput,0.7513870605137083,catapult,LUT,7022,catapult_fpga_latency
Throughput,0.7513870605137083,catapult,FF,1519,catapult_fpga_latency
Throughput,0.7513870605137083,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7513870605137083,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7513870605137083,catapult,CLB,1118,catapult_fpga_latency
Throughput,0.7513870605137083,catapult,LUT,7022,catapult_fpga_latency
Throughput,0.7513870605137083,catapult,FF,1519,catapult_fpga_latency
Throughput,0.7513870605137083,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7513870605137083,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7513870605137083,catapult,CLB,1118,catapult_fpga_latency
Throughput,0.7513870605137083,catapult,LUT,7022,catapult_fpga_latency
Throughput,0.7513870605137083,catapult,FF,1519,catapult_fpga_latency
Throughput,0.7513870605137083,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7513870605137083,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7513870605137083,catapult,CLB,1118,catapult_fpga_latency
Throughput,0.7513870605137083,catapult,LUT,7022,catapult_fpga_latency
Throughput,0.7513870605137083,catapult,FF,1519,catapult_fpga_latency
Throughput,0.7513870605137083,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7513870605137083,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7649137139085026,catapult,CLB,1126,catapult_fpga_latency
Throughput,0.7649137139085026,catapult,LUT,7025,catapult_fpga_latency
Throughput,0.7649137139085026,catapult,FF,1519,catapult_fpga_latency
Throughput,0.7649137139085026,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7649137139085026,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7513870605137083,catapult,CLB,1118,catapult_fpga_latency
Throughput,0.7513870605137083,catapult,LUT,7022,catapult_fpga_latency
Throughput,0.7513870605137083,catapult,FF,1519,catapult_fpga_latency
Throughput,0.7513870605137083,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7513870605137083,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,CLB,955,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,LUT,6069,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,FF,1365,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,CLB,955,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,LUT,6069,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,FF,1365,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,CLB,955,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,LUT,6069,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,FF,1365,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,CLB,955,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,LUT,6069,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,FF,1365,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,CLB,955,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,LUT,6069,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,FF,1365,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,CLB,955,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,LUT,6069,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,FF,1365,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,CLB,955,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,LUT,6069,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,FF,1365,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,CLB,955,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,LUT,6069,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,FF,1365,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6836840176554561,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5156350871113916,catapult,CLB,1109,catapult_fpga_latency
Throughput,0.5156350871113916,catapult,LUT,6882,catapult_fpga_latency
Throughput,0.5156350871113916,catapult,FF,1502,catapult_fpga_latency
Throughput,0.5156350871113916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5156350871113916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5156350871113916,catapult,CLB,1109,catapult_fpga_latency
Throughput,0.5156350871113916,catapult,LUT,6882,catapult_fpga_latency
Throughput,0.5156350871113916,catapult,FF,1502,catapult_fpga_latency
Throughput,0.5156350871113916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5156350871113916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5156350871113916,catapult,CLB,1109,catapult_fpga_latency
Throughput,0.5156350871113916,catapult,LUT,6882,catapult_fpga_latency
Throughput,0.5156350871113916,catapult,FF,1502,catapult_fpga_latency
Throughput,0.5156350871113916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5156350871113916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5156350871113916,catapult,CLB,1109,catapult_fpga_latency
Throughput,0.5156350871113916,catapult,LUT,6882,catapult_fpga_latency
Throughput,0.5156350871113916,catapult,FF,1502,catapult_fpga_latency
Throughput,0.5156350871113916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5156350871113916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5156350871113916,catapult,CLB,1109,catapult_fpga_latency
Throughput,0.5156350871113916,catapult,LUT,6882,catapult_fpga_latency
Throughput,0.5156350871113916,catapult,FF,1502,catapult_fpga_latency
Throughput,0.5156350871113916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5156350871113916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5156350871113916,catapult,CLB,1109,catapult_fpga_latency
Throughput,0.5156350871113916,catapult,LUT,6882,catapult_fpga_latency
Throughput,0.5156350871113916,catapult,FF,1502,catapult_fpga_latency
Throughput,0.5156350871113916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5156350871113916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5156350871113916,catapult,CLB,1109,catapult_fpga_latency
Throughput,0.5156350871113916,catapult,LUT,6882,catapult_fpga_latency
Throughput,0.5156350871113916,catapult,FF,1502,catapult_fpga_latency
Throughput,0.5156350871113916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5156350871113916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5160379432378904,catapult,CLB,1285,catapult_fpga_latency
Throughput,0.5160379432378904,catapult,LUT,7204,catapult_fpga_latency
Throughput,0.5160379432378904,catapult,FF,1489,catapult_fpga_latency
Throughput,0.5160379432378904,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5160379432378904,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5128352403966473,catapult,CLB,1291,catapult_fpga_latency
Throughput,0.5128352403966473,catapult,LUT,7206,catapult_fpga_latency
Throughput,0.5128352403966473,catapult,FF,1480,catapult_fpga_latency
Throughput,0.5128352403966473,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5128352403966473,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5128352403966473,catapult,CLB,1291,catapult_fpga_latency
Throughput,0.5128352403966473,catapult,LUT,7206,catapult_fpga_latency
Throughput,0.5128352403966473,catapult,FF,1480,catapult_fpga_latency
Throughput,0.5128352403966473,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5128352403966473,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5128352403966473,catapult,CLB,1291,catapult_fpga_latency
Throughput,0.5128352403966473,catapult,LUT,7206,catapult_fpga_latency
Throughput,0.5128352403966473,catapult,FF,1480,catapult_fpga_latency
Throughput,0.5128352403966473,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5128352403966473,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5128352403966473,catapult,CLB,1291,catapult_fpga_latency
Throughput,0.5128352403966473,catapult,LUT,7206,catapult_fpga_latency
Throughput,0.5128352403966473,catapult,FF,1480,catapult_fpga_latency
Throughput,0.5128352403966473,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5128352403966473,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5128352403966473,catapult,CLB,1291,catapult_fpga_latency
Throughput,0.5128352403966473,catapult,LUT,7206,catapult_fpga_latency
Throughput,0.5128352403966473,catapult,FF,1480,catapult_fpga_latency
Throughput,0.5128352403966473,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5128352403966473,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5128352403966473,catapult,CLB,1291,catapult_fpga_latency
Throughput,0.5128352403966473,catapult,LUT,7206,catapult_fpga_latency
Throughput,0.5128352403966473,catapult,FF,1480,catapult_fpga_latency
Throughput,0.5128352403966473,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5128352403966473,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5128352403966473,catapult,CLB,1291,catapult_fpga_latency
Throughput,0.5128352403966473,catapult,LUT,7206,catapult_fpga_latency
Throughput,0.5128352403966473,catapult,FF,1480,catapult_fpga_latency
Throughput,0.5128352403966473,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5128352403966473,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.531813905550914,catapult,CLB,1286,catapult_fpga_latency
Throughput,0.531813905550914,catapult,LUT,8076,catapult_fpga_latency
Throughput,0.531813905550914,catapult,FF,1525,catapult_fpga_latency
Throughput,0.531813905550914,catapult,DSP,0,catapult_fpga_latency
Throughput,0.531813905550914,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.531813905550914,catapult,CLB,1286,catapult_fpga_latency
Throughput,0.531813905550914,catapult,LUT,8076,catapult_fpga_latency
Throughput,0.531813905550914,catapult,FF,1525,catapult_fpga_latency
Throughput,0.531813905550914,catapult,DSP,0,catapult_fpga_latency
Throughput,0.531813905550914,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.531813905550914,catapult,CLB,1286,catapult_fpga_latency
Throughput,0.531813905550914,catapult,LUT,8076,catapult_fpga_latency
Throughput,0.531813905550914,catapult,FF,1525,catapult_fpga_latency
Throughput,0.531813905550914,catapult,DSP,0,catapult_fpga_latency
Throughput,0.531813905550914,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.531813905550914,catapult,CLB,1286,catapult_fpga_latency
Throughput,0.531813905550914,catapult,LUT,8076,catapult_fpga_latency
Throughput,0.531813905550914,catapult,FF,1525,catapult_fpga_latency
Throughput,0.531813905550914,catapult,DSP,0,catapult_fpga_latency
Throughput,0.531813905550914,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5140315183565796,catapult,CLB,1280,catapult_fpga_latency
Throughput,0.5140315183565796,catapult,LUT,8046,catapult_fpga_latency
Throughput,0.5140315183565796,catapult,FF,1526,catapult_fpga_latency
Throughput,0.5140315183565796,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5140315183565796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.531813905550914,catapult,CLB,1286,catapult_fpga_latency
Throughput,0.531813905550914,catapult,LUT,8076,catapult_fpga_latency
Throughput,0.531813905550914,catapult,FF,1525,catapult_fpga_latency
Throughput,0.531813905550914,catapult,DSP,0,catapult_fpga_latency
Throughput,0.531813905550914,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.531813905550914,catapult,CLB,1286,catapult_fpga_latency
Throughput,0.531813905550914,catapult,LUT,8076,catapult_fpga_latency
Throughput,0.531813905550914,catapult,FF,1525,catapult_fpga_latency
Throughput,0.531813905550914,catapult,DSP,0,catapult_fpga_latency
Throughput,0.531813905550914,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.531813905550914,catapult,CLB,1286,catapult_fpga_latency
Throughput,0.531813905550914,catapult,LUT,8076,catapult_fpga_latency
Throughput,0.531813905550914,catapult,FF,1525,catapult_fpga_latency
Throughput,0.531813905550914,catapult,DSP,0,catapult_fpga_latency
Throughput,0.531813905550914,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,CLB,1031,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,LUT,6893,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,FF,1476,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,CLB,1031,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,LUT,6893,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,FF,1476,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,CLB,1031,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,LUT,6893,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,FF,1476,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,CLB,1031,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,LUT,6893,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,FF,1476,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,CLB,1031,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,LUT,6893,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,FF,1476,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,CLB,1031,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,LUT,6893,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,FF,1476,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,CLB,1031,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,LUT,6893,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,FF,1476,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,CLB,1031,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,LUT,6893,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,FF,1476,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5030783363400648,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.31648096212638,catapult,CLB,372,catapult_fpga_latency
Throughput,6.31648096212638,catapult,LUT,2166,catapult_fpga_latency
Throughput,6.31648096212638,catapult,FF,1214,catapult_fpga_latency
Throughput,6.31648096212638,catapult,DSP,0,catapult_fpga_latency
Throughput,6.31648096212638,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.31648096212638,catapult,CLB,372,catapult_fpga_latency
Throughput,6.31648096212638,catapult,LUT,2166,catapult_fpga_latency
Throughput,6.31648096212638,catapult,FF,1214,catapult_fpga_latency
Throughput,6.31648096212638,catapult,DSP,0,catapult_fpga_latency
Throughput,6.31648096212638,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.31648096212638,catapult,CLB,372,catapult_fpga_latency
Throughput,6.31648096212638,catapult,LUT,2166,catapult_fpga_latency
Throughput,6.31648096212638,catapult,FF,1214,catapult_fpga_latency
Throughput,6.31648096212638,catapult,DSP,0,catapult_fpga_latency
Throughput,6.31648096212638,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.31648096212638,catapult,CLB,372,catapult_fpga_latency
Throughput,6.31648096212638,catapult,LUT,2166,catapult_fpga_latency
Throughput,6.31648096212638,catapult,FF,1214,catapult_fpga_latency
Throughput,6.31648096212638,catapult,DSP,0,catapult_fpga_latency
Throughput,6.31648096212638,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.31648096212638,catapult,CLB,372,catapult_fpga_latency
Throughput,6.31648096212638,catapult,LUT,2166,catapult_fpga_latency
Throughput,6.31648096212638,catapult,FF,1214,catapult_fpga_latency
Throughput,6.31648096212638,catapult,DSP,0,catapult_fpga_latency
Throughput,6.31648096212638,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.31648096212638,catapult,CLB,372,catapult_fpga_latency
Throughput,6.31648096212638,catapult,LUT,2166,catapult_fpga_latency
Throughput,6.31648096212638,catapult,FF,1214,catapult_fpga_latency
Throughput,6.31648096212638,catapult,DSP,0,catapult_fpga_latency
Throughput,6.31648096212638,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.31648096212638,catapult,CLB,372,catapult_fpga_latency
Throughput,6.31648096212638,catapult,LUT,2166,catapult_fpga_latency
Throughput,6.31648096212638,catapult,FF,1214,catapult_fpga_latency
Throughput,6.31648096212638,catapult,DSP,0,catapult_fpga_latency
Throughput,6.31648096212638,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.31648096212638,catapult,CLB,372,catapult_fpga_latency
Throughput,6.31648096212638,catapult,LUT,2166,catapult_fpga_latency
Throughput,6.31648096212638,catapult,FF,1214,catapult_fpga_latency
Throughput,6.31648096212638,catapult,DSP,0,catapult_fpga_latency
Throughput,6.31648096212638,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.041113059152391,catapult,CLB,381,catapult_fpga_latency
Throughput,7.041113059152391,catapult,LUT,2087,catapult_fpga_latency
Throughput,7.041113059152391,catapult,FF,1204,catapult_fpga_latency
Throughput,7.041113059152391,catapult,DSP,0,catapult_fpga_latency
Throughput,7.041113059152391,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.041113059152391,catapult,CLB,381,catapult_fpga_latency
Throughput,7.041113059152391,catapult,LUT,2087,catapult_fpga_latency
Throughput,7.041113059152391,catapult,FF,1204,catapult_fpga_latency
Throughput,7.041113059152391,catapult,DSP,0,catapult_fpga_latency
Throughput,7.041113059152391,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.041113059152391,catapult,CLB,381,catapult_fpga_latency
Throughput,7.041113059152391,catapult,LUT,2087,catapult_fpga_latency
Throughput,7.041113059152391,catapult,FF,1204,catapult_fpga_latency
Throughput,7.041113059152391,catapult,DSP,0,catapult_fpga_latency
Throughput,7.041113059152391,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.041113059152391,catapult,CLB,381,catapult_fpga_latency
Throughput,7.041113059152391,catapult,LUT,2087,catapult_fpga_latency
Throughput,7.041113059152391,catapult,FF,1204,catapult_fpga_latency
Throughput,7.041113059152391,catapult,DSP,0,catapult_fpga_latency
Throughput,7.041113059152391,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.041113059152391,catapult,CLB,381,catapult_fpga_latency
Throughput,7.041113059152391,catapult,LUT,2087,catapult_fpga_latency
Throughput,7.041113059152391,catapult,FF,1204,catapult_fpga_latency
Throughput,7.041113059152391,catapult,DSP,0,catapult_fpga_latency
Throughput,7.041113059152391,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.041113059152391,catapult,CLB,381,catapult_fpga_latency
Throughput,7.041113059152391,catapult,LUT,2087,catapult_fpga_latency
Throughput,7.041113059152391,catapult,FF,1204,catapult_fpga_latency
Throughput,7.041113059152391,catapult,DSP,0,catapult_fpga_latency
Throughput,7.041113059152391,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.041113059152391,catapult,CLB,381,catapult_fpga_latency
Throughput,7.041113059152391,catapult,LUT,2087,catapult_fpga_latency
Throughput,7.041113059152391,catapult,FF,1204,catapult_fpga_latency
Throughput,7.041113059152391,catapult,DSP,0,catapult_fpga_latency
Throughput,7.041113059152391,catapult,BRAM,0,catapult_fpga_latency
Throughput,7.041113059152391,catapult,CLB,381,catapult_fpga_latency
Throughput,7.041113059152391,catapult,LUT,2087,catapult_fpga_latency
Throughput,7.041113059152391,catapult,FF,1204,catapult_fpga_latency
Throughput,7.041113059152391,catapult,DSP,0,catapult_fpga_latency
Throughput,7.041113059152391,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.639092303300292,catapult,CLB,429,catapult_fpga_latency
Throughput,6.639092303300292,catapult,LUT,2604,catapult_fpga_latency
Throughput,6.639092303300292,catapult,FF,1427,catapult_fpga_latency
Throughput,6.639092303300292,catapult,DSP,0,catapult_fpga_latency
Throughput,6.639092303300292,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.639092303300292,catapult,CLB,429,catapult_fpga_latency
Throughput,6.639092303300292,catapult,LUT,2604,catapult_fpga_latency
Throughput,6.639092303300292,catapult,FF,1427,catapult_fpga_latency
Throughput,6.639092303300292,catapult,DSP,0,catapult_fpga_latency
Throughput,6.639092303300292,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.639092303300292,catapult,CLB,429,catapult_fpga_latency
Throughput,6.639092303300292,catapult,LUT,2604,catapult_fpga_latency
Throughput,6.639092303300292,catapult,FF,1427,catapult_fpga_latency
Throughput,6.639092303300292,catapult,DSP,0,catapult_fpga_latency
Throughput,6.639092303300292,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.639092303300292,catapult,CLB,429,catapult_fpga_latency
Throughput,6.639092303300292,catapult,LUT,2604,catapult_fpga_latency
Throughput,6.639092303300292,catapult,FF,1427,catapult_fpga_latency
Throughput,6.639092303300292,catapult,DSP,0,catapult_fpga_latency
Throughput,6.639092303300292,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.639092303300292,catapult,CLB,429,catapult_fpga_latency
Throughput,6.639092303300292,catapult,LUT,2604,catapult_fpga_latency
Throughput,6.639092303300292,catapult,FF,1427,catapult_fpga_latency
Throughput,6.639092303300292,catapult,DSP,0,catapult_fpga_latency
Throughput,6.639092303300292,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.639092303300292,catapult,CLB,429,catapult_fpga_latency
Throughput,6.639092303300292,catapult,LUT,2604,catapult_fpga_latency
Throughput,6.639092303300292,catapult,FF,1427,catapult_fpga_latency
Throughput,6.639092303300292,catapult,DSP,0,catapult_fpga_latency
Throughput,6.639092303300292,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.639092303300292,catapult,CLB,429,catapult_fpga_latency
Throughput,6.639092303300292,catapult,LUT,2604,catapult_fpga_latency
Throughput,6.639092303300292,catapult,FF,1427,catapult_fpga_latency
Throughput,6.639092303300292,catapult,DSP,0,catapult_fpga_latency
Throughput,6.639092303300292,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.639092303300292,catapult,CLB,429,catapult_fpga_latency
Throughput,6.639092303300292,catapult,LUT,2604,catapult_fpga_latency
Throughput,6.639092303300292,catapult,FF,1427,catapult_fpga_latency
Throughput,6.639092303300292,catapult,DSP,0,catapult_fpga_latency
Throughput,6.639092303300292,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.312732782021337,catapult,CLB,315,catapult_fpga_latency
Throughput,6.312732782021337,catapult,LUT,1923,catapult_fpga_latency
Throughput,6.312732782021337,catapult,FF,1197,catapult_fpga_latency
Throughput,6.312732782021337,catapult,DSP,0,catapult_fpga_latency
Throughput,6.312732782021337,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.312732782021337,catapult,CLB,315,catapult_fpga_latency
Throughput,6.312732782021337,catapult,LUT,1923,catapult_fpga_latency
Throughput,6.312732782021337,catapult,FF,1197,catapult_fpga_latency
Throughput,6.312732782021337,catapult,DSP,0,catapult_fpga_latency
Throughput,6.312732782021337,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.312732782021337,catapult,CLB,315,catapult_fpga_latency
Throughput,6.312732782021337,catapult,LUT,1923,catapult_fpga_latency
Throughput,6.312732782021337,catapult,FF,1197,catapult_fpga_latency
Throughput,6.312732782021337,catapult,DSP,0,catapult_fpga_latency
Throughput,6.312732782021337,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.312732782021337,catapult,CLB,315,catapult_fpga_latency
Throughput,6.312732782021337,catapult,LUT,1923,catapult_fpga_latency
Throughput,6.312732782021337,catapult,FF,1197,catapult_fpga_latency
Throughput,6.312732782021337,catapult,DSP,0,catapult_fpga_latency
Throughput,6.312732782021337,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.312732782021337,catapult,CLB,315,catapult_fpga_latency
Throughput,6.312732782021337,catapult,LUT,1923,catapult_fpga_latency
Throughput,6.312732782021337,catapult,FF,1197,catapult_fpga_latency
Throughput,6.312732782021337,catapult,DSP,0,catapult_fpga_latency
Throughput,6.312732782021337,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.312732782021337,catapult,CLB,315,catapult_fpga_latency
Throughput,6.312732782021337,catapult,LUT,1923,catapult_fpga_latency
Throughput,6.312732782021337,catapult,FF,1197,catapult_fpga_latency
Throughput,6.312732782021337,catapult,DSP,0,catapult_fpga_latency
Throughput,6.312732782021337,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.312732782021337,catapult,CLB,315,catapult_fpga_latency
Throughput,6.312732782021337,catapult,LUT,1923,catapult_fpga_latency
Throughput,6.312732782021337,catapult,FF,1197,catapult_fpga_latency
Throughput,6.312732782021337,catapult,DSP,0,catapult_fpga_latency
Throughput,6.312732782021337,catapult,BRAM,0,catapult_fpga_latency
Throughput,6.312732782021337,catapult,CLB,315,catapult_fpga_latency
Throughput,6.312732782021337,catapult,LUT,1923,catapult_fpga_latency
Throughput,6.312732782021337,catapult,FF,1197,catapult_fpga_latency
Throughput,6.312732782021337,catapult,DSP,0,catapult_fpga_latency
Throughput,6.312732782021337,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,CLB,485,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,LUT,2918,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,FF,1227,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,CLB,485,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,LUT,2918,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,FF,1227,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,CLB,485,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,LUT,2918,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,FF,1227,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,CLB,485,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,LUT,2918,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,FF,1227,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,CLB,485,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,LUT,2918,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,FF,1227,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,CLB,485,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,LUT,2918,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,FF,1227,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,CLB,485,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,LUT,2918,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,FF,1227,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,CLB,485,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,LUT,2918,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,FF,1227,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4493344509176955,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,CLB,485,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,LUT,2924,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,FF,1216,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,CLB,485,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,LUT,2924,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,FF,1216,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,CLB,485,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,LUT,2924,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,FF,1216,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,CLB,485,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,LUT,2924,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,FF,1216,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,CLB,485,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,LUT,2924,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,FF,1216,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,CLB,485,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,LUT,2924,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,FF,1216,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,CLB,485,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,LUT,2924,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,FF,1216,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,CLB,485,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,LUT,2924,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,FF,1216,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,DSP,0,catapult_fpga_latency
Throughput,3.4662765950071757,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.482245769941951,catapult,CLB,610,catapult_fpga_latency
Throughput,3.482245769941951,catapult,LUT,3721,catapult_fpga_latency
Throughput,3.482245769941951,catapult,FF,1447,catapult_fpga_latency
Throughput,3.482245769941951,catapult,DSP,0,catapult_fpga_latency
Throughput,3.482245769941951,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.3602828014005657,catapult,CLB,605,catapult_fpga_latency
Throughput,3.3602828014005657,catapult,LUT,3719,catapult_fpga_latency
Throughput,3.3602828014005657,catapult,FF,1447,catapult_fpga_latency
Throughput,3.3602828014005657,catapult,DSP,0,catapult_fpga_latency
Throughput,3.3602828014005657,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.482245769941951,catapult,CLB,610,catapult_fpga_latency
Throughput,3.482245769941951,catapult,LUT,3721,catapult_fpga_latency
Throughput,3.482245769941951,catapult,FF,1447,catapult_fpga_latency
Throughput,3.482245769941951,catapult,DSP,0,catapult_fpga_latency
Throughput,3.482245769941951,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.3602828014005657,catapult,CLB,605,catapult_fpga_latency
Throughput,3.3602828014005657,catapult,LUT,3719,catapult_fpga_latency
Throughput,3.3602828014005657,catapult,FF,1447,catapult_fpga_latency
Throughput,3.3602828014005657,catapult,DSP,0,catapult_fpga_latency
Throughput,3.3602828014005657,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.3602828014005657,catapult,CLB,605,catapult_fpga_latency
Throughput,3.3602828014005657,catapult,LUT,3719,catapult_fpga_latency
Throughput,3.3602828014005657,catapult,FF,1447,catapult_fpga_latency
Throughput,3.3602828014005657,catapult,DSP,0,catapult_fpga_latency
Throughput,3.3602828014005657,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.3602828014005657,catapult,CLB,605,catapult_fpga_latency
Throughput,3.3602828014005657,catapult,LUT,3719,catapult_fpga_latency
Throughput,3.3602828014005657,catapult,FF,1447,catapult_fpga_latency
Throughput,3.3602828014005657,catapult,DSP,0,catapult_fpga_latency
Throughput,3.3602828014005657,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.3602828014005657,catapult,CLB,605,catapult_fpga_latency
Throughput,3.3602828014005657,catapult,LUT,3719,catapult_fpga_latency
Throughput,3.3602828014005657,catapult,FF,1447,catapult_fpga_latency
Throughput,3.3602828014005657,catapult,DSP,0,catapult_fpga_latency
Throughput,3.3602828014005657,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.3602828014005657,catapult,CLB,605,catapult_fpga_latency
Throughput,3.3602828014005657,catapult,LUT,3719,catapult_fpga_latency
Throughput,3.3602828014005657,catapult,FF,1447,catapult_fpga_latency
Throughput,3.3602828014005657,catapult,DSP,0,catapult_fpga_latency
Throughput,3.3602828014005657,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,CLB,470,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,LUT,2810,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,FF,1210,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,DSP,0,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,CLB,470,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,LUT,2810,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,FF,1210,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,DSP,0,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,CLB,470,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,LUT,2810,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,FF,1210,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,DSP,0,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,CLB,470,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,LUT,2810,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,FF,1210,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,DSP,0,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,CLB,470,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,LUT,2810,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,FF,1210,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,DSP,0,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,CLB,470,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,LUT,2810,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,FF,1210,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,DSP,0,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,CLB,470,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,LUT,2810,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,FF,1210,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,DSP,0,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,BRAM,0,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,CLB,470,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,LUT,2810,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,FF,1210,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,DSP,0,catapult_fpga_latency
Throughput,3.5444276281044753,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.279337351045304,catapult,CLB,723,catapult_fpga_latency
Throughput,2.279337351045304,catapult,LUT,4422,catapult_fpga_latency
Throughput,2.279337351045304,catapult,FF,1364,catapult_fpga_latency
Throughput,2.279337351045304,catapult,DSP,0,catapult_fpga_latency
Throughput,2.279337351045304,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.279337351045304,catapult,CLB,723,catapult_fpga_latency
Throughput,2.279337351045304,catapult,LUT,4422,catapult_fpga_latency
Throughput,2.279337351045304,catapult,FF,1364,catapult_fpga_latency
Throughput,2.279337351045304,catapult,DSP,0,catapult_fpga_latency
Throughput,2.279337351045304,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.279337351045304,catapult,CLB,723,catapult_fpga_latency
Throughput,2.279337351045304,catapult,LUT,4422,catapult_fpga_latency
Throughput,2.279337351045304,catapult,FF,1364,catapult_fpga_latency
Throughput,2.279337351045304,catapult,DSP,0,catapult_fpga_latency
Throughput,2.279337351045304,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.279337351045304,catapult,CLB,723,catapult_fpga_latency
Throughput,2.279337351045304,catapult,LUT,4422,catapult_fpga_latency
Throughput,2.279337351045304,catapult,FF,1364,catapult_fpga_latency
Throughput,2.279337351045304,catapult,DSP,0,catapult_fpga_latency
Throughput,2.279337351045304,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.279337351045304,catapult,CLB,723,catapult_fpga_latency
Throughput,2.279337351045304,catapult,LUT,4422,catapult_fpga_latency
Throughput,2.279337351045304,catapult,FF,1364,catapult_fpga_latency
Throughput,2.279337351045304,catapult,DSP,0,catapult_fpga_latency
Throughput,2.279337351045304,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.279337351045304,catapult,CLB,723,catapult_fpga_latency
Throughput,2.279337351045304,catapult,LUT,4422,catapult_fpga_latency
Throughput,2.279337351045304,catapult,FF,1364,catapult_fpga_latency
Throughput,2.279337351045304,catapult,DSP,0,catapult_fpga_latency
Throughput,2.279337351045304,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.279337351045304,catapult,CLB,723,catapult_fpga_latency
Throughput,2.279337351045304,catapult,LUT,4422,catapult_fpga_latency
Throughput,2.279337351045304,catapult,FF,1364,catapult_fpga_latency
Throughput,2.279337351045304,catapult,DSP,0,catapult_fpga_latency
Throughput,2.279337351045304,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.279337351045304,catapult,CLB,723,catapult_fpga_latency
Throughput,2.279337351045304,catapult,LUT,4422,catapult_fpga_latency
Throughput,2.279337351045304,catapult,FF,1364,catapult_fpga_latency
Throughput,2.279337351045304,catapult,DSP,0,catapult_fpga_latency
Throughput,2.279337351045304,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,CLB,687,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,LUT,4332,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,FF,1321,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,CLB,687,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,LUT,4332,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,FF,1321,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,CLB,687,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,LUT,4332,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,FF,1321,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,CLB,687,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,LUT,4332,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,FF,1321,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,CLB,687,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,LUT,4332,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,FF,1321,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,CLB,687,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,LUT,4332,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,FF,1321,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,CLB,687,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,LUT,4332,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,FF,1321,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,CLB,687,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,LUT,4332,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,FF,1321,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3139792112107664,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,CLB,831,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,LUT,5337,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,FF,1493,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,CLB,831,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,LUT,5337,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,FF,1493,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,CLB,831,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,LUT,5337,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,FF,1493,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,CLB,831,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,LUT,5337,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,FF,1493,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,CLB,831,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,LUT,5337,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,FF,1493,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,CLB,831,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,LUT,5337,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,FF,1493,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,CLB,831,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,LUT,5337,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,FF,1493,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,CLB,831,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,LUT,5337,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,FF,1493,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,DSP,0,catapult_fpga_latency
Throughput,2.3099702937820217,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,CLB,712,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,LUT,4496,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,FF,1321,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,DSP,0,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,CLB,712,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,LUT,4496,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,FF,1321,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,DSP,0,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,CLB,712,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,LUT,4496,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,FF,1321,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,DSP,0,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,CLB,712,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,LUT,4496,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,FF,1321,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,DSP,0,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,CLB,712,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,LUT,4496,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,FF,1321,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,DSP,0,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,CLB,712,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,LUT,4496,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,FF,1321,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,DSP,0,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,CLB,712,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,LUT,4496,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,FF,1321,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,DSP,0,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,CLB,712,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,LUT,4496,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,FF,1321,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,DSP,0,catapult_fpga_latency
Throughput,2.2913129452307466,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,CLB,822,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,LUT,5370,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,FF,1423,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,CLB,822,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,LUT,5370,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,FF,1423,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,CLB,822,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,LUT,5370,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,FF,1423,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,CLB,822,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,LUT,5370,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,FF,1423,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,CLB,822,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,LUT,5370,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,FF,1423,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,CLB,822,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,LUT,5370,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,FF,1423,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,CLB,822,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,LUT,5370,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,FF,1423,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,CLB,822,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,LUT,5370,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,FF,1423,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4561445660325156,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,CLB,829,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,LUT,5348,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,FF,1396,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,CLB,829,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,LUT,5348,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,FF,1396,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,CLB,829,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,LUT,5348,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,FF,1396,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,CLB,829,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,LUT,5348,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,FF,1396,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,CLB,829,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,LUT,5348,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,FF,1396,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,CLB,829,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,LUT,5348,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,FF,1396,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,CLB,829,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,LUT,5348,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,FF,1396,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,CLB,829,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,LUT,5348,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,FF,1396,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4029003561964004,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.419829336513751,catapult,CLB,911,catapult_fpga_latency
Throughput,1.419829336513751,catapult,LUT,5858,catapult_fpga_latency
Throughput,1.419829336513751,catapult,FF,1431,catapult_fpga_latency
Throughput,1.419829336513751,catapult,DSP,0,catapult_fpga_latency
Throughput,1.419829336513751,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.419829336513751,catapult,CLB,911,catapult_fpga_latency
Throughput,1.419829336513751,catapult,LUT,5858,catapult_fpga_latency
Throughput,1.419829336513751,catapult,FF,1431,catapult_fpga_latency
Throughput,1.419829336513751,catapult,DSP,0,catapult_fpga_latency
Throughput,1.419829336513751,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.419829336513751,catapult,CLB,911,catapult_fpga_latency
Throughput,1.419829336513751,catapult,LUT,5858,catapult_fpga_latency
Throughput,1.419829336513751,catapult,FF,1431,catapult_fpga_latency
Throughput,1.419829336513751,catapult,DSP,0,catapult_fpga_latency
Throughput,1.419829336513751,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.419829336513751,catapult,CLB,911,catapult_fpga_latency
Throughput,1.419829336513751,catapult,LUT,5858,catapult_fpga_latency
Throughput,1.419829336513751,catapult,FF,1431,catapult_fpga_latency
Throughput,1.419829336513751,catapult,DSP,0,catapult_fpga_latency
Throughput,1.419829336513751,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.419829336513751,catapult,CLB,911,catapult_fpga_latency
Throughput,1.419829336513751,catapult,LUT,5858,catapult_fpga_latency
Throughput,1.419829336513751,catapult,FF,1431,catapult_fpga_latency
Throughput,1.419829336513751,catapult,DSP,0,catapult_fpga_latency
Throughput,1.419829336513751,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.419829336513751,catapult,CLB,911,catapult_fpga_latency
Throughput,1.419829336513751,catapult,LUT,5858,catapult_fpga_latency
Throughput,1.419829336513751,catapult,FF,1431,catapult_fpga_latency
Throughput,1.419829336513751,catapult,DSP,0,catapult_fpga_latency
Throughput,1.419829336513751,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.419829336513751,catapult,CLB,911,catapult_fpga_latency
Throughput,1.419829336513751,catapult,LUT,5858,catapult_fpga_latency
Throughput,1.419829336513751,catapult,FF,1431,catapult_fpga_latency
Throughput,1.419829336513751,catapult,DSP,0,catapult_fpga_latency
Throughput,1.419829336513751,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.419829336513751,catapult,CLB,911,catapult_fpga_latency
Throughput,1.419829336513751,catapult,LUT,5858,catapult_fpga_latency
Throughput,1.419829336513751,catapult,FF,1431,catapult_fpga_latency
Throughput,1.419829336513751,catapult,DSP,0,catapult_fpga_latency
Throughput,1.419829336513751,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,CLB,766,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,LUT,4952,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,FF,1415,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,CLB,766,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,LUT,4952,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,FF,1415,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,CLB,766,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,LUT,4952,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,FF,1415,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,CLB,766,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,LUT,4952,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,FF,1415,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,CLB,766,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,LUT,4952,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,FF,1415,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,CLB,766,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,LUT,4952,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,FF,1415,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,CLB,766,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,LUT,4952,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,FF,1415,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,CLB,766,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,LUT,4952,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,FF,1415,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3820286522180176,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.36330633901145,catapult,CLB,399,catapult_fpga_latency
Throughput,4.36330633901145,catapult,LUT,2474,catapult_fpga_latency
Throughput,4.36330633901145,catapult,FF,1236,catapult_fpga_latency
Throughput,4.36330633901145,catapult,DSP,0,catapult_fpga_latency
Throughput,4.36330633901145,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.36330633901145,catapult,CLB,399,catapult_fpga_latency
Throughput,4.36330633901145,catapult,LUT,2474,catapult_fpga_latency
Throughput,4.36330633901145,catapult,FF,1236,catapult_fpga_latency
Throughput,4.36330633901145,catapult,DSP,0,catapult_fpga_latency
Throughput,4.36330633901145,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.36330633901145,catapult,CLB,399,catapult_fpga_latency
Throughput,4.36330633901145,catapult,LUT,2474,catapult_fpga_latency
Throughput,4.36330633901145,catapult,FF,1236,catapult_fpga_latency
Throughput,4.36330633901145,catapult,DSP,0,catapult_fpga_latency
Throughput,4.36330633901145,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.36330633901145,catapult,CLB,399,catapult_fpga_latency
Throughput,4.36330633901145,catapult,LUT,2474,catapult_fpga_latency
Throughput,4.36330633901145,catapult,FF,1236,catapult_fpga_latency
Throughput,4.36330633901145,catapult,DSP,0,catapult_fpga_latency
Throughput,4.36330633901145,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.36330633901145,catapult,CLB,399,catapult_fpga_latency
Throughput,4.36330633901145,catapult,LUT,2474,catapult_fpga_latency
Throughput,4.36330633901145,catapult,FF,1236,catapult_fpga_latency
Throughput,4.36330633901145,catapult,DSP,0,catapult_fpga_latency
Throughput,4.36330633901145,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.36330633901145,catapult,CLB,399,catapult_fpga_latency
Throughput,4.36330633901145,catapult,LUT,2474,catapult_fpga_latency
Throughput,4.36330633901145,catapult,FF,1236,catapult_fpga_latency
Throughput,4.36330633901145,catapult,DSP,0,catapult_fpga_latency
Throughput,4.36330633901145,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.36330633901145,catapult,CLB,399,catapult_fpga_latency
Throughput,4.36330633901145,catapult,LUT,2474,catapult_fpga_latency
Throughput,4.36330633901145,catapult,FF,1236,catapult_fpga_latency
Throughput,4.36330633901145,catapult,DSP,0,catapult_fpga_latency
Throughput,4.36330633901145,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.36330633901145,catapult,CLB,399,catapult_fpga_latency
Throughput,4.36330633901145,catapult,LUT,2474,catapult_fpga_latency
Throughput,4.36330633901145,catapult,FF,1236,catapult_fpga_latency
Throughput,4.36330633901145,catapult,DSP,0,catapult_fpga_latency
Throughput,4.36330633901145,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.247907905356612,catapult,CLB,423,catapult_fpga_latency
Throughput,4.247907905356612,catapult,LUT,2467,catapult_fpga_latency
Throughput,4.247907905356612,catapult,FF,1230,catapult_fpga_latency
Throughput,4.247907905356612,catapult,DSP,0,catapult_fpga_latency
Throughput,4.247907905356612,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.247907905356612,catapult,CLB,423,catapult_fpga_latency
Throughput,4.247907905356612,catapult,LUT,2467,catapult_fpga_latency
Throughput,4.247907905356612,catapult,FF,1230,catapult_fpga_latency
Throughput,4.247907905356612,catapult,DSP,0,catapult_fpga_latency
Throughput,4.247907905356612,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.247907905356612,catapult,CLB,423,catapult_fpga_latency
Throughput,4.247907905356612,catapult,LUT,2467,catapult_fpga_latency
Throughput,4.247907905356612,catapult,FF,1230,catapult_fpga_latency
Throughput,4.247907905356612,catapult,DSP,0,catapult_fpga_latency
Throughput,4.247907905356612,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.247907905356612,catapult,CLB,423,catapult_fpga_latency
Throughput,4.247907905356612,catapult,LUT,2467,catapult_fpga_latency
Throughput,4.247907905356612,catapult,FF,1230,catapult_fpga_latency
Throughput,4.247907905356612,catapult,DSP,0,catapult_fpga_latency
Throughput,4.247907905356612,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.247907905356612,catapult,CLB,423,catapult_fpga_latency
Throughput,4.247907905356612,catapult,LUT,2467,catapult_fpga_latency
Throughput,4.247907905356612,catapult,FF,1230,catapult_fpga_latency
Throughput,4.247907905356612,catapult,DSP,0,catapult_fpga_latency
Throughput,4.247907905356612,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.247907905356612,catapult,CLB,423,catapult_fpga_latency
Throughput,4.247907905356612,catapult,LUT,2467,catapult_fpga_latency
Throughput,4.247907905356612,catapult,FF,1230,catapult_fpga_latency
Throughput,4.247907905356612,catapult,DSP,0,catapult_fpga_latency
Throughput,4.247907905356612,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.247907905356612,catapult,CLB,423,catapult_fpga_latency
Throughput,4.247907905356612,catapult,LUT,2467,catapult_fpga_latency
Throughput,4.247907905356612,catapult,FF,1230,catapult_fpga_latency
Throughput,4.247907905356612,catapult,DSP,0,catapult_fpga_latency
Throughput,4.247907905356612,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.247907905356612,catapult,CLB,423,catapult_fpga_latency
Throughput,4.247907905356612,catapult,LUT,2467,catapult_fpga_latency
Throughput,4.247907905356612,catapult,FF,1230,catapult_fpga_latency
Throughput,4.247907905356612,catapult,DSP,0,catapult_fpga_latency
Throughput,4.247907905356612,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.244265996638542,catapult,CLB,507,catapult_fpga_latency
Throughput,4.244265996638542,catapult,LUT,3080,catapult_fpga_latency
Throughput,4.244265996638542,catapult,FF,1448,catapult_fpga_latency
Throughput,4.244265996638542,catapult,DSP,0,catapult_fpga_latency
Throughput,4.244265996638542,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.244265996638542,catapult,CLB,507,catapult_fpga_latency
Throughput,4.244265996638542,catapult,LUT,3080,catapult_fpga_latency
Throughput,4.244265996638542,catapult,FF,1448,catapult_fpga_latency
Throughput,4.244265996638542,catapult,DSP,0,catapult_fpga_latency
Throughput,4.244265996638542,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.244265996638542,catapult,CLB,507,catapult_fpga_latency
Throughput,4.244265996638542,catapult,LUT,3080,catapult_fpga_latency
Throughput,4.244265996638542,catapult,FF,1448,catapult_fpga_latency
Throughput,4.244265996638542,catapult,DSP,0,catapult_fpga_latency
Throughput,4.244265996638542,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.244265996638542,catapult,CLB,507,catapult_fpga_latency
Throughput,4.244265996638542,catapult,LUT,3080,catapult_fpga_latency
Throughput,4.244265996638542,catapult,FF,1448,catapult_fpga_latency
Throughput,4.244265996638542,catapult,DSP,0,catapult_fpga_latency
Throughput,4.244265996638542,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.244265996638542,catapult,CLB,507,catapult_fpga_latency
Throughput,4.244265996638542,catapult,LUT,3080,catapult_fpga_latency
Throughput,4.244265996638542,catapult,FF,1448,catapult_fpga_latency
Throughput,4.244265996638542,catapult,DSP,0,catapult_fpga_latency
Throughput,4.244265996638542,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.244265996638542,catapult,CLB,507,catapult_fpga_latency
Throughput,4.244265996638542,catapult,LUT,3080,catapult_fpga_latency
Throughput,4.244265996638542,catapult,FF,1448,catapult_fpga_latency
Throughput,4.244265996638542,catapult,DSP,0,catapult_fpga_latency
Throughput,4.244265996638542,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.244265996638542,catapult,CLB,507,catapult_fpga_latency
Throughput,4.244265996638542,catapult,LUT,3080,catapult_fpga_latency
Throughput,4.244265996638542,catapult,FF,1448,catapult_fpga_latency
Throughput,4.244265996638542,catapult,DSP,0,catapult_fpga_latency
Throughput,4.244265996638542,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.244265996638542,catapult,CLB,507,catapult_fpga_latency
Throughput,4.244265996638542,catapult,LUT,3080,catapult_fpga_latency
Throughput,4.244265996638542,catapult,FF,1448,catapult_fpga_latency
Throughput,4.244265996638542,catapult,DSP,0,catapult_fpga_latency
Throughput,4.244265996638542,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.142330475125306,catapult,CLB,349,catapult_fpga_latency
Throughput,4.142330475125306,catapult,LUT,2223,catapult_fpga_latency
Throughput,4.142330475125306,catapult,FF,1220,catapult_fpga_latency
Throughput,4.142330475125306,catapult,DSP,0,catapult_fpga_latency
Throughput,4.142330475125306,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.142330475125306,catapult,CLB,349,catapult_fpga_latency
Throughput,4.142330475125306,catapult,LUT,2223,catapult_fpga_latency
Throughput,4.142330475125306,catapult,FF,1220,catapult_fpga_latency
Throughput,4.142330475125306,catapult,DSP,0,catapult_fpga_latency
Throughput,4.142330475125306,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.142330475125306,catapult,CLB,349,catapult_fpga_latency
Throughput,4.142330475125306,catapult,LUT,2223,catapult_fpga_latency
Throughput,4.142330475125306,catapult,FF,1220,catapult_fpga_latency
Throughput,4.142330475125306,catapult,DSP,0,catapult_fpga_latency
Throughput,4.142330475125306,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.142330475125306,catapult,CLB,349,catapult_fpga_latency
Throughput,4.142330475125306,catapult,LUT,2223,catapult_fpga_latency
Throughput,4.142330475125306,catapult,FF,1220,catapult_fpga_latency
Throughput,4.142330475125306,catapult,DSP,0,catapult_fpga_latency
Throughput,4.142330475125306,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.142330475125306,catapult,CLB,349,catapult_fpga_latency
Throughput,4.142330475125306,catapult,LUT,2223,catapult_fpga_latency
Throughput,4.142330475125306,catapult,FF,1220,catapult_fpga_latency
Throughput,4.142330475125306,catapult,DSP,0,catapult_fpga_latency
Throughput,4.142330475125306,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.142330475125306,catapult,CLB,349,catapult_fpga_latency
Throughput,4.142330475125306,catapult,LUT,2223,catapult_fpga_latency
Throughput,4.142330475125306,catapult,FF,1220,catapult_fpga_latency
Throughput,4.142330475125306,catapult,DSP,0,catapult_fpga_latency
Throughput,4.142330475125306,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.142330475125306,catapult,CLB,349,catapult_fpga_latency
Throughput,4.142330475125306,catapult,LUT,2223,catapult_fpga_latency
Throughput,4.142330475125306,catapult,FF,1220,catapult_fpga_latency
Throughput,4.142330475125306,catapult,DSP,0,catapult_fpga_latency
Throughput,4.142330475125306,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.142330475125306,catapult,CLB,349,catapult_fpga_latency
Throughput,4.142330475125306,catapult,LUT,2223,catapult_fpga_latency
Throughput,4.142330475125306,catapult,FF,1220,catapult_fpga_latency
Throughput,4.142330475125306,catapult,DSP,0,catapult_fpga_latency
Throughput,4.142330475125306,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,CLB,598,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,LUT,3561,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,FF,1258,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,DSP,0,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,CLB,598,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,LUT,3561,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,FF,1258,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,DSP,0,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,CLB,598,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,LUT,3561,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,FF,1258,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,DSP,0,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,CLB,598,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,LUT,3561,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,FF,1258,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,DSP,0,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,CLB,598,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,LUT,3561,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,FF,1258,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,DSP,0,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,CLB,598,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,LUT,3561,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,FF,1258,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,DSP,0,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,CLB,598,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,LUT,3561,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,FF,1258,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,DSP,0,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,CLB,598,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,LUT,3561,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,FF,1258,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,DSP,0,catapult_fpga_latency
Throughput,2.4561394890738635,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,CLB,585,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,LUT,3483,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,FF,1248,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,DSP,0,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,CLB,585,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,LUT,3483,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,FF,1248,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,DSP,0,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,CLB,585,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,LUT,3483,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,FF,1248,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,DSP,0,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,CLB,585,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,LUT,3483,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,FF,1248,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,DSP,0,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,CLB,585,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,LUT,3483,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,FF,1248,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,DSP,0,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,CLB,585,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,LUT,3483,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,FF,1248,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,DSP,0,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,CLB,585,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,LUT,3483,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,FF,1248,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,DSP,0,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,CLB,585,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,LUT,3483,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,FF,1248,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,DSP,0,catapult_fpga_latency
Throughput,2.4851079903677213,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5278505939184974,catapult,CLB,758,catapult_fpga_latency
Throughput,2.5278505939184974,catapult,LUT,4304,catapult_fpga_latency
Throughput,2.5278505939184974,catapult,FF,1480,catapult_fpga_latency
Throughput,2.5278505939184974,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5278505939184974,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5278505939184974,catapult,CLB,758,catapult_fpga_latency
Throughput,2.5278505939184974,catapult,LUT,4304,catapult_fpga_latency
Throughput,2.5278505939184974,catapult,FF,1480,catapult_fpga_latency
Throughput,2.5278505939184974,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5278505939184974,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5278505939184974,catapult,CLB,758,catapult_fpga_latency
Throughput,2.5278505939184974,catapult,LUT,4304,catapult_fpga_latency
Throughput,2.5278505939184974,catapult,FF,1480,catapult_fpga_latency
Throughput,2.5278505939184974,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5278505939184974,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5278505939184974,catapult,CLB,758,catapult_fpga_latency
Throughput,2.5278505939184974,catapult,LUT,4304,catapult_fpga_latency
Throughput,2.5278505939184974,catapult,FF,1480,catapult_fpga_latency
Throughput,2.5278505939184974,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5278505939184974,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5278505939184974,catapult,CLB,758,catapult_fpga_latency
Throughput,2.5278505939184974,catapult,LUT,4304,catapult_fpga_latency
Throughput,2.5278505939184974,catapult,FF,1480,catapult_fpga_latency
Throughput,2.5278505939184974,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5278505939184974,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5278505939184974,catapult,CLB,758,catapult_fpga_latency
Throughput,2.5278505939184974,catapult,LUT,4304,catapult_fpga_latency
Throughput,2.5278505939184974,catapult,FF,1480,catapult_fpga_latency
Throughput,2.5278505939184974,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5278505939184974,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5278505939184974,catapult,CLB,758,catapult_fpga_latency
Throughput,2.5278505939184974,catapult,LUT,4304,catapult_fpga_latency
Throughput,2.5278505939184974,catapult,FF,1480,catapult_fpga_latency
Throughput,2.5278505939184974,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5278505939184974,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5549767113872757,catapult,CLB,534,catapult_fpga_latency
Throughput,2.5549767113872757,catapult,LUT,3149,catapult_fpga_latency
Throughput,2.5549767113872757,catapult,FF,1239,catapult_fpga_latency
Throughput,2.5549767113872757,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5549767113872757,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5549767113872757,catapult,CLB,534,catapult_fpga_latency
Throughput,2.5549767113872757,catapult,LUT,3149,catapult_fpga_latency
Throughput,2.5549767113872757,catapult,FF,1239,catapult_fpga_latency
Throughput,2.5549767113872757,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5549767113872757,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5549767113872757,catapult,CLB,534,catapult_fpga_latency
Throughput,2.5549767113872757,catapult,LUT,3149,catapult_fpga_latency
Throughput,2.5549767113872757,catapult,FF,1239,catapult_fpga_latency
Throughput,2.5549767113872757,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5549767113872757,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5549767113872757,catapult,CLB,534,catapult_fpga_latency
Throughput,2.5549767113872757,catapult,LUT,3149,catapult_fpga_latency
Throughput,2.5549767113872757,catapult,FF,1239,catapult_fpga_latency
Throughput,2.5549767113872757,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5549767113872757,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5698682942499196,catapult,CLB,529,catapult_fpga_latency
Throughput,2.5698682942499196,catapult,LUT,3147,catapult_fpga_latency
Throughput,2.5698682942499196,catapult,FF,1239,catapult_fpga_latency
Throughput,2.5698682942499196,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5698682942499196,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5549767113872757,catapult,CLB,534,catapult_fpga_latency
Throughput,2.5549767113872757,catapult,LUT,3149,catapult_fpga_latency
Throughput,2.5549767113872757,catapult,FF,1239,catapult_fpga_latency
Throughput,2.5549767113872757,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5549767113872757,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5549767113872757,catapult,CLB,534,catapult_fpga_latency
Throughput,2.5549767113872757,catapult,LUT,3149,catapult_fpga_latency
Throughput,2.5549767113872757,catapult,FF,1239,catapult_fpga_latency
Throughput,2.5549767113872757,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5549767113872757,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5549767113872757,catapult,CLB,534,catapult_fpga_latency
Throughput,2.5549767113872757,catapult,LUT,3149,catapult_fpga_latency
Throughput,2.5549767113872757,catapult,FF,1239,catapult_fpga_latency
Throughput,2.5549767113872757,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5549767113872757,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,CLB,830,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,LUT,4939,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,FF,1375,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,CLB,830,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,LUT,4939,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,FF,1375,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,CLB,830,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,LUT,4939,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,FF,1375,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,CLB,830,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,LUT,4939,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,FF,1375,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,CLB,830,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,LUT,4939,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,FF,1375,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,CLB,830,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,LUT,4939,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,FF,1375,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,CLB,830,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,LUT,4939,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,FF,1375,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,CLB,830,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,LUT,4939,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,FF,1375,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7097173495277762,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.601693951523131,catapult,CLB,863,catapult_fpga_latency
Throughput,1.601693951523131,catapult,LUT,5208,catapult_fpga_latency
Throughput,1.601693951523131,catapult,FF,1375,catapult_fpga_latency
Throughput,1.601693951523131,catapult,DSP,0,catapult_fpga_latency
Throughput,1.601693951523131,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.601693951523131,catapult,CLB,863,catapult_fpga_latency
Throughput,1.601693951523131,catapult,LUT,5208,catapult_fpga_latency
Throughput,1.601693951523131,catapult,FF,1375,catapult_fpga_latency
Throughput,1.601693951523131,catapult,DSP,0,catapult_fpga_latency
Throughput,1.601693951523131,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.601693951523131,catapult,CLB,863,catapult_fpga_latency
Throughput,1.601693951523131,catapult,LUT,5208,catapult_fpga_latency
Throughput,1.601693951523131,catapult,FF,1375,catapult_fpga_latency
Throughput,1.601693951523131,catapult,DSP,0,catapult_fpga_latency
Throughput,1.601693951523131,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.601693951523131,catapult,CLB,863,catapult_fpga_latency
Throughput,1.601693951523131,catapult,LUT,5208,catapult_fpga_latency
Throughput,1.601693951523131,catapult,FF,1375,catapult_fpga_latency
Throughput,1.601693951523131,catapult,DSP,0,catapult_fpga_latency
Throughput,1.601693951523131,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.601693951523131,catapult,CLB,863,catapult_fpga_latency
Throughput,1.601693951523131,catapult,LUT,5208,catapult_fpga_latency
Throughput,1.601693951523131,catapult,FF,1375,catapult_fpga_latency
Throughput,1.601693951523131,catapult,DSP,0,catapult_fpga_latency
Throughput,1.601693951523131,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.601693951523131,catapult,CLB,863,catapult_fpga_latency
Throughput,1.601693951523131,catapult,LUT,5208,catapult_fpga_latency
Throughput,1.601693951523131,catapult,FF,1375,catapult_fpga_latency
Throughput,1.601693951523131,catapult,DSP,0,catapult_fpga_latency
Throughput,1.601693951523131,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.601693951523131,catapult,CLB,863,catapult_fpga_latency
Throughput,1.601693951523131,catapult,LUT,5208,catapult_fpga_latency
Throughput,1.601693951523131,catapult,FF,1375,catapult_fpga_latency
Throughput,1.601693951523131,catapult,DSP,0,catapult_fpga_latency
Throughput,1.601693951523131,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.601693951523131,catapult,CLB,863,catapult_fpga_latency
Throughput,1.601693951523131,catapult,LUT,5208,catapult_fpga_latency
Throughput,1.601693951523131,catapult,FF,1375,catapult_fpga_latency
Throughput,1.601693951523131,catapult,DSP,0,catapult_fpga_latency
Throughput,1.601693951523131,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,CLB,1015,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,LUT,6055,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,FF,1560,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,CLB,1015,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,LUT,6055,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,FF,1560,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,CLB,1015,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,LUT,6055,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,FF,1560,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,CLB,1015,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,LUT,6055,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,FF,1560,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,CLB,1015,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,LUT,6055,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,FF,1560,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,CLB,1015,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,LUT,6055,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,FF,1560,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,CLB,1015,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,LUT,6055,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,FF,1560,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,CLB,1015,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,LUT,6055,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,FF,1560,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6643836870426065,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,CLB,805,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,LUT,5146,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,FF,1406,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,CLB,805,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,LUT,5146,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,FF,1406,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,CLB,805,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,LUT,5146,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,FF,1406,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,CLB,805,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,LUT,5146,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,FF,1406,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,CLB,805,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,LUT,5146,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,FF,1406,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,CLB,805,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,LUT,5146,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,FF,1406,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,CLB,805,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,LUT,5146,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,FF,1406,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,CLB,805,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,LUT,5146,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,FF,1406,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5808552110520748,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,CLB,1013,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,LUT,5921,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,FF,1475,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,CLB,1013,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,LUT,5921,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,FF,1475,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,CLB,1013,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,LUT,5921,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,FF,1475,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,CLB,1013,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,LUT,5921,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,FF,1475,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,CLB,1013,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,LUT,5921,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,FF,1475,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,CLB,1013,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,LUT,5921,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,FF,1475,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,CLB,1013,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,LUT,5921,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,FF,1475,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,CLB,1013,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,LUT,5921,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,FF,1475,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0696262511953074,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,CLB,930,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,LUT,5857,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,FF,1487,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,CLB,930,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,LUT,5857,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,FF,1487,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,CLB,930,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,LUT,5857,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,FF,1487,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,CLB,930,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,LUT,5857,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,FF,1487,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,CLB,930,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,LUT,5857,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,FF,1487,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,CLB,930,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,LUT,5857,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,FF,1487,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,CLB,930,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,LUT,5857,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,FF,1487,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,CLB,930,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,LUT,5857,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,FF,1487,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0393778699821434,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,CLB,1088,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,LUT,6918,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,FF,1541,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,CLB,1088,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,LUT,6918,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,FF,1541,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,CLB,1088,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,LUT,6918,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,FF,1541,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,CLB,1088,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,LUT,6918,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,FF,1541,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,CLB,1088,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,LUT,6918,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,FF,1541,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,CLB,1088,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,LUT,6918,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,FF,1541,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,CLB,1088,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,LUT,6918,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,FF,1541,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,CLB,1088,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,LUT,6918,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,FF,1541,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9608778580110788,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,CLB,868,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,LUT,5796,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,FF,1461,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,CLB,868,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,LUT,5796,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,FF,1461,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,CLB,868,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,LUT,5796,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,FF,1461,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,CLB,868,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,LUT,5796,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,FF,1461,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,CLB,868,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,LUT,5796,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,FF,1461,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,CLB,868,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,LUT,5796,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,FF,1461,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,CLB,868,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,LUT,5796,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,FF,1461,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,CLB,868,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,LUT,5796,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,FF,1461,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0146690707559183,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.818846809770123,catapult,CLB,415,catapult_fpga_latency
Throughput,2.818846809770123,catapult,LUT,2515,catapult_fpga_latency
Throughput,2.818846809770123,catapult,FF,1174,catapult_fpga_latency
Throughput,2.818846809770123,catapult,DSP,0,catapult_fpga_latency
Throughput,2.818846809770123,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.818846809770123,catapult,CLB,415,catapult_fpga_latency
Throughput,2.818846809770123,catapult,LUT,2515,catapult_fpga_latency
Throughput,2.818846809770123,catapult,FF,1174,catapult_fpga_latency
Throughput,2.818846809770123,catapult,DSP,0,catapult_fpga_latency
Throughput,2.818846809770123,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.818846809770123,catapult,CLB,415,catapult_fpga_latency
Throughput,2.818846809770123,catapult,LUT,2515,catapult_fpga_latency
Throughput,2.818846809770123,catapult,FF,1174,catapult_fpga_latency
Throughput,2.818846809770123,catapult,DSP,0,catapult_fpga_latency
Throughput,2.818846809770123,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.818846809770123,catapult,CLB,415,catapult_fpga_latency
Throughput,2.818846809770123,catapult,LUT,2515,catapult_fpga_latency
Throughput,2.818846809770123,catapult,FF,1174,catapult_fpga_latency
Throughput,2.818846809770123,catapult,DSP,0,catapult_fpga_latency
Throughput,2.818846809770123,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.818846809770123,catapult,CLB,415,catapult_fpga_latency
Throughput,2.818846809770123,catapult,LUT,2515,catapult_fpga_latency
Throughput,2.818846809770123,catapult,FF,1174,catapult_fpga_latency
Throughput,2.818846809770123,catapult,DSP,0,catapult_fpga_latency
Throughput,2.818846809770123,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.818846809770123,catapult,CLB,415,catapult_fpga_latency
Throughput,2.818846809770123,catapult,LUT,2515,catapult_fpga_latency
Throughput,2.818846809770123,catapult,FF,1174,catapult_fpga_latency
Throughput,2.818846809770123,catapult,DSP,0,catapult_fpga_latency
Throughput,2.818846809770123,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.818846809770123,catapult,CLB,415,catapult_fpga_latency
Throughput,2.818846809770123,catapult,LUT,2515,catapult_fpga_latency
Throughput,2.818846809770123,catapult,FF,1174,catapult_fpga_latency
Throughput,2.818846809770123,catapult,DSP,0,catapult_fpga_latency
Throughput,2.818846809770123,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.818846809770123,catapult,CLB,415,catapult_fpga_latency
Throughput,2.818846809770123,catapult,LUT,2515,catapult_fpga_latency
Throughput,2.818846809770123,catapult,FF,1174,catapult_fpga_latency
Throughput,2.818846809770123,catapult,DSP,0,catapult_fpga_latency
Throughput,2.818846809770123,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,CLB,444,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,LUT,2507,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,FF,1165,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,CLB,444,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,LUT,2507,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,FF,1165,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,CLB,444,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,LUT,2507,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,FF,1165,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,CLB,444,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,LUT,2507,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,FF,1165,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,CLB,444,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,LUT,2507,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,FF,1165,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,CLB,444,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,LUT,2507,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,FF,1165,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,CLB,444,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,LUT,2507,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,FF,1165,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,CLB,444,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,LUT,2507,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,FF,1165,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7479774885684134,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.766374168704562,catapult,CLB,502,catapult_fpga_latency
Throughput,2.766374168704562,catapult,LUT,3130,catapult_fpga_latency
Throughput,2.766374168704562,catapult,FF,1471,catapult_fpga_latency
Throughput,2.766374168704562,catapult,DSP,0,catapult_fpga_latency
Throughput,2.766374168704562,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.766374168704562,catapult,CLB,502,catapult_fpga_latency
Throughput,2.766374168704562,catapult,LUT,3130,catapult_fpga_latency
Throughput,2.766374168704562,catapult,FF,1471,catapult_fpga_latency
Throughput,2.766374168704562,catapult,DSP,0,catapult_fpga_latency
Throughput,2.766374168704562,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.766374168704562,catapult,CLB,502,catapult_fpga_latency
Throughput,2.766374168704562,catapult,LUT,3130,catapult_fpga_latency
Throughput,2.766374168704562,catapult,FF,1471,catapult_fpga_latency
Throughput,2.766374168704562,catapult,DSP,0,catapult_fpga_latency
Throughput,2.766374168704562,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.766374168704562,catapult,CLB,502,catapult_fpga_latency
Throughput,2.766374168704562,catapult,LUT,3130,catapult_fpga_latency
Throughput,2.766374168704562,catapult,FF,1471,catapult_fpga_latency
Throughput,2.766374168704562,catapult,DSP,0,catapult_fpga_latency
Throughput,2.766374168704562,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.766374168704562,catapult,CLB,502,catapult_fpga_latency
Throughput,2.766374168704562,catapult,LUT,3130,catapult_fpga_latency
Throughput,2.766374168704562,catapult,FF,1471,catapult_fpga_latency
Throughput,2.766374168704562,catapult,DSP,0,catapult_fpga_latency
Throughput,2.766374168704562,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.766374168704562,catapult,CLB,502,catapult_fpga_latency
Throughput,2.766374168704562,catapult,LUT,3130,catapult_fpga_latency
Throughput,2.766374168704562,catapult,FF,1471,catapult_fpga_latency
Throughput,2.766374168704562,catapult,DSP,0,catapult_fpga_latency
Throughput,2.766374168704562,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.766374168704562,catapult,CLB,502,catapult_fpga_latency
Throughput,2.766374168704562,catapult,LUT,3130,catapult_fpga_latency
Throughput,2.766374168704562,catapult,FF,1471,catapult_fpga_latency
Throughput,2.766374168704562,catapult,DSP,0,catapult_fpga_latency
Throughput,2.766374168704562,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.766374168704562,catapult,CLB,502,catapult_fpga_latency
Throughput,2.766374168704562,catapult,LUT,3130,catapult_fpga_latency
Throughput,2.766374168704562,catapult,FF,1471,catapult_fpga_latency
Throughput,2.766374168704562,catapult,DSP,0,catapult_fpga_latency
Throughput,2.766374168704562,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,CLB,341,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,LUT,2125,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,FF,1153,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,DSP,0,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,CLB,341,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,LUT,2125,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,FF,1153,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,DSP,0,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,CLB,341,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,LUT,2125,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,FF,1153,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,DSP,0,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,CLB,341,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,LUT,2125,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,FF,1153,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,DSP,0,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,CLB,341,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,LUT,2125,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,FF,1153,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,DSP,0,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,CLB,341,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,LUT,2125,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,FF,1153,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,DSP,0,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,CLB,341,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,LUT,2125,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,FF,1153,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,DSP,0,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,CLB,341,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,LUT,2125,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,FF,1153,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,DSP,0,catapult_fpga_latency
Throughput,2.8018346413231385,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.675437582410586,catapult,CLB,613,catapult_fpga_latency
Throughput,1.675437582410586,catapult,LUT,3629,catapult_fpga_latency
Throughput,1.675437582410586,catapult,FF,1285,catapult_fpga_latency
Throughput,1.675437582410586,catapult,DSP,0,catapult_fpga_latency
Throughput,1.675437582410586,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.675437582410586,catapult,CLB,613,catapult_fpga_latency
Throughput,1.675437582410586,catapult,LUT,3629,catapult_fpga_latency
Throughput,1.675437582410586,catapult,FF,1285,catapult_fpga_latency
Throughput,1.675437582410586,catapult,DSP,0,catapult_fpga_latency
Throughput,1.675437582410586,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.675437582410586,catapult,CLB,613,catapult_fpga_latency
Throughput,1.675437582410586,catapult,LUT,3629,catapult_fpga_latency
Throughput,1.675437582410586,catapult,FF,1285,catapult_fpga_latency
Throughput,1.675437582410586,catapult,DSP,0,catapult_fpga_latency
Throughput,1.675437582410586,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.675437582410586,catapult,CLB,613,catapult_fpga_latency
Throughput,1.675437582410586,catapult,LUT,3629,catapult_fpga_latency
Throughput,1.675437582410586,catapult,FF,1285,catapult_fpga_latency
Throughput,1.675437582410586,catapult,DSP,0,catapult_fpga_latency
Throughput,1.675437582410586,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.675437582410586,catapult,CLB,613,catapult_fpga_latency
Throughput,1.675437582410586,catapult,LUT,3629,catapult_fpga_latency
Throughput,1.675437582410586,catapult,FF,1285,catapult_fpga_latency
Throughput,1.675437582410586,catapult,DSP,0,catapult_fpga_latency
Throughput,1.675437582410586,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.675437582410586,catapult,CLB,613,catapult_fpga_latency
Throughput,1.675437582410586,catapult,LUT,3629,catapult_fpga_latency
Throughput,1.675437582410586,catapult,FF,1285,catapult_fpga_latency
Throughput,1.675437582410586,catapult,DSP,0,catapult_fpga_latency
Throughput,1.675437582410586,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.675437582410586,catapult,CLB,613,catapult_fpga_latency
Throughput,1.675437582410586,catapult,LUT,3629,catapult_fpga_latency
Throughput,1.675437582410586,catapult,FF,1285,catapult_fpga_latency
Throughput,1.675437582410586,catapult,DSP,0,catapult_fpga_latency
Throughput,1.675437582410586,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.675437582410586,catapult,CLB,613,catapult_fpga_latency
Throughput,1.675437582410586,catapult,LUT,3629,catapult_fpga_latency
Throughput,1.675437582410586,catapult,FF,1285,catapult_fpga_latency
Throughput,1.675437582410586,catapult,DSP,0,catapult_fpga_latency
Throughput,1.675437582410586,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,CLB,603,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,LUT,3480,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,FF,1273,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,CLB,603,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,LUT,3480,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,FF,1273,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,CLB,603,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,LUT,3480,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,FF,1273,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,CLB,603,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,LUT,3480,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,FF,1273,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,CLB,603,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,LUT,3480,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,FF,1273,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,CLB,603,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,LUT,3480,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,FF,1273,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,CLB,603,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,LUT,3480,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,FF,1273,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,CLB,603,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,LUT,3480,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,FF,1273,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6295243744255927,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.66909798606637,catapult,CLB,683,catapult_fpga_latency
Throughput,1.66909798606637,catapult,LUT,4060,catapult_fpga_latency
Throughput,1.66909798606637,catapult,FF,1501,catapult_fpga_latency
Throughput,1.66909798606637,catapult,DSP,0,catapult_fpga_latency
Throughput,1.66909798606637,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.66909798606637,catapult,CLB,683,catapult_fpga_latency
Throughput,1.66909798606637,catapult,LUT,4060,catapult_fpga_latency
Throughput,1.66909798606637,catapult,FF,1501,catapult_fpga_latency
Throughput,1.66909798606637,catapult,DSP,0,catapult_fpga_latency
Throughput,1.66909798606637,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.66909798606637,catapult,CLB,683,catapult_fpga_latency
Throughput,1.66909798606637,catapult,LUT,4060,catapult_fpga_latency
Throughput,1.66909798606637,catapult,FF,1501,catapult_fpga_latency
Throughput,1.66909798606637,catapult,DSP,0,catapult_fpga_latency
Throughput,1.66909798606637,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.66909798606637,catapult,CLB,683,catapult_fpga_latency
Throughput,1.66909798606637,catapult,LUT,4060,catapult_fpga_latency
Throughput,1.66909798606637,catapult,FF,1501,catapult_fpga_latency
Throughput,1.66909798606637,catapult,DSP,0,catapult_fpga_latency
Throughput,1.66909798606637,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.66909798606637,catapult,CLB,683,catapult_fpga_latency
Throughput,1.66909798606637,catapult,LUT,4060,catapult_fpga_latency
Throughput,1.66909798606637,catapult,FF,1501,catapult_fpga_latency
Throughput,1.66909798606637,catapult,DSP,0,catapult_fpga_latency
Throughput,1.66909798606637,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.66909798606637,catapult,CLB,683,catapult_fpga_latency
Throughput,1.66909798606637,catapult,LUT,4060,catapult_fpga_latency
Throughput,1.66909798606637,catapult,FF,1501,catapult_fpga_latency
Throughput,1.66909798606637,catapult,DSP,0,catapult_fpga_latency
Throughput,1.66909798606637,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.66909798606637,catapult,CLB,683,catapult_fpga_latency
Throughput,1.66909798606637,catapult,LUT,4060,catapult_fpga_latency
Throughput,1.66909798606637,catapult,FF,1501,catapult_fpga_latency
Throughput,1.66909798606637,catapult,DSP,0,catapult_fpga_latency
Throughput,1.66909798606637,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.66909798606637,catapult,CLB,683,catapult_fpga_latency
Throughput,1.66909798606637,catapult,LUT,4060,catapult_fpga_latency
Throughput,1.66909798606637,catapult,FF,1501,catapult_fpga_latency
Throughput,1.66909798606637,catapult,DSP,0,catapult_fpga_latency
Throughput,1.66909798606637,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,CLB,558,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,LUT,3397,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,FF,1268,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,CLB,558,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,LUT,3397,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,FF,1268,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,CLB,558,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,LUT,3397,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,FF,1268,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,CLB,558,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,LUT,3397,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,FF,1268,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,CLB,558,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,LUT,3397,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,FF,1268,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,CLB,558,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,LUT,3397,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,FF,1268,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,CLB,558,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,LUT,3397,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,FF,1268,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,CLB,558,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,LUT,3397,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,FF,1268,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6397931892829678,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1120031847771212,catapult,CLB,947,catapult_fpga_latency
Throughput,1.1120031847771212,catapult,LUT,5705,catapult_fpga_latency
Throughput,1.1120031847771212,catapult,FF,1421,catapult_fpga_latency
Throughput,1.1120031847771212,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1120031847771212,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1120031847771212,catapult,CLB,947,catapult_fpga_latency
Throughput,1.1120031847771212,catapult,LUT,5705,catapult_fpga_latency
Throughput,1.1120031847771212,catapult,FF,1421,catapult_fpga_latency
Throughput,1.1120031847771212,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1120031847771212,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1120031847771212,catapult,CLB,947,catapult_fpga_latency
Throughput,1.1120031847771212,catapult,LUT,5705,catapult_fpga_latency
Throughput,1.1120031847771212,catapult,FF,1421,catapult_fpga_latency
Throughput,1.1120031847771212,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1120031847771212,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1120031847771212,catapult,CLB,947,catapult_fpga_latency
Throughput,1.1120031847771212,catapult,LUT,5705,catapult_fpga_latency
Throughput,1.1120031847771212,catapult,FF,1421,catapult_fpga_latency
Throughput,1.1120031847771212,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1120031847771212,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1120031847771212,catapult,CLB,947,catapult_fpga_latency
Throughput,1.1120031847771212,catapult,LUT,5705,catapult_fpga_latency
Throughput,1.1120031847771212,catapult,FF,1421,catapult_fpga_latency
Throughput,1.1120031847771212,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1120031847771212,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.129723940657861,catapult,CLB,941,catapult_fpga_latency
Throughput,1.129723940657861,catapult,LUT,5707,catapult_fpga_latency
Throughput,1.129723940657861,catapult,FF,1421,catapult_fpga_latency
Throughput,1.129723940657861,catapult,DSP,0,catapult_fpga_latency
Throughput,1.129723940657861,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1120031847771212,catapult,CLB,947,catapult_fpga_latency
Throughput,1.1120031847771212,catapult,LUT,5705,catapult_fpga_latency
Throughput,1.1120031847771212,catapult,FF,1421,catapult_fpga_latency
Throughput,1.1120031847771212,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1120031847771212,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1120031847771212,catapult,CLB,947,catapult_fpga_latency
Throughput,1.1120031847771212,catapult,LUT,5705,catapult_fpga_latency
Throughput,1.1120031847771212,catapult,FF,1421,catapult_fpga_latency
Throughput,1.1120031847771212,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1120031847771212,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.146627253265881,catapult,CLB,959,catapult_fpga_latency
Throughput,1.146627253265881,catapult,LUT,5845,catapult_fpga_latency
Throughput,1.146627253265881,catapult,FF,1412,catapult_fpga_latency
Throughput,1.146627253265881,catapult,DSP,0,catapult_fpga_latency
Throughput,1.146627253265881,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.146627253265881,catapult,CLB,959,catapult_fpga_latency
Throughput,1.146627253265881,catapult,LUT,5845,catapult_fpga_latency
Throughput,1.146627253265881,catapult,FF,1412,catapult_fpga_latency
Throughput,1.146627253265881,catapult,DSP,0,catapult_fpga_latency
Throughput,1.146627253265881,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.146627253265881,catapult,CLB,959,catapult_fpga_latency
Throughput,1.146627253265881,catapult,LUT,5845,catapult_fpga_latency
Throughput,1.146627253265881,catapult,FF,1412,catapult_fpga_latency
Throughput,1.146627253265881,catapult,DSP,0,catapult_fpga_latency
Throughput,1.146627253265881,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.146627253265881,catapult,CLB,959,catapult_fpga_latency
Throughput,1.146627253265881,catapult,LUT,5845,catapult_fpga_latency
Throughput,1.146627253265881,catapult,FF,1412,catapult_fpga_latency
Throughput,1.146627253265881,catapult,DSP,0,catapult_fpga_latency
Throughput,1.146627253265881,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.146627253265881,catapult,CLB,959,catapult_fpga_latency
Throughput,1.146627253265881,catapult,LUT,5845,catapult_fpga_latency
Throughput,1.146627253265881,catapult,FF,1412,catapult_fpga_latency
Throughput,1.146627253265881,catapult,DSP,0,catapult_fpga_latency
Throughput,1.146627253265881,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.146627253265881,catapult,CLB,959,catapult_fpga_latency
Throughput,1.146627253265881,catapult,LUT,5845,catapult_fpga_latency
Throughput,1.146627253265881,catapult,FF,1412,catapult_fpga_latency
Throughput,1.146627253265881,catapult,DSP,0,catapult_fpga_latency
Throughput,1.146627253265881,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.146627253265881,catapult,CLB,959,catapult_fpga_latency
Throughput,1.146627253265881,catapult,LUT,5845,catapult_fpga_latency
Throughput,1.146627253265881,catapult,FF,1412,catapult_fpga_latency
Throughput,1.146627253265881,catapult,DSP,0,catapult_fpga_latency
Throughput,1.146627253265881,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.146627253265881,catapult,CLB,959,catapult_fpga_latency
Throughput,1.146627253265881,catapult,LUT,5845,catapult_fpga_latency
Throughput,1.146627253265881,catapult,FF,1412,catapult_fpga_latency
Throughput,1.146627253265881,catapult,DSP,0,catapult_fpga_latency
Throughput,1.146627253265881,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1409755112426023,catapult,CLB,1057,catapult_fpga_latency
Throughput,1.1409755112426023,catapult,LUT,6380,catapult_fpga_latency
Throughput,1.1409755112426023,catapult,FF,1446,catapult_fpga_latency
Throughput,1.1409755112426023,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1409755112426023,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1409755112426023,catapult,CLB,1057,catapult_fpga_latency
Throughput,1.1409755112426023,catapult,LUT,6380,catapult_fpga_latency
Throughput,1.1409755112426023,catapult,FF,1446,catapult_fpga_latency
Throughput,1.1409755112426023,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1409755112426023,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1409755112426023,catapult,CLB,1057,catapult_fpga_latency
Throughput,1.1409755112426023,catapult,LUT,6380,catapult_fpga_latency
Throughput,1.1409755112426023,catapult,FF,1446,catapult_fpga_latency
Throughput,1.1409755112426023,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1409755112426023,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1409755112426023,catapult,CLB,1057,catapult_fpga_latency
Throughput,1.1409755112426023,catapult,LUT,6380,catapult_fpga_latency
Throughput,1.1409755112426023,catapult,FF,1446,catapult_fpga_latency
Throughput,1.1409755112426023,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1409755112426023,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1409755112426023,catapult,CLB,1057,catapult_fpga_latency
Throughput,1.1409755112426023,catapult,LUT,6380,catapult_fpga_latency
Throughput,1.1409755112426023,catapult,FF,1446,catapult_fpga_latency
Throughput,1.1409755112426023,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1409755112426023,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1409755112426023,catapult,CLB,1057,catapult_fpga_latency
Throughput,1.1409755112426023,catapult,LUT,6380,catapult_fpga_latency
Throughput,1.1409755112426023,catapult,FF,1446,catapult_fpga_latency
Throughput,1.1409755112426023,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1409755112426023,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1409755112426023,catapult,CLB,1057,catapult_fpga_latency
Throughput,1.1409755112426023,catapult,LUT,6380,catapult_fpga_latency
Throughput,1.1409755112426023,catapult,FF,1446,catapult_fpga_latency
Throughput,1.1409755112426023,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1409755112426023,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,CLB,992,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,LUT,6041,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,FF,1403,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,CLB,992,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,LUT,6041,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,FF,1403,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,CLB,992,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,LUT,6041,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,FF,1403,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,CLB,992,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,LUT,6041,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,FF,1403,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,CLB,992,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,LUT,6041,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,FF,1403,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,CLB,992,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,LUT,6041,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,FF,1403,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,CLB,992,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,LUT,6041,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,FF,1403,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,CLB,992,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,LUT,6041,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,FF,1403,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,DSP,0,catapult_fpga_latency
Throughput,1.1331110924777286,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.678155985370819,catapult,CLB,990,catapult_fpga_latency
Throughput,0.678155985370819,catapult,LUT,6152,catapult_fpga_latency
Throughput,0.678155985370819,catapult,FF,1385,catapult_fpga_latency
Throughput,0.678155985370819,catapult,DSP,0,catapult_fpga_latency
Throughput,0.678155985370819,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.678155985370819,catapult,CLB,990,catapult_fpga_latency
Throughput,0.678155985370819,catapult,LUT,6152,catapult_fpga_latency
Throughput,0.678155985370819,catapult,FF,1385,catapult_fpga_latency
Throughput,0.678155985370819,catapult,DSP,0,catapult_fpga_latency
Throughput,0.678155985370819,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.678155985370819,catapult,CLB,990,catapult_fpga_latency
Throughput,0.678155985370819,catapult,LUT,6152,catapult_fpga_latency
Throughput,0.678155985370819,catapult,FF,1385,catapult_fpga_latency
Throughput,0.678155985370819,catapult,DSP,0,catapult_fpga_latency
Throughput,0.678155985370819,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.678155985370819,catapult,CLB,990,catapult_fpga_latency
Throughput,0.678155985370819,catapult,LUT,6152,catapult_fpga_latency
Throughput,0.678155985370819,catapult,FF,1385,catapult_fpga_latency
Throughput,0.678155985370819,catapult,DSP,0,catapult_fpga_latency
Throughput,0.678155985370819,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.678155985370819,catapult,CLB,990,catapult_fpga_latency
Throughput,0.678155985370819,catapult,LUT,6152,catapult_fpga_latency
Throughput,0.678155985370819,catapult,FF,1385,catapult_fpga_latency
Throughput,0.678155985370819,catapult,DSP,0,catapult_fpga_latency
Throughput,0.678155985370819,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.678155985370819,catapult,CLB,990,catapult_fpga_latency
Throughput,0.678155985370819,catapult,LUT,6152,catapult_fpga_latency
Throughput,0.678155985370819,catapult,FF,1385,catapult_fpga_latency
Throughput,0.678155985370819,catapult,DSP,0,catapult_fpga_latency
Throughput,0.678155985370819,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.678155985370819,catapult,CLB,990,catapult_fpga_latency
Throughput,0.678155985370819,catapult,LUT,6152,catapult_fpga_latency
Throughput,0.678155985370819,catapult,FF,1385,catapult_fpga_latency
Throughput,0.678155985370819,catapult,DSP,0,catapult_fpga_latency
Throughput,0.678155985370819,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.678155985370819,catapult,CLB,990,catapult_fpga_latency
Throughput,0.678155985370819,catapult,LUT,6152,catapult_fpga_latency
Throughput,0.678155985370819,catapult,FF,1385,catapult_fpga_latency
Throughput,0.678155985370819,catapult,DSP,0,catapult_fpga_latency
Throughput,0.678155985370819,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6866000389988822,catapult,CLB,993,catapult_fpga_latency
Throughput,0.6866000389988822,catapult,LUT,6455,catapult_fpga_latency
Throughput,0.6866000389988822,catapult,FF,1374,catapult_fpga_latency
Throughput,0.6866000389988822,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6866000389988822,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6866000389988822,catapult,CLB,993,catapult_fpga_latency
Throughput,0.6866000389988822,catapult,LUT,6455,catapult_fpga_latency
Throughput,0.6866000389988822,catapult,FF,1374,catapult_fpga_latency
Throughput,0.6866000389988822,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6866000389988822,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6866000389988822,catapult,CLB,993,catapult_fpga_latency
Throughput,0.6866000389988822,catapult,LUT,6455,catapult_fpga_latency
Throughput,0.6866000389988822,catapult,FF,1374,catapult_fpga_latency
Throughput,0.6866000389988822,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6866000389988822,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6866000389988822,catapult,CLB,993,catapult_fpga_latency
Throughput,0.6866000389988822,catapult,LUT,6455,catapult_fpga_latency
Throughput,0.6866000389988822,catapult,FF,1374,catapult_fpga_latency
Throughput,0.6866000389988822,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6866000389988822,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6866000389988822,catapult,CLB,993,catapult_fpga_latency
Throughput,0.6866000389988822,catapult,LUT,6455,catapult_fpga_latency
Throughput,0.6866000389988822,catapult,FF,1374,catapult_fpga_latency
Throughput,0.6866000389988822,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6866000389988822,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6866000389988822,catapult,CLB,993,catapult_fpga_latency
Throughput,0.6866000389988822,catapult,LUT,6455,catapult_fpga_latency
Throughput,0.6866000389988822,catapult,FF,1374,catapult_fpga_latency
Throughput,0.6866000389988822,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6866000389988822,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6866000389988822,catapult,CLB,993,catapult_fpga_latency
Throughput,0.6866000389988822,catapult,LUT,6455,catapult_fpga_latency
Throughput,0.6866000389988822,catapult,FF,1374,catapult_fpga_latency
Throughput,0.6866000389988822,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6866000389988822,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6823521223539237,catapult,CLB,978,catapult_fpga_latency
Throughput,0.6823521223539237,catapult,LUT,6454,catapult_fpga_latency
Throughput,0.6823521223539237,catapult,FF,1377,catapult_fpga_latency
Throughput,0.6823521223539237,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6823521223539237,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,CLB,1132,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,LUT,7141,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,FF,1434,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,CLB,1132,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,LUT,7141,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,FF,1434,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,CLB,1132,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,LUT,7141,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,FF,1434,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,CLB,1132,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,LUT,7141,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,FF,1434,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,CLB,1132,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,LUT,7141,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,FF,1434,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,CLB,1132,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,LUT,7141,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,FF,1434,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,CLB,1132,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,LUT,7141,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,FF,1434,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,CLB,1132,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,LUT,7141,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,FF,1434,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6598961323487683,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,CLB,952,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,LUT,6038,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,FF,1371,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,CLB,952,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,LUT,6038,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,FF,1371,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,CLB,952,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,LUT,6038,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,FF,1371,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,CLB,952,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,LUT,6038,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,FF,1371,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,CLB,952,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,LUT,6038,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,FF,1371,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,CLB,952,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,LUT,6038,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,FF,1371,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,CLB,952,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,LUT,6038,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,FF,1371,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,CLB,952,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,LUT,6038,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,FF,1371,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6860663357540041,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.096950230248603,catapult,CLB,407,catapult_fpga_latency
Throughput,4.096950230248603,catapult,LUT,2490,catapult_fpga_latency
Throughput,4.096950230248603,catapult,FF,1269,catapult_fpga_latency
Throughput,4.096950230248603,catapult,DSP,0,catapult_fpga_latency
Throughput,4.096950230248603,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.096950230248603,catapult,CLB,407,catapult_fpga_latency
Throughput,4.096950230248603,catapult,LUT,2490,catapult_fpga_latency
Throughput,4.096950230248603,catapult,FF,1269,catapult_fpga_latency
Throughput,4.096950230248603,catapult,DSP,0,catapult_fpga_latency
Throughput,4.096950230248603,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.096950230248603,catapult,CLB,407,catapult_fpga_latency
Throughput,4.096950230248603,catapult,LUT,2490,catapult_fpga_latency
Throughput,4.096950230248603,catapult,FF,1269,catapult_fpga_latency
Throughput,4.096950230248603,catapult,DSP,0,catapult_fpga_latency
Throughput,4.096950230248603,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.096950230248603,catapult,CLB,407,catapult_fpga_latency
Throughput,4.096950230248603,catapult,LUT,2490,catapult_fpga_latency
Throughput,4.096950230248603,catapult,FF,1269,catapult_fpga_latency
Throughput,4.096950230248603,catapult,DSP,0,catapult_fpga_latency
Throughput,4.096950230248603,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.096950230248603,catapult,CLB,407,catapult_fpga_latency
Throughput,4.096950230248603,catapult,LUT,2490,catapult_fpga_latency
Throughput,4.096950230248603,catapult,FF,1269,catapult_fpga_latency
Throughput,4.096950230248603,catapult,DSP,0,catapult_fpga_latency
Throughput,4.096950230248603,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.096950230248603,catapult,CLB,407,catapult_fpga_latency
Throughput,4.096950230248603,catapult,LUT,2490,catapult_fpga_latency
Throughput,4.096950230248603,catapult,FF,1269,catapult_fpga_latency
Throughput,4.096950230248603,catapult,DSP,0,catapult_fpga_latency
Throughput,4.096950230248603,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.096950230248603,catapult,CLB,407,catapult_fpga_latency
Throughput,4.096950230248603,catapult,LUT,2490,catapult_fpga_latency
Throughput,4.096950230248603,catapult,FF,1269,catapult_fpga_latency
Throughput,4.096950230248603,catapult,DSP,0,catapult_fpga_latency
Throughput,4.096950230248603,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.096950230248603,catapult,CLB,407,catapult_fpga_latency
Throughput,4.096950230248603,catapult,LUT,2490,catapult_fpga_latency
Throughput,4.096950230248603,catapult,FF,1269,catapult_fpga_latency
Throughput,4.096950230248603,catapult,DSP,0,catapult_fpga_latency
Throughput,4.096950230248603,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,CLB,356,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,LUT,2272,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,FF,1251,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,DSP,0,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,CLB,356,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,LUT,2272,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,FF,1251,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,DSP,0,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,CLB,356,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,LUT,2272,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,FF,1251,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,DSP,0,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,CLB,356,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,LUT,2272,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,FF,1251,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,DSP,0,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,CLB,356,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,LUT,2272,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,FF,1251,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,DSP,0,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,CLB,356,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,LUT,2272,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,FF,1251,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,DSP,0,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,CLB,356,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,LUT,2272,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,FF,1251,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,DSP,0,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,CLB,356,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,LUT,2272,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,FF,1251,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,DSP,0,catapult_fpga_latency
Throughput,4.1436521321162045,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.009494482935591,catapult,CLB,545,catapult_fpga_latency
Throughput,4.009494482935591,catapult,LUT,3156,catapult_fpga_latency
Throughput,4.009494482935591,catapult,FF,1480,catapult_fpga_latency
Throughput,4.009494482935591,catapult,DSP,0,catapult_fpga_latency
Throughput,4.009494482935591,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.009494482935591,catapult,CLB,545,catapult_fpga_latency
Throughput,4.009494482935591,catapult,LUT,3156,catapult_fpga_latency
Throughput,4.009494482935591,catapult,FF,1480,catapult_fpga_latency
Throughput,4.009494482935591,catapult,DSP,0,catapult_fpga_latency
Throughput,4.009494482935591,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.009494482935591,catapult,CLB,545,catapult_fpga_latency
Throughput,4.009494482935591,catapult,LUT,3156,catapult_fpga_latency
Throughput,4.009494482935591,catapult,FF,1480,catapult_fpga_latency
Throughput,4.009494482935591,catapult,DSP,0,catapult_fpga_latency
Throughput,4.009494482935591,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.009494482935591,catapult,CLB,545,catapult_fpga_latency
Throughput,4.009494482935591,catapult,LUT,3156,catapult_fpga_latency
Throughput,4.009494482935591,catapult,FF,1480,catapult_fpga_latency
Throughput,4.009494482935591,catapult,DSP,0,catapult_fpga_latency
Throughput,4.009494482935591,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.009494482935591,catapult,CLB,545,catapult_fpga_latency
Throughput,4.009494482935591,catapult,LUT,3156,catapult_fpga_latency
Throughput,4.009494482935591,catapult,FF,1480,catapult_fpga_latency
Throughput,4.009494482935591,catapult,DSP,0,catapult_fpga_latency
Throughput,4.009494482935591,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.009494482935591,catapult,CLB,545,catapult_fpga_latency
Throughput,4.009494482935591,catapult,LUT,3156,catapult_fpga_latency
Throughput,4.009494482935591,catapult,FF,1480,catapult_fpga_latency
Throughput,4.009494482935591,catapult,DSP,0,catapult_fpga_latency
Throughput,4.009494482935591,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.009494482935591,catapult,CLB,545,catapult_fpga_latency
Throughput,4.009494482935591,catapult,LUT,3156,catapult_fpga_latency
Throughput,4.009494482935591,catapult,FF,1480,catapult_fpga_latency
Throughput,4.009494482935591,catapult,DSP,0,catapult_fpga_latency
Throughput,4.009494482935591,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.009494482935591,catapult,CLB,545,catapult_fpga_latency
Throughput,4.009494482935591,catapult,LUT,3156,catapult_fpga_latency
Throughput,4.009494482935591,catapult,FF,1480,catapult_fpga_latency
Throughput,4.009494482935591,catapult,DSP,0,catapult_fpga_latency
Throughput,4.009494482935591,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.211909595572441,catapult,CLB,381,catapult_fpga_latency
Throughput,4.211909595572441,catapult,LUT,2331,catapult_fpga_latency
Throughput,4.211909595572441,catapult,FF,1252,catapult_fpga_latency
Throughput,4.211909595572441,catapult,DSP,0,catapult_fpga_latency
Throughput,4.211909595572441,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.211909595572441,catapult,CLB,381,catapult_fpga_latency
Throughput,4.211909595572441,catapult,LUT,2331,catapult_fpga_latency
Throughput,4.211909595572441,catapult,FF,1252,catapult_fpga_latency
Throughput,4.211909595572441,catapult,DSP,0,catapult_fpga_latency
Throughput,4.211909595572441,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.211909595572441,catapult,CLB,381,catapult_fpga_latency
Throughput,4.211909595572441,catapult,LUT,2331,catapult_fpga_latency
Throughput,4.211909595572441,catapult,FF,1252,catapult_fpga_latency
Throughput,4.211909595572441,catapult,DSP,0,catapult_fpga_latency
Throughput,4.211909595572441,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.211909595572441,catapult,CLB,381,catapult_fpga_latency
Throughput,4.211909595572441,catapult,LUT,2331,catapult_fpga_latency
Throughput,4.211909595572441,catapult,FF,1252,catapult_fpga_latency
Throughput,4.211909595572441,catapult,DSP,0,catapult_fpga_latency
Throughput,4.211909595572441,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.211909595572441,catapult,CLB,381,catapult_fpga_latency
Throughput,4.211909595572441,catapult,LUT,2331,catapult_fpga_latency
Throughput,4.211909595572441,catapult,FF,1252,catapult_fpga_latency
Throughput,4.211909595572441,catapult,DSP,0,catapult_fpga_latency
Throughput,4.211909595572441,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.211909595572441,catapult,CLB,381,catapult_fpga_latency
Throughput,4.211909595572441,catapult,LUT,2331,catapult_fpga_latency
Throughput,4.211909595572441,catapult,FF,1252,catapult_fpga_latency
Throughput,4.211909595572441,catapult,DSP,0,catapult_fpga_latency
Throughput,4.211909595572441,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.211909595572441,catapult,CLB,381,catapult_fpga_latency
Throughput,4.211909595572441,catapult,LUT,2331,catapult_fpga_latency
Throughput,4.211909595572441,catapult,FF,1252,catapult_fpga_latency
Throughput,4.211909595572441,catapult,DSP,0,catapult_fpga_latency
Throughput,4.211909595572441,catapult,BRAM,0,catapult_fpga_latency
Throughput,4.211909595572441,catapult,CLB,381,catapult_fpga_latency
Throughput,4.211909595572441,catapult,LUT,2331,catapult_fpga_latency
Throughput,4.211909595572441,catapult,FF,1252,catapult_fpga_latency
Throughput,4.211909595572441,catapult,DSP,0,catapult_fpga_latency
Throughput,4.211909595572441,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.651858687754247,catapult,CLB,660,catapult_fpga_latency
Throughput,2.651858687754247,catapult,LUT,3792,catapult_fpga_latency
Throughput,2.651858687754247,catapult,FF,1186,catapult_fpga_latency
Throughput,2.651858687754247,catapult,DSP,0,catapult_fpga_latency
Throughput,2.651858687754247,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.651858687754247,catapult,CLB,660,catapult_fpga_latency
Throughput,2.651858687754247,catapult,LUT,3792,catapult_fpga_latency
Throughput,2.651858687754247,catapult,FF,1186,catapult_fpga_latency
Throughput,2.651858687754247,catapult,DSP,0,catapult_fpga_latency
Throughput,2.651858687754247,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.651858687754247,catapult,CLB,660,catapult_fpga_latency
Throughput,2.651858687754247,catapult,LUT,3792,catapult_fpga_latency
Throughput,2.651858687754247,catapult,FF,1186,catapult_fpga_latency
Throughput,2.651858687754247,catapult,DSP,0,catapult_fpga_latency
Throughput,2.651858687754247,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.651858687754247,catapult,CLB,660,catapult_fpga_latency
Throughput,2.651858687754247,catapult,LUT,3792,catapult_fpga_latency
Throughput,2.651858687754247,catapult,FF,1186,catapult_fpga_latency
Throughput,2.651858687754247,catapult,DSP,0,catapult_fpga_latency
Throughput,2.651858687754247,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.651858687754247,catapult,CLB,660,catapult_fpga_latency
Throughput,2.651858687754247,catapult,LUT,3792,catapult_fpga_latency
Throughput,2.651858687754247,catapult,FF,1186,catapult_fpga_latency
Throughput,2.651858687754247,catapult,DSP,0,catapult_fpga_latency
Throughput,2.651858687754247,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.651858687754247,catapult,CLB,660,catapult_fpga_latency
Throughput,2.651858687754247,catapult,LUT,3792,catapult_fpga_latency
Throughput,2.651858687754247,catapult,FF,1186,catapult_fpga_latency
Throughput,2.651858687754247,catapult,DSP,0,catapult_fpga_latency
Throughput,2.651858687754247,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.651858687754247,catapult,CLB,660,catapult_fpga_latency
Throughput,2.651858687754247,catapult,LUT,3792,catapult_fpga_latency
Throughput,2.651858687754247,catapult,FF,1186,catapult_fpga_latency
Throughput,2.651858687754247,catapult,DSP,0,catapult_fpga_latency
Throughput,2.651858687754247,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,CLB,567,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,LUT,3461,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,FF,1172,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,CLB,567,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,LUT,3461,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,FF,1172,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,CLB,567,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,LUT,3461,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,FF,1172,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,CLB,567,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,LUT,3461,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,FF,1172,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,CLB,567,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,LUT,3461,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,FF,1172,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,CLB,567,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,LUT,3461,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,FF,1172,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,CLB,567,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,LUT,3461,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,FF,1172,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,CLB,567,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,LUT,3461,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,FF,1172,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,DSP,0,catapult_fpga_latency
Throughput,2.7445684989405965,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.51052537764578,catapult,CLB,789,catapult_fpga_latency
Throughput,2.51052537764578,catapult,LUT,4676,catapult_fpga_latency
Throughput,2.51052537764578,catapult,FF,1402,catapult_fpga_latency
Throughput,2.51052537764578,catapult,DSP,0,catapult_fpga_latency
Throughput,2.51052537764578,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.51052537764578,catapult,CLB,789,catapult_fpga_latency
Throughput,2.51052537764578,catapult,LUT,4676,catapult_fpga_latency
Throughput,2.51052537764578,catapult,FF,1402,catapult_fpga_latency
Throughput,2.51052537764578,catapult,DSP,0,catapult_fpga_latency
Throughput,2.51052537764578,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.51052537764578,catapult,CLB,789,catapult_fpga_latency
Throughput,2.51052537764578,catapult,LUT,4676,catapult_fpga_latency
Throughput,2.51052537764578,catapult,FF,1402,catapult_fpga_latency
Throughput,2.51052537764578,catapult,DSP,0,catapult_fpga_latency
Throughput,2.51052537764578,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.51052537764578,catapult,CLB,789,catapult_fpga_latency
Throughput,2.51052537764578,catapult,LUT,4676,catapult_fpga_latency
Throughput,2.51052537764578,catapult,FF,1402,catapult_fpga_latency
Throughput,2.51052537764578,catapult,DSP,0,catapult_fpga_latency
Throughput,2.51052537764578,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.51052537764578,catapult,CLB,789,catapult_fpga_latency
Throughput,2.51052537764578,catapult,LUT,4676,catapult_fpga_latency
Throughput,2.51052537764578,catapult,FF,1402,catapult_fpga_latency
Throughput,2.51052537764578,catapult,DSP,0,catapult_fpga_latency
Throughput,2.51052537764578,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.51052537764578,catapult,CLB,789,catapult_fpga_latency
Throughput,2.51052537764578,catapult,LUT,4676,catapult_fpga_latency
Throughput,2.51052537764578,catapult,FF,1402,catapult_fpga_latency
Throughput,2.51052537764578,catapult,DSP,0,catapult_fpga_latency
Throughput,2.51052537764578,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.51052537764578,catapult,CLB,789,catapult_fpga_latency
Throughput,2.51052537764578,catapult,LUT,4676,catapult_fpga_latency
Throughput,2.51052537764578,catapult,FF,1402,catapult_fpga_latency
Throughput,2.51052537764578,catapult,DSP,0,catapult_fpga_latency
Throughput,2.51052537764578,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.51052537764578,catapult,CLB,789,catapult_fpga_latency
Throughput,2.51052537764578,catapult,LUT,4676,catapult_fpga_latency
Throughput,2.51052537764578,catapult,FF,1402,catapult_fpga_latency
Throughput,2.51052537764578,catapult,DSP,0,catapult_fpga_latency
Throughput,2.51052537764578,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,CLB,555,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,LUT,3330,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,FF,1170,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,CLB,555,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,LUT,3330,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,FF,1170,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,CLB,555,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,LUT,3330,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,FF,1170,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,CLB,555,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,LUT,3330,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,FF,1170,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,CLB,555,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,LUT,3330,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,FF,1170,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,CLB,555,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,LUT,3330,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,FF,1170,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,CLB,555,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,LUT,3330,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,FF,1170,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,BRAM,0,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,CLB,555,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,LUT,3330,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,FF,1170,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,DSP,0,catapult_fpga_latency
Throughput,2.5479005299633104,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6595417009638618,catapult,CLB,927,catapult_fpga_latency
Throughput,1.6595417009638618,catapult,LUT,5559,catapult_fpga_latency
Throughput,1.6595417009638618,catapult,FF,1266,catapult_fpga_latency
Throughput,1.6595417009638618,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6595417009638618,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6595417009638618,catapult,CLB,927,catapult_fpga_latency
Throughput,1.6595417009638618,catapult,LUT,5559,catapult_fpga_latency
Throughput,1.6595417009638618,catapult,FF,1266,catapult_fpga_latency
Throughput,1.6595417009638618,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6595417009638618,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6595417009638618,catapult,CLB,927,catapult_fpga_latency
Throughput,1.6595417009638618,catapult,LUT,5559,catapult_fpga_latency
Throughput,1.6595417009638618,catapult,FF,1266,catapult_fpga_latency
Throughput,1.6595417009638618,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6595417009638618,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6595417009638618,catapult,CLB,927,catapult_fpga_latency
Throughput,1.6595417009638618,catapult,LUT,5559,catapult_fpga_latency
Throughput,1.6595417009638618,catapult,FF,1266,catapult_fpga_latency
Throughput,1.6595417009638618,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6595417009638618,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6595417009638618,catapult,CLB,927,catapult_fpga_latency
Throughput,1.6595417009638618,catapult,LUT,5559,catapult_fpga_latency
Throughput,1.6595417009638618,catapult,FF,1266,catapult_fpga_latency
Throughput,1.6595417009638618,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6595417009638618,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6595417009638618,catapult,CLB,927,catapult_fpga_latency
Throughput,1.6595417009638618,catapult,LUT,5559,catapult_fpga_latency
Throughput,1.6595417009638618,catapult,FF,1266,catapult_fpga_latency
Throughput,1.6595417009638618,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6595417009638618,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6595417009638618,catapult,CLB,927,catapult_fpga_latency
Throughput,1.6595417009638618,catapult,LUT,5559,catapult_fpga_latency
Throughput,1.6595417009638618,catapult,FF,1266,catapult_fpga_latency
Throughput,1.6595417009638618,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6595417009638618,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6482746684907574,catapult,CLB,895,catapult_fpga_latency
Throughput,1.6482746684907574,catapult,LUT,5371,catapult_fpga_latency
Throughput,1.6482746684907574,catapult,FF,1249,catapult_fpga_latency
Throughput,1.6482746684907574,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6482746684907574,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6482746684907574,catapult,CLB,895,catapult_fpga_latency
Throughput,1.6482746684907574,catapult,LUT,5371,catapult_fpga_latency
Throughput,1.6482746684907574,catapult,FF,1249,catapult_fpga_latency
Throughput,1.6482746684907574,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6482746684907574,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.65469494871273,catapult,CLB,876,catapult_fpga_latency
Throughput,1.65469494871273,catapult,LUT,5389,catapult_fpga_latency
Throughput,1.65469494871273,catapult,FF,1253,catapult_fpga_latency
Throughput,1.65469494871273,catapult,DSP,0,catapult_fpga_latency
Throughput,1.65469494871273,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6482746684907574,catapult,CLB,895,catapult_fpga_latency
Throughput,1.6482746684907574,catapult,LUT,5371,catapult_fpga_latency
Throughput,1.6482746684907574,catapult,FF,1249,catapult_fpga_latency
Throughput,1.6482746684907574,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6482746684907574,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6482746684907574,catapult,CLB,895,catapult_fpga_latency
Throughput,1.6482746684907574,catapult,LUT,5371,catapult_fpga_latency
Throughput,1.6482746684907574,catapult,FF,1249,catapult_fpga_latency
Throughput,1.6482746684907574,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6482746684907574,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6482746684907574,catapult,CLB,895,catapult_fpga_latency
Throughput,1.6482746684907574,catapult,LUT,5371,catapult_fpga_latency
Throughput,1.6482746684907574,catapult,FF,1249,catapult_fpga_latency
Throughput,1.6482746684907574,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6482746684907574,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6482746684907574,catapult,CLB,895,catapult_fpga_latency
Throughput,1.6482746684907574,catapult,LUT,5371,catapult_fpga_latency
Throughput,1.6482746684907574,catapult,FF,1249,catapult_fpga_latency
Throughput,1.6482746684907574,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6482746684907574,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6482746684907574,catapult,CLB,895,catapult_fpga_latency
Throughput,1.6482746684907574,catapult,LUT,5371,catapult_fpga_latency
Throughput,1.6482746684907574,catapult,FF,1249,catapult_fpga_latency
Throughput,1.6482746684907574,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6482746684907574,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,CLB,1040,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,LUT,6191,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,FF,1452,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,CLB,1040,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,LUT,6191,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,FF,1452,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,CLB,1040,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,LUT,6191,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,FF,1452,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,CLB,1040,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,LUT,6191,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,FF,1452,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,CLB,1040,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,LUT,6191,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,FF,1452,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,CLB,1040,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,LUT,6191,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,FF,1452,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,CLB,1040,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,LUT,6191,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,FF,1452,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,CLB,1040,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,LUT,6191,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,FF,1452,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6627895955929424,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,CLB,889,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,LUT,5353,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,FF,1246,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,CLB,889,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,LUT,5353,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,FF,1246,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,CLB,889,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,LUT,5353,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,FF,1246,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,CLB,889,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,LUT,5353,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,FF,1246,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,CLB,889,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,LUT,5353,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,FF,1246,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,CLB,889,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,LUT,5353,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,FF,1246,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,CLB,889,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,LUT,5353,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,FF,1246,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,CLB,889,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,LUT,5353,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,FF,1246,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6419067134281697,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,CLB,1134,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,LUT,6643,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,FF,1375,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,CLB,1134,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,LUT,6643,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,FF,1375,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,CLB,1134,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,LUT,6643,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,FF,1375,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,CLB,1134,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,LUT,6643,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,FF,1375,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,CLB,1134,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,LUT,6643,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,FF,1375,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,CLB,1134,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,LUT,6643,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,FF,1375,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,CLB,1134,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,LUT,6643,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,FF,1375,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,CLB,1134,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,LUT,6643,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,FF,1375,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0482597839326933,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0808310293618557,catapult,CLB,1060,catapult_fpga_latency
Throughput,1.0808310293618557,catapult,LUT,6580,catapult_fpga_latency
Throughput,1.0808310293618557,catapult,FF,1375,catapult_fpga_latency
Throughput,1.0808310293618557,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0808310293618557,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0808310293618557,catapult,CLB,1060,catapult_fpga_latency
Throughput,1.0808310293618557,catapult,LUT,6580,catapult_fpga_latency
Throughput,1.0808310293618557,catapult,FF,1375,catapult_fpga_latency
Throughput,1.0808310293618557,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0808310293618557,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0808310293618557,catapult,CLB,1060,catapult_fpga_latency
Throughput,1.0808310293618557,catapult,LUT,6580,catapult_fpga_latency
Throughput,1.0808310293618557,catapult,FF,1375,catapult_fpga_latency
Throughput,1.0808310293618557,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0808310293618557,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0808310293618557,catapult,CLB,1060,catapult_fpga_latency
Throughput,1.0808310293618557,catapult,LUT,6580,catapult_fpga_latency
Throughput,1.0808310293618557,catapult,FF,1375,catapult_fpga_latency
Throughput,1.0808310293618557,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0808310293618557,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0808310293618557,catapult,CLB,1060,catapult_fpga_latency
Throughput,1.0808310293618557,catapult,LUT,6580,catapult_fpga_latency
Throughput,1.0808310293618557,catapult,FF,1375,catapult_fpga_latency
Throughput,1.0808310293618557,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0808310293618557,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0808310293618557,catapult,CLB,1060,catapult_fpga_latency
Throughput,1.0808310293618557,catapult,LUT,6580,catapult_fpga_latency
Throughput,1.0808310293618557,catapult,FF,1375,catapult_fpga_latency
Throughput,1.0808310293618557,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0808310293618557,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0808310293618557,catapult,CLB,1060,catapult_fpga_latency
Throughput,1.0808310293618557,catapult,LUT,6580,catapult_fpga_latency
Throughput,1.0808310293618557,catapult,FF,1375,catapult_fpga_latency
Throughput,1.0808310293618557,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0808310293618557,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,CLB,1163,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,LUT,7189,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,FF,1435,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,CLB,1163,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,LUT,7189,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,FF,1435,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,CLB,1163,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,LUT,7189,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,FF,1435,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,CLB,1163,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,LUT,7189,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,FF,1435,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,CLB,1163,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,LUT,7189,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,FF,1435,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,CLB,1163,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,LUT,7189,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,FF,1435,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,CLB,1163,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,LUT,7189,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,FF,1435,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,CLB,1163,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,LUT,7189,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,FF,1435,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9983806266236165,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,CLB,941,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,LUT,6304,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,FF,1366,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,CLB,941,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,LUT,6304,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,FF,1366,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,CLB,941,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,LUT,6304,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,FF,1366,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,CLB,941,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,LUT,6304,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,FF,1366,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,CLB,941,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,LUT,6304,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,FF,1366,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,CLB,941,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,LUT,6304,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,FF,1366,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,CLB,941,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,LUT,6304,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,FF,1366,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,CLB,941,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,LUT,6304,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,FF,1366,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0075130246246258,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,CLB,318,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,LUT,1845,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,FF,1214,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,CLB,318,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,LUT,1845,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,FF,1214,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,CLB,318,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,LUT,1845,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,FF,1214,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,CLB,318,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,LUT,1845,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,FF,1214,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,CLB,318,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,LUT,1845,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,FF,1214,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,CLB,318,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,LUT,1845,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,FF,1214,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,CLB,318,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,LUT,1845,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,FF,1214,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,CLB,318,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,LUT,1845,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,FF,1214,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5800783718872455,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,CLB,262,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,LUT,1684,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,FF,1195,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,CLB,262,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,LUT,1684,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,FF,1195,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,CLB,262,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,LUT,1684,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,FF,1195,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,CLB,262,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,LUT,1684,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,FF,1195,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,CLB,262,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,LUT,1684,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,FF,1195,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,CLB,262,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,LUT,1684,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,FF,1195,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,CLB,262,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,LUT,1684,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,FF,1195,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,CLB,262,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,LUT,1684,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,FF,1195,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4980600122840921,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,CLB,345,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,LUT,2078,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,FF,1431,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,CLB,345,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,LUT,2078,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,FF,1431,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,CLB,345,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,LUT,2078,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,FF,1431,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,CLB,345,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,LUT,2078,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,FF,1431,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,CLB,345,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,LUT,2078,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,FF,1431,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,CLB,345,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,LUT,2078,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,FF,1431,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,CLB,345,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,LUT,2078,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,FF,1431,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,CLB,345,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,LUT,2078,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,FF,1431,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6458277443766178,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,CLB,270,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,LUT,1741,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,FF,1193,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,CLB,270,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,LUT,1741,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,FF,1193,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,CLB,270,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,LUT,1741,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,FF,1193,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,CLB,270,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,LUT,1741,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,FF,1193,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,CLB,270,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,LUT,1741,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,FF,1193,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,CLB,270,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,LUT,1741,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,FF,1193,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,CLB,270,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,LUT,1741,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,FF,1193,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,CLB,270,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,LUT,1741,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,FF,1193,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,DSP,0,catapult_fpga_latency
Throughput,1.7620959073560458,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6535187409569344,catapult,CLB,461,catapult_fpga_latency
Throughput,0.6535187409569344,catapult,LUT,2587,catapult_fpga_latency
Throughput,0.6535187409569344,catapult,FF,1210,catapult_fpga_latency
Throughput,0.6535187409569344,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6535187409569344,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6535187409569344,catapult,CLB,461,catapult_fpga_latency
Throughput,0.6535187409569344,catapult,LUT,2587,catapult_fpga_latency
Throughput,0.6535187409569344,catapult,FF,1210,catapult_fpga_latency
Throughput,0.6535187409569344,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6535187409569344,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6694529297603291,catapult,CLB,455,catapult_fpga_latency
Throughput,0.6694529297603291,catapult,LUT,2587,catapult_fpga_latency
Throughput,0.6694529297603291,catapult,FF,1210,catapult_fpga_latency
Throughput,0.6694529297603291,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6694529297603291,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6535187409569344,catapult,CLB,461,catapult_fpga_latency
Throughput,0.6535187409569344,catapult,LUT,2587,catapult_fpga_latency
Throughput,0.6535187409569344,catapult,FF,1210,catapult_fpga_latency
Throughput,0.6535187409569344,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6535187409569344,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6535187409569344,catapult,CLB,461,catapult_fpga_latency
Throughput,0.6535187409569344,catapult,LUT,2587,catapult_fpga_latency
Throughput,0.6535187409569344,catapult,FF,1210,catapult_fpga_latency
Throughput,0.6535187409569344,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6535187409569344,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6535187409569344,catapult,CLB,461,catapult_fpga_latency
Throughput,0.6535187409569344,catapult,LUT,2587,catapult_fpga_latency
Throughput,0.6535187409569344,catapult,FF,1210,catapult_fpga_latency
Throughput,0.6535187409569344,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6535187409569344,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6535187409569344,catapult,CLB,461,catapult_fpga_latency
Throughput,0.6535187409569344,catapult,LUT,2587,catapult_fpga_latency
Throughput,0.6535187409569344,catapult,FF,1210,catapult_fpga_latency
Throughput,0.6535187409569344,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6535187409569344,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6535187409569344,catapult,CLB,461,catapult_fpga_latency
Throughput,0.6535187409569344,catapult,LUT,2587,catapult_fpga_latency
Throughput,0.6535187409569344,catapult,FF,1210,catapult_fpga_latency
Throughput,0.6535187409569344,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6535187409569344,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,CLB,431,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,LUT,2772,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,FF,1201,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,CLB,431,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,LUT,2772,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,FF,1201,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,CLB,431,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,LUT,2772,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,FF,1201,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,CLB,431,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,LUT,2772,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,FF,1201,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,CLB,431,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,LUT,2772,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,FF,1201,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,CLB,431,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,LUT,2772,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,FF,1201,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,CLB,431,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,LUT,2772,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,FF,1201,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,CLB,431,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,LUT,2772,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,FF,1201,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7638631615532394,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,CLB,474,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,LUT,2858,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,FF,1424,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,CLB,474,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,LUT,2858,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,FF,1424,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,CLB,474,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,LUT,2858,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,FF,1424,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,CLB,474,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,LUT,2858,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,FF,1424,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,CLB,474,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,LUT,2858,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,FF,1424,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,CLB,474,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,LUT,2858,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,FF,1424,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,CLB,474,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,LUT,2858,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,FF,1424,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,CLB,474,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,LUT,2858,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,FF,1424,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6530893739746496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6727795415814759,catapult,CLB,402,catapult_fpga_latency
Throughput,0.6727795415814759,catapult,LUT,2495,catapult_fpga_latency
Throughput,0.6727795415814759,catapult,FF,1189,catapult_fpga_latency
Throughput,0.6727795415814759,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6727795415814759,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6798420047181035,catapult,CLB,400,catapult_fpga_latency
Throughput,0.6798420047181035,catapult,LUT,2495,catapult_fpga_latency
Throughput,0.6798420047181035,catapult,FF,1189,catapult_fpga_latency
Throughput,0.6798420047181035,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6798420047181035,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6798420047181035,catapult,CLB,400,catapult_fpga_latency
Throughput,0.6798420047181035,catapult,LUT,2495,catapult_fpga_latency
Throughput,0.6798420047181035,catapult,FF,1189,catapult_fpga_latency
Throughput,0.6798420047181035,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6798420047181035,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6798420047181035,catapult,CLB,400,catapult_fpga_latency
Throughput,0.6798420047181035,catapult,LUT,2495,catapult_fpga_latency
Throughput,0.6798420047181035,catapult,FF,1189,catapult_fpga_latency
Throughput,0.6798420047181035,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6798420047181035,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6798420047181035,catapult,CLB,400,catapult_fpga_latency
Throughput,0.6798420047181035,catapult,LUT,2495,catapult_fpga_latency
Throughput,0.6798420047181035,catapult,FF,1189,catapult_fpga_latency
Throughput,0.6798420047181035,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6798420047181035,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6798420047181035,catapult,CLB,400,catapult_fpga_latency
Throughput,0.6798420047181035,catapult,LUT,2495,catapult_fpga_latency
Throughput,0.6798420047181035,catapult,FF,1189,catapult_fpga_latency
Throughput,0.6798420047181035,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6798420047181035,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6727795415814759,catapult,CLB,402,catapult_fpga_latency
Throughput,0.6727795415814759,catapult,LUT,2495,catapult_fpga_latency
Throughput,0.6727795415814759,catapult,FF,1189,catapult_fpga_latency
Throughput,0.6727795415814759,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6727795415814759,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6798420047181035,catapult,CLB,400,catapult_fpga_latency
Throughput,0.6798420047181035,catapult,LUT,2495,catapult_fpga_latency
Throughput,0.6798420047181035,catapult,FF,1189,catapult_fpga_latency
Throughput,0.6798420047181035,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6798420047181035,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4297541118873425,catapult,CLB,669,catapult_fpga_latency
Throughput,0.4297541118873425,catapult,LUT,4225,catapult_fpga_latency
Throughput,0.4297541118873425,catapult,FF,1308,catapult_fpga_latency
Throughput,0.4297541118873425,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4297541118873425,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4297541118873425,catapult,CLB,669,catapult_fpga_latency
Throughput,0.4297541118873425,catapult,LUT,4225,catapult_fpga_latency
Throughput,0.4297541118873425,catapult,FF,1308,catapult_fpga_latency
Throughput,0.4297541118873425,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4297541118873425,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4297541118873425,catapult,CLB,669,catapult_fpga_latency
Throughput,0.4297541118873425,catapult,LUT,4225,catapult_fpga_latency
Throughput,0.4297541118873425,catapult,FF,1308,catapult_fpga_latency
Throughput,0.4297541118873425,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4297541118873425,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4297541118873425,catapult,CLB,669,catapult_fpga_latency
Throughput,0.4297541118873425,catapult,LUT,4225,catapult_fpga_latency
Throughput,0.4297541118873425,catapult,FF,1308,catapult_fpga_latency
Throughput,0.4297541118873425,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4297541118873425,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4297541118873425,catapult,CLB,669,catapult_fpga_latency
Throughput,0.4297541118873425,catapult,LUT,4225,catapult_fpga_latency
Throughput,0.4297541118873425,catapult,FF,1308,catapult_fpga_latency
Throughput,0.4297541118873425,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4297541118873425,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4297541118873425,catapult,CLB,669,catapult_fpga_latency
Throughput,0.4297541118873425,catapult,LUT,4225,catapult_fpga_latency
Throughput,0.4297541118873425,catapult,FF,1308,catapult_fpga_latency
Throughput,0.4297541118873425,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4297541118873425,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4297541118873425,catapult,CLB,669,catapult_fpga_latency
Throughput,0.4297541118873425,catapult,LUT,4225,catapult_fpga_latency
Throughput,0.4297541118873425,catapult,FF,1308,catapult_fpga_latency
Throughput,0.4297541118873425,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4297541118873425,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4476530223517631,catapult,CLB,701,catapult_fpga_latency
Throughput,0.4476530223517631,catapult,LUT,4174,catapult_fpga_latency
Throughput,0.4476530223517631,catapult,FF,1294,catapult_fpga_latency
Throughput,0.4476530223517631,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4476530223517631,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4476530223517631,catapult,CLB,701,catapult_fpga_latency
Throughput,0.4476530223517631,catapult,LUT,4174,catapult_fpga_latency
Throughput,0.4476530223517631,catapult,FF,1294,catapult_fpga_latency
Throughput,0.4476530223517631,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4476530223517631,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4476530223517631,catapult,CLB,701,catapult_fpga_latency
Throughput,0.4476530223517631,catapult,LUT,4174,catapult_fpga_latency
Throughput,0.4476530223517631,catapult,FF,1294,catapult_fpga_latency
Throughput,0.4476530223517631,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4476530223517631,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4476530223517631,catapult,CLB,701,catapult_fpga_latency
Throughput,0.4476530223517631,catapult,LUT,4174,catapult_fpga_latency
Throughput,0.4476530223517631,catapult,FF,1294,catapult_fpga_latency
Throughput,0.4476530223517631,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4476530223517631,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4476530223517631,catapult,CLB,701,catapult_fpga_latency
Throughput,0.4476530223517631,catapult,LUT,4174,catapult_fpga_latency
Throughput,0.4476530223517631,catapult,FF,1294,catapult_fpga_latency
Throughput,0.4476530223517631,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4476530223517631,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4476530223517631,catapult,CLB,701,catapult_fpga_latency
Throughput,0.4476530223517631,catapult,LUT,4174,catapult_fpga_latency
Throughput,0.4476530223517631,catapult,FF,1294,catapult_fpga_latency
Throughput,0.4476530223517631,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4476530223517631,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4476530223517631,catapult,CLB,701,catapult_fpga_latency
Throughput,0.4476530223517631,catapult,LUT,4174,catapult_fpga_latency
Throughput,0.4476530223517631,catapult,FF,1294,catapult_fpga_latency
Throughput,0.4476530223517631,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4476530223517631,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.45924541386048584,catapult,CLB,712,catapult_fpga_latency
Throughput,0.45924541386048584,catapult,LUT,4174,catapult_fpga_latency
Throughput,0.45924541386048584,catapult,FF,1294,catapult_fpga_latency
Throughput,0.45924541386048584,catapult,DSP,0,catapult_fpga_latency
Throughput,0.45924541386048584,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,CLB,687,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,LUT,4389,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,FF,1496,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,DSP,0,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,CLB,687,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,LUT,4389,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,FF,1496,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,DSP,0,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,CLB,687,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,LUT,4389,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,FF,1496,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,DSP,0,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,CLB,687,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,LUT,4389,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,FF,1496,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,DSP,0,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,CLB,687,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,LUT,4389,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,FF,1496,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,DSP,0,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,CLB,687,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,LUT,4389,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,FF,1496,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,DSP,0,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,CLB,687,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,LUT,4389,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,FF,1496,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,DSP,0,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,CLB,687,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,LUT,4389,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,FF,1496,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,DSP,0,catapult_fpga_latency
Throughput,0.42768142352906463,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,CLB,616,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,FF,1287,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,CLB,616,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,FF,1287,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,CLB,616,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,FF,1287,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,CLB,616,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,FF,1287,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,CLB,616,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,FF,1287,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,CLB,616,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,FF,1287,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,CLB,616,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,FF,1287,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,CLB,616,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,FF,1287,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4487385734331507,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,CLB,680,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,LUT,4389,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,FF,1369,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,CLB,680,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,LUT,4389,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,FF,1369,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,CLB,680,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,LUT,4389,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,FF,1369,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,CLB,680,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,LUT,4389,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,FF,1369,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,CLB,680,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,LUT,4389,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,FF,1369,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,CLB,680,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,LUT,4389,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,FF,1369,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,CLB,680,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,LUT,4389,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,FF,1369,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,CLB,680,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,LUT,4389,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,FF,1369,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3094064192549803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.31560057843274014,catapult,CLB,654,catapult_fpga_latency
Throughput,0.31560057843274014,catapult,LUT,4268,catapult_fpga_latency
Throughput,0.31560057843274014,catapult,FF,1365,catapult_fpga_latency
Throughput,0.31560057843274014,catapult,DSP,0,catapult_fpga_latency
Throughput,0.31560057843274014,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.31560057843274014,catapult,CLB,654,catapult_fpga_latency
Throughput,0.31560057843274014,catapult,LUT,4268,catapult_fpga_latency
Throughput,0.31560057843274014,catapult,FF,1365,catapult_fpga_latency
Throughput,0.31560057843274014,catapult,DSP,0,catapult_fpga_latency
Throughput,0.31560057843274014,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.31560057843274014,catapult,CLB,654,catapult_fpga_latency
Throughput,0.31560057843274014,catapult,LUT,4268,catapult_fpga_latency
Throughput,0.31560057843274014,catapult,FF,1365,catapult_fpga_latency
Throughput,0.31560057843274014,catapult,DSP,0,catapult_fpga_latency
Throughput,0.31560057843274014,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.31560057843274014,catapult,CLB,654,catapult_fpga_latency
Throughput,0.31560057843274014,catapult,LUT,4268,catapult_fpga_latency
Throughput,0.31560057843274014,catapult,FF,1365,catapult_fpga_latency
Throughput,0.31560057843274014,catapult,DSP,0,catapult_fpga_latency
Throughput,0.31560057843274014,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.31560057843274014,catapult,CLB,654,catapult_fpga_latency
Throughput,0.31560057843274014,catapult,LUT,4268,catapult_fpga_latency
Throughput,0.31560057843274014,catapult,FF,1365,catapult_fpga_latency
Throughput,0.31560057843274014,catapult,DSP,0,catapult_fpga_latency
Throughput,0.31560057843274014,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.319560795642469,catapult,CLB,652,catapult_fpga_latency
Throughput,0.319560795642469,catapult,LUT,4276,catapult_fpga_latency
Throughput,0.319560795642469,catapult,FF,1361,catapult_fpga_latency
Throughput,0.319560795642469,catapult,DSP,0,catapult_fpga_latency
Throughput,0.319560795642469,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.31560057843274014,catapult,CLB,654,catapult_fpga_latency
Throughput,0.31560057843274014,catapult,LUT,4268,catapult_fpga_latency
Throughput,0.31560057843274014,catapult,FF,1365,catapult_fpga_latency
Throughput,0.31560057843274014,catapult,DSP,0,catapult_fpga_latency
Throughput,0.31560057843274014,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.31560057843274014,catapult,CLB,654,catapult_fpga_latency
Throughput,0.31560057843274014,catapult,LUT,4268,catapult_fpga_latency
Throughput,0.31560057843274014,catapult,FF,1365,catapult_fpga_latency
Throughput,0.31560057843274014,catapult,DSP,0,catapult_fpga_latency
Throughput,0.31560057843274014,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29960634722038715,catapult,CLB,737,catapult_fpga_latency
Throughput,0.29960634722038715,catapult,LUT,4977,catapult_fpga_latency
Throughput,0.29960634722038715,catapult,FF,1476,catapult_fpga_latency
Throughput,0.29960634722038715,catapult,DSP,0,catapult_fpga_latency
Throughput,0.29960634722038715,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.30625807755679557,catapult,CLB,737,catapult_fpga_latency
Throughput,0.30625807755679557,catapult,LUT,4974,catapult_fpga_latency
Throughput,0.30625807755679557,catapult,FF,1459,catapult_fpga_latency
Throughput,0.30625807755679557,catapult,DSP,0,catapult_fpga_latency
Throughput,0.30625807755679557,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29960634722038715,catapult,CLB,737,catapult_fpga_latency
Throughput,0.29960634722038715,catapult,LUT,4977,catapult_fpga_latency
Throughput,0.29960634722038715,catapult,FF,1476,catapult_fpga_latency
Throughput,0.29960634722038715,catapult,DSP,0,catapult_fpga_latency
Throughput,0.29960634722038715,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29960634722038715,catapult,CLB,737,catapult_fpga_latency
Throughput,0.29960634722038715,catapult,LUT,4977,catapult_fpga_latency
Throughput,0.29960634722038715,catapult,FF,1476,catapult_fpga_latency
Throughput,0.29960634722038715,catapult,DSP,0,catapult_fpga_latency
Throughput,0.29960634722038715,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29960634722038715,catapult,CLB,737,catapult_fpga_latency
Throughput,0.29960634722038715,catapult,LUT,4977,catapult_fpga_latency
Throughput,0.29960634722038715,catapult,FF,1476,catapult_fpga_latency
Throughput,0.29960634722038715,catapult,DSP,0,catapult_fpga_latency
Throughput,0.29960634722038715,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29960634722038715,catapult,CLB,737,catapult_fpga_latency
Throughput,0.29960634722038715,catapult,LUT,4977,catapult_fpga_latency
Throughput,0.29960634722038715,catapult,FF,1476,catapult_fpga_latency
Throughput,0.29960634722038715,catapult,DSP,0,catapult_fpga_latency
Throughput,0.29960634722038715,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29960634722038715,catapult,CLB,737,catapult_fpga_latency
Throughput,0.29960634722038715,catapult,LUT,4977,catapult_fpga_latency
Throughput,0.29960634722038715,catapult,FF,1476,catapult_fpga_latency
Throughput,0.29960634722038715,catapult,DSP,0,catapult_fpga_latency
Throughput,0.29960634722038715,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29960634722038715,catapult,CLB,737,catapult_fpga_latency
Throughput,0.29960634722038715,catapult,LUT,4977,catapult_fpga_latency
Throughput,0.29960634722038715,catapult,FF,1476,catapult_fpga_latency
Throughput,0.29960634722038715,catapult,DSP,0,catapult_fpga_latency
Throughput,0.29960634722038715,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,CLB,629,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,LUT,4159,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,FF,1363,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,CLB,629,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,LUT,4159,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,FF,1363,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,CLB,629,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,LUT,4159,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,FF,1363,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,CLB,629,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,LUT,4159,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,FF,1363,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,CLB,629,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,LUT,4159,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,FF,1363,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,CLB,629,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,LUT,4159,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,FF,1363,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,CLB,629,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,LUT,4159,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,FF,1363,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,CLB,629,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,LUT,4159,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,FF,1363,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3045676312222025,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,CLB,346,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,LUT,1996,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,FF,1242,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,CLB,346,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,LUT,1996,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,FF,1242,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,CLB,346,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,LUT,1996,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,FF,1242,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,CLB,346,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,LUT,1996,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,FF,1242,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,CLB,346,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,LUT,1996,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,FF,1242,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,CLB,346,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,LUT,1996,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,FF,1242,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,CLB,346,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,LUT,1996,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,FF,1242,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,CLB,346,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,LUT,1996,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,FF,1242,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6759286922266848,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,CLB,271,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,LUT,1803,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,FF,1224,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,CLB,271,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,LUT,1803,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,FF,1224,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,CLB,271,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,LUT,1803,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,FF,1224,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,CLB,271,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,LUT,1803,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,FF,1224,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,CLB,271,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,LUT,1803,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,FF,1224,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,CLB,271,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,LUT,1803,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,FF,1224,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,CLB,271,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,LUT,1803,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,FF,1224,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,CLB,271,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,LUT,1803,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,FF,1224,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7971773544234574,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,CLB,345,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,LUT,2211,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,FF,1461,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,CLB,345,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,LUT,2211,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,FF,1461,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,CLB,345,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,LUT,2211,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,FF,1461,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,CLB,345,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,LUT,2211,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,FF,1461,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,CLB,345,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,LUT,2211,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,FF,1461,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,CLB,345,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,LUT,2211,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,FF,1461,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,CLB,345,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,LUT,2211,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,FF,1461,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,CLB,345,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,LUT,2211,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,FF,1461,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7291451720746148,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,CLB,266,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,LUT,1633,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,FF,1226,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,CLB,266,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,LUT,1633,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,FF,1226,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,CLB,266,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,LUT,1633,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,FF,1226,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,CLB,266,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,LUT,1633,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,FF,1226,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,CLB,266,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,LUT,1633,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,FF,1226,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,CLB,266,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,LUT,1633,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,FF,1226,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,CLB,266,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,LUT,1633,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,FF,1226,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,CLB,266,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,LUT,1633,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,FF,1226,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7085389572432167,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.355590830165908,catapult,CLB,476,catapult_fpga_latency
Throughput,0.355590830165908,catapult,LUT,2829,catapult_fpga_latency
Throughput,0.355590830165908,catapult,FF,1261,catapult_fpga_latency
Throughput,0.355590830165908,catapult,DSP,0,catapult_fpga_latency
Throughput,0.355590830165908,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3655835279760967,catapult,CLB,479,catapult_fpga_latency
Throughput,0.3655835279760967,catapult,LUT,2830,catapult_fpga_latency
Throughput,0.3655835279760967,catapult,FF,1261,catapult_fpga_latency
Throughput,0.3655835279760967,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3655835279760967,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3655835279760967,catapult,CLB,479,catapult_fpga_latency
Throughput,0.3655835279760967,catapult,LUT,2830,catapult_fpga_latency
Throughput,0.3655835279760967,catapult,FF,1261,catapult_fpga_latency
Throughput,0.3655835279760967,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3655835279760967,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3655835279760967,catapult,CLB,479,catapult_fpga_latency
Throughput,0.3655835279760967,catapult,LUT,2830,catapult_fpga_latency
Throughput,0.3655835279760967,catapult,FF,1261,catapult_fpga_latency
Throughput,0.3655835279760967,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3655835279760967,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.355590830165908,catapult,CLB,476,catapult_fpga_latency
Throughput,0.355590830165908,catapult,LUT,2829,catapult_fpga_latency
Throughput,0.355590830165908,catapult,FF,1261,catapult_fpga_latency
Throughput,0.355590830165908,catapult,DSP,0,catapult_fpga_latency
Throughput,0.355590830165908,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3655835279760967,catapult,CLB,479,catapult_fpga_latency
Throughput,0.3655835279760967,catapult,LUT,2830,catapult_fpga_latency
Throughput,0.3655835279760967,catapult,FF,1261,catapult_fpga_latency
Throughput,0.3655835279760967,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3655835279760967,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3655835279760967,catapult,CLB,479,catapult_fpga_latency
Throughput,0.3655835279760967,catapult,LUT,2830,catapult_fpga_latency
Throughput,0.3655835279760967,catapult,FF,1261,catapult_fpga_latency
Throughput,0.3655835279760967,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3655835279760967,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3655835279760967,catapult,CLB,479,catapult_fpga_latency
Throughput,0.3655835279760967,catapult,LUT,2830,catapult_fpga_latency
Throughput,0.3655835279760967,catapult,FF,1261,catapult_fpga_latency
Throughput,0.3655835279760967,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3655835279760967,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,CLB,428,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,LUT,2651,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,FF,1228,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,DSP,0,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,CLB,428,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,LUT,2651,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,FF,1228,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,DSP,0,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,CLB,428,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,LUT,2651,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,FF,1228,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,DSP,0,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,CLB,428,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,LUT,2651,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,FF,1228,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,DSP,0,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,CLB,428,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,LUT,2651,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,FF,1228,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,DSP,0,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,CLB,428,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,LUT,2651,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,FF,1228,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,DSP,0,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,CLB,428,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,LUT,2651,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,FF,1228,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,DSP,0,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,CLB,428,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,LUT,2651,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,FF,1228,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,DSP,0,catapult_fpga_latency
Throughput,0.36679883651409056,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,CLB,549,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,LUT,3184,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,FF,1477,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,CLB,549,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,LUT,3184,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,FF,1477,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,CLB,549,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,LUT,3184,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,FF,1477,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,CLB,549,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,LUT,3184,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,FF,1477,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,CLB,549,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,LUT,3184,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,FF,1477,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,CLB,549,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,LUT,3184,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,FF,1477,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,CLB,549,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,LUT,3184,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,FF,1477,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,CLB,549,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,LUT,3184,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,FF,1477,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35019866770418856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,CLB,426,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,LUT,2548,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,FF,1237,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,CLB,426,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,LUT,2548,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,FF,1237,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,CLB,426,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,LUT,2548,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,FF,1237,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,CLB,426,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,LUT,2548,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,FF,1237,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,CLB,426,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,LUT,2548,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,FF,1237,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,CLB,426,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,LUT,2548,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,FF,1237,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,CLB,426,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,LUT,2548,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,FF,1237,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,CLB,426,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,LUT,2548,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,FF,1237,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3835639767452832,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,CLB,722,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,FF,1395,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,DSP,0,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,CLB,722,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,FF,1395,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,DSP,0,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,CLB,722,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,FF,1395,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,DSP,0,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,CLB,722,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,FF,1395,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,DSP,0,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,CLB,722,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,FF,1395,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,DSP,0,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,CLB,722,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,FF,1395,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,DSP,0,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,CLB,722,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,FF,1395,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,DSP,0,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,CLB,722,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,FF,1395,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,DSP,0,catapult_fpga_latency
Throughput,0.22468118301832654,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22347791982282672,catapult,CLB,682,catapult_fpga_latency
Throughput,0.22347791982282672,catapult,LUT,4175,catapult_fpga_latency
Throughput,0.22347791982282672,catapult,FF,1368,catapult_fpga_latency
Throughput,0.22347791982282672,catapult,DSP,0,catapult_fpga_latency
Throughput,0.22347791982282672,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22347791982282672,catapult,CLB,682,catapult_fpga_latency
Throughput,0.22347791982282672,catapult,LUT,4175,catapult_fpga_latency
Throughput,0.22347791982282672,catapult,FF,1368,catapult_fpga_latency
Throughput,0.22347791982282672,catapult,DSP,0,catapult_fpga_latency
Throughput,0.22347791982282672,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22347791982282672,catapult,CLB,682,catapult_fpga_latency
Throughput,0.22347791982282672,catapult,LUT,4175,catapult_fpga_latency
Throughput,0.22347791982282672,catapult,FF,1368,catapult_fpga_latency
Throughput,0.22347791982282672,catapult,DSP,0,catapult_fpga_latency
Throughput,0.22347791982282672,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21944526431633474,catapult,CLB,682,catapult_fpga_latency
Throughput,0.21944526431633474,catapult,LUT,4175,catapult_fpga_latency
Throughput,0.21944526431633474,catapult,FF,1368,catapult_fpga_latency
Throughput,0.21944526431633474,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21944526431633474,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22347791982282672,catapult,CLB,682,catapult_fpga_latency
Throughput,0.22347791982282672,catapult,LUT,4175,catapult_fpga_latency
Throughput,0.22347791982282672,catapult,FF,1368,catapult_fpga_latency
Throughput,0.22347791982282672,catapult,DSP,0,catapult_fpga_latency
Throughput,0.22347791982282672,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22347791982282672,catapult,CLB,682,catapult_fpga_latency
Throughput,0.22347791982282672,catapult,LUT,4175,catapult_fpga_latency
Throughput,0.22347791982282672,catapult,FF,1368,catapult_fpga_latency
Throughput,0.22347791982282672,catapult,DSP,0,catapult_fpga_latency
Throughput,0.22347791982282672,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22347791982282672,catapult,CLB,682,catapult_fpga_latency
Throughput,0.22347791982282672,catapult,LUT,4175,catapult_fpga_latency
Throughput,0.22347791982282672,catapult,FF,1368,catapult_fpga_latency
Throughput,0.22347791982282672,catapult,DSP,0,catapult_fpga_latency
Throughput,0.22347791982282672,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22347791982282672,catapult,CLB,682,catapult_fpga_latency
Throughput,0.22347791982282672,catapult,LUT,4175,catapult_fpga_latency
Throughput,0.22347791982282672,catapult,FF,1368,catapult_fpga_latency
Throughput,0.22347791982282672,catapult,DSP,0,catapult_fpga_latency
Throughput,0.22347791982282672,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,CLB,716,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,LUT,4635,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,FF,1514,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,CLB,716,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,LUT,4635,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,FF,1514,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,CLB,716,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,LUT,4635,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,FF,1514,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,CLB,716,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,LUT,4635,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,FF,1514,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,CLB,716,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,LUT,4635,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,FF,1514,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,CLB,716,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,LUT,4635,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,FF,1514,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,CLB,716,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,LUT,4635,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,FF,1514,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,CLB,716,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,LUT,4635,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,FF,1514,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21827489059516797,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,CLB,604,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,LUT,3775,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,FF,1367,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,DSP,0,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,CLB,604,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,LUT,3775,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,FF,1367,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,DSP,0,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,CLB,604,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,LUT,3775,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,FF,1367,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,DSP,0,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,CLB,604,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,LUT,3775,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,FF,1367,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,DSP,0,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,CLB,604,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,LUT,3775,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,FF,1367,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,DSP,0,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,CLB,604,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,LUT,3775,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,FF,1367,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,DSP,0,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,CLB,604,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,LUT,3775,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,FF,1367,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,DSP,0,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,CLB,604,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,LUT,3775,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,FF,1367,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,DSP,0,catapult_fpga_latency
Throughput,0.22076561072267403,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,CLB,725,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,LUT,4814,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,FF,1451,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,CLB,725,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,LUT,4814,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,FF,1451,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,CLB,725,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,LUT,4814,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,FF,1451,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,CLB,725,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,LUT,4814,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,FF,1451,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,CLB,725,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,LUT,4814,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,FF,1451,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,CLB,725,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,LUT,4814,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,FF,1451,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,CLB,725,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,LUT,4814,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,FF,1451,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,CLB,725,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,LUT,4814,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,FF,1451,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13840698268763937,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,CLB,731,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,LUT,4681,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,FF,1427,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,CLB,731,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,LUT,4681,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,FF,1427,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,CLB,731,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,LUT,4681,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,FF,1427,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,CLB,731,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,LUT,4681,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,FF,1427,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,CLB,731,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,LUT,4681,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,FF,1427,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,CLB,731,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,LUT,4681,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,FF,1427,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,CLB,731,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,LUT,4681,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,FF,1427,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,CLB,731,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,LUT,4681,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,FF,1427,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14052187012125633,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,CLB,748,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,LUT,4960,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,FF,1495,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,CLB,748,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,LUT,4960,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,FF,1495,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,CLB,748,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,LUT,4960,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,FF,1495,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,CLB,748,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,LUT,4960,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,FF,1495,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,CLB,748,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,LUT,4960,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,FF,1495,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,CLB,748,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,LUT,4960,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,FF,1495,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,CLB,748,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,LUT,4960,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,FF,1495,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,CLB,748,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,LUT,4960,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,FF,1495,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,DSP,0,catapult_fpga_latency
Throughput,0.13524082401152143,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14124126210931962,catapult,CLB,678,catapult_fpga_latency
Throughput,0.14124126210931962,catapult,LUT,4545,catapult_fpga_latency
Throughput,0.14124126210931962,catapult,FF,1413,catapult_fpga_latency
Throughput,0.14124126210931962,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14124126210931962,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14124126210931962,catapult,CLB,678,catapult_fpga_latency
Throughput,0.14124126210931962,catapult,LUT,4545,catapult_fpga_latency
Throughput,0.14124126210931962,catapult,FF,1413,catapult_fpga_latency
Throughput,0.14124126210931962,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14124126210931962,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14124126210931962,catapult,CLB,678,catapult_fpga_latency
Throughput,0.14124126210931962,catapult,LUT,4545,catapult_fpga_latency
Throughput,0.14124126210931962,catapult,FF,1413,catapult_fpga_latency
Throughput,0.14124126210931962,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14124126210931962,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14124126210931962,catapult,CLB,678,catapult_fpga_latency
Throughput,0.14124126210931962,catapult,LUT,4545,catapult_fpga_latency
Throughput,0.14124126210931962,catapult,FF,1413,catapult_fpga_latency
Throughput,0.14124126210931962,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14124126210931962,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14124126210931962,catapult,CLB,678,catapult_fpga_latency
Throughput,0.14124126210931962,catapult,LUT,4545,catapult_fpga_latency
Throughput,0.14124126210931962,catapult,FF,1413,catapult_fpga_latency
Throughput,0.14124126210931962,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14124126210931962,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14124126210931962,catapult,CLB,678,catapult_fpga_latency
Throughput,0.14124126210931962,catapult,LUT,4545,catapult_fpga_latency
Throughput,0.14124126210931962,catapult,FF,1413,catapult_fpga_latency
Throughput,0.14124126210931962,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14124126210931962,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14004633292878615,catapult,CLB,665,catapult_fpga_latency
Throughput,0.14004633292878615,catapult,LUT,4545,catapult_fpga_latency
Throughput,0.14004633292878615,catapult,FF,1414,catapult_fpga_latency
Throughput,0.14004633292878615,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14004633292878615,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14124126210931962,catapult,CLB,678,catapult_fpga_latency
Throughput,0.14124126210931962,catapult,LUT,4545,catapult_fpga_latency
Throughput,0.14124126210931962,catapult,FF,1413,catapult_fpga_latency
Throughput,0.14124126210931962,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14124126210931962,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,CLB,338,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,LUT,1977,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,FF,1232,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,DSP,0,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,CLB,338,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,LUT,1977,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,FF,1232,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,DSP,0,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,CLB,338,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,LUT,1977,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,FF,1232,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,DSP,0,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,CLB,338,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,LUT,1977,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,FF,1232,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,DSP,0,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,CLB,338,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,LUT,1977,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,FF,1232,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,DSP,0,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,CLB,338,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,LUT,1977,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,FF,1232,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,DSP,0,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,CLB,338,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,LUT,1977,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,FF,1232,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,DSP,0,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,CLB,338,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,LUT,1977,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,FF,1232,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,DSP,0,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,CLB,305,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,LUT,1913,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,FF,1219,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,CLB,305,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,LUT,1913,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,FF,1219,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,CLB,305,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,LUT,1913,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,FF,1219,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,CLB,305,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,LUT,1913,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,FF,1219,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,CLB,305,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,LUT,1913,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,FF,1219,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,CLB,305,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,LUT,1913,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,FF,1219,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,CLB,305,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,LUT,1913,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,FF,1219,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,CLB,305,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,LUT,1913,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,FF,1219,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4306302100872543,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,CLB,427,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,LUT,2587,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,FF,1449,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,DSP,0,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,CLB,427,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,LUT,2587,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,FF,1449,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,DSP,0,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,CLB,427,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,LUT,2587,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,FF,1449,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,DSP,0,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,CLB,427,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,LUT,2587,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,FF,1449,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,DSP,0,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,CLB,427,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,LUT,2587,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,FF,1449,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,DSP,0,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,CLB,427,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,LUT,2587,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,FF,1449,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,DSP,0,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,CLB,427,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,LUT,2587,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,FF,1449,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,DSP,0,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,CLB,427,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,LUT,2587,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,FF,1449,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,DSP,0,catapult_fpga_latency
Throughput,0.47487349370127796,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,CLB,292,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,LUT,1838,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,FF,1217,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,CLB,292,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,LUT,1838,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,FF,1217,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,CLB,292,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,LUT,1838,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,FF,1217,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,CLB,292,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,LUT,1838,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,FF,1217,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,CLB,292,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,LUT,1838,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,FF,1217,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,CLB,292,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,LUT,1838,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,FF,1217,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,CLB,292,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,LUT,1838,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,FF,1217,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,CLB,292,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,LUT,1838,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,FF,1217,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4974287905814843,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,CLB,465,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,LUT,2707,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,FF,1244,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,CLB,465,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,LUT,2707,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,FF,1244,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,CLB,465,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,LUT,2707,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,FF,1244,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,CLB,465,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,LUT,2707,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,FF,1244,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,CLB,465,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,LUT,2707,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,FF,1244,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,CLB,465,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,LUT,2707,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,FF,1244,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,CLB,465,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,LUT,2707,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,FF,1244,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,CLB,465,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,LUT,2707,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,FF,1244,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2393479969085813,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,CLB,480,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,FF,1235,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,CLB,480,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,FF,1235,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,CLB,480,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,FF,1235,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,CLB,480,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,FF,1235,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,CLB,480,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,FF,1235,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,CLB,480,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,FF,1235,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,CLB,480,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,FF,1235,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,CLB,480,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,FF,1235,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24244504861750557,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23259281209129082,catapult,CLB,491,catapult_fpga_latency
Throughput,0.23259281209129082,catapult,LUT,2897,catapult_fpga_latency
Throughput,0.23259281209129082,catapult,FF,1467,catapult_fpga_latency
Throughput,0.23259281209129082,catapult,DSP,0,catapult_fpga_latency
Throughput,0.23259281209129082,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23148137431417856,catapult,CLB,494,catapult_fpga_latency
Throughput,0.23148137431417856,catapult,LUT,2899,catapult_fpga_latency
Throughput,0.23148137431417856,catapult,FF,1467,catapult_fpga_latency
Throughput,0.23148137431417856,catapult,DSP,0,catapult_fpga_latency
Throughput,0.23148137431417856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23259281209129082,catapult,CLB,491,catapult_fpga_latency
Throughput,0.23259281209129082,catapult,LUT,2897,catapult_fpga_latency
Throughput,0.23259281209129082,catapult,FF,1467,catapult_fpga_latency
Throughput,0.23259281209129082,catapult,DSP,0,catapult_fpga_latency
Throughput,0.23259281209129082,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23259281209129082,catapult,CLB,491,catapult_fpga_latency
Throughput,0.23259281209129082,catapult,LUT,2897,catapult_fpga_latency
Throughput,0.23259281209129082,catapult,FF,1467,catapult_fpga_latency
Throughput,0.23259281209129082,catapult,DSP,0,catapult_fpga_latency
Throughput,0.23259281209129082,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23259281209129082,catapult,CLB,491,catapult_fpga_latency
Throughput,0.23259281209129082,catapult,LUT,2897,catapult_fpga_latency
Throughput,0.23259281209129082,catapult,FF,1467,catapult_fpga_latency
Throughput,0.23259281209129082,catapult,DSP,0,catapult_fpga_latency
Throughput,0.23259281209129082,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23259281209129082,catapult,CLB,491,catapult_fpga_latency
Throughput,0.23259281209129082,catapult,LUT,2897,catapult_fpga_latency
Throughput,0.23259281209129082,catapult,FF,1467,catapult_fpga_latency
Throughput,0.23259281209129082,catapult,DSP,0,catapult_fpga_latency
Throughput,0.23259281209129082,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23259281209129082,catapult,CLB,491,catapult_fpga_latency
Throughput,0.23259281209129082,catapult,LUT,2897,catapult_fpga_latency
Throughput,0.23259281209129082,catapult,FF,1467,catapult_fpga_latency
Throughput,0.23259281209129082,catapult,DSP,0,catapult_fpga_latency
Throughput,0.23259281209129082,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.23259281209129082,catapult,CLB,491,catapult_fpga_latency
Throughput,0.23259281209129082,catapult,LUT,2897,catapult_fpga_latency
Throughput,0.23259281209129082,catapult,FF,1467,catapult_fpga_latency
Throughput,0.23259281209129082,catapult,DSP,0,catapult_fpga_latency
Throughput,0.23259281209129082,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,CLB,407,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,FF,1227,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,CLB,407,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,FF,1227,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,CLB,407,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,FF,1227,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,CLB,407,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,FF,1227,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,CLB,407,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,FF,1227,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,CLB,407,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,FF,1227,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,CLB,407,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,FF,1227,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,CLB,407,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,FF,1227,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24583615020588775,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14345753312721357,catapult,CLB,693,catapult_fpga_latency
Throughput,0.14345753312721357,catapult,LUT,4429,catapult_fpga_latency
Throughput,0.14345753312721357,catapult,FF,1380,catapult_fpga_latency
Throughput,0.14345753312721357,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14345753312721357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14345753312721357,catapult,CLB,693,catapult_fpga_latency
Throughput,0.14345753312721357,catapult,LUT,4429,catapult_fpga_latency
Throughput,0.14345753312721357,catapult,FF,1380,catapult_fpga_latency
Throughput,0.14345753312721357,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14345753312721357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14345753312721357,catapult,CLB,693,catapult_fpga_latency
Throughput,0.14345753312721357,catapult,LUT,4429,catapult_fpga_latency
Throughput,0.14345753312721357,catapult,FF,1380,catapult_fpga_latency
Throughput,0.14345753312721357,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14345753312721357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14345753312721357,catapult,CLB,693,catapult_fpga_latency
Throughput,0.14345753312721357,catapult,LUT,4429,catapult_fpga_latency
Throughput,0.14345753312721357,catapult,FF,1380,catapult_fpga_latency
Throughput,0.14345753312721357,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14345753312721357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14345753312721357,catapult,CLB,693,catapult_fpga_latency
Throughput,0.14345753312721357,catapult,LUT,4429,catapult_fpga_latency
Throughput,0.14345753312721357,catapult,FF,1380,catapult_fpga_latency
Throughput,0.14345753312721357,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14345753312721357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14345753312721357,catapult,CLB,693,catapult_fpga_latency
Throughput,0.14345753312721357,catapult,LUT,4429,catapult_fpga_latency
Throughput,0.14345753312721357,catapult,FF,1380,catapult_fpga_latency
Throughput,0.14345753312721357,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14345753312721357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14345753312721357,catapult,CLB,693,catapult_fpga_latency
Throughput,0.14345753312721357,catapult,LUT,4429,catapult_fpga_latency
Throughput,0.14345753312721357,catapult,FF,1380,catapult_fpga_latency
Throughput,0.14345753312721357,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14345753312721357,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,CLB,665,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,LUT,4342,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,FF,1375,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,CLB,665,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,LUT,4342,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,FF,1375,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,CLB,665,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,LUT,4342,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,FF,1375,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,CLB,665,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,LUT,4342,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,FF,1375,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,CLB,665,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,LUT,4342,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,FF,1375,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,CLB,665,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,LUT,4342,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,FF,1375,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,CLB,665,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,LUT,4342,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,FF,1375,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,CLB,665,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,LUT,4342,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,FF,1375,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1462675376605999,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,CLB,720,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,LUT,4408,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,FF,1503,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,CLB,720,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,LUT,4408,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,FF,1503,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,CLB,720,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,LUT,4408,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,FF,1503,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,CLB,720,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,LUT,4408,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,FF,1503,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,CLB,720,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,LUT,4408,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,FF,1503,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,CLB,720,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,LUT,4408,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,FF,1503,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,CLB,720,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,LUT,4408,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,FF,1503,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,CLB,720,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,LUT,4408,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,FF,1503,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14800700428347072,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14574168306867857,catapult,CLB,623,catapult_fpga_latency
Throughput,0.14574168306867857,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.14574168306867857,catapult,FF,1363,catapult_fpga_latency
Throughput,0.14574168306867857,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14574168306867857,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14574168306867857,catapult,CLB,623,catapult_fpga_latency
Throughput,0.14574168306867857,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.14574168306867857,catapult,FF,1363,catapult_fpga_latency
Throughput,0.14574168306867857,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14574168306867857,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14574168306867857,catapult,CLB,623,catapult_fpga_latency
Throughput,0.14574168306867857,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.14574168306867857,catapult,FF,1363,catapult_fpga_latency
Throughput,0.14574168306867857,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14574168306867857,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14574168306867857,catapult,CLB,623,catapult_fpga_latency
Throughput,0.14574168306867857,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.14574168306867857,catapult,FF,1363,catapult_fpga_latency
Throughput,0.14574168306867857,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14574168306867857,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14574168306867857,catapult,CLB,623,catapult_fpga_latency
Throughput,0.14574168306867857,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.14574168306867857,catapult,FF,1363,catapult_fpga_latency
Throughput,0.14574168306867857,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14574168306867857,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14574168306867857,catapult,CLB,623,catapult_fpga_latency
Throughput,0.14574168306867857,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.14574168306867857,catapult,FF,1363,catapult_fpga_latency
Throughput,0.14574168306867857,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14574168306867857,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14495251428108408,catapult,CLB,615,catapult_fpga_latency
Throughput,0.14495251428108408,catapult,LUT,3988,catapult_fpga_latency
Throughput,0.14495251428108408,catapult,FF,1363,catapult_fpga_latency
Throughput,0.14495251428108408,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14495251428108408,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.14574168306867857,catapult,CLB,623,catapult_fpga_latency
Throughput,0.14574168306867857,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.14574168306867857,catapult,FF,1363,catapult_fpga_latency
Throughput,0.14574168306867857,catapult,DSP,0,catapult_fpga_latency
Throughput,0.14574168306867857,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09488993953138604,catapult,CLB,770,catapult_fpga_latency
Throughput,0.09488993953138604,catapult,LUT,4928,catapult_fpga_latency
Throughput,0.09488993953138604,catapult,FF,1450,catapult_fpga_latency
Throughput,0.09488993953138604,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09488993953138604,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09488993953138604,catapult,CLB,770,catapult_fpga_latency
Throughput,0.09488993953138604,catapult,LUT,4928,catapult_fpga_latency
Throughput,0.09488993953138604,catapult,FF,1450,catapult_fpga_latency
Throughput,0.09488993953138604,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09488993953138604,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09488993953138604,catapult,CLB,770,catapult_fpga_latency
Throughput,0.09488993953138604,catapult,LUT,4928,catapult_fpga_latency
Throughput,0.09488993953138604,catapult,FF,1450,catapult_fpga_latency
Throughput,0.09488993953138604,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09488993953138604,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09488993953138604,catapult,CLB,770,catapult_fpga_latency
Throughput,0.09488993953138604,catapult,LUT,4928,catapult_fpga_latency
Throughput,0.09488993953138604,catapult,FF,1450,catapult_fpga_latency
Throughput,0.09488993953138604,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09488993953138604,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09488993953138604,catapult,CLB,770,catapult_fpga_latency
Throughput,0.09488993953138604,catapult,LUT,4928,catapult_fpga_latency
Throughput,0.09488993953138604,catapult,FF,1450,catapult_fpga_latency
Throughput,0.09488993953138604,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09488993953138604,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09663485543860482,catapult,CLB,771,catapult_fpga_latency
Throughput,0.09663485543860482,catapult,LUT,4919,catapult_fpga_latency
Throughput,0.09663485543860482,catapult,FF,1450,catapult_fpga_latency
Throughput,0.09663485543860482,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09663485543860482,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09488993953138604,catapult,CLB,770,catapult_fpga_latency
Throughput,0.09488993953138604,catapult,LUT,4928,catapult_fpga_latency
Throughput,0.09488993953138604,catapult,FF,1450,catapult_fpga_latency
Throughput,0.09488993953138604,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09488993953138604,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09488993953138604,catapult,CLB,770,catapult_fpga_latency
Throughput,0.09488993953138604,catapult,LUT,4928,catapult_fpga_latency
Throughput,0.09488993953138604,catapult,FF,1450,catapult_fpga_latency
Throughput,0.09488993953138604,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09488993953138604,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,CLB,739,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,LUT,4925,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,FF,1458,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,CLB,739,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,LUT,4925,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,FF,1458,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,CLB,739,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,LUT,4925,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,FF,1458,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,CLB,739,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,LUT,4925,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,FF,1458,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,CLB,739,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,LUT,4925,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,FF,1458,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,CLB,739,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,LUT,4925,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,FF,1458,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,CLB,739,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,LUT,4925,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,FF,1458,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,CLB,739,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,LUT,4925,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,FF,1458,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09612979521854244,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,CLB,816,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,LUT,5276,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,FF,1511,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,CLB,816,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,LUT,5276,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,FF,1511,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,CLB,816,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,LUT,5276,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,FF,1511,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,CLB,816,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,LUT,5276,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,FF,1511,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,CLB,816,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,LUT,5276,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,FF,1511,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,CLB,816,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,LUT,5276,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,FF,1511,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,CLB,816,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,LUT,5276,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,FF,1511,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,CLB,816,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,LUT,5276,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,FF,1511,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08914136099425421,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,CLB,752,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,LUT,4862,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,FF,1448,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,CLB,752,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,LUT,4862,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,FF,1448,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,CLB,752,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,LUT,4862,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,FF,1448,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,CLB,752,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,LUT,4862,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,FF,1448,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,CLB,752,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,LUT,4862,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,FF,1448,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,CLB,752,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,LUT,4862,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,FF,1448,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,CLB,752,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,LUT,4862,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,FF,1448,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,CLB,752,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,LUT,4862,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,FF,1448,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09320693851091662,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,CLB,351,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,LUT,2118,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,FF,1291,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,DSP,0,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,CLB,351,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,LUT,2118,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,FF,1291,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,DSP,0,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,CLB,351,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,LUT,2118,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,FF,1291,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,DSP,0,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,CLB,351,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,LUT,2118,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,FF,1291,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,DSP,0,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,CLB,351,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,LUT,2118,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,FF,1291,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,DSP,0,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,CLB,351,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,LUT,2118,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,FF,1291,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,DSP,0,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,CLB,351,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,LUT,2118,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,FF,1291,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,DSP,0,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,CLB,351,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,LUT,2118,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,FF,1291,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,DSP,0,catapult_fpga_latency
Throughput,0.29166415106336374,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,CLB,291,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,LUT,1987,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,FF,1275,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,CLB,291,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,LUT,1987,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,FF,1275,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,CLB,291,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,LUT,1987,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,FF,1275,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,CLB,291,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,LUT,1987,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,FF,1275,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,CLB,291,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,LUT,1987,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,FF,1275,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,CLB,291,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,LUT,1987,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,FF,1275,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,CLB,291,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,LUT,1987,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,FF,1275,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,CLB,291,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,LUT,1987,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,FF,1275,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2908439418661129,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,CLB,392,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,LUT,2409,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,FF,1496,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,CLB,392,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,LUT,2409,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,FF,1496,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,CLB,392,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,LUT,2409,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,FF,1496,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,CLB,392,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,LUT,2409,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,FF,1496,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,CLB,392,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,LUT,2409,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,FF,1496,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,CLB,392,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,LUT,2409,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,FF,1496,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,CLB,392,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,LUT,2409,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,FF,1496,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,CLB,392,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,LUT,2409,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,FF,1496,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3903840598380687,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,CLB,283,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,LUT,1744,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,FF,1267,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,DSP,0,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,CLB,283,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,LUT,1744,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,FF,1267,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,DSP,0,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,CLB,283,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,LUT,1744,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,FF,1267,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,DSP,0,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,CLB,283,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,LUT,1744,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,FF,1267,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,DSP,0,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,CLB,283,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,LUT,1744,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,FF,1267,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,DSP,0,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,CLB,283,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,LUT,1744,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,FF,1267,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,DSP,0,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,CLB,283,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,LUT,1744,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,FF,1267,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,DSP,0,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,CLB,283,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,LUT,1744,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,FF,1267,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,DSP,0,catapult_fpga_latency
Throughput,0.39167778705183737,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,CLB,557,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,LUT,3263,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,FF,1306,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,CLB,557,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,LUT,3263,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,FF,1306,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,CLB,557,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,LUT,3263,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,FF,1306,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,CLB,557,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,LUT,3263,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,FF,1306,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,CLB,557,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,LUT,3263,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,FF,1306,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,CLB,557,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,LUT,3263,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,FF,1306,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,CLB,557,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,LUT,3263,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,FF,1306,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,CLB,557,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,LUT,3263,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,FF,1306,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1718491501286205,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,CLB,449,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,LUT,2831,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,FF,1287,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,CLB,449,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,LUT,2831,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,FF,1287,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,CLB,449,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,LUT,2831,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,FF,1287,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,CLB,449,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,LUT,2831,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,FF,1287,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,CLB,449,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,LUT,2831,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,FF,1287,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,CLB,449,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,LUT,2831,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,FF,1287,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,CLB,449,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,LUT,2831,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,FF,1287,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,CLB,449,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,LUT,2831,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,FF,1287,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1696763576187145,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,CLB,518,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,LUT,3167,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,FF,1519,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,CLB,518,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,LUT,3167,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,FF,1519,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,CLB,518,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,LUT,3167,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,FF,1519,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,CLB,518,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,LUT,3167,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,FF,1519,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,CLB,518,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,LUT,3167,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,FF,1519,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,CLB,518,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,LUT,3167,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,FF,1519,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,CLB,518,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,LUT,3167,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,FF,1519,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,CLB,518,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,LUT,3167,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,FF,1519,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16772757151106943,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,CLB,449,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,LUT,2754,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,FF,1283,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,CLB,449,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,LUT,2754,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,FF,1283,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,CLB,449,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,LUT,2754,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,FF,1283,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,CLB,449,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,LUT,2754,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,FF,1283,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,CLB,449,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,LUT,2754,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,FF,1283,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,CLB,449,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,LUT,2754,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,FF,1283,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,CLB,449,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,LUT,2754,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,FF,1283,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,CLB,449,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,LUT,2754,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,FF,1283,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17615759763314653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10882587652986057,catapult,CLB,821,catapult_fpga_latency
Throughput,0.10882587652986057,catapult,LUT,4777,catapult_fpga_latency
Throughput,0.10882587652986057,catapult,FF,1443,catapult_fpga_latency
Throughput,0.10882587652986057,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10882587652986057,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10892613751293088,catapult,CLB,817,catapult_fpga_latency
Throughput,0.10892613751293088,catapult,LUT,4777,catapult_fpga_latency
Throughput,0.10892613751293088,catapult,FF,1443,catapult_fpga_latency
Throughput,0.10892613751293088,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10892613751293088,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10882587652986057,catapult,CLB,821,catapult_fpga_latency
Throughput,0.10882587652986057,catapult,LUT,4777,catapult_fpga_latency
Throughput,0.10882587652986057,catapult,FF,1443,catapult_fpga_latency
Throughput,0.10882587652986057,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10882587652986057,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10882587652986057,catapult,CLB,821,catapult_fpga_latency
Throughput,0.10882587652986057,catapult,LUT,4777,catapult_fpga_latency
Throughput,0.10882587652986057,catapult,FF,1443,catapult_fpga_latency
Throughput,0.10882587652986057,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10882587652986057,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10892613751293088,catapult,CLB,817,catapult_fpga_latency
Throughput,0.10892613751293088,catapult,LUT,4777,catapult_fpga_latency
Throughput,0.10892613751293088,catapult,FF,1443,catapult_fpga_latency
Throughput,0.10892613751293088,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10892613751293088,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10882587652986057,catapult,CLB,821,catapult_fpga_latency
Throughput,0.10882587652986057,catapult,LUT,4777,catapult_fpga_latency
Throughput,0.10882587652986057,catapult,FF,1443,catapult_fpga_latency
Throughput,0.10882587652986057,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10882587652986057,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10882587652986057,catapult,CLB,821,catapult_fpga_latency
Throughput,0.10882587652986057,catapult,LUT,4777,catapult_fpga_latency
Throughput,0.10882587652986057,catapult,FF,1443,catapult_fpga_latency
Throughput,0.10882587652986057,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10882587652986057,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10882587652986057,catapult,CLB,821,catapult_fpga_latency
Throughput,0.10882587652986057,catapult,LUT,4777,catapult_fpga_latency
Throughput,0.10882587652986057,catapult,FF,1443,catapult_fpga_latency
Throughput,0.10882587652986057,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10882587652986057,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10737633547975049,catapult,CLB,682,catapult_fpga_latency
Throughput,0.10737633547975049,catapult,LUT,4337,catapult_fpga_latency
Throughput,0.10737633547975049,catapult,FF,1429,catapult_fpga_latency
Throughput,0.10737633547975049,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10737633547975049,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10737633547975049,catapult,CLB,682,catapult_fpga_latency
Throughput,0.10737633547975049,catapult,LUT,4337,catapult_fpga_latency
Throughput,0.10737633547975049,catapult,FF,1429,catapult_fpga_latency
Throughput,0.10737633547975049,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10737633547975049,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10737633547975049,catapult,CLB,682,catapult_fpga_latency
Throughput,0.10737633547975049,catapult,LUT,4337,catapult_fpga_latency
Throughput,0.10737633547975049,catapult,FF,1429,catapult_fpga_latency
Throughput,0.10737633547975049,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10737633547975049,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10737633547975049,catapult,CLB,682,catapult_fpga_latency
Throughput,0.10737633547975049,catapult,LUT,4337,catapult_fpga_latency
Throughput,0.10737633547975049,catapult,FF,1429,catapult_fpga_latency
Throughput,0.10737633547975049,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10737633547975049,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10737633547975049,catapult,CLB,682,catapult_fpga_latency
Throughput,0.10737633547975049,catapult,LUT,4337,catapult_fpga_latency
Throughput,0.10737633547975049,catapult,FF,1429,catapult_fpga_latency
Throughput,0.10737633547975049,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10737633547975049,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1067087355185575,catapult,CLB,683,catapult_fpga_latency
Throughput,0.1067087355185575,catapult,LUT,4331,catapult_fpga_latency
Throughput,0.1067087355185575,catapult,FF,1429,catapult_fpga_latency
Throughput,0.1067087355185575,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1067087355185575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10737633547975049,catapult,CLB,682,catapult_fpga_latency
Throughput,0.10737633547975049,catapult,LUT,4337,catapult_fpga_latency
Throughput,0.10737633547975049,catapult,FF,1429,catapult_fpga_latency
Throughput,0.10737633547975049,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10737633547975049,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10737633547975049,catapult,CLB,682,catapult_fpga_latency
Throughput,0.10737633547975049,catapult,LUT,4337,catapult_fpga_latency
Throughput,0.10737633547975049,catapult,FF,1429,catapult_fpga_latency
Throughput,0.10737633547975049,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10737633547975049,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10746308562411497,catapult,CLB,732,catapult_fpga_latency
Throughput,0.10746308562411497,catapult,LUT,4610,catapult_fpga_latency
Throughput,0.10746308562411497,catapult,FF,1564,catapult_fpga_latency
Throughput,0.10746308562411497,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10746308562411497,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10746308562411497,catapult,CLB,732,catapult_fpga_latency
Throughput,0.10746308562411497,catapult,LUT,4610,catapult_fpga_latency
Throughput,0.10746308562411497,catapult,FF,1564,catapult_fpga_latency
Throughput,0.10746308562411497,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10746308562411497,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10662319852109359,catapult,CLB,735,catapult_fpga_latency
Throughput,0.10662319852109359,catapult,LUT,4629,catapult_fpga_latency
Throughput,0.10662319852109359,catapult,FF,1567,catapult_fpga_latency
Throughput,0.10662319852109359,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10662319852109359,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10746308562411497,catapult,CLB,732,catapult_fpga_latency
Throughput,0.10746308562411497,catapult,LUT,4610,catapult_fpga_latency
Throughput,0.10746308562411497,catapult,FF,1564,catapult_fpga_latency
Throughput,0.10746308562411497,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10746308562411497,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10746308562411497,catapult,CLB,732,catapult_fpga_latency
Throughput,0.10746308562411497,catapult,LUT,4610,catapult_fpga_latency
Throughput,0.10746308562411497,catapult,FF,1564,catapult_fpga_latency
Throughput,0.10746308562411497,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10746308562411497,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10746308562411497,catapult,CLB,732,catapult_fpga_latency
Throughput,0.10746308562411497,catapult,LUT,4610,catapult_fpga_latency
Throughput,0.10746308562411497,catapult,FF,1564,catapult_fpga_latency
Throughput,0.10746308562411497,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10746308562411497,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10746308562411497,catapult,CLB,732,catapult_fpga_latency
Throughput,0.10746308562411497,catapult,LUT,4610,catapult_fpga_latency
Throughput,0.10746308562411497,catapult,FF,1564,catapult_fpga_latency
Throughput,0.10746308562411497,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10746308562411497,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10746308562411497,catapult,CLB,732,catapult_fpga_latency
Throughput,0.10746308562411497,catapult,LUT,4610,catapult_fpga_latency
Throughput,0.10746308562411497,catapult,FF,1564,catapult_fpga_latency
Throughput,0.10746308562411497,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10746308562411497,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,CLB,618,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,LUT,3927,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,FF,1419,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,CLB,618,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,LUT,3927,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,FF,1419,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,CLB,618,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,LUT,3927,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,FF,1419,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,CLB,618,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,LUT,3927,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,FF,1419,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,CLB,618,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,LUT,3927,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,FF,1419,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,CLB,618,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,LUT,3927,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,FF,1419,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,CLB,618,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,LUT,3927,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,FF,1419,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,CLB,618,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,LUT,3927,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,FF,1419,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11030367594721352,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06978747411146413,catapult,CLB,893,catapult_fpga_latency
Throughput,0.06978747411146413,catapult,LUT,5648,catapult_fpga_latency
Throughput,0.06978747411146413,catapult,FF,1481,catapult_fpga_latency
Throughput,0.06978747411146413,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06978747411146413,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06978747411146413,catapult,CLB,893,catapult_fpga_latency
Throughput,0.06978747411146413,catapult,LUT,5648,catapult_fpga_latency
Throughput,0.06978747411146413,catapult,FF,1481,catapult_fpga_latency
Throughput,0.06978747411146413,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06978747411146413,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06978747411146413,catapult,CLB,893,catapult_fpga_latency
Throughput,0.06978747411146413,catapult,LUT,5648,catapult_fpga_latency
Throughput,0.06978747411146413,catapult,FF,1481,catapult_fpga_latency
Throughput,0.06978747411146413,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06978747411146413,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06978747411146413,catapult,CLB,893,catapult_fpga_latency
Throughput,0.06978747411146413,catapult,LUT,5648,catapult_fpga_latency
Throughput,0.06978747411146413,catapult,FF,1481,catapult_fpga_latency
Throughput,0.06978747411146413,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06978747411146413,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06978747411146413,catapult,CLB,893,catapult_fpga_latency
Throughput,0.06978747411146413,catapult,LUT,5648,catapult_fpga_latency
Throughput,0.06978747411146413,catapult,FF,1481,catapult_fpga_latency
Throughput,0.06978747411146413,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06978747411146413,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06978747411146413,catapult,CLB,893,catapult_fpga_latency
Throughput,0.06978747411146413,catapult,LUT,5648,catapult_fpga_latency
Throughput,0.06978747411146413,catapult,FF,1481,catapult_fpga_latency
Throughput,0.06978747411146413,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06978747411146413,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07056090415049117,catapult,CLB,893,catapult_fpga_latency
Throughput,0.07056090415049117,catapult,LUT,5648,catapult_fpga_latency
Throughput,0.07056090415049117,catapult,FF,1481,catapult_fpga_latency
Throughput,0.07056090415049117,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07056090415049117,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06978747411146413,catapult,CLB,893,catapult_fpga_latency
Throughput,0.06978747411146413,catapult,LUT,5648,catapult_fpga_latency
Throughput,0.06978747411146413,catapult,FF,1481,catapult_fpga_latency
Throughput,0.06978747411146413,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06978747411146413,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,CLB,995,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,LUT,6532,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,FF,1468,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,CLB,995,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,LUT,6532,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,FF,1468,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,CLB,995,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,LUT,6532,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,FF,1468,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,CLB,995,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,LUT,6532,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,FF,1468,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,CLB,995,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,LUT,6532,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,FF,1468,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,CLB,995,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,LUT,6532,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,FF,1468,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,CLB,995,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,LUT,6532,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,FF,1468,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,CLB,995,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,LUT,6532,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,FF,1468,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06032649301283477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,CLB,793,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,LUT,5478,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,FF,1559,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,CLB,793,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,LUT,5478,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,FF,1559,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,CLB,793,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,LUT,5478,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,FF,1559,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,CLB,793,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,LUT,5478,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,FF,1559,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,CLB,793,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,LUT,5478,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,FF,1559,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,CLB,793,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,LUT,5478,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,FF,1559,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,CLB,793,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,LUT,5478,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,FF,1559,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,CLB,793,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,LUT,5478,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,FF,1559,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06589804504882617,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,CLB,675,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,LUT,4636,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,FF,1449,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,CLB,675,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,LUT,4636,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,FF,1449,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,CLB,675,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,LUT,4636,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,FF,1449,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,CLB,675,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,LUT,4636,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,FF,1449,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,CLB,675,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,LUT,4636,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,FF,1449,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,CLB,675,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,LUT,4636,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,FF,1449,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,CLB,675,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,LUT,4636,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,FF,1449,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,CLB,675,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,LUT,4636,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,FF,1449,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06903081563222149,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,CLB,333,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,LUT,2006,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,FF,1241,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,CLB,333,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,LUT,2006,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,FF,1241,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,CLB,333,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,LUT,2006,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,FF,1241,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,CLB,333,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,LUT,2006,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,FF,1241,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,CLB,333,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,LUT,2006,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,FF,1241,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,CLB,333,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,LUT,2006,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,FF,1241,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,CLB,333,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,LUT,2006,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,FF,1241,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,CLB,333,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,LUT,2006,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,FF,1241,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,DSP,0,catapult_fpga_latency
Throughput,1.3577179476735504,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,CLB,297,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,LUT,1936,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,FF,1225,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,CLB,297,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,LUT,1936,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,FF,1225,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,CLB,297,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,LUT,1936,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,FF,1225,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,CLB,297,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,LUT,1936,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,FF,1225,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,CLB,297,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,LUT,1936,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,FF,1225,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,CLB,297,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,LUT,1936,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,FF,1225,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,CLB,297,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,LUT,1936,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,FF,1225,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,CLB,297,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,LUT,1936,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,FF,1225,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,DSP,0,catapult_fpga_latency
Throughput,1.4222970666545296,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,CLB,448,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,LUT,2725,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,FF,1454,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,CLB,448,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,LUT,2725,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,FF,1454,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,CLB,448,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,LUT,2725,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,FF,1454,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,CLB,448,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,LUT,2725,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,FF,1454,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,CLB,448,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,LUT,2725,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,FF,1454,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,CLB,448,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,LUT,2725,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,FF,1454,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,CLB,448,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,LUT,2725,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,FF,1454,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,CLB,448,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,LUT,2725,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,FF,1454,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6781001221656888,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,CLB,251,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,LUT,1616,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,FF,1221,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,CLB,251,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,LUT,1616,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,FF,1221,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,CLB,251,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,LUT,1616,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,FF,1221,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,CLB,251,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,LUT,1616,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,FF,1221,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,CLB,251,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,LUT,1616,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,FF,1221,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,CLB,251,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,LUT,1616,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,FF,1221,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,CLB,251,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,LUT,1616,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,FF,1221,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,CLB,251,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,LUT,1616,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,FF,1221,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5795767050345848,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,CLB,483,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,LUT,2836,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,FF,1254,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,CLB,483,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,LUT,2836,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,FF,1254,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,CLB,483,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,LUT,2836,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,FF,1254,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,CLB,483,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,LUT,2836,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,FF,1254,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,CLB,483,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,LUT,2836,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,FF,1254,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,CLB,483,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,LUT,2836,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,FF,1254,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,CLB,483,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,LUT,2836,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,FF,1254,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,CLB,483,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,LUT,2836,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,FF,1254,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7343028088551045,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,CLB,493,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,LUT,2773,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,FF,1243,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,CLB,493,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,LUT,2773,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,FF,1243,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,CLB,493,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,LUT,2773,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,FF,1243,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,CLB,493,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,LUT,2773,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,FF,1243,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,CLB,493,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,LUT,2773,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,FF,1243,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,CLB,493,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,LUT,2773,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,FF,1243,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,CLB,493,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,LUT,2773,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,FF,1243,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,CLB,493,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,LUT,2773,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,FF,1243,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7286457608482603,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,CLB,633,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,LUT,3708,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,FF,1473,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,CLB,633,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,LUT,3708,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,FF,1473,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,CLB,633,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,LUT,3708,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,FF,1473,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,CLB,633,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,LUT,3708,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,FF,1473,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,CLB,633,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,LUT,3708,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,FF,1473,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,CLB,633,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,LUT,3708,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,FF,1473,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,CLB,633,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,LUT,3708,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,FF,1473,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,CLB,633,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,LUT,3708,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,FF,1473,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6838210002796827,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7357539638744803,catapult,CLB,407,catapult_fpga_latency
Throughput,0.7357539638744803,catapult,LUT,2574,catapult_fpga_latency
Throughput,0.7357539638744803,catapult,FF,1231,catapult_fpga_latency
Throughput,0.7357539638744803,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7357539638744803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7278444159776406,catapult,CLB,414,catapult_fpga_latency
Throughput,0.7278444159776406,catapult,LUT,2573,catapult_fpga_latency
Throughput,0.7278444159776406,catapult,FF,1231,catapult_fpga_latency
Throughput,0.7278444159776406,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7278444159776406,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7357539638744803,catapult,CLB,407,catapult_fpga_latency
Throughput,0.7357539638744803,catapult,LUT,2574,catapult_fpga_latency
Throughput,0.7357539638744803,catapult,FF,1231,catapult_fpga_latency
Throughput,0.7357539638744803,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7357539638744803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7357539638744803,catapult,CLB,407,catapult_fpga_latency
Throughput,0.7357539638744803,catapult,LUT,2574,catapult_fpga_latency
Throughput,0.7357539638744803,catapult,FF,1231,catapult_fpga_latency
Throughput,0.7357539638744803,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7357539638744803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7357539638744803,catapult,CLB,407,catapult_fpga_latency
Throughput,0.7357539638744803,catapult,LUT,2574,catapult_fpga_latency
Throughput,0.7357539638744803,catapult,FF,1231,catapult_fpga_latency
Throughput,0.7357539638744803,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7357539638744803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7357539638744803,catapult,CLB,407,catapult_fpga_latency
Throughput,0.7357539638744803,catapult,LUT,2574,catapult_fpga_latency
Throughput,0.7357539638744803,catapult,FF,1231,catapult_fpga_latency
Throughput,0.7357539638744803,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7357539638744803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7357539638744803,catapult,CLB,407,catapult_fpga_latency
Throughput,0.7357539638744803,catapult,LUT,2574,catapult_fpga_latency
Throughput,0.7357539638744803,catapult,FF,1231,catapult_fpga_latency
Throughput,0.7357539638744803,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7357539638744803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7357539638744803,catapult,CLB,407,catapult_fpga_latency
Throughput,0.7357539638744803,catapult,LUT,2574,catapult_fpga_latency
Throughput,0.7357539638744803,catapult,FF,1231,catapult_fpga_latency
Throughput,0.7357539638744803,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7357539638744803,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,CLB,679,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,LUT,4182,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,FF,1385,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,DSP,0,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,CLB,679,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,LUT,4182,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,FF,1385,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,DSP,0,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,CLB,679,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,LUT,4182,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,FF,1385,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,DSP,0,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,CLB,679,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,LUT,4182,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,FF,1385,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,DSP,0,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,CLB,679,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,LUT,4182,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,FF,1385,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,DSP,0,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,CLB,679,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,LUT,4182,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,FF,1385,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,DSP,0,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,CLB,679,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,LUT,4182,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,FF,1385,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,DSP,0,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,CLB,679,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,LUT,4182,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,FF,1385,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,DSP,0,catapult_fpga_latency
Throughput,0.43672127138296524,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.43699035999265856,catapult,CLB,624,catapult_fpga_latency
Throughput,0.43699035999265856,catapult,LUT,4052,catapult_fpga_latency
Throughput,0.43699035999265856,catapult,FF,1370,catapult_fpga_latency
Throughput,0.43699035999265856,catapult,DSP,0,catapult_fpga_latency
Throughput,0.43699035999265856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.43856629170710615,catapult,CLB,626,catapult_fpga_latency
Throughput,0.43856629170710615,catapult,LUT,4048,catapult_fpga_latency
Throughput,0.43856629170710615,catapult,FF,1370,catapult_fpga_latency
Throughput,0.43856629170710615,catapult,DSP,0,catapult_fpga_latency
Throughput,0.43856629170710615,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.43699035999265856,catapult,CLB,624,catapult_fpga_latency
Throughput,0.43699035999265856,catapult,LUT,4052,catapult_fpga_latency
Throughput,0.43699035999265856,catapult,FF,1370,catapult_fpga_latency
Throughput,0.43699035999265856,catapult,DSP,0,catapult_fpga_latency
Throughput,0.43699035999265856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.43699035999265856,catapult,CLB,624,catapult_fpga_latency
Throughput,0.43699035999265856,catapult,LUT,4052,catapult_fpga_latency
Throughput,0.43699035999265856,catapult,FF,1370,catapult_fpga_latency
Throughput,0.43699035999265856,catapult,DSP,0,catapult_fpga_latency
Throughput,0.43699035999265856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.43699035999265856,catapult,CLB,624,catapult_fpga_latency
Throughput,0.43699035999265856,catapult,LUT,4052,catapult_fpga_latency
Throughput,0.43699035999265856,catapult,FF,1370,catapult_fpga_latency
Throughput,0.43699035999265856,catapult,DSP,0,catapult_fpga_latency
Throughput,0.43699035999265856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.43699035999265856,catapult,CLB,624,catapult_fpga_latency
Throughput,0.43699035999265856,catapult,LUT,4052,catapult_fpga_latency
Throughput,0.43699035999265856,catapult,FF,1370,catapult_fpga_latency
Throughput,0.43699035999265856,catapult,DSP,0,catapult_fpga_latency
Throughput,0.43699035999265856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.43699035999265856,catapult,CLB,624,catapult_fpga_latency
Throughput,0.43699035999265856,catapult,LUT,4052,catapult_fpga_latency
Throughput,0.43699035999265856,catapult,FF,1370,catapult_fpga_latency
Throughput,0.43699035999265856,catapult,DSP,0,catapult_fpga_latency
Throughput,0.43699035999265856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.43699035999265856,catapult,CLB,624,catapult_fpga_latency
Throughput,0.43699035999265856,catapult,LUT,4052,catapult_fpga_latency
Throughput,0.43699035999265856,catapult,FF,1370,catapult_fpga_latency
Throughput,0.43699035999265856,catapult,DSP,0,catapult_fpga_latency
Throughput,0.43699035999265856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.43193484349272876,catapult,CLB,809,catapult_fpga_latency
Throughput,0.43193484349272876,catapult,LUT,5219,catapult_fpga_latency
Throughput,0.43193484349272876,catapult,FF,1522,catapult_fpga_latency
Throughput,0.43193484349272876,catapult,DSP,0,catapult_fpga_latency
Throughput,0.43193484349272876,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.43193484349272876,catapult,CLB,809,catapult_fpga_latency
Throughput,0.43193484349272876,catapult,LUT,5219,catapult_fpga_latency
Throughput,0.43193484349272876,catapult,FF,1522,catapult_fpga_latency
Throughput,0.43193484349272876,catapult,DSP,0,catapult_fpga_latency
Throughput,0.43193484349272876,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.43193484349272876,catapult,CLB,809,catapult_fpga_latency
Throughput,0.43193484349272876,catapult,LUT,5219,catapult_fpga_latency
Throughput,0.43193484349272876,catapult,FF,1522,catapult_fpga_latency
Throughput,0.43193484349272876,catapult,DSP,0,catapult_fpga_latency
Throughput,0.43193484349272876,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.43193484349272876,catapult,CLB,809,catapult_fpga_latency
Throughput,0.43193484349272876,catapult,LUT,5219,catapult_fpga_latency
Throughput,0.43193484349272876,catapult,FF,1522,catapult_fpga_latency
Throughput,0.43193484349272876,catapult,DSP,0,catapult_fpga_latency
Throughput,0.43193484349272876,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.43232960809321025,catapult,CLB,819,catapult_fpga_latency
Throughput,0.43232960809321025,catapult,LUT,5222,catapult_fpga_latency
Throughput,0.43232960809321025,catapult,FF,1522,catapult_fpga_latency
Throughput,0.43232960809321025,catapult,DSP,0,catapult_fpga_latency
Throughput,0.43232960809321025,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.43193484349272876,catapult,CLB,809,catapult_fpga_latency
Throughput,0.43193484349272876,catapult,LUT,5219,catapult_fpga_latency
Throughput,0.43193484349272876,catapult,FF,1522,catapult_fpga_latency
Throughput,0.43193484349272876,catapult,DSP,0,catapult_fpga_latency
Throughput,0.43193484349272876,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.43193484349272876,catapult,CLB,809,catapult_fpga_latency
Throughput,0.43193484349272876,catapult,LUT,5219,catapult_fpga_latency
Throughput,0.43193484349272876,catapult,FF,1522,catapult_fpga_latency
Throughput,0.43193484349272876,catapult,DSP,0,catapult_fpga_latency
Throughput,0.43193484349272876,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.43193484349272876,catapult,CLB,809,catapult_fpga_latency
Throughput,0.43193484349272876,catapult,LUT,5219,catapult_fpga_latency
Throughput,0.43193484349272876,catapult,FF,1522,catapult_fpga_latency
Throughput,0.43193484349272876,catapult,DSP,0,catapult_fpga_latency
Throughput,0.43193484349272876,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,CLB,606,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,LUT,3812,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,FF,1366,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,CLB,606,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,LUT,3812,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,FF,1366,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,CLB,606,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,LUT,3812,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,FF,1366,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,CLB,606,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,LUT,3812,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,FF,1366,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,CLB,606,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,LUT,3812,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,FF,1366,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,CLB,606,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,LUT,3812,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,FF,1366,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,CLB,606,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,LUT,3812,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,FF,1366,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,CLB,606,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,LUT,3812,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,FF,1366,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4401991637096288,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,CLB,732,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,LUT,4834,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,FF,1440,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,CLB,732,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,LUT,4834,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,FF,1440,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,CLB,732,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,LUT,4834,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,FF,1440,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,CLB,732,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,LUT,4834,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,FF,1440,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,CLB,732,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,LUT,4834,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,FF,1440,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,CLB,732,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,LUT,4834,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,FF,1440,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,CLB,732,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,LUT,4834,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,FF,1440,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,CLB,732,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,LUT,4834,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,FF,1440,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2834459889416382,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,CLB,707,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,LUT,4791,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,FF,1427,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,CLB,707,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,LUT,4791,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,FF,1427,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,CLB,707,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,LUT,4791,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,FF,1427,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,CLB,707,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,LUT,4791,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,FF,1427,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,CLB,707,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,LUT,4791,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,FF,1427,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,CLB,707,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,LUT,4791,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,FF,1427,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,CLB,707,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,LUT,4791,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,FF,1427,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,CLB,707,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,LUT,4791,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,FF,1427,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27497093557211005,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,CLB,808,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,LUT,5412,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,FF,1497,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,DSP,0,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,CLB,808,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,LUT,5412,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,FF,1497,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,DSP,0,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,CLB,808,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,LUT,5412,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,FF,1497,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,DSP,0,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,CLB,808,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,LUT,5412,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,FF,1497,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,DSP,0,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,CLB,808,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,LUT,5412,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,FF,1497,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,DSP,0,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,CLB,808,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,LUT,5412,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,FF,1497,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,DSP,0,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,CLB,808,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,LUT,5412,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,FF,1497,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,DSP,0,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,CLB,808,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,LUT,5412,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,FF,1497,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,DSP,0,catapult_fpga_latency
Throughput,0.28589374530240835,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,CLB,697,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,LUT,4696,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,FF,1420,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,CLB,697,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,LUT,4696,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,FF,1420,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,CLB,697,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,LUT,4696,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,FF,1420,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,CLB,697,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,LUT,4696,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,FF,1420,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,CLB,697,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,LUT,4696,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,FF,1420,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,CLB,697,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,LUT,4696,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,FF,1420,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,CLB,697,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,LUT,4696,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,FF,1420,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,CLB,697,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,LUT,4696,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,FF,1420,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27657896163407275,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.754525075509097,catapult,CLB,354,catapult_fpga_latency
Throughput,0.754525075509097,catapult,LUT,2124,catapult_fpga_latency
Throughput,0.754525075509097,catapult,FF,1283,catapult_fpga_latency
Throughput,0.754525075509097,catapult,DSP,0,catapult_fpga_latency
Throughput,0.754525075509097,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.754525075509097,catapult,CLB,354,catapult_fpga_latency
Throughput,0.754525075509097,catapult,LUT,2124,catapult_fpga_latency
Throughput,0.754525075509097,catapult,FF,1283,catapult_fpga_latency
Throughput,0.754525075509097,catapult,DSP,0,catapult_fpga_latency
Throughput,0.754525075509097,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.754525075509097,catapult,CLB,354,catapult_fpga_latency
Throughput,0.754525075509097,catapult,LUT,2124,catapult_fpga_latency
Throughput,0.754525075509097,catapult,FF,1283,catapult_fpga_latency
Throughput,0.754525075509097,catapult,DSP,0,catapult_fpga_latency
Throughput,0.754525075509097,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.754525075509097,catapult,CLB,354,catapult_fpga_latency
Throughput,0.754525075509097,catapult,LUT,2124,catapult_fpga_latency
Throughput,0.754525075509097,catapult,FF,1283,catapult_fpga_latency
Throughput,0.754525075509097,catapult,DSP,0,catapult_fpga_latency
Throughput,0.754525075509097,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.754525075509097,catapult,CLB,354,catapult_fpga_latency
Throughput,0.754525075509097,catapult,LUT,2124,catapult_fpga_latency
Throughput,0.754525075509097,catapult,FF,1283,catapult_fpga_latency
Throughput,0.754525075509097,catapult,DSP,0,catapult_fpga_latency
Throughput,0.754525075509097,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.754525075509097,catapult,CLB,354,catapult_fpga_latency
Throughput,0.754525075509097,catapult,LUT,2124,catapult_fpga_latency
Throughput,0.754525075509097,catapult,FF,1283,catapult_fpga_latency
Throughput,0.754525075509097,catapult,DSP,0,catapult_fpga_latency
Throughput,0.754525075509097,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.754525075509097,catapult,CLB,354,catapult_fpga_latency
Throughput,0.754525075509097,catapult,LUT,2124,catapult_fpga_latency
Throughput,0.754525075509097,catapult,FF,1283,catapult_fpga_latency
Throughput,0.754525075509097,catapult,DSP,0,catapult_fpga_latency
Throughput,0.754525075509097,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.754525075509097,catapult,CLB,354,catapult_fpga_latency
Throughput,0.754525075509097,catapult,LUT,2124,catapult_fpga_latency
Throughput,0.754525075509097,catapult,FF,1283,catapult_fpga_latency
Throughput,0.754525075509097,catapult,DSP,0,catapult_fpga_latency
Throughput,0.754525075509097,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,CLB,379,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,LUT,2195,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,FF,1270,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,CLB,379,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,LUT,2195,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,FF,1270,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,CLB,379,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,LUT,2195,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,FF,1270,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,CLB,379,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,LUT,2195,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,FF,1270,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,CLB,379,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,LUT,2195,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,FF,1270,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,CLB,379,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,LUT,2195,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,FF,1270,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,CLB,379,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,LUT,2195,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,FF,1270,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,CLB,379,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,LUT,2195,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,FF,1270,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7416736013148391,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,CLB,429,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,LUT,2669,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,FF,1489,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,CLB,429,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,LUT,2669,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,FF,1489,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,CLB,429,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,LUT,2669,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,FF,1489,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,CLB,429,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,LUT,2669,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,FF,1489,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,CLB,429,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,LUT,2669,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,FF,1489,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,CLB,429,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,LUT,2669,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,FF,1489,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,CLB,429,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,LUT,2669,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,FF,1489,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,CLB,429,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,LUT,2669,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,FF,1489,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7536090336622083,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,CLB,316,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,LUT,2014,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,FF,1261,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,CLB,316,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,LUT,2014,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,FF,1261,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,CLB,316,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,LUT,2014,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,FF,1261,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,CLB,316,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,LUT,2014,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,FF,1261,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,CLB,316,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,LUT,2014,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,FF,1261,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,CLB,316,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,LUT,2014,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,FF,1261,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,CLB,316,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,LUT,2014,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,FF,1261,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,CLB,316,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,LUT,2014,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,FF,1261,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7613531071962335,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.337579635035905,catapult,CLB,537,catapult_fpga_latency
Throughput,0.337579635035905,catapult,LUT,3222,catapult_fpga_latency
Throughput,0.337579635035905,catapult,FF,1309,catapult_fpga_latency
Throughput,0.337579635035905,catapult,DSP,0,catapult_fpga_latency
Throughput,0.337579635035905,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.337579635035905,catapult,CLB,537,catapult_fpga_latency
Throughput,0.337579635035905,catapult,LUT,3222,catapult_fpga_latency
Throughput,0.337579635035905,catapult,FF,1309,catapult_fpga_latency
Throughput,0.337579635035905,catapult,DSP,0,catapult_fpga_latency
Throughput,0.337579635035905,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.337579635035905,catapult,CLB,537,catapult_fpga_latency
Throughput,0.337579635035905,catapult,LUT,3222,catapult_fpga_latency
Throughput,0.337579635035905,catapult,FF,1309,catapult_fpga_latency
Throughput,0.337579635035905,catapult,DSP,0,catapult_fpga_latency
Throughput,0.337579635035905,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.337579635035905,catapult,CLB,537,catapult_fpga_latency
Throughput,0.337579635035905,catapult,LUT,3222,catapult_fpga_latency
Throughput,0.337579635035905,catapult,FF,1309,catapult_fpga_latency
Throughput,0.337579635035905,catapult,DSP,0,catapult_fpga_latency
Throughput,0.337579635035905,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.337579635035905,catapult,CLB,537,catapult_fpga_latency
Throughput,0.337579635035905,catapult,LUT,3222,catapult_fpga_latency
Throughput,0.337579635035905,catapult,FF,1309,catapult_fpga_latency
Throughput,0.337579635035905,catapult,DSP,0,catapult_fpga_latency
Throughput,0.337579635035905,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.337579635035905,catapult,CLB,537,catapult_fpga_latency
Throughput,0.337579635035905,catapult,LUT,3222,catapult_fpga_latency
Throughput,0.337579635035905,catapult,FF,1309,catapult_fpga_latency
Throughput,0.337579635035905,catapult,DSP,0,catapult_fpga_latency
Throughput,0.337579635035905,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.337579635035905,catapult,CLB,537,catapult_fpga_latency
Throughput,0.337579635035905,catapult,LUT,3222,catapult_fpga_latency
Throughput,0.337579635035905,catapult,FF,1309,catapult_fpga_latency
Throughput,0.337579635035905,catapult,DSP,0,catapult_fpga_latency
Throughput,0.337579635035905,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.337579635035905,catapult,CLB,537,catapult_fpga_latency
Throughput,0.337579635035905,catapult,LUT,3222,catapult_fpga_latency
Throughput,0.337579635035905,catapult,FF,1309,catapult_fpga_latency
Throughput,0.337579635035905,catapult,DSP,0,catapult_fpga_latency
Throughput,0.337579635035905,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3362841143419794,catapult,CLB,543,catapult_fpga_latency
Throughput,0.3362841143419794,catapult,LUT,3074,catapult_fpga_latency
Throughput,0.3362841143419794,catapult,FF,1297,catapult_fpga_latency
Throughput,0.3362841143419794,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3362841143419794,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3380776902532202,catapult,CLB,549,catapult_fpga_latency
Throughput,0.3380776902532202,catapult,LUT,3074,catapult_fpga_latency
Throughput,0.3380776902532202,catapult,FF,1297,catapult_fpga_latency
Throughput,0.3380776902532202,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3380776902532202,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3380776902532202,catapult,CLB,549,catapult_fpga_latency
Throughput,0.3380776902532202,catapult,LUT,3074,catapult_fpga_latency
Throughput,0.3380776902532202,catapult,FF,1297,catapult_fpga_latency
Throughput,0.3380776902532202,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3380776902532202,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3380776902532202,catapult,CLB,549,catapult_fpga_latency
Throughput,0.3380776902532202,catapult,LUT,3074,catapult_fpga_latency
Throughput,0.3380776902532202,catapult,FF,1297,catapult_fpga_latency
Throughput,0.3380776902532202,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3380776902532202,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3380776902532202,catapult,CLB,549,catapult_fpga_latency
Throughput,0.3380776902532202,catapult,LUT,3074,catapult_fpga_latency
Throughput,0.3380776902532202,catapult,FF,1297,catapult_fpga_latency
Throughput,0.3380776902532202,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3380776902532202,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3380776902532202,catapult,CLB,549,catapult_fpga_latency
Throughput,0.3380776902532202,catapult,LUT,3074,catapult_fpga_latency
Throughput,0.3380776902532202,catapult,FF,1297,catapult_fpga_latency
Throughput,0.3380776902532202,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3380776902532202,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3380776902532202,catapult,CLB,549,catapult_fpga_latency
Throughput,0.3380776902532202,catapult,LUT,3074,catapult_fpga_latency
Throughput,0.3380776902532202,catapult,FF,1297,catapult_fpga_latency
Throughput,0.3380776902532202,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3380776902532202,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3380776902532202,catapult,CLB,549,catapult_fpga_latency
Throughput,0.3380776902532202,catapult,LUT,3074,catapult_fpga_latency
Throughput,0.3380776902532202,catapult,FF,1297,catapult_fpga_latency
Throughput,0.3380776902532202,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3380776902532202,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3394258001623813,catapult,CLB,616,catapult_fpga_latency
Throughput,0.3394258001623813,catapult,LUT,3723,catapult_fpga_latency
Throughput,0.3394258001623813,catapult,FF,1513,catapult_fpga_latency
Throughput,0.3394258001623813,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3394258001623813,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35348129589070926,catapult,CLB,611,catapult_fpga_latency
Throughput,0.35348129589070926,catapult,LUT,3722,catapult_fpga_latency
Throughput,0.35348129589070926,catapult,FF,1513,catapult_fpga_latency
Throughput,0.35348129589070926,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35348129589070926,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35348129589070926,catapult,CLB,611,catapult_fpga_latency
Throughput,0.35348129589070926,catapult,LUT,3722,catapult_fpga_latency
Throughput,0.35348129589070926,catapult,FF,1513,catapult_fpga_latency
Throughput,0.35348129589070926,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35348129589070926,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35348129589070926,catapult,CLB,611,catapult_fpga_latency
Throughput,0.35348129589070926,catapult,LUT,3722,catapult_fpga_latency
Throughput,0.35348129589070926,catapult,FF,1513,catapult_fpga_latency
Throughput,0.35348129589070926,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35348129589070926,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35348129589070926,catapult,CLB,611,catapult_fpga_latency
Throughput,0.35348129589070926,catapult,LUT,3722,catapult_fpga_latency
Throughput,0.35348129589070926,catapult,FF,1513,catapult_fpga_latency
Throughput,0.35348129589070926,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35348129589070926,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35348129589070926,catapult,CLB,611,catapult_fpga_latency
Throughput,0.35348129589070926,catapult,LUT,3722,catapult_fpga_latency
Throughput,0.35348129589070926,catapult,FF,1513,catapult_fpga_latency
Throughput,0.35348129589070926,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35348129589070926,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3394258001623813,catapult,CLB,616,catapult_fpga_latency
Throughput,0.3394258001623813,catapult,LUT,3723,catapult_fpga_latency
Throughput,0.3394258001623813,catapult,FF,1513,catapult_fpga_latency
Throughput,0.3394258001623813,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3394258001623813,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35348129589070926,catapult,CLB,611,catapult_fpga_latency
Throughput,0.35348129589070926,catapult,LUT,3722,catapult_fpga_latency
Throughput,0.35348129589070926,catapult,FF,1513,catapult_fpga_latency
Throughput,0.35348129589070926,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35348129589070926,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3284248056628319,catapult,CLB,491,catapult_fpga_latency
Throughput,0.3284248056628319,catapult,LUT,2948,catapult_fpga_latency
Throughput,0.3284248056628319,catapult,FF,1288,catapult_fpga_latency
Throughput,0.3284248056628319,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3284248056628319,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3567406320801867,catapult,CLB,476,catapult_fpga_latency
Throughput,0.3567406320801867,catapult,LUT,2948,catapult_fpga_latency
Throughput,0.3567406320801867,catapult,FF,1288,catapult_fpga_latency
Throughput,0.3567406320801867,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3567406320801867,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3284248056628319,catapult,CLB,491,catapult_fpga_latency
Throughput,0.3284248056628319,catapult,LUT,2948,catapult_fpga_latency
Throughput,0.3284248056628319,catapult,FF,1288,catapult_fpga_latency
Throughput,0.3284248056628319,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3284248056628319,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3284248056628319,catapult,CLB,491,catapult_fpga_latency
Throughput,0.3284248056628319,catapult,LUT,2948,catapult_fpga_latency
Throughput,0.3284248056628319,catapult,FF,1288,catapult_fpga_latency
Throughput,0.3284248056628319,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3284248056628319,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3284248056628319,catapult,CLB,491,catapult_fpga_latency
Throughput,0.3284248056628319,catapult,LUT,2948,catapult_fpga_latency
Throughput,0.3284248056628319,catapult,FF,1288,catapult_fpga_latency
Throughput,0.3284248056628319,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3284248056628319,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3284248056628319,catapult,CLB,491,catapult_fpga_latency
Throughput,0.3284248056628319,catapult,LUT,2948,catapult_fpga_latency
Throughput,0.3284248056628319,catapult,FF,1288,catapult_fpga_latency
Throughput,0.3284248056628319,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3284248056628319,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3284248056628319,catapult,CLB,491,catapult_fpga_latency
Throughput,0.3284248056628319,catapult,LUT,2948,catapult_fpga_latency
Throughput,0.3284248056628319,catapult,FF,1288,catapult_fpga_latency
Throughput,0.3284248056628319,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3284248056628319,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3284248056628319,catapult,CLB,491,catapult_fpga_latency
Throughput,0.3284248056628319,catapult,LUT,2948,catapult_fpga_latency
Throughput,0.3284248056628319,catapult,FF,1288,catapult_fpga_latency
Throughput,0.3284248056628319,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3284248056628319,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,CLB,936,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,LUT,5081,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,FF,1456,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,CLB,936,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,LUT,5081,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,FF,1456,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,CLB,936,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,LUT,5081,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,FF,1456,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,CLB,936,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,LUT,5081,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,FF,1456,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,CLB,936,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,LUT,5081,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,FF,1456,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,CLB,936,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,LUT,5081,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,FF,1456,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,CLB,936,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,LUT,5081,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,FF,1456,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,CLB,936,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,LUT,5081,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,FF,1456,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1922475040506549,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,CLB,760,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,LUT,4879,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,FF,1441,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,CLB,760,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,LUT,4879,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,FF,1441,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,CLB,760,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,LUT,4879,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,FF,1441,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,CLB,760,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,LUT,4879,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,FF,1441,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,CLB,760,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,LUT,4879,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,FF,1441,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,CLB,760,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,LUT,4879,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,FF,1441,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,CLB,760,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,LUT,4879,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,FF,1441,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,CLB,760,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,LUT,4879,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,FF,1441,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18883587216868936,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,CLB,910,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,LUT,5419,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,FF,1567,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,CLB,910,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,LUT,5419,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,FF,1567,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,CLB,910,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,LUT,5419,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,FF,1567,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,CLB,910,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,LUT,5419,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,FF,1567,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,CLB,910,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,LUT,5419,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,FF,1567,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,CLB,910,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,LUT,5419,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,FF,1567,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,CLB,910,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,LUT,5419,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,FF,1567,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,CLB,910,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,LUT,5419,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,FF,1567,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18750486340739464,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,CLB,860,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,LUT,4622,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,FF,1431,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,CLB,860,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,LUT,4622,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,FF,1431,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,CLB,860,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,LUT,4622,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,FF,1431,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,CLB,860,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,LUT,4622,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,FF,1431,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,CLB,860,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,LUT,4622,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,FF,1431,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,CLB,860,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,LUT,4622,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,FF,1431,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,CLB,860,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,LUT,4622,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,FF,1431,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,CLB,860,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,LUT,4622,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,FF,1431,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2011512691739904,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12127087511367629,catapult,CLB,905,catapult_fpga_latency
Throughput,0.12127087511367629,catapult,LUT,5814,catapult_fpga_latency
Throughput,0.12127087511367629,catapult,FF,1525,catapult_fpga_latency
Throughput,0.12127087511367629,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12127087511367629,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12127087511367629,catapult,CLB,905,catapult_fpga_latency
Throughput,0.12127087511367629,catapult,LUT,5814,catapult_fpga_latency
Throughput,0.12127087511367629,catapult,FF,1525,catapult_fpga_latency
Throughput,0.12127087511367629,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12127087511367629,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12127087511367629,catapult,CLB,905,catapult_fpga_latency
Throughput,0.12127087511367629,catapult,LUT,5814,catapult_fpga_latency
Throughput,0.12127087511367629,catapult,FF,1525,catapult_fpga_latency
Throughput,0.12127087511367629,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12127087511367629,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12127087511367629,catapult,CLB,905,catapult_fpga_latency
Throughput,0.12127087511367629,catapult,LUT,5814,catapult_fpga_latency
Throughput,0.12127087511367629,catapult,FF,1525,catapult_fpga_latency
Throughput,0.12127087511367629,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12127087511367629,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12127087511367629,catapult,CLB,905,catapult_fpga_latency
Throughput,0.12127087511367629,catapult,LUT,5814,catapult_fpga_latency
Throughput,0.12127087511367629,catapult,FF,1525,catapult_fpga_latency
Throughput,0.12127087511367629,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12127087511367629,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12127087511367629,catapult,CLB,905,catapult_fpga_latency
Throughput,0.12127087511367629,catapult,LUT,5814,catapult_fpga_latency
Throughput,0.12127087511367629,catapult,FF,1525,catapult_fpga_latency
Throughput,0.12127087511367629,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12127087511367629,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12127087511367629,catapult,CLB,905,catapult_fpga_latency
Throughput,0.12127087511367629,catapult,LUT,5814,catapult_fpga_latency
Throughput,0.12127087511367629,catapult,FF,1525,catapult_fpga_latency
Throughput,0.12127087511367629,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12127087511367629,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11986586051281732,catapult,CLB,883,catapult_fpga_latency
Throughput,0.11986586051281732,catapult,LUT,5906,catapult_fpga_latency
Throughput,0.11986586051281732,catapult,FF,1504,catapult_fpga_latency
Throughput,0.11986586051281732,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11986586051281732,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11986586051281732,catapult,CLB,883,catapult_fpga_latency
Throughput,0.11986586051281732,catapult,LUT,5906,catapult_fpga_latency
Throughput,0.11986586051281732,catapult,FF,1504,catapult_fpga_latency
Throughput,0.11986586051281732,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11986586051281732,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11986586051281732,catapult,CLB,883,catapult_fpga_latency
Throughput,0.11986586051281732,catapult,LUT,5906,catapult_fpga_latency
Throughput,0.11986586051281732,catapult,FF,1504,catapult_fpga_latency
Throughput,0.11986586051281732,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11986586051281732,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11986586051281732,catapult,CLB,883,catapult_fpga_latency
Throughput,0.11986586051281732,catapult,LUT,5906,catapult_fpga_latency
Throughput,0.11986586051281732,catapult,FF,1504,catapult_fpga_latency
Throughput,0.11986586051281732,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11986586051281732,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11986586051281732,catapult,CLB,883,catapult_fpga_latency
Throughput,0.11986586051281732,catapult,LUT,5906,catapult_fpga_latency
Throughput,0.11986586051281732,catapult,FF,1504,catapult_fpga_latency
Throughput,0.11986586051281732,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11986586051281732,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11986586051281732,catapult,CLB,883,catapult_fpga_latency
Throughput,0.11986586051281732,catapult,LUT,5906,catapult_fpga_latency
Throughput,0.11986586051281732,catapult,FF,1504,catapult_fpga_latency
Throughput,0.11986586051281732,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11986586051281732,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11986586051281732,catapult,CLB,883,catapult_fpga_latency
Throughput,0.11986586051281732,catapult,LUT,5906,catapult_fpga_latency
Throughput,0.11986586051281732,catapult,FF,1504,catapult_fpga_latency
Throughput,0.11986586051281732,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11986586051281732,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12225609938736245,catapult,CLB,890,catapult_fpga_latency
Throughput,0.12225609938736245,catapult,LUT,5893,catapult_fpga_latency
Throughput,0.12225609938736245,catapult,FF,1504,catapult_fpga_latency
Throughput,0.12225609938736245,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12225609938736245,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,CLB,890,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,LUT,5934,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,FF,1558,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,CLB,890,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,LUT,5934,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,FF,1558,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,CLB,890,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,LUT,5934,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,FF,1558,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,CLB,890,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,LUT,5934,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,FF,1558,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,CLB,890,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,LUT,5934,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,FF,1558,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,CLB,890,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,LUT,5934,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,FF,1558,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,CLB,890,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,LUT,5934,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,FF,1558,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,CLB,890,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,LUT,5934,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,FF,1558,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12733443817180853,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,CLB,773,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,LUT,5140,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,FF,1501,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,CLB,773,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,LUT,5140,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,FF,1501,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,CLB,773,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,LUT,5140,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,FF,1501,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,CLB,773,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,LUT,5140,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,FF,1501,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,CLB,773,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,LUT,5140,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,FF,1501,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,CLB,773,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,LUT,5140,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,FF,1501,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,CLB,773,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,LUT,5140,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,FF,1501,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,CLB,773,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,LUT,5140,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,FF,1501,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1302397909911834,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,CLB,399,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,LUT,2381,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,FF,1287,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,DSP,0,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,CLB,399,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,LUT,2381,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,FF,1287,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,DSP,0,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,CLB,399,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,LUT,2381,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,FF,1287,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,DSP,0,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,CLB,399,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,LUT,2381,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,FF,1287,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,DSP,0,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,CLB,399,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,LUT,2381,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,FF,1287,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,DSP,0,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,CLB,399,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,LUT,2381,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,FF,1287,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,DSP,0,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,CLB,399,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,LUT,2381,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,FF,1287,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,DSP,0,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,CLB,399,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,LUT,2381,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,FF,1287,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,DSP,0,catapult_fpga_latency
Throughput,0.39891431480083805,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.403978705474477,catapult,CLB,347,catapult_fpga_latency
Throughput,0.403978705474477,catapult,LUT,2181,catapult_fpga_latency
Throughput,0.403978705474477,catapult,FF,1271,catapult_fpga_latency
Throughput,0.403978705474477,catapult,DSP,0,catapult_fpga_latency
Throughput,0.403978705474477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.403978705474477,catapult,CLB,347,catapult_fpga_latency
Throughput,0.403978705474477,catapult,LUT,2181,catapult_fpga_latency
Throughput,0.403978705474477,catapult,FF,1271,catapult_fpga_latency
Throughput,0.403978705474477,catapult,DSP,0,catapult_fpga_latency
Throughput,0.403978705474477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.403978705474477,catapult,CLB,347,catapult_fpga_latency
Throughput,0.403978705474477,catapult,LUT,2181,catapult_fpga_latency
Throughput,0.403978705474477,catapult,FF,1271,catapult_fpga_latency
Throughput,0.403978705474477,catapult,DSP,0,catapult_fpga_latency
Throughput,0.403978705474477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.403978705474477,catapult,CLB,347,catapult_fpga_latency
Throughput,0.403978705474477,catapult,LUT,2181,catapult_fpga_latency
Throughput,0.403978705474477,catapult,FF,1271,catapult_fpga_latency
Throughput,0.403978705474477,catapult,DSP,0,catapult_fpga_latency
Throughput,0.403978705474477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.403978705474477,catapult,CLB,347,catapult_fpga_latency
Throughput,0.403978705474477,catapult,LUT,2181,catapult_fpga_latency
Throughput,0.403978705474477,catapult,FF,1271,catapult_fpga_latency
Throughput,0.403978705474477,catapult,DSP,0,catapult_fpga_latency
Throughput,0.403978705474477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.403978705474477,catapult,CLB,347,catapult_fpga_latency
Throughput,0.403978705474477,catapult,LUT,2181,catapult_fpga_latency
Throughput,0.403978705474477,catapult,FF,1271,catapult_fpga_latency
Throughput,0.403978705474477,catapult,DSP,0,catapult_fpga_latency
Throughput,0.403978705474477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.403978705474477,catapult,CLB,347,catapult_fpga_latency
Throughput,0.403978705474477,catapult,LUT,2181,catapult_fpga_latency
Throughput,0.403978705474477,catapult,FF,1271,catapult_fpga_latency
Throughput,0.403978705474477,catapult,DSP,0,catapult_fpga_latency
Throughput,0.403978705474477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.403978705474477,catapult,CLB,347,catapult_fpga_latency
Throughput,0.403978705474477,catapult,LUT,2181,catapult_fpga_latency
Throughput,0.403978705474477,catapult,FF,1271,catapult_fpga_latency
Throughput,0.403978705474477,catapult,DSP,0,catapult_fpga_latency
Throughput,0.403978705474477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,CLB,558,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,LUT,3122,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,FF,1509,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,DSP,0,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,CLB,558,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,LUT,3122,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,FF,1509,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,DSP,0,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,CLB,558,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,LUT,3122,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,FF,1509,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,DSP,0,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,CLB,558,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,LUT,3122,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,FF,1509,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,DSP,0,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,CLB,558,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,LUT,3122,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,FF,1509,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,DSP,0,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,CLB,558,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,LUT,3122,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,FF,1509,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,DSP,0,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,CLB,558,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,LUT,3122,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,FF,1509,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,DSP,0,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,CLB,558,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,LUT,3122,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,FF,1509,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,DSP,0,catapult_fpga_latency
Throughput,0.37167494944291496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,CLB,297,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,LUT,1896,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,FF,1268,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,DSP,0,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,CLB,297,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,LUT,1896,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,FF,1268,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,DSP,0,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,CLB,297,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,LUT,1896,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,FF,1268,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,DSP,0,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,CLB,297,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,LUT,1896,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,FF,1268,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,DSP,0,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,CLB,297,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,LUT,1896,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,FF,1268,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,DSP,0,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,CLB,297,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,LUT,1896,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,FF,1268,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,DSP,0,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,CLB,297,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,LUT,1896,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,FF,1268,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,DSP,0,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,CLB,297,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,LUT,1896,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,FF,1268,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,DSP,0,catapult_fpga_latency
Throughput,0.40031368580419613,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21899985830709165,catapult,CLB,570,catapult_fpga_latency
Throughput,0.21899985830709165,catapult,LUT,3277,catapult_fpga_latency
Throughput,0.21899985830709165,catapult,FF,1233,catapult_fpga_latency
Throughput,0.21899985830709165,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21899985830709165,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21333078474155828,catapult,CLB,575,catapult_fpga_latency
Throughput,0.21333078474155828,catapult,LUT,3277,catapult_fpga_latency
Throughput,0.21333078474155828,catapult,FF,1233,catapult_fpga_latency
Throughput,0.21333078474155828,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21333078474155828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21333078474155828,catapult,CLB,575,catapult_fpga_latency
Throughput,0.21333078474155828,catapult,LUT,3277,catapult_fpga_latency
Throughput,0.21333078474155828,catapult,FF,1233,catapult_fpga_latency
Throughput,0.21333078474155828,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21333078474155828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21333078474155828,catapult,CLB,575,catapult_fpga_latency
Throughput,0.21333078474155828,catapult,LUT,3277,catapult_fpga_latency
Throughput,0.21333078474155828,catapult,FF,1233,catapult_fpga_latency
Throughput,0.21333078474155828,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21333078474155828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21333078474155828,catapult,CLB,575,catapult_fpga_latency
Throughput,0.21333078474155828,catapult,LUT,3277,catapult_fpga_latency
Throughput,0.21333078474155828,catapult,FF,1233,catapult_fpga_latency
Throughput,0.21333078474155828,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21333078474155828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21333078474155828,catapult,CLB,575,catapult_fpga_latency
Throughput,0.21333078474155828,catapult,LUT,3277,catapult_fpga_latency
Throughput,0.21333078474155828,catapult,FF,1233,catapult_fpga_latency
Throughput,0.21333078474155828,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21333078474155828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21333078474155828,catapult,CLB,575,catapult_fpga_latency
Throughput,0.21333078474155828,catapult,LUT,3277,catapult_fpga_latency
Throughput,0.21333078474155828,catapult,FF,1233,catapult_fpga_latency
Throughput,0.21333078474155828,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21333078474155828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21333078474155828,catapult,CLB,575,catapult_fpga_latency
Throughput,0.21333078474155828,catapult,LUT,3277,catapult_fpga_latency
Throughput,0.21333078474155828,catapult,FF,1233,catapult_fpga_latency
Throughput,0.21333078474155828,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21333078474155828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,CLB,527,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,LUT,3106,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,FF,1214,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,CLB,527,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,LUT,3106,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,FF,1214,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,CLB,527,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,LUT,3106,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,FF,1214,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,CLB,527,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,LUT,3106,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,FF,1214,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,CLB,527,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,LUT,3106,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,FF,1214,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,CLB,527,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,LUT,3106,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,FF,1214,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,CLB,527,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,LUT,3106,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,FF,1214,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,CLB,527,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,LUT,3106,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,FF,1214,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2170612297169847,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,CLB,668,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,LUT,3825,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,FF,1519,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,CLB,668,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,LUT,3825,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,FF,1519,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,CLB,668,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,LUT,3825,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,FF,1519,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,CLB,668,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,LUT,3825,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,FF,1519,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,CLB,668,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,LUT,3825,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,FF,1519,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,CLB,668,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,LUT,3825,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,FF,1519,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,CLB,668,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,LUT,3825,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,FF,1519,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,CLB,668,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,LUT,3825,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,FF,1519,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21803821424958225,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,CLB,471,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,LUT,2888,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,FF,1214,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,CLB,471,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,LUT,2888,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,FF,1214,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,CLB,471,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,LUT,2888,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,FF,1214,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,CLB,471,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,LUT,2888,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,FF,1214,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,CLB,471,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,LUT,2888,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,FF,1214,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,CLB,471,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,LUT,2888,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,FF,1214,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,CLB,471,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,LUT,2888,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,FF,1214,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,CLB,471,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,LUT,2888,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,FF,1214,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21842187573717384,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,CLB,982,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,LUT,5984,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,FF,1364,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,CLB,982,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,LUT,5984,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,FF,1364,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,CLB,982,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,LUT,5984,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,FF,1364,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,CLB,982,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,LUT,5984,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,FF,1364,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,CLB,982,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,LUT,5984,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,FF,1364,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,CLB,982,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,LUT,5984,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,FF,1364,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,CLB,982,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,LUT,5984,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,FF,1364,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,CLB,982,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,LUT,5984,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,FF,1364,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12489393382669768,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,CLB,803,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,LUT,5067,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,FF,1353,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,CLB,803,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,LUT,5067,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,FF,1353,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,CLB,803,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,LUT,5067,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,FF,1353,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,CLB,803,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,LUT,5067,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,FF,1353,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,CLB,803,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,LUT,5067,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,FF,1353,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,CLB,803,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,LUT,5067,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,FF,1353,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,CLB,803,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,LUT,5067,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,FF,1353,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,CLB,803,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,LUT,5067,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,FF,1353,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12968876770770435,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,CLB,887,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,LUT,5695,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,FF,1609,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,CLB,887,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,LUT,5695,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,FF,1609,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,CLB,887,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,LUT,5695,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,FF,1609,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,CLB,887,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,LUT,5695,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,FF,1609,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,CLB,887,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,LUT,5695,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,FF,1609,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,CLB,887,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,LUT,5695,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,FF,1609,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,CLB,887,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,LUT,5695,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,FF,1609,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,CLB,887,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,LUT,5695,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,FF,1609,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12467444385847457,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12209942140747178,catapult,CLB,704,catapult_fpga_latency
Throughput,0.12209942140747178,catapult,LUT,4502,catapult_fpga_latency
Throughput,0.12209942140747178,catapult,FF,1344,catapult_fpga_latency
Throughput,0.12209942140747178,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12209942140747178,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12209942140747178,catapult,CLB,704,catapult_fpga_latency
Throughput,0.12209942140747178,catapult,LUT,4502,catapult_fpga_latency
Throughput,0.12209942140747178,catapult,FF,1344,catapult_fpga_latency
Throughput,0.12209942140747178,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12209942140747178,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12209942140747178,catapult,CLB,704,catapult_fpga_latency
Throughput,0.12209942140747178,catapult,LUT,4502,catapult_fpga_latency
Throughput,0.12209942140747178,catapult,FF,1344,catapult_fpga_latency
Throughput,0.12209942140747178,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12209942140747178,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1273604346149359,catapult,CLB,709,catapult_fpga_latency
Throughput,0.1273604346149359,catapult,LUT,4513,catapult_fpga_latency
Throughput,0.1273604346149359,catapult,FF,1344,catapult_fpga_latency
Throughput,0.1273604346149359,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1273604346149359,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12209942140747178,catapult,CLB,704,catapult_fpga_latency
Throughput,0.12209942140747178,catapult,LUT,4502,catapult_fpga_latency
Throughput,0.12209942140747178,catapult,FF,1344,catapult_fpga_latency
Throughput,0.12209942140747178,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12209942140747178,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12209942140747178,catapult,CLB,704,catapult_fpga_latency
Throughput,0.12209942140747178,catapult,LUT,4502,catapult_fpga_latency
Throughput,0.12209942140747178,catapult,FF,1344,catapult_fpga_latency
Throughput,0.12209942140747178,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12209942140747178,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12209942140747178,catapult,CLB,704,catapult_fpga_latency
Throughput,0.12209942140747178,catapult,LUT,4502,catapult_fpga_latency
Throughput,0.12209942140747178,catapult,FF,1344,catapult_fpga_latency
Throughput,0.12209942140747178,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12209942140747178,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,CLB,880,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,LUT,5563,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,FF,1587,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,CLB,880,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,LUT,5563,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,FF,1587,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,CLB,880,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,LUT,5563,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,FF,1587,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,CLB,880,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,LUT,5563,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,FF,1587,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,CLB,880,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,LUT,5563,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,FF,1587,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,CLB,880,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,LUT,5563,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,FF,1587,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,CLB,880,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,LUT,5563,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,FF,1587,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,CLB,880,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,LUT,5563,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,FF,1587,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08450000376025016,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08758493220356946,catapult,CLB,808,catapult_fpga_latency
Throughput,0.08758493220356946,catapult,LUT,5497,catapult_fpga_latency
Throughput,0.08758493220356946,catapult,FF,1592,catapult_fpga_latency
Throughput,0.08758493220356946,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08758493220356946,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08751547164144281,catapult,CLB,808,catapult_fpga_latency
Throughput,0.08751547164144281,catapult,LUT,5487,catapult_fpga_latency
Throughput,0.08751547164144281,catapult,FF,1572,catapult_fpga_latency
Throughput,0.08751547164144281,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08751547164144281,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08751547164144281,catapult,CLB,808,catapult_fpga_latency
Throughput,0.08751547164144281,catapult,LUT,5487,catapult_fpga_latency
Throughput,0.08751547164144281,catapult,FF,1572,catapult_fpga_latency
Throughput,0.08751547164144281,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08751547164144281,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08751547164144281,catapult,CLB,808,catapult_fpga_latency
Throughput,0.08751547164144281,catapult,LUT,5487,catapult_fpga_latency
Throughput,0.08751547164144281,catapult,FF,1572,catapult_fpga_latency
Throughput,0.08751547164144281,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08751547164144281,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08751547164144281,catapult,CLB,808,catapult_fpga_latency
Throughput,0.08751547164144281,catapult,LUT,5487,catapult_fpga_latency
Throughput,0.08751547164144281,catapult,FF,1572,catapult_fpga_latency
Throughput,0.08751547164144281,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08751547164144281,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08751547164144281,catapult,CLB,808,catapult_fpga_latency
Throughput,0.08751547164144281,catapult,LUT,5487,catapult_fpga_latency
Throughput,0.08751547164144281,catapult,FF,1572,catapult_fpga_latency
Throughput,0.08751547164144281,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08751547164144281,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08751547164144281,catapult,CLB,808,catapult_fpga_latency
Throughput,0.08751547164144281,catapult,LUT,5487,catapult_fpga_latency
Throughput,0.08751547164144281,catapult,FF,1572,catapult_fpga_latency
Throughput,0.08751547164144281,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08751547164144281,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08751547164144281,catapult,CLB,808,catapult_fpga_latency
Throughput,0.08751547164144281,catapult,LUT,5487,catapult_fpga_latency
Throughput,0.08751547164144281,catapult,FF,1572,catapult_fpga_latency
Throughput,0.08751547164144281,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08751547164144281,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,CLB,996,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,LUT,6333,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,FF,1607,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,CLB,996,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,LUT,6333,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,FF,1607,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,CLB,996,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,LUT,6333,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,FF,1607,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,CLB,996,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,LUT,6333,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,FF,1607,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,CLB,996,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,LUT,6333,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,FF,1607,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,CLB,996,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,LUT,6333,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,FF,1607,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,CLB,996,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,LUT,6333,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,FF,1607,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,CLB,996,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,LUT,6333,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,FF,1607,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0879338723210726,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,CLB,806,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,LUT,5384,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,FF,1560,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,CLB,806,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,LUT,5384,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,FF,1560,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,CLB,806,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,LUT,5384,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,FF,1560,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,CLB,806,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,LUT,5384,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,FF,1560,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,CLB,806,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,LUT,5384,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,FF,1560,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,CLB,806,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,LUT,5384,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,FF,1560,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,CLB,806,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,LUT,5384,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,FF,1560,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,CLB,806,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,LUT,5384,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,FF,1560,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08835629286329436,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,CLB,435,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,FF,1358,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,CLB,435,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,FF,1358,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,CLB,435,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,FF,1358,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,CLB,435,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,FF,1358,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,CLB,435,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,FF,1358,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,CLB,435,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,FF,1358,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,CLB,435,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,FF,1358,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,CLB,435,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,FF,1358,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26058917126910575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.30247530667215156,catapult,CLB,489,catapult_fpga_latency
Throughput,0.30247530667215156,catapult,LUT,2757,catapult_fpga_latency
Throughput,0.30247530667215156,catapult,FF,1343,catapult_fpga_latency
Throughput,0.30247530667215156,catapult,DSP,0,catapult_fpga_latency
Throughput,0.30247530667215156,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.30247530667215156,catapult,CLB,489,catapult_fpga_latency
Throughput,0.30247530667215156,catapult,LUT,2757,catapult_fpga_latency
Throughput,0.30247530667215156,catapult,FF,1343,catapult_fpga_latency
Throughput,0.30247530667215156,catapult,DSP,0,catapult_fpga_latency
Throughput,0.30247530667215156,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29904967992712755,catapult,CLB,493,catapult_fpga_latency
Throughput,0.29904967992712755,catapult,LUT,2757,catapult_fpga_latency
Throughput,0.29904967992712755,catapult,FF,1343,catapult_fpga_latency
Throughput,0.29904967992712755,catapult,DSP,0,catapult_fpga_latency
Throughput,0.29904967992712755,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.30247530667215156,catapult,CLB,489,catapult_fpga_latency
Throughput,0.30247530667215156,catapult,LUT,2757,catapult_fpga_latency
Throughput,0.30247530667215156,catapult,FF,1343,catapult_fpga_latency
Throughput,0.30247530667215156,catapult,DSP,0,catapult_fpga_latency
Throughput,0.30247530667215156,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.30247530667215156,catapult,CLB,489,catapult_fpga_latency
Throughput,0.30247530667215156,catapult,LUT,2757,catapult_fpga_latency
Throughput,0.30247530667215156,catapult,FF,1343,catapult_fpga_latency
Throughput,0.30247530667215156,catapult,DSP,0,catapult_fpga_latency
Throughput,0.30247530667215156,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.30247530667215156,catapult,CLB,489,catapult_fpga_latency
Throughput,0.30247530667215156,catapult,LUT,2757,catapult_fpga_latency
Throughput,0.30247530667215156,catapult,FF,1343,catapult_fpga_latency
Throughput,0.30247530667215156,catapult,DSP,0,catapult_fpga_latency
Throughput,0.30247530667215156,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.30247530667215156,catapult,CLB,489,catapult_fpga_latency
Throughput,0.30247530667215156,catapult,LUT,2757,catapult_fpga_latency
Throughput,0.30247530667215156,catapult,FF,1343,catapult_fpga_latency
Throughput,0.30247530667215156,catapult,DSP,0,catapult_fpga_latency
Throughput,0.30247530667215156,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.30247530667215156,catapult,CLB,489,catapult_fpga_latency
Throughput,0.30247530667215156,catapult,LUT,2757,catapult_fpga_latency
Throughput,0.30247530667215156,catapult,FF,1343,catapult_fpga_latency
Throughput,0.30247530667215156,catapult,DSP,0,catapult_fpga_latency
Throughput,0.30247530667215156,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,CLB,555,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,LUT,3285,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,FF,1569,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,DSP,0,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,CLB,555,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,LUT,3285,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,FF,1569,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,DSP,0,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,CLB,555,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,LUT,3285,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,FF,1569,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,DSP,0,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,CLB,555,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,LUT,3285,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,FF,1569,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,DSP,0,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,CLB,555,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,LUT,3285,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,FF,1569,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,DSP,0,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,CLB,555,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,LUT,3285,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,FF,1569,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,DSP,0,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,CLB,555,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,LUT,3285,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,FF,1569,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,DSP,0,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,CLB,555,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,LUT,3285,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,FF,1569,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,DSP,0,catapult_fpga_latency
Throughput,0.28834947033085795,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29793693568882273,catapult,CLB,421,catapult_fpga_latency
Throughput,0.29793693568882273,catapult,LUT,2590,catapult_fpga_latency
Throughput,0.29793693568882273,catapult,FF,1336,catapult_fpga_latency
Throughput,0.29793693568882273,catapult,DSP,0,catapult_fpga_latency
Throughput,0.29793693568882273,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29793693568882273,catapult,CLB,421,catapult_fpga_latency
Throughput,0.29793693568882273,catapult,LUT,2590,catapult_fpga_latency
Throughput,0.29793693568882273,catapult,FF,1336,catapult_fpga_latency
Throughput,0.29793693568882273,catapult,DSP,0,catapult_fpga_latency
Throughput,0.29793693568882273,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29793693568882273,catapult,CLB,421,catapult_fpga_latency
Throughput,0.29793693568882273,catapult,LUT,2590,catapult_fpga_latency
Throughput,0.29793693568882273,catapult,FF,1336,catapult_fpga_latency
Throughput,0.29793693568882273,catapult,DSP,0,catapult_fpga_latency
Throughput,0.29793693568882273,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.30647151377926574,catapult,CLB,430,catapult_fpga_latency
Throughput,0.30647151377926574,catapult,LUT,2589,catapult_fpga_latency
Throughput,0.30647151377926574,catapult,FF,1336,catapult_fpga_latency
Throughput,0.30647151377926574,catapult,DSP,0,catapult_fpga_latency
Throughput,0.30647151377926574,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29793693568882273,catapult,CLB,421,catapult_fpga_latency
Throughput,0.29793693568882273,catapult,LUT,2590,catapult_fpga_latency
Throughput,0.29793693568882273,catapult,FF,1336,catapult_fpga_latency
Throughput,0.29793693568882273,catapult,DSP,0,catapult_fpga_latency
Throughput,0.29793693568882273,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29793693568882273,catapult,CLB,421,catapult_fpga_latency
Throughput,0.29793693568882273,catapult,LUT,2590,catapult_fpga_latency
Throughput,0.29793693568882273,catapult,FF,1336,catapult_fpga_latency
Throughput,0.29793693568882273,catapult,DSP,0,catapult_fpga_latency
Throughput,0.29793693568882273,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29793693568882273,catapult,CLB,421,catapult_fpga_latency
Throughput,0.29793693568882273,catapult,LUT,2590,catapult_fpga_latency
Throughput,0.29793693568882273,catapult,FF,1336,catapult_fpga_latency
Throughput,0.29793693568882273,catapult,DSP,0,catapult_fpga_latency
Throughput,0.29793693568882273,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29793693568882273,catapult,CLB,421,catapult_fpga_latency
Throughput,0.29793693568882273,catapult,LUT,2590,catapult_fpga_latency
Throughput,0.29793693568882273,catapult,FF,1336,catapult_fpga_latency
Throughput,0.29793693568882273,catapult,DSP,0,catapult_fpga_latency
Throughput,0.29793693568882273,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,CLB,660,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,LUT,3920,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,FF,1384,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,CLB,660,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,LUT,3920,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,FF,1384,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,CLB,660,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,LUT,3920,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,FF,1384,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,CLB,660,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,LUT,3920,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,FF,1384,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,CLB,660,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,LUT,3920,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,FF,1384,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,CLB,660,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,LUT,3920,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,FF,1384,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,CLB,660,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,LUT,3920,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,FF,1384,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,CLB,660,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,LUT,3920,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,FF,1384,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15974333718527767,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,CLB,671,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,LUT,4067,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,FF,1377,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,CLB,671,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,LUT,4067,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,FF,1377,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,CLB,671,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,LUT,4067,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,FF,1377,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,CLB,671,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,LUT,4067,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,FF,1377,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,CLB,671,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,LUT,4067,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,FF,1377,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,CLB,671,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,LUT,4067,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,FF,1377,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,CLB,671,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,LUT,4067,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,FF,1377,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,CLB,671,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,LUT,4067,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,FF,1377,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1569328787092459,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,CLB,718,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,LUT,4489,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,FF,1600,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,CLB,718,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,LUT,4489,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,FF,1600,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,CLB,718,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,LUT,4489,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,FF,1600,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,CLB,718,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,LUT,4489,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,FF,1600,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,CLB,718,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,LUT,4489,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,FF,1600,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,CLB,718,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,LUT,4489,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,FF,1600,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,CLB,718,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,LUT,4489,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,FF,1600,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,CLB,718,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,LUT,4489,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,FF,1600,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16306587323161176,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,CLB,592,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,LUT,3827,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,FF,1361,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,CLB,592,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,LUT,3827,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,FF,1361,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,CLB,592,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,LUT,3827,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,FF,1361,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,CLB,592,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,LUT,3827,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,FF,1361,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,CLB,592,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,LUT,3827,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,FF,1361,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,CLB,592,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,LUT,3827,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,FF,1361,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,CLB,592,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,LUT,3827,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,FF,1361,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,CLB,592,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,LUT,3827,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,FF,1361,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,DSP,0,catapult_fpga_latency
Throughput,0.15778061993267817,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09118326240035379,catapult,CLB,1010,catapult_fpga_latency
Throughput,0.09118326240035379,catapult,LUT,5968,catapult_fpga_latency
Throughput,0.09118326240035379,catapult,FF,1563,catapult_fpga_latency
Throughput,0.09118326240035379,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09118326240035379,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09118326240035379,catapult,CLB,1010,catapult_fpga_latency
Throughput,0.09118326240035379,catapult,LUT,5968,catapult_fpga_latency
Throughput,0.09118326240035379,catapult,FF,1563,catapult_fpga_latency
Throughput,0.09118326240035379,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09118326240035379,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09118326240035379,catapult,CLB,1010,catapult_fpga_latency
Throughput,0.09118326240035379,catapult,LUT,5968,catapult_fpga_latency
Throughput,0.09118326240035379,catapult,FF,1563,catapult_fpga_latency
Throughput,0.09118326240035379,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09118326240035379,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09118326240035379,catapult,CLB,1010,catapult_fpga_latency
Throughput,0.09118326240035379,catapult,LUT,5968,catapult_fpga_latency
Throughput,0.09118326240035379,catapult,FF,1563,catapult_fpga_latency
Throughput,0.09118326240035379,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09118326240035379,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09118326240035379,catapult,CLB,1010,catapult_fpga_latency
Throughput,0.09118326240035379,catapult,LUT,5968,catapult_fpga_latency
Throughput,0.09118326240035379,catapult,FF,1563,catapult_fpga_latency
Throughput,0.09118326240035379,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09118326240035379,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09118326240035379,catapult,CLB,1010,catapult_fpga_latency
Throughput,0.09118326240035379,catapult,LUT,5968,catapult_fpga_latency
Throughput,0.09118326240035379,catapult,FF,1563,catapult_fpga_latency
Throughput,0.09118326240035379,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09118326240035379,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0907168618787698,catapult,CLB,997,catapult_fpga_latency
Throughput,0.0907168618787698,catapult,LUT,6081,catapult_fpga_latency
Throughput,0.0907168618787698,catapult,FF,1562,catapult_fpga_latency
Throughput,0.0907168618787698,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0907168618787698,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08758097408435185,catapult,CLB,1005,catapult_fpga_latency
Throughput,0.08758097408435185,catapult,LUT,6067,catapult_fpga_latency
Throughput,0.08758097408435185,catapult,FF,1570,catapult_fpga_latency
Throughput,0.08758097408435185,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08758097408435185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0907168618787698,catapult,CLB,997,catapult_fpga_latency
Throughput,0.0907168618787698,catapult,LUT,6081,catapult_fpga_latency
Throughput,0.0907168618787698,catapult,FF,1562,catapult_fpga_latency
Throughput,0.0907168618787698,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0907168618787698,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0907168618787698,catapult,CLB,997,catapult_fpga_latency
Throughput,0.0907168618787698,catapult,LUT,6081,catapult_fpga_latency
Throughput,0.0907168618787698,catapult,FF,1562,catapult_fpga_latency
Throughput,0.0907168618787698,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0907168618787698,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0907168618787698,catapult,CLB,997,catapult_fpga_latency
Throughput,0.0907168618787698,catapult,LUT,6081,catapult_fpga_latency
Throughput,0.0907168618787698,catapult,FF,1562,catapult_fpga_latency
Throughput,0.0907168618787698,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0907168618787698,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0907168618787698,catapult,CLB,997,catapult_fpga_latency
Throughput,0.0907168618787698,catapult,LUT,6081,catapult_fpga_latency
Throughput,0.0907168618787698,catapult,FF,1562,catapult_fpga_latency
Throughput,0.0907168618787698,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0907168618787698,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0907168618787698,catapult,CLB,997,catapult_fpga_latency
Throughput,0.0907168618787698,catapult,LUT,6081,catapult_fpga_latency
Throughput,0.0907168618787698,catapult,FF,1562,catapult_fpga_latency
Throughput,0.0907168618787698,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0907168618787698,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0907168618787698,catapult,CLB,997,catapult_fpga_latency
Throughput,0.0907168618787698,catapult,LUT,6081,catapult_fpga_latency
Throughput,0.0907168618787698,catapult,FF,1562,catapult_fpga_latency
Throughput,0.0907168618787698,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0907168618787698,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,CLB,1124,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,LUT,6962,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,FF,1677,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,CLB,1124,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,LUT,6962,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,FF,1677,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,CLB,1124,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,LUT,6962,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,FF,1677,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,CLB,1124,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,LUT,6962,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,FF,1677,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,CLB,1124,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,LUT,6962,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,FF,1677,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,CLB,1124,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,LUT,6962,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,FF,1677,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,CLB,1124,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,LUT,6962,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,FF,1677,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,CLB,1124,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,LUT,6962,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,FF,1677,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09709021593737836,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,CLB,947,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,LUT,5884,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,FF,1544,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,CLB,947,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,LUT,5884,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,FF,1544,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,CLB,947,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,LUT,5884,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,FF,1544,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,CLB,947,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,LUT,5884,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,FF,1544,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,CLB,947,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,LUT,5884,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,FF,1544,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,CLB,947,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,LUT,5884,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,FF,1544,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,CLB,947,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,LUT,5884,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,FF,1544,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,CLB,947,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,LUT,5884,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,FF,1544,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08927087300307752,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,CLB,1097,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,LUT,6967,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,FF,1521,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,DSP,0,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,CLB,1097,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,LUT,6967,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,FF,1521,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,DSP,0,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,CLB,1097,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,LUT,6967,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,FF,1521,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,DSP,0,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,CLB,1097,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,LUT,6967,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,FF,1521,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,DSP,0,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,CLB,1097,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,LUT,6967,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,FF,1521,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,DSP,0,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,CLB,1097,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,LUT,6967,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,FF,1521,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,DSP,0,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,CLB,1097,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,LUT,6967,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,FF,1521,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,DSP,0,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,CLB,1097,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,LUT,6967,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,FF,1521,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,DSP,0,catapult_fpga_latency
Throughput,0.062466794994285854,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.067787473796752,catapult,CLB,1094,catapult_fpga_latency
Throughput,0.067787473796752,catapult,LUT,6698,catapult_fpga_latency
Throughput,0.067787473796752,catapult,FF,1514,catapult_fpga_latency
Throughput,0.067787473796752,catapult,DSP,0,catapult_fpga_latency
Throughput,0.067787473796752,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.067787473796752,catapult,CLB,1094,catapult_fpga_latency
Throughput,0.067787473796752,catapult,LUT,6698,catapult_fpga_latency
Throughput,0.067787473796752,catapult,FF,1514,catapult_fpga_latency
Throughput,0.067787473796752,catapult,DSP,0,catapult_fpga_latency
Throughput,0.067787473796752,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.067787473796752,catapult,CLB,1094,catapult_fpga_latency
Throughput,0.067787473796752,catapult,LUT,6698,catapult_fpga_latency
Throughput,0.067787473796752,catapult,FF,1514,catapult_fpga_latency
Throughput,0.067787473796752,catapult,DSP,0,catapult_fpga_latency
Throughput,0.067787473796752,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.067787473796752,catapult,CLB,1094,catapult_fpga_latency
Throughput,0.067787473796752,catapult,LUT,6698,catapult_fpga_latency
Throughput,0.067787473796752,catapult,FF,1514,catapult_fpga_latency
Throughput,0.067787473796752,catapult,DSP,0,catapult_fpga_latency
Throughput,0.067787473796752,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.067787473796752,catapult,CLB,1094,catapult_fpga_latency
Throughput,0.067787473796752,catapult,LUT,6698,catapult_fpga_latency
Throughput,0.067787473796752,catapult,FF,1514,catapult_fpga_latency
Throughput,0.067787473796752,catapult,DSP,0,catapult_fpga_latency
Throughput,0.067787473796752,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.067787473796752,catapult,CLB,1094,catapult_fpga_latency
Throughput,0.067787473796752,catapult,LUT,6698,catapult_fpga_latency
Throughput,0.067787473796752,catapult,FF,1514,catapult_fpga_latency
Throughput,0.067787473796752,catapult,DSP,0,catapult_fpga_latency
Throughput,0.067787473796752,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.067787473796752,catapult,CLB,1094,catapult_fpga_latency
Throughput,0.067787473796752,catapult,LUT,6698,catapult_fpga_latency
Throughput,0.067787473796752,catapult,FF,1514,catapult_fpga_latency
Throughput,0.067787473796752,catapult,DSP,0,catapult_fpga_latency
Throughput,0.067787473796752,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.067787473796752,catapult,CLB,1094,catapult_fpga_latency
Throughput,0.067787473796752,catapult,LUT,6698,catapult_fpga_latency
Throughput,0.067787473796752,catapult,FF,1514,catapult_fpga_latency
Throughput,0.067787473796752,catapult,DSP,0,catapult_fpga_latency
Throughput,0.067787473796752,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06298973336634835,catapult,CLB,1208,catapult_fpga_latency
Throughput,0.06298973336634835,catapult,LUT,7443,catapult_fpga_latency
Throughput,0.06298973336634835,catapult,FF,1539,catapult_fpga_latency
Throughput,0.06298973336634835,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06298973336634835,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06352149310064478,catapult,CLB,1208,catapult_fpga_latency
Throughput,0.06352149310064478,catapult,LUT,7443,catapult_fpga_latency
Throughput,0.06352149310064478,catapult,FF,1539,catapult_fpga_latency
Throughput,0.06352149310064478,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06352149310064478,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06298973336634835,catapult,CLB,1208,catapult_fpga_latency
Throughput,0.06298973336634835,catapult,LUT,7443,catapult_fpga_latency
Throughput,0.06298973336634835,catapult,FF,1539,catapult_fpga_latency
Throughput,0.06298973336634835,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06298973336634835,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06298973336634835,catapult,CLB,1208,catapult_fpga_latency
Throughput,0.06298973336634835,catapult,LUT,7443,catapult_fpga_latency
Throughput,0.06298973336634835,catapult,FF,1539,catapult_fpga_latency
Throughput,0.06298973336634835,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06298973336634835,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06298973336634835,catapult,CLB,1208,catapult_fpga_latency
Throughput,0.06298973336634835,catapult,LUT,7443,catapult_fpga_latency
Throughput,0.06298973336634835,catapult,FF,1539,catapult_fpga_latency
Throughput,0.06298973336634835,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06298973336634835,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06298973336634835,catapult,CLB,1208,catapult_fpga_latency
Throughput,0.06298973336634835,catapult,LUT,7443,catapult_fpga_latency
Throughput,0.06298973336634835,catapult,FF,1539,catapult_fpga_latency
Throughput,0.06298973336634835,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06298973336634835,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06298973336634835,catapult,CLB,1208,catapult_fpga_latency
Throughput,0.06298973336634835,catapult,LUT,7443,catapult_fpga_latency
Throughput,0.06298973336634835,catapult,FF,1539,catapult_fpga_latency
Throughput,0.06298973336634835,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06298973336634835,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,CLB,1316,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,LUT,7274,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,FF,1500,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,CLB,1316,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,LUT,7274,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,FF,1500,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,CLB,1316,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,LUT,7274,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,FF,1500,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,CLB,1316,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,LUT,7274,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,FF,1500,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,CLB,1316,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,LUT,7274,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,FF,1500,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,CLB,1316,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,LUT,7274,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,FF,1500,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,CLB,1316,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,LUT,7274,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,FF,1500,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,CLB,1316,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,LUT,7274,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,FF,1500,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06642737753880455,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,CLB,353,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,LUT,2071,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,FF,1228,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,CLB,353,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,LUT,2071,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,FF,1228,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,CLB,353,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,LUT,2071,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,FF,1228,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,CLB,353,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,LUT,2071,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,FF,1228,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,CLB,353,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,LUT,2071,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,FF,1228,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,CLB,353,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,LUT,2071,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,FF,1228,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,CLB,353,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,LUT,2071,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,FF,1228,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,CLB,353,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,LUT,2071,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,FF,1228,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0848975748199614,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,CLB,353,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,LUT,2172,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,FF,1227,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,CLB,353,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,LUT,2172,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,FF,1227,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,CLB,353,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,LUT,2172,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,FF,1227,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,CLB,353,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,LUT,2172,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,FF,1227,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,CLB,353,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,LUT,2172,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,FF,1227,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,CLB,353,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,LUT,2172,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,FF,1227,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,CLB,353,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,LUT,2172,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,FF,1227,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,CLB,353,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,LUT,2172,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,FF,1227,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9339588366982314,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,CLB,508,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,LUT,3238,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,FF,1441,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,CLB,508,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,LUT,3238,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,FF,1441,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,CLB,508,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,LUT,3238,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,FF,1441,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,CLB,508,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,LUT,3238,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,FF,1441,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,CLB,508,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,LUT,3238,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,FF,1441,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,CLB,508,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,LUT,3238,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,FF,1441,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,CLB,508,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,LUT,3238,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,FF,1441,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,CLB,508,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,LUT,3238,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,FF,1441,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9274149421385818,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,CLB,302,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,LUT,1925,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,FF,1215,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,CLB,302,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,LUT,1925,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,FF,1215,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,CLB,302,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,LUT,1925,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,FF,1215,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,CLB,302,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,LUT,1925,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,FF,1215,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,CLB,302,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,LUT,1925,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,FF,1215,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,CLB,302,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,LUT,1925,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,FF,1215,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,CLB,302,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,LUT,1925,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,FF,1215,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,CLB,302,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,LUT,1925,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,FF,1215,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,DSP,0,catapult_fpga_latency
Throughput,0.9628985557484562,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,CLB,529,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,LUT,3108,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,FF,1245,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,CLB,529,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,LUT,3108,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,FF,1245,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,CLB,529,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,LUT,3108,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,FF,1245,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,CLB,529,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,LUT,3108,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,FF,1245,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,CLB,529,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,LUT,3108,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,FF,1245,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,CLB,529,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,LUT,3108,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,FF,1245,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,CLB,529,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,LUT,3108,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,FF,1245,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,CLB,529,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,LUT,3108,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,FF,1245,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4328046912566095,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,CLB,523,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,LUT,2979,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,FF,1234,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,CLB,523,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,LUT,2979,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,FF,1234,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,CLB,523,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,LUT,2979,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,FF,1234,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,CLB,523,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,LUT,2979,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,FF,1234,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,CLB,523,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,LUT,2979,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,FF,1234,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,CLB,523,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,LUT,2979,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,FF,1234,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,CLB,523,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,LUT,2979,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,FF,1234,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,CLB,523,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,LUT,2979,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,FF,1234,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4283710121336089,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,CLB,577,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,LUT,3538,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,FF,1454,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,CLB,577,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,LUT,3538,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,FF,1454,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,CLB,577,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,LUT,3538,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,FF,1454,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,CLB,577,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,LUT,3538,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,FF,1454,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,CLB,577,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,LUT,3538,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,FF,1454,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,CLB,577,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,LUT,3538,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,FF,1454,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,CLB,577,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,LUT,3538,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,FF,1454,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,CLB,577,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,LUT,3538,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,FF,1454,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4256626929635403,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,CLB,437,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,LUT,2759,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,FF,1226,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,CLB,437,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,LUT,2759,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,FF,1226,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,CLB,437,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,LUT,2759,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,FF,1226,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,CLB,437,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,LUT,2759,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,FF,1226,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,CLB,437,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,LUT,2759,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,FF,1226,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,CLB,437,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,LUT,2759,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,FF,1226,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,CLB,437,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,LUT,2759,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,FF,1226,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,CLB,437,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,LUT,2759,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,FF,1226,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4291578421085383,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2849590627810409,catapult,CLB,797,catapult_fpga_latency
Throughput,0.2849590627810409,catapult,LUT,5020,catapult_fpga_latency
Throughput,0.2849590627810409,catapult,FF,1356,catapult_fpga_latency
Throughput,0.2849590627810409,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2849590627810409,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2849590627810409,catapult,CLB,797,catapult_fpga_latency
Throughput,0.2849590627810409,catapult,LUT,5020,catapult_fpga_latency
Throughput,0.2849590627810409,catapult,FF,1356,catapult_fpga_latency
Throughput,0.2849590627810409,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2849590627810409,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2849590627810409,catapult,CLB,797,catapult_fpga_latency
Throughput,0.2849590627810409,catapult,LUT,5020,catapult_fpga_latency
Throughput,0.2849590627810409,catapult,FF,1356,catapult_fpga_latency
Throughput,0.2849590627810409,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2849590627810409,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2849590627810409,catapult,CLB,797,catapult_fpga_latency
Throughput,0.2849590627810409,catapult,LUT,5020,catapult_fpga_latency
Throughput,0.2849590627810409,catapult,FF,1356,catapult_fpga_latency
Throughput,0.2849590627810409,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2849590627810409,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2849590627810409,catapult,CLB,797,catapult_fpga_latency
Throughput,0.2849590627810409,catapult,LUT,5020,catapult_fpga_latency
Throughput,0.2849590627810409,catapult,FF,1356,catapult_fpga_latency
Throughput,0.2849590627810409,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2849590627810409,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2853601944786797,catapult,CLB,790,catapult_fpga_latency
Throughput,0.2853601944786797,catapult,LUT,5019,catapult_fpga_latency
Throughput,0.2853601944786797,catapult,FF,1360,catapult_fpga_latency
Throughput,0.2853601944786797,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2853601944786797,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2849590627810409,catapult,CLB,797,catapult_fpga_latency
Throughput,0.2849590627810409,catapult,LUT,5020,catapult_fpga_latency
Throughput,0.2849590627810409,catapult,FF,1356,catapult_fpga_latency
Throughput,0.2849590627810409,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2849590627810409,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2849590627810409,catapult,CLB,797,catapult_fpga_latency
Throughput,0.2849590627810409,catapult,LUT,5020,catapult_fpga_latency
Throughput,0.2849590627810409,catapult,FF,1356,catapult_fpga_latency
Throughput,0.2849590627810409,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2849590627810409,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,CLB,719,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,LUT,4823,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,FF,1342,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,DSP,0,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,CLB,719,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,LUT,4823,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,FF,1342,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,DSP,0,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,CLB,719,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,LUT,4823,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,FF,1342,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,DSP,0,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,CLB,719,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,LUT,4823,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,FF,1342,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,DSP,0,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,CLB,719,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,LUT,4823,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,FF,1342,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,DSP,0,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,CLB,719,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,LUT,4823,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,FF,1342,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,DSP,0,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,CLB,719,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,LUT,4823,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,FF,1342,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,DSP,0,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,CLB,719,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,LUT,4823,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,FF,1342,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,DSP,0,catapult_fpga_latency
Throughput,0.28067488838261373,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,CLB,943,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,LUT,6274,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,FF,1505,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,CLB,943,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,LUT,6274,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,FF,1505,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,CLB,943,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,LUT,6274,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,FF,1505,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,CLB,943,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,LUT,6274,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,FF,1505,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,CLB,943,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,LUT,6274,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,FF,1505,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,CLB,943,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,LUT,6274,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,FF,1505,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,CLB,943,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,LUT,6274,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,FF,1505,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,CLB,943,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,LUT,6274,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,FF,1505,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2798444288850942,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,CLB,729,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,LUT,4642,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,FF,1340,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,CLB,729,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,LUT,4642,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,FF,1340,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,CLB,729,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,LUT,4642,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,FF,1340,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,CLB,729,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,LUT,4642,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,FF,1340,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,CLB,729,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,LUT,4642,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,FF,1340,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,CLB,729,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,LUT,4642,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,FF,1340,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,CLB,729,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,LUT,4642,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,FF,1340,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,CLB,729,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,LUT,4642,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,FF,1340,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2939627978320832,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17243433657354695,catapult,CLB,873,catapult_fpga_latency
Throughput,0.17243433657354695,catapult,LUT,5794,catapult_fpga_latency
Throughput,0.17243433657354695,catapult,FF,1480,catapult_fpga_latency
Throughput,0.17243433657354695,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17243433657354695,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1707006356379569,catapult,CLB,886,catapult_fpga_latency
Throughput,0.1707006356379569,catapult,LUT,5775,catapult_fpga_latency
Throughput,0.1707006356379569,catapult,FF,1485,catapult_fpga_latency
Throughput,0.1707006356379569,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1707006356379569,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1707006356379569,catapult,CLB,886,catapult_fpga_latency
Throughput,0.1707006356379569,catapult,LUT,5775,catapult_fpga_latency
Throughput,0.1707006356379569,catapult,FF,1485,catapult_fpga_latency
Throughput,0.1707006356379569,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1707006356379569,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17243433657354695,catapult,CLB,873,catapult_fpga_latency
Throughput,0.17243433657354695,catapult,LUT,5794,catapult_fpga_latency
Throughput,0.17243433657354695,catapult,FF,1480,catapult_fpga_latency
Throughput,0.17243433657354695,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17243433657354695,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17243433657354695,catapult,CLB,873,catapult_fpga_latency
Throughput,0.17243433657354695,catapult,LUT,5794,catapult_fpga_latency
Throughput,0.17243433657354695,catapult,FF,1480,catapult_fpga_latency
Throughput,0.17243433657354695,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17243433657354695,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17243433657354695,catapult,CLB,873,catapult_fpga_latency
Throughput,0.17243433657354695,catapult,LUT,5794,catapult_fpga_latency
Throughput,0.17243433657354695,catapult,FF,1480,catapult_fpga_latency
Throughput,0.17243433657354695,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17243433657354695,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17243433657354695,catapult,CLB,873,catapult_fpga_latency
Throughput,0.17243433657354695,catapult,LUT,5794,catapult_fpga_latency
Throughput,0.17243433657354695,catapult,FF,1480,catapult_fpga_latency
Throughput,0.17243433657354695,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17243433657354695,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17243433657354695,catapult,CLB,873,catapult_fpga_latency
Throughput,0.17243433657354695,catapult,LUT,5794,catapult_fpga_latency
Throughput,0.17243433657354695,catapult,FF,1480,catapult_fpga_latency
Throughput,0.17243433657354695,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17243433657354695,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,CLB,871,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,LUT,5727,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,FF,1464,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,CLB,871,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,LUT,5727,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,FF,1464,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,CLB,871,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,LUT,5727,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,FF,1464,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,CLB,871,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,LUT,5727,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,FF,1464,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,CLB,871,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,LUT,5727,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,FF,1464,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,CLB,871,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,LUT,5727,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,FF,1464,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,CLB,871,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,LUT,5727,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,FF,1464,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,CLB,871,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,LUT,5727,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,FF,1464,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1636145196105909,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1602875687212915,catapult,CLB,1045,catapult_fpga_latency
Throughput,0.1602875687212915,catapult,LUT,6653,catapult_fpga_latency
Throughput,0.1602875687212915,catapult,FF,1510,catapult_fpga_latency
Throughput,0.1602875687212915,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1602875687212915,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1602875687212915,catapult,CLB,1045,catapult_fpga_latency
Throughput,0.1602875687212915,catapult,LUT,6653,catapult_fpga_latency
Throughput,0.1602875687212915,catapult,FF,1510,catapult_fpga_latency
Throughput,0.1602875687212915,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1602875687212915,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1602875687212915,catapult,CLB,1045,catapult_fpga_latency
Throughput,0.1602875687212915,catapult,LUT,6653,catapult_fpga_latency
Throughput,0.1602875687212915,catapult,FF,1510,catapult_fpga_latency
Throughput,0.1602875687212915,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1602875687212915,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1602875687212915,catapult,CLB,1045,catapult_fpga_latency
Throughput,0.1602875687212915,catapult,LUT,6653,catapult_fpga_latency
Throughput,0.1602875687212915,catapult,FF,1510,catapult_fpga_latency
Throughput,0.1602875687212915,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1602875687212915,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1602875687212915,catapult,CLB,1045,catapult_fpga_latency
Throughput,0.1602875687212915,catapult,LUT,6653,catapult_fpga_latency
Throughput,0.1602875687212915,catapult,FF,1510,catapult_fpga_latency
Throughput,0.1602875687212915,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1602875687212915,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1602875687212915,catapult,CLB,1045,catapult_fpga_latency
Throughput,0.1602875687212915,catapult,LUT,6653,catapult_fpga_latency
Throughput,0.1602875687212915,catapult,FF,1510,catapult_fpga_latency
Throughput,0.1602875687212915,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1602875687212915,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1642231898252567,catapult,CLB,1026,catapult_fpga_latency
Throughput,0.1642231898252567,catapult,LUT,6661,catapult_fpga_latency
Throughput,0.1642231898252567,catapult,FF,1505,catapult_fpga_latency
Throughput,0.1642231898252567,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1642231898252567,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1602875687212915,catapult,CLB,1045,catapult_fpga_latency
Throughput,0.1602875687212915,catapult,LUT,6653,catapult_fpga_latency
Throughput,0.1602875687212915,catapult,FF,1510,catapult_fpga_latency
Throughput,0.1602875687212915,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1602875687212915,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,CLB,890,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,LUT,5726,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,FF,1469,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,CLB,890,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,LUT,5726,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,FF,1469,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,CLB,890,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,LUT,5726,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,FF,1469,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,CLB,890,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,LUT,5726,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,FF,1469,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,CLB,890,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,LUT,5726,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,FF,1469,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,CLB,890,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,LUT,5726,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,FF,1469,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,CLB,890,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,LUT,5726,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,FF,1469,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,CLB,890,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,LUT,5726,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,FF,1469,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1717634315997651,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,CLB,455,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,LUT,2586,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,FF,1276,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,CLB,455,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,LUT,2586,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,FF,1276,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,CLB,455,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,LUT,2586,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,FF,1276,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,CLB,455,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,LUT,2586,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,FF,1276,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,CLB,455,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,LUT,2586,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,FF,1276,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,CLB,455,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,LUT,2586,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,FF,1276,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,CLB,455,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,LUT,2586,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,FF,1276,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,CLB,455,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,LUT,2586,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,FF,1276,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6005699408738894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,CLB,412,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,LUT,2697,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,FF,1270,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,CLB,412,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,LUT,2697,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,FF,1270,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,CLB,412,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,LUT,2697,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,FF,1270,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,CLB,412,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,LUT,2697,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,FF,1270,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,CLB,412,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,LUT,2697,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,FF,1270,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,CLB,412,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,LUT,2697,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,FF,1270,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,CLB,412,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,LUT,2697,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,FF,1270,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,CLB,412,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,LUT,2697,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,FF,1270,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5381818494942167,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,CLB,529,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,LUT,3007,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,FF,1476,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,CLB,529,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,LUT,3007,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,FF,1476,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,CLB,529,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,LUT,3007,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,FF,1476,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,CLB,529,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,LUT,3007,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,FF,1476,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,CLB,529,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,LUT,3007,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,FF,1476,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,CLB,529,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,LUT,3007,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,FF,1476,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,CLB,529,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,LUT,3007,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,FF,1476,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,CLB,529,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,LUT,3007,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,FF,1476,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5515795860395207,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.522928314894881,catapult,CLB,350,catapult_fpga_latency
Throughput,0.522928314894881,catapult,LUT,2251,catapult_fpga_latency
Throughput,0.522928314894881,catapult,FF,1248,catapult_fpga_latency
Throughput,0.522928314894881,catapult,DSP,0,catapult_fpga_latency
Throughput,0.522928314894881,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.522928314894881,catapult,CLB,350,catapult_fpga_latency
Throughput,0.522928314894881,catapult,LUT,2251,catapult_fpga_latency
Throughput,0.522928314894881,catapult,FF,1248,catapult_fpga_latency
Throughput,0.522928314894881,catapult,DSP,0,catapult_fpga_latency
Throughput,0.522928314894881,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.522928314894881,catapult,CLB,350,catapult_fpga_latency
Throughput,0.522928314894881,catapult,LUT,2251,catapult_fpga_latency
Throughput,0.522928314894881,catapult,FF,1248,catapult_fpga_latency
Throughput,0.522928314894881,catapult,DSP,0,catapult_fpga_latency
Throughput,0.522928314894881,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.522928314894881,catapult,CLB,350,catapult_fpga_latency
Throughput,0.522928314894881,catapult,LUT,2251,catapult_fpga_latency
Throughput,0.522928314894881,catapult,FF,1248,catapult_fpga_latency
Throughput,0.522928314894881,catapult,DSP,0,catapult_fpga_latency
Throughput,0.522928314894881,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.522928314894881,catapult,CLB,350,catapult_fpga_latency
Throughput,0.522928314894881,catapult,LUT,2251,catapult_fpga_latency
Throughput,0.522928314894881,catapult,FF,1248,catapult_fpga_latency
Throughput,0.522928314894881,catapult,DSP,0,catapult_fpga_latency
Throughput,0.522928314894881,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.522928314894881,catapult,CLB,350,catapult_fpga_latency
Throughput,0.522928314894881,catapult,LUT,2251,catapult_fpga_latency
Throughput,0.522928314894881,catapult,FF,1248,catapult_fpga_latency
Throughput,0.522928314894881,catapult,DSP,0,catapult_fpga_latency
Throughput,0.522928314894881,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.522928314894881,catapult,CLB,350,catapult_fpga_latency
Throughput,0.522928314894881,catapult,LUT,2251,catapult_fpga_latency
Throughput,0.522928314894881,catapult,FF,1248,catapult_fpga_latency
Throughput,0.522928314894881,catapult,DSP,0,catapult_fpga_latency
Throughput,0.522928314894881,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.522928314894881,catapult,CLB,350,catapult_fpga_latency
Throughput,0.522928314894881,catapult,LUT,2251,catapult_fpga_latency
Throughput,0.522928314894881,catapult,FF,1248,catapult_fpga_latency
Throughput,0.522928314894881,catapult,DSP,0,catapult_fpga_latency
Throughput,0.522928314894881,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,CLB,578,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,LUT,3513,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,FF,1281,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,CLB,578,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,LUT,3513,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,FF,1281,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,CLB,578,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,LUT,3513,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,FF,1281,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,CLB,578,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,LUT,3513,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,FF,1281,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,CLB,578,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,LUT,3513,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,FF,1281,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,CLB,578,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,LUT,3513,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,FF,1281,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,CLB,578,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,LUT,3513,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,FF,1281,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,CLB,578,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,LUT,3513,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,FF,1281,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3166955229070622,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,CLB,560,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,LUT,3452,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,FF,1272,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,CLB,560,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,LUT,3452,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,FF,1272,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,CLB,560,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,LUT,3452,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,FF,1272,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,CLB,560,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,LUT,3452,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,FF,1272,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,CLB,560,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,LUT,3452,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,FF,1272,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,CLB,560,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,LUT,3452,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,FF,1272,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,CLB,560,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,LUT,3452,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,FF,1272,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,CLB,560,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,LUT,3452,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,FF,1272,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3186266934610474,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.31152832368789724,catapult,CLB,705,catapult_fpga_latency
Throughput,0.31152832368789724,catapult,LUT,4226,catapult_fpga_latency
Throughput,0.31152832368789724,catapult,FF,1510,catapult_fpga_latency
Throughput,0.31152832368789724,catapult,DSP,0,catapult_fpga_latency
Throughput,0.31152832368789724,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.31152832368789724,catapult,CLB,705,catapult_fpga_latency
Throughput,0.31152832368789724,catapult,LUT,4226,catapult_fpga_latency
Throughput,0.31152832368789724,catapult,FF,1510,catapult_fpga_latency
Throughput,0.31152832368789724,catapult,DSP,0,catapult_fpga_latency
Throughput,0.31152832368789724,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.31152832368789724,catapult,CLB,705,catapult_fpga_latency
Throughput,0.31152832368789724,catapult,LUT,4226,catapult_fpga_latency
Throughput,0.31152832368789724,catapult,FF,1510,catapult_fpga_latency
Throughput,0.31152832368789724,catapult,DSP,0,catapult_fpga_latency
Throughput,0.31152832368789724,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.31152832368789724,catapult,CLB,705,catapult_fpga_latency
Throughput,0.31152832368789724,catapult,LUT,4226,catapult_fpga_latency
Throughput,0.31152832368789724,catapult,FF,1510,catapult_fpga_latency
Throughput,0.31152832368789724,catapult,DSP,0,catapult_fpga_latency
Throughput,0.31152832368789724,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.31296857263484174,catapult,CLB,709,catapult_fpga_latency
Throughput,0.31296857263484174,catapult,LUT,4220,catapult_fpga_latency
Throughput,0.31296857263484174,catapult,FF,1510,catapult_fpga_latency
Throughput,0.31296857263484174,catapult,DSP,0,catapult_fpga_latency
Throughput,0.31296857263484174,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.31152832368789724,catapult,CLB,705,catapult_fpga_latency
Throughput,0.31152832368789724,catapult,LUT,4226,catapult_fpga_latency
Throughput,0.31152832368789724,catapult,FF,1510,catapult_fpga_latency
Throughput,0.31152832368789724,catapult,DSP,0,catapult_fpga_latency
Throughput,0.31152832368789724,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.31152832368789724,catapult,CLB,705,catapult_fpga_latency
Throughput,0.31152832368789724,catapult,LUT,4226,catapult_fpga_latency
Throughput,0.31152832368789724,catapult,FF,1510,catapult_fpga_latency
Throughput,0.31152832368789724,catapult,DSP,0,catapult_fpga_latency
Throughput,0.31152832368789724,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.31152832368789724,catapult,CLB,705,catapult_fpga_latency
Throughput,0.31152832368789724,catapult,LUT,4226,catapult_fpga_latency
Throughput,0.31152832368789724,catapult,FF,1510,catapult_fpga_latency
Throughput,0.31152832368789724,catapult,DSP,0,catapult_fpga_latency
Throughput,0.31152832368789724,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,CLB,558,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,LUT,3426,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,FF,1268,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,DSP,0,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,CLB,558,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,LUT,3426,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,FF,1268,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,DSP,0,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,CLB,558,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,LUT,3426,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,FF,1268,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,DSP,0,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,CLB,558,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,LUT,3426,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,FF,1268,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,DSP,0,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,CLB,558,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,LUT,3426,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,FF,1268,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,DSP,0,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,CLB,558,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,LUT,3426,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,FF,1268,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,DSP,0,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,CLB,558,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,LUT,3426,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,FF,1268,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,DSP,0,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,CLB,558,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,LUT,3426,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,FF,1268,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,DSP,0,catapult_fpga_latency
Throughput,0.31723533214856514,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,CLB,1004,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,LUT,5319,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,FF,1454,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,CLB,1004,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,LUT,5319,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,FF,1454,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,CLB,1004,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,LUT,5319,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,FF,1454,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,CLB,1004,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,LUT,5319,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,FF,1454,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,CLB,1004,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,LUT,5319,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,FF,1454,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,CLB,1004,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,LUT,5319,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,FF,1454,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,CLB,1004,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,LUT,5319,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,FF,1454,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,CLB,1004,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,LUT,5319,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,FF,1454,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18566457800205233,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,CLB,868,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,LUT,5226,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,FF,1456,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,CLB,868,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,LUT,5226,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,FF,1456,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,CLB,868,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,LUT,5226,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,FF,1456,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,CLB,868,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,LUT,5226,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,FF,1456,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,CLB,868,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,LUT,5226,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,FF,1456,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,CLB,868,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,LUT,5226,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,FF,1456,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,CLB,868,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,LUT,5226,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,FF,1456,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,CLB,868,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,LUT,5226,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,FF,1456,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19701079461545856,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,CLB,983,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,LUT,6019,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,FF,1481,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,CLB,983,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,LUT,6019,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,FF,1481,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,CLB,983,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,LUT,6019,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,FF,1481,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,CLB,983,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,LUT,6019,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,FF,1481,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,CLB,983,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,LUT,6019,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,FF,1481,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,CLB,983,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,LUT,6019,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,FF,1481,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,CLB,983,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,LUT,6019,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,FF,1481,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,CLB,983,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,LUT,6019,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,FF,1481,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19592230818422338,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,CLB,894,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,LUT,5281,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,FF,1451,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,CLB,894,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,LUT,5281,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,FF,1451,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,CLB,894,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,LUT,5281,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,FF,1451,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,CLB,894,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,LUT,5281,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,FF,1451,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,CLB,894,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,LUT,5281,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,FF,1451,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,CLB,894,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,LUT,5281,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,FF,1451,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,CLB,894,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,LUT,5281,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,FF,1451,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,CLB,894,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,LUT,5281,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,FF,1451,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19592234656978175,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,CLB,925,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,LUT,5942,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,FF,1617,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,CLB,925,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,LUT,5942,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,FF,1617,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,CLB,925,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,LUT,5942,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,FF,1617,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,CLB,925,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,LUT,5942,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,FF,1617,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,CLB,925,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,LUT,5942,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,FF,1617,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,CLB,925,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,LUT,5942,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,FF,1617,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,CLB,925,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,LUT,5942,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,FF,1617,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,CLB,925,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,LUT,5942,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,FF,1617,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1276003841792367,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12829279494834292,catapult,CLB,975,catapult_fpga_latency
Throughput,0.12829279494834292,catapult,LUT,6099,catapult_fpga_latency
Throughput,0.12829279494834292,catapult,FF,1573,catapult_fpga_latency
Throughput,0.12829279494834292,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12829279494834292,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12799513413698066,catapult,CLB,995,catapult_fpga_latency
Throughput,0.12799513413698066,catapult,LUT,6090,catapult_fpga_latency
Throughput,0.12799513413698066,catapult,FF,1554,catapult_fpga_latency
Throughput,0.12799513413698066,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12799513413698066,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12799513413698066,catapult,CLB,995,catapult_fpga_latency
Throughput,0.12799513413698066,catapult,LUT,6090,catapult_fpga_latency
Throughput,0.12799513413698066,catapult,FF,1554,catapult_fpga_latency
Throughput,0.12799513413698066,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12799513413698066,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12799513413698066,catapult,CLB,995,catapult_fpga_latency
Throughput,0.12799513413698066,catapult,LUT,6090,catapult_fpga_latency
Throughput,0.12799513413698066,catapult,FF,1554,catapult_fpga_latency
Throughput,0.12799513413698066,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12799513413698066,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12799513413698066,catapult,CLB,995,catapult_fpga_latency
Throughput,0.12799513413698066,catapult,LUT,6090,catapult_fpga_latency
Throughput,0.12799513413698066,catapult,FF,1554,catapult_fpga_latency
Throughput,0.12799513413698066,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12799513413698066,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12799513413698066,catapult,CLB,995,catapult_fpga_latency
Throughput,0.12799513413698066,catapult,LUT,6090,catapult_fpga_latency
Throughput,0.12799513413698066,catapult,FF,1554,catapult_fpga_latency
Throughput,0.12799513413698066,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12799513413698066,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12799513413698066,catapult,CLB,995,catapult_fpga_latency
Throughput,0.12799513413698066,catapult,LUT,6090,catapult_fpga_latency
Throughput,0.12799513413698066,catapult,FF,1554,catapult_fpga_latency
Throughput,0.12799513413698066,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12799513413698066,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12799513413698066,catapult,CLB,995,catapult_fpga_latency
Throughput,0.12799513413698066,catapult,LUT,6090,catapult_fpga_latency
Throughput,0.12799513413698066,catapult,FF,1554,catapult_fpga_latency
Throughput,0.12799513413698066,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12799513413698066,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12859184344508864,catapult,CLB,1018,catapult_fpga_latency
Throughput,0.12859184344508864,catapult,LUT,6650,catapult_fpga_latency
Throughput,0.12859184344508864,catapult,FF,1581,catapult_fpga_latency
Throughput,0.12859184344508864,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12859184344508864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12859184344508864,catapult,CLB,1018,catapult_fpga_latency
Throughput,0.12859184344508864,catapult,LUT,6650,catapult_fpga_latency
Throughput,0.12859184344508864,catapult,FF,1581,catapult_fpga_latency
Throughput,0.12859184344508864,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12859184344508864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12859184344508864,catapult,CLB,1018,catapult_fpga_latency
Throughput,0.12859184344508864,catapult,LUT,6650,catapult_fpga_latency
Throughput,0.12859184344508864,catapult,FF,1581,catapult_fpga_latency
Throughput,0.12859184344508864,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12859184344508864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12859184344508864,catapult,CLB,1018,catapult_fpga_latency
Throughput,0.12859184344508864,catapult,LUT,6650,catapult_fpga_latency
Throughput,0.12859184344508864,catapult,FF,1581,catapult_fpga_latency
Throughput,0.12859184344508864,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12859184344508864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12859184344508864,catapult,CLB,1018,catapult_fpga_latency
Throughput,0.12859184344508864,catapult,LUT,6650,catapult_fpga_latency
Throughput,0.12859184344508864,catapult,FF,1581,catapult_fpga_latency
Throughput,0.12859184344508864,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12859184344508864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12859184344508864,catapult,CLB,1018,catapult_fpga_latency
Throughput,0.12859184344508864,catapult,LUT,6650,catapult_fpga_latency
Throughput,0.12859184344508864,catapult,FF,1581,catapult_fpga_latency
Throughput,0.12859184344508864,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12859184344508864,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1259495493965946,catapult,CLB,1022,catapult_fpga_latency
Throughput,0.1259495493965946,catapult,LUT,6652,catapult_fpga_latency
Throughput,0.1259495493965946,catapult,FF,1563,catapult_fpga_latency
Throughput,0.1259495493965946,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1259495493965946,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,CLB,855,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,LUT,5983,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,FF,1563,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,CLB,855,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,LUT,5983,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,FF,1563,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,CLB,855,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,LUT,5983,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,FF,1563,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,CLB,855,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,LUT,5983,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,FF,1563,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,CLB,855,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,LUT,5983,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,FF,1563,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,CLB,855,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,LUT,5983,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,FF,1563,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,CLB,855,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,LUT,5983,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,FF,1563,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,CLB,855,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,LUT,5983,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,FF,1563,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12701283591719778,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,CLB,400,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,LUT,2417,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,FF,1276,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,CLB,400,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,LUT,2417,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,FF,1276,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,CLB,400,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,LUT,2417,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,FF,1276,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,CLB,400,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,LUT,2417,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,FF,1276,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,CLB,400,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,LUT,2417,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,FF,1276,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,CLB,400,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,LUT,2417,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,FF,1276,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,CLB,400,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,LUT,2417,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,FF,1276,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,CLB,400,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,LUT,2417,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,FF,1276,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3695542030692955,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,CLB,360,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,LUT,2355,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,FF,1268,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,DSP,0,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,CLB,360,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,LUT,2355,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,FF,1268,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,DSP,0,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,CLB,360,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,LUT,2355,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,FF,1268,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,DSP,0,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,CLB,360,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,LUT,2355,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,FF,1268,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,DSP,0,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,CLB,360,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,LUT,2355,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,FF,1268,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,DSP,0,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,CLB,360,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,LUT,2355,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,FF,1268,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,DSP,0,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,CLB,360,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,LUT,2355,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,FF,1268,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,DSP,0,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,CLB,360,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,LUT,2355,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,FF,1268,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,DSP,0,catapult_fpga_latency
Throughput,0.38588792425483115,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,CLB,546,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,LUT,3469,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,FF,1500,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,CLB,546,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,LUT,3469,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,FF,1500,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,CLB,546,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,LUT,3469,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,FF,1500,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,CLB,546,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,LUT,3469,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,FF,1500,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,CLB,546,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,LUT,3469,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,FF,1500,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,CLB,546,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,LUT,3469,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,FF,1500,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,CLB,546,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,LUT,3469,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,FF,1500,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,CLB,546,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,LUT,3469,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,FF,1500,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3587369303167862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,CLB,301,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,LUT,1986,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,FF,1257,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,CLB,301,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,LUT,1986,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,FF,1257,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,CLB,301,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,LUT,1986,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,FF,1257,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,CLB,301,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,LUT,1986,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,FF,1257,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,CLB,301,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,LUT,1986,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,FF,1257,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,CLB,301,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,LUT,1986,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,FF,1257,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,CLB,301,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,LUT,1986,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,FF,1257,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,CLB,301,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,LUT,1986,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,FF,1257,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3543574807876233,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,CLB,583,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,LUT,3658,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,FF,1300,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,DSP,0,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,CLB,583,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,LUT,3658,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,FF,1300,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,DSP,0,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,CLB,583,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,LUT,3658,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,FF,1300,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,DSP,0,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,CLB,583,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,LUT,3658,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,FF,1300,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,DSP,0,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,CLB,583,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,LUT,3658,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,FF,1300,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,DSP,0,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,CLB,583,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,LUT,3658,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,FF,1300,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,DSP,0,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,CLB,583,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,LUT,3658,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,FF,1300,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,DSP,0,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,CLB,583,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,LUT,3658,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,FF,1300,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,DSP,0,catapult_fpga_latency
Throughput,0.20759300478003653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,CLB,629,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,LUT,3713,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,FF,1295,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,CLB,629,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,LUT,3713,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,FF,1295,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,CLB,629,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,LUT,3713,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,FF,1295,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,CLB,629,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,LUT,3713,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,FF,1295,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,CLB,629,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,LUT,3713,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,FF,1295,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,CLB,629,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,LUT,3713,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,FF,1295,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,CLB,629,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,LUT,3713,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,FF,1295,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,CLB,629,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,LUT,3713,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,FF,1295,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,DSP,0,catapult_fpga_latency
Throughput,0.21688897063193202,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2095426124809028,catapult,CLB,689,catapult_fpga_latency
Throughput,0.2095426124809028,catapult,LUT,4172,catapult_fpga_latency
Throughput,0.2095426124809028,catapult,FF,1520,catapult_fpga_latency
Throughput,0.2095426124809028,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2095426124809028,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20508470613617544,catapult,CLB,683,catapult_fpga_latency
Throughput,0.20508470613617544,catapult,LUT,4173,catapult_fpga_latency
Throughput,0.20508470613617544,catapult,FF,1520,catapult_fpga_latency
Throughput,0.20508470613617544,catapult,DSP,0,catapult_fpga_latency
Throughput,0.20508470613617544,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20508470613617544,catapult,CLB,683,catapult_fpga_latency
Throughput,0.20508470613617544,catapult,LUT,4173,catapult_fpga_latency
Throughput,0.20508470613617544,catapult,FF,1520,catapult_fpga_latency
Throughput,0.20508470613617544,catapult,DSP,0,catapult_fpga_latency
Throughput,0.20508470613617544,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2095426124809028,catapult,CLB,689,catapult_fpga_latency
Throughput,0.2095426124809028,catapult,LUT,4172,catapult_fpga_latency
Throughput,0.2095426124809028,catapult,FF,1520,catapult_fpga_latency
Throughput,0.2095426124809028,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2095426124809028,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2095426124809028,catapult,CLB,689,catapult_fpga_latency
Throughput,0.2095426124809028,catapult,LUT,4172,catapult_fpga_latency
Throughput,0.2095426124809028,catapult,FF,1520,catapult_fpga_latency
Throughput,0.2095426124809028,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2095426124809028,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2095426124809028,catapult,CLB,689,catapult_fpga_latency
Throughput,0.2095426124809028,catapult,LUT,4172,catapult_fpga_latency
Throughput,0.2095426124809028,catapult,FF,1520,catapult_fpga_latency
Throughput,0.2095426124809028,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2095426124809028,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2095426124809028,catapult,CLB,689,catapult_fpga_latency
Throughput,0.2095426124809028,catapult,LUT,4172,catapult_fpga_latency
Throughput,0.2095426124809028,catapult,FF,1520,catapult_fpga_latency
Throughput,0.2095426124809028,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2095426124809028,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2095426124809028,catapult,CLB,689,catapult_fpga_latency
Throughput,0.2095426124809028,catapult,LUT,4172,catapult_fpga_latency
Throughput,0.2095426124809028,catapult,FF,1520,catapult_fpga_latency
Throughput,0.2095426124809028,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2095426124809028,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,CLB,526,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,LUT,3339,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,FF,1282,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,DSP,0,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,CLB,526,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,LUT,3339,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,FF,1282,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,DSP,0,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,CLB,526,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,LUT,3339,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,FF,1282,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,DSP,0,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,CLB,526,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,LUT,3339,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,FF,1282,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,DSP,0,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,CLB,526,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,LUT,3339,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,FF,1282,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,DSP,0,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,CLB,526,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,LUT,3339,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,FF,1282,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,DSP,0,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,CLB,526,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,LUT,3339,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,FF,1282,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,DSP,0,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,CLB,526,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,LUT,3339,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,FF,1282,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,DSP,0,catapult_fpga_latency
Throughput,0.20800620024881702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,CLB,902,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,LUT,5811,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,FF,1467,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,CLB,902,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,LUT,5811,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,FF,1467,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,CLB,902,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,LUT,5811,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,FF,1467,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,CLB,902,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,LUT,5811,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,FF,1467,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,CLB,902,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,LUT,5811,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,FF,1467,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,CLB,902,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,LUT,5811,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,FF,1467,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,CLB,902,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,LUT,5811,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,FF,1467,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,CLB,902,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,LUT,5811,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,FF,1467,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12587300798097806,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,CLB,1005,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,LUT,6199,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,FF,1456,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,CLB,1005,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,LUT,6199,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,FF,1456,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,CLB,1005,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,LUT,6199,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,FF,1456,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,CLB,1005,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,LUT,6199,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,FF,1456,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,CLB,1005,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,LUT,6199,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,FF,1456,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,CLB,1005,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,LUT,6199,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,FF,1456,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,CLB,1005,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,LUT,6199,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,FF,1456,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,CLB,1005,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,LUT,6199,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,FF,1456,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12324839382693166,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,CLB,994,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,LUT,6587,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,FF,1625,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,CLB,994,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,LUT,6587,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,FF,1625,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,CLB,994,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,LUT,6587,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,FF,1625,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,CLB,994,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,LUT,6587,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,FF,1625,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,CLB,994,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,LUT,6587,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,FF,1625,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,CLB,994,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,LUT,6587,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,FF,1625,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,CLB,994,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,LUT,6587,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,FF,1625,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,CLB,994,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,LUT,6587,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,FF,1625,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12032136392447862,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,CLB,852,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,LUT,5657,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,FF,1453,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,CLB,852,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,LUT,5657,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,FF,1453,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,CLB,852,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,LUT,5657,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,FF,1453,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,CLB,852,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,LUT,5657,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,FF,1453,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,CLB,852,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,LUT,5657,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,FF,1453,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,CLB,852,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,LUT,5657,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,FF,1453,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,CLB,852,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,LUT,5657,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,FF,1453,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,CLB,852,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,LUT,5657,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,FF,1453,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12443763521704537,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,CLB,1027,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,LUT,6313,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,FF,1440,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,CLB,1027,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,LUT,6313,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,FF,1440,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,CLB,1027,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,LUT,6313,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,FF,1440,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,CLB,1027,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,LUT,6313,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,FF,1440,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,CLB,1027,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,LUT,6313,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,FF,1440,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,CLB,1027,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,LUT,6313,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,FF,1440,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,CLB,1027,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,LUT,6313,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,FF,1440,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,CLB,1027,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,LUT,6313,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,FF,1440,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08813141310260295,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08290048228184572,catapult,CLB,984,catapult_fpga_latency
Throughput,0.08290048228184572,catapult,LUT,6120,catapult_fpga_latency
Throughput,0.08290048228184572,catapult,FF,1428,catapult_fpga_latency
Throughput,0.08290048228184572,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08290048228184572,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08302524050336543,catapult,CLB,969,catapult_fpga_latency
Throughput,0.08302524050336543,catapult,LUT,6067,catapult_fpga_latency
Throughput,0.08302524050336543,catapult,FF,1425,catapult_fpga_latency
Throughput,0.08302524050336543,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08302524050336543,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08290048228184572,catapult,CLB,984,catapult_fpga_latency
Throughput,0.08290048228184572,catapult,LUT,6120,catapult_fpga_latency
Throughput,0.08290048228184572,catapult,FF,1428,catapult_fpga_latency
Throughput,0.08290048228184572,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08290048228184572,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08290048228184572,catapult,CLB,984,catapult_fpga_latency
Throughput,0.08290048228184572,catapult,LUT,6120,catapult_fpga_latency
Throughput,0.08290048228184572,catapult,FF,1428,catapult_fpga_latency
Throughput,0.08290048228184572,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08290048228184572,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08290048228184572,catapult,CLB,984,catapult_fpga_latency
Throughput,0.08290048228184572,catapult,LUT,6120,catapult_fpga_latency
Throughput,0.08290048228184572,catapult,FF,1428,catapult_fpga_latency
Throughput,0.08290048228184572,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08290048228184572,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08290048228184572,catapult,CLB,984,catapult_fpga_latency
Throughput,0.08290048228184572,catapult,LUT,6120,catapult_fpga_latency
Throughput,0.08290048228184572,catapult,FF,1428,catapult_fpga_latency
Throughput,0.08290048228184572,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08290048228184572,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08290048228184572,catapult,CLB,984,catapult_fpga_latency
Throughput,0.08290048228184572,catapult,LUT,6120,catapult_fpga_latency
Throughput,0.08290048228184572,catapult,FF,1428,catapult_fpga_latency
Throughput,0.08290048228184572,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08290048228184572,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08290048228184572,catapult,CLB,984,catapult_fpga_latency
Throughput,0.08290048228184572,catapult,LUT,6120,catapult_fpga_latency
Throughput,0.08290048228184572,catapult,FF,1428,catapult_fpga_latency
Throughput,0.08290048228184572,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08290048228184572,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,CLB,1129,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,LUT,7308,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,FF,1480,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,CLB,1129,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,LUT,7308,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,FF,1480,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,CLB,1129,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,LUT,7308,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,FF,1480,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,CLB,1129,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,LUT,7308,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,FF,1480,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,CLB,1129,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,LUT,7308,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,FF,1480,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,CLB,1129,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,LUT,7308,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,FF,1480,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,CLB,1129,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,LUT,7308,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,FF,1480,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,CLB,1129,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,LUT,7308,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,FF,1480,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08065829428194801,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,CLB,879,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,LUT,5851,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,FF,1423,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,CLB,879,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,LUT,5851,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,FF,1423,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,CLB,879,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,LUT,5851,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,FF,1423,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,CLB,879,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,LUT,5851,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,FF,1423,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,CLB,879,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,LUT,5851,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,FF,1423,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,CLB,879,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,LUT,5851,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,FF,1423,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,CLB,879,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,LUT,5851,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,FF,1423,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,CLB,879,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,LUT,5851,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,FF,1423,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08422942917294703,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,CLB,442,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,LUT,2610,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,FF,1340,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,CLB,442,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,LUT,2610,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,FF,1340,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,CLB,442,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,LUT,2610,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,FF,1340,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,CLB,442,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,LUT,2610,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,FF,1340,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,CLB,442,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,LUT,2610,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,FF,1340,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,CLB,442,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,LUT,2610,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,FF,1340,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,CLB,442,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,LUT,2610,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,FF,1340,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,CLB,442,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,LUT,2610,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,FF,1340,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5432577100492355,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,CLB,451,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,LUT,3080,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,FF,1322,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,CLB,451,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,LUT,3080,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,FF,1322,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,CLB,451,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,LUT,3080,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,FF,1322,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,CLB,451,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,LUT,3080,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,FF,1322,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,CLB,451,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,LUT,3080,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,FF,1322,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,CLB,451,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,LUT,3080,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,FF,1322,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,CLB,451,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,LUT,3080,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,FF,1322,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,CLB,451,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,LUT,3080,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,FF,1322,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5015661402730025,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,CLB,599,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,LUT,3845,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,FF,1561,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,CLB,599,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,LUT,3845,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,FF,1561,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,CLB,599,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,LUT,3845,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,FF,1561,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,CLB,599,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,LUT,3845,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,FF,1561,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,CLB,599,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,LUT,3845,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,FF,1561,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,CLB,599,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,LUT,3845,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,FF,1561,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,CLB,599,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,LUT,3845,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,FF,1561,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,CLB,599,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,LUT,3845,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,FF,1561,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5072074174012721,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,CLB,363,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,LUT,2485,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,FF,1318,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,CLB,363,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,LUT,2485,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,FF,1318,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,CLB,363,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,LUT,2485,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,FF,1318,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,CLB,363,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,LUT,2485,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,FF,1318,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,CLB,363,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,LUT,2485,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,FF,1318,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,CLB,363,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,LUT,2485,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,FF,1318,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,CLB,363,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,LUT,2485,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,FF,1318,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,CLB,363,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,LUT,2485,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,FF,1318,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5452886785528693,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,CLB,626,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,LUT,3866,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,FF,1366,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,CLB,626,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,LUT,3866,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,FF,1366,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,CLB,626,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,LUT,3866,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,FF,1366,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,CLB,626,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,LUT,3866,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,FF,1366,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,CLB,626,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,LUT,3866,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,FF,1366,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,CLB,626,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,LUT,3866,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,FF,1366,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,CLB,626,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,LUT,3866,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,FF,1366,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,CLB,626,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,LUT,3866,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,FF,1366,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3111733319475748,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,CLB,620,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,LUT,3833,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,FF,1356,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,DSP,0,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,CLB,620,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,LUT,3833,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,FF,1356,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,DSP,0,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,CLB,620,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,LUT,3833,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,FF,1356,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,DSP,0,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,CLB,620,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,LUT,3833,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,FF,1356,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,DSP,0,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,CLB,620,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,LUT,3833,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,FF,1356,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,DSP,0,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,CLB,620,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,LUT,3833,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,FF,1356,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,DSP,0,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,CLB,620,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,LUT,3833,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,FF,1356,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,DSP,0,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,CLB,620,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,LUT,3833,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,FF,1356,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,DSP,0,catapult_fpga_latency
Throughput,0.30747745190975784,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,CLB,748,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,LUT,4744,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,FF,1584,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,DSP,0,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,CLB,748,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,LUT,4744,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,FF,1584,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,DSP,0,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,CLB,748,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,LUT,4744,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,FF,1584,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,DSP,0,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,CLB,748,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,LUT,4744,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,FF,1584,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,DSP,0,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,CLB,748,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,LUT,4744,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,FF,1584,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,DSP,0,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,CLB,748,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,LUT,4744,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,FF,1584,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,DSP,0,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,CLB,748,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,LUT,4744,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,FF,1584,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,DSP,0,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,CLB,748,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,LUT,4744,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,FF,1584,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,DSP,0,catapult_fpga_latency
Throughput,0.30383712871482665,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,CLB,534,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,LUT,3650,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,FF,1349,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,CLB,534,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,LUT,3650,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,FF,1349,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,CLB,534,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,LUT,3650,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,FF,1349,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,CLB,534,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,LUT,3650,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,FF,1349,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,CLB,534,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,LUT,3650,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,FF,1349,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,CLB,534,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,LUT,3650,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,FF,1349,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,CLB,534,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,LUT,3650,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,FF,1349,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,CLB,534,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,LUT,3650,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,FF,1349,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3237978115801106,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,CLB,1019,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,LUT,6375,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,FF,1370,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,CLB,1019,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,LUT,6375,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,FF,1370,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,CLB,1019,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,LUT,6375,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,FF,1370,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,CLB,1019,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,LUT,6375,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,FF,1370,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,CLB,1019,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,LUT,6375,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,FF,1370,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,CLB,1019,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,LUT,6375,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,FF,1370,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,CLB,1019,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,LUT,6375,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,FF,1370,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,CLB,1019,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,LUT,6375,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,FF,1370,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18083679696078445,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,CLB,988,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,LUT,6227,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,FF,1363,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,CLB,988,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,LUT,6227,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,FF,1363,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,CLB,988,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,LUT,6227,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,FF,1363,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,CLB,988,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,LUT,6227,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,FF,1363,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,CLB,988,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,LUT,6227,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,FF,1363,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,CLB,988,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,LUT,6227,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,FF,1363,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,CLB,988,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,LUT,6227,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,FF,1363,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,CLB,988,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,LUT,6227,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,FF,1363,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17561032490368653,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,CLB,1118,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,LUT,7022,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,FF,1519,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,CLB,1118,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,LUT,7022,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,FF,1519,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,CLB,1118,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,LUT,7022,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,FF,1519,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,CLB,1118,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,LUT,7022,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,FF,1519,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,CLB,1118,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,LUT,7022,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,FF,1519,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,CLB,1118,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,LUT,7022,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,FF,1519,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,CLB,1118,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,LUT,7022,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,FF,1519,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,CLB,1118,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,LUT,7022,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,FF,1519,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18803191879427916,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,CLB,955,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,LUT,6069,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,FF,1365,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,CLB,955,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,LUT,6069,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,FF,1365,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,CLB,955,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,LUT,6069,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,FF,1365,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,CLB,955,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,LUT,6069,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,FF,1365,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,CLB,955,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,LUT,6069,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,FF,1365,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,CLB,955,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,LUT,6069,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,FF,1365,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,CLB,955,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,LUT,6069,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,FF,1365,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,CLB,955,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,LUT,6069,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,FF,1365,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1710894135516845,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,CLB,1109,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,LUT,6882,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,FF,1502,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,CLB,1109,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,LUT,6882,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,FF,1502,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,CLB,1109,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,LUT,6882,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,FF,1502,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,CLB,1109,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,LUT,6882,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,FF,1502,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,CLB,1109,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,LUT,6882,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,FF,1502,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,CLB,1109,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,LUT,6882,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,FF,1502,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,CLB,1109,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,LUT,6882,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,FF,1502,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,CLB,1109,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,LUT,6882,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,FF,1502,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12902862861405962,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,CLB,1291,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,LUT,7206,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,FF,1480,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,CLB,1291,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,LUT,7206,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,FF,1480,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,CLB,1291,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,LUT,7206,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,FF,1480,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,CLB,1291,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,LUT,7206,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,FF,1480,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,CLB,1291,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,LUT,7206,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,FF,1480,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,CLB,1291,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,LUT,7206,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,FF,1480,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,CLB,1291,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,LUT,7206,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,FF,1480,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,CLB,1291,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,LUT,7206,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,FF,1480,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12832794462905844,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,CLB,1286,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,LUT,8076,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,FF,1525,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,CLB,1286,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,LUT,8076,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,FF,1525,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,CLB,1286,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,LUT,8076,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,FF,1525,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,CLB,1286,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,LUT,8076,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,FF,1525,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,CLB,1286,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,LUT,8076,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,FF,1525,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,CLB,1286,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,LUT,8076,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,FF,1525,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,CLB,1286,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,LUT,8076,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,FF,1525,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,CLB,1286,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,LUT,8076,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,FF,1525,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1330770092698783,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12588641344446755,catapult,CLB,1031,catapult_fpga_latency
Throughput,0.12588641344446755,catapult,LUT,6893,catapult_fpga_latency
Throughput,0.12588641344446755,catapult,FF,1476,catapult_fpga_latency
Throughput,0.12588641344446755,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12588641344446755,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12484131108844271,catapult,CLB,1044,catapult_fpga_latency
Throughput,0.12484131108844271,catapult,LUT,6905,catapult_fpga_latency
Throughput,0.12484131108844271,catapult,FF,1487,catapult_fpga_latency
Throughput,0.12484131108844271,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12484131108844271,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12588641344446755,catapult,CLB,1031,catapult_fpga_latency
Throughput,0.12588641344446755,catapult,LUT,6893,catapult_fpga_latency
Throughput,0.12588641344446755,catapult,FF,1476,catapult_fpga_latency
Throughput,0.12588641344446755,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12588641344446755,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12588641344446755,catapult,CLB,1031,catapult_fpga_latency
Throughput,0.12588641344446755,catapult,LUT,6893,catapult_fpga_latency
Throughput,0.12588641344446755,catapult,FF,1476,catapult_fpga_latency
Throughput,0.12588641344446755,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12588641344446755,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12588641344446755,catapult,CLB,1031,catapult_fpga_latency
Throughput,0.12588641344446755,catapult,LUT,6893,catapult_fpga_latency
Throughput,0.12588641344446755,catapult,FF,1476,catapult_fpga_latency
Throughput,0.12588641344446755,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12588641344446755,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12588641344446755,catapult,CLB,1031,catapult_fpga_latency
Throughput,0.12588641344446755,catapult,LUT,6893,catapult_fpga_latency
Throughput,0.12588641344446755,catapult,FF,1476,catapult_fpga_latency
Throughput,0.12588641344446755,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12588641344446755,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12588641344446755,catapult,CLB,1031,catapult_fpga_latency
Throughput,0.12588641344446755,catapult,LUT,6893,catapult_fpga_latency
Throughput,0.12588641344446755,catapult,FF,1476,catapult_fpga_latency
Throughput,0.12588641344446755,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12588641344446755,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12588641344446755,catapult,CLB,1031,catapult_fpga_latency
Throughput,0.12588641344446755,catapult,LUT,6893,catapult_fpga_latency
Throughput,0.12588641344446755,catapult,FF,1476,catapult_fpga_latency
Throughput,0.12588641344446755,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12588641344446755,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.580243167818664,catapult,CLB,372,catapult_fpga_latency
Throughput,1.580243167818664,catapult,LUT,2166,catapult_fpga_latency
Throughput,1.580243167818664,catapult,FF,1214,catapult_fpga_latency
Throughput,1.580243167818664,catapult,DSP,0,catapult_fpga_latency
Throughput,1.580243167818664,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.580243167818664,catapult,CLB,372,catapult_fpga_latency
Throughput,1.580243167818664,catapult,LUT,2166,catapult_fpga_latency
Throughput,1.580243167818664,catapult,FF,1214,catapult_fpga_latency
Throughput,1.580243167818664,catapult,DSP,0,catapult_fpga_latency
Throughput,1.580243167818664,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.580243167818664,catapult,CLB,372,catapult_fpga_latency
Throughput,1.580243167818664,catapult,LUT,2166,catapult_fpga_latency
Throughput,1.580243167818664,catapult,FF,1214,catapult_fpga_latency
Throughput,1.580243167818664,catapult,DSP,0,catapult_fpga_latency
Throughput,1.580243167818664,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.580243167818664,catapult,CLB,372,catapult_fpga_latency
Throughput,1.580243167818664,catapult,LUT,2166,catapult_fpga_latency
Throughput,1.580243167818664,catapult,FF,1214,catapult_fpga_latency
Throughput,1.580243167818664,catapult,DSP,0,catapult_fpga_latency
Throughput,1.580243167818664,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.580243167818664,catapult,CLB,372,catapult_fpga_latency
Throughput,1.580243167818664,catapult,LUT,2166,catapult_fpga_latency
Throughput,1.580243167818664,catapult,FF,1214,catapult_fpga_latency
Throughput,1.580243167818664,catapult,DSP,0,catapult_fpga_latency
Throughput,1.580243167818664,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.580243167818664,catapult,CLB,372,catapult_fpga_latency
Throughput,1.580243167818664,catapult,LUT,2166,catapult_fpga_latency
Throughput,1.580243167818664,catapult,FF,1214,catapult_fpga_latency
Throughput,1.580243167818664,catapult,DSP,0,catapult_fpga_latency
Throughput,1.580243167818664,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.580243167818664,catapult,CLB,372,catapult_fpga_latency
Throughput,1.580243167818664,catapult,LUT,2166,catapult_fpga_latency
Throughput,1.580243167818664,catapult,FF,1214,catapult_fpga_latency
Throughput,1.580243167818664,catapult,DSP,0,catapult_fpga_latency
Throughput,1.580243167818664,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.580243167818664,catapult,CLB,372,catapult_fpga_latency
Throughput,1.580243167818664,catapult,LUT,2166,catapult_fpga_latency
Throughput,1.580243167818664,catapult,FF,1214,catapult_fpga_latency
Throughput,1.580243167818664,catapult,DSP,0,catapult_fpga_latency
Throughput,1.580243167818664,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.761527878820974,catapult,CLB,381,catapult_fpga_latency
Throughput,1.761527878820974,catapult,LUT,2087,catapult_fpga_latency
Throughput,1.761527878820974,catapult,FF,1204,catapult_fpga_latency
Throughput,1.761527878820974,catapult,DSP,0,catapult_fpga_latency
Throughput,1.761527878820974,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.761527878820974,catapult,CLB,381,catapult_fpga_latency
Throughput,1.761527878820974,catapult,LUT,2087,catapult_fpga_latency
Throughput,1.761527878820974,catapult,FF,1204,catapult_fpga_latency
Throughput,1.761527878820974,catapult,DSP,0,catapult_fpga_latency
Throughput,1.761527878820974,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.761527878820974,catapult,CLB,381,catapult_fpga_latency
Throughput,1.761527878820974,catapult,LUT,2087,catapult_fpga_latency
Throughput,1.761527878820974,catapult,FF,1204,catapult_fpga_latency
Throughput,1.761527878820974,catapult,DSP,0,catapult_fpga_latency
Throughput,1.761527878820974,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.761527878820974,catapult,CLB,381,catapult_fpga_latency
Throughput,1.761527878820974,catapult,LUT,2087,catapult_fpga_latency
Throughput,1.761527878820974,catapult,FF,1204,catapult_fpga_latency
Throughput,1.761527878820974,catapult,DSP,0,catapult_fpga_latency
Throughput,1.761527878820974,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.761527878820974,catapult,CLB,381,catapult_fpga_latency
Throughput,1.761527878820974,catapult,LUT,2087,catapult_fpga_latency
Throughput,1.761527878820974,catapult,FF,1204,catapult_fpga_latency
Throughput,1.761527878820974,catapult,DSP,0,catapult_fpga_latency
Throughput,1.761527878820974,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.761527878820974,catapult,CLB,381,catapult_fpga_latency
Throughput,1.761527878820974,catapult,LUT,2087,catapult_fpga_latency
Throughput,1.761527878820974,catapult,FF,1204,catapult_fpga_latency
Throughput,1.761527878820974,catapult,DSP,0,catapult_fpga_latency
Throughput,1.761527878820974,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.761527878820974,catapult,CLB,381,catapult_fpga_latency
Throughput,1.761527878820974,catapult,LUT,2087,catapult_fpga_latency
Throughput,1.761527878820974,catapult,FF,1204,catapult_fpga_latency
Throughput,1.761527878820974,catapult,DSP,0,catapult_fpga_latency
Throughput,1.761527878820974,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.761527878820974,catapult,CLB,381,catapult_fpga_latency
Throughput,1.761527878820974,catapult,LUT,2087,catapult_fpga_latency
Throughput,1.761527878820974,catapult,FF,1204,catapult_fpga_latency
Throughput,1.761527878820974,catapult,DSP,0,catapult_fpga_latency
Throughput,1.761527878820974,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,CLB,429,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,LUT,2604,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,FF,1427,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,CLB,429,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,LUT,2604,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,FF,1427,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,CLB,429,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,LUT,2604,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,FF,1427,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,CLB,429,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,LUT,2604,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,FF,1427,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,CLB,429,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,LUT,2604,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,FF,1427,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,CLB,429,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,LUT,2604,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,FF,1427,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,CLB,429,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,LUT,2604,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,FF,1427,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,CLB,429,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,LUT,2604,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,FF,1427,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,DSP,0,catapult_fpga_latency
Throughput,1.6609529883866165,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,CLB,315,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,LUT,1923,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,FF,1197,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,CLB,315,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,LUT,1923,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,FF,1197,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,CLB,315,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,LUT,1923,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,FF,1197,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,CLB,315,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,LUT,1923,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,FF,1197,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,CLB,315,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,LUT,1923,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,FF,1197,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,CLB,315,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,LUT,1923,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,FF,1197,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,CLB,315,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,LUT,1923,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,FF,1197,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,CLB,315,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,LUT,1923,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,FF,1197,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,DSP,0,catapult_fpga_latency
Throughput,1.5793022958317475,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,CLB,485,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,LUT,2918,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,FF,1227,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,CLB,485,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,LUT,2918,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,FF,1227,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,CLB,485,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,LUT,2918,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,FF,1227,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,CLB,485,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,LUT,2918,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,FF,1227,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,CLB,485,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,LUT,2918,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,FF,1227,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,CLB,485,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,LUT,2918,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,FF,1227,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,CLB,485,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,LUT,2918,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,FF,1227,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,CLB,485,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,LUT,2918,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,FF,1227,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8627561954522396,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,CLB,485,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,LUT,2924,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,FF,1216,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,CLB,485,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,LUT,2924,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,FF,1216,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,CLB,485,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,LUT,2924,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,FF,1216,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,CLB,485,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,LUT,2924,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,FF,1216,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,CLB,485,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,LUT,2924,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,FF,1216,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,CLB,485,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,LUT,2924,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,FF,1216,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,CLB,485,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,LUT,2924,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,FF,1216,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,CLB,485,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,LUT,2924,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,FF,1216,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8669943905462931,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,CLB,605,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,LUT,3719,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,FF,1447,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,CLB,605,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,LUT,3719,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,FF,1447,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,CLB,605,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,LUT,3719,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,FF,1447,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,CLB,605,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,LUT,3719,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,FF,1447,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,CLB,605,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,LUT,3719,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,FF,1447,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,CLB,605,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,LUT,3719,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,FF,1447,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,CLB,605,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,LUT,3719,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,FF,1447,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,CLB,605,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,LUT,3719,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,FF,1447,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8404830424141363,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,CLB,470,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,LUT,2810,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,FF,1210,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,CLB,470,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,LUT,2810,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,FF,1210,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,CLB,470,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,LUT,2810,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,FF,1210,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,CLB,470,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,LUT,2810,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,FF,1210,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,CLB,470,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,LUT,2810,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,FF,1210,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,CLB,470,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,LUT,2810,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,FF,1210,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,CLB,470,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,LUT,2810,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,FF,1210,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,CLB,470,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,LUT,2810,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,FF,1210,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,DSP,0,catapult_fpga_latency
Throughput,0.8865405414989628,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,CLB,723,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,FF,1364,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,CLB,723,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,FF,1364,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,CLB,723,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,FF,1364,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,CLB,723,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,FF,1364,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,CLB,723,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,FF,1364,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,CLB,723,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,FF,1364,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,CLB,723,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,FF,1364,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,CLB,723,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,FF,1364,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5700607513742739,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5787237982800328,catapult,CLB,687,catapult_fpga_latency
Throughput,0.5787237982800328,catapult,LUT,4332,catapult_fpga_latency
Throughput,0.5787237982800328,catapult,FF,1321,catapult_fpga_latency
Throughput,0.5787237982800328,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5787237982800328,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5787237982800328,catapult,CLB,687,catapult_fpga_latency
Throughput,0.5787237982800328,catapult,LUT,4332,catapult_fpga_latency
Throughput,0.5787237982800328,catapult,FF,1321,catapult_fpga_latency
Throughput,0.5787237982800328,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5787237982800328,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.581332483812797,catapult,CLB,684,catapult_fpga_latency
Throughput,0.581332483812797,catapult,LUT,4333,catapult_fpga_latency
Throughput,0.581332483812797,catapult,FF,1321,catapult_fpga_latency
Throughput,0.581332483812797,catapult,DSP,0,catapult_fpga_latency
Throughput,0.581332483812797,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5787237982800328,catapult,CLB,687,catapult_fpga_latency
Throughput,0.5787237982800328,catapult,LUT,4332,catapult_fpga_latency
Throughput,0.5787237982800328,catapult,FF,1321,catapult_fpga_latency
Throughput,0.5787237982800328,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5787237982800328,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5787237982800328,catapult,CLB,687,catapult_fpga_latency
Throughput,0.5787237982800328,catapult,LUT,4332,catapult_fpga_latency
Throughput,0.5787237982800328,catapult,FF,1321,catapult_fpga_latency
Throughput,0.5787237982800328,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5787237982800328,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5787237982800328,catapult,CLB,687,catapult_fpga_latency
Throughput,0.5787237982800328,catapult,LUT,4332,catapult_fpga_latency
Throughput,0.5787237982800328,catapult,FF,1321,catapult_fpga_latency
Throughput,0.5787237982800328,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5787237982800328,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5787237982800328,catapult,CLB,687,catapult_fpga_latency
Throughput,0.5787237982800328,catapult,LUT,4332,catapult_fpga_latency
Throughput,0.5787237982800328,catapult,FF,1321,catapult_fpga_latency
Throughput,0.5787237982800328,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5787237982800328,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5787237982800328,catapult,CLB,687,catapult_fpga_latency
Throughput,0.5787237982800328,catapult,LUT,4332,catapult_fpga_latency
Throughput,0.5787237982800328,catapult,FF,1321,catapult_fpga_latency
Throughput,0.5787237982800328,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5787237982800328,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,CLB,831,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,LUT,5337,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,FF,1493,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,CLB,831,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,LUT,5337,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,FF,1493,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,CLB,831,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,LUT,5337,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,FF,1493,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,CLB,831,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,LUT,5337,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,FF,1493,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,CLB,831,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,LUT,5337,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,FF,1493,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,CLB,831,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,LUT,5337,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,FF,1493,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,CLB,831,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,LUT,5337,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,FF,1493,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,CLB,831,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,LUT,5337,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,FF,1493,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5777221110428115,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,CLB,712,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,LUT,4496,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,FF,1321,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,CLB,712,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,LUT,4496,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,FF,1321,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,CLB,712,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,LUT,4496,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,FF,1321,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,CLB,712,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,LUT,4496,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,FF,1321,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,CLB,712,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,LUT,4496,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,FF,1321,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,CLB,712,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,LUT,4496,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,FF,1321,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,CLB,712,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,LUT,4496,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,FF,1321,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,CLB,712,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,LUT,4496,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,FF,1321,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,DSP,0,catapult_fpga_latency
Throughput,0.5730547370423729,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,CLB,822,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,LUT,5370,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,FF,1423,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,DSP,0,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,CLB,822,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,LUT,5370,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,FF,1423,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,DSP,0,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,CLB,822,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,LUT,5370,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,FF,1423,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,DSP,0,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,CLB,822,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,LUT,5370,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,FF,1423,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,DSP,0,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,CLB,822,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,LUT,5370,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,FF,1423,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,DSP,0,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,CLB,822,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,LUT,5370,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,FF,1423,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,DSP,0,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,CLB,822,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,LUT,5370,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,FF,1423,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,DSP,0,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,CLB,822,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,LUT,5370,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,FF,1423,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,DSP,0,catapult_fpga_latency
Throughput,0.36416168341749716,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,CLB,829,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,LUT,5348,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,FF,1396,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,CLB,829,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,LUT,5348,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,FF,1396,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,CLB,829,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,LUT,5348,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,FF,1396,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,CLB,829,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,LUT,5348,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,FF,1396,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,CLB,829,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,LUT,5348,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,FF,1396,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,CLB,829,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,LUT,5348,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,FF,1396,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,CLB,829,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,LUT,5348,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,FF,1396,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,CLB,829,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,LUT,5348,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,FF,1396,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3508458015160047,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,CLB,911,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,LUT,5858,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,FF,1431,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,CLB,911,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,LUT,5858,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,FF,1431,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,CLB,911,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,LUT,5858,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,FF,1431,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,CLB,911,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,LUT,5858,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,FF,1431,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,CLB,911,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,LUT,5858,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,FF,1431,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,CLB,911,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,LUT,5858,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,FF,1431,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,CLB,911,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,LUT,5858,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,FF,1431,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,CLB,911,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,LUT,5858,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,FF,1431,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3550797171719037,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,CLB,766,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,LUT,4952,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,FF,1415,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,DSP,0,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,CLB,766,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,LUT,4952,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,FF,1415,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,DSP,0,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,CLB,766,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,LUT,4952,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,FF,1415,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,DSP,0,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,CLB,766,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,LUT,4952,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,FF,1415,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,DSP,0,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,CLB,766,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,LUT,4952,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,FF,1415,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,DSP,0,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,CLB,766,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,LUT,4952,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,FF,1415,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,DSP,0,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,CLB,766,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,LUT,4952,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,FF,1415,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,DSP,0,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,CLB,766,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,LUT,4952,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,FF,1415,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,DSP,0,catapult_fpga_latency
Throughput,0.34562586276855994,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.091784106243695,catapult,CLB,399,catapult_fpga_latency
Throughput,1.091784106243695,catapult,LUT,2474,catapult_fpga_latency
Throughput,1.091784106243695,catapult,FF,1236,catapult_fpga_latency
Throughput,1.091784106243695,catapult,DSP,0,catapult_fpga_latency
Throughput,1.091784106243695,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.091784106243695,catapult,CLB,399,catapult_fpga_latency
Throughput,1.091784106243695,catapult,LUT,2474,catapult_fpga_latency
Throughput,1.091784106243695,catapult,FF,1236,catapult_fpga_latency
Throughput,1.091784106243695,catapult,DSP,0,catapult_fpga_latency
Throughput,1.091784106243695,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.091784106243695,catapult,CLB,399,catapult_fpga_latency
Throughput,1.091784106243695,catapult,LUT,2474,catapult_fpga_latency
Throughput,1.091784106243695,catapult,FF,1236,catapult_fpga_latency
Throughput,1.091784106243695,catapult,DSP,0,catapult_fpga_latency
Throughput,1.091784106243695,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.091784106243695,catapult,CLB,399,catapult_fpga_latency
Throughput,1.091784106243695,catapult,LUT,2474,catapult_fpga_latency
Throughput,1.091784106243695,catapult,FF,1236,catapult_fpga_latency
Throughput,1.091784106243695,catapult,DSP,0,catapult_fpga_latency
Throughput,1.091784106243695,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.091784106243695,catapult,CLB,399,catapult_fpga_latency
Throughput,1.091784106243695,catapult,LUT,2474,catapult_fpga_latency
Throughput,1.091784106243695,catapult,FF,1236,catapult_fpga_latency
Throughput,1.091784106243695,catapult,DSP,0,catapult_fpga_latency
Throughput,1.091784106243695,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.091784106243695,catapult,CLB,399,catapult_fpga_latency
Throughput,1.091784106243695,catapult,LUT,2474,catapult_fpga_latency
Throughput,1.091784106243695,catapult,FF,1236,catapult_fpga_latency
Throughput,1.091784106243695,catapult,DSP,0,catapult_fpga_latency
Throughput,1.091784106243695,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.091784106243695,catapult,CLB,399,catapult_fpga_latency
Throughput,1.091784106243695,catapult,LUT,2474,catapult_fpga_latency
Throughput,1.091784106243695,catapult,FF,1236,catapult_fpga_latency
Throughput,1.091784106243695,catapult,DSP,0,catapult_fpga_latency
Throughput,1.091784106243695,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.091784106243695,catapult,CLB,399,catapult_fpga_latency
Throughput,1.091784106243695,catapult,LUT,2474,catapult_fpga_latency
Throughput,1.091784106243695,catapult,FF,1236,catapult_fpga_latency
Throughput,1.091784106243695,catapult,DSP,0,catapult_fpga_latency
Throughput,1.091784106243695,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,CLB,423,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,LUT,2467,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,FF,1230,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,CLB,423,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,LUT,2467,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,FF,1230,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,CLB,423,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,LUT,2467,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,FF,1230,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,CLB,423,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,LUT,2467,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,FF,1230,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,CLB,423,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,LUT,2467,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,FF,1230,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,CLB,423,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,LUT,2467,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,FF,1230,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,CLB,423,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,LUT,2467,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,FF,1230,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,CLB,423,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,LUT,2467,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,FF,1230,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0629059636464901,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.061996149201963,catapult,CLB,507,catapult_fpga_latency
Throughput,1.061996149201963,catapult,LUT,3080,catapult_fpga_latency
Throughput,1.061996149201963,catapult,FF,1448,catapult_fpga_latency
Throughput,1.061996149201963,catapult,DSP,0,catapult_fpga_latency
Throughput,1.061996149201963,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.061996149201963,catapult,CLB,507,catapult_fpga_latency
Throughput,1.061996149201963,catapult,LUT,3080,catapult_fpga_latency
Throughput,1.061996149201963,catapult,FF,1448,catapult_fpga_latency
Throughput,1.061996149201963,catapult,DSP,0,catapult_fpga_latency
Throughput,1.061996149201963,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.061996149201963,catapult,CLB,507,catapult_fpga_latency
Throughput,1.061996149201963,catapult,LUT,3080,catapult_fpga_latency
Throughput,1.061996149201963,catapult,FF,1448,catapult_fpga_latency
Throughput,1.061996149201963,catapult,DSP,0,catapult_fpga_latency
Throughput,1.061996149201963,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.061996149201963,catapult,CLB,507,catapult_fpga_latency
Throughput,1.061996149201963,catapult,LUT,3080,catapult_fpga_latency
Throughput,1.061996149201963,catapult,FF,1448,catapult_fpga_latency
Throughput,1.061996149201963,catapult,DSP,0,catapult_fpga_latency
Throughput,1.061996149201963,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.061996149201963,catapult,CLB,507,catapult_fpga_latency
Throughput,1.061996149201963,catapult,LUT,3080,catapult_fpga_latency
Throughput,1.061996149201963,catapult,FF,1448,catapult_fpga_latency
Throughput,1.061996149201963,catapult,DSP,0,catapult_fpga_latency
Throughput,1.061996149201963,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.061996149201963,catapult,CLB,507,catapult_fpga_latency
Throughput,1.061996149201963,catapult,LUT,3080,catapult_fpga_latency
Throughput,1.061996149201963,catapult,FF,1448,catapult_fpga_latency
Throughput,1.061996149201963,catapult,DSP,0,catapult_fpga_latency
Throughput,1.061996149201963,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.061996149201963,catapult,CLB,507,catapult_fpga_latency
Throughput,1.061996149201963,catapult,LUT,3080,catapult_fpga_latency
Throughput,1.061996149201963,catapult,FF,1448,catapult_fpga_latency
Throughput,1.061996149201963,catapult,DSP,0,catapult_fpga_latency
Throughput,1.061996149201963,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.061996149201963,catapult,CLB,507,catapult_fpga_latency
Throughput,1.061996149201963,catapult,LUT,3080,catapult_fpga_latency
Throughput,1.061996149201963,catapult,FF,1448,catapult_fpga_latency
Throughput,1.061996149201963,catapult,DSP,0,catapult_fpga_latency
Throughput,1.061996149201963,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0364885426556496,catapult,CLB,349,catapult_fpga_latency
Throughput,1.0364885426556496,catapult,LUT,2223,catapult_fpga_latency
Throughput,1.0364885426556496,catapult,FF,1220,catapult_fpga_latency
Throughput,1.0364885426556496,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0364885426556496,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0364885426556496,catapult,CLB,349,catapult_fpga_latency
Throughput,1.0364885426556496,catapult,LUT,2223,catapult_fpga_latency
Throughput,1.0364885426556496,catapult,FF,1220,catapult_fpga_latency
Throughput,1.0364885426556496,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0364885426556496,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0364885426556496,catapult,CLB,349,catapult_fpga_latency
Throughput,1.0364885426556496,catapult,LUT,2223,catapult_fpga_latency
Throughput,1.0364885426556496,catapult,FF,1220,catapult_fpga_latency
Throughput,1.0364885426556496,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0364885426556496,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0364885426556496,catapult,CLB,349,catapult_fpga_latency
Throughput,1.0364885426556496,catapult,LUT,2223,catapult_fpga_latency
Throughput,1.0364885426556496,catapult,FF,1220,catapult_fpga_latency
Throughput,1.0364885426556496,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0364885426556496,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0364885426556496,catapult,CLB,349,catapult_fpga_latency
Throughput,1.0364885426556496,catapult,LUT,2223,catapult_fpga_latency
Throughput,1.0364885426556496,catapult,FF,1220,catapult_fpga_latency
Throughput,1.0364885426556496,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0364885426556496,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0364885426556496,catapult,CLB,349,catapult_fpga_latency
Throughput,1.0364885426556496,catapult,LUT,2223,catapult_fpga_latency
Throughput,1.0364885426556496,catapult,FF,1220,catapult_fpga_latency
Throughput,1.0364885426556496,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0364885426556496,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.060861631817362,catapult,CLB,354,catapult_fpga_latency
Throughput,1.060861631817362,catapult,LUT,2223,catapult_fpga_latency
Throughput,1.060861631817362,catapult,FF,1220,catapult_fpga_latency
Throughput,1.060861631817362,catapult,DSP,0,catapult_fpga_latency
Throughput,1.060861631817362,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0364885426556496,catapult,CLB,349,catapult_fpga_latency
Throughput,1.0364885426556496,catapult,LUT,2223,catapult_fpga_latency
Throughput,1.0364885426556496,catapult,FF,1220,catapult_fpga_latency
Throughput,1.0364885426556496,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0364885426556496,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,CLB,598,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,LUT,3561,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,FF,1258,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,CLB,598,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,LUT,3561,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,FF,1258,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,CLB,598,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,LUT,3561,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,FF,1258,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,CLB,598,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,LUT,3561,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,FF,1258,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,CLB,598,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,LUT,3561,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,FF,1258,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,CLB,598,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,LUT,3561,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,FF,1258,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,CLB,598,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,LUT,3561,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,FF,1258,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,CLB,598,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,LUT,3561,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,FF,1258,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6144480075601683,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621695300916068,catapult,CLB,585,catapult_fpga_latency
Throughput,0.621695300916068,catapult,LUT,3483,catapult_fpga_latency
Throughput,0.621695300916068,catapult,FF,1248,catapult_fpga_latency
Throughput,0.621695300916068,catapult,DSP,0,catapult_fpga_latency
Throughput,0.621695300916068,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621695300916068,catapult,CLB,585,catapult_fpga_latency
Throughput,0.621695300916068,catapult,LUT,3483,catapult_fpga_latency
Throughput,0.621695300916068,catapult,FF,1248,catapult_fpga_latency
Throughput,0.621695300916068,catapult,DSP,0,catapult_fpga_latency
Throughput,0.621695300916068,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621695300916068,catapult,CLB,585,catapult_fpga_latency
Throughput,0.621695300916068,catapult,LUT,3483,catapult_fpga_latency
Throughput,0.621695300916068,catapult,FF,1248,catapult_fpga_latency
Throughput,0.621695300916068,catapult,DSP,0,catapult_fpga_latency
Throughput,0.621695300916068,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621695300916068,catapult,CLB,585,catapult_fpga_latency
Throughput,0.621695300916068,catapult,LUT,3483,catapult_fpga_latency
Throughput,0.621695300916068,catapult,FF,1248,catapult_fpga_latency
Throughput,0.621695300916068,catapult,DSP,0,catapult_fpga_latency
Throughput,0.621695300916068,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621695300916068,catapult,CLB,585,catapult_fpga_latency
Throughput,0.621695300916068,catapult,LUT,3483,catapult_fpga_latency
Throughput,0.621695300916068,catapult,FF,1248,catapult_fpga_latency
Throughput,0.621695300916068,catapult,DSP,0,catapult_fpga_latency
Throughput,0.621695300916068,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621695300916068,catapult,CLB,585,catapult_fpga_latency
Throughput,0.621695300916068,catapult,LUT,3483,catapult_fpga_latency
Throughput,0.621695300916068,catapult,FF,1248,catapult_fpga_latency
Throughput,0.621695300916068,catapult,DSP,0,catapult_fpga_latency
Throughput,0.621695300916068,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621695300916068,catapult,CLB,585,catapult_fpga_latency
Throughput,0.621695300916068,catapult,LUT,3483,catapult_fpga_latency
Throughput,0.621695300916068,catapult,FF,1248,catapult_fpga_latency
Throughput,0.621695300916068,catapult,DSP,0,catapult_fpga_latency
Throughput,0.621695300916068,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.621695300916068,catapult,CLB,585,catapult_fpga_latency
Throughput,0.621695300916068,catapult,LUT,3483,catapult_fpga_latency
Throughput,0.621695300916068,catapult,FF,1248,catapult_fpga_latency
Throughput,0.621695300916068,catapult,DSP,0,catapult_fpga_latency
Throughput,0.621695300916068,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6323878713065386,catapult,CLB,758,catapult_fpga_latency
Throughput,0.6323878713065386,catapult,LUT,4304,catapult_fpga_latency
Throughput,0.6323878713065386,catapult,FF,1480,catapult_fpga_latency
Throughput,0.6323878713065386,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6323878713065386,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6323878713065386,catapult,CLB,758,catapult_fpga_latency
Throughput,0.6323878713065386,catapult,LUT,4304,catapult_fpga_latency
Throughput,0.6323878713065386,catapult,FF,1480,catapult_fpga_latency
Throughput,0.6323878713065386,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6323878713065386,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6323878713065386,catapult,CLB,758,catapult_fpga_latency
Throughput,0.6323878713065386,catapult,LUT,4304,catapult_fpga_latency
Throughput,0.6323878713065386,catapult,FF,1480,catapult_fpga_latency
Throughput,0.6323878713065386,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6323878713065386,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6323878713065386,catapult,CLB,758,catapult_fpga_latency
Throughput,0.6323878713065386,catapult,LUT,4304,catapult_fpga_latency
Throughput,0.6323878713065386,catapult,FF,1480,catapult_fpga_latency
Throughput,0.6323878713065386,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6323878713065386,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6323878713065386,catapult,CLB,758,catapult_fpga_latency
Throughput,0.6323878713065386,catapult,LUT,4304,catapult_fpga_latency
Throughput,0.6323878713065386,catapult,FF,1480,catapult_fpga_latency
Throughput,0.6323878713065386,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6323878713065386,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6323878713065386,catapult,CLB,758,catapult_fpga_latency
Throughput,0.6323878713065386,catapult,LUT,4304,catapult_fpga_latency
Throughput,0.6323878713065386,catapult,FF,1480,catapult_fpga_latency
Throughput,0.6323878713065386,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6323878713065386,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6323878713065386,catapult,CLB,758,catapult_fpga_latency
Throughput,0.6323878713065386,catapult,LUT,4304,catapult_fpga_latency
Throughput,0.6323878713065386,catapult,FF,1480,catapult_fpga_latency
Throughput,0.6323878713065386,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6323878713065386,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,CLB,534,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,LUT,3149,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,FF,1239,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,CLB,534,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,LUT,3149,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,FF,1239,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,CLB,534,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,LUT,3149,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,FF,1239,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,CLB,534,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,LUT,3149,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,FF,1239,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,CLB,534,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,LUT,3149,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,FF,1239,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,CLB,534,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,LUT,3149,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,FF,1239,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,CLB,534,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,LUT,3149,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,FF,1239,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,CLB,534,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,LUT,3149,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,FF,1239,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6391740848145661,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,CLB,830,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,LUT,4939,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,FF,1375,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,CLB,830,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,LUT,4939,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,FF,1375,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,CLB,830,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,LUT,4939,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,FF,1375,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,CLB,830,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,LUT,4939,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,FF,1375,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,CLB,830,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,LUT,4939,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,FF,1375,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,CLB,830,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,LUT,4939,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,FF,1375,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,CLB,830,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,LUT,4939,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,FF,1375,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,CLB,830,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,LUT,4939,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,FF,1375,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4276797773328007,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.400657880239353,catapult,CLB,863,catapult_fpga_latency
Throughput,0.400657880239353,catapult,LUT,5208,catapult_fpga_latency
Throughput,0.400657880239353,catapult,FF,1375,catapult_fpga_latency
Throughput,0.400657880239353,catapult,DSP,0,catapult_fpga_latency
Throughput,0.400657880239353,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.400657880239353,catapult,CLB,863,catapult_fpga_latency
Throughput,0.400657880239353,catapult,LUT,5208,catapult_fpga_latency
Throughput,0.400657880239353,catapult,FF,1375,catapult_fpga_latency
Throughput,0.400657880239353,catapult,DSP,0,catapult_fpga_latency
Throughput,0.400657880239353,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.400657880239353,catapult,CLB,863,catapult_fpga_latency
Throughput,0.400657880239353,catapult,LUT,5208,catapult_fpga_latency
Throughput,0.400657880239353,catapult,FF,1375,catapult_fpga_latency
Throughput,0.400657880239353,catapult,DSP,0,catapult_fpga_latency
Throughput,0.400657880239353,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.400657880239353,catapult,CLB,863,catapult_fpga_latency
Throughput,0.400657880239353,catapult,LUT,5208,catapult_fpga_latency
Throughput,0.400657880239353,catapult,FF,1375,catapult_fpga_latency
Throughput,0.400657880239353,catapult,DSP,0,catapult_fpga_latency
Throughput,0.400657880239353,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.400657880239353,catapult,CLB,863,catapult_fpga_latency
Throughput,0.400657880239353,catapult,LUT,5208,catapult_fpga_latency
Throughput,0.400657880239353,catapult,FF,1375,catapult_fpga_latency
Throughput,0.400657880239353,catapult,DSP,0,catapult_fpga_latency
Throughput,0.400657880239353,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.400657880239353,catapult,CLB,863,catapult_fpga_latency
Throughput,0.400657880239353,catapult,LUT,5208,catapult_fpga_latency
Throughput,0.400657880239353,catapult,FF,1375,catapult_fpga_latency
Throughput,0.400657880239353,catapult,DSP,0,catapult_fpga_latency
Throughput,0.400657880239353,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.400657880239353,catapult,CLB,863,catapult_fpga_latency
Throughput,0.400657880239353,catapult,LUT,5208,catapult_fpga_latency
Throughput,0.400657880239353,catapult,FF,1375,catapult_fpga_latency
Throughput,0.400657880239353,catapult,DSP,0,catapult_fpga_latency
Throughput,0.400657880239353,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.400657880239353,catapult,CLB,863,catapult_fpga_latency
Throughput,0.400657880239353,catapult,LUT,5208,catapult_fpga_latency
Throughput,0.400657880239353,catapult,FF,1375,catapult_fpga_latency
Throughput,0.400657880239353,catapult,DSP,0,catapult_fpga_latency
Throughput,0.400657880239353,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,CLB,1015,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,LUT,6055,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,FF,1560,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,CLB,1015,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,LUT,6055,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,FF,1560,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,CLB,1015,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,LUT,6055,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,FF,1560,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,CLB,1015,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,LUT,6055,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,FF,1560,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,CLB,1015,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,LUT,6055,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,FF,1560,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,CLB,1015,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,LUT,6055,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,FF,1560,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,CLB,1015,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,LUT,6055,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,FF,1560,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,CLB,1015,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,LUT,6055,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,FF,1560,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41633931987641387,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,CLB,805,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,LUT,5146,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,FF,1406,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,CLB,805,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,LUT,5146,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,FF,1406,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,CLB,805,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,LUT,5146,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,FF,1406,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,CLB,805,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,LUT,5146,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,FF,1406,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,CLB,805,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,LUT,5146,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,FF,1406,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,CLB,805,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,LUT,5146,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,FF,1406,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,CLB,805,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,LUT,5146,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,FF,1406,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,CLB,805,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,LUT,5146,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,FF,1406,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3954449487246307,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,CLB,1013,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,LUT,5921,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,FF,1475,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,CLB,1013,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,LUT,5921,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,FF,1475,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,CLB,1013,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,LUT,5921,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,FF,1475,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,CLB,1013,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,LUT,5921,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,FF,1475,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,CLB,1013,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,LUT,5921,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,FF,1475,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,CLB,1013,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,LUT,5921,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,FF,1475,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,CLB,1013,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,LUT,5921,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,FF,1475,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,CLB,1013,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,LUT,5921,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,FF,1475,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2675500813619798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,CLB,930,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,LUT,5857,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,FF,1487,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,DSP,0,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,CLB,930,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,LUT,5857,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,FF,1487,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,DSP,0,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,CLB,930,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,LUT,5857,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,FF,1487,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,DSP,0,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,CLB,930,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,LUT,5857,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,FF,1487,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,DSP,0,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,CLB,930,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,LUT,5857,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,FF,1487,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,DSP,0,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,CLB,930,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,LUT,5857,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,FF,1487,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,DSP,0,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,CLB,930,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,LUT,5857,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,FF,1487,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,DSP,0,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,CLB,930,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,LUT,5857,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,FF,1487,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,DSP,0,catapult_fpga_latency
Throughput,0.25998390179680075,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24034821649605947,catapult,CLB,1088,catapult_fpga_latency
Throughput,0.24034821649605947,catapult,LUT,6918,catapult_fpga_latency
Throughput,0.24034821649605947,catapult,FF,1541,catapult_fpga_latency
Throughput,0.24034821649605947,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24034821649605947,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.245883722079596,catapult,CLB,1082,catapult_fpga_latency
Throughput,0.245883722079596,catapult,LUT,6929,catapult_fpga_latency
Throughput,0.245883722079596,catapult,FF,1562,catapult_fpga_latency
Throughput,0.245883722079596,catapult,DSP,0,catapult_fpga_latency
Throughput,0.245883722079596,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.245883722079596,catapult,CLB,1082,catapult_fpga_latency
Throughput,0.245883722079596,catapult,LUT,6929,catapult_fpga_latency
Throughput,0.245883722079596,catapult,FF,1562,catapult_fpga_latency
Throughput,0.245883722079596,catapult,DSP,0,catapult_fpga_latency
Throughput,0.245883722079596,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24034821649605947,catapult,CLB,1088,catapult_fpga_latency
Throughput,0.24034821649605947,catapult,LUT,6918,catapult_fpga_latency
Throughput,0.24034821649605947,catapult,FF,1541,catapult_fpga_latency
Throughput,0.24034821649605947,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24034821649605947,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24034821649605947,catapult,CLB,1088,catapult_fpga_latency
Throughput,0.24034821649605947,catapult,LUT,6918,catapult_fpga_latency
Throughput,0.24034821649605947,catapult,FF,1541,catapult_fpga_latency
Throughput,0.24034821649605947,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24034821649605947,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24034821649605947,catapult,CLB,1088,catapult_fpga_latency
Throughput,0.24034821649605947,catapult,LUT,6918,catapult_fpga_latency
Throughput,0.24034821649605947,catapult,FF,1541,catapult_fpga_latency
Throughput,0.24034821649605947,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24034821649605947,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24034821649605947,catapult,CLB,1088,catapult_fpga_latency
Throughput,0.24034821649605947,catapult,LUT,6918,catapult_fpga_latency
Throughput,0.24034821649605947,catapult,FF,1541,catapult_fpga_latency
Throughput,0.24034821649605947,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24034821649605947,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24034821649605947,catapult,CLB,1088,catapult_fpga_latency
Throughput,0.24034821649605947,catapult,LUT,6918,catapult_fpga_latency
Throughput,0.24034821649605947,catapult,FF,1541,catapult_fpga_latency
Throughput,0.24034821649605947,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24034821649605947,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,CLB,868,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,LUT,5796,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,FF,1461,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,CLB,868,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,LUT,5796,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,FF,1461,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,CLB,868,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,LUT,5796,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,FF,1461,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,CLB,868,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,LUT,5796,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,FF,1461,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,CLB,868,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,LUT,5796,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,FF,1461,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,CLB,868,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,LUT,5796,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,FF,1461,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,CLB,868,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,LUT,5796,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,FF,1461,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,CLB,868,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,LUT,5796,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,FF,1461,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2538033059911032,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7110266727435746,catapult,CLB,412,catapult_fpga_latency
Throughput,0.7110266727435746,catapult,LUT,2514,catapult_fpga_latency
Throughput,0.7110266727435746,catapult,FF,1174,catapult_fpga_latency
Throughput,0.7110266727435746,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7110266727435746,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7052678572058274,catapult,CLB,415,catapult_fpga_latency
Throughput,0.7052678572058274,catapult,LUT,2515,catapult_fpga_latency
Throughput,0.7052678572058274,catapult,FF,1174,catapult_fpga_latency
Throughput,0.7052678572058274,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7052678572058274,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7052678572058274,catapult,CLB,415,catapult_fpga_latency
Throughput,0.7052678572058274,catapult,LUT,2515,catapult_fpga_latency
Throughput,0.7052678572058274,catapult,FF,1174,catapult_fpga_latency
Throughput,0.7052678572058274,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7052678572058274,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7052678572058274,catapult,CLB,415,catapult_fpga_latency
Throughput,0.7052678572058274,catapult,LUT,2515,catapult_fpga_latency
Throughput,0.7052678572058274,catapult,FF,1174,catapult_fpga_latency
Throughput,0.7052678572058274,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7052678572058274,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7052678572058274,catapult,CLB,415,catapult_fpga_latency
Throughput,0.7052678572058274,catapult,LUT,2515,catapult_fpga_latency
Throughput,0.7052678572058274,catapult,FF,1174,catapult_fpga_latency
Throughput,0.7052678572058274,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7052678572058274,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7052678572058274,catapult,CLB,415,catapult_fpga_latency
Throughput,0.7052678572058274,catapult,LUT,2515,catapult_fpga_latency
Throughput,0.7052678572058274,catapult,FF,1174,catapult_fpga_latency
Throughput,0.7052678572058274,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7052678572058274,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7052678572058274,catapult,CLB,415,catapult_fpga_latency
Throughput,0.7052678572058274,catapult,LUT,2515,catapult_fpga_latency
Throughput,0.7052678572058274,catapult,FF,1174,catapult_fpga_latency
Throughput,0.7052678572058274,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7052678572058274,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7052678572058274,catapult,CLB,415,catapult_fpga_latency
Throughput,0.7052678572058274,catapult,LUT,2515,catapult_fpga_latency
Throughput,0.7052678572058274,catapult,FF,1174,catapult_fpga_latency
Throughput,0.7052678572058274,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7052678572058274,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,CLB,444,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,LUT,2507,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,FF,1165,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,CLB,444,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,LUT,2507,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,FF,1165,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,CLB,444,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,LUT,2507,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,FF,1165,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,CLB,444,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,LUT,2507,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,FF,1165,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,CLB,444,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,LUT,2507,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,FF,1165,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,CLB,444,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,LUT,2507,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,FF,1165,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,CLB,444,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,LUT,2507,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,FF,1165,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,CLB,444,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,LUT,2507,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,FF,1165,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6875356659126692,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6921377990986982,catapult,CLB,502,catapult_fpga_latency
Throughput,0.6921377990986982,catapult,LUT,3130,catapult_fpga_latency
Throughput,0.6921377990986982,catapult,FF,1471,catapult_fpga_latency
Throughput,0.6921377990986982,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6921377990986982,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6921377990986982,catapult,CLB,502,catapult_fpga_latency
Throughput,0.6921377990986982,catapult,LUT,3130,catapult_fpga_latency
Throughput,0.6921377990986982,catapult,FF,1471,catapult_fpga_latency
Throughput,0.6921377990986982,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6921377990986982,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6921377990986982,catapult,CLB,502,catapult_fpga_latency
Throughput,0.6921377990986982,catapult,LUT,3130,catapult_fpga_latency
Throughput,0.6921377990986982,catapult,FF,1471,catapult_fpga_latency
Throughput,0.6921377990986982,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6921377990986982,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6921377990986982,catapult,CLB,502,catapult_fpga_latency
Throughput,0.6921377990986982,catapult,LUT,3130,catapult_fpga_latency
Throughput,0.6921377990986982,catapult,FF,1471,catapult_fpga_latency
Throughput,0.6921377990986982,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6921377990986982,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6893974803900886,catapult,CLB,502,catapult_fpga_latency
Throughput,0.6893974803900886,catapult,LUT,3130,catapult_fpga_latency
Throughput,0.6893974803900886,catapult,FF,1471,catapult_fpga_latency
Throughput,0.6893974803900886,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6893974803900886,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6921377990986982,catapult,CLB,502,catapult_fpga_latency
Throughput,0.6921377990986982,catapult,LUT,3130,catapult_fpga_latency
Throughput,0.6921377990986982,catapult,FF,1471,catapult_fpga_latency
Throughput,0.6921377990986982,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6921377990986982,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6921377990986982,catapult,CLB,502,catapult_fpga_latency
Throughput,0.6921377990986982,catapult,LUT,3130,catapult_fpga_latency
Throughput,0.6921377990986982,catapult,FF,1471,catapult_fpga_latency
Throughput,0.6921377990986982,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6921377990986982,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6921377990986982,catapult,CLB,502,catapult_fpga_latency
Throughput,0.6921377990986982,catapult,LUT,3130,catapult_fpga_latency
Throughput,0.6921377990986982,catapult,FF,1471,catapult_fpga_latency
Throughput,0.6921377990986982,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6921377990986982,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,CLB,341,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,LUT,2125,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,FF,1153,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,CLB,341,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,LUT,2125,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,FF,1153,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,CLB,341,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,LUT,2125,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,FF,1153,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,CLB,341,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,LUT,2125,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,FF,1153,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,CLB,341,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,LUT,2125,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,FF,1153,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,CLB,341,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,LUT,2125,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,FF,1153,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,CLB,341,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,LUT,2125,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,FF,1153,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,CLB,341,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,LUT,2125,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,FF,1153,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,DSP,0,catapult_fpga_latency
Throughput,0.7010095940173037,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41909866127314627,catapult,CLB,613,catapult_fpga_latency
Throughput,0.41909866127314627,catapult,LUT,3629,catapult_fpga_latency
Throughput,0.41909866127314627,catapult,FF,1285,catapult_fpga_latency
Throughput,0.41909866127314627,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41909866127314627,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4143758587939674,catapult,CLB,615,catapult_fpga_latency
Throughput,0.4143758587939674,catapult,LUT,3628,catapult_fpga_latency
Throughput,0.4143758587939674,catapult,FF,1285,catapult_fpga_latency
Throughput,0.4143758587939674,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4143758587939674,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41909866127314627,catapult,CLB,613,catapult_fpga_latency
Throughput,0.41909866127314627,catapult,LUT,3629,catapult_fpga_latency
Throughput,0.41909866127314627,catapult,FF,1285,catapult_fpga_latency
Throughput,0.41909866127314627,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41909866127314627,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41909866127314627,catapult,CLB,613,catapult_fpga_latency
Throughput,0.41909866127314627,catapult,LUT,3629,catapult_fpga_latency
Throughput,0.41909866127314627,catapult,FF,1285,catapult_fpga_latency
Throughput,0.41909866127314627,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41909866127314627,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41909866127314627,catapult,CLB,613,catapult_fpga_latency
Throughput,0.41909866127314627,catapult,LUT,3629,catapult_fpga_latency
Throughput,0.41909866127314627,catapult,FF,1285,catapult_fpga_latency
Throughput,0.41909866127314627,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41909866127314627,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41909866127314627,catapult,CLB,613,catapult_fpga_latency
Throughput,0.41909866127314627,catapult,LUT,3629,catapult_fpga_latency
Throughput,0.41909866127314627,catapult,FF,1285,catapult_fpga_latency
Throughput,0.41909866127314627,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41909866127314627,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41909866127314627,catapult,CLB,613,catapult_fpga_latency
Throughput,0.41909866127314627,catapult,LUT,3629,catapult_fpga_latency
Throughput,0.41909866127314627,catapult,FF,1285,catapult_fpga_latency
Throughput,0.41909866127314627,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41909866127314627,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41909866127314627,catapult,CLB,613,catapult_fpga_latency
Throughput,0.41909866127314627,catapult,LUT,3629,catapult_fpga_latency
Throughput,0.41909866127314627,catapult,FF,1285,catapult_fpga_latency
Throughput,0.41909866127314627,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41909866127314627,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,CLB,603,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,LUT,3480,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,FF,1273,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,CLB,603,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,LUT,3480,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,FF,1273,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,CLB,603,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,LUT,3480,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,FF,1273,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,CLB,603,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,LUT,3480,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,FF,1273,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,CLB,603,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,LUT,3480,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,FF,1273,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,CLB,603,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,LUT,3480,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,FF,1273,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,CLB,603,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,LUT,3480,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,FF,1273,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,CLB,603,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,LUT,3480,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,FF,1273,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4076135692926763,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,CLB,683,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,LUT,4060,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,FF,1501,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,CLB,683,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,LUT,4060,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,FF,1501,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,CLB,683,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,LUT,4060,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,FF,1501,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,CLB,683,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,LUT,4060,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,FF,1501,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,CLB,683,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,LUT,4060,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,FF,1501,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,CLB,683,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,LUT,4060,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,FF,1501,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,CLB,683,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,LUT,4060,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,FF,1501,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,CLB,683,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,LUT,4060,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,FF,1501,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4175124773603859,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,CLB,558,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,LUT,3397,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,FF,1268,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,CLB,558,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,LUT,3397,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,FF,1268,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,CLB,558,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,LUT,3397,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,FF,1268,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,CLB,558,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,LUT,3397,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,FF,1268,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,CLB,558,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,LUT,3397,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,FF,1268,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,CLB,558,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,LUT,3397,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,FF,1268,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,CLB,558,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,LUT,3397,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,FF,1268,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,CLB,558,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,LUT,3397,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,FF,1268,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4101816940832111,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,CLB,947,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,LUT,5705,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,FF,1421,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,CLB,947,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,LUT,5705,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,FF,1421,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,CLB,947,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,LUT,5705,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,FF,1421,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,CLB,947,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,LUT,5705,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,FF,1421,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,CLB,947,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,LUT,5705,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,FF,1421,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,CLB,947,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,LUT,5705,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,FF,1421,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,CLB,947,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,LUT,5705,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,FF,1421,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,CLB,947,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,LUT,5705,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,FF,1421,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2781336343110101,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2867936952421213,catapult,CLB,959,catapult_fpga_latency
Throughput,0.2867936952421213,catapult,LUT,5845,catapult_fpga_latency
Throughput,0.2867936952421213,catapult,FF,1412,catapult_fpga_latency
Throughput,0.2867936952421213,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2867936952421213,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2867936952421213,catapult,CLB,959,catapult_fpga_latency
Throughput,0.2867936952421213,catapult,LUT,5845,catapult_fpga_latency
Throughput,0.2867936952421213,catapult,FF,1412,catapult_fpga_latency
Throughput,0.2867936952421213,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2867936952421213,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2867936952421213,catapult,CLB,959,catapult_fpga_latency
Throughput,0.2867936952421213,catapult,LUT,5845,catapult_fpga_latency
Throughput,0.2867936952421213,catapult,FF,1412,catapult_fpga_latency
Throughput,0.2867936952421213,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2867936952421213,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.29016710723705785,catapult,CLB,963,catapult_fpga_latency
Throughput,0.29016710723705785,catapult,LUT,5841,catapult_fpga_latency
Throughput,0.29016710723705785,catapult,FF,1410,catapult_fpga_latency
Throughput,0.29016710723705785,catapult,DSP,0,catapult_fpga_latency
Throughput,0.29016710723705785,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2867936952421213,catapult,CLB,959,catapult_fpga_latency
Throughput,0.2867936952421213,catapult,LUT,5845,catapult_fpga_latency
Throughput,0.2867936952421213,catapult,FF,1412,catapult_fpga_latency
Throughput,0.2867936952421213,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2867936952421213,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2867936952421213,catapult,CLB,959,catapult_fpga_latency
Throughput,0.2867936952421213,catapult,LUT,5845,catapult_fpga_latency
Throughput,0.2867936952421213,catapult,FF,1412,catapult_fpga_latency
Throughput,0.2867936952421213,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2867936952421213,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2867936952421213,catapult,CLB,959,catapult_fpga_latency
Throughput,0.2867936952421213,catapult,LUT,5845,catapult_fpga_latency
Throughput,0.2867936952421213,catapult,FF,1412,catapult_fpga_latency
Throughput,0.2867936952421213,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2867936952421213,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2867936952421213,catapult,CLB,959,catapult_fpga_latency
Throughput,0.2867936952421213,catapult,LUT,5845,catapult_fpga_latency
Throughput,0.2867936952421213,catapult,FF,1412,catapult_fpga_latency
Throughput,0.2867936952421213,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2867936952421213,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,CLB,1057,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,LUT,6380,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,FF,1446,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,CLB,1057,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,LUT,6380,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,FF,1446,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,CLB,1057,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,LUT,6380,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,FF,1446,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,CLB,1057,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,LUT,6380,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,FF,1446,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,CLB,1057,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,LUT,6380,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,FF,1446,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,CLB,1057,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,LUT,6380,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,FF,1446,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,CLB,1057,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,LUT,6380,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,FF,1446,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,CLB,1057,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,LUT,6380,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,FF,1446,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2853800648897192,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,CLB,992,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,LUT,6041,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,FF,1403,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,CLB,992,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,LUT,6041,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,FF,1403,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,CLB,992,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,LUT,6041,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,FF,1403,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,CLB,992,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,LUT,6041,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,FF,1403,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,CLB,992,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,LUT,6041,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,FF,1403,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,CLB,992,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,LUT,6041,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,FF,1403,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,CLB,992,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,LUT,6041,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,FF,1403,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,CLB,992,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,LUT,6041,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,FF,1403,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2834129723785717,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,CLB,990,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,LUT,6152,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,FF,1385,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,CLB,990,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,LUT,6152,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,FF,1385,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,CLB,990,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,LUT,6152,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,FF,1385,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,CLB,990,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,LUT,6152,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,FF,1385,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,CLB,990,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,LUT,6152,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,FF,1385,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,CLB,990,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,LUT,6152,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,FF,1385,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,CLB,990,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,LUT,6152,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,FF,1385,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,CLB,990,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,LUT,6152,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,FF,1385,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16961114440200964,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,CLB,993,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,LUT,6455,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,FF,1374,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,CLB,993,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,LUT,6455,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,FF,1374,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,CLB,993,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,LUT,6455,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,FF,1374,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,CLB,993,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,LUT,6455,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,FF,1374,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,CLB,993,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,LUT,6455,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,FF,1374,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,CLB,993,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,LUT,6455,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,FF,1374,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,CLB,993,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,LUT,6455,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,FF,1374,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,CLB,993,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,LUT,6455,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,FF,1374,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17172305193076812,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,CLB,1132,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,LUT,7141,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,FF,1434,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,CLB,1132,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,LUT,7141,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,FF,1434,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,CLB,1132,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,LUT,7141,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,FF,1434,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,CLB,1132,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,LUT,7141,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,FF,1434,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,CLB,1132,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,LUT,7141,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,FF,1434,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,CLB,1132,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,LUT,7141,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,FF,1434,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,CLB,1132,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,LUT,7141,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,FF,1434,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,CLB,1132,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,LUT,7141,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,FF,1434,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1650442269014828,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,CLB,952,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,LUT,6038,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,FF,1371,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,CLB,952,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,LUT,6038,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,FF,1371,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,CLB,952,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,LUT,6038,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,FF,1371,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,CLB,952,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,LUT,6038,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,FF,1371,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,CLB,952,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,LUT,6038,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,FF,1371,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,CLB,952,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,LUT,6038,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,FF,1371,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,CLB,952,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,LUT,6038,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,FF,1371,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,CLB,952,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,LUT,6038,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,FF,1371,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,DSP,0,catapult_fpga_latency
Throughput,0.17158954202922821,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,CLB,407,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,LUT,2490,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,FF,1269,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,CLB,407,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,LUT,2490,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,FF,1269,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,CLB,407,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,LUT,2490,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,FF,1269,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,CLB,407,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,LUT,2490,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,FF,1269,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,CLB,407,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,LUT,2490,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,FF,1269,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,CLB,407,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,LUT,2490,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,FF,1269,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,CLB,407,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,LUT,2490,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,FF,1269,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,CLB,407,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,LUT,2490,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,FF,1269,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0256147278274916,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,CLB,356,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,LUT,2272,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,FF,1251,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,CLB,356,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,LUT,2272,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,FF,1251,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,CLB,356,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,LUT,2272,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,FF,1251,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,CLB,356,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,LUT,2272,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,FF,1251,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,CLB,356,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,LUT,2272,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,FF,1251,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,CLB,356,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,LUT,2272,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,FF,1251,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,CLB,356,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,LUT,2272,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,FF,1251,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,CLB,356,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,LUT,2272,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,FF,1251,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0373035087828488,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,CLB,545,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,LUT,3156,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,FF,1480,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,CLB,545,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,LUT,3156,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,FF,1480,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,CLB,545,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,LUT,3156,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,FF,1480,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,CLB,545,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,LUT,3156,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,FF,1480,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,CLB,545,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,LUT,3156,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,FF,1480,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,CLB,545,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,LUT,3156,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,FF,1480,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,CLB,545,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,LUT,3156,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,FF,1480,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,CLB,545,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,LUT,3156,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,FF,1480,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0037207929795753,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,CLB,381,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,LUT,2331,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,FF,1252,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,CLB,381,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,LUT,2331,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,FF,1252,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,CLB,381,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,LUT,2331,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,FF,1252,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,CLB,381,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,LUT,2331,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,FF,1252,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,CLB,381,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,LUT,2331,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,FF,1252,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,CLB,381,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,LUT,2331,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,FF,1252,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,CLB,381,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,LUT,2331,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,FF,1252,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,BRAM,0,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,CLB,381,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,LUT,2331,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,FF,1252,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,DSP,0,catapult_fpga_latency
Throughput,1.0543929701511894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.663726358896754,catapult,CLB,660,catapult_fpga_latency
Throughput,0.663726358896754,catapult,LUT,3792,catapult_fpga_latency
Throughput,0.663726358896754,catapult,FF,1186,catapult_fpga_latency
Throughput,0.663726358896754,catapult,DSP,0,catapult_fpga_latency
Throughput,0.663726358896754,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.663726358896754,catapult,CLB,660,catapult_fpga_latency
Throughput,0.663726358896754,catapult,LUT,3792,catapult_fpga_latency
Throughput,0.663726358896754,catapult,FF,1186,catapult_fpga_latency
Throughput,0.663726358896754,catapult,DSP,0,catapult_fpga_latency
Throughput,0.663726358896754,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.663726358896754,catapult,CLB,660,catapult_fpga_latency
Throughput,0.663726358896754,catapult,LUT,3792,catapult_fpga_latency
Throughput,0.663726358896754,catapult,FF,1186,catapult_fpga_latency
Throughput,0.663726358896754,catapult,DSP,0,catapult_fpga_latency
Throughput,0.663726358896754,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.663726358896754,catapult,CLB,660,catapult_fpga_latency
Throughput,0.663726358896754,catapult,LUT,3792,catapult_fpga_latency
Throughput,0.663726358896754,catapult,FF,1186,catapult_fpga_latency
Throughput,0.663726358896754,catapult,DSP,0,catapult_fpga_latency
Throughput,0.663726358896754,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.663726358896754,catapult,CLB,660,catapult_fpga_latency
Throughput,0.663726358896754,catapult,LUT,3792,catapult_fpga_latency
Throughput,0.663726358896754,catapult,FF,1186,catapult_fpga_latency
Throughput,0.663726358896754,catapult,DSP,0,catapult_fpga_latency
Throughput,0.663726358896754,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.663726358896754,catapult,CLB,660,catapult_fpga_latency
Throughput,0.663726358896754,catapult,LUT,3792,catapult_fpga_latency
Throughput,0.663726358896754,catapult,FF,1186,catapult_fpga_latency
Throughput,0.663726358896754,catapult,DSP,0,catapult_fpga_latency
Throughput,0.663726358896754,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.663726358896754,catapult,CLB,660,catapult_fpga_latency
Throughput,0.663726358896754,catapult,LUT,3792,catapult_fpga_latency
Throughput,0.663726358896754,catapult,FF,1186,catapult_fpga_latency
Throughput,0.663726358896754,catapult,DSP,0,catapult_fpga_latency
Throughput,0.663726358896754,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.663726358896754,catapult,CLB,660,catapult_fpga_latency
Throughput,0.663726358896754,catapult,LUT,3792,catapult_fpga_latency
Throughput,0.663726358896754,catapult,FF,1186,catapult_fpga_latency
Throughput,0.663726358896754,catapult,DSP,0,catapult_fpga_latency
Throughput,0.663726358896754,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,CLB,567,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,LUT,3461,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,FF,1172,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,CLB,567,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,LUT,3461,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,FF,1172,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,CLB,567,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,LUT,3461,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,FF,1172,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,CLB,567,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,LUT,3461,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,FF,1172,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,CLB,567,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,LUT,3461,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,FF,1172,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,CLB,567,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,LUT,3461,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,FF,1172,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,CLB,567,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,LUT,3461,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,FF,1172,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,CLB,567,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,LUT,3461,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,FF,1172,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6869306632796406,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6283514696512523,catapult,CLB,789,catapult_fpga_latency
Throughput,0.6283514696512523,catapult,LUT,4676,catapult_fpga_latency
Throughput,0.6283514696512523,catapult,FF,1402,catapult_fpga_latency
Throughput,0.6283514696512523,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6283514696512523,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6283514696512523,catapult,CLB,789,catapult_fpga_latency
Throughput,0.6283514696512523,catapult,LUT,4676,catapult_fpga_latency
Throughput,0.6283514696512523,catapult,FF,1402,catapult_fpga_latency
Throughput,0.6283514696512523,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6283514696512523,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6243319647976665,catapult,CLB,802,catapult_fpga_latency
Throughput,0.6243319647976665,catapult,LUT,4677,catapult_fpga_latency
Throughput,0.6243319647976665,catapult,FF,1402,catapult_fpga_latency
Throughput,0.6243319647976665,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6243319647976665,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6283514696512523,catapult,CLB,789,catapult_fpga_latency
Throughput,0.6283514696512523,catapult,LUT,4676,catapult_fpga_latency
Throughput,0.6283514696512523,catapult,FF,1402,catapult_fpga_latency
Throughput,0.6283514696512523,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6283514696512523,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6283514696512523,catapult,CLB,789,catapult_fpga_latency
Throughput,0.6283514696512523,catapult,LUT,4676,catapult_fpga_latency
Throughput,0.6283514696512523,catapult,FF,1402,catapult_fpga_latency
Throughput,0.6283514696512523,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6283514696512523,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6243319647976665,catapult,CLB,802,catapult_fpga_latency
Throughput,0.6243319647976665,catapult,LUT,4677,catapult_fpga_latency
Throughput,0.6243319647976665,catapult,FF,1402,catapult_fpga_latency
Throughput,0.6243319647976665,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6243319647976665,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6283514696512523,catapult,CLB,789,catapult_fpga_latency
Throughput,0.6283514696512523,catapult,LUT,4676,catapult_fpga_latency
Throughput,0.6283514696512523,catapult,FF,1402,catapult_fpga_latency
Throughput,0.6283514696512523,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6283514696512523,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6283514696512523,catapult,CLB,789,catapult_fpga_latency
Throughput,0.6283514696512523,catapult,LUT,4676,catapult_fpga_latency
Throughput,0.6283514696512523,catapult,FF,1402,catapult_fpga_latency
Throughput,0.6283514696512523,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6283514696512523,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6377067046569808,catapult,CLB,555,catapult_fpga_latency
Throughput,0.6377067046569808,catapult,LUT,3330,catapult_fpga_latency
Throughput,0.6377067046569808,catapult,FF,1170,catapult_fpga_latency
Throughput,0.6377067046569808,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6377067046569808,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6377067046569808,catapult,CLB,555,catapult_fpga_latency
Throughput,0.6377067046569808,catapult,LUT,3330,catapult_fpga_latency
Throughput,0.6377067046569808,catapult,FF,1170,catapult_fpga_latency
Throughput,0.6377067046569808,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6377067046569808,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6377067046569808,catapult,CLB,555,catapult_fpga_latency
Throughput,0.6377067046569808,catapult,LUT,3330,catapult_fpga_latency
Throughput,0.6377067046569808,catapult,FF,1170,catapult_fpga_latency
Throughput,0.6377067046569808,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6377067046569808,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6377067046569808,catapult,CLB,555,catapult_fpga_latency
Throughput,0.6377067046569808,catapult,LUT,3330,catapult_fpga_latency
Throughput,0.6377067046569808,catapult,FF,1170,catapult_fpga_latency
Throughput,0.6377067046569808,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6377067046569808,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6377067046569808,catapult,CLB,555,catapult_fpga_latency
Throughput,0.6377067046569808,catapult,LUT,3330,catapult_fpga_latency
Throughput,0.6377067046569808,catapult,FF,1170,catapult_fpga_latency
Throughput,0.6377067046569808,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6377067046569808,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6377067046569808,catapult,CLB,555,catapult_fpga_latency
Throughput,0.6377067046569808,catapult,LUT,3330,catapult_fpga_latency
Throughput,0.6377067046569808,catapult,FF,1170,catapult_fpga_latency
Throughput,0.6377067046569808,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6377067046569808,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.6377067046569808,catapult,CLB,555,catapult_fpga_latency
Throughput,0.6377067046569808,catapult,LUT,3330,catapult_fpga_latency
Throughput,0.6377067046569808,catapult,FF,1170,catapult_fpga_latency
Throughput,0.6377067046569808,catapult,DSP,0,catapult_fpga_latency
Throughput,0.6377067046569808,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,CLB,927,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,LUT,5559,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,FF,1266,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,CLB,927,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,LUT,5559,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,FF,1266,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,CLB,927,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,LUT,5559,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,FF,1266,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,CLB,927,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,LUT,5559,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,FF,1266,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,CLB,927,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,LUT,5559,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,FF,1266,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,CLB,927,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,LUT,5559,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,FF,1266,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,CLB,927,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,LUT,5559,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,FF,1266,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,CLB,927,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,LUT,5559,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,FF,1266,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41532689133636413,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,CLB,895,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,LUT,5371,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,FF,1249,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,CLB,895,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,LUT,5371,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,FF,1249,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,CLB,895,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,LUT,5371,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,FF,1249,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,CLB,895,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,LUT,5371,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,FF,1249,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,CLB,895,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,LUT,5371,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,FF,1249,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,CLB,895,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,LUT,5371,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,FF,1249,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,CLB,895,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,LUT,5371,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,FF,1249,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,CLB,895,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,LUT,5371,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,FF,1249,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41250721887633035,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41613972973389113,catapult,CLB,1040,catapult_fpga_latency
Throughput,0.41613972973389113,catapult,LUT,6191,catapult_fpga_latency
Throughput,0.41613972973389113,catapult,FF,1452,catapult_fpga_latency
Throughput,0.41613972973389113,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41613972973389113,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41613972973389113,catapult,CLB,1040,catapult_fpga_latency
Throughput,0.41613972973389113,catapult,LUT,6191,catapult_fpga_latency
Throughput,0.41613972973389113,catapult,FF,1452,catapult_fpga_latency
Throughput,0.41613972973389113,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41613972973389113,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41613972973389113,catapult,CLB,1040,catapult_fpga_latency
Throughput,0.41613972973389113,catapult,LUT,6191,catapult_fpga_latency
Throughput,0.41613972973389113,catapult,FF,1452,catapult_fpga_latency
Throughput,0.41613972973389113,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41613972973389113,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4252948356448108,catapult,CLB,1047,catapult_fpga_latency
Throughput,0.4252948356448108,catapult,LUT,6184,catapult_fpga_latency
Throughput,0.4252948356448108,catapult,FF,1445,catapult_fpga_latency
Throughput,0.4252948356448108,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4252948356448108,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41613972973389113,catapult,CLB,1040,catapult_fpga_latency
Throughput,0.41613972973389113,catapult,LUT,6191,catapult_fpga_latency
Throughput,0.41613972973389113,catapult,FF,1452,catapult_fpga_latency
Throughput,0.41613972973389113,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41613972973389113,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41613972973389113,catapult,CLB,1040,catapult_fpga_latency
Throughput,0.41613972973389113,catapult,LUT,6191,catapult_fpga_latency
Throughput,0.41613972973389113,catapult,FF,1452,catapult_fpga_latency
Throughput,0.41613972973389113,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41613972973389113,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41613972973389113,catapult,CLB,1040,catapult_fpga_latency
Throughput,0.41613972973389113,catapult,LUT,6191,catapult_fpga_latency
Throughput,0.41613972973389113,catapult,FF,1452,catapult_fpga_latency
Throughput,0.41613972973389113,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41613972973389113,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.41613972973389113,catapult,CLB,1040,catapult_fpga_latency
Throughput,0.41613972973389113,catapult,LUT,6191,catapult_fpga_latency
Throughput,0.41613972973389113,catapult,FF,1452,catapult_fpga_latency
Throughput,0.41613972973389113,catapult,DSP,0,catapult_fpga_latency
Throughput,0.41613972973389113,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,CLB,889,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,LUT,5353,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,FF,1246,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,CLB,889,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,LUT,5353,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,FF,1246,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,CLB,889,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,LUT,5353,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,FF,1246,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,CLB,889,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,LUT,5353,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,FF,1246,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,CLB,889,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,LUT,5353,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,FF,1246,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,CLB,889,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,LUT,5353,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,FF,1246,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,CLB,889,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,LUT,5353,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,FF,1246,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,CLB,889,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,LUT,5353,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,FF,1246,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4109130282030157,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.2635858054826375,catapult,CLB,1121,catapult_fpga_latency
Throughput,0.2635858054826375,catapult,LUT,6645,catapult_fpga_latency
Throughput,0.2635858054826375,catapult,FF,1378,catapult_fpga_latency
Throughput,0.2635858054826375,catapult,DSP,0,catapult_fpga_latency
Throughput,0.2635858054826375,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26233168798898626,catapult,CLB,1134,catapult_fpga_latency
Throughput,0.26233168798898626,catapult,LUT,6643,catapult_fpga_latency
Throughput,0.26233168798898626,catapult,FF,1375,catapult_fpga_latency
Throughput,0.26233168798898626,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26233168798898626,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26233168798898626,catapult,CLB,1134,catapult_fpga_latency
Throughput,0.26233168798898626,catapult,LUT,6643,catapult_fpga_latency
Throughput,0.26233168798898626,catapult,FF,1375,catapult_fpga_latency
Throughput,0.26233168798898626,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26233168798898626,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26233168798898626,catapult,CLB,1134,catapult_fpga_latency
Throughput,0.26233168798898626,catapult,LUT,6643,catapult_fpga_latency
Throughput,0.26233168798898626,catapult,FF,1375,catapult_fpga_latency
Throughput,0.26233168798898626,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26233168798898626,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26233168798898626,catapult,CLB,1134,catapult_fpga_latency
Throughput,0.26233168798898626,catapult,LUT,6643,catapult_fpga_latency
Throughput,0.26233168798898626,catapult,FF,1375,catapult_fpga_latency
Throughput,0.26233168798898626,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26233168798898626,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26233168798898626,catapult,CLB,1134,catapult_fpga_latency
Throughput,0.26233168798898626,catapult,LUT,6643,catapult_fpga_latency
Throughput,0.26233168798898626,catapult,FF,1375,catapult_fpga_latency
Throughput,0.26233168798898626,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26233168798898626,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26233168798898626,catapult,CLB,1134,catapult_fpga_latency
Throughput,0.26233168798898626,catapult,LUT,6643,catapult_fpga_latency
Throughput,0.26233168798898626,catapult,FF,1375,catapult_fpga_latency
Throughput,0.26233168798898626,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26233168798898626,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.26233168798898626,catapult,CLB,1134,catapult_fpga_latency
Throughput,0.26233168798898626,catapult,LUT,6643,catapult_fpga_latency
Throughput,0.26233168798898626,catapult,FF,1375,catapult_fpga_latency
Throughput,0.26233168798898626,catapult,DSP,0,catapult_fpga_latency
Throughput,0.26233168798898626,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,CLB,1060,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,LUT,6580,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,FF,1375,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,CLB,1060,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,LUT,6580,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,FF,1375,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,CLB,1060,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,LUT,6580,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,FF,1375,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,CLB,1060,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,LUT,6580,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,FF,1375,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,CLB,1060,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,LUT,6580,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,FF,1375,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,CLB,1060,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,LUT,6580,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,FF,1375,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,CLB,1060,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,LUT,6580,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,FF,1375,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,CLB,1060,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,LUT,6580,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,FF,1375,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,DSP,0,catapult_fpga_latency
Throughput,0.27048263569099523,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,CLB,1163,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,LUT,7189,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,FF,1435,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,CLB,1163,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,LUT,7189,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,FF,1435,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,CLB,1163,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,LUT,7189,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,FF,1435,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,CLB,1163,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,LUT,7189,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,FF,1435,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,CLB,1163,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,LUT,7189,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,FF,1435,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,CLB,1163,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,LUT,7189,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,FF,1435,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,CLB,1163,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,LUT,7189,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,FF,1435,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,CLB,1163,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,LUT,7189,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,FF,1435,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,DSP,0,catapult_fpga_latency
Throughput,0.24984915357352996,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,CLB,941,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,LUT,6304,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,FF,1366,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,DSP,0,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,CLB,941,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,LUT,6304,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,FF,1366,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,DSP,0,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,CLB,941,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,LUT,6304,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,FF,1366,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,DSP,0,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,CLB,941,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,LUT,6304,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,FF,1366,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,DSP,0,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,CLB,941,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,LUT,6304,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,FF,1366,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,DSP,0,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,CLB,941,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,LUT,6304,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,FF,1366,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,DSP,0,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,CLB,941,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,LUT,6304,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,FF,1366,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,DSP,0,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,CLB,941,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,LUT,6304,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,FF,1366,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,DSP,0,catapult_fpga_latency
Throughput,0.25213438056507853,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,CLB,318,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,LUT,1845,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,FF,1214,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,DSP,0,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,CLB,318,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,LUT,1845,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,FF,1214,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,DSP,0,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,CLB,318,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,LUT,1845,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,FF,1214,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,DSP,0,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,CLB,318,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,LUT,1845,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,FF,1214,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,DSP,0,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,CLB,318,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,LUT,1845,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,FF,1214,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,DSP,0,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,CLB,318,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,LUT,1845,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,FF,1214,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,DSP,0,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,CLB,318,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,LUT,1845,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,FF,1214,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,DSP,0,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,CLB,318,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,LUT,1845,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,FF,1214,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,DSP,0,catapult_fpga_latency
Throughput,0.39514852447589477,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,CLB,262,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,LUT,1684,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,FF,1195,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,DSP,0,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,CLB,262,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,LUT,1684,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,FF,1195,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,DSP,0,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,CLB,262,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,LUT,1684,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,FF,1195,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,DSP,0,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,CLB,262,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,LUT,1684,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,FF,1195,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,DSP,0,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,CLB,262,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,LUT,1684,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,FF,1195,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,DSP,0,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,CLB,262,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,LUT,1684,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,FF,1195,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,DSP,0,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,CLB,262,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,LUT,1684,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,FF,1195,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,DSP,0,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,CLB,262,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,LUT,1684,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,FF,1195,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,DSP,0,catapult_fpga_latency
Throughput,0.37463678963245134,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,CLB,345,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,LUT,2078,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,FF,1431,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,CLB,345,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,LUT,2078,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,FF,1431,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,CLB,345,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,LUT,2078,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,FF,1431,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,CLB,345,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,LUT,2078,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,FF,1431,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,CLB,345,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,LUT,2078,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,FF,1431,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,CLB,345,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,LUT,2078,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,FF,1431,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,CLB,345,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,LUT,2078,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,FF,1431,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,CLB,345,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,LUT,2078,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,FF,1431,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4115912322835699,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,CLB,270,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,LUT,1741,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,FF,1193,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,CLB,270,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,LUT,1741,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,FF,1193,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,CLB,270,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,LUT,1741,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,FF,1193,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,CLB,270,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,LUT,1741,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,FF,1193,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,CLB,270,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,LUT,1741,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,FF,1193,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,CLB,270,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,LUT,1741,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,FF,1193,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,CLB,270,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,LUT,1741,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,FF,1193,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,CLB,270,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,LUT,1741,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,FF,1193,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,DSP,0,catapult_fpga_latency
Throughput,0.4406670465216608,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,CLB,461,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,LUT,2587,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,FF,1210,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,CLB,461,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,LUT,2587,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,FF,1210,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,CLB,461,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,LUT,2587,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,FF,1210,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,CLB,461,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,LUT,2587,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,FF,1210,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,CLB,461,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,LUT,2587,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,FF,1210,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,CLB,461,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,LUT,2587,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,FF,1210,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,CLB,461,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,LUT,2587,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,FF,1210,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,CLB,461,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,LUT,2587,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,FF,1210,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16341174972967612,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19100321382007573,catapult,CLB,431,catapult_fpga_latency
Throughput,0.19100321382007573,catapult,LUT,2772,catapult_fpga_latency
Throughput,0.19100321382007573,catapult,FF,1201,catapult_fpga_latency
Throughput,0.19100321382007573,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19100321382007573,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19100321382007573,catapult,CLB,431,catapult_fpga_latency
Throughput,0.19100321382007573,catapult,LUT,2772,catapult_fpga_latency
Throughput,0.19100321382007573,catapult,FF,1201,catapult_fpga_latency
Throughput,0.19100321382007573,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19100321382007573,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19100321382007573,catapult,CLB,431,catapult_fpga_latency
Throughput,0.19100321382007573,catapult,LUT,2772,catapult_fpga_latency
Throughput,0.19100321382007573,catapult,FF,1201,catapult_fpga_latency
Throughput,0.19100321382007573,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19100321382007573,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19100321382007573,catapult,CLB,431,catapult_fpga_latency
Throughput,0.19100321382007573,catapult,LUT,2772,catapult_fpga_latency
Throughput,0.19100321382007573,catapult,FF,1201,catapult_fpga_latency
Throughput,0.19100321382007573,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19100321382007573,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19100321382007573,catapult,CLB,431,catapult_fpga_latency
Throughput,0.19100321382007573,catapult,LUT,2772,catapult_fpga_latency
Throughput,0.19100321382007573,catapult,FF,1201,catapult_fpga_latency
Throughput,0.19100321382007573,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19100321382007573,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19100321382007573,catapult,CLB,431,catapult_fpga_latency
Throughput,0.19100321382007573,catapult,LUT,2772,catapult_fpga_latency
Throughput,0.19100321382007573,catapult,FF,1201,catapult_fpga_latency
Throughput,0.19100321382007573,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19100321382007573,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.19100321382007573,catapult,CLB,431,catapult_fpga_latency
Throughput,0.19100321382007573,catapult,LUT,2772,catapult_fpga_latency
Throughput,0.19100321382007573,catapult,FF,1201,catapult_fpga_latency
Throughput,0.19100321382007573,catapult,DSP,0,catapult_fpga_latency
Throughput,0.19100321382007573,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1861118152341454,catapult,CLB,430,catapult_fpga_latency
Throughput,0.1861118152341454,catapult,LUT,2772,catapult_fpga_latency
Throughput,0.1861118152341454,catapult,FF,1201,catapult_fpga_latency
Throughput,0.1861118152341454,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1861118152341454,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,CLB,474,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,LUT,2858,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,FF,1424,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,CLB,474,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,LUT,2858,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,FF,1424,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,CLB,474,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,LUT,2858,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,FF,1424,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,CLB,474,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,LUT,2858,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,FF,1424,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,CLB,474,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,LUT,2858,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,FF,1424,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,CLB,474,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,LUT,2858,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,FF,1424,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,CLB,474,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,LUT,2858,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,FF,1424,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,CLB,474,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,LUT,2858,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,FF,1424,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16330428585566056,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,CLB,400,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,LUT,2495,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,FF,1189,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,CLB,400,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,LUT,2495,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,FF,1189,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,CLB,400,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,LUT,2495,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,FF,1189,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,CLB,400,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,LUT,2495,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,FF,1189,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,CLB,400,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,LUT,2495,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,FF,1189,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,CLB,400,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,LUT,2495,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,FF,1189,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,CLB,400,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,LUT,2495,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,FF,1189,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,CLB,400,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,LUT,2495,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,FF,1189,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16999372723146516,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,CLB,669,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,LUT,4225,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,FF,1308,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,CLB,669,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,LUT,4225,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,FF,1308,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,CLB,669,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,LUT,4225,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,FF,1308,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,CLB,669,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,LUT,4225,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,FF,1308,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,CLB,669,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,LUT,4225,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,FF,1308,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,CLB,669,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,LUT,4225,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,FF,1308,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,CLB,669,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,LUT,4225,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,FF,1308,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,CLB,669,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,LUT,4225,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,FF,1308,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10745355910902088,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,CLB,701,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,LUT,4174,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,FF,1294,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,CLB,701,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,LUT,4174,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,FF,1294,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,CLB,701,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,LUT,4174,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,FF,1294,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,CLB,701,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,LUT,4174,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,FF,1294,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,CLB,701,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,LUT,4174,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,FF,1294,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,CLB,701,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,LUT,4174,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,FF,1294,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,CLB,701,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,LUT,4174,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,FF,1294,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,CLB,701,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,LUT,4174,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,FF,1294,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11192891349932094,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10693529954555706,catapult,CLB,687,catapult_fpga_latency
Throughput,0.10693529954555706,catapult,LUT,4389,catapult_fpga_latency
Throughput,0.10693529954555706,catapult,FF,1496,catapult_fpga_latency
Throughput,0.10693529954555706,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10693529954555706,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10693529954555706,catapult,CLB,687,catapult_fpga_latency
Throughput,0.10693529954555706,catapult,LUT,4389,catapult_fpga_latency
Throughput,0.10693529954555706,catapult,FF,1496,catapult_fpga_latency
Throughput,0.10693529954555706,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10693529954555706,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10693529954555706,catapult,CLB,687,catapult_fpga_latency
Throughput,0.10693529954555706,catapult,LUT,4389,catapult_fpga_latency
Throughput,0.10693529954555706,catapult,FF,1496,catapult_fpga_latency
Throughput,0.10693529954555706,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10693529954555706,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10774730025670795,catapult,CLB,672,catapult_fpga_latency
Throughput,0.10774730025670795,catapult,LUT,4362,catapult_fpga_latency
Throughput,0.10774730025670795,catapult,FF,1481,catapult_fpga_latency
Throughput,0.10774730025670795,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10774730025670795,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10693529954555706,catapult,CLB,687,catapult_fpga_latency
Throughput,0.10693529954555706,catapult,LUT,4389,catapult_fpga_latency
Throughput,0.10693529954555706,catapult,FF,1496,catapult_fpga_latency
Throughput,0.10693529954555706,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10693529954555706,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10774730025670795,catapult,CLB,672,catapult_fpga_latency
Throughput,0.10774730025670795,catapult,LUT,4362,catapult_fpga_latency
Throughput,0.10774730025670795,catapult,FF,1481,catapult_fpga_latency
Throughput,0.10774730025670795,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10774730025670795,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10693529954555706,catapult,CLB,687,catapult_fpga_latency
Throughput,0.10693529954555706,catapult,LUT,4389,catapult_fpga_latency
Throughput,0.10693529954555706,catapult,FF,1496,catapult_fpga_latency
Throughput,0.10693529954555706,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10693529954555706,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10693529954555706,catapult,CLB,687,catapult_fpga_latency
Throughput,0.10693529954555706,catapult,LUT,4389,catapult_fpga_latency
Throughput,0.10693529954555706,catapult,FF,1496,catapult_fpga_latency
Throughput,0.10693529954555706,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10693529954555706,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,CLB,616,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,FF,1287,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,CLB,616,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,FF,1287,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,CLB,616,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,FF,1287,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,CLB,616,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,FF,1287,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,CLB,616,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,FF,1287,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,CLB,616,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,FF,1287,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,CLB,616,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,FF,1287,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,CLB,616,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,FF,1287,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11220032695175274,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,CLB,680,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,LUT,4389,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,FF,1369,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,CLB,680,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,LUT,4389,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,FF,1369,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,CLB,680,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,LUT,4389,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,FF,1369,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,CLB,680,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,LUT,4389,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,FF,1369,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,CLB,680,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,LUT,4389,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,FF,1369,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,CLB,680,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,LUT,4389,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,FF,1369,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,CLB,680,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,LUT,4389,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,FF,1369,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,CLB,680,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,LUT,4389,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,FF,1369,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0773600361611753,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07989887997750048,catapult,CLB,652,catapult_fpga_latency
Throughput,0.07989887997750048,catapult,LUT,4276,catapult_fpga_latency
Throughput,0.07989887997750048,catapult,FF,1361,catapult_fpga_latency
Throughput,0.07989887997750048,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07989887997750048,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0789087176852033,catapult,CLB,654,catapult_fpga_latency
Throughput,0.0789087176852033,catapult,LUT,4268,catapult_fpga_latency
Throughput,0.0789087176852033,catapult,FF,1365,catapult_fpga_latency
Throughput,0.0789087176852033,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0789087176852033,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0789087176852033,catapult,CLB,654,catapult_fpga_latency
Throughput,0.0789087176852033,catapult,LUT,4268,catapult_fpga_latency
Throughput,0.0789087176852033,catapult,FF,1365,catapult_fpga_latency
Throughput,0.0789087176852033,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0789087176852033,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0789087176852033,catapult,CLB,654,catapult_fpga_latency
Throughput,0.0789087176852033,catapult,LUT,4268,catapult_fpga_latency
Throughput,0.0789087176852033,catapult,FF,1365,catapult_fpga_latency
Throughput,0.0789087176852033,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0789087176852033,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0789087176852033,catapult,CLB,654,catapult_fpga_latency
Throughput,0.0789087176852033,catapult,LUT,4268,catapult_fpga_latency
Throughput,0.0789087176852033,catapult,FF,1365,catapult_fpga_latency
Throughput,0.0789087176852033,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0789087176852033,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0789087176852033,catapult,CLB,654,catapult_fpga_latency
Throughput,0.0789087176852033,catapult,LUT,4268,catapult_fpga_latency
Throughput,0.0789087176852033,catapult,FF,1365,catapult_fpga_latency
Throughput,0.0789087176852033,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0789087176852033,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0789087176852033,catapult,CLB,654,catapult_fpga_latency
Throughput,0.0789087176852033,catapult,LUT,4268,catapult_fpga_latency
Throughput,0.0789087176852033,catapult,FF,1365,catapult_fpga_latency
Throughput,0.0789087176852033,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0789087176852033,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0789087176852033,catapult,CLB,654,catapult_fpga_latency
Throughput,0.0789087176852033,catapult,LUT,4268,catapult_fpga_latency
Throughput,0.0789087176852033,catapult,FF,1365,catapult_fpga_latency
Throughput,0.0789087176852033,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0789087176852033,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,CLB,737,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,LUT,4977,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,FF,1476,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,CLB,737,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,LUT,4977,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,FF,1476,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,CLB,737,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,LUT,4977,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,FF,1476,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,CLB,737,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,LUT,4977,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,FF,1476,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,CLB,737,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,LUT,4977,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,FF,1476,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,CLB,737,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,LUT,4977,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,FF,1476,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,CLB,737,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,LUT,4977,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,FF,1476,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,CLB,737,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,LUT,4977,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,FF,1476,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07490972254787144,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,CLB,629,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,LUT,4159,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,FF,1363,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,CLB,629,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,LUT,4159,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,FF,1363,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,CLB,629,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,LUT,4159,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,FF,1363,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,CLB,629,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,LUT,4159,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,FF,1363,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,CLB,629,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,LUT,4159,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,FF,1363,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,CLB,629,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,LUT,4159,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,FF,1363,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,CLB,629,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,LUT,4159,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,FF,1363,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,CLB,629,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,LUT,4159,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,FF,1363,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07615017606682209,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,CLB,346,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,LUT,1996,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,FF,1242,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,CLB,346,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,LUT,1996,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,FF,1242,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,CLB,346,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,LUT,1996,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,FF,1242,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,CLB,346,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,LUT,1996,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,FF,1242,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,CLB,346,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,LUT,1996,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,FF,1242,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,CLB,346,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,LUT,1996,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,FF,1242,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,CLB,346,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,LUT,1996,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,FF,1242,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,CLB,346,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,LUT,1996,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,FF,1242,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,DSP,0,catapult_fpga_latency
Throughput,0.16903381622913954,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1993551260382913,catapult,CLB,271,catapult_fpga_latency
Throughput,0.1993551260382913,catapult,LUT,1803,catapult_fpga_latency
Throughput,0.1993551260382913,catapult,FF,1224,catapult_fpga_latency
Throughput,0.1993551260382913,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1993551260382913,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1993551260382913,catapult,CLB,271,catapult_fpga_latency
Throughput,0.1993551260382913,catapult,LUT,1803,catapult_fpga_latency
Throughput,0.1993551260382913,catapult,FF,1224,catapult_fpga_latency
Throughput,0.1993551260382913,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1993551260382913,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1993551260382913,catapult,CLB,271,catapult_fpga_latency
Throughput,0.1993551260382913,catapult,LUT,1803,catapult_fpga_latency
Throughput,0.1993551260382913,catapult,FF,1224,catapult_fpga_latency
Throughput,0.1993551260382913,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1993551260382913,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1993551260382913,catapult,CLB,271,catapult_fpga_latency
Throughput,0.1993551260382913,catapult,LUT,1803,catapult_fpga_latency
Throughput,0.1993551260382913,catapult,FF,1224,catapult_fpga_latency
Throughput,0.1993551260382913,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1993551260382913,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1993551260382913,catapult,CLB,271,catapult_fpga_latency
Throughput,0.1993551260382913,catapult,LUT,1803,catapult_fpga_latency
Throughput,0.1993551260382913,catapult,FF,1224,catapult_fpga_latency
Throughput,0.1993551260382913,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1993551260382913,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1993551260382913,catapult,CLB,271,catapult_fpga_latency
Throughput,0.1993551260382913,catapult,LUT,1803,catapult_fpga_latency
Throughput,0.1993551260382913,catapult,FF,1224,catapult_fpga_latency
Throughput,0.1993551260382913,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1993551260382913,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.20077382246655057,catapult,CLB,274,catapult_fpga_latency
Throughput,0.20077382246655057,catapult,LUT,1803,catapult_fpga_latency
Throughput,0.20077382246655057,catapult,FF,1224,catapult_fpga_latency
Throughput,0.20077382246655057,catapult,DSP,0,catapult_fpga_latency
Throughput,0.20077382246655057,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.1993551260382913,catapult,CLB,271,catapult_fpga_latency
Throughput,0.1993551260382913,catapult,LUT,1803,catapult_fpga_latency
Throughput,0.1993551260382913,catapult,FF,1224,catapult_fpga_latency
Throughput,0.1993551260382913,catapult,DSP,0,catapult_fpga_latency
Throughput,0.1993551260382913,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,CLB,345,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,LUT,2211,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,FF,1461,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,CLB,345,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,LUT,2211,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,FF,1461,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,CLB,345,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,LUT,2211,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,FF,1461,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,CLB,345,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,LUT,2211,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,FF,1461,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,CLB,345,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,LUT,2211,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,FF,1461,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,CLB,345,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,LUT,2211,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,FF,1461,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,CLB,345,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,LUT,2211,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,FF,1461,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,CLB,345,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,LUT,2211,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,FF,1461,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,DSP,0,catapult_fpga_latency
Throughput,0.18234203390504247,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.177188786501333,catapult,CLB,266,catapult_fpga_latency
Throughput,0.177188786501333,catapult,LUT,1633,catapult_fpga_latency
Throughput,0.177188786501333,catapult,FF,1226,catapult_fpga_latency
Throughput,0.177188786501333,catapult,DSP,0,catapult_fpga_latency
Throughput,0.177188786501333,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.177188786501333,catapult,CLB,266,catapult_fpga_latency
Throughput,0.177188786501333,catapult,LUT,1633,catapult_fpga_latency
Throughput,0.177188786501333,catapult,FF,1226,catapult_fpga_latency
Throughput,0.177188786501333,catapult,DSP,0,catapult_fpga_latency
Throughput,0.177188786501333,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.177188786501333,catapult,CLB,266,catapult_fpga_latency
Throughput,0.177188786501333,catapult,LUT,1633,catapult_fpga_latency
Throughput,0.177188786501333,catapult,FF,1226,catapult_fpga_latency
Throughput,0.177188786501333,catapult,DSP,0,catapult_fpga_latency
Throughput,0.177188786501333,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.177188786501333,catapult,CLB,266,catapult_fpga_latency
Throughput,0.177188786501333,catapult,LUT,1633,catapult_fpga_latency
Throughput,0.177188786501333,catapult,FF,1226,catapult_fpga_latency
Throughput,0.177188786501333,catapult,DSP,0,catapult_fpga_latency
Throughput,0.177188786501333,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.177188786501333,catapult,CLB,266,catapult_fpga_latency
Throughput,0.177188786501333,catapult,LUT,1633,catapult_fpga_latency
Throughput,0.177188786501333,catapult,FF,1226,catapult_fpga_latency
Throughput,0.177188786501333,catapult,DSP,0,catapult_fpga_latency
Throughput,0.177188786501333,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.177188786501333,catapult,CLB,266,catapult_fpga_latency
Throughput,0.177188786501333,catapult,LUT,1633,catapult_fpga_latency
Throughput,0.177188786501333,catapult,FF,1226,catapult_fpga_latency
Throughput,0.177188786501333,catapult,DSP,0,catapult_fpga_latency
Throughput,0.177188786501333,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.177188786501333,catapult,CLB,266,catapult_fpga_latency
Throughput,0.177188786501333,catapult,LUT,1633,catapult_fpga_latency
Throughput,0.177188786501333,catapult,FF,1226,catapult_fpga_latency
Throughput,0.177188786501333,catapult,DSP,0,catapult_fpga_latency
Throughput,0.177188786501333,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.177188786501333,catapult,CLB,266,catapult_fpga_latency
Throughput,0.177188786501333,catapult,LUT,1633,catapult_fpga_latency
Throughput,0.177188786501333,catapult,FF,1226,catapult_fpga_latency
Throughput,0.177188786501333,catapult,DSP,0,catapult_fpga_latency
Throughput,0.177188786501333,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,CLB,479,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,LUT,2830,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,FF,1261,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,CLB,479,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,LUT,2830,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,FF,1261,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,CLB,479,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,LUT,2830,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,FF,1261,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,CLB,479,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,LUT,2830,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,FF,1261,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,CLB,479,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,LUT,2830,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,FF,1261,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,CLB,479,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,LUT,2830,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,FF,1261,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,CLB,479,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,LUT,2830,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,FF,1261,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,CLB,479,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,LUT,2830,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,FF,1261,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09141264160046715,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,CLB,428,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,LUT,2651,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,FF,1228,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,CLB,428,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,LUT,2651,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,FF,1228,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,CLB,428,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,LUT,2651,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,FF,1228,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,CLB,428,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,LUT,2651,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,FF,1228,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,CLB,428,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,LUT,2651,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,FF,1228,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,CLB,428,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,LUT,2651,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,FF,1228,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,CLB,428,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,LUT,2651,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,FF,1228,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,CLB,428,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,LUT,2651,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,FF,1228,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09171652988674843,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,CLB,549,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,LUT,3184,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,FF,1477,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,CLB,549,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,LUT,3184,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,FF,1477,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,CLB,549,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,LUT,3184,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,FF,1477,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,CLB,549,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,LUT,3184,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,FF,1477,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,CLB,549,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,LUT,3184,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,FF,1477,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,CLB,549,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,LUT,3184,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,FF,1477,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,CLB,549,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,LUT,3184,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,FF,1477,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,CLB,549,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,LUT,3184,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,FF,1477,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,DSP,0,catapult_fpga_latency
Throughput,0.08756572792995583,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,CLB,426,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,LUT,2548,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,FF,1237,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,CLB,426,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,LUT,2548,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,FF,1237,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,CLB,426,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,LUT,2548,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,FF,1237,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,CLB,426,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,LUT,2548,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,FF,1237,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,CLB,426,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,LUT,2548,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,FF,1237,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,CLB,426,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,LUT,2548,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,FF,1237,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,CLB,426,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,LUT,2548,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,FF,1237,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,CLB,426,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,LUT,2548,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,FF,1237,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09590854161471621,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,CLB,722,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,FF,1395,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,CLB,722,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,FF,1395,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,CLB,722,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,FF,1395,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,CLB,722,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,FF,1395,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,CLB,722,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,FF,1395,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,CLB,722,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,FF,1395,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,CLB,722,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,FF,1395,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,CLB,722,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,LUT,4422,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,FF,1395,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05617764810478525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.055876794350543185,catapult,CLB,682,catapult_fpga_latency
Throughput,0.055876794350543185,catapult,LUT,4175,catapult_fpga_latency
Throughput,0.055876794350543185,catapult,FF,1368,catapult_fpga_latency
Throughput,0.055876794350543185,catapult,DSP,0,catapult_fpga_latency
Throughput,0.055876794350543185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.055876794350543185,catapult,CLB,682,catapult_fpga_latency
Throughput,0.055876794350543185,catapult,LUT,4175,catapult_fpga_latency
Throughput,0.055876794350543185,catapult,FF,1368,catapult_fpga_latency
Throughput,0.055876794350543185,catapult,DSP,0,catapult_fpga_latency
Throughput,0.055876794350543185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.055876794350543185,catapult,CLB,682,catapult_fpga_latency
Throughput,0.055876794350543185,catapult,LUT,4175,catapult_fpga_latency
Throughput,0.055876794350543185,catapult,FF,1368,catapult_fpga_latency
Throughput,0.055876794350543185,catapult,DSP,0,catapult_fpga_latency
Throughput,0.055876794350543185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.055876794350543185,catapult,CLB,682,catapult_fpga_latency
Throughput,0.055876794350543185,catapult,LUT,4175,catapult_fpga_latency
Throughput,0.055876794350543185,catapult,FF,1368,catapult_fpga_latency
Throughput,0.055876794350543185,catapult,DSP,0,catapult_fpga_latency
Throughput,0.055876794350543185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.055876794350543185,catapult,CLB,682,catapult_fpga_latency
Throughput,0.055876794350543185,catapult,LUT,4175,catapult_fpga_latency
Throughput,0.055876794350543185,catapult,FF,1368,catapult_fpga_latency
Throughput,0.055876794350543185,catapult,DSP,0,catapult_fpga_latency
Throughput,0.055876794350543185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.055876794350543185,catapult,CLB,682,catapult_fpga_latency
Throughput,0.055876794350543185,catapult,LUT,4175,catapult_fpga_latency
Throughput,0.055876794350543185,catapult,FF,1368,catapult_fpga_latency
Throughput,0.055876794350543185,catapult,DSP,0,catapult_fpga_latency
Throughput,0.055876794350543185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05503306551675443,catapult,CLB,693,catapult_fpga_latency
Throughput,0.05503306551675443,catapult,LUT,4175,catapult_fpga_latency
Throughput,0.05503306551675443,catapult,FF,1368,catapult_fpga_latency
Throughput,0.05503306551675443,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05503306551675443,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.055876794350543185,catapult,CLB,682,catapult_fpga_latency
Throughput,0.055876794350543185,catapult,LUT,4175,catapult_fpga_latency
Throughput,0.055876794350543185,catapult,FF,1368,catapult_fpga_latency
Throughput,0.055876794350543185,catapult,DSP,0,catapult_fpga_latency
Throughput,0.055876794350543185,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05391779358899103,catapult,CLB,721,catapult_fpga_latency
Throughput,0.05391779358899103,catapult,LUT,4639,catapult_fpga_latency
Throughput,0.05391779358899103,catapult,FF,1514,catapult_fpga_latency
Throughput,0.05391779358899103,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05391779358899103,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05457586719552138,catapult,CLB,716,catapult_fpga_latency
Throughput,0.05457586719552138,catapult,LUT,4635,catapult_fpga_latency
Throughput,0.05457586719552138,catapult,FF,1514,catapult_fpga_latency
Throughput,0.05457586719552138,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05457586719552138,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05457586719552138,catapult,CLB,716,catapult_fpga_latency
Throughput,0.05457586719552138,catapult,LUT,4635,catapult_fpga_latency
Throughput,0.05457586719552138,catapult,FF,1514,catapult_fpga_latency
Throughput,0.05457586719552138,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05457586719552138,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05457586719552138,catapult,CLB,716,catapult_fpga_latency
Throughput,0.05457586719552138,catapult,LUT,4635,catapult_fpga_latency
Throughput,0.05457586719552138,catapult,FF,1514,catapult_fpga_latency
Throughput,0.05457586719552138,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05457586719552138,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05457586719552138,catapult,CLB,716,catapult_fpga_latency
Throughput,0.05457586719552138,catapult,LUT,4635,catapult_fpga_latency
Throughput,0.05457586719552138,catapult,FF,1514,catapult_fpga_latency
Throughput,0.05457586719552138,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05457586719552138,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05457586719552138,catapult,CLB,716,catapult_fpga_latency
Throughput,0.05457586719552138,catapult,LUT,4635,catapult_fpga_latency
Throughput,0.05457586719552138,catapult,FF,1514,catapult_fpga_latency
Throughput,0.05457586719552138,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05457586719552138,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05457586719552138,catapult,CLB,716,catapult_fpga_latency
Throughput,0.05457586719552138,catapult,LUT,4635,catapult_fpga_latency
Throughput,0.05457586719552138,catapult,FF,1514,catapult_fpga_latency
Throughput,0.05457586719552138,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05457586719552138,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,CLB,604,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,LUT,3775,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,FF,1367,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,CLB,604,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,LUT,3775,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,FF,1367,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,CLB,604,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,LUT,3775,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,FF,1367,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,CLB,604,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,LUT,3775,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,FF,1367,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,CLB,604,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,LUT,3775,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,FF,1367,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,CLB,604,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,LUT,3775,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,FF,1367,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,CLB,604,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,LUT,3775,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,FF,1367,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,CLB,604,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,LUT,3775,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,FF,1367,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05519862286059798,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03460526962816949,catapult,CLB,725,catapult_fpga_latency
Throughput,0.03460526962816949,catapult,LUT,4814,catapult_fpga_latency
Throughput,0.03460526962816949,catapult,FF,1451,catapult_fpga_latency
Throughput,0.03460526962816949,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03460526962816949,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03460526962816949,catapult,CLB,725,catapult_fpga_latency
Throughput,0.03460526962816949,catapult,LUT,4814,catapult_fpga_latency
Throughput,0.03460526962816949,catapult,FF,1451,catapult_fpga_latency
Throughput,0.03460526962816949,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03460526962816949,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03460526962816949,catapult,CLB,725,catapult_fpga_latency
Throughput,0.03460526962816949,catapult,LUT,4814,catapult_fpga_latency
Throughput,0.03460526962816949,catapult,FF,1451,catapult_fpga_latency
Throughput,0.03460526962816949,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03460526962816949,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03460526962816949,catapult,CLB,725,catapult_fpga_latency
Throughput,0.03460526962816949,catapult,LUT,4814,catapult_fpga_latency
Throughput,0.03460526962816949,catapult,FF,1451,catapult_fpga_latency
Throughput,0.03460526962816949,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03460526962816949,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03460526962816949,catapult,CLB,725,catapult_fpga_latency
Throughput,0.03460526962816949,catapult,LUT,4814,catapult_fpga_latency
Throughput,0.03460526962816949,catapult,FF,1451,catapult_fpga_latency
Throughput,0.03460526962816949,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03460526962816949,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03460526962816949,catapult,CLB,725,catapult_fpga_latency
Throughput,0.03460526962816949,catapult,LUT,4814,catapult_fpga_latency
Throughput,0.03460526962816949,catapult,FF,1451,catapult_fpga_latency
Throughput,0.03460526962816949,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03460526962816949,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03460526962816949,catapult,CLB,725,catapult_fpga_latency
Throughput,0.03460526962816949,catapult,LUT,4814,catapult_fpga_latency
Throughput,0.03460526962816949,catapult,FF,1451,catapult_fpga_latency
Throughput,0.03460526962816949,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03460526962816949,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,CLB,731,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,LUT,4681,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,FF,1427,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,CLB,731,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,LUT,4681,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,FF,1427,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,CLB,731,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,LUT,4681,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,FF,1427,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,CLB,731,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,LUT,4681,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,FF,1427,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,CLB,731,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,LUT,4681,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,FF,1427,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,CLB,731,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,LUT,4681,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,FF,1427,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,CLB,731,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,LUT,4681,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,FF,1427,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,CLB,731,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,LUT,4681,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,FF,1427,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03513404322604579,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,CLB,748,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,LUT,4960,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,FF,1495,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,CLB,748,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,LUT,4960,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,FF,1495,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,CLB,748,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,LUT,4960,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,FF,1495,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,CLB,748,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,LUT,4960,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,FF,1495,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,CLB,748,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,LUT,4960,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,FF,1495,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,CLB,748,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,LUT,4960,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,FF,1495,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,CLB,748,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,LUT,4960,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,FF,1495,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,CLB,748,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,LUT,4960,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,FF,1495,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03381364603111146,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,CLB,678,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,LUT,4545,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,FF,1413,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,CLB,678,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,LUT,4545,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,FF,1413,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,CLB,678,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,LUT,4545,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,FF,1413,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,CLB,678,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,LUT,4545,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,FF,1413,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,CLB,678,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,LUT,4545,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,FF,1413,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,CLB,678,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,LUT,4545,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,FF,1413,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,CLB,678,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,LUT,4545,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,FF,1413,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,CLB,678,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,LUT,4545,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,FF,1413,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03531391047069099,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,CLB,338,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,LUT,1977,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,FF,1232,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,CLB,338,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,LUT,1977,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,FF,1232,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,CLB,338,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,LUT,1977,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,FF,1232,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,CLB,338,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,LUT,1977,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,FF,1232,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,CLB,338,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,LUT,1977,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,FF,1232,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,CLB,338,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,LUT,1977,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,FF,1232,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,CLB,338,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,LUT,1977,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,FF,1232,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,CLB,338,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,LUT,1977,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,FF,1232,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,CLB,305,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,LUT,1913,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,FF,1219,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,CLB,305,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,LUT,1913,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,FF,1219,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,CLB,305,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,LUT,1913,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,FF,1219,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,CLB,305,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,LUT,1913,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,FF,1219,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,CLB,305,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,LUT,1913,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,FF,1219,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,CLB,305,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,LUT,1913,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,FF,1219,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,CLB,305,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,LUT,1913,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,FF,1219,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,CLB,305,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,LUT,1913,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,FF,1219,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,DSP,0,catapult_fpga_latency
Throughput,0.10768969000445835,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,CLB,427,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,LUT,2587,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,FF,1449,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,CLB,427,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,LUT,2587,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,FF,1449,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,CLB,427,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,LUT,2587,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,FF,1449,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,CLB,427,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,LUT,2587,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,FF,1449,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,CLB,427,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,LUT,2587,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,FF,1449,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,CLB,427,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,LUT,2587,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,FF,1449,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,CLB,427,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,LUT,2587,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,FF,1449,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,CLB,427,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,LUT,2587,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,FF,1449,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,DSP,0,catapult_fpga_latency
Throughput,0.11875380234830894,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,CLB,292,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,LUT,1838,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,FF,1217,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,CLB,292,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,LUT,1838,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,FF,1217,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,CLB,292,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,LUT,1838,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,FF,1217,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,CLB,292,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,LUT,1838,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,FF,1217,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,CLB,292,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,LUT,1838,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,FF,1217,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,CLB,292,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,LUT,1838,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,FF,1217,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,CLB,292,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,LUT,1838,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,FF,1217,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,CLB,292,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,LUT,1838,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,FF,1217,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,DSP,0,catapult_fpga_latency
Throughput,0.12439430856232149,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.059847724646364286,catapult,CLB,465,catapult_fpga_latency
Throughput,0.059847724646364286,catapult,LUT,2707,catapult_fpga_latency
Throughput,0.059847724646364286,catapult,FF,1244,catapult_fpga_latency
Throughput,0.059847724646364286,catapult,DSP,0,catapult_fpga_latency
Throughput,0.059847724646364286,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.059847724646364286,catapult,CLB,465,catapult_fpga_latency
Throughput,0.059847724646364286,catapult,LUT,2707,catapult_fpga_latency
Throughput,0.059847724646364286,catapult,FF,1244,catapult_fpga_latency
Throughput,0.059847724646364286,catapult,DSP,0,catapult_fpga_latency
Throughput,0.059847724646364286,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.059847724646364286,catapult,CLB,465,catapult_fpga_latency
Throughput,0.059847724646364286,catapult,LUT,2707,catapult_fpga_latency
Throughput,0.059847724646364286,catapult,FF,1244,catapult_fpga_latency
Throughput,0.059847724646364286,catapult,DSP,0,catapult_fpga_latency
Throughput,0.059847724646364286,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.059847724646364286,catapult,CLB,465,catapult_fpga_latency
Throughput,0.059847724646364286,catapult,LUT,2707,catapult_fpga_latency
Throughput,0.059847724646364286,catapult,FF,1244,catapult_fpga_latency
Throughput,0.059847724646364286,catapult,DSP,0,catapult_fpga_latency
Throughput,0.059847724646364286,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.059847724646364286,catapult,CLB,465,catapult_fpga_latency
Throughput,0.059847724646364286,catapult,LUT,2707,catapult_fpga_latency
Throughput,0.059847724646364286,catapult,FF,1244,catapult_fpga_latency
Throughput,0.059847724646364286,catapult,DSP,0,catapult_fpga_latency
Throughput,0.059847724646364286,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.059847724646364286,catapult,CLB,465,catapult_fpga_latency
Throughput,0.059847724646364286,catapult,LUT,2707,catapult_fpga_latency
Throughput,0.059847724646364286,catapult,FF,1244,catapult_fpga_latency
Throughput,0.059847724646364286,catapult,DSP,0,catapult_fpga_latency
Throughput,0.059847724646364286,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.059847724646364286,catapult,CLB,465,catapult_fpga_latency
Throughput,0.059847724646364286,catapult,LUT,2707,catapult_fpga_latency
Throughput,0.059847724646364286,catapult,FF,1244,catapult_fpga_latency
Throughput,0.059847724646364286,catapult,DSP,0,catapult_fpga_latency
Throughput,0.059847724646364286,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.05902964704993437,catapult,CLB,465,catapult_fpga_latency
Throughput,0.05902964704993437,catapult,LUT,2707,catapult_fpga_latency
Throughput,0.05902964704993437,catapult,FF,1244,catapult_fpga_latency
Throughput,0.05902964704993437,catapult,DSP,0,catapult_fpga_latency
Throughput,0.05902964704993437,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,CLB,480,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,FF,1235,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,CLB,480,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,FF,1235,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,CLB,480,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,FF,1235,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,CLB,480,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,FF,1235,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,CLB,480,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,FF,1235,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,CLB,480,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,FF,1235,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,CLB,480,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,FF,1235,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,CLB,480,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,LUT,2711,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,FF,1235,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06062212363178898,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,CLB,491,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,LUT,2897,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,FF,1467,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,DSP,0,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,CLB,491,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,LUT,2897,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,FF,1467,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,DSP,0,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,CLB,491,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,LUT,2897,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,FF,1467,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,DSP,0,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,CLB,491,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,LUT,2897,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,FF,1467,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,DSP,0,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,CLB,491,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,LUT,2897,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,FF,1467,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,DSP,0,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,CLB,491,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,LUT,2897,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,FF,1467,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,DSP,0,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,CLB,491,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,LUT,2897,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,FF,1467,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,DSP,0,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,CLB,491,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,LUT,2897,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,FF,1467,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,DSP,0,catapult_fpga_latency
Throughput,0.058158619025917575,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,CLB,407,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,FF,1227,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,CLB,407,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,FF,1227,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,CLB,407,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,FF,1227,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,CLB,407,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,FF,1227,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,CLB,407,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,FF,1227,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,CLB,407,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,FF,1227,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,CLB,407,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,FF,1227,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,CLB,407,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,LUT,2604,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,FF,1227,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,DSP,0,catapult_fpga_latency
Throughput,0.06147003876546525,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03586897579654773,catapult,CLB,693,catapult_fpga_latency
Throughput,0.03586897579654773,catapult,LUT,4429,catapult_fpga_latency
Throughput,0.03586897579654773,catapult,FF,1380,catapult_fpga_latency
Throughput,0.03586897579654773,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03586897579654773,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03586897579654773,catapult,CLB,693,catapult_fpga_latency
Throughput,0.03586897579654773,catapult,LUT,4429,catapult_fpga_latency
Throughput,0.03586897579654773,catapult,FF,1380,catapult_fpga_latency
Throughput,0.03586897579654773,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03586897579654773,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03586897579654773,catapult,CLB,693,catapult_fpga_latency
Throughput,0.03586897579654773,catapult,LUT,4429,catapult_fpga_latency
Throughput,0.03586897579654773,catapult,FF,1380,catapult_fpga_latency
Throughput,0.03586897579654773,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03586897579654773,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03586897579654773,catapult,CLB,693,catapult_fpga_latency
Throughput,0.03586897579654773,catapult,LUT,4429,catapult_fpga_latency
Throughput,0.03586897579654773,catapult,FF,1380,catapult_fpga_latency
Throughput,0.03586897579654773,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03586897579654773,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03586897579654773,catapult,CLB,693,catapult_fpga_latency
Throughput,0.03586897579654773,catapult,LUT,4429,catapult_fpga_latency
Throughput,0.03586897579654773,catapult,FF,1380,catapult_fpga_latency
Throughput,0.03586897579654773,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03586897579654773,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03586897579654773,catapult,CLB,693,catapult_fpga_latency
Throughput,0.03586897579654773,catapult,LUT,4429,catapult_fpga_latency
Throughput,0.03586897579654773,catapult,FF,1380,catapult_fpga_latency
Throughput,0.03586897579654773,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03586897579654773,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0371927202539876,catapult,CLB,696,catapult_fpga_latency
Throughput,0.0371927202539876,catapult,LUT,4430,catapult_fpga_latency
Throughput,0.0371927202539876,catapult,FF,1380,catapult_fpga_latency
Throughput,0.0371927202539876,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0371927202539876,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03586897579654773,catapult,CLB,693,catapult_fpga_latency
Throughput,0.03586897579654773,catapult,LUT,4429,catapult_fpga_latency
Throughput,0.03586897579654773,catapult,FF,1380,catapult_fpga_latency
Throughput,0.03586897579654773,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03586897579654773,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03667743785209882,catapult,CLB,669,catapult_fpga_latency
Throughput,0.03667743785209882,catapult,LUT,4343,catapult_fpga_latency
Throughput,0.03667743785209882,catapult,FF,1375,catapult_fpga_latency
Throughput,0.03667743785209882,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03667743785209882,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03657156499381502,catapult,CLB,665,catapult_fpga_latency
Throughput,0.03657156499381502,catapult,LUT,4342,catapult_fpga_latency
Throughput,0.03657156499381502,catapult,FF,1375,catapult_fpga_latency
Throughput,0.03657156499381502,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03657156499381502,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03657156499381502,catapult,CLB,665,catapult_fpga_latency
Throughput,0.03657156499381502,catapult,LUT,4342,catapult_fpga_latency
Throughput,0.03657156499381502,catapult,FF,1375,catapult_fpga_latency
Throughput,0.03657156499381502,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03657156499381502,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03657156499381502,catapult,CLB,665,catapult_fpga_latency
Throughput,0.03657156499381502,catapult,LUT,4342,catapult_fpga_latency
Throughput,0.03657156499381502,catapult,FF,1375,catapult_fpga_latency
Throughput,0.03657156499381502,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03657156499381502,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03657156499381502,catapult,CLB,665,catapult_fpga_latency
Throughput,0.03657156499381502,catapult,LUT,4342,catapult_fpga_latency
Throughput,0.03657156499381502,catapult,FF,1375,catapult_fpga_latency
Throughput,0.03657156499381502,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03657156499381502,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03657156499381502,catapult,CLB,665,catapult_fpga_latency
Throughput,0.03657156499381502,catapult,LUT,4342,catapult_fpga_latency
Throughput,0.03657156499381502,catapult,FF,1375,catapult_fpga_latency
Throughput,0.03657156499381502,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03657156499381502,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03657156499381502,catapult,CLB,665,catapult_fpga_latency
Throughput,0.03657156499381502,catapult,LUT,4342,catapult_fpga_latency
Throughput,0.03657156499381502,catapult,FF,1375,catapult_fpga_latency
Throughput,0.03657156499381502,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03657156499381502,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03657156499381502,catapult,CLB,665,catapult_fpga_latency
Throughput,0.03657156499381502,catapult,LUT,4342,catapult_fpga_latency
Throughput,0.03657156499381502,catapult,FF,1375,catapult_fpga_latency
Throughput,0.03657156499381502,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03657156499381502,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,CLB,720,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,LUT,4408,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,FF,1503,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,DSP,0,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,CLB,720,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,LUT,4408,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,FF,1503,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,DSP,0,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,CLB,720,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,LUT,4408,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,FF,1503,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,DSP,0,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,CLB,720,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,LUT,4408,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,FF,1503,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,DSP,0,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,CLB,720,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,LUT,4408,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,FF,1503,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,DSP,0,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,CLB,720,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,LUT,4408,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,FF,1503,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,DSP,0,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,CLB,720,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,LUT,4408,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,FF,1503,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,DSP,0,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,CLB,720,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,LUT,4408,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,FF,1503,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,DSP,0,catapult_fpga_latency
Throughput,0.037006486126823446,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,CLB,623,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,FF,1363,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,CLB,623,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,FF,1363,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,CLB,623,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,FF,1363,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,CLB,623,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,FF,1363,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,CLB,623,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,FF,1363,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,CLB,623,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,FF,1363,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,CLB,623,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,FF,1363,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,CLB,623,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,LUT,3989,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,FF,1363,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,DSP,0,catapult_fpga_latency
Throughput,0.03644007970028472,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,CLB,770,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,LUT,4928,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,FF,1450,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,DSP,0,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,CLB,770,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,LUT,4928,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,FF,1450,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,DSP,0,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,CLB,770,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,LUT,4928,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,FF,1450,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,DSP,0,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,CLB,770,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,LUT,4928,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,FF,1450,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,DSP,0,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,CLB,770,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,LUT,4928,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,FF,1450,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,DSP,0,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,CLB,770,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,LUT,4928,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,FF,1450,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,DSP,0,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,CLB,770,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,LUT,4928,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,FF,1450,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,DSP,0,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,CLB,770,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,LUT,4928,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,FF,1450,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,DSP,0,catapult_fpga_latency
Throughput,0.023724847569040614,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02403484129049216,catapult,CLB,739,catapult_fpga_latency
Throughput,0.02403484129049216,catapult,LUT,4925,catapult_fpga_latency
Throughput,0.02403484129049216,catapult,FF,1458,catapult_fpga_latency
Throughput,0.02403484129049216,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02403484129049216,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02403484129049216,catapult,CLB,739,catapult_fpga_latency
Throughput,0.02403484129049216,catapult,LUT,4925,catapult_fpga_latency
Throughput,0.02403484129049216,catapult,FF,1458,catapult_fpga_latency
Throughput,0.02403484129049216,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02403484129049216,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02403484129049216,catapult,CLB,739,catapult_fpga_latency
Throughput,0.02403484129049216,catapult,LUT,4925,catapult_fpga_latency
Throughput,0.02403484129049216,catapult,FF,1458,catapult_fpga_latency
Throughput,0.02403484129049216,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02403484129049216,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.023806728219438616,catapult,CLB,730,catapult_fpga_latency
Throughput,0.023806728219438616,catapult,LUT,4918,catapult_fpga_latency
Throughput,0.023806728219438616,catapult,FF,1465,catapult_fpga_latency
Throughput,0.023806728219438616,catapult,DSP,0,catapult_fpga_latency
Throughput,0.023806728219438616,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02403484129049216,catapult,CLB,739,catapult_fpga_latency
Throughput,0.02403484129049216,catapult,LUT,4925,catapult_fpga_latency
Throughput,0.02403484129049216,catapult,FF,1458,catapult_fpga_latency
Throughput,0.02403484129049216,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02403484129049216,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.023806728219438616,catapult,CLB,730,catapult_fpga_latency
Throughput,0.023806728219438616,catapult,LUT,4918,catapult_fpga_latency
Throughput,0.023806728219438616,catapult,FF,1465,catapult_fpga_latency
Throughput,0.023806728219438616,catapult,DSP,0,catapult_fpga_latency
Throughput,0.023806728219438616,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02403484129049216,catapult,CLB,739,catapult_fpga_latency
Throughput,0.02403484129049216,catapult,LUT,4925,catapult_fpga_latency
Throughput,0.02403484129049216,catapult,FF,1458,catapult_fpga_latency
Throughput,0.02403484129049216,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02403484129049216,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02403484129049216,catapult,CLB,739,catapult_fpga_latency
Throughput,0.02403484129049216,catapult,LUT,4925,catapult_fpga_latency
Throughput,0.02403484129049216,catapult,FF,1458,catapult_fpga_latency
Throughput,0.02403484129049216,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02403484129049216,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,CLB,816,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,LUT,5276,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,FF,1511,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,DSP,0,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,CLB,816,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,LUT,5276,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,FF,1511,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,DSP,0,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,CLB,816,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,LUT,5276,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,FF,1511,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,DSP,0,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,CLB,816,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,LUT,5276,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,FF,1511,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,DSP,0,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,CLB,816,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,LUT,5276,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,FF,1511,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,DSP,0,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,CLB,816,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,LUT,5276,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,FF,1511,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,DSP,0,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,CLB,816,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,LUT,5276,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,FF,1511,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,DSP,0,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,CLB,816,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,LUT,5276,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,FF,1511,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,DSP,0,catapult_fpga_latency
Throughput,0.022287558944185736,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,CLB,752,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,LUT,4862,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,FF,1448,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,DSP,0,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,CLB,752,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,LUT,4862,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,FF,1448,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,DSP,0,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,CLB,752,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,LUT,4862,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,FF,1448,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,DSP,0,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,CLB,752,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,LUT,4862,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,FF,1448,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,DSP,0,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,CLB,752,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,LUT,4862,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,FF,1448,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,DSP,0,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,CLB,752,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,LUT,4862,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,FF,1448,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,DSP,0,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,CLB,752,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,LUT,4862,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,FF,1448,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,DSP,0,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,CLB,752,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,LUT,4862,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,FF,1448,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,DSP,0,catapult_fpga_latency
Throughput,0.023304052800831376,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,CLB,351,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,LUT,2118,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,FF,1291,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,CLB,351,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,LUT,2118,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,FF,1291,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,CLB,351,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,LUT,2118,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,FF,1291,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,CLB,351,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,LUT,2118,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,FF,1291,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,CLB,351,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,LUT,2118,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,FF,1291,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,CLB,351,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,LUT,2118,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,FF,1291,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,CLB,351,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,LUT,2118,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,FF,1291,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,CLB,351,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,LUT,2118,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,FF,1291,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07293755035881992,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,CLB,291,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,LUT,1987,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,FF,1275,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,CLB,291,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,LUT,1987,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,FF,1275,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,CLB,291,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,LUT,1987,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,FF,1275,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,CLB,291,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,LUT,1987,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,FF,1275,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,CLB,291,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,LUT,1987,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,FF,1275,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,CLB,291,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,LUT,1987,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,FF,1275,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,CLB,291,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,LUT,1987,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,FF,1275,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,CLB,291,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,LUT,1987,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,FF,1275,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,DSP,0,catapult_fpga_latency
Throughput,0.07273243540777877,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09762481747820062,catapult,CLB,392,catapult_fpga_latency
Throughput,0.09762481747820062,catapult,LUT,2409,catapult_fpga_latency
Throughput,0.09762481747820062,catapult,FF,1496,catapult_fpga_latency
Throughput,0.09762481747820062,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09762481747820062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09762481747820062,catapult,CLB,392,catapult_fpga_latency
Throughput,0.09762481747820062,catapult,LUT,2409,catapult_fpga_latency
Throughput,0.09762481747820062,catapult,FF,1496,catapult_fpga_latency
Throughput,0.09762481747820062,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09762481747820062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09762481747820062,catapult,CLB,392,catapult_fpga_latency
Throughput,0.09762481747820062,catapult,LUT,2409,catapult_fpga_latency
Throughput,0.09762481747820062,catapult,FF,1496,catapult_fpga_latency
Throughput,0.09762481747820062,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09762481747820062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09762481747820062,catapult,CLB,392,catapult_fpga_latency
Throughput,0.09762481747820062,catapult,LUT,2409,catapult_fpga_latency
Throughput,0.09762481747820062,catapult,FF,1496,catapult_fpga_latency
Throughput,0.09762481747820062,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09762481747820062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09762481747820062,catapult,CLB,392,catapult_fpga_latency
Throughput,0.09762481747820062,catapult,LUT,2409,catapult_fpga_latency
Throughput,0.09762481747820062,catapult,FF,1496,catapult_fpga_latency
Throughput,0.09762481747820062,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09762481747820062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09762481747820062,catapult,CLB,392,catapult_fpga_latency
Throughput,0.09762481747820062,catapult,LUT,2409,catapult_fpga_latency
Throughput,0.09762481747820062,catapult,FF,1496,catapult_fpga_latency
Throughput,0.09762481747820062,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09762481747820062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09762481747820062,catapult,CLB,392,catapult_fpga_latency
Throughput,0.09762481747820062,catapult,LUT,2409,catapult_fpga_latency
Throughput,0.09762481747820062,catapult,FF,1496,catapult_fpga_latency
Throughput,0.09762481747820062,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09762481747820062,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09794833499584307,catapult,CLB,283,catapult_fpga_latency
Throughput,0.09794833499584307,catapult,LUT,1744,catapult_fpga_latency
Throughput,0.09794833499584307,catapult,FF,1267,catapult_fpga_latency
Throughput,0.09794833499584307,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09794833499584307,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09794833499584307,catapult,CLB,283,catapult_fpga_latency
Throughput,0.09794833499584307,catapult,LUT,1744,catapult_fpga_latency
Throughput,0.09794833499584307,catapult,FF,1267,catapult_fpga_latency
Throughput,0.09794833499584307,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09794833499584307,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09794833499584307,catapult,CLB,283,catapult_fpga_latency
Throughput,0.09794833499584307,catapult,LUT,1744,catapult_fpga_latency
Throughput,0.09794833499584307,catapult,FF,1267,catapult_fpga_latency
Throughput,0.09794833499584307,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09794833499584307,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09794833499584307,catapult,CLB,283,catapult_fpga_latency
Throughput,0.09794833499584307,catapult,LUT,1744,catapult_fpga_latency
Throughput,0.09794833499584307,catapult,FF,1267,catapult_fpga_latency
Throughput,0.09794833499584307,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09794833499584307,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09794833499584307,catapult,CLB,283,catapult_fpga_latency
Throughput,0.09794833499584307,catapult,LUT,1744,catapult_fpga_latency
Throughput,0.09794833499584307,catapult,FF,1267,catapult_fpga_latency
Throughput,0.09794833499584307,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09794833499584307,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09794833499584307,catapult,CLB,283,catapult_fpga_latency
Throughput,0.09794833499584307,catapult,LUT,1744,catapult_fpga_latency
Throughput,0.09794833499584307,catapult,FF,1267,catapult_fpga_latency
Throughput,0.09794833499584307,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09794833499584307,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09794833499584307,catapult,CLB,283,catapult_fpga_latency
Throughput,0.09794833499584307,catapult,LUT,1744,catapult_fpga_latency
Throughput,0.09794833499584307,catapult,FF,1267,catapult_fpga_latency
Throughput,0.09794833499584307,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09794833499584307,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.09328202448858364,catapult,CLB,278,catapult_fpga_latency
Throughput,0.09328202448858364,catapult,LUT,1744,catapult_fpga_latency
Throughput,0.09328202448858364,catapult,FF,1267,catapult_fpga_latency
Throughput,0.09328202448858364,catapult,DSP,0,catapult_fpga_latency
Throughput,0.09328202448858364,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,CLB,557,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,LUT,3263,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,FF,1306,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,CLB,557,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,LUT,3263,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,FF,1306,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,CLB,557,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,LUT,3263,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,FF,1306,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,CLB,557,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,LUT,3263,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,FF,1306,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,CLB,557,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,LUT,3263,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,FF,1306,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,CLB,557,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,LUT,3263,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,FF,1306,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,CLB,557,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,LUT,3263,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,FF,1306,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,CLB,557,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,LUT,3263,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,FF,1306,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04296989894124317,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04242659594322829,catapult,CLB,449,catapult_fpga_latency
Throughput,0.04242659594322829,catapult,LUT,2831,catapult_fpga_latency
Throughput,0.04242659594322829,catapult,FF,1287,catapult_fpga_latency
Throughput,0.04242659594322829,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04242659594322829,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04213383433271277,catapult,CLB,448,catapult_fpga_latency
Throughput,0.04213383433271277,catapult,LUT,2831,catapult_fpga_latency
Throughput,0.04213383433271277,catapult,FF,1287,catapult_fpga_latency
Throughput,0.04213383433271277,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04213383433271277,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04242659594322829,catapult,CLB,449,catapult_fpga_latency
Throughput,0.04242659594322829,catapult,LUT,2831,catapult_fpga_latency
Throughput,0.04242659594322829,catapult,FF,1287,catapult_fpga_latency
Throughput,0.04242659594322829,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04242659594322829,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04242659594322829,catapult,CLB,449,catapult_fpga_latency
Throughput,0.04242659594322829,catapult,LUT,2831,catapult_fpga_latency
Throughput,0.04242659594322829,catapult,FF,1287,catapult_fpga_latency
Throughput,0.04242659594322829,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04242659594322829,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04242659594322829,catapult,CLB,449,catapult_fpga_latency
Throughput,0.04242659594322829,catapult,LUT,2831,catapult_fpga_latency
Throughput,0.04242659594322829,catapult,FF,1287,catapult_fpga_latency
Throughput,0.04242659594322829,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04242659594322829,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04242659594322829,catapult,CLB,449,catapult_fpga_latency
Throughput,0.04242659594322829,catapult,LUT,2831,catapult_fpga_latency
Throughput,0.04242659594322829,catapult,FF,1287,catapult_fpga_latency
Throughput,0.04242659594322829,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04242659594322829,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04242659594322829,catapult,CLB,449,catapult_fpga_latency
Throughput,0.04242659594322829,catapult,LUT,2831,catapult_fpga_latency
Throughput,0.04242659594322829,catapult,FF,1287,catapult_fpga_latency
Throughput,0.04242659594322829,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04242659594322829,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04213383433271277,catapult,CLB,448,catapult_fpga_latency
Throughput,0.04213383433271277,catapult,LUT,2831,catapult_fpga_latency
Throughput,0.04213383433271277,catapult,FF,1287,catapult_fpga_latency
Throughput,0.04213383433271277,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04213383433271277,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,CLB,518,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,LUT,3167,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,FF,1519,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,CLB,518,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,LUT,3167,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,FF,1519,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,CLB,518,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,LUT,3167,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,FF,1519,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,CLB,518,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,LUT,3167,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,FF,1519,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,CLB,518,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,LUT,3167,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,FF,1519,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,CLB,518,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,LUT,3167,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,FF,1519,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,CLB,518,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,LUT,3167,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,FF,1519,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,CLB,518,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,LUT,3167,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,FF,1519,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04193931942466132,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,CLB,449,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,LUT,2754,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,FF,1283,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,CLB,449,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,LUT,2754,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,FF,1283,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,CLB,449,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,LUT,2754,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,FF,1283,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,CLB,449,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,LUT,2754,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,FF,1283,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,CLB,449,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,LUT,2754,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,FF,1283,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,CLB,449,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,LUT,2754,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,FF,1283,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,CLB,449,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,LUT,2754,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,FF,1283,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,CLB,449,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,LUT,2754,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,FF,1283,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,DSP,0,catapult_fpga_latency
Throughput,0.04404719745301486,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,CLB,821,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,LUT,4777,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,FF,1443,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,DSP,0,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,CLB,821,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,LUT,4777,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,FF,1443,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,DSP,0,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,CLB,821,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,LUT,4777,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,FF,1443,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,DSP,0,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,CLB,821,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,LUT,4777,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,FF,1443,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,DSP,0,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,CLB,821,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,LUT,4777,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,FF,1443,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,DSP,0,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,CLB,821,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,LUT,4777,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,FF,1443,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,DSP,0,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,CLB,821,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,LUT,4777,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,FF,1443,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,DSP,0,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,CLB,821,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,LUT,4777,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,FF,1443,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,DSP,0,catapult_fpga_latency
Throughput,0.027209911460580702,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,CLB,682,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,LUT,4337,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,FF,1429,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,CLB,682,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,LUT,4337,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,FF,1429,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,CLB,682,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,LUT,4337,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,FF,1429,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,CLB,682,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,LUT,4337,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,FF,1429,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,CLB,682,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,LUT,4337,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,FF,1429,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,CLB,682,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,LUT,4337,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,FF,1429,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,CLB,682,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,LUT,4337,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,FF,1429,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,CLB,682,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,LUT,4337,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,FF,1429,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,DSP,0,catapult_fpga_latency
Throughput,0.02684747978948569,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,CLB,732,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,LUT,4610,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,FF,1564,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,DSP,0,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,CLB,732,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,LUT,4610,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,FF,1564,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,DSP,0,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,CLB,732,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,LUT,4610,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,FF,1564,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,DSP,0,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,CLB,732,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,LUT,4610,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,FF,1564,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,DSP,0,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,CLB,732,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,LUT,4610,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,FF,1564,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,DSP,0,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,CLB,732,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,LUT,4610,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,FF,1564,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,DSP,0,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,CLB,732,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,LUT,4610,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,FF,1564,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,DSP,0,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,CLB,732,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,LUT,4610,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,FF,1564,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,DSP,0,catapult_fpga_latency
Throughput,0.026869169927509127,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,CLB,618,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,LUT,3927,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,FF,1419,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,DSP,0,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,CLB,618,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,LUT,3927,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,FF,1419,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,DSP,0,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,CLB,618,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,LUT,3927,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,FF,1419,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,DSP,0,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,CLB,618,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,LUT,3927,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,FF,1419,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,DSP,0,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,CLB,618,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,LUT,3927,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,FF,1419,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,DSP,0,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,CLB,618,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,LUT,3927,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,FF,1419,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,DSP,0,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,CLB,618,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,LUT,3927,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,FF,1419,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,DSP,0,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,CLB,618,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,LUT,3927,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,FF,1419,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,DSP,0,catapult_fpga_latency
Throughput,0.027579405244610018,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,CLB,893,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,LUT,5648,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,FF,1481,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,DSP,0,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,CLB,893,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,LUT,5648,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,FF,1481,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,DSP,0,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,CLB,893,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,LUT,5648,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,FF,1481,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,DSP,0,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,CLB,893,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,LUT,5648,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,FF,1481,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,DSP,0,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,CLB,893,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,LUT,5648,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,FF,1481,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,DSP,0,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,CLB,893,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,LUT,5648,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,FF,1481,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,DSP,0,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,CLB,893,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,LUT,5648,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,FF,1481,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,DSP,0,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,CLB,893,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,LUT,5648,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,FF,1481,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,DSP,0,catapult_fpga_latency
Throughput,0.01744858486567678,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,CLB,995,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,LUT,6532,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,FF,1468,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,DSP,0,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,CLB,995,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,LUT,6532,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,FF,1468,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,DSP,0,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,CLB,995,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,LUT,6532,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,FF,1468,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,DSP,0,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,CLB,995,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,LUT,6532,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,FF,1468,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,DSP,0,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,CLB,995,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,LUT,6532,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,FF,1468,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,DSP,0,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,CLB,995,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,LUT,6532,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,FF,1468,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,DSP,0,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,CLB,995,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,LUT,6532,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,FF,1468,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,DSP,0,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,CLB,995,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,LUT,6532,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,FF,1468,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,DSP,0,catapult_fpga_latency
Throughput,0.015083106407997425,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,CLB,793,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,LUT,5478,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,FF,1559,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,DSP,0,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,CLB,793,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,LUT,5478,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,FF,1559,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,DSP,0,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,CLB,793,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,LUT,5478,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,FF,1559,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,DSP,0,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,CLB,793,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,LUT,5478,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,FF,1559,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,DSP,0,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,CLB,793,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,LUT,5478,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,FF,1559,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,DSP,0,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,CLB,793,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,LUT,5478,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,FF,1559,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,DSP,0,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,CLB,793,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,LUT,5478,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,FF,1559,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,DSP,0,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,CLB,793,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,LUT,5478,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,FF,1559,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,DSP,0,catapult_fpga_latency
Throughput,0.016476132007890023,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.0167156882082855,catapult,CLB,681,catapult_fpga_latency
Throughput,0.0167156882082855,catapult,LUT,4645,catapult_fpga_latency
Throughput,0.0167156882082855,catapult,FF,1463,catapult_fpga_latency
Throughput,0.0167156882082855,catapult,DSP,0,catapult_fpga_latency
Throughput,0.0167156882082855,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.01725940139873986,catapult,CLB,675,catapult_fpga_latency
Throughput,0.01725940139873986,catapult,LUT,4636,catapult_fpga_latency
Throughput,0.01725940139873986,catapult,FF,1449,catapult_fpga_latency
Throughput,0.01725940139873986,catapult,DSP,0,catapult_fpga_latency
Throughput,0.01725940139873986,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.01725940139873986,catapult,CLB,675,catapult_fpga_latency
Throughput,0.01725940139873986,catapult,LUT,4636,catapult_fpga_latency
Throughput,0.01725940139873986,catapult,FF,1449,catapult_fpga_latency
Throughput,0.01725940139873986,catapult,DSP,0,catapult_fpga_latency
Throughput,0.01725940139873986,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.01725940139873986,catapult,CLB,675,catapult_fpga_latency
Throughput,0.01725940139873986,catapult,LUT,4636,catapult_fpga_latency
Throughput,0.01725940139873986,catapult,FF,1449,catapult_fpga_latency
Throughput,0.01725940139873986,catapult,DSP,0,catapult_fpga_latency
Throughput,0.01725940139873986,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.01725940139873986,catapult,CLB,675,catapult_fpga_latency
Throughput,0.01725940139873986,catapult,LUT,4636,catapult_fpga_latency
Throughput,0.01725940139873986,catapult,FF,1449,catapult_fpga_latency
Throughput,0.01725940139873986,catapult,DSP,0,catapult_fpga_latency
Throughput,0.01725940139873986,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.01725940139873986,catapult,CLB,675,catapult_fpga_latency
Throughput,0.01725940139873986,catapult,LUT,4636,catapult_fpga_latency
Throughput,0.01725940139873986,catapult,FF,1449,catapult_fpga_latency
Throughput,0.01725940139873986,catapult,DSP,0,catapult_fpga_latency
Throughput,0.01725940139873986,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.01725940139873986,catapult,CLB,675,catapult_fpga_latency
Throughput,0.01725940139873986,catapult,LUT,4636,catapult_fpga_latency
Throughput,0.01725940139873986,catapult,FF,1449,catapult_fpga_latency
Throughput,0.01725940139873986,catapult,DSP,0,catapult_fpga_latency
Throughput,0.01725940139873986,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.01725940139873986,catapult,CLB,675,catapult_fpga_latency
Throughput,0.01725940139873986,catapult,LUT,4636,catapult_fpga_latency
Throughput,0.01725940139873986,catapult,FF,1449,catapult_fpga_latency
Throughput,0.01725940139873986,catapult,DSP,0,catapult_fpga_latency
Throughput,0.01725940139873986,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,CLB,333,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,LUT,2006,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,FF,1241,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,CLB,333,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,LUT,2006,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,FF,1241,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,CLB,333,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,LUT,2006,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,FF,1241,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,CLB,333,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,LUT,2006,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,FF,1241,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,CLB,333,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,LUT,2006,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,FF,1241,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,CLB,333,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,LUT,2006,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,FF,1241,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,CLB,333,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,LUT,2006,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,FF,1241,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,CLB,333,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,LUT,2006,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,FF,1241,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,DSP,0,catapult_fpga_latency
Throughput,0.3395402421397283,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,CLB,297,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,LUT,1936,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,FF,1225,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,CLB,297,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,LUT,1936,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,FF,1225,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,CLB,297,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,LUT,1936,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,FF,1225,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,CLB,297,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,LUT,1936,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,FF,1225,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,CLB,297,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,LUT,1936,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,FF,1225,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,CLB,297,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,LUT,1936,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,FF,1225,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,CLB,297,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,LUT,1936,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,FF,1225,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,BRAM,0,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,CLB,297,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,LUT,1936,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,FF,1225,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,DSP,0,catapult_fpga_latency
Throughput,0.35569024359446333,catapult,BRAM,0,catapult_fpga_latency
