{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1620481261110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1620481261110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 08 21:41:00 2021 " "Processing started: Sat May 08 21:41:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1620481261110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1620481261110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off stopwatch -c stopwatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1620481261110 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1620481261481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.bdf 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620481261525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620481261525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_stopwatch " "Found entity 1: main_stopwatch" {  } { { "stopwatch.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620481261528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620481261528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620481261529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620481261529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620481261531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620481261531 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLOCK_40HZ stopwatch.v(49) " "Verilog HDL Implicit Net warning at stopwatch.v(49): created implicit net for \"CLOCK_40HZ\"" {  } { { "stopwatch.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620481261531 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments packed sevenseg.v(4) " "Verilog HDL Port Declaration warning at sevenseg.v(4): data type declaration for \"ledsegments\" declares packed dimensions but the port declaration declaration does not" {  } { { "sevenseg.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/sevenseg.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1620481261532 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ledsegments sevenseg.v(3) " "HDL info at sevenseg.v(3): see declaration for object \"ledsegments\"" {  } { { "sevenseg.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/sevenseg.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620481261532 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stopwatch " "Elaborating entity \"stopwatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1620481261559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_stopwatch main_stopwatch:inst " "Elaborating entity \"main_stopwatch\" for hierarchy \"main_stopwatch:inst\"" {  } { { "stopwatch.bdf" "inst" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 312 552 768 520 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620481261561 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(107) " "Verilog HDL assignment warning at stopwatch.v(107): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1620481261564 "|stopwatch|main_stopwatch:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(111) " "Verilog HDL assignment warning at stopwatch.v(111): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1620481261564 "|stopwatch|main_stopwatch:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(117) " "Verilog HDL assignment warning at stopwatch.v(117): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1620481261565 "|stopwatch|main_stopwatch:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(123) " "Verilog HDL assignment warning at stopwatch.v(123): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1620481261565 "|stopwatch|main_stopwatch:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(129) " "Verilog HDL assignment warning at stopwatch.v(129): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1620481261565 "|stopwatch|main_stopwatch:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 stopwatch.v(135) " "Verilog HDL assignment warning at stopwatch.v(135): truncated value with size 32 to match size of target (4)" {  } { { "stopwatch.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1620481261565 "|stopwatch|main_stopwatch:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led0 stopwatch.v(9) " "Output port \"led0\" at stopwatch.v(9) has no driver" {  } { { "stopwatch.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1620481261567 "|stopwatch|main_stopwatch:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led1 stopwatch.v(9) " "Output port \"led1\" at stopwatch.v(9) has no driver" {  } { { "stopwatch.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1620481261567 "|stopwatch|main_stopwatch:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led2 stopwatch.v(9) " "Output port \"led2\" at stopwatch.v(9) has no driver" {  } { { "stopwatch.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1620481261567 "|stopwatch|main_stopwatch:inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led3 stopwatch.v(9) " "Output port \"led3\" at stopwatch.v(9) has no driver" {  } { { "stopwatch.v" "" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1620481261567 "|stopwatch|main_stopwatch:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg main_stopwatch:inst\|sevenseg:LED8_minute_display_high " "Elaborating entity \"sevenseg\" for hierarchy \"main_stopwatch:inst\|sevenseg:LED8_minute_display_high\"" {  } { { "stopwatch.v" "LED8_minute_display_high" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620481261584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce main_stopwatch:inst\|debounce:debounce_counter " "Elaborating entity \"debounce\" for hierarchy \"main_stopwatch:inst\|debounce:debounce_counter\"" {  } { { "stopwatch.v" "debounce_counter" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620481261589 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "main_stopwatch:inst\|CLOCK_40HZ " "Net \"main_stopwatch:inst\|CLOCK_40HZ\" is missing source, defaulting to GND" {  } { { "stopwatch.v" "CLOCK_40HZ" { Text "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.v" 49 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1620481261607 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1620481261607 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "l0 GND " "Pin \"l0\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 432 992 1168 448 "l0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481262187 "|stopwatch|l0"} { "Warning" "WMLS_MLS_STUCK_PIN" "l1 GND " "Pin \"l1\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 448 992 1168 464 "l1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481262187 "|stopwatch|l1"} { "Warning" "WMLS_MLS_STUCK_PIN" "l2 GND " "Pin \"l2\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 464 992 1168 480 "l2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481262187 "|stopwatch|l2"} { "Warning" "WMLS_MLS_STUCK_PIN" "l3 GND " "Pin \"l3\" is stuck at GND" {  } { { "stopwatch.bdf" "" { Schematic "D:/grade3_term2/junior-2nd-semester-DigitalSystemDesign/stopwatch/stopwatch.bdf" { { 480 992 1168 496 "l3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620481262187 "|stopwatch|l3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1620481262187 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1620481262308 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1620481262478 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1620481262675 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620481262675 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "195 " "Implemented 195 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1620481262734 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1620481262734 ""} { "Info" "ICUT_CUT_TM_LCELLS" "145 " "Implemented 145 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1620481262734 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1620481262734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1620481262750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 08 21:41:02 2021 " "Processing ended: Sat May 08 21:41:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1620481262750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1620481262750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1620481262750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1620481262750 ""}
