Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4.1 (win64) Build 1149489 Thu Feb 19 16:23:09 MST 2015
| Date              : Fri Apr 15 11:39:41 2016
| Host              : BILLLINC3DA running 64-bit major release  (build 9200)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file top_flyinglogo_timing_summary_routed.rpt -rpx top_flyinglogo_timing_summary_routed.rpx
| Design            : top_flyinglogo
| Device            : 7a35ti-cpg236
| Speed File        : -1L  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     31.266        0.000                      0                  238        0.169        0.000                      0                  238        3.000        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clk_out1_dcm_25m  {0.000 20.000}     40.000          25.000          
  clkfbout_dcm_25m  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_dcm_25m       31.266        0.000                      0                  238        0.169        0.000                      0                  238       19.500        0.000                       0                    97  
  clkfbout_dcm_25m                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                           
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_dcm_25m
  To Clock:  clk_out1_dcm_25m

Setup :            0  Failing Endpoints,  Worst Slack       31.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.266ns  (required time - arrival time)
  Source:                 u2/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        8.331ns  (logic 2.128ns (25.543%)  route 6.203ns (74.457%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.629    -0.883    u2/pclk
    SLICE_X2Y32                                                       r  u2/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.518    -0.365 f  u2/x_cnt_reg[2]/Q
                         net (fo=12, routed)          1.188     0.824    u2/n_0_x_cnt_reg[2]
    SLICE_X3Y30          LUT5 (Prop_lut5_I1_O)        0.152     0.976 r  u2/vga_data[11]_i_19/O
                         net (fo=2, routed)           0.313     1.289    u2/n_0_vga_data[11]_i_19
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.326     1.615 r  u2/speed_cnt[5]_i_11/O
                         net (fo=15, routed)          1.396     3.011    u2/n_0_speed_cnt[5]_i_11
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.124     3.135 r  u2/speed_cnt[5]_i_7/O
                         net (fo=4, routed)           1.052     4.187    u2/n_0_speed_cnt[5]_i_7
    SLICE_X5Y30          LUT5 (Prop_lut5_I4_O)        0.124     4.311 r  u2/vga_data[11]_i_33/O
                         net (fo=1, routed)           0.000     4.311    u2/n_0_vga_data[11]_i_33
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.709 r  u2/vga_data_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.709    u2/n_0_vga_data_reg[11]_i_11
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.866 r  u2/vga_data_reg[11]_i_5/CO[1]
                         net (fo=13, routed)          1.326     6.192    u2/logo_area0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.329     6.521 r  u2/rom_addr[0]_i_2/O
                         net (fo=14, routed)          0.927     7.449    n_18_u2
    SLICE_X7Y39          FDRE                                         r  rom_addr_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218    35.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.515    38.520    pclk
    SLICE_X7Y39                                                       r  rom_addr_reg[12]/C
                         clock pessimism              0.564    39.083    
                         clock uncertainty           -0.164    38.920    
    SLICE_X7Y39          FDRE (Setup_fdre_C_CE)      -0.205    38.715    rom_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         38.715    
                         arrival time                          -7.449    
  -------------------------------------------------------------------
                         slack                                 31.266    

Slack (MET) :             31.266ns  (required time - arrival time)
  Source:                 u2/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        8.331ns  (logic 2.128ns (25.543%)  route 6.203ns (74.457%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 38.520 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.629    -0.883    u2/pclk
    SLICE_X2Y32                                                       r  u2/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.518    -0.365 f  u2/x_cnt_reg[2]/Q
                         net (fo=12, routed)          1.188     0.824    u2/n_0_x_cnt_reg[2]
    SLICE_X3Y30          LUT5 (Prop_lut5_I1_O)        0.152     0.976 r  u2/vga_data[11]_i_19/O
                         net (fo=2, routed)           0.313     1.289    u2/n_0_vga_data[11]_i_19
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.326     1.615 r  u2/speed_cnt[5]_i_11/O
                         net (fo=15, routed)          1.396     3.011    u2/n_0_speed_cnt[5]_i_11
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.124     3.135 r  u2/speed_cnt[5]_i_7/O
                         net (fo=4, routed)           1.052     4.187    u2/n_0_speed_cnt[5]_i_7
    SLICE_X5Y30          LUT5 (Prop_lut5_I4_O)        0.124     4.311 r  u2/vga_data[11]_i_33/O
                         net (fo=1, routed)           0.000     4.311    u2/n_0_vga_data[11]_i_33
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.709 r  u2/vga_data_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.709    u2/n_0_vga_data_reg[11]_i_11
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.866 r  u2/vga_data_reg[11]_i_5/CO[1]
                         net (fo=13, routed)          1.326     6.192    u2/logo_area0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.329     6.521 r  u2/rom_addr[0]_i_2/O
                         net (fo=14, routed)          0.927     7.449    n_18_u2
    SLICE_X7Y39          FDRE                                         r  rom_addr_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218    35.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.515    38.520    pclk
    SLICE_X7Y39                                                       r  rom_addr_reg[13]/C
                         clock pessimism              0.564    39.083    
                         clock uncertainty           -0.164    38.920    
    SLICE_X7Y39          FDRE (Setup_fdre_C_CE)      -0.205    38.715    rom_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         38.715    
                         arrival time                          -7.449    
  -------------------------------------------------------------------
                         slack                                 31.266    

Slack (MET) :             31.406ns  (required time - arrival time)
  Source:                 u2/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        8.190ns  (logic 2.128ns (25.982%)  route 6.062ns (74.018%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.629    -0.883    u2/pclk
    SLICE_X2Y32                                                       r  u2/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.518    -0.365 f  u2/x_cnt_reg[2]/Q
                         net (fo=12, routed)          1.188     0.824    u2/n_0_x_cnt_reg[2]
    SLICE_X3Y30          LUT5 (Prop_lut5_I1_O)        0.152     0.976 r  u2/vga_data[11]_i_19/O
                         net (fo=2, routed)           0.313     1.289    u2/n_0_vga_data[11]_i_19
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.326     1.615 r  u2/speed_cnt[5]_i_11/O
                         net (fo=15, routed)          1.396     3.011    u2/n_0_speed_cnt[5]_i_11
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.124     3.135 r  u2/speed_cnt[5]_i_7/O
                         net (fo=4, routed)           1.052     4.187    u2/n_0_speed_cnt[5]_i_7
    SLICE_X5Y30          LUT5 (Prop_lut5_I4_O)        0.124     4.311 r  u2/vga_data[11]_i_33/O
                         net (fo=1, routed)           0.000     4.311    u2/n_0_vga_data[11]_i_33
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.709 r  u2/vga_data_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.709    u2/n_0_vga_data_reg[11]_i_11
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.866 r  u2/vga_data_reg[11]_i_5/CO[1]
                         net (fo=13, routed)          1.326     6.192    u2/logo_area0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.329     6.521 r  u2/rom_addr[0]_i_2/O
                         net (fo=14, routed)          0.786     7.308    n_18_u2
    SLICE_X7Y38          FDRE                                         r  rom_addr_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218    35.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.514    38.519    pclk
    SLICE_X7Y38                                                       r  rom_addr_reg[10]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.164    38.919    
    SLICE_X7Y38          FDRE (Setup_fdre_C_CE)      -0.205    38.714    rom_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         38.714    
                         arrival time                          -7.308    
  -------------------------------------------------------------------
                         slack                                 31.406    

Slack (MET) :             31.406ns  (required time - arrival time)
  Source:                 u2/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        8.190ns  (logic 2.128ns (25.982%)  route 6.062ns (74.018%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.629    -0.883    u2/pclk
    SLICE_X2Y32                                                       r  u2/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.518    -0.365 f  u2/x_cnt_reg[2]/Q
                         net (fo=12, routed)          1.188     0.824    u2/n_0_x_cnt_reg[2]
    SLICE_X3Y30          LUT5 (Prop_lut5_I1_O)        0.152     0.976 r  u2/vga_data[11]_i_19/O
                         net (fo=2, routed)           0.313     1.289    u2/n_0_vga_data[11]_i_19
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.326     1.615 r  u2/speed_cnt[5]_i_11/O
                         net (fo=15, routed)          1.396     3.011    u2/n_0_speed_cnt[5]_i_11
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.124     3.135 r  u2/speed_cnt[5]_i_7/O
                         net (fo=4, routed)           1.052     4.187    u2/n_0_speed_cnt[5]_i_7
    SLICE_X5Y30          LUT5 (Prop_lut5_I4_O)        0.124     4.311 r  u2/vga_data[11]_i_33/O
                         net (fo=1, routed)           0.000     4.311    u2/n_0_vga_data[11]_i_33
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.709 r  u2/vga_data_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.709    u2/n_0_vga_data_reg[11]_i_11
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.866 r  u2/vga_data_reg[11]_i_5/CO[1]
                         net (fo=13, routed)          1.326     6.192    u2/logo_area0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.329     6.521 r  u2/rom_addr[0]_i_2/O
                         net (fo=14, routed)          0.786     7.308    n_18_u2
    SLICE_X7Y38          FDRE                                         r  rom_addr_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218    35.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.514    38.519    pclk
    SLICE_X7Y38                                                       r  rom_addr_reg[11]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.164    38.919    
    SLICE_X7Y38          FDRE (Setup_fdre_C_CE)      -0.205    38.714    rom_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         38.714    
                         arrival time                          -7.308    
  -------------------------------------------------------------------
                         slack                                 31.406    

Slack (MET) :             31.406ns  (required time - arrival time)
  Source:                 u2/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        8.190ns  (logic 2.128ns (25.982%)  route 6.062ns (74.018%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.629    -0.883    u2/pclk
    SLICE_X2Y32                                                       r  u2/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.518    -0.365 f  u2/x_cnt_reg[2]/Q
                         net (fo=12, routed)          1.188     0.824    u2/n_0_x_cnt_reg[2]
    SLICE_X3Y30          LUT5 (Prop_lut5_I1_O)        0.152     0.976 r  u2/vga_data[11]_i_19/O
                         net (fo=2, routed)           0.313     1.289    u2/n_0_vga_data[11]_i_19
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.326     1.615 r  u2/speed_cnt[5]_i_11/O
                         net (fo=15, routed)          1.396     3.011    u2/n_0_speed_cnt[5]_i_11
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.124     3.135 r  u2/speed_cnt[5]_i_7/O
                         net (fo=4, routed)           1.052     4.187    u2/n_0_speed_cnt[5]_i_7
    SLICE_X5Y30          LUT5 (Prop_lut5_I4_O)        0.124     4.311 r  u2/vga_data[11]_i_33/O
                         net (fo=1, routed)           0.000     4.311    u2/n_0_vga_data[11]_i_33
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.709 r  u2/vga_data_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.709    u2/n_0_vga_data_reg[11]_i_11
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.866 r  u2/vga_data_reg[11]_i_5/CO[1]
                         net (fo=13, routed)          1.326     6.192    u2/logo_area0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.329     6.521 r  u2/rom_addr[0]_i_2/O
                         net (fo=14, routed)          0.786     7.308    n_18_u2
    SLICE_X7Y38          FDRE                                         r  rom_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218    35.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.514    38.519    pclk
    SLICE_X7Y38                                                       r  rom_addr_reg[8]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.164    38.919    
    SLICE_X7Y38          FDRE (Setup_fdre_C_CE)      -0.205    38.714    rom_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         38.714    
                         arrival time                          -7.308    
  -------------------------------------------------------------------
                         slack                                 31.406    

Slack (MET) :             31.406ns  (required time - arrival time)
  Source:                 u2/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        8.190ns  (logic 2.128ns (25.982%)  route 6.062ns (74.018%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.629    -0.883    u2/pclk
    SLICE_X2Y32                                                       r  u2/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.518    -0.365 f  u2/x_cnt_reg[2]/Q
                         net (fo=12, routed)          1.188     0.824    u2/n_0_x_cnt_reg[2]
    SLICE_X3Y30          LUT5 (Prop_lut5_I1_O)        0.152     0.976 r  u2/vga_data[11]_i_19/O
                         net (fo=2, routed)           0.313     1.289    u2/n_0_vga_data[11]_i_19
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.326     1.615 r  u2/speed_cnt[5]_i_11/O
                         net (fo=15, routed)          1.396     3.011    u2/n_0_speed_cnt[5]_i_11
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.124     3.135 r  u2/speed_cnt[5]_i_7/O
                         net (fo=4, routed)           1.052     4.187    u2/n_0_speed_cnt[5]_i_7
    SLICE_X5Y30          LUT5 (Prop_lut5_I4_O)        0.124     4.311 r  u2/vga_data[11]_i_33/O
                         net (fo=1, routed)           0.000     4.311    u2/n_0_vga_data[11]_i_33
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.709 r  u2/vga_data_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.709    u2/n_0_vga_data_reg[11]_i_11
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.866 r  u2/vga_data_reg[11]_i_5/CO[1]
                         net (fo=13, routed)          1.326     6.192    u2/logo_area0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.329     6.521 r  u2/rom_addr[0]_i_2/O
                         net (fo=14, routed)          0.786     7.308    n_18_u2
    SLICE_X7Y38          FDRE                                         r  rom_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218    35.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.514    38.519    pclk
    SLICE_X7Y38                                                       r  rom_addr_reg[9]/C
                         clock pessimism              0.564    39.082    
                         clock uncertainty           -0.164    38.919    
    SLICE_X7Y38          FDRE (Setup_fdre_C_CE)      -0.205    38.714    rom_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         38.714    
                         arrival time                          -7.308    
  -------------------------------------------------------------------
                         slack                                 31.406    

Slack (MET) :             31.556ns  (required time - arrival time)
  Source:                 u2/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 2.128ns (26.469%)  route 5.912ns (73.531%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.629    -0.883    u2/pclk
    SLICE_X2Y32                                                       r  u2/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.518    -0.365 f  u2/x_cnt_reg[2]/Q
                         net (fo=12, routed)          1.188     0.824    u2/n_0_x_cnt_reg[2]
    SLICE_X3Y30          LUT5 (Prop_lut5_I1_O)        0.152     0.976 r  u2/vga_data[11]_i_19/O
                         net (fo=2, routed)           0.313     1.289    u2/n_0_vga_data[11]_i_19
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.326     1.615 r  u2/speed_cnt[5]_i_11/O
                         net (fo=15, routed)          1.396     3.011    u2/n_0_speed_cnt[5]_i_11
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.124     3.135 r  u2/speed_cnt[5]_i_7/O
                         net (fo=4, routed)           1.052     4.187    u2/n_0_speed_cnt[5]_i_7
    SLICE_X5Y30          LUT5 (Prop_lut5_I4_O)        0.124     4.311 r  u2/vga_data[11]_i_33/O
                         net (fo=1, routed)           0.000     4.311    u2/n_0_vga_data[11]_i_33
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.709 r  u2/vga_data_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.709    u2/n_0_vga_data_reg[11]_i_11
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.866 r  u2/vga_data_reg[11]_i_5/CO[1]
                         net (fo=13, routed)          1.326     6.192    u2/logo_area0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.329     6.521 r  u2/rom_addr[0]_i_2/O
                         net (fo=14, routed)          0.636     7.157    n_18_u2
    SLICE_X7Y37          FDRE                                         r  rom_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218    35.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.513    38.518    pclk
    SLICE_X7Y37                                                       r  rom_addr_reg[4]/C
                         clock pessimism              0.564    39.081    
                         clock uncertainty           -0.164    38.918    
    SLICE_X7Y37          FDRE (Setup_fdre_C_CE)      -0.205    38.713    rom_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         38.713    
                         arrival time                          -7.157    
  -------------------------------------------------------------------
                         slack                                 31.556    

Slack (MET) :             31.556ns  (required time - arrival time)
  Source:                 u2/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 2.128ns (26.469%)  route 5.912ns (73.531%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.629    -0.883    u2/pclk
    SLICE_X2Y32                                                       r  u2/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.518    -0.365 f  u2/x_cnt_reg[2]/Q
                         net (fo=12, routed)          1.188     0.824    u2/n_0_x_cnt_reg[2]
    SLICE_X3Y30          LUT5 (Prop_lut5_I1_O)        0.152     0.976 r  u2/vga_data[11]_i_19/O
                         net (fo=2, routed)           0.313     1.289    u2/n_0_vga_data[11]_i_19
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.326     1.615 r  u2/speed_cnt[5]_i_11/O
                         net (fo=15, routed)          1.396     3.011    u2/n_0_speed_cnt[5]_i_11
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.124     3.135 r  u2/speed_cnt[5]_i_7/O
                         net (fo=4, routed)           1.052     4.187    u2/n_0_speed_cnt[5]_i_7
    SLICE_X5Y30          LUT5 (Prop_lut5_I4_O)        0.124     4.311 r  u2/vga_data[11]_i_33/O
                         net (fo=1, routed)           0.000     4.311    u2/n_0_vga_data[11]_i_33
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.709 r  u2/vga_data_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.709    u2/n_0_vga_data_reg[11]_i_11
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.866 r  u2/vga_data_reg[11]_i_5/CO[1]
                         net (fo=13, routed)          1.326     6.192    u2/logo_area0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.329     6.521 r  u2/rom_addr[0]_i_2/O
                         net (fo=14, routed)          0.636     7.157    n_18_u2
    SLICE_X7Y37          FDRE                                         r  rom_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218    35.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.513    38.518    pclk
    SLICE_X7Y37                                                       r  rom_addr_reg[5]/C
                         clock pessimism              0.564    39.081    
                         clock uncertainty           -0.164    38.918    
    SLICE_X7Y37          FDRE (Setup_fdre_C_CE)      -0.205    38.713    rom_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         38.713    
                         arrival time                          -7.157    
  -------------------------------------------------------------------
                         slack                                 31.556    

Slack (MET) :             31.556ns  (required time - arrival time)
  Source:                 u2/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 2.128ns (26.469%)  route 5.912ns (73.531%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.629    -0.883    u2/pclk
    SLICE_X2Y32                                                       r  u2/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.518    -0.365 f  u2/x_cnt_reg[2]/Q
                         net (fo=12, routed)          1.188     0.824    u2/n_0_x_cnt_reg[2]
    SLICE_X3Y30          LUT5 (Prop_lut5_I1_O)        0.152     0.976 r  u2/vga_data[11]_i_19/O
                         net (fo=2, routed)           0.313     1.289    u2/n_0_vga_data[11]_i_19
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.326     1.615 r  u2/speed_cnt[5]_i_11/O
                         net (fo=15, routed)          1.396     3.011    u2/n_0_speed_cnt[5]_i_11
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.124     3.135 r  u2/speed_cnt[5]_i_7/O
                         net (fo=4, routed)           1.052     4.187    u2/n_0_speed_cnt[5]_i_7
    SLICE_X5Y30          LUT5 (Prop_lut5_I4_O)        0.124     4.311 r  u2/vga_data[11]_i_33/O
                         net (fo=1, routed)           0.000     4.311    u2/n_0_vga_data[11]_i_33
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.709 r  u2/vga_data_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.709    u2/n_0_vga_data_reg[11]_i_11
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.866 r  u2/vga_data_reg[11]_i_5/CO[1]
                         net (fo=13, routed)          1.326     6.192    u2/logo_area0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.329     6.521 r  u2/rom_addr[0]_i_2/O
                         net (fo=14, routed)          0.636     7.157    n_18_u2
    SLICE_X7Y37          FDRE                                         r  rom_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218    35.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.513    38.518    pclk
    SLICE_X7Y37                                                       r  rom_addr_reg[6]/C
                         clock pessimism              0.564    39.081    
                         clock uncertainty           -0.164    38.918    
    SLICE_X7Y37          FDRE (Setup_fdre_C_CE)      -0.205    38.713    rom_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         38.713    
                         arrival time                          -7.157    
  -------------------------------------------------------------------
                         slack                                 31.556    

Slack (MET) :             31.556ns  (required time - arrival time)
  Source:                 u2/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rom_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        8.040ns  (logic 2.128ns (26.469%)  route 5.912ns (73.531%))
  Logic Levels:           7  (CARRY4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 38.518 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.629    -0.883    u2/pclk
    SLICE_X2Y32                                                       r  u2/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y32          FDCE (Prop_fdce_C_Q)         0.518    -0.365 f  u2/x_cnt_reg[2]/Q
                         net (fo=12, routed)          1.188     0.824    u2/n_0_x_cnt_reg[2]
    SLICE_X3Y30          LUT5 (Prop_lut5_I1_O)        0.152     0.976 r  u2/vga_data[11]_i_19/O
                         net (fo=2, routed)           0.313     1.289    u2/n_0_vga_data[11]_i_19
    SLICE_X3Y29          LUT6 (Prop_lut6_I0_O)        0.326     1.615 r  u2/speed_cnt[5]_i_11/O
                         net (fo=15, routed)          1.396     3.011    u2/n_0_speed_cnt[5]_i_11
    SLICE_X6Y31          LUT6 (Prop_lut6_I0_O)        0.124     3.135 r  u2/speed_cnt[5]_i_7/O
                         net (fo=4, routed)           1.052     4.187    u2/n_0_speed_cnt[5]_i_7
    SLICE_X5Y30          LUT5 (Prop_lut5_I4_O)        0.124     4.311 r  u2/vga_data[11]_i_33/O
                         net (fo=1, routed)           0.000     4.311    u2/n_0_vga_data[11]_i_33
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.709 r  u2/vga_data_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000     4.709    u2/n_0_vga_data_reg[11]_i_11
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.866 r  u2/vga_data_reg[11]_i_5/CO[1]
                         net (fo=13, routed)          1.326     6.192    u2/logo_area0
    SLICE_X6Y37          LUT6 (Prop_lut6_I4_O)        0.329     6.521 r  u2/rom_addr[0]_i_2/O
                         net (fo=14, routed)          0.636     7.157    n_18_u2
    SLICE_X7Y37          FDRE                                         r  rom_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk
                         net (fo=0)                   0.000    40.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.218    35.332 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          1.513    38.518    pclk
    SLICE_X7Y37                                                       r  rom_addr_reg[7]/C
                         clock pessimism              0.564    39.081    
                         clock uncertainty           -0.164    38.918    
    SLICE_X7Y37          FDRE (Setup_fdre_C_CE)      -0.205    38.713    rom_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         38.713    
                         arrival time                          -7.157    
  -------------------------------------------------------------------
                         slack                                 31.556    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 u3/q1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u3/q2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.587    -0.594    u3/pclk
    SLICE_X5Y32                                                       r  u3/q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  u3/q1_reg/Q
                         net (fo=2, routed)           0.111    -0.342    u3/q1
    SLICE_X7Y31          FDRE                                         r  u3/q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.855    -0.835    u3/pclk
    SLICE_X7Y31                                                       r  u3/q2_reg/C
                         clock pessimism              0.253    -0.581    
    SLICE_X7Y31          FDRE (Hold_fdre_C_D)         0.070    -0.511    u3/q2_reg
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 rom_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.074%)  route 0.285ns (66.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.591    -0.590    pclk
    SLICE_X7Y38                                                       r  rom_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  rom_addr_reg[9]/Q
                         net (fo=7, routed)           0.285    -0.164    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y7          RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.876    -0.813    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y7                                                       r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.539    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.356    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.411%)  route 0.294ns (67.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.590    -0.591    pclk
    SLICE_X7Y37                                                       r  rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  rom_addr_reg[4]/Q
                         net (fo=7, routed)           0.294    -0.156    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y7          RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.876    -0.813    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y7                                                       r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.539    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.356    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 rom_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.313%)  route 0.295ns (67.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.590    -0.591    pclk
    SLICE_X7Y37                                                       r  rom_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  rom_addr_reg[7]/Q
                         net (fo=7, routed)           0.295    -0.155    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y7          RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.876    -0.813    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y7                                                       r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.539    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.356    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rom_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.154%)  route 0.298ns (67.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.589    -0.592    pclk
    SLICE_X7Y36                                                       r  rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  rom_addr_reg[1]/Q
                         net (fo=7, routed)           0.298    -0.154    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y7          RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.876    -0.813    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y7                                                       r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.539    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.356    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 flag_add_sub_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            logo_y_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.256ns (72.566%)  route 0.097ns (27.434%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.582    -0.599    pclk
    SLICE_X0Y24                                                       r  flag_add_sub_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  flag_add_sub_reg[0]/Q
                         net (fo=2, routed)           0.097    -0.362    n_0_flag_add_sub_reg[0]
    SLICE_X1Y24          LUT5 (Prop_lut5_I3_O)        0.045    -0.317 r  logo_y[4]_i_6/O
                         net (fo=1, routed)           0.000    -0.317    n_0_logo_y[4]_i_6
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.247 r  logo_y_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.247    logo_y[1]
    SLICE_X1Y24          FDSE                                         r  logo_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.850    -0.840    pclk
    SLICE_X1Y24                                                       r  logo_y_reg[1]/C
                         clock pessimism              0.253    -0.586    
    SLICE_X1Y24          FDSE (Hold_fdse_C_D)         0.105    -0.481    logo_y_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 u2/x_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u2/x_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.247ns (69.401%)  route 0.109ns (30.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.588    -0.593    u2/pclk
    SLICE_X2Y31                                                       r  u2/x_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.148    -0.445 r  u2/x_cnt_reg[6]/Q
                         net (fo=17, routed)          0.109    -0.336    u2/n_0_x_cnt_reg[6]
    SLICE_X2Y31          LUT6 (Prop_lut6_I2_O)        0.099    -0.237 r  u2/x_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    u2/x_cnt[8]
    SLICE_X2Y31          FDCE                                         r  u2/x_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.857    -0.833    u2/pclk
    SLICE_X2Y31                                                       r  u2/x_cnt_reg[8]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X2Y31          FDCE (Hold_fdce_C_D)         0.121    -0.472    u2/x_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 speed_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            speed_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.297%)  route 0.144ns (43.703%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.588    -0.593    pclk
    SLICE_X4Y33                                                       r  speed_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  speed_cnt_reg[1]/Q
                         net (fo=5, routed)           0.144    -0.308    n_0_speed_cnt_reg[1]
    SLICE_X4Y33          LUT6 (Prop_lut6_I3_O)        0.045    -0.263 r  speed_cnt[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.263    p_0_in__0[5]
    SLICE_X4Y33          FDRE                                         r  speed_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.857    -0.833    pclk
    SLICE_X4Y33                                                       r  speed_cnt_reg[5]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X4Y33          FDRE (Hold_fdre_C_D)         0.092    -0.501    speed_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 rom_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (28.998%)  route 0.345ns (71.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.589    -0.592    pclk
    SLICE_X7Y36                                                       r  rom_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  rom_addr_reg[2]/Q
                         net (fo=7, routed)           0.345    -0.106    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y7          RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.876    -0.813    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y7                                                       r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.539    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.356    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 rom_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.141ns (29.023%)  route 0.345ns (70.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.693 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.590    -0.591    pclk
    SLICE_X7Y37                                                       r  rom_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  rom_addr_reg[6]/Q
                         net (fo=7, routed)           0.345    -0.106    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y7          RAMB36E1                                     r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    u0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    u0/inst/clk_in1_dcm_25m
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  u0/inst/clkout1_buf/O
                         net (fo=95, routed)          0.876    -0.813    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y7                                                       r  u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.539    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.356    u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_dcm_25m
Waveform:           { 0 20 }
Period:             40.000
Sources:            { u0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                       
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     40.000  37.424   RAMB18_X0Y13     u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     40.000  37.424   RAMB18_X0Y13     u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     40.000  37.424   RAMB36_X0Y5      u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     40.000  37.424   RAMB36_X0Y5      u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     40.000  37.424   RAMB36_X0Y7      u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     40.000  37.424   RAMB36_X0Y7      u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     40.000  37.424   RAMB36_X0Y8      u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576     40.000  37.424   RAMB36_X0Y8      u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576     40.000  37.424   RAMB18_X0Y12     u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576     40.000  37.424   RAMB18_X0Y12     u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK  
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   40.000  173.360  MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKOUT0                                                                                                                             
Low Pulse Width   Fast    FDSE/C              n/a            0.500     20.000  19.500   SLICE_X0Y24      flag_add_sub_reg[0]/C                                                                                                                                     
Low Pulse Width   Fast    FDSE/C              n/a            0.500     20.000  19.500   SLICE_X1Y31      logo_x_reg[5]/C                                                                                                                                           
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X1Y31      logo_x_reg[6]/C                                                                                                                                           
Low Pulse Width   Fast    FDSE/C              n/a            0.500     20.000  19.500   SLICE_X1Y31      logo_x_reg[7]/C                                                                                                                                           
Low Pulse Width   Fast    FDSE/C              n/a            0.500     20.000  19.500   SLICE_X1Y31      logo_x_reg[8]/C                                                                                                                                           
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X3Y25      logo_y_reg[0]/C                                                                                                                                           
Low Pulse Width   Fast    FDSE/C              n/a            0.500     20.000  19.500   SLICE_X1Y24      logo_y_reg[1]/C                                                                                                                                           
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X1Y24      logo_y_reg[2]/C                                                                                                                                           
Low Pulse Width   Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X1Y24      logo_y_reg[3]/C                                                                                                                                           
Low Pulse Width   Fast    FDSE/C              n/a            0.500     20.000  19.500   SLICE_X1Y24      logo_y_reg[4]/C                                                                                                                                           
High Pulse Width  Slow    FDSE/C              n/a            0.500     20.000  19.500   SLICE_X0Y24      flag_add_sub_reg[0]/C                                                                                                                                     
High Pulse Width  Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X0Y30      flag_add_sub_reg[1]/C                                                                                                                                     
High Pulse Width  Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X4Y32      logo_x_reg[0]/C                                                                                                                                           
High Pulse Width  Fast    FDSE/C              n/a            0.500     20.000  19.500   SLICE_X1Y30      logo_x_reg[1]/C                                                                                                                                           
High Pulse Width  Fast    FDSE/C              n/a            0.500     20.000  19.500   SLICE_X1Y30      logo_x_reg[2]/C                                                                                                                                           
High Pulse Width  Fast    FDSE/C              n/a            0.500     20.000  19.500   SLICE_X1Y30      logo_x_reg[3]/C                                                                                                                                           
High Pulse Width  Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X1Y30      logo_x_reg[4]/C                                                                                                                                           
High Pulse Width  Fast    FDSE/C              n/a            0.500     20.000  19.500   SLICE_X1Y31      logo_x_reg[5]/C                                                                                                                                           
High Pulse Width  Fast    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X1Y31      logo_x_reg[6]/C                                                                                                                                           
High Pulse Width  Fast    FDSE/C              n/a            0.500     20.000  19.500   SLICE_X1Y31      logo_x_reg[7]/C                                                                                                                                           



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_dcm_25m
  To Clock:  clkfbout_dcm_25m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_dcm_25m
Waveform:           { 0 20 }
Period:             40.000
Sources:            { u0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                             
Min Period  n/a     BUFG/I               n/a            2.155     40.000  37.845   BUFGCTRL_X0Y1    u0/inst/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     40.000  38.751   MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     40.000  38.751   MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   40.000  60.000   MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   40.000  173.360  MMCME2_ADV_X1Y0  u0/inst/mmcm_adv_inst/CLKFBOUT  



