<dec f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='598' type='void llvm::MachineRegisterInfo::replaceRegWith(llvm::Register FromReg, llvm::Register ToReg)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='579'>/// replaceRegWith - Replace all instances of FromReg with ToReg in the
  /// machine function.  This is like llvm-level X-&gt;replaceAllUsesWith(Y),
  /// except that it also changes any definitions of the register as well.
  ///
  /// Note that it is usually necessary to first constrain ToReg&apos;s register
  /// class and register bank to match the FromReg constraints using one of the
  /// methods:
  ///
  ///   constrainRegClass(ToReg, getRegClass(FromReg))
  ///   constrainRegAttrs(ToReg, FromReg)
  ///   RegisterBankInfo::constrainGenericRegister(ToReg,
  ///       *MRI.getRegClass(FromReg), MRI)
  ///
  /// These functions will return a falsy result if the virtual registers have
  /// incompatible constraints.
  ///
  /// Note that if ToReg is a physical register the function will replace and
  /// apply sub registers to ToReg in order to obtain a final/proper physical
  /// register.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='121' u='c' c='_ZNK4llvm14CombinerHelper14replaceRegWithERNS_19MachineRegisterInfoENS_8RegisterES3_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/InstructionSelect.cpp' l='178' u='c' c='_ZN4llvm17InstructionSelect20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='502' u='c' c='_ZN4llvm28LegalizationArtifactCombiner21replaceRegOrBuildCopyENS_8RegisterES1_RNS_19MachineRegisterInfoERNS_16MachineIRBuilderERNS_15SmallVectorImplIS15584151'/>
<use f='llvm/llvm/lib/CodeGen/MIRVRegNamerUtils.cpp' l='31' u='c' c='_ZN4llvm11VRegRenamer14doVRegRenamingERKSt3mapIjjSt4lessIjESaISt4pairIKjjEEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineCSE.cpp' l='651' u='c' c='_ZN12_GLOBAL__N_110MachineCSE15ProcessBlockCSEEPN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='1448' u='c' c='_ZN12_GLOBAL__N_115MachineLICMBase12EliminateCSEEPN4llvm12MachineInstrERNS1_16DenseMapIteratorIjSt6vectorIS3_SaIS3_EENS1_12DenseMapInfoIjEENS1_6detail14083750'/>
<def f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='380' ll='395' type='void llvm::MachineRegisterInfo::replaceRegWith(llvm::Register FromReg, llvm::Register ToReg)'/>
<doc f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='375'>/// replaceRegWith - Replace all instances of FromReg with ToReg in the
/// machine function.  This is like llvm-level X-&gt;replaceAllUsesWith(Y),
/// except that it also changes any definitions of the register as well.
/// If ToReg is a physical register we apply the sub register to obtain the
/// final/proper physical register.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='270' u='c' c='_ZN12_GLOBAL__N_114MachineSinking31PerformTrivialForwardCoalescingERN4llvm12MachineInstrEPNS1_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1237' u='c' c='_ZN12_GLOBAL__N_117EliminateDeadPhisEPN4llvm17MachineBasicBlockERNS0_19MachineRegisterInfoEPNS0_13LiveIntervalsEb'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1664' u='c' c='_ZN4llvm29PeelingModuloScheduleExpander22moveStageBetweenBlocksEPNS_17MachineBasicBlockES2_j'/>
<use f='llvm/llvm/lib/CodeGen/ModuloSchedule.cpp' l='1903' u='c' c='_ZN4llvm29PeelingModuloScheduleExpander13rewriteUsesOfEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/OptimizePHIs.cpp' l='184' u='c' c='_ZN12_GLOBAL__N_112OptimizePHIs10OptimizeBBERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/PeepholeOptimizer.cpp' l='1253' u='c' c='_ZN12_GLOBAL__N_117PeepholeOptimizer13rewriteSourceERN4llvm12MachineInstrENS1_15TargetInstrInfo13RegSubRegPairERNS1_13SmallDenseMapIS5_NS_18ValueTrack10252288'/>
<use f='llvm/llvm/lib/CodeGen/PeepholeOptimizer.cpp' l='1428' u='c' c='_ZN12_GLOBAL__N_117PeepholeOptimizer17foldRedundantCopyERN4llvm12MachineInstrERNS1_8DenseMapINS1_15TargetInstrInfo13RegSubRegPairEPS2_NS1_12DenseMapIn7589116'/>
<use f='llvm/llvm/lib/CodeGen/RegisterScavenging.cpp' l='651' u='c' c='_ZL12scavengeVRegRN4llvm19MachineRegisterInfoERNS_12RegScavengerENS_8RegisterEb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp' l='541' u='c' c='_ZN4llvm16SelectionDAGISel20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/TailDuplicator.cpp' l='252' u='c' c='_ZN4llvm14TailDuplicator22tailDuplicateAndUpdateEbPNS_17MachineBasicBlockES2_PNS_15SmallVectorImplIS2_EEPNS_12function_refIFvS2_EEES5_'/>
<use f='llvm/llvm/lib/CodeGen/UnreachableBlockElim.cpp' l='187' u='c' c='_ZN12_GLOBAL__N_127UnreachableMachineBlockElim20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='1378' u='c' c='_ZN12_GLOBAL__N_114SIFoldOperands12tryFoldClampERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='1500' u='c' c='_ZN12_GLOBAL__N_114SIFoldOperands11tryFoldOModERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='514' u='c' c='_ZNK4llvm15SIFrameLowering38getEntryFunctionReservedScratchRsrcRegERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11464' u='c' c='_ZNK4llvm16SITargetLowering16finalizeLoweringERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11469' u='c' c='_ZNK4llvm16SITargetLowering16finalizeLoweringERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='11472' u='c' c='_ZNK4llvm16SITargetLowering16finalizeLoweringERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='2167' u='c' c='_ZNK4llvm11SIInstrInfo20insertIndirectBranchERNS_17MachineBasicBlockES2_RKNS_8DebugLocElPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5592' u='c' c='_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5621' u='c' c='_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5713' u='c' c='_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5727' u='c' c='_ZNK4llvm11SIInstrInfo10moveToVALUERNS_12MachineInstrEPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5768' u='c' c='_ZNK4llvm11SIInstrInfo16moveScalarAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5813' u='c' c='_ZNK4llvm11SIInstrInfo11lowerSelectERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5845' u='c' c='_ZNK4llvm11SIInstrInfo11lowerSelectERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5873' u='c' c='_ZNK4llvm11SIInstrInfo14lowerScalarAbsERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5897' u='c' c='_ZNK4llvm11SIInstrInfo15lowerScalarXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5934' u='c' c='_ZNK4llvm11SIInstrInfo15lowerScalarXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5967' u='c' c='_ZNK4llvm11SIInstrInfo19splitScalarNotBinopERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='5996' u='c' c='_ZNK4llvm11SIInstrInfo18splitScalarBinOpN2ERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6042' u='c' c='_ZNK4llvm11SIInstrInfo23splitScalar64BitUnaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6115' u='c' c='_ZNK4llvm11SIInstrInfo22splitScalar64BitAddSubERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6181' u='c' c='_ZNK4llvm11SIInstrInfo24splitScalar64BitBinaryOpERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_jPNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6227' u='c' c='_ZNK4llvm11SIInstrInfo20splitScalar64BitXnorERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_PNS_20MachineDominatorTreeE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6262' u='c' c='_ZNK4llvm11SIInstrInfo20splitScalar64BitBCNTERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6307' u='c' c='_ZNK4llvm11SIInstrInfo19splitScalar64BitBFEERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6326' u='c' c='_ZNK4llvm11SIInstrInfo19splitScalar64BitBFEERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='6424' u='c' c='_ZNK4llvm11SIInstrInfo14movePackToVALUERNS_14SmallSetVectorIPNS_12MachineInstrELj32EEERNS_19MachineRegisterInfoERS2_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp' l='652' u='c' c='_ZN12_GLOBAL__N_115SILowerI1Copies9lowerPhisEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp' l='425' u='c' c='_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/MVEVPTOptimisationsPass.cpp' l='592' u='c' c='_ZN12_GLOBAL__N_119MVEVPTOptimisations22ReduceOldVCCRValueUsesERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonConstExtenders.cpp' l='1904' u='c' c='_ZN12_GLOBAL__N_121HexagonConstExtenders12replaceInstrEjNS0_8RegisterERKSt4pairINS0_8ExtValueENS0_7ExtExprEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonEarlyIfConv.cpp' l='1005' u='c' c='_ZN12_GLOBAL__N_124HexagonEarlyIfConversion13eliminatePhisEPN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='1160' u='c' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets17coalesceRegistersENS0_11RegisterRefES1_'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenInsert.cpp' l='1446' u='c' c='_ZN12_GLOBAL__N_116HexagonGenInsert15generateInsertsEv'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenPredicate.cpp' l='440' u='c' c='_ZN12_GLOBAL__N_119HexagonGenPredicate17convertToPredFormEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonGenPredicate.cpp' l='485' u='c' c='_ZN12_GLOBAL__N_119HexagonGenPredicate19eliminatePredCopiesERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonSplitDouble.cpp' l='679' u='c' c='_ZN12_GLOBAL__N_122HexagonSplitDoubleRegs11splitMemRefEPN4llvm12MachineInstrERKSt3mapIjSt4pairIjjESt4lessIjESaIS5_IKjS6_EEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVExtract.cpp' l='175' u='c' c='_ZN12_GLOBAL__N_115HexagonVExtract20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVInstrInfo.cpp' l='444' u='c' c='_ZNK4llvm14RISCVInstrInfo20insertIndirectBranchERNS_17MachineBasicBlockES2_RKNS_8DebugLocElPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVMergeBaseOffset.cpp' l='110' u='c' c='_ZN12_GLOBAL__N_123RISCVMergeBaseOffsetOpt10foldOffsetERN4llvm12MachineInstrES3_S3_l'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcFrameLowering.cpp' l='341' u='c' c='_ZNK4llvm18SparcFrameLowering20remapRegsForLeafProcERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcFrameLowering.cpp' l='347' u='c' c='_ZNK4llvm18SparcFrameLowering20remapRegsForLeafProcERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyExplicitLocals.cpp' l='391' u='c' c='_ZN12_GLOBAL__N_125WebAssemblyExplicitLocals20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyRegColoring.cpp' l='174' u='c' c='_ZN12_GLOBAL__N_122WebAssemblyRegColoring20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp' l='943' u='c' c='_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass11rewriteCopyERN4llvm12MachineInstrERNS1_14MachineOperandES3_'/>
<use f='llvm/llvm/lib/Target/X86/X86FlagsCopyLowering.cpp' l='967' u='c' c='_ZN12_GLOBAL__N_124X86FlagsCopyLoweringPass12rewriteSetCCERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8De3274949'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='1982' u='c' c='_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass14hardenPostLoadERN4llvm12MachineInstrE'/>
