#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Lcd_Cntl_Port */
Lcd_Cntl_Port_Sync_ctrl_reg__0__MASK EQU 0x01
Lcd_Cntl_Port_Sync_ctrl_reg__0__POS EQU 0
Lcd_Cntl_Port_Sync_ctrl_reg__1__MASK EQU 0x02
Lcd_Cntl_Port_Sync_ctrl_reg__1__POS EQU 1
Lcd_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Lcd_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Lcd_Cntl_Port_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Lcd_Cntl_Port_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Lcd_Cntl_Port_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Lcd_Cntl_Port_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Lcd_Cntl_Port_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Lcd_Cntl_Port_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Lcd_Cntl_Port_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Lcd_Cntl_Port_Sync_ctrl_reg__2__MASK EQU 0x04
Lcd_Cntl_Port_Sync_ctrl_reg__2__POS EQU 2
Lcd_Cntl_Port_Sync_ctrl_reg__3__MASK EQU 0x08
Lcd_Cntl_Port_Sync_ctrl_reg__3__POS EQU 3
Lcd_Cntl_Port_Sync_ctrl_reg__4__MASK EQU 0x10
Lcd_Cntl_Port_Sync_ctrl_reg__4__POS EQU 4
Lcd_Cntl_Port_Sync_ctrl_reg__5__MASK EQU 0x20
Lcd_Cntl_Port_Sync_ctrl_reg__5__POS EQU 5
Lcd_Cntl_Port_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Lcd_Cntl_Port_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB06_CTL
Lcd_Cntl_Port_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Lcd_Cntl_Port_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB06_CTL
Lcd_Cntl_Port_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Lcd_Cntl_Port_Sync_ctrl_reg__MASK EQU 0x3F
Lcd_Cntl_Port_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Lcd_Cntl_Port_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Lcd_Cntl_Port_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB06_MSK

/* LcdE */
LcdE__0__MASK EQU 0x04
LcdE__0__PC EQU CYREG_PRT12_PC2
LcdE__0__PORT EQU 12
LcdE__0__SHIFT EQU 2
LcdE__AG EQU CYREG_PRT12_AG
LcdE__BIE EQU CYREG_PRT12_BIE
LcdE__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LcdE__BYP EQU CYREG_PRT12_BYP
LcdE__DM0 EQU CYREG_PRT12_DM0
LcdE__DM1 EQU CYREG_PRT12_DM1
LcdE__DM2 EQU CYREG_PRT12_DM2
LcdE__DR EQU CYREG_PRT12_DR
LcdE__INP_DIS EQU CYREG_PRT12_INP_DIS
LcdE__MASK EQU 0x04
LcdE__PORT EQU 12
LcdE__PRT EQU CYREG_PRT12_PRT
LcdE__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LcdE__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LcdE__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LcdE__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LcdE__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LcdE__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LcdE__PS EQU CYREG_PRT12_PS
LcdE__SHIFT EQU 2
LcdE__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LcdE__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LcdE__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LcdE__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LcdE__SLW EQU CYREG_PRT12_SLW

/* PWDN */
PWDN__0__MASK EQU 0x02
PWDN__0__PC EQU CYREG_PRT2_PC1
PWDN__0__PORT EQU 2
PWDN__0__SHIFT EQU 1
PWDN__AG EQU CYREG_PRT2_AG
PWDN__AMUX EQU CYREG_PRT2_AMUX
PWDN__BIE EQU CYREG_PRT2_BIE
PWDN__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PWDN__BYP EQU CYREG_PRT2_BYP
PWDN__CTL EQU CYREG_PRT2_CTL
PWDN__DM0 EQU CYREG_PRT2_DM0
PWDN__DM1 EQU CYREG_PRT2_DM1
PWDN__DM2 EQU CYREG_PRT2_DM2
PWDN__DR EQU CYREG_PRT2_DR
PWDN__INP_DIS EQU CYREG_PRT2_INP_DIS
PWDN__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PWDN__LCD_EN EQU CYREG_PRT2_LCD_EN
PWDN__MASK EQU 0x02
PWDN__PORT EQU 2
PWDN__PRT EQU CYREG_PRT2_PRT
PWDN__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PWDN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PWDN__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PWDN__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PWDN__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PWDN__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PWDN__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PWDN__PS EQU CYREG_PRT2_PS
PWDN__SHIFT EQU 1
PWDN__SLW EQU CYREG_PRT2_SLW

/* UsTC */
UsTC__0__MASK EQU 0x02
UsTC__0__PC EQU CYREG_PRT5_PC1
UsTC__0__PORT EQU 5
UsTC__0__SHIFT EQU 1
UsTC__AG EQU CYREG_PRT5_AG
UsTC__AMUX EQU CYREG_PRT5_AMUX
UsTC__BIE EQU CYREG_PRT5_BIE
UsTC__BIT_MASK EQU CYREG_PRT5_BIT_MASK
UsTC__BYP EQU CYREG_PRT5_BYP
UsTC__CTL EQU CYREG_PRT5_CTL
UsTC__DM0 EQU CYREG_PRT5_DM0
UsTC__DM1 EQU CYREG_PRT5_DM1
UsTC__DM2 EQU CYREG_PRT5_DM2
UsTC__DR EQU CYREG_PRT5_DR
UsTC__INP_DIS EQU CYREG_PRT5_INP_DIS
UsTC__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
UsTC__LCD_EN EQU CYREG_PRT5_LCD_EN
UsTC__MASK EQU 0x02
UsTC__PORT EQU 5
UsTC__PRT EQU CYREG_PRT5_PRT
UsTC__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
UsTC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
UsTC__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
UsTC__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
UsTC__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
UsTC__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
UsTC__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
UsTC__PS EQU CYREG_PRT5_PS
UsTC__SHIFT EQU 1
UsTC__SLW EQU CYREG_PRT5_SLW

/* LcdRS */
LcdRS__0__MASK EQU 0x08
LcdRS__0__PC EQU CYREG_IO_PC_PRT15_PC3
LcdRS__0__PORT EQU 15
LcdRS__0__SHIFT EQU 3
LcdRS__AG EQU CYREG_PRT15_AG
LcdRS__AMUX EQU CYREG_PRT15_AMUX
LcdRS__BIE EQU CYREG_PRT15_BIE
LcdRS__BIT_MASK EQU CYREG_PRT15_BIT_MASK
LcdRS__BYP EQU CYREG_PRT15_BYP
LcdRS__CTL EQU CYREG_PRT15_CTL
LcdRS__DM0 EQU CYREG_PRT15_DM0
LcdRS__DM1 EQU CYREG_PRT15_DM1
LcdRS__DM2 EQU CYREG_PRT15_DM2
LcdRS__DR EQU CYREG_PRT15_DR
LcdRS__INP_DIS EQU CYREG_PRT15_INP_DIS
LcdRS__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
LcdRS__LCD_EN EQU CYREG_PRT15_LCD_EN
LcdRS__MASK EQU 0x08
LcdRS__PORT EQU 15
LcdRS__PRT EQU CYREG_PRT15_PRT
LcdRS__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
LcdRS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
LcdRS__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
LcdRS__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
LcdRS__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
LcdRS__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
LcdRS__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
LcdRS__PS EQU CYREG_PRT15_PS
LcdRS__SHIFT EQU 3
LcdRS__SLW EQU CYREG_PRT15_SLW

/* LcdV0 */
LcdV0__0__MASK EQU 0x08
LcdV0__0__PC EQU CYREG_PRT12_PC3
LcdV0__0__PORT EQU 12
LcdV0__0__SHIFT EQU 3
LcdV0__AG EQU CYREG_PRT12_AG
LcdV0__BIE EQU CYREG_PRT12_BIE
LcdV0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LcdV0__BYP EQU CYREG_PRT12_BYP
LcdV0__DM0 EQU CYREG_PRT12_DM0
LcdV0__DM1 EQU CYREG_PRT12_DM1
LcdV0__DM2 EQU CYREG_PRT12_DM2
LcdV0__DR EQU CYREG_PRT12_DR
LcdV0__INP_DIS EQU CYREG_PRT12_INP_DIS
LcdV0__MASK EQU 0x08
LcdV0__PORT EQU 12
LcdV0__PRT EQU CYREG_PRT12_PRT
LcdV0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LcdV0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LcdV0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LcdV0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LcdV0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LcdV0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LcdV0__PS EQU CYREG_PRT12_PS
LcdV0__SHIFT EQU 3
LcdV0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LcdV0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LcdV0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LcdV0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LcdV0__SLW EQU CYREG_PRT12_SLW

/* RESET */
RESET__0__MASK EQU 0x08
RESET__0__PC EQU CYREG_PRT2_PC3
RESET__0__PORT EQU 2
RESET__0__SHIFT EQU 3
RESET__AG EQU CYREG_PRT2_AG
RESET__AMUX EQU CYREG_PRT2_AMUX
RESET__BIE EQU CYREG_PRT2_BIE
RESET__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RESET__BYP EQU CYREG_PRT2_BYP
RESET__CTL EQU CYREG_PRT2_CTL
RESET__DM0 EQU CYREG_PRT2_DM0
RESET__DM1 EQU CYREG_PRT2_DM1
RESET__DM2 EQU CYREG_PRT2_DM2
RESET__DR EQU CYREG_PRT2_DR
RESET__INP_DIS EQU CYREG_PRT2_INP_DIS
RESET__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RESET__LCD_EN EQU CYREG_PRT2_LCD_EN
RESET__MASK EQU 0x08
RESET__PORT EQU 2
RESET__PRT EQU CYREG_PRT2_PRT
RESET__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RESET__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RESET__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RESET__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RESET__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RESET__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RESET__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RESET__PS EQU CYREG_PRT2_PS
RESET__SHIFT EQU 3
RESET__SLW EQU CYREG_PRT2_SLW

/* UsPWM_PWMUDB */
UsPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UsPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UsPWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UsPWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
UsPWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
UsPWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UsPWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UsPWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
UsPWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
UsPWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
UsPWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
UsPWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UsPWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
UsPWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UsPWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB08_CTL
UsPWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
UsPWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
UsPWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UsPWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UsPWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
UsPWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
UsPWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
UsPWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UsPWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UsPWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
UsPWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
UsPWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
UsPWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
UsPWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
UsPWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
UsPWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UsPWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST
UsPWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UsPWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UsPWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UsPWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UsPWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UsPWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UsPWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UsPWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UsPWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
UsPWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
UsPWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UsPWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
UsPWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
UsPWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UsPWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UsPWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
UsPWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
UsPWM_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UsPWM_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
UsPWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UsPWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UsPWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UsPWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UsPWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UsPWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UsPWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UsPWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UsPWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
UsPWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
UsPWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UsPWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
UsPWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
UsPWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UsPWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UsPWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
UsPWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB09_F1

/* Camera_D */
Camera_D__0__AG EQU CYREG_PRT4_AG
Camera_D__0__AMUX EQU CYREG_PRT4_AMUX
Camera_D__0__BIE EQU CYREG_PRT4_BIE
Camera_D__0__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Camera_D__0__BYP EQU CYREG_PRT4_BYP
Camera_D__0__CTL EQU CYREG_PRT4_CTL
Camera_D__0__DM0 EQU CYREG_PRT4_DM0
Camera_D__0__DM1 EQU CYREG_PRT4_DM1
Camera_D__0__DM2 EQU CYREG_PRT4_DM2
Camera_D__0__DR EQU CYREG_PRT4_DR
Camera_D__0__INP_DIS EQU CYREG_PRT4_INP_DIS
Camera_D__0__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Camera_D__0__LCD_EN EQU CYREG_PRT4_LCD_EN
Camera_D__0__MASK EQU 0x80
Camera_D__0__PC EQU CYREG_PRT4_PC7
Camera_D__0__PORT EQU 4
Camera_D__0__PRT EQU CYREG_PRT4_PRT
Camera_D__0__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Camera_D__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Camera_D__0__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Camera_D__0__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Camera_D__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Camera_D__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Camera_D__0__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Camera_D__0__PS EQU CYREG_PRT4_PS
Camera_D__0__SHIFT EQU 7
Camera_D__0__SLW EQU CYREG_PRT4_SLW
Camera_D__1__AG EQU CYREG_PRT4_AG
Camera_D__1__AMUX EQU CYREG_PRT4_AMUX
Camera_D__1__BIE EQU CYREG_PRT4_BIE
Camera_D__1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Camera_D__1__BYP EQU CYREG_PRT4_BYP
Camera_D__1__CTL EQU CYREG_PRT4_CTL
Camera_D__1__DM0 EQU CYREG_PRT4_DM0
Camera_D__1__DM1 EQU CYREG_PRT4_DM1
Camera_D__1__DM2 EQU CYREG_PRT4_DM2
Camera_D__1__DR EQU CYREG_PRT4_DR
Camera_D__1__INP_DIS EQU CYREG_PRT4_INP_DIS
Camera_D__1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Camera_D__1__LCD_EN EQU CYREG_PRT4_LCD_EN
Camera_D__1__MASK EQU 0x20
Camera_D__1__PC EQU CYREG_PRT4_PC5
Camera_D__1__PORT EQU 4
Camera_D__1__PRT EQU CYREG_PRT4_PRT
Camera_D__1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Camera_D__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Camera_D__1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Camera_D__1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Camera_D__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Camera_D__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Camera_D__1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Camera_D__1__PS EQU CYREG_PRT4_PS
Camera_D__1__SHIFT EQU 5
Camera_D__1__SLW EQU CYREG_PRT4_SLW
Camera_D__2__AG EQU CYREG_PRT4_AG
Camera_D__2__AMUX EQU CYREG_PRT4_AMUX
Camera_D__2__BIE EQU CYREG_PRT4_BIE
Camera_D__2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Camera_D__2__BYP EQU CYREG_PRT4_BYP
Camera_D__2__CTL EQU CYREG_PRT4_CTL
Camera_D__2__DM0 EQU CYREG_PRT4_DM0
Camera_D__2__DM1 EQU CYREG_PRT4_DM1
Camera_D__2__DM2 EQU CYREG_PRT4_DM2
Camera_D__2__DR EQU CYREG_PRT4_DR
Camera_D__2__INP_DIS EQU CYREG_PRT4_INP_DIS
Camera_D__2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Camera_D__2__LCD_EN EQU CYREG_PRT4_LCD_EN
Camera_D__2__MASK EQU 0x10
Camera_D__2__PC EQU CYREG_PRT4_PC4
Camera_D__2__PORT EQU 4
Camera_D__2__PRT EQU CYREG_PRT4_PRT
Camera_D__2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Camera_D__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Camera_D__2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Camera_D__2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Camera_D__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Camera_D__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Camera_D__2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Camera_D__2__PS EQU CYREG_PRT4_PS
Camera_D__2__SHIFT EQU 4
Camera_D__2__SLW EQU CYREG_PRT4_SLW
Camera_D__3__AG EQU CYREG_PRT4_AG
Camera_D__3__AMUX EQU CYREG_PRT4_AMUX
Camera_D__3__BIE EQU CYREG_PRT4_BIE
Camera_D__3__BIT_MASK EQU CYREG_PRT4_BIT_MASK
Camera_D__3__BYP EQU CYREG_PRT4_BYP
Camera_D__3__CTL EQU CYREG_PRT4_CTL
Camera_D__3__DM0 EQU CYREG_PRT4_DM0
Camera_D__3__DM1 EQU CYREG_PRT4_DM1
Camera_D__3__DM2 EQU CYREG_PRT4_DM2
Camera_D__3__DR EQU CYREG_PRT4_DR
Camera_D__3__INP_DIS EQU CYREG_PRT4_INP_DIS
Camera_D__3__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
Camera_D__3__LCD_EN EQU CYREG_PRT4_LCD_EN
Camera_D__3__MASK EQU 0x40
Camera_D__3__PC EQU CYREG_PRT4_PC6
Camera_D__3__PORT EQU 4
Camera_D__3__PRT EQU CYREG_PRT4_PRT
Camera_D__3__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
Camera_D__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
Camera_D__3__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
Camera_D__3__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
Camera_D__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
Camera_D__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
Camera_D__3__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
Camera_D__3__PS EQU CYREG_PRT4_PS
Camera_D__3__SHIFT EQU 6
Camera_D__3__SLW EQU CYREG_PRT4_SLW
Camera_D__4__AG EQU CYREG_PRT6_AG
Camera_D__4__AMUX EQU CYREG_PRT6_AMUX
Camera_D__4__BIE EQU CYREG_PRT6_BIE
Camera_D__4__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Camera_D__4__BYP EQU CYREG_PRT6_BYP
Camera_D__4__CTL EQU CYREG_PRT6_CTL
Camera_D__4__DM0 EQU CYREG_PRT6_DM0
Camera_D__4__DM1 EQU CYREG_PRT6_DM1
Camera_D__4__DM2 EQU CYREG_PRT6_DM2
Camera_D__4__DR EQU CYREG_PRT6_DR
Camera_D__4__INP_DIS EQU CYREG_PRT6_INP_DIS
Camera_D__4__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Camera_D__4__LCD_EN EQU CYREG_PRT6_LCD_EN
Camera_D__4__MASK EQU 0x01
Camera_D__4__PC EQU CYREG_PRT6_PC0
Camera_D__4__PORT EQU 6
Camera_D__4__PRT EQU CYREG_PRT6_PRT
Camera_D__4__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Camera_D__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Camera_D__4__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Camera_D__4__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Camera_D__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Camera_D__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Camera_D__4__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Camera_D__4__PS EQU CYREG_PRT6_PS
Camera_D__4__SHIFT EQU 0
Camera_D__4__SLW EQU CYREG_PRT6_SLW
Camera_D__5__AG EQU CYREG_PRT6_AG
Camera_D__5__AMUX EQU CYREG_PRT6_AMUX
Camera_D__5__BIE EQU CYREG_PRT6_BIE
Camera_D__5__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Camera_D__5__BYP EQU CYREG_PRT6_BYP
Camera_D__5__CTL EQU CYREG_PRT6_CTL
Camera_D__5__DM0 EQU CYREG_PRT6_DM0
Camera_D__5__DM1 EQU CYREG_PRT6_DM1
Camera_D__5__DM2 EQU CYREG_PRT6_DM2
Camera_D__5__DR EQU CYREG_PRT6_DR
Camera_D__5__INP_DIS EQU CYREG_PRT6_INP_DIS
Camera_D__5__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Camera_D__5__LCD_EN EQU CYREG_PRT6_LCD_EN
Camera_D__5__MASK EQU 0x04
Camera_D__5__PC EQU CYREG_PRT6_PC2
Camera_D__5__PORT EQU 6
Camera_D__5__PRT EQU CYREG_PRT6_PRT
Camera_D__5__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Camera_D__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Camera_D__5__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Camera_D__5__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Camera_D__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Camera_D__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Camera_D__5__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Camera_D__5__PS EQU CYREG_PRT6_PS
Camera_D__5__SHIFT EQU 2
Camera_D__5__SLW EQU CYREG_PRT6_SLW
Camera_D__6__AG EQU CYREG_PRT6_AG
Camera_D__6__AMUX EQU CYREG_PRT6_AMUX
Camera_D__6__BIE EQU CYREG_PRT6_BIE
Camera_D__6__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Camera_D__6__BYP EQU CYREG_PRT6_BYP
Camera_D__6__CTL EQU CYREG_PRT6_CTL
Camera_D__6__DM0 EQU CYREG_PRT6_DM0
Camera_D__6__DM1 EQU CYREG_PRT6_DM1
Camera_D__6__DM2 EQU CYREG_PRT6_DM2
Camera_D__6__DR EQU CYREG_PRT6_DR
Camera_D__6__INP_DIS EQU CYREG_PRT6_INP_DIS
Camera_D__6__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Camera_D__6__LCD_EN EQU CYREG_PRT6_LCD_EN
Camera_D__6__MASK EQU 0x08
Camera_D__6__PC EQU CYREG_PRT6_PC3
Camera_D__6__PORT EQU 6
Camera_D__6__PRT EQU CYREG_PRT6_PRT
Camera_D__6__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Camera_D__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Camera_D__6__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Camera_D__6__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Camera_D__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Camera_D__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Camera_D__6__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Camera_D__6__PS EQU CYREG_PRT6_PS
Camera_D__6__SHIFT EQU 3
Camera_D__6__SLW EQU CYREG_PRT6_SLW
Camera_D__7__AG EQU CYREG_PRT15_AG
Camera_D__7__AMUX EQU CYREG_PRT15_AMUX
Camera_D__7__BIE EQU CYREG_PRT15_BIE
Camera_D__7__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Camera_D__7__BYP EQU CYREG_PRT15_BYP
Camera_D__7__CTL EQU CYREG_PRT15_CTL
Camera_D__7__DM0 EQU CYREG_PRT15_DM0
Camera_D__7__DM1 EQU CYREG_PRT15_DM1
Camera_D__7__DM2 EQU CYREG_PRT15_DM2
Camera_D__7__DR EQU CYREG_PRT15_DR
Camera_D__7__INP_DIS EQU CYREG_PRT15_INP_DIS
Camera_D__7__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Camera_D__7__LCD_EN EQU CYREG_PRT15_LCD_EN
Camera_D__7__MASK EQU 0x20
Camera_D__7__PC EQU CYREG_IO_PC_PRT15_PC5
Camera_D__7__PORT EQU 15
Camera_D__7__PRT EQU CYREG_PRT15_PRT
Camera_D__7__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Camera_D__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Camera_D__7__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Camera_D__7__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Camera_D__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Camera_D__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Camera_D__7__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Camera_D__7__PS EQU CYREG_PRT15_PS
Camera_D__7__SHIFT EQU 5
Camera_D__7__SLW EQU CYREG_PRT15_SLW

/* Camera_DMA */
Camera_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
Camera_DMA__DRQ_NUMBER EQU 0
Camera_DMA__NUMBEROF_TDS EQU 0
Camera_DMA__PRIORITY EQU 2
Camera_DMA__TERMIN_EN EQU 0
Camera_DMA__TERMIN_SEL EQU 0
Camera_DMA__TERMOUT0_EN EQU 0
Camera_DMA__TERMOUT0_SEL EQU 0
Camera_DMA__TERMOUT1_EN EQU 0
Camera_DMA__TERMOUT1_SEL EQU 0

/* Camera_FIFO */
Camera_FIFO_dp__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
Camera_FIFO_dp__A0_REG EQU CYREG_B0_UDB15_A0
Camera_FIFO_dp__A1_REG EQU CYREG_B0_UDB15_A1
Camera_FIFO_dp__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
Camera_FIFO_dp__D0_REG EQU CYREG_B0_UDB15_D0
Camera_FIFO_dp__D1_REG EQU CYREG_B0_UDB15_D1
Camera_FIFO_dp__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Camera_FIFO_dp__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
Camera_FIFO_dp__F0_REG EQU CYREG_B0_UDB15_F0
Camera_FIFO_dp__F1_REG EQU CYREG_B0_UDB15_F1
Camera_FIFO_dp_PI__MASK_REG EQU CYREG_B0_UDB15_MSK
Camera_FIFO_dp_PI__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
Camera_FIFO_dp_PI__STATUS_REG EQU CYREG_B0_UDB15_ST

/* Camera_HREF */
Camera_HREF__0__MASK EQU 0x01
Camera_HREF__0__PC EQU CYREG_PRT2_PC0
Camera_HREF__0__PORT EQU 2
Camera_HREF__0__SHIFT EQU 0
Camera_HREF__AG EQU CYREG_PRT2_AG
Camera_HREF__AMUX EQU CYREG_PRT2_AMUX
Camera_HREF__BIE EQU CYREG_PRT2_BIE
Camera_HREF__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Camera_HREF__BYP EQU CYREG_PRT2_BYP
Camera_HREF__CTL EQU CYREG_PRT2_CTL
Camera_HREF__DM0 EQU CYREG_PRT2_DM0
Camera_HREF__DM1 EQU CYREG_PRT2_DM1
Camera_HREF__DM2 EQU CYREG_PRT2_DM2
Camera_HREF__DR EQU CYREG_PRT2_DR
Camera_HREF__INP_DIS EQU CYREG_PRT2_INP_DIS
Camera_HREF__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Camera_HREF__LCD_EN EQU CYREG_PRT2_LCD_EN
Camera_HREF__MASK EQU 0x01
Camera_HREF__PORT EQU 2
Camera_HREF__PRT EQU CYREG_PRT2_PRT
Camera_HREF__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Camera_HREF__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Camera_HREF__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Camera_HREF__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Camera_HREF__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Camera_HREF__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Camera_HREF__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Camera_HREF__PS EQU CYREG_PRT2_PS
Camera_HREF__SHIFT EQU 0
Camera_HREF__SLW EQU CYREG_PRT2_SLW

/* Camera_I2C_I2C_FF */
Camera_I2C_I2C_FF__ADR EQU CYREG_I2C_ADR
Camera_I2C_I2C_FF__CFG EQU CYREG_I2C_CFG
Camera_I2C_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
Camera_I2C_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
Camera_I2C_I2C_FF__CSR EQU CYREG_I2C_CSR
Camera_I2C_I2C_FF__D EQU CYREG_I2C_D
Camera_I2C_I2C_FF__MCSR EQU CYREG_I2C_MCSR
Camera_I2C_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
Camera_I2C_I2C_FF__PM_ACT_MSK EQU 0x04
Camera_I2C_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
Camera_I2C_I2C_FF__PM_STBY_MSK EQU 0x04
Camera_I2C_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
Camera_I2C_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
Camera_I2C_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
Camera_I2C_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
Camera_I2C_I2C_FF__XCFG EQU CYREG_I2C_XCFG

/* Camera_I2C_I2C_IRQ */
Camera_I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Camera_I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Camera_I2C_I2C_IRQ__INTC_MASK EQU 0x8000
Camera_I2C_I2C_IRQ__INTC_NUMBER EQU 15
Camera_I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
Camera_I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
Camera_I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Camera_I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Camera_PCLK */
Camera_PCLK__0__MASK EQU 0x02
Camera_PCLK__0__PC EQU CYREG_PRT6_PC1
Camera_PCLK__0__PORT EQU 6
Camera_PCLK__0__SHIFT EQU 1
Camera_PCLK__AG EQU CYREG_PRT6_AG
Camera_PCLK__AMUX EQU CYREG_PRT6_AMUX
Camera_PCLK__BIE EQU CYREG_PRT6_BIE
Camera_PCLK__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Camera_PCLK__BYP EQU CYREG_PRT6_BYP
Camera_PCLK__CTL EQU CYREG_PRT6_CTL
Camera_PCLK__DM0 EQU CYREG_PRT6_DM0
Camera_PCLK__DM1 EQU CYREG_PRT6_DM1
Camera_PCLK__DM2 EQU CYREG_PRT6_DM2
Camera_PCLK__DR EQU CYREG_PRT6_DR
Camera_PCLK__INP_DIS EQU CYREG_PRT6_INP_DIS
Camera_PCLK__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Camera_PCLK__LCD_EN EQU CYREG_PRT6_LCD_EN
Camera_PCLK__MASK EQU 0x02
Camera_PCLK__PORT EQU 6
Camera_PCLK__PRT EQU CYREG_PRT6_PRT
Camera_PCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Camera_PCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Camera_PCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Camera_PCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Camera_PCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Camera_PCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Camera_PCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Camera_PCLK__PS EQU CYREG_PRT6_PS
Camera_PCLK__SHIFT EQU 1
Camera_PCLK__SLW EQU CYREG_PRT6_SLW

/* Camera_SIOC */
Camera_SIOC__0__MASK EQU 0x10
Camera_SIOC__0__PC EQU CYREG_PRT2_PC4
Camera_SIOC__0__PORT EQU 2
Camera_SIOC__0__SHIFT EQU 4
Camera_SIOC__AG EQU CYREG_PRT2_AG
Camera_SIOC__AMUX EQU CYREG_PRT2_AMUX
Camera_SIOC__BIE EQU CYREG_PRT2_BIE
Camera_SIOC__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Camera_SIOC__BYP EQU CYREG_PRT2_BYP
Camera_SIOC__CTL EQU CYREG_PRT2_CTL
Camera_SIOC__DM0 EQU CYREG_PRT2_DM0
Camera_SIOC__DM1 EQU CYREG_PRT2_DM1
Camera_SIOC__DM2 EQU CYREG_PRT2_DM2
Camera_SIOC__DR EQU CYREG_PRT2_DR
Camera_SIOC__INP_DIS EQU CYREG_PRT2_INP_DIS
Camera_SIOC__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Camera_SIOC__LCD_EN EQU CYREG_PRT2_LCD_EN
Camera_SIOC__MASK EQU 0x10
Camera_SIOC__PORT EQU 2
Camera_SIOC__PRT EQU CYREG_PRT2_PRT
Camera_SIOC__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Camera_SIOC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Camera_SIOC__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Camera_SIOC__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Camera_SIOC__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Camera_SIOC__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Camera_SIOC__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Camera_SIOC__PS EQU CYREG_PRT2_PS
Camera_SIOC__SHIFT EQU 4
Camera_SIOC__SLW EQU CYREG_PRT2_SLW

/* Camera_SIOD */
Camera_SIOD__0__MASK EQU 0x20
Camera_SIOD__0__PC EQU CYREG_PRT2_PC5
Camera_SIOD__0__PORT EQU 2
Camera_SIOD__0__SHIFT EQU 5
Camera_SIOD__AG EQU CYREG_PRT2_AG
Camera_SIOD__AMUX EQU CYREG_PRT2_AMUX
Camera_SIOD__BIE EQU CYREG_PRT2_BIE
Camera_SIOD__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Camera_SIOD__BYP EQU CYREG_PRT2_BYP
Camera_SIOD__CTL EQU CYREG_PRT2_CTL
Camera_SIOD__DM0 EQU CYREG_PRT2_DM0
Camera_SIOD__DM1 EQU CYREG_PRT2_DM1
Camera_SIOD__DM2 EQU CYREG_PRT2_DM2
Camera_SIOD__DR EQU CYREG_PRT2_DR
Camera_SIOD__INP_DIS EQU CYREG_PRT2_INP_DIS
Camera_SIOD__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Camera_SIOD__LCD_EN EQU CYREG_PRT2_LCD_EN
Camera_SIOD__MASK EQU 0x20
Camera_SIOD__PORT EQU 2
Camera_SIOD__PRT EQU CYREG_PRT2_PRT
Camera_SIOD__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Camera_SIOD__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Camera_SIOD__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Camera_SIOD__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Camera_SIOD__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Camera_SIOD__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Camera_SIOD__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Camera_SIOD__PS EQU CYREG_PRT2_PS
Camera_SIOD__SHIFT EQU 5
Camera_SIOD__SLW EQU CYREG_PRT2_SLW

/* Camera_VSYNC */
Camera_VSYNC__0__MASK EQU 0x04
Camera_VSYNC__0__PC EQU CYREG_PRT2_PC2
Camera_VSYNC__0__PORT EQU 2
Camera_VSYNC__0__SHIFT EQU 2
Camera_VSYNC__AG EQU CYREG_PRT2_AG
Camera_VSYNC__AMUX EQU CYREG_PRT2_AMUX
Camera_VSYNC__BIE EQU CYREG_PRT2_BIE
Camera_VSYNC__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Camera_VSYNC__BYP EQU CYREG_PRT2_BYP
Camera_VSYNC__CTL EQU CYREG_PRT2_CTL
Camera_VSYNC__DM0 EQU CYREG_PRT2_DM0
Camera_VSYNC__DM1 EQU CYREG_PRT2_DM1
Camera_VSYNC__DM2 EQU CYREG_PRT2_DM2
Camera_VSYNC__DR EQU CYREG_PRT2_DR
Camera_VSYNC__INP_DIS EQU CYREG_PRT2_INP_DIS
Camera_VSYNC__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Camera_VSYNC__LCD_EN EQU CYREG_PRT2_LCD_EN
Camera_VSYNC__MASK EQU 0x04
Camera_VSYNC__PORT EQU 2
Camera_VSYNC__PRT EQU CYREG_PRT2_PRT
Camera_VSYNC__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Camera_VSYNC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Camera_VSYNC__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Camera_VSYNC__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Camera_VSYNC__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Camera_VSYNC__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Camera_VSYNC__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Camera_VSYNC__PS EQU CYREG_PRT2_PS
Camera_VSYNC__SHIFT EQU 2
Camera_VSYNC__SLW EQU CYREG_PRT2_SLW

/* Camera_XCLK */
Camera_XCLK__0__MASK EQU 0x10
Camera_XCLK__0__PC EQU CYREG_IO_PC_PRT15_PC4
Camera_XCLK__0__PORT EQU 15
Camera_XCLK__0__SHIFT EQU 4
Camera_XCLK__AG EQU CYREG_PRT15_AG
Camera_XCLK__AMUX EQU CYREG_PRT15_AMUX
Camera_XCLK__BIE EQU CYREG_PRT15_BIE
Camera_XCLK__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Camera_XCLK__BYP EQU CYREG_PRT15_BYP
Camera_XCLK__CTL EQU CYREG_PRT15_CTL
Camera_XCLK__DM0 EQU CYREG_PRT15_DM0
Camera_XCLK__DM1 EQU CYREG_PRT15_DM1
Camera_XCLK__DM2 EQU CYREG_PRT15_DM2
Camera_XCLK__DR EQU CYREG_PRT15_DR
Camera_XCLK__INP_DIS EQU CYREG_PRT15_INP_DIS
Camera_XCLK__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Camera_XCLK__LCD_EN EQU CYREG_PRT15_LCD_EN
Camera_XCLK__MASK EQU 0x10
Camera_XCLK__PORT EQU 15
Camera_XCLK__PRT EQU CYREG_PRT15_PRT
Camera_XCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Camera_XCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Camera_XCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Camera_XCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Camera_XCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Camera_XCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Camera_XCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Camera_XCLK__PS EQU CYREG_PRT15_PS
Camera_XCLK__SHIFT EQU 4
Camera_XCLK__SLW EQU CYREG_PRT15_SLW

/* CsBtns_Button */
CsBtns_Button__0__AG EQU CYREG_PRT5_AG
CsBtns_Button__0__AMUX EQU CYREG_PRT5_AMUX
CsBtns_Button__0__BIE EQU CYREG_PRT5_BIE
CsBtns_Button__0__BIT_MASK EQU CYREG_PRT5_BIT_MASK
CsBtns_Button__0__BYP EQU CYREG_PRT5_BYP
CsBtns_Button__0__CTL EQU CYREG_PRT5_CTL
CsBtns_Button__0__DM0 EQU CYREG_PRT5_DM0
CsBtns_Button__0__DM1 EQU CYREG_PRT5_DM1
CsBtns_Button__0__DM2 EQU CYREG_PRT5_DM2
CsBtns_Button__0__DR EQU CYREG_PRT5_DR
CsBtns_Button__0__INP_DIS EQU CYREG_PRT5_INP_DIS
CsBtns_Button__0__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
CsBtns_Button__0__LCD_EN EQU CYREG_PRT5_LCD_EN
CsBtns_Button__0__MASK EQU 0x80
CsBtns_Button__0__PC EQU CYREG_PRT5_PC7
CsBtns_Button__0__PORT EQU 5
CsBtns_Button__0__PRT EQU CYREG_PRT5_PRT
CsBtns_Button__0__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
CsBtns_Button__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
CsBtns_Button__0__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
CsBtns_Button__0__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
CsBtns_Button__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
CsBtns_Button__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
CsBtns_Button__0__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
CsBtns_Button__0__PS EQU CYREG_PRT5_PS
CsBtns_Button__0__SHIFT EQU 7
CsBtns_Button__0__SLW EQU CYREG_PRT5_SLW
CsBtns_Button__1__AG EQU CYREG_PRT6_AG
CsBtns_Button__1__AMUX EQU CYREG_PRT6_AMUX
CsBtns_Button__1__BIE EQU CYREG_PRT6_BIE
CsBtns_Button__1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
CsBtns_Button__1__BYP EQU CYREG_PRT6_BYP
CsBtns_Button__1__CTL EQU CYREG_PRT6_CTL
CsBtns_Button__1__DM0 EQU CYREG_PRT6_DM0
CsBtns_Button__1__DM1 EQU CYREG_PRT6_DM1
CsBtns_Button__1__DM2 EQU CYREG_PRT6_DM2
CsBtns_Button__1__DR EQU CYREG_PRT6_DR
CsBtns_Button__1__INP_DIS EQU CYREG_PRT6_INP_DIS
CsBtns_Button__1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
CsBtns_Button__1__LCD_EN EQU CYREG_PRT6_LCD_EN
CsBtns_Button__1__MASK EQU 0x10
CsBtns_Button__1__PC EQU CYREG_PRT6_PC4
CsBtns_Button__1__PORT EQU 6
CsBtns_Button__1__PRT EQU CYREG_PRT6_PRT
CsBtns_Button__1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
CsBtns_Button__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
CsBtns_Button__1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
CsBtns_Button__1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
CsBtns_Button__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
CsBtns_Button__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
CsBtns_Button__1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
CsBtns_Button__1__PS EQU CYREG_PRT6_PS
CsBtns_Button__1__SHIFT EQU 4
CsBtns_Button__1__SLW EQU CYREG_PRT6_SLW

/* CsBtns_PWM_PWMHW */
CsBtns_PWM_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
CsBtns_PWM_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
CsBtns_PWM_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
CsBtns_PWM_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
CsBtns_PWM_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
CsBtns_PWM_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
CsBtns_PWM_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
CsBtns_PWM_PWMHW__PER0 EQU CYREG_TMR0_PER0
CsBtns_PWM_PWMHW__PER1 EQU CYREG_TMR0_PER1
CsBtns_PWM_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
CsBtns_PWM_PWMHW__PM_ACT_MSK EQU 0x01
CsBtns_PWM_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
CsBtns_PWM_PWMHW__PM_STBY_MSK EQU 0x01
CsBtns_PWM_PWMHW__RT0 EQU CYREG_TMR0_RT0
CsBtns_PWM_PWMHW__RT1 EQU CYREG_TMR0_RT1
CsBtns_PWM_PWMHW__SR0 EQU CYREG_TMR0_SR0

/* LcdDB4 */
LcdDB4__0__MASK EQU 0x01
LcdDB4__0__PC EQU CYREG_PRT4_PC0
LcdDB4__0__PORT EQU 4
LcdDB4__0__SHIFT EQU 0
LcdDB4__AG EQU CYREG_PRT4_AG
LcdDB4__AMUX EQU CYREG_PRT4_AMUX
LcdDB4__BIE EQU CYREG_PRT4_BIE
LcdDB4__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LcdDB4__BYP EQU CYREG_PRT4_BYP
LcdDB4__CTL EQU CYREG_PRT4_CTL
LcdDB4__DM0 EQU CYREG_PRT4_DM0
LcdDB4__DM1 EQU CYREG_PRT4_DM1
LcdDB4__DM2 EQU CYREG_PRT4_DM2
LcdDB4__DR EQU CYREG_PRT4_DR
LcdDB4__INP_DIS EQU CYREG_PRT4_INP_DIS
LcdDB4__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LcdDB4__LCD_EN EQU CYREG_PRT4_LCD_EN
LcdDB4__MASK EQU 0x01
LcdDB4__PORT EQU 4
LcdDB4__PRT EQU CYREG_PRT4_PRT
LcdDB4__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LcdDB4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LcdDB4__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LcdDB4__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LcdDB4__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LcdDB4__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LcdDB4__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LcdDB4__PS EQU CYREG_PRT4_PS
LcdDB4__SHIFT EQU 0
LcdDB4__SLW EQU CYREG_PRT4_SLW

/* LcdDB5 */
LcdDB5__0__MASK EQU 0x02
LcdDB5__0__PC EQU CYREG_PRT4_PC1
LcdDB5__0__PORT EQU 4
LcdDB5__0__SHIFT EQU 1
LcdDB5__AG EQU CYREG_PRT4_AG
LcdDB5__AMUX EQU CYREG_PRT4_AMUX
LcdDB5__BIE EQU CYREG_PRT4_BIE
LcdDB5__BIT_MASK EQU CYREG_PRT4_BIT_MASK
LcdDB5__BYP EQU CYREG_PRT4_BYP
LcdDB5__CTL EQU CYREG_PRT4_CTL
LcdDB5__DM0 EQU CYREG_PRT4_DM0
LcdDB5__DM1 EQU CYREG_PRT4_DM1
LcdDB5__DM2 EQU CYREG_PRT4_DM2
LcdDB5__DR EQU CYREG_PRT4_DR
LcdDB5__INP_DIS EQU CYREG_PRT4_INP_DIS
LcdDB5__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
LcdDB5__LCD_EN EQU CYREG_PRT4_LCD_EN
LcdDB5__MASK EQU 0x02
LcdDB5__PORT EQU 4
LcdDB5__PRT EQU CYREG_PRT4_PRT
LcdDB5__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
LcdDB5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
LcdDB5__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
LcdDB5__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
LcdDB5__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
LcdDB5__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
LcdDB5__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
LcdDB5__PS EQU CYREG_PRT4_PS
LcdDB5__SHIFT EQU 1
LcdDB5__SLW EQU CYREG_PRT4_SLW

/* LcdDB6 */
LcdDB6__0__MASK EQU 0x40
LcdDB6__0__PC EQU CYREG_PRT0_PC6
LcdDB6__0__PORT EQU 0
LcdDB6__0__SHIFT EQU 6
LcdDB6__AG EQU CYREG_PRT0_AG
LcdDB6__AMUX EQU CYREG_PRT0_AMUX
LcdDB6__BIE EQU CYREG_PRT0_BIE
LcdDB6__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LcdDB6__BYP EQU CYREG_PRT0_BYP
LcdDB6__CTL EQU CYREG_PRT0_CTL
LcdDB6__DM0 EQU CYREG_PRT0_DM0
LcdDB6__DM1 EQU CYREG_PRT0_DM1
LcdDB6__DM2 EQU CYREG_PRT0_DM2
LcdDB6__DR EQU CYREG_PRT0_DR
LcdDB6__INP_DIS EQU CYREG_PRT0_INP_DIS
LcdDB6__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LcdDB6__LCD_EN EQU CYREG_PRT0_LCD_EN
LcdDB6__MASK EQU 0x40
LcdDB6__PORT EQU 0
LcdDB6__PRT EQU CYREG_PRT0_PRT
LcdDB6__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LcdDB6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LcdDB6__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LcdDB6__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LcdDB6__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LcdDB6__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LcdDB6__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LcdDB6__PS EQU CYREG_PRT0_PS
LcdDB6__SHIFT EQU 6
LcdDB6__SLW EQU CYREG_PRT0_SLW

/* LcdDB7 */
LcdDB7__0__MASK EQU 0x80
LcdDB7__0__PC EQU CYREG_PRT0_PC7
LcdDB7__0__PORT EQU 0
LcdDB7__0__SHIFT EQU 7
LcdDB7__AG EQU CYREG_PRT0_AG
LcdDB7__AMUX EQU CYREG_PRT0_AMUX
LcdDB7__BIE EQU CYREG_PRT0_BIE
LcdDB7__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LcdDB7__BYP EQU CYREG_PRT0_BYP
LcdDB7__CTL EQU CYREG_PRT0_CTL
LcdDB7__DM0 EQU CYREG_PRT0_DM0
LcdDB7__DM1 EQU CYREG_PRT0_DM1
LcdDB7__DM2 EQU CYREG_PRT0_DM2
LcdDB7__DR EQU CYREG_PRT0_DR
LcdDB7__INP_DIS EQU CYREG_PRT0_INP_DIS
LcdDB7__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LcdDB7__LCD_EN EQU CYREG_PRT0_LCD_EN
LcdDB7__MASK EQU 0x80
LcdDB7__PORT EQU 0
LcdDB7__PRT EQU CYREG_PRT0_PRT
LcdDB7__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LcdDB7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LcdDB7__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LcdDB7__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LcdDB7__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LcdDB7__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LcdDB7__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LcdDB7__PS EQU CYREG_PRT0_PS
LcdDB7__SHIFT EQU 7
LcdDB7__SLW EQU CYREG_PRT0_SLW

/* LedRed */
LedRed__0__MASK EQU 0x80
LedRed__0__PC EQU CYREG_PRT12_PC7
LedRed__0__PORT EQU 12
LedRed__0__SHIFT EQU 7
LedRed__AG EQU CYREG_PRT12_AG
LedRed__BIE EQU CYREG_PRT12_BIE
LedRed__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LedRed__BYP EQU CYREG_PRT12_BYP
LedRed__DM0 EQU CYREG_PRT12_DM0
LedRed__DM1 EQU CYREG_PRT12_DM1
LedRed__DM2 EQU CYREG_PRT12_DM2
LedRed__DR EQU CYREG_PRT12_DR
LedRed__INP_DIS EQU CYREG_PRT12_INP_DIS
LedRed__MASK EQU 0x80
LedRed__PORT EQU 12
LedRed__PRT EQU CYREG_PRT12_PRT
LedRed__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LedRed__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LedRed__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LedRed__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LedRed__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LedRed__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LedRed__PS EQU CYREG_PRT12_PS
LedRed__SHIFT EQU 7
LedRed__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LedRed__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LedRed__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LedRed__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LedRed__SLW EQU CYREG_PRT12_SLW

/* UsEcho */
UsEcho__0__MASK EQU 0x01
UsEcho__0__PC EQU CYREG_PRT12_PC0
UsEcho__0__PORT EQU 12
UsEcho__0__SHIFT EQU 0
UsEcho__AG EQU CYREG_PRT12_AG
UsEcho__BIE EQU CYREG_PRT12_BIE
UsEcho__BIT_MASK EQU CYREG_PRT12_BIT_MASK
UsEcho__BYP EQU CYREG_PRT12_BYP
UsEcho__DM0 EQU CYREG_PRT12_DM0
UsEcho__DM1 EQU CYREG_PRT12_DM1
UsEcho__DM2 EQU CYREG_PRT12_DM2
UsEcho__DR EQU CYREG_PRT12_DR
UsEcho__INP_DIS EQU CYREG_PRT12_INP_DIS
UsEcho__MASK EQU 0x01
UsEcho__PORT EQU 12
UsEcho__PRT EQU CYREG_PRT12_PRT
UsEcho__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
UsEcho__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
UsEcho__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
UsEcho__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
UsEcho__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
UsEcho__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
UsEcho__PS EQU CYREG_PRT12_PS
UsEcho__SHIFT EQU 0
UsEcho__SIO_CFG EQU CYREG_PRT12_SIO_CFG
UsEcho__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
UsEcho__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
UsEcho__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
UsEcho__SLW EQU CYREG_PRT12_SLW

/* UsTrig */
UsTrig__0__MASK EQU 0x02
UsTrig__0__PC EQU CYREG_PRT12_PC1
UsTrig__0__PORT EQU 12
UsTrig__0__SHIFT EQU 1
UsTrig__AG EQU CYREG_PRT12_AG
UsTrig__BIE EQU CYREG_PRT12_BIE
UsTrig__BIT_MASK EQU CYREG_PRT12_BIT_MASK
UsTrig__BYP EQU CYREG_PRT12_BYP
UsTrig__DM0 EQU CYREG_PRT12_DM0
UsTrig__DM1 EQU CYREG_PRT12_DM1
UsTrig__DM2 EQU CYREG_PRT12_DM2
UsTrig__DR EQU CYREG_PRT12_DR
UsTrig__INP_DIS EQU CYREG_PRT12_INP_DIS
UsTrig__MASK EQU 0x02
UsTrig__PORT EQU 12
UsTrig__PRT EQU CYREG_PRT12_PRT
UsTrig__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
UsTrig__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
UsTrig__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
UsTrig__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
UsTrig__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
UsTrig__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
UsTrig__PS EQU CYREG_PRT12_PS
UsTrig__SHIFT EQU 1
UsTrig__SIO_CFG EQU CYREG_PRT12_SIO_CFG
UsTrig__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
UsTrig__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
UsTrig__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
UsTrig__SLW EQU CYREG_PRT12_SLW

/* LedBlue */
LedBlue__0__MASK EQU 0x20
LedBlue__0__PC EQU CYREG_PRT5_PC5
LedBlue__0__PORT EQU 5
LedBlue__0__SHIFT EQU 5
LedBlue__AG EQU CYREG_PRT5_AG
LedBlue__AMUX EQU CYREG_PRT5_AMUX
LedBlue__BIE EQU CYREG_PRT5_BIE
LedBlue__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LedBlue__BYP EQU CYREG_PRT5_BYP
LedBlue__CTL EQU CYREG_PRT5_CTL
LedBlue__DM0 EQU CYREG_PRT5_DM0
LedBlue__DM1 EQU CYREG_PRT5_DM1
LedBlue__DM2 EQU CYREG_PRT5_DM2
LedBlue__DR EQU CYREG_PRT5_DR
LedBlue__INP_DIS EQU CYREG_PRT5_INP_DIS
LedBlue__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LedBlue__LCD_EN EQU CYREG_PRT5_LCD_EN
LedBlue__MASK EQU 0x20
LedBlue__PORT EQU 5
LedBlue__PRT EQU CYREG_PRT5_PRT
LedBlue__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LedBlue__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LedBlue__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LedBlue__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LedBlue__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LedBlue__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LedBlue__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LedBlue__PS EQU CYREG_PRT5_PS
LedBlue__SHIFT EQU 5
LedBlue__SLW EQU CYREG_PRT5_SLW

/* UsTimer_TimerUDB */
UsTimer_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
UsTimer_TimerUDB_rstSts_stsreg__0__POS EQU 0
UsTimer_TimerUDB_rstSts_stsreg__1__MASK EQU 0x02
UsTimer_TimerUDB_rstSts_stsreg__1__POS EQU 1
UsTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UsTimer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
UsTimer_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
UsTimer_TimerUDB_rstSts_stsreg__2__POS EQU 2
UsTimer_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
UsTimer_TimerUDB_rstSts_stsreg__3__POS EQU 3
UsTimer_TimerUDB_rstSts_stsreg__MASK EQU 0x0F
UsTimer_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB06_MSK
UsTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UsTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UsTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UsTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
UsTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
UsTimer_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB06_ST
UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK EQU 0x01
UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS EQU 0
UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK EQU 0x02
UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS EQU 1
UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK EQU 0x10
UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS EQU 4
UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x93
UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UsTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
UsTimer_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UsTimer_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UsTimer_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UsTimer_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UsTimer_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UsTimer_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UsTimer_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UsTimer_TimerUDB_sT24_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UsTimer_TimerUDB_sT24_timerdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
UsTimer_TimerUDB_sT24_timerdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
UsTimer_TimerUDB_sT24_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UsTimer_TimerUDB_sT24_timerdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
UsTimer_TimerUDB_sT24_timerdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
UsTimer_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UsTimer_TimerUDB_sT24_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UsTimer_TimerUDB_sT24_timerdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
UsTimer_TimerUDB_sT24_timerdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
UsTimer_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
UsTimer_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
UsTimer_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
UsTimer_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
UsTimer_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UsTimer_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
UsTimer_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
UsTimer_TimerUDB_sT24_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
UsTimer_TimerUDB_sT24_timerdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
UsTimer_TimerUDB_sT24_timerdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
UsTimer_TimerUDB_sT24_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
UsTimer_TimerUDB_sT24_timerdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
UsTimer_TimerUDB_sT24_timerdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
UsTimer_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UsTimer_TimerUDB_sT24_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
UsTimer_TimerUDB_sT24_timerdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
UsTimer_TimerUDB_sT24_timerdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
UsTimer_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UsTimer_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UsTimer_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
UsTimer_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
UsTimer_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
UsTimer_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
UsTimer_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UsTimer_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
UsTimer_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
UsTimer_TimerUDB_sT24_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
UsTimer_TimerUDB_sT24_timerdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
UsTimer_TimerUDB_sT24_timerdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
UsTimer_TimerUDB_sT24_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
UsTimer_TimerUDB_sT24_timerdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
UsTimer_TimerUDB_sT24_timerdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
UsTimer_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UsTimer_TimerUDB_sT24_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
UsTimer_TimerUDB_sT24_timerdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
UsTimer_TimerUDB_sT24_timerdp_u2__F1_REG EQU CYREG_B1_UDB06_F1
UsTimer_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
UsTimer_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL

/* LedGreen */
LedGreen__0__MASK EQU 0x10
LedGreen__0__PC EQU CYREG_PRT5_PC4
LedGreen__0__PORT EQU 5
LedGreen__0__SHIFT EQU 4
LedGreen__AG EQU CYREG_PRT5_AG
LedGreen__AMUX EQU CYREG_PRT5_AMUX
LedGreen__BIE EQU CYREG_PRT5_BIE
LedGreen__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LedGreen__BYP EQU CYREG_PRT5_BYP
LedGreen__CTL EQU CYREG_PRT5_CTL
LedGreen__DM0 EQU CYREG_PRT5_DM0
LedGreen__DM1 EQU CYREG_PRT5_DM1
LedGreen__DM2 EQU CYREG_PRT5_DM2
LedGreen__DR EQU CYREG_PRT5_DR
LedGreen__INP_DIS EQU CYREG_PRT5_INP_DIS
LedGreen__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LedGreen__LCD_EN EQU CYREG_PRT5_LCD_EN
LedGreen__MASK EQU 0x10
LedGreen__PORT EQU 5
LedGreen__PRT EQU CYREG_PRT5_PRT
LedGreen__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LedGreen__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LedGreen__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LedGreen__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LedGreen__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LedGreen__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LedGreen__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LedGreen__PS EQU CYREG_PRT5_PS
LedGreen__SHIFT EQU 4
LedGreen__SLW EQU CYREG_PRT5_SLW

/* UsOutput */
UsOutput__0__MASK EQU 0x01
UsOutput__0__PC EQU CYREG_PRT5_PC0
UsOutput__0__PORT EQU 5
UsOutput__0__SHIFT EQU 0
UsOutput__AG EQU CYREG_PRT5_AG
UsOutput__AMUX EQU CYREG_PRT5_AMUX
UsOutput__BIE EQU CYREG_PRT5_BIE
UsOutput__BIT_MASK EQU CYREG_PRT5_BIT_MASK
UsOutput__BYP EQU CYREG_PRT5_BYP
UsOutput__CTL EQU CYREG_PRT5_CTL
UsOutput__DM0 EQU CYREG_PRT5_DM0
UsOutput__DM1 EQU CYREG_PRT5_DM1
UsOutput__DM2 EQU CYREG_PRT5_DM2
UsOutput__DR EQU CYREG_PRT5_DR
UsOutput__INP_DIS EQU CYREG_PRT5_INP_DIS
UsOutput__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
UsOutput__LCD_EN EQU CYREG_PRT5_LCD_EN
UsOutput__MASK EQU 0x01
UsOutput__PORT EQU 5
UsOutput__PRT EQU CYREG_PRT5_PRT
UsOutput__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
UsOutput__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
UsOutput__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
UsOutput__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
UsOutput__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
UsOutput__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
UsOutput__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
UsOutput__PS EQU CYREG_PRT5_PS
UsOutput__SHIFT EQU 0
UsOutput__SLW EQU CYREG_PRT5_SLW

/* LedYellow */
LedYellow__0__MASK EQU 0x40
LedYellow__0__PC EQU CYREG_PRT5_PC6
LedYellow__0__PORT EQU 5
LedYellow__0__SHIFT EQU 6
LedYellow__AG EQU CYREG_PRT5_AG
LedYellow__AMUX EQU CYREG_PRT5_AMUX
LedYellow__BIE EQU CYREG_PRT5_BIE
LedYellow__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LedYellow__BYP EQU CYREG_PRT5_BYP
LedYellow__CTL EQU CYREG_PRT5_CTL
LedYellow__DM0 EQU CYREG_PRT5_DM0
LedYellow__DM1 EQU CYREG_PRT5_DM1
LedYellow__DM2 EQU CYREG_PRT5_DM2
LedYellow__DR EQU CYREG_PRT5_DR
LedYellow__INP_DIS EQU CYREG_PRT5_INP_DIS
LedYellow__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LedYellow__LCD_EN EQU CYREG_PRT5_LCD_EN
LedYellow__MASK EQU 0x40
LedYellow__PORT EQU 5
LedYellow__PRT EQU CYREG_PRT5_PRT
LedYellow__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LedYellow__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LedYellow__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LedYellow__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LedYellow__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LedYellow__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LedYellow__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LedYellow__PS EQU CYREG_PRT5_PS
LedYellow__SHIFT EQU 6
LedYellow__SLW EQU CYREG_PRT5_SLW

/* ClockUsPWM */
ClockUsPWM__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
ClockUsPWM__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
ClockUsPWM__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
ClockUsPWM__CFG2_SRC_SEL_MASK EQU 0x07
ClockUsPWM__INDEX EQU 0x02
ClockUsPWM__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ClockUsPWM__PM_ACT_MSK EQU 0x04
ClockUsPWM__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ClockUsPWM__PM_STBY_MSK EQU 0x04

/* IsrUsTimer */
IsrUsTimer__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
IsrUsTimer__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
IsrUsTimer__INTC_MASK EQU 0x04
IsrUsTimer__INTC_NUMBER EQU 2
IsrUsTimer__INTC_PRIOR_NUM EQU 7
IsrUsTimer__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
IsrUsTimer__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
IsrUsTimer__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ClockCamera */
ClockCamera__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ClockCamera__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ClockCamera__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ClockCamera__CFG2_SRC_SEL_MASK EQU 0x07
ClockCamera__INDEX EQU 0x00
ClockCamera__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ClockCamera__PM_ACT_MSK EQU 0x01
ClockCamera__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ClockCamera__PM_STBY_MSK EQU 0x01

/* ClockCsBtns */
ClockCsBtns__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
ClockCsBtns__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
ClockCsBtns__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
ClockCsBtns__CFG2_SRC_SEL_MASK EQU 0x07
ClockCsBtns__INDEX EQU 0x01
ClockCsBtns__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ClockCsBtns__PM_ACT_MSK EQU 0x02
ClockCsBtns__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ClockCsBtns__PM_STBY_MSK EQU 0x02

/* IsrBtn0Pressed */
IsrBtn0Pressed__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
IsrBtn0Pressed__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
IsrBtn0Pressed__INTC_MASK EQU 0x01
IsrBtn0Pressed__INTC_NUMBER EQU 0
IsrBtn0Pressed__INTC_PRIOR_NUM EQU 7
IsrBtn0Pressed__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
IsrBtn0Pressed__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
IsrBtn0Pressed__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* IsrBtn1Pressed */
IsrBtn1Pressed__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
IsrBtn1Pressed__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
IsrBtn1Pressed__INTC_MASK EQU 0x02
IsrBtn1Pressed__INTC_NUMBER EQU 1
IsrBtn1Pressed__INTC_PRIOR_NUM EQU 7
IsrBtn1Pressed__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
IsrBtn1Pressed__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
IsrBtn1Pressed__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ClockLcdBacklight */
ClockLcdBacklight__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
ClockLcdBacklight__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
ClockLcdBacklight__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
ClockLcdBacklight__CFG2_SRC_SEL_MASK EQU 0x07
ClockLcdBacklight__INDEX EQU 0x03
ClockLcdBacklight__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ClockLcdBacklight__PM_ACT_MSK EQU 0x08
ClockLcdBacklight__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ClockLcdBacklight__PM_STBY_MSK EQU 0x08

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_GEN4 EQU 2
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 13
CYDEV_CHIP_DIE_PSOC4A EQU 6
CYDEV_CHIP_DIE_PSOC5LP EQU 12
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E178069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 6
CYDEV_CHIP_MEMBER_4C EQU 10
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_4E EQU 5
CYDEV_CHIP_MEMBER_4F EQU 7
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 4
CYDEV_CHIP_MEMBER_4L EQU 9
CYDEV_CHIP_MEMBER_4M EQU 8
CYDEV_CHIP_MEMBER_5A EQU 12
CYDEV_CHIP_MEMBER_5B EQU 11
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_GEN4_ES EQU 17
CYDEV_CHIP_REV_GEN4_ES2 EQU 33
CYDEV_CHIP_REV_GEN4_PRODUCTION EQU 17
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 1
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008007
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000001
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
