

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_442_3'
================================================================
* Date:           Thu Oct 13 07:49:24 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.536 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max   | min | max |   Type   |
    +---------+---------+-----------+----------+-----+-----+----------+
    |        5|      518|  25.000 ns|  2.590 us|    3|  260|  dataflow|
    +---------+---------+-----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------+--------------+---------+---------+-----------+----------+-----+-----+---------+
        |                 |              |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |     Instance    |    Module    |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-----------------+--------------+---------+---------+-----------+----------+-----+-----+---------+
        |ifmap_gen_x_U0   |ifmap_gen_x   |        2|      258|  10.000 ns|  1.290 us|    2|  258|       no|
        |ifmap_cons_y_U0  |ifmap_cons_y  |        2|      259|  10.000 ns|  1.295 us|    2|  259|       no|
        +-----------------+--------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      18|    -|
|FIFO             |        -|     -|      99|      67|    -|
|Instance         |        -|     0|     136|     489|    -|
|Memory           |       16|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|       3|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       16|     0|     238|     601|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        2|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------+--------------+---------+----+----+-----+-----+
    |     Instance    |    Module    | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------+--------------+---------+----+----+-----+-----+
    |ifmap_cons_y_U0  |ifmap_cons_y  |        0|   0|  49|  239|    0|
    |ifmap_gen_x_U0   |ifmap_gen_x   |        0|   0|  87|  250|    0|
    +-----------------+--------------+---------+----+----+-----+-----+
    |Total            |              |        0|   0| 136|  489|    0|
    +-----------------+--------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |                       Module                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |ifmap_RF_M_real_U  |dataflow_in_loop_VITIS_LOOP_442_3_ifmap_RF_M_real  |        8|  0|   0|    0|  4096|   16|     1|        65536|
    |ifmap_RF_M_imag_U  |dataflow_in_loop_VITIS_LOOP_442_3_ifmap_RF_M_real  |        8|  0|   0|    0|  4096|   16|     1|        65536|
    +-------------------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                                                   |       16|  0|   0|    0|  8192|   32|     2|       131072|
    +-------------------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +------------------------+---------+----+----+-----+------+-----+---------+
    |          Name          | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------------+---------+----+----+-----+------+-----+---------+
    |ctrl1_reg_c_channel1_U  |        0|  99|   0|    -|     2|    8|       16|
    +------------------------+---------+----+----+-----+------+-----+---------+
    |Total                   |        0|  99|   0|    0|     2|    8|       16|
    +------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |                Variable Name               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_ctrl1_reg_c_channel1        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_ifmap_RF_M_imag             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_ifmap_RF_M_real             |       and|   0|  0|   2|           1|           1|
    |ap_idle                                     |       and|   0|  0|   2|           1|           1|
    |ifmap_cons_y_U0_ap_start                    |       and|   0|  0|   2|           1|           1|
    |ifmap_gen_x_U0_ap_continue                  |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_ctrl1_reg_c_channel1  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_ifmap_RF_M_imag       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_ifmap_RF_M_real       |        or|   0|  0|   2|           1|           1|
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                       |          |   0|  0|  18|           9|           9|
    +--------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_ctrl1_reg_c_channel1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ifmap_RF_M_imag       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ifmap_RF_M_real       |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           |  27|          6|    3|          6|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+----+-----+-----------+
    |                      Name                      | FF| LUT| Bits| Const Bits|
    +------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_ctrl1_reg_c_channel1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ifmap_RF_M_imag       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ifmap_RF_M_real       |  1|   0|    1|          0|
    +------------------------------------------------+---+----+-----+-----------+
    |Total                                           |  3|   0|    3|          0|
    +------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+--------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_442_3|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_442_3|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_442_3|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_442_3|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_442_3|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_442_3|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_442_3|  return value|
|c_row_op_st_dout          |   in|   32|     ap_fifo|                        c_row_op_st|       pointer|
|c_row_op_st_empty_n       |   in|    1|     ap_fifo|                        c_row_op_st|       pointer|
|c_row_op_st_read          |  out|    1|     ap_fifo|                        c_row_op_st|       pointer|
|p_read                    |   in|    8|     ap_none|                             p_read|        scalar|
|p_read_ap_vld             |   in|    1|     ap_none|                             p_read|        scalar|
|c_row_op_trans_st_din     |  out|   32|     ap_fifo|                  c_row_op_trans_st|       pointer|
|c_row_op_trans_st_full_n  |   in|    1|     ap_fifo|                  c_row_op_trans_st|       pointer|
|c_row_op_trans_st_write   |  out|    1|     ap_fifo|                  c_row_op_trans_st|       pointer|
+--------------------------+-----+-----+------------+-----------------------------------+--------------+

