Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Apr 24 17:46:45 2022
| Host         : blade running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file final_top_timing_summary_routed.rpt -pb final_top_timing_summary_routed.pb -rpx final_top_timing_summary_routed.rpx -warn_on_violation
| Design       : final_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.602        0.000                      0                  627        0.118        0.000                      0                  627        4.500        0.000                       0                   286  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.602        0.000                      0                  627        0.118        0.000                      0                  627        4.500        0.000                       0                   286  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 u4/timer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 1.244ns (25.923%)  route 3.555ns (74.077%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.543     5.064    u4/clk100_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  u4/timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     5.582 r  u4/timer_reg[24]/Q
                         net (fo=3, routed)           0.824     6.406    u4/timer_reg_n_0_[24]
    SLICE_X9Y77          LUT4 (Prop_lut4_I2_O)        0.152     6.558 f  u4/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.719     7.277    u4/FSM_sequential_state[1]_i_6_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I4_O)        0.326     7.603 r  u4/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.669     8.272    u4/FSM_sequential_state[1]_i_4_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.124     8.396 r  u4/FSM_sequential_state[1]_i_2/O
                         net (fo=6, routed)           0.635     9.030    u4/FSM_sequential_state[1]_i_2_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.154 r  u4/timer[28]_i_1/O
                         net (fo=29, routed)          0.708     9.863    u4/timer[28]_i_1_n_0
    SLICE_X8Y73          FDRE                                         r  u4/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.425    14.766    u4/clk100_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  u4/timer_reg[1]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X8Y73          FDRE (Setup_fdre_C_R)       -0.524    14.465    u4/timer_reg[1]
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                  4.602    

Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 u4/timer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 1.244ns (25.923%)  route 3.555ns (74.077%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.543     5.064    u4/clk100_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  u4/timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     5.582 r  u4/timer_reg[24]/Q
                         net (fo=3, routed)           0.824     6.406    u4/timer_reg_n_0_[24]
    SLICE_X9Y77          LUT4 (Prop_lut4_I2_O)        0.152     6.558 f  u4/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.719     7.277    u4/FSM_sequential_state[1]_i_6_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I4_O)        0.326     7.603 r  u4/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.669     8.272    u4/FSM_sequential_state[1]_i_4_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.124     8.396 r  u4/FSM_sequential_state[1]_i_2/O
                         net (fo=6, routed)           0.635     9.030    u4/FSM_sequential_state[1]_i_2_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.154 r  u4/timer[28]_i_1/O
                         net (fo=29, routed)          0.708     9.863    u4/timer[28]_i_1_n_0
    SLICE_X8Y73          FDRE                                         r  u4/timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.425    14.766    u4/clk100_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  u4/timer_reg[2]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X8Y73          FDRE (Setup_fdre_C_R)       -0.524    14.465    u4/timer_reg[2]
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                  4.602    

Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 u4/timer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/timer_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 1.244ns (25.923%)  route 3.555ns (74.077%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.543     5.064    u4/clk100_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  u4/timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     5.582 r  u4/timer_reg[24]/Q
                         net (fo=3, routed)           0.824     6.406    u4/timer_reg_n_0_[24]
    SLICE_X9Y77          LUT4 (Prop_lut4_I2_O)        0.152     6.558 f  u4/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.719     7.277    u4/FSM_sequential_state[1]_i_6_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I4_O)        0.326     7.603 r  u4/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.669     8.272    u4/FSM_sequential_state[1]_i_4_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.124     8.396 r  u4/FSM_sequential_state[1]_i_2/O
                         net (fo=6, routed)           0.635     9.030    u4/FSM_sequential_state[1]_i_2_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.154 r  u4/timer[28]_i_1/O
                         net (fo=29, routed)          0.708     9.863    u4/timer[28]_i_1_n_0
    SLICE_X8Y73          FDRE                                         r  u4/timer_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.425    14.766    u4/clk100_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  u4/timer_reg[3]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X8Y73          FDRE (Setup_fdre_C_R)       -0.524    14.465    u4/timer_reg[3]
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                  4.602    

Slack (MET) :             4.602ns  (required time - arrival time)
  Source:                 u4/timer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/timer_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 1.244ns (25.923%)  route 3.555ns (74.077%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.064ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.543     5.064    u4/clk100_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  u4/timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          FDRE (Prop_fdre_C_Q)         0.518     5.582 r  u4/timer_reg[24]/Q
                         net (fo=3, routed)           0.824     6.406    u4/timer_reg_n_0_[24]
    SLICE_X9Y77          LUT4 (Prop_lut4_I2_O)        0.152     6.558 f  u4/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.719     7.277    u4/FSM_sequential_state[1]_i_6_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I4_O)        0.326     7.603 r  u4/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.669     8.272    u4/FSM_sequential_state[1]_i_4_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.124     8.396 r  u4/FSM_sequential_state[1]_i_2/O
                         net (fo=6, routed)           0.635     9.030    u4/FSM_sequential_state[1]_i_2_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.154 r  u4/timer[28]_i_1/O
                         net (fo=29, routed)          0.708     9.863    u4/timer[28]_i_1_n_0
    SLICE_X8Y73          FDRE                                         r  u4/timer_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.425    14.766    u4/clk100_IBUF_BUFG
    SLICE_X8Y73          FDRE                                         r  u4/timer_reg[4]/C
                         clock pessimism              0.258    15.024    
                         clock uncertainty           -0.035    14.989    
    SLICE_X8Y73          FDRE (Setup_fdre_C_R)       -0.524    14.465    u4/timer_reg[4]
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                          -9.863    
  -------------------------------------------------------------------
                         slack                                  4.602    

Slack (MET) :             4.610ns  (required time - arrival time)
  Source:                 u4/timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 1.242ns (25.871%)  route 3.559ns (74.129%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.537     5.058    u4/clk100_IBUF_BUFG
    SLICE_X8Y74          FDRE                                         r  u4/timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.518     5.576 f  u4/timer_reg[6]/Q
                         net (fo=2, routed)           0.841     6.417    u4/timer_reg_n_0_[6]
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.150     6.567 f  u4/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.719     7.285    u4/FSM_sequential_state[1]_i_6_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I4_O)        0.326     7.611 r  u4/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.669     8.280    u4/FSM_sequential_state[1]_i_4_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.124     8.404 r  u4/FSM_sequential_state[1]_i_2/O
                         net (fo=6, routed)           0.635     9.039    u4/FSM_sequential_state[1]_i_2_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.163 r  u4/timer[28]_i_1/O
                         net (fo=29, routed)          0.695     9.859    u4/timer[28]_i_1_n_0
    SLICE_X8Y79          FDRE                                         r  u4/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.429    14.770    u4/clk100_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  u4/timer_reg[25]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X8Y79          FDRE (Setup_fdre_C_R)       -0.524    14.469    u4/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  4.610    

Slack (MET) :             4.610ns  (required time - arrival time)
  Source:                 u4/timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/timer_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 1.242ns (25.871%)  route 3.559ns (74.129%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.537     5.058    u4/clk100_IBUF_BUFG
    SLICE_X8Y74          FDRE                                         r  u4/timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.518     5.576 f  u4/timer_reg[6]/Q
                         net (fo=2, routed)           0.841     6.417    u4/timer_reg_n_0_[6]
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.150     6.567 f  u4/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.719     7.285    u4/FSM_sequential_state[1]_i_6_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I4_O)        0.326     7.611 r  u4/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.669     8.280    u4/FSM_sequential_state[1]_i_4_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.124     8.404 r  u4/FSM_sequential_state[1]_i_2/O
                         net (fo=6, routed)           0.635     9.039    u4/FSM_sequential_state[1]_i_2_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.163 r  u4/timer[28]_i_1/O
                         net (fo=29, routed)          0.695     9.859    u4/timer[28]_i_1_n_0
    SLICE_X8Y79          FDRE                                         r  u4/timer_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.429    14.770    u4/clk100_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  u4/timer_reg[26]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X8Y79          FDRE (Setup_fdre_C_R)       -0.524    14.469    u4/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  4.610    

Slack (MET) :             4.610ns  (required time - arrival time)
  Source:                 u4/timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/timer_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 1.242ns (25.871%)  route 3.559ns (74.129%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.537     5.058    u4/clk100_IBUF_BUFG
    SLICE_X8Y74          FDRE                                         r  u4/timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.518     5.576 f  u4/timer_reg[6]/Q
                         net (fo=2, routed)           0.841     6.417    u4/timer_reg_n_0_[6]
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.150     6.567 f  u4/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.719     7.285    u4/FSM_sequential_state[1]_i_6_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I4_O)        0.326     7.611 r  u4/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.669     8.280    u4/FSM_sequential_state[1]_i_4_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.124     8.404 r  u4/FSM_sequential_state[1]_i_2/O
                         net (fo=6, routed)           0.635     9.039    u4/FSM_sequential_state[1]_i_2_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.163 r  u4/timer[28]_i_1/O
                         net (fo=29, routed)          0.695     9.859    u4/timer[28]_i_1_n_0
    SLICE_X8Y79          FDRE                                         r  u4/timer_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.429    14.770    u4/clk100_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  u4/timer_reg[27]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X8Y79          FDRE (Setup_fdre_C_R)       -0.524    14.469    u4/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  4.610    

Slack (MET) :             4.610ns  (required time - arrival time)
  Source:                 u4/timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/timer_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 1.242ns (25.871%)  route 3.559ns (74.129%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.537     5.058    u4/clk100_IBUF_BUFG
    SLICE_X8Y74          FDRE                                         r  u4/timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.518     5.576 f  u4/timer_reg[6]/Q
                         net (fo=2, routed)           0.841     6.417    u4/timer_reg_n_0_[6]
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.150     6.567 f  u4/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.719     7.285    u4/FSM_sequential_state[1]_i_6_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I4_O)        0.326     7.611 r  u4/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.669     8.280    u4/FSM_sequential_state[1]_i_4_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.124     8.404 r  u4/FSM_sequential_state[1]_i_2/O
                         net (fo=6, routed)           0.635     9.039    u4/FSM_sequential_state[1]_i_2_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.163 r  u4/timer[28]_i_1/O
                         net (fo=29, routed)          0.695     9.859    u4/timer[28]_i_1_n_0
    SLICE_X8Y79          FDRE                                         r  u4/timer_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.429    14.770    u4/clk100_IBUF_BUFG
    SLICE_X8Y79          FDRE                                         r  u4/timer_reg[28]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X8Y79          FDRE (Setup_fdre_C_R)       -0.524    14.469    u4/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         14.469    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  4.610    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 u4/timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/timer_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.789ns  (logic 1.242ns (25.933%)  route 3.547ns (74.067%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.537     5.058    u4/clk100_IBUF_BUFG
    SLICE_X8Y74          FDRE                                         r  u4/timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.518     5.576 f  u4/timer_reg[6]/Q
                         net (fo=2, routed)           0.841     6.417    u4/timer_reg_n_0_[6]
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.150     6.567 f  u4/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.719     7.285    u4/FSM_sequential_state[1]_i_6_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I4_O)        0.326     7.611 r  u4/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.669     8.280    u4/FSM_sequential_state[1]_i_4_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.124     8.404 r  u4/FSM_sequential_state[1]_i_2/O
                         net (fo=6, routed)           0.635     9.039    u4/FSM_sequential_state[1]_i_2_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.163 r  u4/timer[28]_i_1/O
                         net (fo=29, routed)          0.684     9.847    u4/timer[28]_i_1_n_0
    SLICE_X8Y77          FDRE                                         r  u4/timer_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.426    14.767    u4/clk100_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  u4/timer_reg[17]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X8Y77          FDRE (Setup_fdre_C_R)       -0.524    14.466    u4/timer_reg[17]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 u4/timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u4/timer_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.789ns  (logic 1.242ns (25.933%)  route 3.547ns (74.067%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.058ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.537     5.058    u4/clk100_IBUF_BUFG
    SLICE_X8Y74          FDRE                                         r  u4/timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y74          FDRE (Prop_fdre_C_Q)         0.518     5.576 f  u4/timer_reg[6]/Q
                         net (fo=2, routed)           0.841     6.417    u4/timer_reg_n_0_[6]
    SLICE_X9Y77          LUT4 (Prop_lut4_I3_O)        0.150     6.567 f  u4/FSM_sequential_state[1]_i_6/O
                         net (fo=1, routed)           0.719     7.285    u4/FSM_sequential_state[1]_i_6_n_0
    SLICE_X9Y75          LUT5 (Prop_lut5_I4_O)        0.326     7.611 r  u4/FSM_sequential_state[1]_i_4/O
                         net (fo=1, routed)           0.669     8.280    u4/FSM_sequential_state[1]_i_4_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.124     8.404 r  u4/FSM_sequential_state[1]_i_2/O
                         net (fo=6, routed)           0.635     9.039    u4/FSM_sequential_state[1]_i_2_n_0
    SLICE_X10Y75         LUT4 (Prop_lut4_I0_O)        0.124     9.163 r  u4/timer[28]_i_1/O
                         net (fo=29, routed)          0.684     9.847    u4/timer[28]_i_1_n_0
    SLICE_X8Y77          FDRE                                         r  u4/timer_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.426    14.767    u4/clk100_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  u4/timer_reg[18]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X8Y77          FDRE (Setup_fdre_C_R)       -0.524    14.466    u4/timer_reg[18]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  4.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u3/servoFreqCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/servoFreqOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.559     1.442    u3/clk100_IBUF_BUFG
    SLICE_X9Y83          FDRE                                         r  u3/servoFreqCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.141     1.583 r  u3/servoFreqCount_reg[2]/Q
                         net (fo=2, routed)           0.066     1.650    u3/servoFreqCount_reg[2]
    SLICE_X8Y83          FDRE                                         r  u3/servoFreqOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.826     1.954    u3/clk100_IBUF_BUFG
    SLICE_X8Y83          FDRE                                         r  u3/servoFreqOut_reg[1]/C
                         clock pessimism             -0.499     1.455    
    SLICE_X8Y83          FDRE (Hold_fdre_C_D)         0.076     1.531    u3/servoFreqOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.650    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 u3/servoFreqCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/servoFreqOut_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.970%)  route 0.125ns (47.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.560     1.443    u3/clk100_IBUF_BUFG
    SLICE_X9Y85          FDRE                                         r  u3/servoFreqCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  u3/servoFreqCount_reg[10]/Q
                         net (fo=2, routed)           0.125     1.709    u3/servoFreqCount_reg[10]
    SLICE_X10Y84         FDRE                                         r  u3/servoFreqOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.827     1.955    u3/clk100_IBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  u3/servoFreqOut_reg[9]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X10Y84         FDRE (Hold_fdre_C_D)         0.064     1.541    u3/servoFreqOut_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u3/servoFreqCount_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/servoFreqOut_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.770%)  route 0.126ns (47.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.560     1.443    u3/clk100_IBUF_BUFG
    SLICE_X9Y85          FDRE                                         r  u3/servoFreqCount_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y85          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  u3/servoFreqCount_reg[11]/Q
                         net (fo=2, routed)           0.126     1.710    u3/servoFreqCount_reg[11]
    SLICE_X10Y84         FDRE                                         r  u3/servoFreqOut_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.827     1.955    u3/clk100_IBUF_BUFG
    SLICE_X10Y84         FDRE                                         r  u3/servoFreqOut_reg[10]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X10Y84         FDRE (Hold_fdre_C_D)         0.063     1.540    u3/servoFreqOut_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u3/RFreqCount_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/RFreqOut_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.516%)  route 0.127ns (47.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.560     1.443    u3/clk100_IBUF_BUFG
    SLICE_X11Y86         FDRE                                         r  u3/RFreqCount_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  u3/RFreqCount_reg[14]/Q
                         net (fo=2, routed)           0.127     1.712    u3/RFreqCount_reg[14]
    SLICE_X8Y86          FDRE                                         r  u3/RFreqOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.828     1.956    u3/clk100_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  u3/RFreqOut_reg[13]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X8Y86          FDRE (Hold_fdre_C_D)         0.063     1.541    u3/RFreqOut_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u3/RFreqCount_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/RFreqOut_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.291%)  route 0.129ns (47.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.560     1.443    u3/clk100_IBUF_BUFG
    SLICE_X11Y86         FDRE                                         r  u3/RFreqCount_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y86         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  u3/RFreqCount_reg[12]/Q
                         net (fo=2, routed)           0.129     1.713    u3/RFreqCount_reg[12]
    SLICE_X8Y86          FDRE                                         r  u3/RFreqOut_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.828     1.956    u3/clk100_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  u3/RFreqOut_reg[11]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X8Y86          FDRE (Hold_fdre_C_D)         0.059     1.537    u3/RFreqOut_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u3/servoFreqCount_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/servoFreqOut_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.701%)  route 0.127ns (47.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.560     1.443    u3/clk100_IBUF_BUFG
    SLICE_X9Y86          FDRE                                         r  u3/servoFreqCount_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.141     1.584 r  u3/servoFreqCount_reg[13]/Q
                         net (fo=2, routed)           0.127     1.711    u3/servoFreqCount_reg[13]
    SLICE_X8Y84          FDRE                                         r  u3/servoFreqOut_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.827     1.955    u3/clk100_IBUF_BUFG
    SLICE_X8Y84          FDRE                                         r  u3/servoFreqOut_reg[12]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X8Y84          FDRE (Hold_fdre_C_D)         0.076     1.533    u3/servoFreqOut_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 u3/RFreqCount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/RFreqOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.761%)  route 0.142ns (50.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.560     1.443    u3/clk100_IBUF_BUFG
    SLICE_X11Y84         FDRE                                         r  u3/RFreqCount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  u3/RFreqCount_reg[6]/Q
                         net (fo=2, routed)           0.142     1.727    u3/RFreqCount_reg[6]
    SLICE_X13Y84         FDRE                                         r  u3/RFreqOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.827     1.955    u3/clk100_IBUF_BUFG
    SLICE_X13Y84         FDRE                                         r  u3/RFreqOut_reg[5]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X13Y84         FDRE (Hold_fdre_C_D)         0.070     1.547    u3/RFreqOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 u3/RFreqCount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/RFreqOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.461%)  route 0.144ns (50.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.560     1.443    u3/clk100_IBUF_BUFG
    SLICE_X11Y84         FDRE                                         r  u3/RFreqCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  u3/RFreqCount_reg[4]/Q
                         net (fo=2, routed)           0.144     1.728    u3/RFreqCount_reg[4]
    SLICE_X13Y84         FDRE                                         r  u3/RFreqOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.827     1.955    u3/clk100_IBUF_BUFG
    SLICE_X13Y84         FDRE                                         r  u3/RFreqOut_reg[3]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X13Y84         FDRE (Hold_fdre_C_D)         0.070     1.547    u3/RFreqOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u3/RFreqCount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/RFreqOut_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.470%)  route 0.128ns (47.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.560     1.443    u3/clk100_IBUF_BUFG
    SLICE_X11Y85         FDRE                                         r  u3/RFreqCount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  u3/RFreqCount_reg[10]/Q
                         net (fo=2, routed)           0.128     1.712    u3/RFreqCount_reg[10]
    SLICE_X8Y85          FDRE                                         r  u3/RFreqOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.828     1.956    u3/clk100_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  u3/RFreqOut_reg[9]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X8Y85          FDRE (Hold_fdre_C_D)         0.052     1.530    u3/RFreqOut_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u3/RFreqCount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u3/RFreqOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.560     1.443    u3/clk100_IBUF_BUFG
    SLICE_X11Y84         FDRE                                         r  u3/RFreqCount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y84         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  u3/RFreqCount_reg[5]/Q
                         net (fo=2, routed)           0.144     1.728    u3/RFreqCount_reg[5]
    SLICE_X13Y84         FDRE                                         r  u3/RFreqOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.827     1.955    u3/clk100_IBUF_BUFG
    SLICE_X13Y84         FDRE                                         r  u3/RFreqOut_reg[4]/C
                         clock pessimism             -0.478     1.477    
    SLICE_X13Y84         FDRE (Hold_fdre_C_D)         0.066     1.543    u3/RFreqOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   u0/an_temp_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   u0/an_temp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   u0/an_temp_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y27   u0/an_temp_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   u0/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   u0/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   u0/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   u0/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y26   u0/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   u0/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   u0/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y27   u0/an_temp_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   u0/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   u0/counter_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/seg_temp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.881ns  (logic 3.987ns (44.898%)  route 4.894ns (55.102%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.543     5.064    u0/clk100_IBUF_BUFG
    SLICE_X15Y78         FDRE                                         r  u0/seg_temp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDRE (Prop_fdre_C_Q)         0.456     5.520 r  u0/seg_temp_reg[6]/Q
                         net (fo=1, routed)           4.894    10.414    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.945 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.945    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/seg_temp_reg[5]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.877ns  (logic 3.976ns (44.789%)  route 4.901ns (55.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.546     5.067    u0/clk100_IBUF_BUFG
    SLICE_X13Y81         FDRE                                         r  u0/seg_temp_reg[5]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  u0/seg_temp_reg[5]_lopt_replica_2/Q
                         net (fo=1, routed)           4.901    10.424    lopt_1
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.944 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.944    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/seg_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.691ns  (logic 3.960ns (45.571%)  route 4.730ns (54.429%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.546     5.067    u0/clk100_IBUF_BUFG
    SLICE_X13Y81         FDRE                                         r  u0/seg_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  u0/seg_temp_reg[5]/Q
                         net (fo=1, routed)           4.730    10.253    seg_OBUF[0]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.758 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.758    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/seg_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.632ns  (logic 3.992ns (46.240%)  route 4.641ns (53.760%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.540     5.061    u0/clk100_IBUF_BUFG
    SLICE_X15Y77         FDRE                                         r  u0/seg_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDRE (Prop_fdre_C_Q)         0.456     5.517 r  u0/seg_temp_reg[3]/Q
                         net (fo=1, routed)           4.641    10.158    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.693 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.693    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/seg_temp_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.501ns  (logic 3.967ns (46.664%)  route 4.534ns (53.336%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.546     5.067    u0/clk100_IBUF_BUFG
    SLICE_X13Y81         FDRE                                         r  u0/seg_temp_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  u0/seg_temp_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           4.534    10.057    lopt
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.567 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.567    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/inTemp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.394ns  (logic 4.156ns (56.202%)  route 3.238ns (43.798%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.557     5.078    u2/clk100_IBUF_BUFG
    SLICE_X12Y93         FDRE                                         r  u2/inTemp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDRE (Prop_fdre_C_Q)         0.478     5.556 r  u2/inTemp_reg[3]/Q
                         net (fo=1, routed)           3.238     8.794    IN_OBUF[3]
    K2                   OBUF (Prop_obuf_I_O)         3.678    12.472 r  IN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.472    IN[3]
    K2                                                                r  IN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/servoOutTemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servoOut
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.365ns  (logic 4.055ns (55.058%)  route 3.310ns (44.942%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.543     5.064    u1/clk100_IBUF_BUFG
    SLICE_X12Y78         FDRE                                         r  u1/servoOutTemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.518     5.582 r  u1/servoOutTemp_reg/Q
                         net (fo=1, routed)           3.310     8.892    servoOut_OBUF
    K17                  OBUF (Prop_obuf_I_O)         3.537    12.429 r  servoOut_OBUF_inst/O
                         net (fo=0)                   0.000    12.429    servoOut
    K17                                                               r  servoOut (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/actuatorPush_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            actuatorPush
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.341ns  (logic 3.948ns (53.783%)  route 3.393ns (46.217%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.537     5.058    u4/clk100_IBUF_BUFG
    SLICE_X9Y75          FDRE                                         r  u4/actuatorPush_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.456     5.514 r  u4/actuatorPush_reg/Q
                         net (fo=1, routed)           3.393     8.907    actuatorPush_OBUF
    N17                  OBUF (Prop_obuf_I_O)         3.492    12.399 r  actuatorPush_OBUF_inst/O
                         net (fo=0)                   0.000    12.399    actuatorPush
    N17                                                               r  actuatorPush (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/inTemp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.065ns  (logic 4.023ns (56.937%)  route 3.042ns (43.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.557     5.078    u2/clk100_IBUF_BUFG
    SLICE_X12Y93         FDRE                                         r  u2/inTemp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  u2/inTemp_reg[0]/Q
                         net (fo=1, routed)           3.042     8.638    IN_OBUF[0]
    H1                   OBUF (Prop_obuf_I_O)         3.505    12.143 r  IN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.143    IN[0]
    H1                                                                r  IN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/inTemp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.061ns  (logic 4.023ns (56.975%)  route 3.038ns (43.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.557     5.078    u2/clk100_IBUF_BUFG
    SLICE_X12Y93         FDRE                                         r  u2/inTemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  u2/inTemp_reg[1]/Q
                         net (fo=1, routed)           3.038     8.634    IN_OBUF[1]
    J1                   OBUF (Prop_obuf_I_O)         3.505    12.139 r  IN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.139    IN[1]
    J1                                                                r  IN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/an_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.365ns (82.951%)  route 0.281ns (17.049%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.585     1.468    u0/clk100_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  u0/an_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u0/an_temp_reg[2]/Q
                         net (fo=1, routed)           0.281     1.890    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.114 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.114    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/an_temp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 1.382ns (80.829%)  route 0.328ns (19.171%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.585     1.468    u0/clk100_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  u0/an_temp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  u0/an_temp_reg[1]/Q
                         net (fo=1, routed)           0.328     1.924    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.254     3.178 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.178    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/an_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.759ns  (logic 1.345ns (76.488%)  route 0.413ns (23.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.585     1.468    u0/clk100_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  u0/an_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  u0/an_temp_reg[0]/Q
                         net (fo=1, routed)           0.413     2.023    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.227 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.227    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/an_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.392ns (77.698%)  route 0.400ns (22.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.585     1.468    u0/clk100_IBUF_BUFG
    SLICE_X65Y27         FDRE                                         r  u0/an_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  u0/an_temp_reg[3]/Q
                         net (fo=1, routed)           0.400     1.996    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.264     3.260 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.260    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/actuatorPull_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            actuatorPull
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.272ns  (logic 1.350ns (59.426%)  route 0.922ns (40.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.551     1.434    u4/clk100_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  u4/actuatorPull_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.141     1.575 r  u4/actuatorPull_reg/Q
                         net (fo=1, routed)           0.922     2.497    actuatorPull_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.209     3.706 r  actuatorPull_OBUF_inst/O
                         net (fo=0)                   0.000     3.706    actuatorPull
    M18                                                               r  actuatorPull (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/inTemp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 1.419ns (62.603%)  route 0.848ns (37.397%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.564     1.447    u2/clk100_IBUF_BUFG
    SLICE_X12Y93         FDRE                                         r  u2/inTemp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDRE (Prop_fdre_C_Q)         0.148     1.595 r  u2/inTemp_reg[2]/Q
                         net (fo=1, routed)           0.848     2.443    IN_OBUF[2]
    L2                   OBUF (Prop_obuf_I_O)         1.271     3.714 r  IN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.714    IN[2]
    L2                                                                r  IN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/inTemp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.340ns  (logic 1.370ns (58.550%)  route 0.970ns (41.450%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.564     1.447    u2/clk100_IBUF_BUFG
    SLICE_X12Y93         FDRE                                         r  u2/inTemp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  u2/inTemp_reg[1]/Q
                         net (fo=1, routed)           0.970     2.581    IN_OBUF[1]
    J1                   OBUF (Prop_obuf_I_O)         1.206     3.787 r  IN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.787    IN[1]
    J1                                                                r  IN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/inTemp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            IN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.345ns  (logic 1.370ns (58.406%)  route 0.975ns (41.594%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.564     1.447    u2/clk100_IBUF_BUFG
    SLICE_X12Y93         FDRE                                         r  u2/inTemp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y93         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  u2/inTemp_reg[0]/Q
                         net (fo=1, routed)           0.975     2.587    IN_OBUF[0]
    H1                   OBUF (Prop_obuf_I_O)         1.206     3.792 r  IN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.792    IN[0]
    H1                                                                r  IN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/actuatorPush_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            actuatorPush
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.456ns  (logic 1.335ns (54.351%)  route 1.121ns (45.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.551     1.434    u4/clk100_IBUF_BUFG
    SLICE_X9Y75          FDRE                                         r  u4/actuatorPush_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.141     1.575 r  u4/actuatorPush_reg/Q
                         net (fo=1, routed)           1.121     2.696    actuatorPush_OBUF
    N17                  OBUF (Prop_obuf_I_O)         1.194     3.890 r  actuatorPush_OBUF_inst/O
                         net (fo=0)                   0.000     3.890    actuatorPush
    N17                                                               r  actuatorPush (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/servoOutTemp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            servoOut
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.472ns  (logic 1.402ns (56.691%)  route 1.071ns (43.309%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.554     1.437    u1/clk100_IBUF_BUFG
    SLICE_X12Y78         FDRE                                         r  u1/servoOutTemp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y78         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  u1/servoOutTemp_reg/Q
                         net (fo=1, routed)           1.071     2.672    servoOut_OBUF
    K17                  OBUF (Prop_obuf_I_O)         1.238     3.910 r  servoOut_OBUF_inst/O
                         net (fo=0)                   0.000     3.910    servoOut
    K17                                                               r  servoOut (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 servoPhotoT
                            (input port)
  Destination:            u3/servoFreqCount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.026ns  (logic 1.589ns (26.373%)  route 4.436ns (73.627%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  servoPhotoT (IN)
                         net (fo=0)                   0.000     0.000    servoPhotoT
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  servoPhotoT_IBUF_inst/O
                         net (fo=2, routed)           3.656     5.121    u3/servoPhotoT_IBUF
    SLICE_X8Y87          LUT6 (Prop_lut6_I3_O)        0.124     5.245 r  u3/servoFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.780     6.026    u3/servoFreqCount
    SLICE_X9Y83          FDRE                                         r  u3/servoFreqCount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.433     4.774    u3/clk100_IBUF_BUFG
    SLICE_X9Y83          FDRE                                         r  u3/servoFreqCount_reg[0]/C

Slack:                    inf
  Source:                 servoPhotoT
                            (input port)
  Destination:            u3/servoFreqCount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.026ns  (logic 1.589ns (26.373%)  route 4.436ns (73.627%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  servoPhotoT (IN)
                         net (fo=0)                   0.000     0.000    servoPhotoT
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  servoPhotoT_IBUF_inst/O
                         net (fo=2, routed)           3.656     5.121    u3/servoPhotoT_IBUF
    SLICE_X8Y87          LUT6 (Prop_lut6_I3_O)        0.124     5.245 r  u3/servoFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.780     6.026    u3/servoFreqCount
    SLICE_X9Y83          FDRE                                         r  u3/servoFreqCount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.433     4.774    u3/clk100_IBUF_BUFG
    SLICE_X9Y83          FDRE                                         r  u3/servoFreqCount_reg[1]/C

Slack:                    inf
  Source:                 servoPhotoT
                            (input port)
  Destination:            u3/servoFreqCount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.026ns  (logic 1.589ns (26.373%)  route 4.436ns (73.627%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  servoPhotoT (IN)
                         net (fo=0)                   0.000     0.000    servoPhotoT
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  servoPhotoT_IBUF_inst/O
                         net (fo=2, routed)           3.656     5.121    u3/servoPhotoT_IBUF
    SLICE_X8Y87          LUT6 (Prop_lut6_I3_O)        0.124     5.245 r  u3/servoFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.780     6.026    u3/servoFreqCount
    SLICE_X9Y83          FDRE                                         r  u3/servoFreqCount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.433     4.774    u3/clk100_IBUF_BUFG
    SLICE_X9Y83          FDRE                                         r  u3/servoFreqCount_reg[2]/C

Slack:                    inf
  Source:                 servoPhotoT
                            (input port)
  Destination:            u3/servoFreqCount_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.026ns  (logic 1.589ns (26.373%)  route 4.436ns (73.627%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  servoPhotoT (IN)
                         net (fo=0)                   0.000     0.000    servoPhotoT
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  servoPhotoT_IBUF_inst/O
                         net (fo=2, routed)           3.656     5.121    u3/servoPhotoT_IBUF
    SLICE_X8Y87          LUT6 (Prop_lut6_I3_O)        0.124     5.245 r  u3/servoFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.780     6.026    u3/servoFreqCount
    SLICE_X9Y83          FDRE                                         r  u3/servoFreqCount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.433     4.774    u3/clk100_IBUF_BUFG
    SLICE_X9Y83          FDRE                                         r  u3/servoFreqCount_reg[3]/C

Slack:                    inf
  Source:                 servoPhotoT
                            (input port)
  Destination:            u3/servoFreqCount_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.886ns  (logic 1.589ns (27.000%)  route 4.297ns (73.000%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  servoPhotoT (IN)
                         net (fo=0)                   0.000     0.000    servoPhotoT
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  servoPhotoT_IBUF_inst/O
                         net (fo=2, routed)           3.656     5.121    u3/servoPhotoT_IBUF
    SLICE_X8Y87          LUT6 (Prop_lut6_I3_O)        0.124     5.245 r  u3/servoFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.640     5.886    u3/servoFreqCount
    SLICE_X9Y84          FDRE                                         r  u3/servoFreqCount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.434     4.775    u3/clk100_IBUF_BUFG
    SLICE_X9Y84          FDRE                                         r  u3/servoFreqCount_reg[4]/C

Slack:                    inf
  Source:                 servoPhotoT
                            (input port)
  Destination:            u3/servoFreqCount_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.886ns  (logic 1.589ns (27.000%)  route 4.297ns (73.000%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  servoPhotoT (IN)
                         net (fo=0)                   0.000     0.000    servoPhotoT
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  servoPhotoT_IBUF_inst/O
                         net (fo=2, routed)           3.656     5.121    u3/servoPhotoT_IBUF
    SLICE_X8Y87          LUT6 (Prop_lut6_I3_O)        0.124     5.245 r  u3/servoFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.640     5.886    u3/servoFreqCount
    SLICE_X9Y84          FDRE                                         r  u3/servoFreqCount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.434     4.775    u3/clk100_IBUF_BUFG
    SLICE_X9Y84          FDRE                                         r  u3/servoFreqCount_reg[5]/C

Slack:                    inf
  Source:                 servoPhotoT
                            (input port)
  Destination:            u3/servoFreqCount_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.886ns  (logic 1.589ns (27.000%)  route 4.297ns (73.000%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  servoPhotoT (IN)
                         net (fo=0)                   0.000     0.000    servoPhotoT
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  servoPhotoT_IBUF_inst/O
                         net (fo=2, routed)           3.656     5.121    u3/servoPhotoT_IBUF
    SLICE_X8Y87          LUT6 (Prop_lut6_I3_O)        0.124     5.245 r  u3/servoFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.640     5.886    u3/servoFreqCount
    SLICE_X9Y84          FDRE                                         r  u3/servoFreqCount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.434     4.775    u3/clk100_IBUF_BUFG
    SLICE_X9Y84          FDRE                                         r  u3/servoFreqCount_reg[6]/C

Slack:                    inf
  Source:                 servoPhotoT
                            (input port)
  Destination:            u3/servoFreqCount_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.886ns  (logic 1.589ns (27.000%)  route 4.297ns (73.000%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  servoPhotoT (IN)
                         net (fo=0)                   0.000     0.000    servoPhotoT
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  servoPhotoT_IBUF_inst/O
                         net (fo=2, routed)           3.656     5.121    u3/servoPhotoT_IBUF
    SLICE_X8Y87          LUT6 (Prop_lut6_I3_O)        0.124     5.245 r  u3/servoFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.640     5.886    u3/servoFreqCount
    SLICE_X9Y84          FDRE                                         r  u3/servoFreqCount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.434     4.775    u3/clk100_IBUF_BUFG
    SLICE_X9Y84          FDRE                                         r  u3/servoFreqCount_reg[7]/C

Slack:                    inf
  Source:                 RPhotoT
                            (input port)
  Destination:            u3/RFreqCount_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.774ns  (logic 1.564ns (27.090%)  route 4.210ns (72.910%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  RPhotoT (IN)
                         net (fo=0)                   0.000     0.000    RPhotoT
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  RPhotoT_IBUF_inst/O
                         net (fo=4, routed)           3.134     4.582    u3/RPhotoT_IBUF
    SLICE_X8Y87          LUT2 (Prop_lut2_I1_O)        0.116     4.698 r  u3/RFreqCount[0]_i_1/O
                         net (fo=16, routed)          1.076     5.774    u3/sel
    SLICE_X11Y84         FDRE                                         r  u3/RFreqCount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.435     4.776    u3/clk100_IBUF_BUFG
    SLICE_X11Y84         FDRE                                         r  u3/RFreqCount_reg[4]/C

Slack:                    inf
  Source:                 RPhotoT
                            (input port)
  Destination:            u3/RFreqCount_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.774ns  (logic 1.564ns (27.090%)  route 4.210ns (72.910%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  RPhotoT (IN)
                         net (fo=0)                   0.000     0.000    RPhotoT
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  RPhotoT_IBUF_inst/O
                         net (fo=4, routed)           3.134     4.582    u3/RPhotoT_IBUF
    SLICE_X8Y87          LUT2 (Prop_lut2_I1_O)        0.116     4.698 r  u3/RFreqCount[0]_i_1/O
                         net (fo=16, routed)          1.076     5.774    u3/sel
    SLICE_X11Y84         FDRE                                         r  u3/RFreqCount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         1.435     4.776    u3/clk100_IBUF_BUFG
    SLICE_X11Y84         FDRE                                         r  u3/RFreqCount_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 infraSensor[2]
                            (input port)
  Destination:            u2/inTemp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.269ns  (logic 0.262ns (20.611%)  route 1.007ns (79.389%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 f  infraSensor[2] (IN)
                         net (fo=0)                   0.000     0.000    infraSensor[2]
    B16                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  infraSensor_IBUF[2]_inst/O
                         net (fo=4, routed)           1.007     1.224    u2/infraSensor_IBUF[2]
    SLICE_X12Y93         LUT2 (Prop_lut2_I1_O)        0.045     1.269 r  u2/inTemp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.269    u2/inTemp[0]_i_1_n_0
    SLICE_X12Y93         FDRE                                         r  u2/inTemp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.833     1.961    u2/clk100_IBUF_BUFG
    SLICE_X12Y93         FDRE                                         r  u2/inTemp_reg[0]/C

Slack:                    inf
  Source:                 infraSensor[2]
                            (input port)
  Destination:            u2/inTemp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.272ns  (logic 0.265ns (20.799%)  route 1.007ns (79.201%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  infraSensor[2] (IN)
                         net (fo=0)                   0.000     0.000    infraSensor[2]
    B16                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  infraSensor_IBUF[2]_inst/O
                         net (fo=4, routed)           1.007     1.224    u2/infraSensor_IBUF[2]
    SLICE_X12Y93         LUT2 (Prop_lut2_I0_O)        0.048     1.272 r  u2/inTemp[3]_i_2/O
                         net (fo=1, routed)           0.000     1.272    u2/inTemp[3]_i_2_n_0
    SLICE_X12Y93         FDRE                                         r  u2/inTemp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.833     1.961    u2/clk100_IBUF_BUFG
    SLICE_X12Y93         FDRE                                         r  u2/inTemp_reg[3]/C

Slack:                    inf
  Source:                 infraSensor[2]
                            (input port)
  Destination:            u2/inTemp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.273ns  (logic 0.262ns (20.547%)  route 1.011ns (79.453%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 r  infraSensor[2] (IN)
                         net (fo=0)                   0.000     0.000    infraSensor[2]
    B16                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  infraSensor_IBUF[2]_inst/O
                         net (fo=4, routed)           1.011     1.228    u2/infraSensor_IBUF[2]
    SLICE_X12Y93         LUT3 (Prop_lut3_I1_O)        0.045     1.273 r  u2/inTemp[1]_i_1/O
                         net (fo=1, routed)           0.000     1.273    u2/inTemp[1]_i_1_n_0
    SLICE_X12Y93         FDRE                                         r  u2/inTemp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.833     1.961    u2/clk100_IBUF_BUFG
    SLICE_X12Y93         FDRE                                         r  u2/inTemp_reg[1]/C

Slack:                    inf
  Source:                 infraSensor[2]
                            (input port)
  Destination:            u2/inTemp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.276ns  (logic 0.265ns (20.733%)  route 1.011ns (79.267%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 f  infraSensor[2] (IN)
                         net (fo=0)                   0.000     0.000    infraSensor[2]
    B16                  IBUF (Prop_ibuf_I_O)         0.217     0.217 f  infraSensor_IBUF[2]_inst/O
                         net (fo=4, routed)           1.011     1.228    u2/infraSensor_IBUF[2]
    SLICE_X12Y93         LUT3 (Prop_lut3_I0_O)        0.048     1.276 r  u2/inTemp[2]_i_1/O
                         net (fo=1, routed)           0.000     1.276    u2/inTemp[2]_i_1_n_0
    SLICE_X12Y93         FDRE                                         r  u2/inTemp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.833     1.961    u2/clk100_IBUF_BUFG
    SLICE_X12Y93         FDRE                                         r  u2/inTemp_reg[2]/C

Slack:                    inf
  Source:                 LPhotoT
                            (input port)
  Destination:            u3/LOld_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.349ns  (logic 0.221ns (16.399%)  route 1.128ns (83.601%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  LPhotoT (IN)
                         net (fo=0)                   0.000     0.000    LPhotoT
    A17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  LPhotoT_IBUF_inst/O
                         net (fo=3, routed)           1.128     1.349    u3/LPhotoT_IBUF
    SLICE_X8Y87          FDRE                                         r  u3/LOld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.829     1.957    u3/clk100_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  u3/LOld_reg/C

Slack:                    inf
  Source:                 LPhotoT
                            (input port)
  Destination:            u3/servoFreqCount_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.452ns  (logic 0.266ns (18.341%)  route 1.186ns (81.659%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  LPhotoT (IN)
                         net (fo=0)                   0.000     0.000    LPhotoT
    A17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  LPhotoT_IBUF_inst/O
                         net (fo=3, routed)           1.066     1.287    u3/LPhotoT_IBUF
    SLICE_X8Y87          LUT6 (Prop_lut6_I4_O)        0.045     1.332 r  u3/servoFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.120     1.452    u3/servoFreqCount
    SLICE_X9Y86          FDRE                                         r  u3/servoFreqCount_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.828     1.956    u3/clk100_IBUF_BUFG
    SLICE_X9Y86          FDRE                                         r  u3/servoFreqCount_reg[12]/C

Slack:                    inf
  Source:                 LPhotoT
                            (input port)
  Destination:            u3/servoFreqCount_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.452ns  (logic 0.266ns (18.341%)  route 1.186ns (81.659%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  LPhotoT (IN)
                         net (fo=0)                   0.000     0.000    LPhotoT
    A17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  LPhotoT_IBUF_inst/O
                         net (fo=3, routed)           1.066     1.287    u3/LPhotoT_IBUF
    SLICE_X8Y87          LUT6 (Prop_lut6_I4_O)        0.045     1.332 r  u3/servoFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.120     1.452    u3/servoFreqCount
    SLICE_X9Y86          FDRE                                         r  u3/servoFreqCount_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.828     1.956    u3/clk100_IBUF_BUFG
    SLICE_X9Y86          FDRE                                         r  u3/servoFreqCount_reg[13]/C

Slack:                    inf
  Source:                 LPhotoT
                            (input port)
  Destination:            u3/servoFreqCount_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.452ns  (logic 0.266ns (18.341%)  route 1.186ns (81.659%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  LPhotoT (IN)
                         net (fo=0)                   0.000     0.000    LPhotoT
    A17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  LPhotoT_IBUF_inst/O
                         net (fo=3, routed)           1.066     1.287    u3/LPhotoT_IBUF
    SLICE_X8Y87          LUT6 (Prop_lut6_I4_O)        0.045     1.332 r  u3/servoFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.120     1.452    u3/servoFreqCount
    SLICE_X9Y86          FDRE                                         r  u3/servoFreqCount_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.828     1.956    u3/clk100_IBUF_BUFG
    SLICE_X9Y86          FDRE                                         r  u3/servoFreqCount_reg[14]/C

Slack:                    inf
  Source:                 LPhotoT
                            (input port)
  Destination:            u3/servoFreqCount_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.452ns  (logic 0.266ns (18.341%)  route 1.186ns (81.659%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A17                                               0.000     0.000 r  LPhotoT (IN)
                         net (fo=0)                   0.000     0.000    LPhotoT
    A17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  LPhotoT_IBUF_inst/O
                         net (fo=3, routed)           1.066     1.287    u3/LPhotoT_IBUF
    SLICE_X8Y87          LUT6 (Prop_lut6_I4_O)        0.045     1.332 r  u3/servoFreqCount[0]_i_1/O
                         net (fo=16, routed)          0.120     1.452    u3/servoFreqCount
    SLICE_X9Y86          FDRE                                         r  u3/servoFreqCount_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.828     1.956    u3/clk100_IBUF_BUFG
    SLICE_X9Y86          FDRE                                         r  u3/servoFreqCount_reg[15]/C

Slack:                    inf
  Source:                 servoPhotoT
                            (input port)
  Destination:            u3/SOld_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.509ns  (logic 0.233ns (15.448%)  route 1.276ns (84.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  servoPhotoT (IN)
                         net (fo=0)                   0.000     0.000    servoPhotoT
    A14                  IBUF (Prop_ibuf_I_O)         0.233     0.233 r  servoPhotoT_IBUF_inst/O
                         net (fo=2, routed)           1.276     1.509    u3/servoPhotoT_IBUF
    SLICE_X8Y87          FDRE                                         r  u3/SOld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk100_IBUF_BUFG_inst/O
                         net (fo=285, routed)         0.829     1.957    u3/clk100_IBUF_BUFG
    SLICE_X8Y87          FDRE                                         r  u3/SOld_reg/C





