// Mem file initialization records.
//
// SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
// Vivado v2016.1 (64-bit)
// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// Created on Friday April 29, 2016 - 12:48:36 pm, from:
//
//     Map file     - C:\training\hls\labs\hlx_flow\KC705\fir\system.srcs\sources_1\bd\microblaze_design\microblaze_design.bmm
//     Data file(s) - c:/training/hls/labs/hlx_flow/KC705/fir/system.srcs/sources_1/bd/microblaze_design/ip/microblaze_design_microblaze_0_0/data/mb_bootloop_le.elf
//
// Address space 'microblaze_design_i_microblaze_0.microblaze_design_i_microblaze_0_local_memory_lmb_bram_ADDR_SPACE', bit lane [31:0].
//
// Bus width = 32 bits, number of bus blocks = 1.

@00000000
    B8000000
