m255
K4
z2
!s11e MIXED_VERSIONS
!s11f vlog 2023.3 2023.07, Jul 17 2023
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip
valtera_up_altpll
Z1 2D:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioClock_2/submodules/altera_up_altpll.v|D:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioClock_2/submodules/altera_up_avalon_reset_from_locked_signal.v|D:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioClock_2/submodules/AudioClock_audio_pll_0.v
Z2 !s110 1716455224
!i10b 1
!s100 gA9^WMoZ<m>YaF1Vb;cei2
IOCD7O>5[^SlOZ`VQ39zP32
R0
Z3 w1640995200
8D:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioClock_2/submodules/altera_up_altpll.v
FD:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioClock_2/submodules/altera_up_altpll.v
!i122 2
L0 29 179
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2023.3;77
r1
!s85 0
31
Z6 !s108 1716455224.000000
Z7 !s107 D:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioClock_2/submodules/AudioClock_audio_pll_0.v|D:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioClock_2/submodules/altera_up_avalon_reset_from_locked_signal.v|D:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioClock_2/submodules/altera_up_altpll.v|
Z8 !s90 -reportprogress|300|-work|ip|D:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioClock_2/submodules/altera_up_altpll.v|D:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioClock_2/submodules/altera_up_avalon_reset_from_locked_signal.v|D:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioClock_2/submodules/AudioClock_audio_pll_0.v|
!i113 0
Z9 o-work ip -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z10 tCvgOpt 0
valtera_up_avalon_reset_from_locked_signal
R1
R2
!i10b 1
!s100 l7cj`WQfb[k<`bj?eTPi03
IYC7X4;]hOMU;aJ>KM]_Z50
R0
R3
8D:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioClock_2/submodules/altera_up_avalon_reset_from_locked_signal.v
FD:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioClock_2/submodules/altera_up_avalon_reset_from_locked_signal.v
!i122 2
L0 28 65
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
Eaudioclock
R3
Z11 DPx4 ieee 11 numeric_std 0 22 F8@]:i<mFK7<TjIzKcTGi0
Z12 DPx3 std 6 textio 0 22 LS[?81n5ZHWBI9JkBZTV<2
Z13 DPx4 ieee 14 std_logic_1164 0 22 6<US`=mgl_dFdCEFF7J=m1
!i122 3
R0
Z14 8D:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioClock_2/AudioClock.vhd
Z15 FD:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioClock_2/AudioClock.vhd
l0
L9 1
VC]9XNV=e0i6fCQ]dY23W`3
!s100 TV@F?<GPX;QXZ<m;44Sjm3
Z16 OL;C;2023.3;77
32
Z17 !s110 1716455226
!i10b 1
Z18 !s108 1716455226.000000
Z19 !s90 -reportprogress|300|-work|ip|D:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioClock_2/AudioClock.vhd|
Z20 !s107 D:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioClock_2/AudioClock.vhd|
!i113 0
Z21 o-work ip
Z22 tExplicit 1 CvgOpt 0
Artl
R11
R12
R13
DEx4 work 10 audioclock 0 22 C]9XNV=e0i6fCQ]dY23W`3
!i122 3
l28
L18 21
VDO54cH<bTNa3VO2o0iS?@3
!s100 P3:61NnSWk8NDFeHd?YUc0
R16
32
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
vAudioClock_audio_pll_0
R1
R2
!i10b 1
!s100 LL@_AKZ]Qbj=jGg9H?=ia3
Ijo0T_Km>JAg=T2n>mL[g=2
R0
R3
8D:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioClock_2/submodules/AudioClock_audio_pll_0.v
FD:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioClock_2/submodules/AudioClock_audio_pll_0.v
!i122 2
L0 9 33
R4
R5
r1
!s85 0
31
R6
R7
R8
!i113 0
R9
R10
n@audio@clock_audio_pll_0
vAudioClock_audio_pll_0_audio_pll
2D:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioClock_1/submodules/altera_up_avalon_reset_from_locked_signal.v|D:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioClock_1/submodules/AudioClock_audio_pll_0.v|D:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioClock_1/submodules/AudioClock_audio_pll_0_audio_pll.v
!s110 1716455218
!i10b 1
!s100 9lzOLGE:I_MSK7LIoM]i>1
Il88MSXffGEEegkgo75Ea@3
R0
R3
8D:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioClock_1/submodules/AudioClock_audio_pll_0_audio_pll.v
FD:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioClock_1/submodules/AudioClock_audio_pll_0_audio_pll.v
!i122 0
L0 2 85
R4
R5
r1
!s85 0
31
!s108 1716455218.000000
!s107 D:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioClock_1/submodules/AudioClock_audio_pll_0_audio_pll.v|D:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioClock_1/submodules/AudioClock_audio_pll_0.v|D:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioClock_1/submodules/altera_up_avalon_reset_from_locked_signal.v|
!s90 -reportprogress|300|-work|ip|D:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioClock_1/submodules/altera_up_avalon_reset_from_locked_signal.v|D:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioClock_1/submodules/AudioClock_audio_pll_0.v|D:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioClock_1/submodules/AudioClock_audio_pll_0_audio_pll.v|
!i113 0
R9
R10
n@audio@clock_audio_pll_0_audio_pll
Eaudiofifo
R3
R12
R13
!i122 4
R0
Z23 8D:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioFifo/AudioFifo.vhd
Z24 FD:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioFifo/AudioFifo.vhd
l0
Z25 L43 1
V_Ra>eDVk=3zD3_5f:AGTe2
!s100 3BP;Z;RCI9HWmShL_G^4d3
R16
32
Z26 !s110 1716455229
!i10b 1
Z27 !s108 1716455229.000000
Z28 !s90 -reportprogress|300|-work|ip|D:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioFifo/AudioFifo.vhd|
Z29 !s107 D:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioFifo/AudioFifo.vhd|
!i113 0
R21
R22
Asyn
R12
R13
DEx4 work 9 audiofifo 0 22 _Ra>eDVk=3zD3_5f:AGTe2
!i122 4
l92
L58 67
V;649[0X;<ofGV]hQD:Alc3
!s100 XM4U33_OZYVeBd;QGVP?G3
R16
32
R26
!i10b 1
R27
R28
R29
!i113 0
R21
R22
Eaudiorom
R3
Z30 DPx9 altera_mf 20 altera_mf_components 0 22 77R]3e1eDFBiY:dg9ITnB3
R12
R13
!i122 5
R0
Z31 8D:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioRom/AudioRom.vhd
Z32 FD:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioRom/AudioRom.vhd
l0
R25
VmXn]6FFM?Oa^4HSmYKYd42
!s100 G_aGK2Adfb2k8<6?k]OY_1
R16
32
Z33 !s110 1716455243
!i10b 1
Z34 !s108 1716455243.000000
Z35 !s90 -reportprogress|300|-work|ip|D:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioRom/AudioRom.vhd|
Z36 !s107 D:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/AudioRom/AudioRom.vhd|
!i113 0
R21
R22
Asyn
R30
R12
R13
DEx4 work 8 audiorom 0 22 mXn]6FFM?Oa^4HSmYKYd42
!i122 5
l57
L53 33
V`20C9`QlLn5mjj8J`SBBa3
!s100 Bc@`IoNlnTK7:fXN=O^?62
R16
32
R33
!i10b 1
R34
R35
R36
!i113 0
R21
R22
Etdmaminfifo
R3
R12
R13
!i122 6
R0
Z37 8D:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/TdmaMinFifo/TdmaMinFifo.vhd
Z38 FD:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/TdmaMinFifo/TdmaMinFifo.vhd
l0
R25
V_c`J0f7[8S@d=ebLWRZ3:3
!s100 e^gjc9aTlQ]YIoG32lHNS0
R16
32
Z39 !s110 1716455251
!i10b 1
Z40 !s108 1716455251.000000
Z41 !s90 -reportprogress|300|-work|ip|D:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/TdmaMinFifo/TdmaMinFifo.vhd|
!s107 D:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/TdmaMinFifo/TdmaMinFifo.vhd|
!i113 0
R21
R22
Asyn
R12
R13
DEx4 work 11 tdmaminfifo 0 22 _c`J0f7[8S@d=ebLWRZ3:3
!i122 6
l89
L57 63
V^Vcnn?m?IzUoQmHCkYkcY3
!s100 N1^KGPG_4bPEaW`OmJKo?3
R16
32
R39
!i10b 1
R40
R41
Z42 !s107 D:/Documents/UOA/2024/Semester 1/COMPSYS701/Labs/Lab 2/Lab2 Reference Design 2024/CS701/ip/TdmaMinFifo/TdmaMinFifo.vhd|
!i113 0
R21
R22
