{
  "sha": "13954a31199aac7d5bcb7d614f73cead4fd3d69c",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6MTM5NTRhMzExOTlhYWM3ZDViY2I3ZDYxNGY3M2NlYWQ0ZmQzZDY5Yw==",
  "commit": {
    "author": {
      "name": "Jan Beulich",
      "email": "jbeulich@suse.com",
      "date": "2021-03-10T07:16:24Z"
    },
    "committer": {
      "name": "Jan Beulich",
      "email": "jbeulich@suse.com",
      "date": "2021-03-10T07:16:24Z"
    },
    "message": "x86: re-arrange order of decode for various mask reg opcodes\n\nThe order of decodes influences the overall number of table entries.\nReduce table size quite a bit by first decoding few-alternatives\nattributes common to all valid leaves.",
    "tree": {
      "sha": "b838b0ca1461cb674524b329fe6ed1ee25e2d2e2",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/b838b0ca1461cb674524b329fe6ed1ee25e2d2e2"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/13954a31199aac7d5bcb7d614f73cead4fd3d69c",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/13954a31199aac7d5bcb7d614f73cead4fd3d69c",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/13954a31199aac7d5bcb7d614f73cead4fd3d69c",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/13954a31199aac7d5bcb7d614f73cead4fd3d69c/comments",
  "author": {
    "login": "jbeulich",
    "id": 5610135,
    "node_id": "MDQ6VXNlcjU2MTAxMzU=",
    "avatar_url": "https://avatars.githubusercontent.com/u/5610135?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/jbeulich",
    "html_url": "https://github.com/jbeulich",
    "followers_url": "https://api.github.com/users/jbeulich/followers",
    "following_url": "https://api.github.com/users/jbeulich/following{/other_user}",
    "gists_url": "https://api.github.com/users/jbeulich/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/jbeulich/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/jbeulich/subscriptions",
    "organizations_url": "https://api.github.com/users/jbeulich/orgs",
    "repos_url": "https://api.github.com/users/jbeulich/repos",
    "events_url": "https://api.github.com/users/jbeulich/events{/privacy}",
    "received_events_url": "https://api.github.com/users/jbeulich/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "jbeulich",
    "id": 5610135,
    "node_id": "MDQ6VXNlcjU2MTAxMzU=",
    "avatar_url": "https://avatars.githubusercontent.com/u/5610135?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/jbeulich",
    "html_url": "https://github.com/jbeulich",
    "followers_url": "https://api.github.com/users/jbeulich/followers",
    "following_url": "https://api.github.com/users/jbeulich/following{/other_user}",
    "gists_url": "https://api.github.com/users/jbeulich/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/jbeulich/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/jbeulich/subscriptions",
    "organizations_url": "https://api.github.com/users/jbeulich/orgs",
    "repos_url": "https://api.github.com/users/jbeulich/repos",
    "events_url": "https://api.github.com/users/jbeulich/events{/privacy}",
    "received_events_url": "https://api.github.com/users/jbeulich/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "14d10c6ccc9c4362d50fae61a9c48baa8b17fb73",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/14d10c6ccc9c4362d50fae61a9c48baa8b17fb73",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/14d10c6ccc9c4362d50fae61a9c48baa8b17fb73"
    }
  ],
  "stats": {
    "total": 1027,
    "additions": 427,
    "deletions": 600
  },
  "files": [
    {
      "sha": "76e8547ab7cec94e1ebbb773a4bc5f6be28aaa29",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 99,
      "deletions": 0,
      "changes": 99,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/13954a31199aac7d5bcb7d614f73cead4fd3d69c/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/13954a31199aac7d5bcb7d614f73cead4fd3d69c/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=13954a31199aac7d5bcb7d614f73cead4fd3d69c",
      "patch": "@@ -1,3 +1,102 @@\n+2021-03-10  Jan Beulich  <jbeulich@suse.com>\n+\n+\t* opcodes/i386-dis.c (MOD_VEX_W_0_0F41_P_0_LEN_1,\n+\tMOD_VEX_W_1_0F41_P_0_LEN_1, MOD_VEX_W_0_0F41_P_2_LEN_1,\n+\tMOD_VEX_W_1_0F41_P_2_LEN_1, MOD_VEX_W_0_0F42_P_0_LEN_1,\n+\tMOD_VEX_W_1_0F42_P_0_LEN_1, MOD_VEX_W_0_0F42_P_2_LEN_1,\n+\tMOD_VEX_W_1_0F42_P_2_LEN_1, MOD_VEX_W_0_0F44_P_0_LEN_1,\n+\tMOD_VEX_W_1_0F44_P_0_LEN_1, MOD_VEX_W_0_0F44_P_2_LEN_1,\n+\tMOD_VEX_W_1_0F44_P_2_LEN_1, MOD_VEX_W_0_0F45_P_0_LEN_1,\n+\tMOD_VEX_W_1_0F45_P_0_LEN_1, MOD_VEX_W_0_0F45_P_2_LEN_1,\n+\tMOD_VEX_W_1_0F45_P_2_LEN_1, MOD_VEX_W_0_0F46_P_0_LEN_1,\n+\tMOD_VEX_W_1_0F46_P_0_LEN_1, MOD_VEX_W_0_0F46_P_2_LEN_1,\n+\tMOD_VEX_W_1_0F46_P_2_LEN_1, MOD_VEX_W_0_0F47_P_0_LEN_1,\n+\tMOD_VEX_W_1_0F47_P_0_LEN_1, MOD_VEX_W_0_0F47_P_2_LEN_1,\n+\tMOD_VEX_W_1_0F47_P_2_LEN_1, MOD_VEX_W_0_0F4A_P_0_LEN_1,\n+\tMOD_VEX_W_1_0F4A_P_0_LEN_1, MOD_VEX_W_0_0F4A_P_2_LEN_1,\n+\tMOD_VEX_W_1_0F4A_P_2_LEN_1, MOD_VEX_W_0_0F4B_P_0_LEN_1,\n+\tMOD_VEX_W_1_0F4B_P_0_LEN_1, MOD_VEX_W_0_0F4B_P_2_LEN_1,\n+\tMOD_VEX_W_0_0F91_P_0_LEN_0, MOD_VEX_W_1_0F91_P_0_LEN_0,\n+\tMOD_VEX_W_0_0F91_P_2_LEN_0, MOD_VEX_W_1_0F91_P_2_LEN_0,\n+\tMOD_VEX_W_0_0F92_P_0_LEN_0, MOD_VEX_W_0_0F92_P_2_LEN_0,\n+\tMOD_VEX_0F92_P_3_LEN_0, MOD_VEX_W_0_0F93_P_0_LEN_0,\n+\tMOD_VEX_W_0_0F93_P_2_LEN_0, MOD_VEX_0F93_P_3_LEN_0,\n+\tMOD_VEX_W_0_0F98_P_0_LEN_0, MOD_VEX_W_1_0F98_P_0_LEN_0,\n+\tMOD_VEX_W_0_0F98_P_2_LEN_0, MOD_VEX_W_1_0F98_P_2_LEN_0,\n+\tMOD_VEX_W_0_0F99_P_0_LEN_0, MOD_VEX_W_1_0F99_P_0_LEN_0,\n+\tMOD_VEX_W_0_0F99_P_2_LEN_0, MOD_VEX_W_1_0F99_P_2_LEN_0,\n+\tPREFIX_VEX_0F41, PREFIX_VEX_0F42, PREFIX_VEX_0F44,\n+\tPREFIX_VEX_0F45, PREFIX_VEX_0F46, PREFIX_VEX_0F47,\n+\tPREFIX_VEX_0F4A, PREFIX_VEX_0F4B, PREFIX_VEX_0F90,\n+\tPREFIX_VEX_0F91, PREFIX_VEX_0F92, PREFIX_VEX_0F93,\n+\tPREFIX_VEX_0F98, PREFIX_VEX_0F99, VEX_LEN_0F41_P_0,\n+\tVEX_LEN_0F41_P_2, VEX_LEN_0F42_P_0, VEX_LEN_0F42_P_2,\n+\tVEX_LEN_0F44_P_0, VEX_LEN_0F44_P_2, VEX_LEN_0F45_P_0,\n+\tVEX_LEN_0F45_P_2, VEX_LEN_0F46_P_0, VEX_LEN_0F46_P_2,\n+\tVEX_LEN_0F47_P_0, VEX_LEN_0F47_P_2, VEX_LEN_0F4A_P_0,\n+\tVEX_LEN_0F4A_P_2, VEX_LEN_0F4B_P_0, VEX_LEN_0F4B_P_2,\n+\tVEX_LEN_0F90_P_0, VEX_LEN_0F90_P_2, VEX_LEN_0F91_P_0,\n+\tVEX_LEN_0F91_P_2, VEX_LEN_0F92_P_0, VEX_LEN_0F92_P_2,\n+\tVEX_LEN_0F92_P_3, VEX_LEN_0F93_P_0, VEX_LEN_0F93_P_2,\n+\tVEX_LEN_0F93_P_3, VEX_LEN_0F98_P_0, VEX_LEN_0F98_P_2,\n+\tVEX_LEN_0F99_P_0, VEX_LEN_0F99_P_2, VEX_W_0F41_P_0_LEN_1,\n+\tVEX_W_0F41_P_2_LEN_1, VEX_W_0F42_P_0_LEN_1,\n+\tVEX_W_0F42_P_2_LEN_1, VEX_W_0F44_P_0_LEN_0,\n+\tVEX_W_0F44_P_2_LEN_0, VEX_W_0F45_P_0_LEN_1,\n+\tVEX_W_0F45_P_2_LEN_1, VEX_W_0F46_P_0_LEN_1,\n+\tVEX_W_0F46_P_2_LEN_1, VEX_W_0F47_P_0_LEN_1,\n+\tVEX_W_0F47_P_2_LEN_1, VEX_W_0F4A_P_0_LEN_1,\n+\tVEX_W_0F4A_P_2_LEN_1, VEX_W_0F4B_P_0_LEN_1,\n+\tVEX_W_0F4B_P_2_LEN_1, VEX_W_0F90_P_0_LEN_0,\n+\tVEX_W_0F90_P_2_LEN_0, VEX_W_0F91_P_0_LEN_0,\n+\tVEX_W_0F91_P_2_LEN_0, VEX_W_0F92_P_0_LEN_0,\n+\tVEX_W_0F92_P_2_LEN_0, VEX_W_0F93_P_0_LEN_0,\n+\tVEX_W_0F93_P_2_LEN_0, VEX_W_0F98_P_0_LEN_0,\n+\tVEX_W_0F98_P_2_LEN_0, VEX_W_0F99_P_0_LEN_0,\n+\tVEX_W_0F99_P_2_LEN_0): Delete.\n+\tMOD_VEX_0F41_L_1, MOD_VEX_0F42_L_1, MOD_VEX_0F44_L_0,\n+\tMOD_VEX_0F45_L_1, MOD_VEX_0F46_L_1, MOD_VEX_0F47_L_1,\n+\tMOD_VEX_0F4A_L_1, MOD_VEX_0F4B_L_1, MOD_VEX_0F91_L_0,\n+\tMOD_VEX_0F92_L_0, MOD_VEX_0F93_L_0, MOD_VEX_0F98_L_0,\n+\tMOD_VEX_0F99_L_0, PREFIX_VEX_0F41_L_1_M_1_W_0,\n+\tPREFIX_VEX_0F41_L_1_M_1_W_1, PREFIX_VEX_0F42_L_1_M_1_W_0,\n+\tPREFIX_VEX_0F42_L_1_M_1_W_1, PREFIX_VEX_0F44_L_0_M_1_W_0,\n+\tPREFIX_VEX_0F44_L_0_M_1_W_1, PREFIX_VEX_0F45_L_1_M_1_W_0,\n+\tPREFIX_VEX_0F45_L_1_M_1_W_1, PREFIX_VEX_0F46_L_1_M_1_W_0,\n+\tPREFIX_VEX_0F46_L_1_M_1_W_1, PREFIX_VEX_0F47_L_1_M_1_W_0,\n+\tPREFIX_VEX_0F47_L_1_M_1_W_1, PREFIX_VEX_0F4A_L_1_M_1_W_0,\n+\tPREFIX_VEX_0F4A_L_1_M_1_W_1, PREFIX_VEX_0F4B_L_1_M_1_W_0,\n+\tPREFIX_VEX_0F4B_L_1_M_1_W_1, PREFIX_VEX_0F90_L_0_W_0,\n+\tPREFIX_VEX_0F90_L_0_W_1, PREFIX_VEX_0F91_L_0_M_0_W_0,\n+\tPREFIX_VEX_0F91_L_0_M_0_W_1, PREFIX_VEX_0F92_L_0_M_1_W_0,\n+\tPREFIX_VEX_0F92_L_0_M_1_W_1, PREFIX_VEX_0F93_L_0_M_1_W_0,\n+\tPREFIX_VEX_0F93_L_0_M_1_W_1, PREFIX_VEX_0F98_L_0_M_1_W_0,\n+\tPREFIX_VEX_0F98_L_0_M_1_W_1, PREFIX_VEX_0F99_L_0_M_1_W_0,\n+\tPREFIX_VEX_0F99_L_0_M_1_W_1, VEX_LEN_0F41, VEX_LEN_0F42,\n+\tVEX_LEN_0F44, VEX_LEN_0F45, VEX_LEN_0F46, VEX_LEN_0F47,\n+\tVEX_LEN_0F4A, VEX_LEN_0F4B, VEX_LEN_0F90, VEX_LEN_0F91,\n+\tVEX_LEN_0F92, VEX_LEN_0F93, VEX_LEN_0F98, VEX_LEN_0F99,\n+\tVEX_W_0F41_L_1_M_1, VEX_W_0F42_L_1_M_1, VEX_W_0F44_L_0_M_1,\n+\tVEX_W_0F45_L_1_M_1, VEX_W_0F46_L_1_M_1, VEX_W_0F47_L_1_M_1,\n+\tVEX_W_0F4A_L_1_M_1, VEX_W_0F4B_L_1_M_1, VEX_W_0F90_L_0,\n+\tVEX_W_0F91_L_0_M_0, VEX_W_0F92_L_0_M_1, VEX_W_0F93_L_0_M_1,\n+\tVEX_W_0F98_L_0_M_1, VEX_W_0F99_L_0_M_1): New.\n+\t(prefix_table): No longer link to vex_len_table[] for opcodes\n+\t0F41, 0F42, 0F44, 0F45, 0F46, 0F47, 0F4A, 0F4B, 0F90, 0F91,\n+\t0F92, 0F93, 0F98, and 0F99.\n+\t(vex_table): Link to vex_len_table[] for opcodes 0F41, 0F42,\n+\t0F44, 0F45, 0F46, 0F47, 0F4A, 0F4B, 0F90, 0F91, 0F92, 0F93,\n+\t0F98, and 0F99.\n+\t(vex_len_table): Link to mod_table[] for opcodes 0F41, 0F42,\n+\t0F44, 0F45, 0F46, 0F47, 0F4A, 0F4B, 0F90, 0F91, 0F92, 0F93,\n+\t0F98, and 0F99.\n+\t(vex_w_table): Link to prefix_table[] for opcodes 0F41, 0F42,\n+\t0F44, 0F45, 0F46, 0F47, 0F4A, 0F4B, 0F90, 0F91, 0F92, 0F93,\n+\t0F98, and 0F99.\n+\t(mod_table): Link to vex_w_table[] for opcodes 0F41, 0F42,\n+\t0F44, 0F45, 0F46, 0F47, 0F4A, 0F4B, 0F90, 0F91, 0F92, 0F93,\n+\t0F98, and 0F99.\n+\n 2021-03-10  Jan Beulich  <jbeulich@suse.com>\n \n \t* opcodes/i386-dis.c (VEX_REG_0F71, VEX_REG_0F72, VEX_REG_0F73):"
    },
    {
      "sha": "2adf8e983d8953e4419726f239151ddf4502e058",
      "filename": "opcodes/i386-dis.c",
      "status": "modified",
      "additions": 328,
      "deletions": 600,
      "changes": 928,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/13954a31199aac7d5bcb7d614f73cead4fd3d69c/opcodes/i386-dis.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/13954a31199aac7d5bcb7d614f73cead4fd3d69c/opcodes/i386-dis.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-dis.c?ref=13954a31199aac7d5bcb7d614f73cead4fd3d69c",
      "patch": "@@ -800,59 +800,23 @@ enum\n   MOD_VEX_0F16_PREFIX_2,\n   MOD_VEX_0F17,\n   MOD_VEX_0F2B,\n-  MOD_VEX_W_0_0F41_P_0_LEN_1,\n-  MOD_VEX_W_1_0F41_P_0_LEN_1,\n-  MOD_VEX_W_0_0F41_P_2_LEN_1,\n-  MOD_VEX_W_1_0F41_P_2_LEN_1,\n-  MOD_VEX_W_0_0F42_P_0_LEN_1,\n-  MOD_VEX_W_1_0F42_P_0_LEN_1,\n-  MOD_VEX_W_0_0F42_P_2_LEN_1,\n-  MOD_VEX_W_1_0F42_P_2_LEN_1,\n-  MOD_VEX_W_0_0F44_P_0_LEN_1,\n-  MOD_VEX_W_1_0F44_P_0_LEN_1,\n-  MOD_VEX_W_0_0F44_P_2_LEN_1,\n-  MOD_VEX_W_1_0F44_P_2_LEN_1,\n-  MOD_VEX_W_0_0F45_P_0_LEN_1,\n-  MOD_VEX_W_1_0F45_P_0_LEN_1,\n-  MOD_VEX_W_0_0F45_P_2_LEN_1,\n-  MOD_VEX_W_1_0F45_P_2_LEN_1,\n-  MOD_VEX_W_0_0F46_P_0_LEN_1,\n-  MOD_VEX_W_1_0F46_P_0_LEN_1,\n-  MOD_VEX_W_0_0F46_P_2_LEN_1,\n-  MOD_VEX_W_1_0F46_P_2_LEN_1,\n-  MOD_VEX_W_0_0F47_P_0_LEN_1,\n-  MOD_VEX_W_1_0F47_P_0_LEN_1,\n-  MOD_VEX_W_0_0F47_P_2_LEN_1,\n-  MOD_VEX_W_1_0F47_P_2_LEN_1,\n-  MOD_VEX_W_0_0F4A_P_0_LEN_1,\n-  MOD_VEX_W_1_0F4A_P_0_LEN_1,\n-  MOD_VEX_W_0_0F4A_P_2_LEN_1,\n-  MOD_VEX_W_1_0F4A_P_2_LEN_1,\n-  MOD_VEX_W_0_0F4B_P_0_LEN_1,\n-  MOD_VEX_W_1_0F4B_P_0_LEN_1,\n-  MOD_VEX_W_0_0F4B_P_2_LEN_1,\n+  MOD_VEX_0F41_L_1,\n+  MOD_VEX_0F42_L_1,\n+  MOD_VEX_0F44_L_0,\n+  MOD_VEX_0F45_L_1,\n+  MOD_VEX_0F46_L_1,\n+  MOD_VEX_0F47_L_1,\n+  MOD_VEX_0F4A_L_1,\n+  MOD_VEX_0F4B_L_1,\n   MOD_VEX_0F50,\n   MOD_VEX_0F71,\n   MOD_VEX_0F72,\n   MOD_VEX_0F73,\n-  MOD_VEX_W_0_0F91_P_0_LEN_0,\n-  MOD_VEX_W_1_0F91_P_0_LEN_0,\n-  MOD_VEX_W_0_0F91_P_2_LEN_0,\n-  MOD_VEX_W_1_0F91_P_2_LEN_0,\n-  MOD_VEX_W_0_0F92_P_0_LEN_0,\n-  MOD_VEX_W_0_0F92_P_2_LEN_0,\n-  MOD_VEX_0F92_P_3_LEN_0,\n-  MOD_VEX_W_0_0F93_P_0_LEN_0,\n-  MOD_VEX_W_0_0F93_P_2_LEN_0,\n-  MOD_VEX_0F93_P_3_LEN_0,\n-  MOD_VEX_W_0_0F98_P_0_LEN_0,\n-  MOD_VEX_W_1_0F98_P_0_LEN_0,\n-  MOD_VEX_W_0_0F98_P_2_LEN_0,\n-  MOD_VEX_W_1_0F98_P_2_LEN_0,\n-  MOD_VEX_W_0_0F99_P_0_LEN_0,\n-  MOD_VEX_W_1_0F99_P_0_LEN_0,\n-  MOD_VEX_W_0_0F99_P_2_LEN_0,\n-  MOD_VEX_W_1_0F99_P_2_LEN_0,\n+  MOD_VEX_0F91_L_0,\n+  MOD_VEX_0F92_L_0,\n+  MOD_VEX_0F93_L_0,\n+  MOD_VEX_0F98_L_0,\n+  MOD_VEX_0F99_L_0,\n   MOD_VEX_0FAE_REG_2,\n   MOD_VEX_0FAE_REG_3,\n   MOD_VEX_0FD7,\n@@ -1034,14 +998,22 @@ enum\n   PREFIX_VEX_0F2D,\n   PREFIX_VEX_0F2E,\n   PREFIX_VEX_0F2F,\n-  PREFIX_VEX_0F41,\n-  PREFIX_VEX_0F42,\n-  PREFIX_VEX_0F44,\n-  PREFIX_VEX_0F45,\n-  PREFIX_VEX_0F46,\n-  PREFIX_VEX_0F47,\n-  PREFIX_VEX_0F4A,\n-  PREFIX_VEX_0F4B,\n+  PREFIX_VEX_0F41_L_1_M_1_W_0,\n+  PREFIX_VEX_0F41_L_1_M_1_W_1,\n+  PREFIX_VEX_0F42_L_1_M_1_W_0,\n+  PREFIX_VEX_0F42_L_1_M_1_W_1,\n+  PREFIX_VEX_0F44_L_0_M_1_W_0,\n+  PREFIX_VEX_0F44_L_0_M_1_W_1,\n+  PREFIX_VEX_0F45_L_1_M_1_W_0,\n+  PREFIX_VEX_0F45_L_1_M_1_W_1,\n+  PREFIX_VEX_0F46_L_1_M_1_W_0,\n+  PREFIX_VEX_0F46_L_1_M_1_W_1,\n+  PREFIX_VEX_0F47_L_1_M_1_W_0,\n+  PREFIX_VEX_0F47_L_1_M_1_W_1,\n+  PREFIX_VEX_0F4A_L_1_M_1_W_0,\n+  PREFIX_VEX_0F4A_L_1_M_1_W_1,\n+  PREFIX_VEX_0F4B_L_1_M_1_W_0,\n+  PREFIX_VEX_0F4B_L_1_M_1_W_1,\n   PREFIX_VEX_0F51,\n   PREFIX_VEX_0F52,\n   PREFIX_VEX_0F53,\n@@ -1059,12 +1031,18 @@ enum\n   PREFIX_VEX_0F7D,\n   PREFIX_VEX_0F7E,\n   PREFIX_VEX_0F7F,\n-  PREFIX_VEX_0F90,\n-  PREFIX_VEX_0F91,\n-  PREFIX_VEX_0F92,\n-  PREFIX_VEX_0F93,\n-  PREFIX_VEX_0F98,\n-  PREFIX_VEX_0F99,\n+  PREFIX_VEX_0F90_L_0_W_0,\n+  PREFIX_VEX_0F90_L_0_W_1,\n+  PREFIX_VEX_0F91_L_0_M_0_W_0,\n+  PREFIX_VEX_0F91_L_0_M_0_W_1,\n+  PREFIX_VEX_0F92_L_0_M_1_W_0,\n+  PREFIX_VEX_0F92_L_0_M_1_W_1,\n+  PREFIX_VEX_0F93_L_0_M_1_W_0,\n+  PREFIX_VEX_0F93_L_0_M_1_W_1,\n+  PREFIX_VEX_0F98_L_0_M_1_W_0,\n+  PREFIX_VEX_0F98_L_0_M_1_W_1,\n+  PREFIX_VEX_0F99_L_0_M_1_W_0,\n+  PREFIX_VEX_0F99_L_0_M_1_W_1,\n   PREFIX_VEX_0FC2,\n   PREFIX_VEX_0FD0,\n   PREFIX_VEX_0FE6,\n@@ -1229,40 +1207,24 @@ enum\n   VEX_LEN_0F16_P_0_M_1,\n #define VEX_LEN_0F16_P_2_M_0 VEX_LEN_0F16_P_0_M_0\n   VEX_LEN_0F17_M_0,\n-  VEX_LEN_0F41_P_0,\n-  VEX_LEN_0F41_P_2,\n-  VEX_LEN_0F42_P_0,\n-  VEX_LEN_0F42_P_2,\n-  VEX_LEN_0F44_P_0,\n-  VEX_LEN_0F44_P_2,\n-  VEX_LEN_0F45_P_0,\n-  VEX_LEN_0F45_P_2,\n-  VEX_LEN_0F46_P_0,\n-  VEX_LEN_0F46_P_2,\n-  VEX_LEN_0F47_P_0,\n-  VEX_LEN_0F47_P_2,\n-  VEX_LEN_0F4A_P_0,\n-  VEX_LEN_0F4A_P_2,\n-  VEX_LEN_0F4B_P_0,\n-  VEX_LEN_0F4B_P_2,\n+  VEX_LEN_0F41,\n+  VEX_LEN_0F42,\n+  VEX_LEN_0F44,\n+  VEX_LEN_0F45,\n+  VEX_LEN_0F46,\n+  VEX_LEN_0F47,\n+  VEX_LEN_0F4A,\n+  VEX_LEN_0F4B,\n   VEX_LEN_0F6E,\n   VEX_LEN_0F77,\n   VEX_LEN_0F7E_P_1,\n   VEX_LEN_0F7E_P_2,\n-  VEX_LEN_0F90_P_0,\n-  VEX_LEN_0F90_P_2,\n-  VEX_LEN_0F91_P_0,\n-  VEX_LEN_0F91_P_2,\n-  VEX_LEN_0F92_P_0,\n-  VEX_LEN_0F92_P_2,\n-  VEX_LEN_0F92_P_3,\n-  VEX_LEN_0F93_P_0,\n-  VEX_LEN_0F93_P_2,\n-  VEX_LEN_0F93_P_3,\n-  VEX_LEN_0F98_P_0,\n-  VEX_LEN_0F98_P_2,\n-  VEX_LEN_0F99_P_0,\n-  VEX_LEN_0F99_P_2,\n+  VEX_LEN_0F90,\n+  VEX_LEN_0F91,\n+  VEX_LEN_0F92,\n+  VEX_LEN_0F93,\n+  VEX_LEN_0F98,\n+  VEX_LEN_0F99,\n   VEX_LEN_0FAE_R_2_M_0,\n   VEX_LEN_0FAE_R_3_M_0,\n   VEX_LEN_0FC4,\n@@ -1444,34 +1406,20 @@ enum\n \n enum\n {\n-  VEX_W_0F41_P_0_LEN_1 = 0,\n-  VEX_W_0F41_P_2_LEN_1,\n-  VEX_W_0F42_P_0_LEN_1,\n-  VEX_W_0F42_P_2_LEN_1,\n-  VEX_W_0F44_P_0_LEN_0,\n-  VEX_W_0F44_P_2_LEN_0,\n-  VEX_W_0F45_P_0_LEN_1,\n-  VEX_W_0F45_P_2_LEN_1,\n-  VEX_W_0F46_P_0_LEN_1,\n-  VEX_W_0F46_P_2_LEN_1,\n-  VEX_W_0F47_P_0_LEN_1,\n-  VEX_W_0F47_P_2_LEN_1,\n-  VEX_W_0F4A_P_0_LEN_1,\n-  VEX_W_0F4A_P_2_LEN_1,\n-  VEX_W_0F4B_P_0_LEN_1,\n-  VEX_W_0F4B_P_2_LEN_1,\n-  VEX_W_0F90_P_0_LEN_0,\n-  VEX_W_0F90_P_2_LEN_0,\n-  VEX_W_0F91_P_0_LEN_0,\n-  VEX_W_0F91_P_2_LEN_0,\n-  VEX_W_0F92_P_0_LEN_0,\n-  VEX_W_0F92_P_2_LEN_0,\n-  VEX_W_0F93_P_0_LEN_0,\n-  VEX_W_0F93_P_2_LEN_0,\n-  VEX_W_0F98_P_0_LEN_0,\n-  VEX_W_0F98_P_2_LEN_0,\n-  VEX_W_0F99_P_0_LEN_0,\n-  VEX_W_0F99_P_2_LEN_0,\n+  VEX_W_0F41_L_1_M_1 = 0,\n+  VEX_W_0F42_L_1_M_1,\n+  VEX_W_0F44_L_0_M_1,\n+  VEX_W_0F45_L_1_M_1,\n+  VEX_W_0F46_L_1_M_1,\n+  VEX_W_0F47_L_1_M_1,\n+  VEX_W_0F4A_L_1_M_1,\n+  VEX_W_0F4B_L_1_M_1,\n+  VEX_W_0F90_L_0,\n+  VEX_W_0F91_L_0_M_0,\n+  VEX_W_0F92_L_0_M_1,\n+  VEX_W_0F93_L_0_M_1,\n+  VEX_W_0F98_L_0_M_1,\n+  VEX_W_0F99_L_0_M_1,\n   VEX_W_0F380C,\n   VEX_W_0F380D,\n   VEX_W_0F380E,\n@@ -3797,60 +3745,114 @@ static const struct dis386 prefix_table[][4] = {\n     { \"vcomisX\",\t{ XMScalar, EXxmm_mq, EXxEVexS }, PREFIX_OPCODE },\n   },\n \n-  /* PREFIX_VEX_0F41 */\n+  /* PREFIX_VEX_0F41_L_1_M_1_W_0 */\n   {\n-    { VEX_LEN_TABLE (VEX_LEN_0F41_P_0) },\n+    { \"kandw\",          { MaskG, MaskVex, MaskE }, 0 },\n     { Bad_Opcode },\n-    { VEX_LEN_TABLE (VEX_LEN_0F41_P_2) },\n+    { \"kandb\",          { MaskG, MaskVex, MaskE }, 0 },\n   },\n \n-  /* PREFIX_VEX_0F42 */\n+  /* PREFIX_VEX_0F41_L_1_M_1_W_1 */\n   {\n-    { VEX_LEN_TABLE (VEX_LEN_0F42_P_0) },\n+    { \"kandq\",          { MaskG, MaskVex, MaskE }, 0 },\n     { Bad_Opcode },\n-    { VEX_LEN_TABLE (VEX_LEN_0F42_P_2) },\n+    { \"kandd\",          { MaskG, MaskVex, MaskE }, 0 },\n   },\n \n-  /* PREFIX_VEX_0F44 */\n+  /* PREFIX_VEX_0F42_L_1_M_1_W_0 */\n   {\n-    { VEX_LEN_TABLE (VEX_LEN_0F44_P_0) },\n+    { \"kandnw\",         { MaskG, MaskVex, MaskE }, 0 },\n     { Bad_Opcode },\n-    { VEX_LEN_TABLE (VEX_LEN_0F44_P_2) },\n+    { \"kandnb\",         { MaskG, MaskVex, MaskE }, 0 },\n   },\n \n-  /* PREFIX_VEX_0F45 */\n+  /* PREFIX_VEX_0F42_L_1_M_1_W_1 */\n   {\n-    { VEX_LEN_TABLE (VEX_LEN_0F45_P_0) },\n+    { \"kandnq\",         { MaskG, MaskVex, MaskE }, 0 },\n     { Bad_Opcode },\n-    { VEX_LEN_TABLE (VEX_LEN_0F45_P_2) },\n+    { \"kandnd\",         { MaskG, MaskVex, MaskE }, 0 },\n   },\n \n-  /* PREFIX_VEX_0F46 */\n+  /* PREFIX_VEX_0F44_L_0_M_1_W_0 */\n   {\n-    { VEX_LEN_TABLE (VEX_LEN_0F46_P_0) },\n+    { \"knotw\",          { MaskG, MaskE }, 0 },\n     { Bad_Opcode },\n-    { VEX_LEN_TABLE (VEX_LEN_0F46_P_2) },\n+    { \"knotb\",          { MaskG, MaskE }, 0 },\n   },\n \n-  /* PREFIX_VEX_0F47 */\n+  /* PREFIX_VEX_0F44_L_0_M_1_W_1 */\n   {\n-    { VEX_LEN_TABLE (VEX_LEN_0F47_P_0) },\n+    { \"knotq\",          { MaskG, MaskE }, 0 },\n     { Bad_Opcode },\n-    { VEX_LEN_TABLE (VEX_LEN_0F47_P_2) },\n+    { \"knotd\",          { MaskG, MaskE }, 0 },\n   },\n \n-  /* PREFIX_VEX_0F4A */\n+  /* PREFIX_VEX_0F45_L_1_M_1_W_0 */\n   {\n-    { VEX_LEN_TABLE (VEX_LEN_0F4A_P_0) },\n+    { \"korw\",       { MaskG, MaskVex, MaskE }, 0 },\n     { Bad_Opcode },\n-    { VEX_LEN_TABLE (VEX_LEN_0F4A_P_2) },\n+    { \"korb\",       { MaskG, MaskVex, MaskE }, 0 },\n   },\n \n-  /* PREFIX_VEX_0F4B */\n+  /* PREFIX_VEX_0F45_L_1_M_1_W_1 */\n   {\n-    { VEX_LEN_TABLE (VEX_LEN_0F4B_P_0) },\n+    { \"korq\",       { MaskG, MaskVex, MaskE }, 0 },\n     { Bad_Opcode },\n-    { VEX_LEN_TABLE (VEX_LEN_0F4B_P_2) },\n+    { \"kord\",       { MaskG, MaskVex, MaskE }, 0 },\n+  },\n+\n+  /* PREFIX_VEX_0F46_L_1_M_1_W_0 */\n+  {\n+    { \"kxnorw\",     { MaskG, MaskVex, MaskE }, 0 },\n+    { Bad_Opcode },\n+    { \"kxnorb\",     { MaskG, MaskVex, MaskE }, 0 },\n+  },\n+\n+  /* PREFIX_VEX_0F46_L_1_M_1_W_1 */\n+  {\n+    { \"kxnorq\",     { MaskG, MaskVex, MaskE }, 0 },\n+    { Bad_Opcode },\n+    { \"kxnord\",     { MaskG, MaskVex, MaskE }, 0 },\n+  },\n+\n+  /* PREFIX_VEX_0F47_L_1_M_1_W_0 */\n+  {\n+    { \"kxorw\",      { MaskG, MaskVex, MaskE }, 0 },\n+    { Bad_Opcode },\n+    { \"kxorb\",      { MaskG, MaskVex, MaskE }, 0 },\n+  },\n+\n+  /* PREFIX_VEX_0F47_L_1_M_1_W_1 */\n+  {\n+    { \"kxorq\",      { MaskG, MaskVex, MaskE }, 0 },\n+    { Bad_Opcode },\n+    { \"kxord\",      { MaskG, MaskVex, MaskE }, 0 },\n+  },\n+\n+  /* PREFIX_VEX_0F4A_L_1_M_1_W_0 */\n+  {\n+    { \"kaddw\",          { MaskG, MaskVex, MaskE }, 0 },\n+    { Bad_Opcode },\n+    { \"kaddb\",          { MaskG, MaskVex, MaskE }, 0 },\n+  },\n+\n+  /* PREFIX_VEX_0F4A_L_1_M_1_W_1 */\n+  {\n+    { \"kaddq\",          { MaskG, MaskVex, MaskE }, 0 },\n+    { Bad_Opcode },\n+    { \"kaddd\",          { MaskG, MaskVex, MaskE }, 0 },\n+  },\n+\n+  /* PREFIX_VEX_0F4B_L_1_M_1_W_0 */\n+  {\n+    { \"kunpckwd\",   { MaskG, MaskVex, MaskE }, 0 },\n+    { Bad_Opcode },\n+    { \"kunpckbw\",   { MaskG, MaskVex, MaskE }, 0 },\n+  },\n+\n+  /* PREFIX_VEX_0F4B_L_1_M_1_W_1 */\n+  {\n+    { \"kunpckdq\",   { MaskG, MaskVex, MaskE }, 0 },\n   },\n \n   /* PREFIX_VEX_0F51 */\n@@ -3981,48 +3983,92 @@ static const struct dis386 prefix_table[][4] = {\n     { \"vmovdqa\",\t{ EXxS, XM }, 0 },\n   },\n \n-  /* PREFIX_VEX_0F90 */\n+  /* PREFIX_VEX_0F90_L_0_W_0 */\n+  {\n+    { \"kmovw\",\t\t{ MaskG, MaskE }, 0 },\n+    { Bad_Opcode },\n+    { \"kmovb\",\t\t{ MaskG, MaskBDE }, 0 },\n+  },\n+\n+  /* PREFIX_VEX_0F90_L_0_W_1 */\n+  {\n+    { \"kmovq\",\t\t{ MaskG, MaskE }, 0 },\n+    { Bad_Opcode },\n+    { \"kmovd\",\t\t{ MaskG, MaskBDE }, 0 },\n+  },\n+\n+  /* PREFIX_VEX_0F91_L_0_M_0_W_0 */\n+  {\n+    { \"kmovw\",\t\t{ Ew, MaskG }, 0 },\n+    { Bad_Opcode },\n+    { \"kmovb\",\t\t{ Eb, MaskG }, 0 },\n+  },\n+\n+  /* PREFIX_VEX_0F91_L_0_M_0_W_1 */\n+  {\n+    { \"kmovq\",\t\t{ Eq, MaskG }, 0 },\n+    { Bad_Opcode },\n+    { \"kmovd\",\t\t{ Ed, MaskG }, 0 },\n+  },\n+\n+  /* PREFIX_VEX_0F92_L_0_M_1_W_0 */\n+  {\n+    { \"kmovw\",\t\t{ MaskG, Edq }, 0 },\n+    { Bad_Opcode },\n+    { \"kmovb\",\t\t{ MaskG, Edq }, 0 },\n+    { \"kmovd\",\t\t{ MaskG, Edq }, 0 },\n+  },\n+\n+  /* PREFIX_VEX_0F92_L_0_M_1_W_1 */\n   {\n-    { VEX_LEN_TABLE (VEX_LEN_0F90_P_0) },\n     { Bad_Opcode },\n-    { VEX_LEN_TABLE (VEX_LEN_0F90_P_2) },\n+    { Bad_Opcode },\n+    { Bad_Opcode },\n+    { \"kmovK\",\t\t{ MaskG, Edq }, 0 },\n   },\n \n-  /* PREFIX_VEX_0F91 */\n+  /* PREFIX_VEX_0F93_L_0_M_1_W_0 */\n   {\n-    { VEX_LEN_TABLE (VEX_LEN_0F91_P_0) },\n+    { \"kmovw\",\t\t{ Gdq, MaskE }, 0 },\n     { Bad_Opcode },\n-    { VEX_LEN_TABLE (VEX_LEN_0F91_P_2) },\n+    { \"kmovb\",\t\t{ Gdq, MaskE }, 0 },\n+    { \"kmovd\",\t\t{ Gdq, MaskE }, 0 },\n   },\n \n-  /* PREFIX_VEX_0F92 */\n+  /* PREFIX_VEX_0F93_L_0_M_1_W_1 */\n   {\n-    { VEX_LEN_TABLE (VEX_LEN_0F92_P_0) },\n     { Bad_Opcode },\n-    { VEX_LEN_TABLE (VEX_LEN_0F92_P_2) },\n-    { VEX_LEN_TABLE (VEX_LEN_0F92_P_3) },\n+    { Bad_Opcode },\n+    { Bad_Opcode },\n+    { \"kmovK\",\t\t{ Gdq, MaskE }, 0 },\n   },\n \n-  /* PREFIX_VEX_0F93 */\n+  /* PREFIX_VEX_0F98_L_0_M_1_W_0 */\n   {\n-    { VEX_LEN_TABLE (VEX_LEN_0F93_P_0) },\n+    { \"kortestw\", { MaskG, MaskE }, 0 },\n     { Bad_Opcode },\n-    { VEX_LEN_TABLE (VEX_LEN_0F93_P_2) },\n-    { VEX_LEN_TABLE (VEX_LEN_0F93_P_3) },\n+    { \"kortestb\", { MaskG, MaskE }, 0 },\n   },\n \n-  /* PREFIX_VEX_0F98 */\n+  /* PREFIX_VEX_0F98_L_0_M_1_W_1 */\n   {\n-    { VEX_LEN_TABLE (VEX_LEN_0F98_P_0) },\n+    { \"kortestq\", { MaskG, MaskE }, 0 },\n     { Bad_Opcode },\n-    { VEX_LEN_TABLE (VEX_LEN_0F98_P_2) },\n+    { \"kortestd\", { MaskG, MaskE }, 0 },\n   },\n \n-  /* PREFIX_VEX_0F99 */\n+  /* PREFIX_VEX_0F99_L_0_M_1_W_0 */\n   {\n-    { VEX_LEN_TABLE (VEX_LEN_0F99_P_0) },\n+    { \"ktestw\", { MaskG, MaskE }, 0 },\n     { Bad_Opcode },\n-    { VEX_LEN_TABLE (VEX_LEN_0F99_P_2) },\n+    { \"ktestb\", { MaskG, MaskE }, 0 },\n+  },\n+\n+  /* PREFIX_VEX_0F99_L_0_M_1_W_1 */\n+  {\n+    { \"ktestq\", { MaskG, MaskE }, 0 },\n+    { Bad_Opcode },\n+    { \"ktestd\", { MaskG, MaskE }, 0 },\n   },\n \n   /* PREFIX_VEX_0FC2 */\n@@ -5944,18 +5990,18 @@ static const struct dis386 vex_table[][256] = {\n     { Bad_Opcode },\n     /* 40 */\n     { Bad_Opcode },\n-    { PREFIX_TABLE (PREFIX_VEX_0F41) },\n-    { PREFIX_TABLE (PREFIX_VEX_0F42) },\n+    { VEX_LEN_TABLE (VEX_LEN_0F41) },\n+    { VEX_LEN_TABLE (VEX_LEN_0F42) },\n     { Bad_Opcode },\n-    { PREFIX_TABLE (PREFIX_VEX_0F44) },\n-    { PREFIX_TABLE (PREFIX_VEX_0F45) },\n-    { PREFIX_TABLE (PREFIX_VEX_0F46) },\n-    { PREFIX_TABLE (PREFIX_VEX_0F47) },\n+    { VEX_LEN_TABLE (VEX_LEN_0F44) },\n+    { VEX_LEN_TABLE (VEX_LEN_0F45) },\n+    { VEX_LEN_TABLE (VEX_LEN_0F46) },\n+    { VEX_LEN_TABLE (VEX_LEN_0F47) },\n     /* 48 */\n     { Bad_Opcode },\n     { Bad_Opcode },\n-    { PREFIX_TABLE (PREFIX_VEX_0F4A) },\n-    { PREFIX_TABLE (PREFIX_VEX_0F4B) },\n+    { VEX_LEN_TABLE (VEX_LEN_0F4A) },\n+    { VEX_LEN_TABLE (VEX_LEN_0F4B) },\n     { Bad_Opcode },\n     { Bad_Opcode },\n     { Bad_Opcode },\n@@ -6033,17 +6079,17 @@ static const struct dis386 vex_table[][256] = {\n     { Bad_Opcode },\n     { Bad_Opcode },\n     /* 90 */\n-    { PREFIX_TABLE (PREFIX_VEX_0F90) },\n-    { PREFIX_TABLE (PREFIX_VEX_0F91) },\n-    { PREFIX_TABLE (PREFIX_VEX_0F92) },\n-    { PREFIX_TABLE (PREFIX_VEX_0F93) },\n+    { VEX_LEN_TABLE (VEX_LEN_0F90) },\n+    { VEX_LEN_TABLE (VEX_LEN_0F91) },\n+    { VEX_LEN_TABLE (VEX_LEN_0F92) },\n+    { VEX_LEN_TABLE (VEX_LEN_0F93) },\n     { Bad_Opcode },\n     { Bad_Opcode },\n     { Bad_Opcode },\n     { Bad_Opcode },\n     /* 98 */\n-    { PREFIX_TABLE (PREFIX_VEX_0F98) },\n-    { PREFIX_TABLE (PREFIX_VEX_0F99) },\n+    { VEX_LEN_TABLE (VEX_LEN_0F98) },\n+    { VEX_LEN_TABLE (VEX_LEN_0F99) },\n     { Bad_Opcode },\n     { Bad_Opcode },\n     { Bad_Opcode },\n@@ -6776,83 +6822,51 @@ static const struct dis386 vex_len_table[][2] = {\n     { \"vmovhpX\",\t{ EXq, XM }, PREFIX_OPCODE },\n   },\n \n-  /* VEX_LEN_0F41_P_0 */\n-  {\n-    { Bad_Opcode },\n-    { VEX_W_TABLE (VEX_W_0F41_P_0_LEN_1) },\n-  },\n-  /* VEX_LEN_0F41_P_2 */\n-  {\n-    { Bad_Opcode },\n-    { VEX_W_TABLE (VEX_W_0F41_P_2_LEN_1) },\n-  },\n-  /* VEX_LEN_0F42_P_0 */\n-  {\n-    { Bad_Opcode },\n-    { VEX_W_TABLE (VEX_W_0F42_P_0_LEN_1) },\n-  },\n-  /* VEX_LEN_0F42_P_2 */\n-  {\n-    { Bad_Opcode },\n-    { VEX_W_TABLE (VEX_W_0F42_P_2_LEN_1) },\n-  },\n-  /* VEX_LEN_0F44_P_0 */\n-  {\n-    { VEX_W_TABLE (VEX_W_0F44_P_0_LEN_0) },\n-  },\n-  /* VEX_LEN_0F44_P_2 */\n-  {\n-    { VEX_W_TABLE (VEX_W_0F44_P_2_LEN_0) },\n-  },\n-  /* VEX_LEN_0F45_P_0 */\n-  {\n-    { Bad_Opcode },\n-    { VEX_W_TABLE (VEX_W_0F45_P_0_LEN_1) },\n-  },\n-  /* VEX_LEN_0F45_P_2 */\n-  {\n-    { Bad_Opcode },\n-    { VEX_W_TABLE (VEX_W_0F45_P_2_LEN_1) },\n-  },\n-  /* VEX_LEN_0F46_P_0 */\n+  /* VEX_LEN_0F41 */\n   {\n     { Bad_Opcode },\n-    { VEX_W_TABLE (VEX_W_0F46_P_0_LEN_1) },\n+    { MOD_TABLE (MOD_VEX_0F41_L_1) },\n   },\n-  /* VEX_LEN_0F46_P_2 */\n+\n+  /* VEX_LEN_0F42 */\n   {\n     { Bad_Opcode },\n-    { VEX_W_TABLE (VEX_W_0F46_P_2_LEN_1) },\n+    { MOD_TABLE (MOD_VEX_0F42_L_1) },\n   },\n-  /* VEX_LEN_0F47_P_0 */\n+\n+  /* VEX_LEN_0F44 */\n   {\n-    { Bad_Opcode },\n-    { VEX_W_TABLE (VEX_W_0F47_P_0_LEN_1) },\n+    { MOD_TABLE (MOD_VEX_0F44_L_0) },\n   },\n-  /* VEX_LEN_0F47_P_2 */\n+\n+  /* VEX_LEN_0F45 */\n   {\n     { Bad_Opcode },\n-    { VEX_W_TABLE (VEX_W_0F47_P_2_LEN_1) },\n+    { MOD_TABLE (MOD_VEX_0F45_L_1) },\n   },\n-  /* VEX_LEN_0F4A_P_0 */\n+\n+  /* VEX_LEN_0F46 */\n   {\n     { Bad_Opcode },\n-    { VEX_W_TABLE (VEX_W_0F4A_P_0_LEN_1) },\n+    { MOD_TABLE (MOD_VEX_0F46_L_1) },\n   },\n-  /* VEX_LEN_0F4A_P_2 */\n+\n+  /* VEX_LEN_0F47 */\n   {\n     { Bad_Opcode },\n-    { VEX_W_TABLE (VEX_W_0F4A_P_2_LEN_1) },\n+    { MOD_TABLE (MOD_VEX_0F47_L_1) },\n   },\n-  /* VEX_LEN_0F4B_P_0 */\n+\n+  /* VEX_LEN_0F4A */\n   {\n     { Bad_Opcode },\n-    { VEX_W_TABLE (VEX_W_0F4B_P_0_LEN_1) },\n+    { MOD_TABLE (MOD_VEX_0F4A_L_1) },\n   },\n-  /* VEX_LEN_0F4B_P_2 */\n+\n+  /* VEX_LEN_0F4B */\n   {\n     { Bad_Opcode },\n-    { VEX_W_TABLE (VEX_W_0F4B_P_2_LEN_1) },\n+    { MOD_TABLE (MOD_VEX_0F4B_L_1) },\n   },\n \n   /* VEX_LEN_0F6E */\n@@ -6876,74 +6890,34 @@ static const struct dis386 vex_len_table[][2] = {\n     { \"vmovK\",\t\t{ Edq, XMScalar }, 0 },\n   },\n \n-  /* VEX_LEN_0F90_P_0 */\n-  {\n-    { VEX_W_TABLE (VEX_W_0F90_P_0_LEN_0) },\n-  },\n-\n-  /* VEX_LEN_0F90_P_2 */\n-  {\n-    { VEX_W_TABLE (VEX_W_0F90_P_2_LEN_0) },\n-  },\n-\n-  /* VEX_LEN_0F91_P_0 */\n-  {\n-    { VEX_W_TABLE (VEX_W_0F91_P_0_LEN_0) },\n-  },\n-\n-  /* VEX_LEN_0F91_P_2 */\n-  {\n-    { VEX_W_TABLE (VEX_W_0F91_P_2_LEN_0) },\n-  },\n-\n-  /* VEX_LEN_0F92_P_0 */\n-  {\n-    { VEX_W_TABLE (VEX_W_0F92_P_0_LEN_0) },\n-  },\n-\n-  /* VEX_LEN_0F92_P_2 */\n-  {\n-    { VEX_W_TABLE (VEX_W_0F92_P_2_LEN_0) },\n-  },\n-\n-  /* VEX_LEN_0F92_P_3 */\n+  /* VEX_LEN_0F90 */\n   {\n-    { MOD_TABLE (MOD_VEX_0F92_P_3_LEN_0) },\n+    { VEX_W_TABLE (VEX_W_0F90_L_0) },\n   },\n \n-  /* VEX_LEN_0F93_P_0 */\n+  /* VEX_LEN_0F91 */\n   {\n-    { VEX_W_TABLE (VEX_W_0F93_P_0_LEN_0) },\n+    { MOD_TABLE (MOD_VEX_0F91_L_0) },\n   },\n \n-  /* VEX_LEN_0F93_P_2 */\n+  /* VEX_LEN_0F92 */\n   {\n-    { VEX_W_TABLE (VEX_W_0F93_P_2_LEN_0) },\n+    { MOD_TABLE (MOD_VEX_0F92_L_0) },\n   },\n \n-  /* VEX_LEN_0F93_P_3 */\n+  /* VEX_LEN_0F93 */\n   {\n-    { MOD_TABLE (MOD_VEX_0F93_P_3_LEN_0) },\n+    { MOD_TABLE (MOD_VEX_0F93_L_0) },\n   },\n \n-  /* VEX_LEN_0F98_P_0 */\n+  /* VEX_LEN_0F98 */\n   {\n-    { VEX_W_TABLE (VEX_W_0F98_P_0_LEN_0) },\n+    { MOD_TABLE (MOD_VEX_0F98_L_0) },\n   },\n \n-  /* VEX_LEN_0F98_P_2 */\n+  /* VEX_LEN_0F99 */\n   {\n-    { VEX_W_TABLE (VEX_W_0F98_P_2_LEN_0) },\n-  },\n-\n-  /* VEX_LEN_0F99_P_0 */\n-  {\n-    { VEX_W_TABLE (VEX_W_0F99_P_0_LEN_0) },\n-  },\n-\n-  /* VEX_LEN_0F99_P_2 */\n-  {\n-    { VEX_W_TABLE (VEX_W_0F99_P_2_LEN_0) },\n+    { MOD_TABLE (MOD_VEX_0F99_L_0) },\n   },\n \n   /* VEX_LEN_0FAE_R_2_M_0 */\n@@ -7533,139 +7507,74 @@ static const struct dis386 vex_len_table[][2] = {\n \n static const struct dis386 vex_w_table[][2] = {\n   {\n-    /* VEX_W_0F41_P_0_LEN_1 */\n-    { MOD_TABLE (MOD_VEX_W_0_0F41_P_0_LEN_1) },\n-    { MOD_TABLE (MOD_VEX_W_1_0F41_P_0_LEN_1) },\n-  },\n-  {\n-    /* VEX_W_0F41_P_2_LEN_1 */\n-    { MOD_TABLE (MOD_VEX_W_0_0F41_P_2_LEN_1) },\n-    { MOD_TABLE (MOD_VEX_W_1_0F41_P_2_LEN_1) }\n-  },\n-  {\n-    /* VEX_W_0F42_P_0_LEN_1 */\n-    { MOD_TABLE (MOD_VEX_W_0_0F42_P_0_LEN_1) },\n-    { MOD_TABLE (MOD_VEX_W_1_0F42_P_0_LEN_1) },\n+    /* VEX_W_0F41_L_1_M_1 */\n+    { PREFIX_TABLE (PREFIX_VEX_0F41_L_1_M_1_W_0) },\n+    { PREFIX_TABLE (PREFIX_VEX_0F41_L_1_M_1_W_1) },\n   },\n   {\n-    /* VEX_W_0F42_P_2_LEN_1 */\n-    { MOD_TABLE (MOD_VEX_W_0_0F42_P_2_LEN_1) },\n-    { MOD_TABLE (MOD_VEX_W_1_0F42_P_2_LEN_1) },\n+    /* VEX_W_0F42_L_1_M_1 */\n+    { PREFIX_TABLE (PREFIX_VEX_0F42_L_1_M_1_W_0) },\n+    { PREFIX_TABLE (PREFIX_VEX_0F42_L_1_M_1_W_1) },\n   },\n   {\n-    /* VEX_W_0F44_P_0_LEN_0 */\n-    { MOD_TABLE (MOD_VEX_W_0_0F44_P_0_LEN_1) },\n-    { MOD_TABLE (MOD_VEX_W_1_0F44_P_0_LEN_1) },\n+    /* VEX_W_0F44_L_0_M_1 */\n+    { PREFIX_TABLE (PREFIX_VEX_0F44_L_0_M_1_W_0) },\n+    { PREFIX_TABLE (PREFIX_VEX_0F44_L_0_M_1_W_1) },\n   },\n   {\n-    /* VEX_W_0F44_P_2_LEN_0 */\n-    { MOD_TABLE (MOD_VEX_W_0_0F44_P_2_LEN_1) },\n-    { MOD_TABLE (MOD_VEX_W_1_0F44_P_2_LEN_1) },\n+    /* VEX_W_0F45_L_1_M_1 */\n+    { PREFIX_TABLE (PREFIX_VEX_0F45_L_1_M_1_W_0) },\n+    { PREFIX_TABLE (PREFIX_VEX_0F45_L_1_M_1_W_1) },\n   },\n   {\n-    /* VEX_W_0F45_P_0_LEN_1 */\n-    { MOD_TABLE (MOD_VEX_W_0_0F45_P_0_LEN_1) },\n-    { MOD_TABLE (MOD_VEX_W_1_0F45_P_0_LEN_1) },\n+    /* VEX_W_0F46_L_1_M_1 */\n+    { PREFIX_TABLE (PREFIX_VEX_0F46_L_1_M_1_W_0) },\n+    { PREFIX_TABLE (PREFIX_VEX_0F46_L_1_M_1_W_1) },\n   },\n   {\n-    /* VEX_W_0F45_P_2_LEN_1 */\n-    { MOD_TABLE (MOD_VEX_W_0_0F45_P_2_LEN_1) },\n-    { MOD_TABLE (MOD_VEX_W_1_0F45_P_2_LEN_1) },\n+    /* VEX_W_0F47_L_1_M_1 */\n+    { PREFIX_TABLE (PREFIX_VEX_0F47_L_1_M_1_W_0) },\n+    { PREFIX_TABLE (PREFIX_VEX_0F47_L_1_M_1_W_1) },\n   },\n   {\n-    /* VEX_W_0F46_P_0_LEN_1 */\n-    { MOD_TABLE (MOD_VEX_W_0_0F46_P_0_LEN_1) },\n-    { MOD_TABLE (MOD_VEX_W_1_0F46_P_0_LEN_1) },\n+    /* VEX_W_0F4A_L_1_M_1 */\n+    { PREFIX_TABLE (PREFIX_VEX_0F4A_L_1_M_1_W_0) },\n+    { PREFIX_TABLE (PREFIX_VEX_0F4A_L_1_M_1_W_1) },\n   },\n   {\n-    /* VEX_W_0F46_P_2_LEN_1 */\n-    { MOD_TABLE (MOD_VEX_W_0_0F46_P_2_LEN_1) },\n-    { MOD_TABLE (MOD_VEX_W_1_0F46_P_2_LEN_1) },\n+    /* VEX_W_0F4B_L_1_M_1 */\n+    { PREFIX_TABLE (PREFIX_VEX_0F4B_L_1_M_1_W_0) },\n+    { PREFIX_TABLE (PREFIX_VEX_0F4B_L_1_M_1_W_1) },\n   },\n   {\n-    /* VEX_W_0F47_P_0_LEN_1 */\n-    { MOD_TABLE (MOD_VEX_W_0_0F47_P_0_LEN_1) },\n-    { MOD_TABLE (MOD_VEX_W_1_0F47_P_0_LEN_1) },\n+    /* VEX_W_0F90_L_0 */\n+    { PREFIX_TABLE (PREFIX_VEX_0F90_L_0_W_0) },\n+    { PREFIX_TABLE (PREFIX_VEX_0F90_L_0_W_1) },\n   },\n   {\n-    /* VEX_W_0F47_P_2_LEN_1 */\n-    { MOD_TABLE (MOD_VEX_W_0_0F47_P_2_LEN_1) },\n-    { MOD_TABLE (MOD_VEX_W_1_0F47_P_2_LEN_1) },\n+    /* VEX_W_0F91_L_0_M_0 */\n+    { PREFIX_TABLE (PREFIX_VEX_0F91_L_0_M_0_W_0) },\n+    { PREFIX_TABLE (PREFIX_VEX_0F91_L_0_M_0_W_1) },\n   },\n   {\n-    /* VEX_W_0F4A_P_0_LEN_1 */\n-    { MOD_TABLE (MOD_VEX_W_0_0F4A_P_0_LEN_1) },\n-    { MOD_TABLE (MOD_VEX_W_1_0F4A_P_0_LEN_1) },\n+    /* VEX_W_0F92_L_0_M_1 */\n+    { PREFIX_TABLE (PREFIX_VEX_0F92_L_0_M_1_W_0) },\n+    { PREFIX_TABLE (PREFIX_VEX_0F92_L_0_M_1_W_1) },\n   },\n   {\n-    /* VEX_W_0F4A_P_2_LEN_1 */\n-    { MOD_TABLE (MOD_VEX_W_0_0F4A_P_2_LEN_1) },\n-    { MOD_TABLE (MOD_VEX_W_1_0F4A_P_2_LEN_1) },\n+    /* VEX_W_0F93_L_0_M_1 */\n+    { PREFIX_TABLE (PREFIX_VEX_0F93_L_0_M_1_W_0) },\n+    { PREFIX_TABLE (PREFIX_VEX_0F93_L_0_M_1_W_1) },\n   },\n   {\n-    /* VEX_W_0F4B_P_0_LEN_1 */\n-    { MOD_TABLE (MOD_VEX_W_0_0F4B_P_0_LEN_1) },\n-    { MOD_TABLE (MOD_VEX_W_1_0F4B_P_0_LEN_1) },\n+    /* VEX_W_0F98_L_0_M_1 */\n+    { PREFIX_TABLE (PREFIX_VEX_0F98_L_0_M_1_W_0) },\n+    { PREFIX_TABLE (PREFIX_VEX_0F98_L_0_M_1_W_1) },\n   },\n   {\n-    /* VEX_W_0F4B_P_2_LEN_1 */\n-    { MOD_TABLE (MOD_VEX_W_0_0F4B_P_2_LEN_1) },\n-  },\n-  {\n-    /* VEX_W_0F90_P_0_LEN_0 */\n-    { \"kmovw\",\t\t{ MaskG, MaskE }, 0 },\n-    { \"kmovq\",\t\t{ MaskG, MaskE }, 0 },\n-  },\n-  {\n-    /* VEX_W_0F90_P_2_LEN_0 */\n-    { \"kmovb\",\t\t{ MaskG, MaskBDE }, 0 },\n-    { \"kmovd\",\t\t{ MaskG, MaskBDE }, 0 },\n-  },\n-  {\n-    /* VEX_W_0F91_P_0_LEN_0 */\n-    { MOD_TABLE (MOD_VEX_W_0_0F91_P_0_LEN_0) },\n-    { MOD_TABLE (MOD_VEX_W_1_0F91_P_0_LEN_0) },\n-  },\n-  {\n-    /* VEX_W_0F91_P_2_LEN_0 */\n-    { MOD_TABLE (MOD_VEX_W_0_0F91_P_2_LEN_0) },\n-    { MOD_TABLE (MOD_VEX_W_1_0F91_P_2_LEN_0) },\n-  },\n-  {\n-    /* VEX_W_0F92_P_0_LEN_0 */\n-    { MOD_TABLE (MOD_VEX_W_0_0F92_P_0_LEN_0) },\n-  },\n-  {\n-    /* VEX_W_0F92_P_2_LEN_0 */\n-    { MOD_TABLE (MOD_VEX_W_0_0F92_P_2_LEN_0) },\n-  },\n-  {\n-    /* VEX_W_0F93_P_0_LEN_0 */\n-    { MOD_TABLE (MOD_VEX_W_0_0F93_P_0_LEN_0) },\n-  },\n-  {\n-    /* VEX_W_0F93_P_2_LEN_0 */\n-    { MOD_TABLE (MOD_VEX_W_0_0F93_P_2_LEN_0) },\n-  },\n-  {\n-    /* VEX_W_0F98_P_0_LEN_0 */\n-    { MOD_TABLE (MOD_VEX_W_0_0F98_P_0_LEN_0) },\n-    { MOD_TABLE (MOD_VEX_W_1_0F98_P_0_LEN_0) },\n-  },\n-  {\n-    /* VEX_W_0F98_P_2_LEN_0 */\n-    { MOD_TABLE (MOD_VEX_W_0_0F98_P_2_LEN_0) },\n-    { MOD_TABLE (MOD_VEX_W_1_0F98_P_2_LEN_0) },\n-  },\n-  {\n-    /* VEX_W_0F99_P_0_LEN_0 */\n-    { MOD_TABLE (MOD_VEX_W_0_0F99_P_0_LEN_0) },\n-    { MOD_TABLE (MOD_VEX_W_1_0F99_P_0_LEN_0) },\n-  },\n-  {\n-    /* VEX_W_0F99_P_2_LEN_0 */\n-    { MOD_TABLE (MOD_VEX_W_0_0F99_P_2_LEN_0) },\n-    { MOD_TABLE (MOD_VEX_W_1_0F99_P_2_LEN_0) },\n+    /* VEX_W_0F99_L_0_M_1 */\n+    { PREFIX_TABLE (PREFIX_VEX_0F99_L_0_M_1_W_0) },\n+    { PREFIX_TABLE (PREFIX_VEX_0F99_L_0_M_1_W_1) },\n   },\n   {\n     /* VEX_W_0F380C  */\n@@ -8416,159 +8325,44 @@ static const struct dis386 mod_table[][2] = {\n     { \"vmovntpX\",\t{ Mx, XM }, PREFIX_OPCODE },\n   },\n   {\n-    /* MOD_VEX_W_0_0F41_P_0_LEN_1 */\n+    /* MOD_VEX_0F41_L_1 */\n     { Bad_Opcode },\n-    { \"kandw\",          { MaskG, MaskVex, MaskE }, 0 },\n+    { VEX_W_TABLE (VEX_W_0F41_L_1_M_1) },\n   },\n   {\n-    /* MOD_VEX_W_1_0F41_P_0_LEN_1 */\n+    /* MOD_VEX_0F42_L_1 */\n     { Bad_Opcode },\n-    { \"kandq\",          { MaskG, MaskVex, MaskE }, 0 },\n+    { VEX_W_TABLE (VEX_W_0F42_L_1_M_1) },\n   },\n   {\n-    /* MOD_VEX_W_0_0F41_P_2_LEN_1 */\n+    /* MOD_VEX_0F44_L_0 */\n     { Bad_Opcode },\n-    { \"kandb\",          { MaskG, MaskVex, MaskE }, 0 },\n+    { VEX_W_TABLE (VEX_W_0F44_L_0_M_1) },\n   },\n   {\n-    /* MOD_VEX_W_1_0F41_P_2_LEN_1 */\n+    /* MOD_VEX_0F45_L_1 */\n     { Bad_Opcode },\n-    { \"kandd\",          { MaskG, MaskVex, MaskE }, 0 },\n-  },\n-  {\n-    /* MOD_VEX_W_0_0F42_P_0_LEN_1 */\n-    { Bad_Opcode },\n-    { \"kandnw\",         { MaskG, MaskVex, MaskE }, 0 },\n-  },\n-  {\n-    /* MOD_VEX_W_1_0F42_P_0_LEN_1 */\n-    { Bad_Opcode },\n-    { \"kandnq\",         { MaskG, MaskVex, MaskE }, 0 },\n-  },\n-  {\n-    /* MOD_VEX_W_0_0F42_P_2_LEN_1 */\n-    { Bad_Opcode },\n-    { \"kandnb\",         { MaskG, MaskVex, MaskE }, 0 },\n+    { VEX_W_TABLE (VEX_W_0F45_L_1_M_1) },\n   },\n   {\n-    /* MOD_VEX_W_1_0F42_P_2_LEN_1 */\n+    /* MOD_VEX_0F46_L_1 */\n     { Bad_Opcode },\n-    { \"kandnd\",         { MaskG, MaskVex, MaskE }, 0 },\n+    { VEX_W_TABLE (VEX_W_0F46_L_1_M_1) },\n   },\n   {\n-    /* MOD_VEX_W_0_0F44_P_0_LEN_0 */\n+    /* MOD_VEX_0F47_L_1 */\n     { Bad_Opcode },\n-    { \"knotw\",          { MaskG, MaskE }, 0 },\n+    { VEX_W_TABLE (VEX_W_0F47_L_1_M_1) },\n   },\n   {\n-    /* MOD_VEX_W_1_0F44_P_0_LEN_0 */\n+    /* MOD_VEX_0F4A_L_1 */\n     { Bad_Opcode },\n-    { \"knotq\",          { MaskG, MaskE }, 0 },\n+    { VEX_W_TABLE (VEX_W_0F4A_L_1_M_1) },\n   },\n   {\n-    /* MOD_VEX_W_0_0F44_P_2_LEN_0 */\n+    /* MOD_VEX_0F4B_L_1 */\n     { Bad_Opcode },\n-    { \"knotb\",          { MaskG, MaskE }, 0 },\n-  },\n-  {\n-    /* MOD_VEX_W_1_0F44_P_2_LEN_0 */\n-    { Bad_Opcode },\n-    { \"knotd\",          { MaskG, MaskE }, 0 },\n-  },\n-  {\n-    /* MOD_VEX_W_0_0F45_P_0_LEN_1 */\n-    { Bad_Opcode },\n-    { \"korw\",       { MaskG, MaskVex, MaskE }, 0 },\n-  },\n-  {\n-    /* MOD_VEX_W_1_0F45_P_0_LEN_1 */\n-    { Bad_Opcode },\n-    { \"korq\",       { MaskG, MaskVex, MaskE }, 0 },\n-  },\n-  {\n-    /* MOD_VEX_W_0_0F45_P_2_LEN_1 */\n-    { Bad_Opcode },\n-    { \"korb\",       { MaskG, MaskVex, MaskE }, 0 },\n-  },\n-  {\n-    /* MOD_VEX_W_1_0F45_P_2_LEN_1 */\n-    { Bad_Opcode },\n-    { \"kord\",       { MaskG, MaskVex, MaskE }, 0 },\n-  },\n- {\n-    /* MOD_VEX_W_0_0F46_P_0_LEN_1 */\n-    { Bad_Opcode },\n-    { \"kxnorw\",     { MaskG, MaskVex, MaskE }, 0 },\n-  },\n-  {\n-    /* MOD_VEX_W_1_0F46_P_0_LEN_1 */\n-    { Bad_Opcode },\n-    { \"kxnorq\",     { MaskG, MaskVex, MaskE }, 0 },\n-  },\n-  {\n-    /* MOD_VEX_W_0_0F46_P_2_LEN_1 */\n-    { Bad_Opcode },\n-    { \"kxnorb\",     { MaskG, MaskVex, MaskE }, 0 },\n-  },\n-  {\n-    /* MOD_VEX_W_1_0F46_P_2_LEN_1 */\n-    { Bad_Opcode },\n-    { \"kxnord\",     { MaskG, MaskVex, MaskE }, 0 },\n-  },\n-  {\n-    /* MOD_VEX_W_0_0F47_P_0_LEN_1 */\n-    { Bad_Opcode },\n-    { \"kxorw\",      { MaskG, MaskVex, MaskE }, 0 },\n-  },\n-  {\n-    /* MOD_VEX_W_1_0F47_P_0_LEN_1 */\n-    { Bad_Opcode },\n-    { \"kxorq\",      { MaskG, MaskVex, MaskE }, 0 },\n-  },\n-  {\n-    /* MOD_VEX_W_0_0F47_P_2_LEN_1 */\n-    { Bad_Opcode },\n-    { \"kxorb\",      { MaskG, MaskVex, MaskE }, 0 },\n-  },\n-  {\n-    /* MOD_VEX_W_1_0F47_P_2_LEN_1 */\n-    { Bad_Opcode },\n-    { \"kxord\",      { MaskG, MaskVex, MaskE }, 0 },\n-  },\n-  {\n-    /* MOD_VEX_W_0_0F4A_P_0_LEN_1 */\n-    { Bad_Opcode },\n-    { \"kaddw\",          { MaskG, MaskVex, MaskE }, 0 },\n-  },\n-  {\n-    /* MOD_VEX_W_1_0F4A_P_0_LEN_1 */\n-    { Bad_Opcode },\n-    { \"kaddq\",          { MaskG, MaskVex, MaskE }, 0 },\n-  },\n-  {\n-    /* MOD_VEX_W_0_0F4A_P_2_LEN_1 */\n-    { Bad_Opcode },\n-    { \"kaddb\",          { MaskG, MaskVex, MaskE }, 0 },\n-  },\n-  {\n-    /* MOD_VEX_W_1_0F4A_P_2_LEN_1 */\n-    { Bad_Opcode },\n-    { \"kaddd\",          { MaskG, MaskVex, MaskE }, 0 },\n-  },\n-  {\n-    /* MOD_VEX_W_0_0F4B_P_0_LEN_1 */\n-    { Bad_Opcode },\n-    { \"kunpckwd\",   { MaskG, MaskVex, MaskE }, 0 },\n-  },\n-  {\n-    /* MOD_VEX_W_1_0F4B_P_0_LEN_1 */\n-    { Bad_Opcode },\n-    { \"kunpckdq\",   { MaskG, MaskVex, MaskE }, 0 },\n-  },\n-  {\n-    /* MOD_VEX_W_0_0F4B_P_2_LEN_1 */\n-    { Bad_Opcode },\n-    { \"kunpckbw\",   { MaskG, MaskVex, MaskE }, 0 },\n+    { VEX_W_TABLE (VEX_W_0F4B_L_1_M_1) },\n   },\n   {\n     /* MOD_VEX_0F50 */\n@@ -8591,94 +8385,28 @@ static const struct dis386 mod_table[][2] = {\n     { REG_TABLE (REG_VEX_0F73_M_0) },\n   },\n   {\n-    /* MOD_VEX_W_0_0F91_P_0_LEN_0 */\n-    { \"kmovw\",\t\t{ Ew, MaskG }, 0 },\n-    { Bad_Opcode },\n-  },\n-  {\n-    /* MOD_VEX_W_0_0F91_P_0_LEN_0 */\n-    { \"kmovq\",\t\t{ Eq, MaskG }, 0 },\n-    { Bad_Opcode },\n-  },\n-  {\n-    /* MOD_VEX_W_0_0F91_P_2_LEN_0 */\n-    { \"kmovb\",\t\t{ Eb, MaskG }, 0 },\n-    { Bad_Opcode },\n-  },\n-  {\n-    /* MOD_VEX_W_0_0F91_P_2_LEN_0 */\n-    { \"kmovd\",\t\t{ Ed, MaskG }, 0 },\n-    { Bad_Opcode },\n-  },\n-  {\n-    /* MOD_VEX_W_0_0F92_P_0_LEN_0 */\n-    { Bad_Opcode },\n-    { \"kmovw\",\t\t{ MaskG, Edq }, 0 },\n-  },\n-  {\n-    /* MOD_VEX_W_0_0F92_P_2_LEN_0 */\n-    { Bad_Opcode },\n-    { \"kmovb\",\t\t{ MaskG, Edq }, 0 },\n-  },\n-  {\n-    /* MOD_VEX_0F92_P_3_LEN_0 */\n-    { Bad_Opcode },\n-    { \"kmovK\",\t\t{ MaskG, Edq }, 0 },\n-  },\n-  {\n-    /* MOD_VEX_W_0_0F93_P_0_LEN_0 */\n-    { Bad_Opcode },\n-    { \"kmovw\",\t\t{ Gdq, MaskE }, 0 },\n-  },\n-  {\n-    /* MOD_VEX_W_0_0F93_P_2_LEN_0 */\n-    { Bad_Opcode },\n-    { \"kmovb\",\t\t{ Gdq, MaskE }, 0 },\n-  },\n-  {\n-    /* MOD_VEX_0F93_P_3_LEN_0 */\n-    { Bad_Opcode },\n-    { \"kmovK\",\t\t{ Gdq, MaskE }, 0 },\n-  },\n-  {\n-    /* MOD_VEX_W_0_0F98_P_0_LEN_0 */\n-    { Bad_Opcode },\n-    { \"kortestw\", { MaskG, MaskE }, 0 },\n-  },\n-  {\n-    /* MOD_VEX_W_1_0F98_P_0_LEN_0 */\n-    { Bad_Opcode },\n-    { \"kortestq\", { MaskG, MaskE }, 0 },\n-  },\n-  {\n-    /* MOD_VEX_W_0_0F98_P_2_LEN_0 */\n-    { Bad_Opcode },\n-    { \"kortestb\", { MaskG, MaskE }, 0 },\n+    /* MOD_VEX_0F91_L_0 */\n+    { VEX_W_TABLE (VEX_W_0F91_L_0_M_0) },\n   },\n   {\n-    /* MOD_VEX_W_1_0F98_P_2_LEN_0 */\n+    /* MOD_VEX_0F92_L_0 */\n     { Bad_Opcode },\n-    { \"kortestd\", { MaskG, MaskE }, 0 },\n+    { VEX_W_TABLE (VEX_W_0F92_L_0_M_1) },\n   },\n   {\n-    /* MOD_VEX_W_0_0F99_P_0_LEN_0 */\n+    /* MOD_VEX_0F93_L_0 */\n     { Bad_Opcode },\n-    { \"ktestw\", { MaskG, MaskE }, 0 },\n+    { VEX_W_TABLE (VEX_W_0F93_L_0_M_1) },\n   },\n   {\n-    /* MOD_VEX_W_1_0F99_P_0_LEN_0 */\n+    /* MOD_VEX_0F98_L_0 */\n     { Bad_Opcode },\n-    { \"ktestq\", { MaskG, MaskE }, 0 },\n+    { VEX_W_TABLE (VEX_W_0F98_L_0_M_1) },\n   },\n   {\n-    /* MOD_VEX_W_0_0F99_P_2_LEN_0 */\n+    /* MOD_VEX_0F99_L_0 */\n     { Bad_Opcode },\n-    { \"ktestb\", { MaskG, MaskE }, 0 },\n-  },\n-  {\n-    /* MOD_VEX_W_1_0F99_P_2_LEN_0 */\n-    { Bad_Opcode },\n-    { \"ktestd\", { MaskG, MaskE }, 0 },\n+    { VEX_W_TABLE (VEX_W_0F99_L_0_M_1) },\n   },\n   {\n     /* MOD_VEX_0FAE_REG_2 */"
    }
  ]
}