$date
	Thu Sep 15 15:03:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module l4q1_tb $end
$var wire 1 ! cout $end
$var wire 1 " sum $end
$var wire 1 # Sum1 $end
$var wire 1 $ Sum $end
$var wire 1 % Cout1 $end
$var wire 1 & Cout $end
$var reg 1 ' CIn $end
$var reg 1 ( Cin $end
$var reg 1 ) x $end
$var reg 1 * x1 $end
$var reg 1 + x2 $end
$var reg 1 , y $end
$var reg 1 - y1 $end
$var reg 1 . y2 $end
$scope module dfa $end
$var wire 1 ' CIn $end
$var wire 1 % Cout1 $end
$var wire 1 / c1 $end
$var wire 1 0 c2 $end
$var wire 1 + x2 $end
$var wire 1 . y2 $end
$var wire 1 1 s1 $end
$var wire 1 # Sum1 $end
$scope module stage0 $end
$var wire 1 / Cout $end
$var wire 1 2 cout $end
$var wire 1 1 sum $end
$var wire 1 + x $end
$var wire 1 . y $end
$upscope $end
$scope module stage1 $end
$var wire 1 0 Cout $end
$var wire 1 3 cout $end
$var wire 1 # sum $end
$var wire 1 1 x $end
$var wire 1 ' y $end
$upscope $end
$upscope $end
$scope module fa $end
$var wire 1 * Cin $end
$var wire 1 & Cout $end
$var wire 1 $ Sum $end
$var wire 1 - x1 $end
$var wire 1 ( y1 $end
$upscope $end
$scope module ha $end
$var wire 1 ! Cout $end
$var wire 1 4 cout $end
$var wire 1 " sum $end
$var wire 1 ) x $end
$var wire 1 , y $end
$upscope $end
$upscope $end
$scope module l4q1_tb $end
$scope module dfa $end
$scope module stage0 $end
$upscope $end
$scope module stage1 $end
$upscope $end
$upscope $end
$scope module fa $end
$upscope $end
$scope module ha $end
$upscope $end
$upscope $end
$scope module l4q1_tb $end
$scope module dfa $end
$scope module stage0 $end
$upscope $end
$scope module stage1 $end
$upscope $end
$upscope $end
$scope module fa $end
$upscope $end
$scope module ha $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
04
03
02
01
z0
z/
0.
0-
0,
0+
0*
0)
0(
0'
0&
x%
0$
0#
0"
z!
$end
#20
1$
1#
1"
1'
1(
1,
#40
11
0'
1.
0(
1-
0,
1)
#60
1&
0$
0#
13
0"
14
1'
1(
1,
#80
0&
1#
03
1$
0'
0.
1+
0(
0-
1*
#100
0$
1&
0#
13
1'
1(
#120
03
01
12
0'
1.
0(
1-
#140
1$
1#
1'
1(
#160
