# Benchmark "shift_reg_break_dv" written by ABC on Sun Jul 13 20:25:43 2025
.model shift_reg_break_dv
.inputs clk rst ins[0] ins[1] ins[2] ins[3] ins[4] ins[5] ins[6] ins[7] \
 ins[8] ins[9] ins[10] ins[11] ins[12] ins_valid outs_ready
.outputs ins_ready outs[0] outs[1] outs[2] outs[3] outs[4] outs[5] outs[6] \
 outs[7] outs[8] outs[9] outs[10] outs[11] outs[12] outs_valid

.latch        n66 Memory[0][0]  2
.latch        n71 Memory[0][1]  2
.latch        n76 Memory[0][2]  2
.latch        n81 Memory[0][3]  2
.latch        n86 Memory[0][4]  2
.latch        n91 Memory[0][5]  2
.latch        n96 Memory[0][6]  2
.latch       n101 Memory[0][7]  2
.latch       n106 Memory[0][8]  2
.latch       n111 Memory[0][9]  2
.latch       n116 Memory[0][10]  2
.latch       n121 Memory[0][11]  2
.latch       n126 Memory[0][12]  2
.latch       n131 control.valid_reg  2

.names outs_ready control.valid_reg ins_ready
01 0
.names Memory[0][0] ins_ready new_n76_1
10 1
.names ins[0] ins_ready new_n77
11 1
.names new_n76_1 new_n77 n66
00 0
.names Memory[0][1] ins_ready new_n79
10 1
.names ins[1] ins_ready new_n80
11 1
.names new_n79 new_n80 n71
00 0
.names Memory[0][2] ins_ready new_n82
10 1
.names ins[2] ins_ready new_n83
11 1
.names new_n82 new_n83 n76
00 0
.names Memory[0][3] ins_ready new_n85
10 1
.names ins[3] ins_ready new_n86_1
11 1
.names new_n85 new_n86_1 n81
00 0
.names Memory[0][4] ins_ready new_n88
10 1
.names ins[4] ins_ready new_n89
11 1
.names new_n88 new_n89 n86
00 0
.names Memory[0][5] ins_ready new_n91_1
10 1
.names ins[5] ins_ready new_n92
11 1
.names new_n91_1 new_n92 n91
00 0
.names Memory[0][6] ins_ready new_n94
10 1
.names ins[6] ins_ready new_n95
11 1
.names new_n94 new_n95 n96
00 0
.names Memory[0][7] ins_ready new_n97
10 1
.names ins[7] ins_ready new_n98
11 1
.names new_n97 new_n98 n101
00 0
.names Memory[0][8] ins_ready new_n100
10 1
.names ins[8] ins_ready new_n101_1
11 1
.names new_n100 new_n101_1 n106
00 0
.names Memory[0][9] ins_ready new_n103
10 1
.names ins[9] ins_ready new_n104
11 1
.names new_n103 new_n104 n111
00 0
.names Memory[0][10] ins_ready new_n106_1
10 1
.names ins[10] ins_ready new_n107
11 1
.names new_n106_1 new_n107 n116
00 0
.names Memory[0][11] ins_ready new_n109
10 1
.names ins[11] ins_ready new_n110
11 1
.names new_n109 new_n110 n121
00 0
.names Memory[0][12] ins_ready new_n112
10 1
.names ins[12] ins_ready new_n113
11 1
.names new_n112 new_n113 n126
00 0
.names ins_valid ins_ready new_n115
01 1
.names rst new_n115 n131
00 1
.names Memory[0][0] outs[0]
1 1
.names Memory[0][1] outs[1]
1 1
.names Memory[0][2] outs[2]
1 1
.names Memory[0][3] outs[3]
1 1
.names Memory[0][4] outs[4]
1 1
.names Memory[0][5] outs[5]
1 1
.names Memory[0][6] outs[6]
1 1
.names Memory[0][7] outs[7]
1 1
.names Memory[0][8] outs[8]
1 1
.names Memory[0][9] outs[9]
1 1
.names Memory[0][10] outs[10]
1 1
.names Memory[0][11] outs[11]
1 1
.names Memory[0][12] outs[12]
1 1
.names control.valid_reg outs_valid
1 1
.end
