ARM GAS  /tmp/ccJplTY5.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f3xx_hal_rcc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_RCC_DeInit,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	HAL_RCC_DeInit
  21              		.arch armv7e-m
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  25              		.fpu fpv4-sp-d16
  27              	HAL_RCC_DeInit:
  28              	.LFB130:
  29              		.file 1 "Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c"
   1:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
   2:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
   3:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @file    stm32f3xx_hal_rcc.c
   4:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @author  MCD Application Team
   5:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief   RCC HAL module driver.
   6:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This file provides firmware functions to manage the following 
   7:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          functionalities of the Reset and Clock Control (RCC) peripheral:
   8:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           + Peripheral Control functions
  10:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *       
  11:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim                
  12:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  13:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                       ##### RCC specific features #####
  14:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  15:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  16:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       After reset the device is running from Internal High Speed oscillator
  17:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (HSI 8MHz) with Flash 0 wait state, Flash prefetch buffer is enabled, 
  18:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       and all peripherals are off except internal SRAM, Flash and JTAG.
  19:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) There is no prescaler on High speed (AHB) and Low speed (APB) buses;
  20:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           all peripherals mapped on these buses are running at HSI speed.
  21:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
  22:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) All GPIOs are in input floating state, except the JTAG pins which
  23:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           are assigned to be used for debug purpose.
  24:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] Once the device started from reset, the user application has to:
  25:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the clock source to be used to drive the System clock
  26:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           (if the application needs higher frequency/performance)
  27:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the System clock frequency and Flash settings  
  28:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the AHB and APB buses prescalers
  29:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Enable the clock for the peripheral(s) to be used
ARM GAS  /tmp/ccJplTY5.s 			page 2


  30:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) Configure the clock source(s) for peripherals whose clocks are not
  31:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           derived from the System clock (RTC, ADC, I2C, I2S, TIM, USB FS)
  32:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  33:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                       ##### RCC Limitations #####
  34:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ==============================================================================
  35:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  36:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       A delay between an RCC peripheral clock enable and the effective peripheral 
  37:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       enabling should be taken into account in order to manage the peripheral read/write 
  38:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       from/to registers.
  39:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (+) This delay depends on the peripheral mapping.
  40:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  41:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  42:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]  
  43:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       Workarounds:
  44:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  45:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
  46:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  47:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
  48:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
  49:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @attention
  50:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  51:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * Copyright (c) 2016 STMicroelectronics.
  52:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * All rights reserved.
  53:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
  54:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * This software is licensed under terms that can be found in the LICENSE file in
  55:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * the root directory of this software component.
  56:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  57:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ******************************************************************************
  58:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  59:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  60:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Includes ------------------------------------------------------------------*/
  61:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #include "stm32f3xx_hal.h"
  62:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  63:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @addtogroup STM32F3xx_HAL_Driver
  64:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
  65:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  66:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  67:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC RCC
  68:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** * @brief RCC HAL module driver
  69:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
  70:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  71:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  72:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #ifdef HAL_RCC_MODULE_ENABLED
  73:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  74:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private typedef -----------------------------------------------------------*/
  75:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private define ------------------------------------------------------------*/
  76:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Constants RCC Private Constants
  77:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  * @{
  78:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  */
  79:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Bits position in  in the CFGR register */
  80:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_HPRE_BITNUMBER           POSITION_VAL(RCC_CFGR_HPRE)
  81:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_PPRE1_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE1)
  82:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define RCC_CFGR_PPRE2_BITNUMBER          POSITION_VAL(RCC_CFGR_PPRE2)
  83:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
  84:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
  85:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  86:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private macro -------------------------------------------------------------*/
ARM GAS  /tmp/ccJplTY5.s 			page 3


  87:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Macros RCC Private Macros
  88:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
  89:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  90:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  91:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_CLK_ENABLE()     __HAL_RCC_GPIOA_CLK_ENABLE()
  92:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_GPIO_PORT        GPIOA
  93:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #define MCO1_PIN              GPIO_PIN_8
  94:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  95:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
  96:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
  97:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
  98:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  99:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private variables ---------------------------------------------------------*/
 100:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Private_Variables RCC Private Variables
 101:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 102:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 103:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 104:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                                                  10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
 105:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 106:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                                                  9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};
 107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 108:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 110:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 111:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Private function prototypes -----------------------------------------------*/
 112:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /* Exported functions ---------------------------------------------------------*/
 113:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 114:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions RCC Exported Functions
 115:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 116:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 117:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 118:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions 
 119:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *  @brief    Initialization and Configuration functions 
 120:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 121:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim    
 122:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 123:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            ##### Initialization and de-initialization functions #####
 124:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 125:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]
 126:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       This section provides functions allowing to configure the internal/external oscillators
 127:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System buses clocks (SYSCLK, AHB, APB1
 128:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       and APB2).
 129:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 130:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] Internal/external clock and PLL configuration
 131:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) HSI (high-speed internal), 8 MHz factory-trimmed RC used directly or through
 132:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           the PLL as System clock source.
 133:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           The HSI clock can be used also to clock the USART and I2C peripherals.
 134:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 135:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) LSI (low-speed internal), ~40 KHz low consumption RC used as IWDG and/or RTC
 136:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock source.
 137:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 138:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) HSE (high-speed external), 4 to 32 MHz crystal oscillator used directly or
 139:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           through the PLL as System clock source. Can be used also as RTC clock source.
 140:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 141:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.   
 142:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 143:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) PLL (clocked by HSI or HSE), featuring different output clocks:
ARM GAS  /tmp/ccJplTY5.s 			page 4


 144:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The first output is used to generate the high speed system clock (up to 72 MHz)
 145:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The second output is used to generate the clock for the USB FS (48 MHz)
 146:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The third output may be used to generate the clock for the ADC peripherals (up to 72 M
 147:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The fourth output may be used to generate the clock for the TIM peripherals (144 MHz)
 148:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 149:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
 150:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           and if a HSE clock failure occurs(HSE used directly or through PLL as System 
 151:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock source), the System clocks automatically switched to HSI and an interrupt
 152:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           is generated if enabled. The interrupt is linked to the Cortex-M4 NMI 
 153:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           (Non-Maskable Interrupt) exception vector.   
 154:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 155:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) MCO (microcontroller clock output), used to output SYSCLK, HSI, HSE, LSI, LSE or PLL
 156:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           clock (divided by 2) output on pin (such as PA8 pin).
 157:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 158:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..] System, AHB and APB buses clocks configuration
 159:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
 160:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           HSE and PLL.
 161:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           The AHB clock (HCLK) is derived from System clock through configurable
 162:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           prescaler and used to clock the CPU, memory and peripherals mapped
 163:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
 164:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           from AHB clock through configurable prescalers and used to clock
 165:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           the peripherals mapped on these buses. You can use
 166:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           "HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
 167:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 168:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       (#) All the peripheral clocks are derived from the System clock (SYSCLK) except:
 169:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The FLASH program/erase clock  which is always HSI 8MHz clock.
 170:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The USB 48 MHz clock which is derived from the PLL VCO clock.
 171:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The USART clock which can be derived as well from HSI 8MHz, LSI or LSE.
 172:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The I2C clock which can be derived as well from HSI 8MHz clock.
 173:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The ADC clock which is derived from PLL output.
 174:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) The RTC clock which is derived from the LSE, LSI or 1 MHz HSE_RTC
 175:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              (HSE divided by a programmable prescaler). The System clock (SYSCLK)
 176:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              frequency must be higher or equal to the RTC clock frequency.
 177:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         (++) IWDG clock which is always the LSI clock.
 178:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 179:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****          (#) For the STM32F3xx devices, the maximum frequency of the SYSCLK, HCLK, PCLK1 and PCLK2 
 180:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              Depending on the SYSCLK frequency, the flash latency should be adapted accordingly.
 181:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 182:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****          (#) After reset, the System clock source is the HSI (8 MHz) with 0 WS and
 183:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****              prefetch is disabled.
 184:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
 185:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 186:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 187:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 188:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /*
 189:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   Additional consideration on the SYSCLK based on Latency settings:
 190:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         +-----------------------------------------------+
 191:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         | Latency       | SYSCLK clock frequency (MHz)  |
 192:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 193:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |0WS(1CPU cycle)|       0 < SYSCLK <= 24        |
 194:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 195:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |1WS(2CPU cycle)|      24 < SYSCLK <= 48        |
 196:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |---------------|-------------------------------|
 197:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         |2WS(3CPU cycle)|      48 < SYSCLK <= 72        |
 198:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         +-----------------------------------------------+
 199:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 200:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
ARM GAS  /tmp/ccJplTY5.s 			page 5


 201:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 202:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 203:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The default reset state of the clock configuration is given below:
 204:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - HSI ON and used as system clock source
 205:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - HSE and PLL OFF
 206:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - AHB, APB1 and APB2 prescaler set to 1.
 207:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - CSS and MCO1 OFF
 208:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - All interrupts disabled
 209:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   This function does not modify the configuration of the
 210:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - Peripheral clocks
 211:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            - LSI, LSE and RTC clocks
 212:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 213:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 214:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_DeInit(void)
 215:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
  30              		.loc 1 215 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
 216:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0;
  34              		.loc 1 216 3 view .LVU1
  35              	.LVL0:
 217:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 218:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set HSION bit */
 219:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SET_BIT(RCC->CR, RCC_CR_HSION);
  36              		.loc 1 219 3 view .LVU2
 215:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0;
  37              		.loc 1 215 1 is_stmt 0 view .LVU3
  38 0000 70B5     		push	{r4, r5, r6, lr}
  39              	.LCFI0:
  40              		.cfi_def_cfa_offset 16
  41              		.cfi_offset 4, -16
  42              		.cfi_offset 5, -12
  43              		.cfi_offset 6, -8
  44              		.cfi_offset 14, -4
  45              		.loc 1 219 3 view .LVU4
  46 0002 334C     		ldr	r4, .L15
  47 0004 2368     		ldr	r3, [r4]
  48 0006 43F00103 		orr	r3, r3, #1
  49 000a 2360     		str	r3, [r4]
 220:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 221:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Insure HSIRDY bit is set before writing default HSITRIM value */
 222:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get start tick */
 223:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tickstart = HAL_GetTick();
  50              		.loc 1 223 3 is_stmt 1 view .LVU5
  51              		.loc 1 223 15 is_stmt 0 view .LVU6
  52 000c FFF7FEFF 		bl	HAL_GetTick
  53              	.LVL1:
  54 0010 0546     		mov	r5, r0
  55              	.LVL2:
 224:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 225:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Wait till HSI is ready */
 226:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
  56              		.loc 1 226 3 is_stmt 1 view .LVU7
  57              		.loc 1 226 8 is_stmt 0 view .LVU8
  58 0012 04E0     		b	.L2
  59              	.LVL3:
ARM GAS  /tmp/ccJplTY5.s 			page 6


  60              	.L4:
 227:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 228:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
  61              		.loc 1 228 9 view .LVU9
  62 0014 FFF7FEFF 		bl	HAL_GetTick
  63              	.LVL4:
  64              		.loc 1 228 23 view .LVU10
  65 0018 401B     		subs	r0, r0, r5
  66              		.loc 1 228 7 view .LVU11
  67 001a 0228     		cmp	r0, #2
  68 001c 28D8     		bhi	.L6
  69              	.L2:
  70              		.loc 1 228 5 is_stmt 1 view .LVU12
 226:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
  71              		.loc 1 226 9 is_stmt 0 view .LVU13
  72 001e 2368     		ldr	r3, [r4]
 226:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
  73              		.loc 1 226 8 view .LVU14
  74 0020 9B07     		lsls	r3, r3, #30
  75 0022 F7D5     		bpl	.L4
 229:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 230:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_TIMEOUT;
 231:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 232:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 233:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 234:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set HSITRIM default value */
 235:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, RCC_CR_HSITRIM_4);
  76              		.loc 1 235 3 is_stmt 1 view .LVU15
  77 0024 2368     		ldr	r3, [r4]
 236:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 237:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0] and MCOSEL[2:0] bits */
 238:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CFGR, RCC_CFGR_SW | RCC_CFGR_HPRE | RCC_CFGR_PPRE1 | RCC_CFGR_PPRE2 | RCC_CFGR_MCO
  78              		.loc 1 238 3 is_stmt 0 view .LVU16
  79 0026 2B4A     		ldr	r2, .L15+4
 239:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 240:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Insure HSI selected as system clock source */
 241:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get start tick */
 242:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 243:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 244:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Wait till system clock source is ready */
 245:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
  80              		.loc 1 245 9 view .LVU17
  81 0028 294E     		ldr	r6, .L15
 235:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  82              		.loc 1 235 3 view .LVU18
  83 002a 23F0F803 		bic	r3, r3, #248
  84 002e 43F08003 		orr	r3, r3, #128
  85 0032 2360     		str	r3, [r4]
 238:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  86              		.loc 1 238 3 is_stmt 1 view .LVU19
  87 0034 6368     		ldr	r3, [r4, #4]
  88 0036 1A40     		ands	r2, r2, r3
  89 0038 6260     		str	r2, [r4, #4]
 242:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  90              		.loc 1 242 3 view .LVU20
 242:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  91              		.loc 1 242 15 is_stmt 0 view .LVU21
ARM GAS  /tmp/ccJplTY5.s 			page 7


  92 003a FFF7FEFF 		bl	HAL_GetTick
  93              	.LVL5:
 246:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 247:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
  94              		.loc 1 247 7 view .LVU22
  95 003e 41F28834 		movw	r4, #5000
 242:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
  96              		.loc 1 242 15 view .LVU23
  97 0042 0546     		mov	r5, r0
  98              	.LVL6:
 245:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
  99              		.loc 1 245 3 is_stmt 1 view .LVU24
 245:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 100              		.loc 1 245 8 is_stmt 0 view .LVU25
 101 0044 04E0     		b	.L5
 102              	.LVL7:
 103              	.L7:
 104              		.loc 1 247 9 view .LVU26
 105 0046 FFF7FEFF 		bl	HAL_GetTick
 106              	.LVL8:
 107              		.loc 1 247 23 view .LVU27
 108 004a 401B     		subs	r0, r0, r5
 109              		.loc 1 247 7 view .LVU28
 110 004c A042     		cmp	r0, r4
 111 004e 0FD8     		bhi	.L6
 112              	.L5:
 113              		.loc 1 247 5 is_stmt 1 view .LVU29
 245:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 114              		.loc 1 245 9 is_stmt 0 view .LVU30
 115 0050 7368     		ldr	r3, [r6, #4]
 245:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 116              		.loc 1 245 8 view .LVU31
 117 0052 13F00C0F 		tst	r3, #12
 118 0056 F6D1     		bne	.L7
 248:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 249:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_TIMEOUT;
 250:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 251:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 252:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 253:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable for HSI as system clock source */
 254:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SystemCoreClock = HSI_VALUE;
 119              		.loc 1 254 3 is_stmt 1 view .LVU32
 255:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 256:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the source of time base considering new system clock settings  */
 257:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(HAL_InitTick(uwTickPrio) != HAL_OK)
 120              		.loc 1 257 6 is_stmt 0 view .LVU33
 121 0058 1F4A     		ldr	r2, .L15+8
 254:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 122              		.loc 1 254 19 view .LVU34
 123 005a 204B     		ldr	r3, .L15+12
 124              		.loc 1 257 6 view .LVU35
 125 005c 1068     		ldr	r0, [r2]
 254:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 126              		.loc 1 254 19 view .LVU36
 127 005e 204A     		ldr	r2, .L15+16
 128 0060 1A60     		str	r2, [r3]
 129              		.loc 1 257 3 is_stmt 1 view .LVU37
ARM GAS  /tmp/ccJplTY5.s 			page 8


 130              		.loc 1 257 6 is_stmt 0 view .LVU38
 131 0062 FFF7FEFF 		bl	HAL_InitTick
 132              	.LVL9:
 133              		.loc 1 257 5 view .LVU39
 134 0066 0446     		mov	r4, r0
 135 0068 28B1     		cbz	r0, .L14
 258:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 259:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     return HAL_ERROR;
 136              		.loc 1 259 12 view .LVU40
 137 006a 0124     		movs	r4, #1
 260:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 261:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 262:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset HSEON, CSSON, PLLON bits */
 263:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_PLLON | RCC_CR_CSSON | RCC_CR_HSEON);
 264:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 265:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset HSEBYP bit */
 266:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 267:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 268:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Insure PLLRDY is reset */
 269:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get start tick */
 270:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tickstart = HAL_GetTick();
 271:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 272:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 274:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 275:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_TIMEOUT;
 276:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 277:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 278:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 279:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR register */
 280:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR);
 281:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 282:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR2 register */
 283:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR2);
 284:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 285:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset CFGR3 register */
 286:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CFGR3);
 287:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 288:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Clear all interrupt flags */
 289:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR
 290:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 291:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Disable all interrupts */
 292:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   CLEAR_REG(RCC->CIR);
 293:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 294:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Reset all CSR flags */
 295:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   __HAL_RCC_CLEAR_RESET_FLAGS();
 296:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 297:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 298:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 138              		.loc 1 298 1 view .LVU41
 139 006c 2046     		mov	r0, r4
 140 006e 70BD     		pop	{r4, r5, r6, pc}
 141              	.LVL10:
 142              	.L6:
 230:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 143              		.loc 1 230 14 view .LVU42
 144 0070 0324     		movs	r4, #3
ARM GAS  /tmp/ccJplTY5.s 			page 9


 145              	.L3:
 146              		.loc 1 298 1 view .LVU43
 147 0072 2046     		mov	r0, r4
 148 0074 70BD     		pop	{r4, r5, r6, pc}
 149              	.LVL11:
 150              	.L14:
 263:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 151              		.loc 1 263 3 is_stmt 1 view .LVU44
 152 0076 3368     		ldr	r3, [r6]
 271:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 153              		.loc 1 271 9 is_stmt 0 view .LVU45
 154 0078 154D     		ldr	r5, .L15
 155              	.LVL12:
 263:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 156              		.loc 1 263 3 view .LVU46
 157 007a 23F08473 		bic	r3, r3, #17301504
 158 007e 23F48033 		bic	r3, r3, #65536
 159 0082 3360     		str	r3, [r6]
 266:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 160              		.loc 1 266 3 is_stmt 1 view .LVU47
 161 0084 3368     		ldr	r3, [r6]
 162 0086 23F48023 		bic	r3, r3, #262144
 163 008a 3360     		str	r3, [r6]
 270:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 164              		.loc 1 270 3 view .LVU48
 270:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 165              		.loc 1 270 15 is_stmt 0 view .LVU49
 166 008c FFF7FEFF 		bl	HAL_GetTick
 167              	.LVL13:
 168 0090 0646     		mov	r6, r0
 169              	.LVL14:
 271:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 170              		.loc 1 271 3 is_stmt 1 view .LVU50
 271:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 171              		.loc 1 271 8 is_stmt 0 view .LVU51
 172 0092 04E0     		b	.L8
 173              	.LVL15:
 174              	.L9:
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 175              		.loc 1 273 9 view .LVU52
 176 0094 FFF7FEFF 		bl	HAL_GetTick
 177              	.LVL16:
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 178              		.loc 1 273 23 view .LVU53
 179 0098 801B     		subs	r0, r0, r6
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 180              		.loc 1 273 7 view .LVU54
 181 009a 0228     		cmp	r0, #2
 182 009c E8D8     		bhi	.L6
 183              	.L8:
 273:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 184              		.loc 1 273 5 is_stmt 1 view .LVU55
 271:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 185              		.loc 1 271 9 is_stmt 0 view .LVU56
 186 009e 2B68     		ldr	r3, [r5]
 271:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 187              		.loc 1 271 8 view .LVU57
ARM GAS  /tmp/ccJplTY5.s 			page 10


 188 00a0 13F00073 		ands	r3, r3, #33554432
 189 00a4 F6D1     		bne	.L9
 280:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 190              		.loc 1 280 3 is_stmt 1 view .LVU58
 191 00a6 6B60     		str	r3, [r5, #4]
 283:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 192              		.loc 1 283 3 view .LVU59
 193 00a8 EB62     		str	r3, [r5, #44]
 286:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 194              		.loc 1 286 3 view .LVU60
 195 00aa 2B63     		str	r3, [r5, #48]
 289:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 196              		.loc 1 289 3 view .LVU61
 197 00ac AA68     		ldr	r2, [r5, #8]
 198 00ae 42F41F02 		orr	r2, r2, #10420224
 199 00b2 AA60     		str	r2, [r5, #8]
 292:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 200              		.loc 1 292 3 view .LVU62
 201              	.LBB176:
 202              	.LBB177:
 203              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
ARM GAS  /tmp/ccJplTY5.s 			page 11


  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccJplTY5.s 			page 12


  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  /tmp/ccJplTY5.s 			page 13


 151:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/ccJplTY5.s 			page 14


 208:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  /tmp/ccJplTY5.s 			page 15


 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 307:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
ARM GAS  /tmp/ccJplTY5.s 			page 16


 322:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
ARM GAS  /tmp/ccJplTY5.s 			page 17


 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
ARM GAS  /tmp/ccJplTY5.s 			page 18


 436:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/ccJplTY5.s 			page 19


 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 503:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 518:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 542:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 544:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/ccJplTY5.s 			page 20


 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 557:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 580:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 592:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 603:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 605:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccJplTY5.s 			page 21


 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 626:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 648:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 649:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
ARM GAS  /tmp/ccJplTY5.s 			page 22


 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 666:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 669:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 671:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 690:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 695:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 702:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
ARM GAS  /tmp/ccJplTY5.s 			page 23


 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 732:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 752:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 755:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 766:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/ccJplTY5.s 			page 24


 778:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 787:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 817:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
ARM GAS  /tmp/ccJplTY5.s 			page 25


 835:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 857:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 861:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 872:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 873:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 879:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 883:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 888:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 889:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 890:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/ccJplTY5.s 			page 26


 892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 896:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 897:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 898:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 899:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 900:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 901:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 902:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 904:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 906:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 907:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 908:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 909:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 911:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 912:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 914:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 915:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 916:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 919:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 920:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 922:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 924:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 926:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 930:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 931:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 932:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 937:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 939:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 940:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 945:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 946:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 947:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
ARM GAS  /tmp/ccJplTY5.s 			page 27


 949:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 950:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 952:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 953:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 960:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 961:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 962:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 963:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 964:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 965:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 966:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 967:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 968:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 969:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 970:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 971:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 972:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 973:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 974:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 975:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 976:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 977:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 978:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 979:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 980:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 982:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 983:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 984:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 985:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 986:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 987:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 988:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 204              		.loc 2 988 4 is_stmt 0 view .LVU63
 205 00b4 4FF08072 		mov	r2, #16777216
 206              	.LBE177:
 207              	.LBE176:
 292:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 208              		.loc 1 292 3 view .LVU64
 209 00b8 AB60     		str	r3, [r5, #8]
 295:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 210              		.loc 1 295 3 is_stmt 1 view .LVU65
 211              	.LVL17:
 212              	.LBB179:
 213              	.LBI176:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 214              		.loc 2 981 31 view .LVU66
 215              	.LBB178:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 216              		.loc 2 983 3 view .LVU67
ARM GAS  /tmp/ccJplTY5.s 			page 28


 217              		.loc 2 988 4 view .LVU68
 218              		.syntax unified
 219              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 220 00ba 92FAA2F2 		rbit r2, r2
 221              	@ 0 "" 2
 222              	.LVL18:
 989:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 990:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 991:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 992:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 993:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 994:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 995:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 996:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 997:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 998:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 999:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1000:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1001:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 223              		.loc 2 1001 3 view .LVU69
 224              		.loc 2 1001 3 is_stmt 0 view .LVU70
 225              		.thumb
 226              		.syntax unified
 227              	.LBE178:
 228              	.LBE179:
 295:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 229              		.loc 1 295 3 view .LVU71
 230 00be 094B     		ldr	r3, .L15+20
 231 00c0 B2FA82F2 		clz	r2, r2
 232 00c4 1344     		add	r3, r3, r2
 233 00c6 9B00     		lsls	r3, r3, #2
 234 00c8 0122     		movs	r2, #1
 235 00ca 1A60     		str	r2, [r3]
 297:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 236              		.loc 1 297 3 is_stmt 1 view .LVU72
 297:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 237              		.loc 1 297 10 is_stmt 0 view .LVU73
 238 00cc D1E7     		b	.L3
 239              	.L16:
 240 00ce 00BF     		.align	2
 241              	.L15:
 242 00d0 00100240 		.word	1073876992
 243 00d4 0CC0FFF8 		.word	-117456884
 244 00d8 00000000 		.word	uwTickPrio
 245 00dc 00000000 		.word	SystemCoreClock
 246 00e0 00127A00 		.word	8000000
 247 00e4 20819010 		.word	277905696
 248              		.cfi_endproc
 249              	.LFE130:
 251              		.section	.text.HAL_RCC_OscConfig,"ax",%progbits
 252              		.align	1
 253              		.p2align 2,,3
 254              		.global	HAL_RCC_OscConfig
 255              		.syntax unified
 256              		.thumb
 257              		.thumb_func
 258              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccJplTY5.s 			page 29


 260              	HAL_RCC_OscConfig:
 261              	.LVL19:
 262              	.LFB131:
 299:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 300:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 301:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Initializes the RCC Oscillators according to the specified parameters in the
 302:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         RCC_OscInitTypeDef.
 303:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
 304:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         contains the configuration information for the RCC Oscillators.
 305:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The PLL is not disabled when used as system clock.
 306:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
 307:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to LSE Off
 308:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         first and then LSE On or LSE Bypass.
 309:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
 310:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         supported by this macro. User should request a transition to HSE Off
 311:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         first and then HSE On or HSE Bypass.
 312:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 313:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 314:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
 315:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 263              		.loc 1 315 1 is_stmt 1 view -0
 264              		.cfi_startproc
 265              		@ args = 0, pretend = 0, frame = 8
 266              		@ frame_needed = 0, uses_anonymous_args = 0
 316:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart;
 267              		.loc 1 316 3 view .LVU75
 317:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t pll_config;
 268              		.loc 1 317 3 view .LVU76
 318:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 319:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t pll_config2;
 269              		.loc 1 319 3 view .LVU77
 320:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
 321:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 322:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check Null pointer */
 323:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(RCC_OscInitStruct == NULL)
 270              		.loc 1 323 3 view .LVU78
 271              		.loc 1 323 5 is_stmt 0 view .LVU79
 272 0000 0028     		cmp	r0, #0
 273 0002 00F07F82 		beq	.L118
 324:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 325:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     return HAL_ERROR;
 326:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 327:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 328:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 329:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 274              		.loc 1 329 3 is_stmt 1 view .LVU80
 330:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 331:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------- HSE Configuration ------------------------*/ 
 332:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 275              		.loc 1 332 3 view .LVU81
 315:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart;
 276              		.loc 1 315 1 is_stmt 0 view .LVU82
 277 0006 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 278              	.LCFI1:
 279              		.cfi_def_cfa_offset 28
 280              		.cfi_offset 4, -28
 281              		.cfi_offset 5, -24
ARM GAS  /tmp/ccJplTY5.s 			page 30


 282              		.cfi_offset 6, -20
 283              		.cfi_offset 7, -16
 284              		.cfi_offset 8, -12
 285              		.cfi_offset 9, -8
 286              		.cfi_offset 14, -4
 287              		.loc 1 332 25 view .LVU83
 288 000a 0368     		ldr	r3, [r0]
 289              		.loc 1 332 5 view .LVU84
 290 000c DF07     		lsls	r7, r3, #31
 315:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart;
 291              		.loc 1 315 1 view .LVU85
 292 000e 83B0     		sub	sp, sp, #12
 293              	.LCFI2:
 294              		.cfi_def_cfa_offset 40
 295 0010 0446     		mov	r4, r0
 296              		.loc 1 332 5 view .LVU86
 297 0012 3DD5     		bpl	.L20
 333:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 334:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 335:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 298              		.loc 1 335 5 is_stmt 1 view .LVU87
 336:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 337:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowe
 338:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 299              		.loc 1 338 5 view .LVU88
 300              		.loc 1 338 9 is_stmt 0 view .LVU89
 301 0014 C149     		ldr	r1, .L131
 302 0016 4A68     		ldr	r2, [r1, #4]
 303 0018 02F00C02 		and	r2, r2, #12
 304              		.loc 1 338 7 view .LVU90
 305 001c 042A     		cmp	r2, #4
 306 001e 00F05F81 		beq	.L21
 339:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 307              		.loc 1 339 13 view .LVU91
 308 0022 4A68     		ldr	r2, [r1, #4]
 309 0024 02F00C02 		and	r2, r2, #12
 310              		.loc 1 339 8 view .LVU92
 311 0028 082A     		cmp	r2, #8
 312 002a 00F05281 		beq	.L119
 313              	.L22:
 340:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_
 342:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 343:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 344:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 345:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 346:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 347:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 348:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Set the new HSE configuration ---------------------------------------*/
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 314              		.loc 1 349 7 is_stmt 1 view .LVU93
 315              		.loc 1 349 7 view .LVU94
 316 002e 6368     		ldr	r3, [r4, #4]
 317 0030 B3F5803F 		cmp	r3, #65536
 318 0034 00F06B81 		beq	.L120
 319              		.loc 1 349 7 discriminator 2 view .LVU95
 320 0038 002B     		cmp	r3, #0
ARM GAS  /tmp/ccJplTY5.s 			page 31


 321 003a 00F09A81 		beq	.L121
 322              		.loc 1 349 7 discriminator 4 view .LVU96
 323 003e B3F5A02F 		cmp	r3, #327680
 324 0042 00F0BC82 		beq	.L122
 325              		.loc 1 349 7 discriminator 6 view .LVU97
 326 0046 B54B     		ldr	r3, .L131
 327 0048 1A68     		ldr	r2, [r3]
 328 004a 22F48032 		bic	r2, r2, #65536
 329 004e 1A60     		str	r2, [r3]
 330              		.loc 1 349 7 discriminator 6 view .LVU98
 331 0050 1A68     		ldr	r2, [r3]
 332 0052 22F48022 		bic	r2, r2, #262144
 333 0056 1A60     		str	r2, [r3]
 334              	.L25:
 350:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 351:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 352:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Configure the HSE predivision factor --------------------------------*/
 353:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 354:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
 355:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 356:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        /* Check the HSE State */
 357:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 358:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 359:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 360:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 335              		.loc 1 360 9 view .LVU99
 336              		.loc 1 360 21 is_stmt 0 view .LVU100
 337 0058 FFF7FEFF 		bl	HAL_GetTick
 338              	.LVL20:
 339              	.LBB180:
 340              	.LBB181:
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 341              		.loc 2 988 4 view .LVU101
 342 005c 4FF40038 		mov	r8, #131072
 343              	.LBE181:
 344              	.LBE180:
 345              		.loc 1 360 21 view .LVU102
 346 0060 0746     		mov	r7, r0
 347              	.LVL21:
 361:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 362:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSE is ready */
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 348              		.loc 1 363 9 is_stmt 1 view .LVU103
 349              		.loc 1 363 15 is_stmt 0 view .LVU104
 350 0062 AE4E     		ldr	r6, .L131
 351 0064 0125     		movs	r5, #1
 352              		.loc 1 363 14 view .LVU105
 353 0066 05E0     		b	.L30
 354              	.LVL22:
 355              	.L31:
 364:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 365:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 356              		.loc 1 365 15 view .LVU106
 357 0068 FFF7FEFF 		bl	HAL_GetTick
 358              	.LVL23:
 359              		.loc 1 365 29 view .LVU107
 360 006c C01B     		subs	r0, r0, r7
ARM GAS  /tmp/ccJplTY5.s 			page 32


 361              		.loc 1 365 13 view .LVU108
 362 006e 6428     		cmp	r0, #100
 363 0070 00F27B81 		bhi	.L32
 364              	.L30:
 365              	.LVL24:
 366              	.LBB183:
 367              	.LBI180:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 368              		.loc 2 981 31 is_stmt 1 view .LVU109
 369              	.LBB182:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 370              		.loc 2 983 3 view .LVU110
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 371              		.loc 2 988 4 view .LVU111
 372              		.syntax unified
 373              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 374 0074 98FAA8F3 		rbit r3, r8
 375              	@ 0 "" 2
 376              	.LVL25:
 377              		.loc 2 1001 3 view .LVU112
 378              		.loc 2 1001 3 is_stmt 0 view .LVU113
 379              		.thumb
 380              		.syntax unified
 381              	.LBE182:
 382              	.LBE183:
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 383              		.loc 1 363 15 view .LVU114
 384 0078 3268     		ldr	r2, [r6]
 385              	.LVL26:
 386              	.LBB184:
 387              	.LBI184:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 388              		.loc 2 981 31 is_stmt 1 view .LVU115
 389              	.LBB185:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390              		.loc 2 983 3 view .LVU116
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 391              		.loc 2 988 4 view .LVU117
 392              		.syntax unified
 393              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 394 007a 98FAA8F3 		rbit r3, r8
 395              	@ 0 "" 2
 396              		.thumb
 397              		.syntax unified
 398              	.LBE185:
 399              	.LBE184:
 400              		.loc 1 365 11 view .LVU118
 401              	.LVL27:
 402              	.LBB187:
 403              	.LBB186:
 404              		.loc 2 1001 3 view .LVU119
 405              		.loc 2 1001 3 is_stmt 0 view .LVU120
 406              	.LBE186:
 407              	.LBE187:
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 408              		.loc 1 363 15 view .LVU121
 409 007e B3FA83F3 		clz	r3, r3
ARM GAS  /tmp/ccJplTY5.s 			page 33


 410 0082 03F01F03 		and	r3, r3, #31
 411 0086 05FA03F3 		lsl	r3, r5, r3
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 412              		.loc 1 363 14 view .LVU122
 413 008a 1342     		tst	r3, r2
 414 008c ECD0     		beq	.L31
 415              	.L116:
 363:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 416              		.loc 1 363 14 view .LVU123
 417 008e 2368     		ldr	r3, [r4]
 418              	.LVL28:
 419              	.L20:
 366:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 367:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 368:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 369:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 370:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 371:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 372:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 373:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 374:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 375:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 376:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSE is disabled */
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 378:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 380:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 381:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 382:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 383:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 384:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 385:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 386:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 387:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*----------------------------- HSI Configuration --------------------------*/ 
 388:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 420              		.loc 1 388 3 is_stmt 1 view .LVU124
 421              		.loc 1 388 5 is_stmt 0 view .LVU125
 422 0090 9E07     		lsls	r6, r3, #30
 423 0092 42D5     		bpl	.L34
 389:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 390:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 391:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 424              		.loc 1 391 5 is_stmt 1 view .LVU126
 392:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 425              		.loc 1 392 5 view .LVU127
 393:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 394:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock *
 395:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 426              		.loc 1 395 5 view .LVU128
 427              		.loc 1 395 9 is_stmt 0 view .LVU129
 428 0094 A14A     		ldr	r2, .L131
 429 0096 5168     		ldr	r1, [r2, #4]
 430              		.loc 1 395 7 view .LVU130
 431 0098 11F00C0F 		tst	r1, #12
 432 009c 00F0CF80 		beq	.L35
 396:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_
 433              		.loc 1 396 13 view .LVU131
ARM GAS  /tmp/ccJplTY5.s 			page 34


 434 00a0 5168     		ldr	r1, [r2, #4]
 435 00a2 01F00C01 		and	r1, r1, #12
 436              		.loc 1 396 8 view .LVU132
 437 00a6 0829     		cmp	r1, #8
 438 00a8 00F0C280 		beq	.L123
 439              	.L36:
 397:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 398:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* When HSI is used as system clock it will not disabled */
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_
 400:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 401:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 402:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 403:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Otherwise, just the calibration is allowed */
 404:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 405:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 406:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 407:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 408:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 409:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 410:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 411:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 412:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSI State */
 413:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 440              		.loc 1 413 7 is_stmt 1 view .LVU133
 441              		.loc 1 413 9 is_stmt 0 view .LVU134
 442 00ac E268     		ldr	r2, [r4, #12]
 443 00ae 002A     		cmp	r2, #0
 444 00b0 00F0B881 		beq	.L38
 414:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 415:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****        /* Enable the Internal High Speed oscillator (HSI). */
 416:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_ENABLE();
 445              		.loc 1 416 9 is_stmt 1 view .LVU135
 446              	.LVL29:
 447              	.LBB188:
 448              	.LBI188:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 449              		.loc 2 981 31 view .LVU136
 450              	.LBB189:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 451              		.loc 2 983 3 view .LVU137
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 452              		.loc 2 988 4 view .LVU138
 453 00b4 0122     		movs	r2, #1
 454              		.syntax unified
 455              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 456 00b6 92FAA2F3 		rbit r3, r2
 457              	@ 0 "" 2
 458              	.LVL30:
 459              		.loc 2 1001 3 view .LVU139
 460              		.loc 2 1001 3 is_stmt 0 view .LVU140
 461              		.thumb
 462              		.syntax unified
 463              	.LBE189:
 464              	.LBE188:
 465              		.loc 1 416 9 view .LVU141
 466 00ba B3FA83F3 		clz	r3, r3
 467 00be 03F18453 		add	r3, r3, #276824064
ARM GAS  /tmp/ccJplTY5.s 			page 35


 468 00c2 03F58413 		add	r3, r3, #1081344
 469 00c6 9B00     		lsls	r3, r3, #2
 417:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 418:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 419:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 420:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 421:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSI is ready */
 422:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 470              		.loc 1 422 15 view .LVU142
 471 00c8 1646     		mov	r6, r2
 416:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 472              		.loc 1 416 9 view .LVU143
 473 00ca 1A60     		str	r2, [r3]
 419:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 474              		.loc 1 419 9 is_stmt 1 view .LVU144
 419:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 475              		.loc 1 419 21 is_stmt 0 view .LVU145
 476 00cc FFF7FEFF 		bl	HAL_GetTick
 477              	.LVL31:
 478              	.LBB190:
 479              	.LBB191:
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 480              		.loc 2 988 4 view .LVU146
 481 00d0 4FF00208 		mov	r8, #2
 482              	.LBE191:
 483              	.LBE190:
 419:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 484              		.loc 1 419 21 view .LVU147
 485 00d4 0746     		mov	r7, r0
 486              	.LVL32:
 487              		.loc 1 422 9 is_stmt 1 view .LVU148
 488              		.loc 1 422 15 is_stmt 0 view .LVU149
 489 00d6 914D     		ldr	r5, .L131
 490              		.loc 1 422 14 view .LVU150
 491 00d8 05E0     		b	.L39
 492              	.LVL33:
 493              	.L40:
 423:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 424:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 494              		.loc 1 424 15 view .LVU151
 495 00da FFF7FEFF 		bl	HAL_GetTick
 496              	.LVL34:
 497              		.loc 1 424 29 view .LVU152
 498 00de C01B     		subs	r0, r0, r7
 499              		.loc 1 424 13 view .LVU153
 500 00e0 0228     		cmp	r0, #2
 501 00e2 00F24281 		bhi	.L32
 502              	.L39:
 503              	.LVL35:
 504              	.LBB193:
 505              	.LBI190:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 506              		.loc 2 981 31 is_stmt 1 view .LVU154
 507              	.LBB192:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 508              		.loc 2 983 3 view .LVU155
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
ARM GAS  /tmp/ccJplTY5.s 			page 36


 509              		.loc 2 988 4 view .LVU156
 510              		.syntax unified
 511              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 512 00e6 98FAA8F3 		rbit r3, r8
 513              	@ 0 "" 2
 514              	.LVL36:
 515              		.loc 2 1001 3 view .LVU157
 516              		.loc 2 1001 3 is_stmt 0 view .LVU158
 517              		.thumb
 518              		.syntax unified
 519              	.LBE192:
 520              	.LBE193:
 422:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 521              		.loc 1 422 15 view .LVU159
 522 00ea 2A68     		ldr	r2, [r5]
 523              	.LVL37:
 524              	.LBB194:
 525              	.LBI194:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 526              		.loc 2 981 31 is_stmt 1 view .LVU160
 527              	.LBB195:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 528              		.loc 2 983 3 view .LVU161
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 529              		.loc 2 988 4 view .LVU162
 530              		.syntax unified
 531              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 532 00ec 98FAA8F3 		rbit r3, r8
 533              	@ 0 "" 2
 534              		.thumb
 535              		.syntax unified
 536              	.LBE195:
 537              	.LBE194:
 538              		.loc 1 424 11 view .LVU163
 539              	.LVL38:
 540              	.LBB197:
 541              	.LBB196:
 542              		.loc 2 1001 3 view .LVU164
 543              		.loc 2 1001 3 is_stmt 0 view .LVU165
 544              	.LBE196:
 545              	.LBE197:
 422:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 546              		.loc 1 422 15 view .LVU166
 547 00f0 B3FA83F3 		clz	r3, r3
 548 00f4 03F01F03 		and	r3, r3, #31
 549 00f8 06FA03F3 		lsl	r3, r6, r3
 422:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 550              		.loc 1 422 14 view .LVU167
 551 00fc 1342     		tst	r3, r2
 552 00fe ECD0     		beq	.L40
 425:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 426:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 427:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 428:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 429:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                 
 430:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
 431:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
ARM GAS  /tmp/ccJplTY5.s 			page 37


 553              		.loc 1 431 9 is_stmt 1 view .LVU168
 554 0100 2968     		ldr	r1, [r5]
 555              	.LVL39:
 556              	.LBB198:
 557              	.LBI198:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 558              		.loc 2 981 31 view .LVU169
 559              	.LBB199:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 560              		.loc 2 983 3 view .LVU170
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 561              		.loc 2 988 4 view .LVU171
 562 0102 F822     		movs	r2, #248
 563              		.syntax unified
 564              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 565 0104 92FAA2F2 		rbit r2, r2
 566              	@ 0 "" 2
 567              	.LVL40:
 568              		.loc 2 1001 3 view .LVU172
 569              		.loc 2 1001 3 is_stmt 0 view .LVU173
 570              		.thumb
 571              		.syntax unified
 572              	.LBE199:
 573              	.LBE198:
 574              		.loc 1 431 9 view .LVU174
 575 0108 2369     		ldr	r3, [r4, #16]
 576 010a B2FA82F2 		clz	r2, r2
 577 010e 21F0F801 		bic	r1, r1, #248
 578 0112 9340     		lsls	r3, r3, r2
 579 0114 0B43     		orrs	r3, r3, r1
 580 0116 2B60     		str	r3, [r5]
 581 0118 2368     		ldr	r3, [r4]
 582              	.LVL41:
 583              	.L34:
 432:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 433:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 434:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 435:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the Internal High Speed oscillator (HSI). */
 436:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_HSI_DISABLE();
 437:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 438:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 439:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 440:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 441:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till HSI is disabled */
 442:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 443:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 445:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 446:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 447:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 448:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 449:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 450:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 451:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 452:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------ LSI Configuration -------------------------*/ 
 453:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 584              		.loc 1 453 3 is_stmt 1 view .LVU175
ARM GAS  /tmp/ccJplTY5.s 			page 38


 585              		.loc 1 453 5 is_stmt 0 view .LVU176
 586 011a 1D07     		lsls	r5, r3, #28
 587 011c 21D4     		bmi	.L124
 588              	.L43:
 454:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 455:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 456:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 457:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 458:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSI State */
 459:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 460:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 461:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Enable the Internal Low Speed oscillator (LSI). */
 462:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_LSI_ENABLE();
 463:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 464:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 465:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 466:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 467:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSI is ready */  
 468:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 469:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 470:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 471:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 472:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 473:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 474:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 475:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 476:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 477:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 478:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Disable the Internal Low Speed oscillator (LSI). */
 479:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_LSI_DISABLE();
 480:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 481:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 482:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 483:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 484:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSI is disabled */  
 485:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 486:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 487:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 488:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 489:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 490:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 491:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 492:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 493:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 494:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------------ LSE Configuration -------------------------*/ 
 495:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 589              		.loc 1 495 3 is_stmt 1 view .LVU177
 590              		.loc 1 495 5 is_stmt 0 view .LVU178
 591 011e 5807     		lsls	r0, r3, #29
 592 0120 4ED5     		bpl	.L50
 593              	.L129:
 594              	.LBB200:
 496:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 497:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     FlagStatus       pwrclkchanged = RESET;
 595              		.loc 1 497 5 is_stmt 1 view .LVU179
 596              	.LVL42:
 498:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
ARM GAS  /tmp/ccJplTY5.s 			page 39


 499:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the parameters */
 500:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 597              		.loc 1 500 5 view .LVU180
 501:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 502:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Update LSE configuration in Backup Domain control register    */
 503:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Requires to enable write access to Backup Domain of necessary */
 504:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 598              		.loc 1 504 5 view .LVU181
 599              		.loc 1 504 8 is_stmt 0 view .LVU182
 600 0122 7E4B     		ldr	r3, .L131
 601 0124 DA69     		ldr	r2, [r3, #28]
 602              		.loc 1 504 7 view .LVU183
 603 0126 D100     		lsls	r1, r2, #3
 604 0128 40F1C780 		bpl	.L125
 497:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 605              		.loc 1 497 22 view .LVU184
 606 012c 4FF00008 		mov	r8, #0
 607              	.LVL43:
 608              	.L51:
 505:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 506:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 507:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       pwrclkchanged = SET;
 508:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 509:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 510:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 609              		.loc 1 510 5 is_stmt 1 view .LVU185
 610              		.loc 1 510 8 is_stmt 0 view .LVU186
 611 0130 7B4D     		ldr	r5, .L131+4
 612 0132 2B68     		ldr	r3, [r5]
 613              		.loc 1 510 7 view .LVU187
 614 0134 DA05     		lsls	r2, r3, #23
 615 0136 40F10881 		bpl	.L52
 616              	.L57:
 511:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 512:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Enable write access to Backup domain */
 513:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 514:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 515:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait for Backup domain Write protection disable */
 516:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 517:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 518:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 519:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 521:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 522:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 523:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 524:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 525:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 526:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 527:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Set the new LSE configuration -----------------------------------------*/
 528:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 617              		.loc 1 528 5 is_stmt 1 view .LVU188
 618              		.loc 1 528 5 view .LVU189
 619 013a A368     		ldr	r3, [r4, #8]
 620 013c 012B     		cmp	r3, #1
 621 013e 00F09781 		beq	.L126
 622              		.loc 1 528 5 discriminator 2 view .LVU190
ARM GAS  /tmp/ccJplTY5.s 			page 40


 623 0142 002B     		cmp	r3, #0
 624 0144 00F03881 		beq	.L127
 625              		.loc 1 528 5 discriminator 4 view .LVU191
 626 0148 052B     		cmp	r3, #5
 627 014a 744B     		ldr	r3, .L131
 628 014c 1A6A     		ldr	r2, [r3, #32]
 629 014e 00F0D181 		beq	.L128
 630              		.loc 1 528 5 discriminator 6 view .LVU192
 631 0152 22F00102 		bic	r2, r2, #1
 632 0156 1A62     		str	r2, [r3, #32]
 633              		.loc 1 528 5 discriminator 6 view .LVU193
 634 0158 1A6A     		ldr	r2, [r3, #32]
 635 015a 22F00402 		bic	r2, r2, #4
 636 015e 1A62     		str	r2, [r3, #32]
 637 0160 8BE1     		b	.L58
 638              	.LVL44:
 639              	.L124:
 640              		.loc 1 528 5 is_stmt 0 discriminator 6 view .LVU194
 641              	.LBE200:
 456:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 642              		.loc 1 456 5 is_stmt 1 view .LVU195
 459:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 643              		.loc 1 459 5 view .LVU196
 459:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 644              		.loc 1 459 7 is_stmt 0 view .LVU197
 645 0162 6269     		ldr	r2, [r4, #20]
 646 0164 002A     		cmp	r2, #0
 647 0166 00F08180 		beq	.L44
 462:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 648              		.loc 1 462 7 is_stmt 1 view .LVU198
 649              	.LVL45:
 650              	.LBB230:
 651              	.LBI230:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 652              		.loc 2 981 31 view .LVU199
 653              	.LBB231:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 654              		.loc 2 983 3 view .LVU200
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 655              		.loc 2 988 4 view .LVU201
 656 016a 0122     		movs	r2, #1
 657              		.syntax unified
 658              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 659 016c 92FAA2F1 		rbit r1, r2
 660              	@ 0 "" 2
 661              	.LVL46:
 662              		.loc 2 1001 3 view .LVU202
 663              		.loc 2 1001 3 is_stmt 0 view .LVU203
 664              		.thumb
 665              		.syntax unified
 666              	.LBE231:
 667              	.LBE230:
 462:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 668              		.loc 1 462 7 view .LVU204
 669 0170 6C4B     		ldr	r3, .L131+8
 468:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 670              		.loc 1 468 13 view .LVU205
ARM GAS  /tmp/ccJplTY5.s 			page 41


 671 0172 6A4E     		ldr	r6, .L131
 462:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 672              		.loc 1 462 7 view .LVU206
 673 0174 B1FA81F1 		clz	r1, r1
 674 0178 0B44     		add	r3, r3, r1
 675 017a 9B00     		lsls	r3, r3, #2
 468:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 676              		.loc 1 468 13 view .LVU207
 677 017c 1546     		mov	r5, r2
 462:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 678              		.loc 1 462 7 view .LVU208
 679 017e 1A60     		str	r2, [r3]
 465:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 680              		.loc 1 465 7 is_stmt 1 view .LVU209
 465:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 681              		.loc 1 465 19 is_stmt 0 view .LVU210
 682 0180 FFF7FEFF 		bl	HAL_GetTick
 683              	.LVL47:
 684              	.LBB232:
 685              	.LBB233:
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 686              		.loc 2 988 4 view .LVU211
 687 0184 4FF00208 		mov	r8, #2
 688              	.LBE233:
 689              	.LBE232:
 465:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 690              		.loc 1 465 19 view .LVU212
 691 0188 0746     		mov	r7, r0
 692              	.LVL48:
 468:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 693              		.loc 1 468 7 is_stmt 1 view .LVU213
 468:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 694              		.loc 1 468 12 is_stmt 0 view .LVU214
 695 018a 05E0     		b	.L45
 696              	.LVL49:
 697              	.L46:
 470:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 698              		.loc 1 470 13 view .LVU215
 699 018c FFF7FEFF 		bl	HAL_GetTick
 700              	.LVL50:
 470:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 701              		.loc 1 470 27 view .LVU216
 702 0190 C01B     		subs	r0, r0, r7
 470:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 703              		.loc 1 470 11 view .LVU217
 704 0192 0228     		cmp	r0, #2
 705 0194 00F2E980 		bhi	.L32
 706              	.L45:
 707              	.LVL51:
 708              	.LBB235:
 709              	.LBI232:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 710              		.loc 2 981 31 is_stmt 1 view .LVU218
 711              	.LBB234:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 712              		.loc 2 983 3 view .LVU219
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
ARM GAS  /tmp/ccJplTY5.s 			page 42


 713              		.loc 2 988 4 view .LVU220
 714              		.syntax unified
 715              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 716 0198 98FAA8F3 		rbit r3, r8
 717              	@ 0 "" 2
 718              	.LVL52:
 719              		.loc 2 1001 3 view .LVU221
 720              		.loc 2 1001 3 is_stmt 0 view .LVU222
 721              		.thumb
 722              		.syntax unified
 723              	.LBE234:
 724              	.LBE235:
 725              	.LBB236:
 726              	.LBI236:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727              		.loc 2 981 31 is_stmt 1 view .LVU223
 728              	.LBB237:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 729              		.loc 2 983 3 view .LVU224
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 730              		.loc 2 988 4 view .LVU225
 731              		.syntax unified
 732              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 733 019c 98FAA8F3 		rbit r3, r8
 734              	@ 0 "" 2
 735              	.LVL53:
 736              		.loc 2 1001 3 view .LVU226
 737              		.loc 2 1001 3 is_stmt 0 view .LVU227
 738              		.thumb
 739              		.syntax unified
 740              	.LBE237:
 741              	.LBE236:
 742              	.LBB238:
 743              	.LBI238:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 744              		.loc 2 981 31 is_stmt 1 view .LVU228
 745              	.LBB239:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 746              		.loc 2 983 3 view .LVU229
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 747              		.loc 2 988 4 view .LVU230
 748              		.syntax unified
 749              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 750 01a0 98FAA8F3 		rbit r3, r8
 751              	@ 0 "" 2
 752              	.LVL54:
 753              		.loc 2 1001 3 view .LVU231
 754              		.loc 2 1001 3 is_stmt 0 view .LVU232
 755              		.thumb
 756              		.syntax unified
 757              	.LBE239:
 758              	.LBE238:
 468:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 759              		.loc 1 468 13 view .LVU233
 760 01a4 726A     		ldr	r2, [r6, #36]
 761              	.LVL55:
 762              	.LBB240:
ARM GAS  /tmp/ccJplTY5.s 			page 43


 763              	.LBI240:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764              		.loc 2 981 31 is_stmt 1 view .LVU234
 765              	.LBB241:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766              		.loc 2 983 3 view .LVU235
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 767              		.loc 2 988 4 view .LVU236
 768              		.syntax unified
 769              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 770 01a6 98FAA8F3 		rbit r3, r8
 771              	@ 0 "" 2
 772              		.thumb
 773              		.syntax unified
 774              	.LBE241:
 775              	.LBE240:
 470:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 776              		.loc 1 470 9 view .LVU237
 777              	.LVL56:
 778              	.LBB243:
 779              	.LBB242:
 780              		.loc 2 1001 3 view .LVU238
 781              		.loc 2 1001 3 is_stmt 0 view .LVU239
 782              	.LBE242:
 783              	.LBE243:
 468:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 784              		.loc 1 468 13 view .LVU240
 785 01aa B3FA83F3 		clz	r3, r3
 786 01ae 03F01F03 		and	r3, r3, #31
 787 01b2 05FA03F3 		lsl	r3, r5, r3
 468:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 788              		.loc 1 468 12 view .LVU241
 789 01b6 1342     		tst	r3, r2
 790 01b8 E8D0     		beq	.L46
 791              	.L117:
 468:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 792              		.loc 1 468 12 view .LVU242
 793 01ba 2368     		ldr	r3, [r4]
 495:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 794              		.loc 1 495 3 is_stmt 1 view .LVU243
 495:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 795              		.loc 1 495 5 is_stmt 0 view .LVU244
 796 01bc 5807     		lsls	r0, r3, #29
 797 01be B0D4     		bmi	.L129
 798              	.LVL57:
 799              	.L50:
 529:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 530:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 531:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 532:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 533:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 534:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 535:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSE is ready */  
 536:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 537:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 538:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 539:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
ARM GAS  /tmp/ccJplTY5.s 			page 44


 540:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 541:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 542:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 543:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 544:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 545:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 546:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Get Start Tick */
 547:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       tickstart = HAL_GetTick();
 548:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 549:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Wait till LSE is disabled */  
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 551:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 552:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 553:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 554:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_TIMEOUT;
 555:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 556:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 557:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 558:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 559:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Require to disable power clock if necessary */
 560:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(pwrclkchanged == SET)
 561:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 562:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 563:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 564:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 565:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 566:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------------- PLL Configuration -----------------------*/
 567:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 568:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800              		.loc 1 568 3 is_stmt 1 view .LVU245
 569:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 801              		.loc 1 569 3 view .LVU246
 802              		.loc 1 569 30 is_stmt 0 view .LVU247
 803 01c0 A069     		ldr	r0, [r4, #24]
 804              		.loc 1 569 6 view .LVU248
 805 01c2 88B3     		cbz	r0, .L78
 570:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 571:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check if the PLL is used as system clock or not */
 572:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 806              		.loc 1 572 5 is_stmt 1 view .LVU249
 807              		.loc 1 572 8 is_stmt 0 view .LVU250
 808 01c4 554D     		ldr	r5, .L131
 809 01c6 6B68     		ldr	r3, [r5, #4]
 810 01c8 03F00C03 		and	r3, r3, #12
 811              		.loc 1 572 7 view .LVU251
 812 01cc 082B     		cmp	r3, #8
 813 01ce 00F07981 		beq	.L72
 573:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     { 
 574:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 814              		.loc 1 574 7 is_stmt 1 view .LVU252
 815              		.loc 1 574 9 is_stmt 0 view .LVU253
 816 01d2 0228     		cmp	r0, #2
 817              	.LBB244:
 818              	.LBB245:
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 819              		.loc 2 988 4 view .LVU254
 820 01d4 4FF08073 		mov	r3, #16777216
ARM GAS  /tmp/ccJplTY5.s 			page 45


 821              	.LBE245:
 822              	.LBE244:
 823              		.loc 1 574 9 view .LVU255
 824 01d8 00F09681 		beq	.L130
 575:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 576:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Check the parameters */
 577:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 578:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 579:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 580:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
 581:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 582:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 583:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the main PLL. */
 584:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 585:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 586:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 588:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 589:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is disabled */
 590:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 591:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 593:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 594:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 595:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 596:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 597:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 598:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 599:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Configure the main PLL clock source, predivider and multiplication factor. */
 600:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 601:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 602:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PLLMUL);
 603:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 604:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Configure the main PLL clock source and multiplication factor. */
 605:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 606:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                            RCC_OscInitStruct->PLL.PLLMUL);
 607:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
 608:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Enable the main PLL. */
 609:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_ENABLE();
 610:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 611:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 612:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 613:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 614:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is ready */
 615:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 616:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 618:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 619:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 620:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 621:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 622:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 623:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 624:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 625:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Disable the main PLL. */
 626:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         __HAL_RCC_PLL_DISABLE();
 825              		.loc 1 626 9 is_stmt 1 view .LVU256
ARM GAS  /tmp/ccJplTY5.s 			page 46


 826              	.LVL58:
 827              	.LBB247:
 828              	.LBI247:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 829              		.loc 2 981 31 view .LVU257
 830              	.LBB248:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 831              		.loc 2 983 3 view .LVU258
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 832              		.loc 2 988 4 view .LVU259
 833              		.syntax unified
 834              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 835 01dc 93FAA3F3 		rbit r3, r3
 836              	@ 0 "" 2
 837              	.LVL59:
 838              		.loc 2 1001 3 view .LVU260
 839              		.loc 2 1001 3 is_stmt 0 view .LVU261
 840              		.thumb
 841              		.syntax unified
 842              	.LBE248:
 843              	.LBE247:
 844              		.loc 1 626 9 view .LVU262
 845 01e0 B3FA83F3 		clz	r3, r3
 846 01e4 03F18453 		add	r3, r3, #276824064
 847 01e8 03F58413 		add	r3, r3, #1081344
 848 01ec 9B00     		lsls	r3, r3, #2
 849 01ee 0022     		movs	r2, #0
 850 01f0 1A60     		str	r2, [r3]
 627:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  
 628:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Get Start Tick */
 629:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         tickstart = HAL_GetTick();
 851              		.loc 1 629 9 is_stmt 1 view .LVU263
 852              		.loc 1 629 21 is_stmt 0 view .LVU264
 853 01f2 FFF7FEFF 		bl	HAL_GetTick
 854              	.LVL60:
 630:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 631:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Wait till PLL is disabled */  
 632:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 855              		.loc 1 632 15 view .LVU265
 856 01f6 2C46     		mov	r4, r5
 857              	.LVL61:
 629:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 858              		.loc 1 629 21 view .LVU266
 859 01f8 0746     		mov	r7, r0
 860              	.LVL62:
 861              		.loc 1 632 9 is_stmt 1 view .LVU267
 862              	.LBB249:
 863              	.LBB250:
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 864              		.loc 2 988 4 is_stmt 0 view .LVU268
 865 01fa 4FF00075 		mov	r5, #33554432
 866              	.LBE250:
 867              	.LBE249:
 868              		.loc 1 632 15 view .LVU269
 869 01fe 0126     		movs	r6, #1
 870              		.loc 1 632 14 view .LVU270
 871 0200 05E0     		b	.L79
ARM GAS  /tmp/ccJplTY5.s 			page 47


 872              	.LVL63:
 873              	.L80:
 633:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 634:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 874              		.loc 1 634 15 view .LVU271
 875 0202 FFF7FEFF 		bl	HAL_GetTick
 876              	.LVL64:
 877              		.loc 1 634 29 view .LVU272
 878 0206 C01B     		subs	r0, r0, r7
 879              		.loc 1 634 13 view .LVU273
 880 0208 0228     		cmp	r0, #2
 881 020a 00F2AE80 		bhi	.L32
 882              	.L79:
 883              	.LVL65:
 884              	.LBB252:
 885              	.LBI249:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 886              		.loc 2 981 31 is_stmt 1 view .LVU274
 887              	.LBB251:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 888              		.loc 2 983 3 view .LVU275
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 889              		.loc 2 988 4 view .LVU276
 890              		.syntax unified
 891              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 892 020e 95FAA5F3 		rbit r3, r5
 893              	@ 0 "" 2
 894              	.LVL66:
 895              		.loc 2 1001 3 view .LVU277
 896              		.loc 2 1001 3 is_stmt 0 view .LVU278
 897              		.thumb
 898              		.syntax unified
 899              	.LBE251:
 900              	.LBE252:
 632:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 901              		.loc 1 632 15 view .LVU279
 902 0212 2268     		ldr	r2, [r4]
 903              	.LVL67:
 904              	.LBB253:
 905              	.LBI253:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 906              		.loc 2 981 31 is_stmt 1 view .LVU280
 907              	.LBB254:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 908              		.loc 2 983 3 view .LVU281
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 909              		.loc 2 988 4 view .LVU282
 910              		.syntax unified
 911              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 912 0214 95FAA5F3 		rbit r3, r5
 913              	@ 0 "" 2
 914              		.thumb
 915              		.syntax unified
 916              	.LBE254:
 917              	.LBE253:
 918              		.loc 1 634 11 view .LVU283
 919              	.LVL68:
ARM GAS  /tmp/ccJplTY5.s 			page 48


 920              	.LBB256:
 921              	.LBB255:
 922              		.loc 2 1001 3 view .LVU284
 923              		.loc 2 1001 3 is_stmt 0 view .LVU285
 924              	.LBE255:
 925              	.LBE256:
 632:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 926              		.loc 1 632 15 view .LVU286
 927 0218 B3FA83F3 		clz	r3, r3
 928 021c 03F01F03 		and	r3, r3, #31
 929 0220 06FA03F3 		lsl	r3, r6, r3
 632:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 930              		.loc 1 632 14 view .LVU287
 931 0224 1342     		tst	r3, r2
 932 0226 ECD1     		bne	.L80
 933              	.LVL69:
 934              	.L78:
 635:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 636:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****             return HAL_TIMEOUT;
 637:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 638:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 639:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 640:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 641:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 642:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 643:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check if there is a request to disable the PLL used as System clock source */
 644:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 645:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 646:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 647:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 648:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 649:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 650:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* Do not return HAL_ERROR if request repeats the current configuration */
 651:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pll_config = RCC->CFGR;
 652:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 653:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pll_config2 = RCC->CFGR2;
 654:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 655:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 656:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 657:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 658:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 659:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 660:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 661:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 662:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           return HAL_ERROR;
 663:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         }
 664:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 665:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 666:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 667:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 668:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 935              		.loc 1 668 10 view .LVU288
 936 0228 0020     		movs	r0, #0
 937              	.L111:
 669:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 938              		.loc 1 669 1 view .LVU289
 939 022a 03B0     		add	sp, sp, #12
ARM GAS  /tmp/ccJplTY5.s 			page 49


 940              	.LCFI3:
 941              		.cfi_remember_state
 942              		.cfi_def_cfa_offset 28
 943              		@ sp needed
 944 022c BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 945              	.LVL70:
 946              	.L123:
 947              	.LCFI4:
 948              		.cfi_restore_state
 396:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 949              		.loc 1 396 82 discriminator 1 view .LVU290
 950 0230 5268     		ldr	r2, [r2, #4]
 951 0232 02F4C032 		and	r2, r2, #98304
 396:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 952              		.loc 1 396 78 discriminator 1 view .LVU291
 953 0236 B2F5004F 		cmp	r2, #32768
 954 023a 7FF437AF 		bne	.L36
 955              	.L35:
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 956              		.loc 1 399 7 is_stmt 1 view .LVU292
 957              	.LVL71:
 958              	.LBB257:
 959              	.LBI257:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 960              		.loc 2 981 31 view .LVU293
 961              	.LBB258:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 962              		.loc 2 983 3 view .LVU294
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 963              		.loc 2 988 4 view .LVU295
 964 023e 0222     		movs	r2, #2
 965              		.syntax unified
 966              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 967 0240 92FAA2F1 		rbit r1, r2
 968              	@ 0 "" 2
 969              	.LVL72:
 970              		.loc 2 1001 3 view .LVU296
 971              		.loc 2 1001 3 is_stmt 0 view .LVU297
 972              		.thumb
 973              		.syntax unified
 974              	.LBE258:
 975              	.LBE257:
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 976              		.loc 1 399 11 view .LVU298
 977 0244 3549     		ldr	r1, .L131
 978 0246 0868     		ldr	r0, [r1]
 979              	.LVL73:
 980              	.LBB259:
 981              	.LBI259:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 982              		.loc 2 981 31 is_stmt 1 view .LVU299
 983              	.LBB260:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 984              		.loc 2 983 3 view .LVU300
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 985              		.loc 2 988 4 view .LVU301
 986              		.syntax unified
ARM GAS  /tmp/ccJplTY5.s 			page 50


 987              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 988 0248 92FAA2F2 		rbit r2, r2
 989              	@ 0 "" 2
 990              	.LVL74:
 991              		.loc 2 1001 3 view .LVU302
 992              		.loc 2 1001 3 is_stmt 0 view .LVU303
 993              		.thumb
 994              		.syntax unified
 995              	.LBE260:
 996              	.LBE259:
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 997              		.loc 1 399 11 view .LVU304
 998 024c B2FA82F2 		clz	r2, r2
 999 0250 02F01F02 		and	r2, r2, #31
 1000 0254 0121     		movs	r1, #1
 1001 0256 01FA02F2 		lsl	r2, r1, r2
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1002              		.loc 1 399 9 view .LVU305
 1003 025a 0242     		tst	r2, r0
 1004 025c 64D0     		beq	.L37
 399:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1005              		.loc 1 399 57 discriminator 13 view .LVU306
 1006 025e E268     		ldr	r2, [r4, #12]
 1007 0260 8A42     		cmp	r2, r1
 1008 0262 61D0     		beq	.L37
 1009              	.L85:
 646:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 1010              		.loc 1 646 16 view .LVU307
 1011 0264 0120     		movs	r0, #1
 1012              		.loc 1 669 1 view .LVU308
 1013 0266 03B0     		add	sp, sp, #12
 1014              	.LCFI5:
 1015              		.cfi_remember_state
 1016              		.cfi_def_cfa_offset 28
 1017              		@ sp needed
 1018 0268 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 1019              	.LVL75:
 1020              	.L44:
 1021              	.LCFI6:
 1022              		.cfi_restore_state
 479:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 1023              		.loc 1 479 7 is_stmt 1 view .LVU309
 1024              	.LBB261:
 1025              	.LBI261:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1026              		.loc 2 981 31 view .LVU310
 1027              	.LBB262:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1028              		.loc 2 983 3 view .LVU311
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1029              		.loc 2 988 4 view .LVU312
 1030 026c 0125     		movs	r5, #1
 1031              		.syntax unified
 1032              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1033 026e 95FAA5F1 		rbit r1, r5
 1034              	@ 0 "" 2
 1035              	.LVL76:
ARM GAS  /tmp/ccJplTY5.s 			page 51


 1036              		.loc 2 1001 3 view .LVU313
 1037              		.loc 2 1001 3 is_stmt 0 view .LVU314
 1038              		.thumb
 1039              		.syntax unified
 1040              	.LBE262:
 1041              	.LBE261:
 479:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 1042              		.loc 1 479 7 view .LVU315
 1043 0272 2C4B     		ldr	r3, .L131+8
 485:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1044              		.loc 1 485 13 view .LVU316
 1045 0274 294E     		ldr	r6, .L131
 479:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 1046              		.loc 1 479 7 view .LVU317
 1047 0276 B1FA81F1 		clz	r1, r1
 1048 027a 0B44     		add	r3, r3, r1
 1049 027c 9B00     		lsls	r3, r3, #2
 1050              	.LBB263:
 1051              	.LBB264:
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1052              		.loc 2 988 4 view .LVU318
 1053 027e 4FF00208 		mov	r8, #2
 1054              	.LBE264:
 1055              	.LBE263:
 479:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 1056              		.loc 1 479 7 view .LVU319
 1057 0282 1A60     		str	r2, [r3]
 482:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 1058              		.loc 1 482 7 is_stmt 1 view .LVU320
 482:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 1059              		.loc 1 482 19 is_stmt 0 view .LVU321
 1060 0284 FFF7FEFF 		bl	HAL_GetTick
 1061              	.LVL77:
 1062 0288 0746     		mov	r7, r0
 1063              	.LVL78:
 485:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1064              		.loc 1 485 7 is_stmt 1 view .LVU322
 485:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1065              		.loc 1 485 12 is_stmt 0 view .LVU323
 1066 028a 04E0     		b	.L47
 1067              	.LVL79:
 1068              	.L48:
 487:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1069              		.loc 1 487 13 view .LVU324
 1070 028c FFF7FEFF 		bl	HAL_GetTick
 1071              	.LVL80:
 487:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1072              		.loc 1 487 27 view .LVU325
 1073 0290 C01B     		subs	r0, r0, r7
 487:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1074              		.loc 1 487 11 view .LVU326
 1075 0292 0228     		cmp	r0, #2
 1076 0294 69D8     		bhi	.L32
 1077              	.L47:
 1078              	.LVL81:
 1079              	.LBB266:
 1080              	.LBI263:
ARM GAS  /tmp/ccJplTY5.s 			page 52


 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1081              		.loc 2 981 31 is_stmt 1 view .LVU327
 1082              	.LBB265:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1083              		.loc 2 983 3 view .LVU328
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1084              		.loc 2 988 4 view .LVU329
 1085              		.syntax unified
 1086              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1087 0296 98FAA8F3 		rbit r3, r8
 1088              	@ 0 "" 2
 1089              	.LVL82:
 1090              		.loc 2 1001 3 view .LVU330
 1091              		.loc 2 1001 3 is_stmt 0 view .LVU331
 1092              		.thumb
 1093              		.syntax unified
 1094              	.LBE265:
 1095              	.LBE266:
 1096              	.LBB267:
 1097              	.LBI267:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1098              		.loc 2 981 31 is_stmt 1 view .LVU332
 1099              	.LBB268:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1100              		.loc 2 983 3 view .LVU333
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1101              		.loc 2 988 4 view .LVU334
 1102              		.syntax unified
 1103              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1104 029a 98FAA8F3 		rbit r3, r8
 1105              	@ 0 "" 2
 1106              	.LVL83:
 1107              		.loc 2 1001 3 view .LVU335
 1108              		.loc 2 1001 3 is_stmt 0 view .LVU336
 1109              		.thumb
 1110              		.syntax unified
 1111              	.LBE268:
 1112              	.LBE267:
 1113              	.LBB269:
 1114              	.LBI269:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1115              		.loc 2 981 31 is_stmt 1 view .LVU337
 1116              	.LBB270:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1117              		.loc 2 983 3 view .LVU338
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1118              		.loc 2 988 4 view .LVU339
 1119              		.syntax unified
 1120              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1121 029e 98FAA8F3 		rbit r3, r8
 1122              	@ 0 "" 2
 1123              	.LVL84:
 1124              		.loc 2 1001 3 view .LVU340
 1125              		.loc 2 1001 3 is_stmt 0 view .LVU341
 1126              		.thumb
 1127              		.syntax unified
 1128              	.LBE270:
ARM GAS  /tmp/ccJplTY5.s 			page 53


 1129              	.LBE269:
 485:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1130              		.loc 1 485 13 view .LVU342
 1131 02a2 726A     		ldr	r2, [r6, #36]
 1132              	.LVL85:
 1133              	.LBB271:
 1134              	.LBI271:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1135              		.loc 2 981 31 is_stmt 1 view .LVU343
 1136              	.LBB272:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1137              		.loc 2 983 3 view .LVU344
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1138              		.loc 2 988 4 view .LVU345
 1139              		.syntax unified
 1140              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1141 02a4 98FAA8F3 		rbit r3, r8
 1142              	@ 0 "" 2
 1143              		.thumb
 1144              		.syntax unified
 1145              	.LBE272:
 1146              	.LBE271:
 487:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1147              		.loc 1 487 9 view .LVU346
 1148              	.LVL86:
 1149              	.LBB274:
 1150              	.LBB273:
 1151              		.loc 2 1001 3 view .LVU347
 1152              		.loc 2 1001 3 is_stmt 0 view .LVU348
 1153              	.LBE273:
 1154              	.LBE274:
 485:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1155              		.loc 1 485 13 view .LVU349
 1156 02a8 B3FA83F3 		clz	r3, r3
 1157 02ac 03F01F03 		and	r3, r3, #31
 1158 02b0 05FA03F3 		lsl	r3, r5, r3
 485:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1159              		.loc 1 485 12 view .LVU350
 1160 02b4 1342     		tst	r3, r2
 1161 02b6 E9D1     		bne	.L48
 1162 02b8 7FE7     		b	.L117
 1163              	.LVL87:
 1164              	.L125:
 1165              	.LBB275:
 506:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       pwrclkchanged = SET;
 1166              		.loc 1 506 7 is_stmt 1 view .LVU351
 1167              	.LBB201:
 506:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       pwrclkchanged = SET;
 1168              		.loc 1 506 7 view .LVU352
 506:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       pwrclkchanged = SET;
 1169              		.loc 1 506 7 view .LVU353
 1170 02ba DA69     		ldr	r2, [r3, #28]
 1171 02bc 42F08052 		orr	r2, r2, #268435456
 1172 02c0 DA61     		str	r2, [r3, #28]
 506:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       pwrclkchanged = SET;
 1173              		.loc 1 506 7 view .LVU354
 1174 02c2 DB69     		ldr	r3, [r3, #28]
ARM GAS  /tmp/ccJplTY5.s 			page 54


 1175 02c4 03F08053 		and	r3, r3, #268435456
 1176 02c8 0193     		str	r3, [sp, #4]
 506:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       pwrclkchanged = SET;
 1177              		.loc 1 506 7 view .LVU355
 1178 02ca 019B     		ldr	r3, [sp, #4]
 1179              	.LBE201:
 507:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 1180              		.loc 1 507 7 view .LVU356
 1181              	.LVL88:
 507:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 1182              		.loc 1 507 21 is_stmt 0 view .LVU357
 1183 02cc 4FF00108 		mov	r8, #1
 1184 02d0 2EE7     		b	.L51
 1185              	.LVL89:
 1186              	.L119:
 507:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 1187              		.loc 1 507 21 view .LVU358
 1188              	.LBE275:
 339:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 1189              		.loc 1 339 82 discriminator 1 view .LVU359
 1190 02d2 4A68     		ldr	r2, [r1, #4]
 1191 02d4 02F4C032 		and	r2, r2, #98304
 339:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 1192              		.loc 1 339 78 discriminator 1 view .LVU360
 1193 02d8 B2F5803F 		cmp	r2, #65536
 1194 02dc 7FF4A7AE 		bne	.L22
 1195              	.L21:
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1196              		.loc 1 341 7 is_stmt 1 view .LVU361
 1197              	.LVL90:
 1198              	.LBB276:
 1199              	.LBI276:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1200              		.loc 2 981 31 view .LVU362
 1201              	.LBB277:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1202              		.loc 2 983 3 view .LVU363
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1203              		.loc 2 988 4 view .LVU364
 1204 02e0 4FF40032 		mov	r2, #131072
 1205              		.syntax unified
 1206              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1207 02e4 92FAA2F1 		rbit r1, r2
 1208              	@ 0 "" 2
 1209              	.LVL91:
 1210              		.loc 2 1001 3 view .LVU365
 1211              		.loc 2 1001 3 is_stmt 0 view .LVU366
 1212              		.thumb
 1213              		.syntax unified
 1214              	.LBE277:
 1215              	.LBE276:
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1216              		.loc 1 341 11 view .LVU367
 1217 02e8 0C49     		ldr	r1, .L131
 1218 02ea 0868     		ldr	r0, [r1]
 1219              	.LVL92:
 1220              	.LBB278:
ARM GAS  /tmp/ccJplTY5.s 			page 55


 1221              	.LBI278:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1222              		.loc 2 981 31 is_stmt 1 view .LVU368
 1223              	.LBB279:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1224              		.loc 2 983 3 view .LVU369
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1225              		.loc 2 988 4 view .LVU370
 1226              		.syntax unified
 1227              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1228 02ec 92FAA2F2 		rbit r2, r2
 1229              	@ 0 "" 2
 1230              	.LVL93:
 1231              		.loc 2 1001 3 view .LVU371
 1232              		.loc 2 1001 3 is_stmt 0 view .LVU372
 1233              		.thumb
 1234              		.syntax unified
 1235              	.LBE279:
 1236              	.LBE278:
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1237              		.loc 1 341 11 view .LVU373
 1238 02f0 B2FA82F2 		clz	r2, r2
 1239 02f4 02F01F02 		and	r2, r2, #31
 1240 02f8 0121     		movs	r1, #1
 1241 02fa 01FA02F2 		lsl	r2, r1, r2
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1242              		.loc 1 341 9 view .LVU374
 1243 02fe 0242     		tst	r2, r0
 1244 0300 3FF4C6AE 		beq	.L20
 341:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1245              		.loc 1 341 57 discriminator 13 view .LVU375
 1246 0304 6268     		ldr	r2, [r4, #4]
 1247 0306 002A     		cmp	r2, #0
 1248 0308 7FF4C2AE 		bne	.L20
 1249 030c AAE7     		b	.L85
 1250              	.LVL94:
 1251              	.L120:
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 1252              		.loc 1 349 7 is_stmt 1 discriminator 1 view .LVU376
 1253 030e 034A     		ldr	r2, .L131
 1254 0310 1368     		ldr	r3, [r2]
 1255 0312 43F48033 		orr	r3, r3, #65536
 1256 0316 1360     		str	r3, [r2]
 357:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1257              		.loc 1 357 7 discriminator 1 view .LVU377
 1258 0318 9EE6     		b	.L25
 1259              	.L132:
 1260 031a 00BF     		.align	2
 1261              	.L131:
 1262 031c 00100240 		.word	1073876992
 1263 0320 00700040 		.word	1073770496
 1264 0324 20819010 		.word	277905696
 1265              	.LVL95:
 1266              	.L37:
 407:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 1267              		.loc 1 407 9 view .LVU378
 1268 0328 AB4D     		ldr	r5, .L133
ARM GAS  /tmp/ccJplTY5.s 			page 56


 1269              	.LBB280:
 1270              	.LBB281:
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1271              		.loc 2 988 4 is_stmt 0 view .LVU379
 1272 032a F821     		movs	r1, #248
 1273              	.LBE281:
 1274              	.LBE280:
 407:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 1275              		.loc 1 407 9 view .LVU380
 1276 032c 2868     		ldr	r0, [r5]
 1277              	.LVL96:
 1278              	.LBB283:
 1279              	.LBI280:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1280              		.loc 2 981 31 is_stmt 1 view .LVU381
 1281              	.LBB282:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1282              		.loc 2 983 3 view .LVU382
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1283              		.loc 2 988 4 view .LVU383
 1284              		.syntax unified
 1285              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1286 032e 91FAA1F1 		rbit r1, r1
 1287              	@ 0 "" 2
 1288              	.LVL97:
 1289              		.loc 2 1001 3 view .LVU384
 1290              		.loc 2 1001 3 is_stmt 0 view .LVU385
 1291              		.thumb
 1292              		.syntax unified
 1293              	.LBE282:
 1294              	.LBE283:
 407:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 1295              		.loc 1 407 9 view .LVU386
 1296 0332 2269     		ldr	r2, [r4, #16]
 1297 0334 B1FA81F1 		clz	r1, r1
 1298 0338 20F0F800 		bic	r0, r0, #248
 1299 033c 8A40     		lsls	r2, r2, r1
 1300 033e 0243     		orrs	r2, r2, r0
 1301 0340 2A60     		str	r2, [r5]
 453:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 1302              		.loc 1 453 3 is_stmt 1 view .LVU387
 453:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 1303              		.loc 1 453 5 is_stmt 0 view .LVU388
 1304 0342 1D07     		lsls	r5, r3, #28
 1305 0344 7FF5EBAE 		bpl	.L43
 1306 0348 0BE7     		b	.L124
 1307              	.LVL98:
 1308              	.L52:
 1309              	.LBB284:
 513:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 1310              		.loc 1 513 7 is_stmt 1 view .LVU389
 1311 034a 2B68     		ldr	r3, [r5]
 1312 034c 43F48073 		orr	r3, r3, #256
 1313 0350 2B60     		str	r3, [r5]
 516:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 1314              		.loc 1 516 7 view .LVU390
 516:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
ARM GAS  /tmp/ccJplTY5.s 			page 57


 1315              		.loc 1 516 19 is_stmt 0 view .LVU391
 1316 0352 FFF7FEFF 		bl	HAL_GetTick
 1317              	.LVL99:
 1318 0356 0646     		mov	r6, r0
 1319              	.LVL100:
 518:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1320              		.loc 1 518 7 is_stmt 1 view .LVU392
 1321              	.L55:
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1322              		.loc 1 520 9 view .LVU393
 518:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1323              		.loc 1 518 13 is_stmt 0 view .LVU394
 1324 0358 2B68     		ldr	r3, [r5]
 518:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1325              		.loc 1 518 12 view .LVU395
 1326 035a DB05     		lsls	r3, r3, #23
 1327 035c 3FF5EDAE 		bmi	.L57
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1328              		.loc 1 520 13 view .LVU396
 1329 0360 FFF7FEFF 		bl	HAL_GetTick
 1330              	.LVL101:
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1331              		.loc 1 520 27 view .LVU397
 1332 0364 801B     		subs	r0, r0, r6
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1333              		.loc 1 520 11 view .LVU398
 1334 0366 6428     		cmp	r0, #100
 1335 0368 F6D9     		bls	.L55
 1336              	.LVL102:
 1337              	.L32:
 520:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1338              		.loc 1 520 11 view .LVU399
 1339              	.LBE284:
 367:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           }
 1340              		.loc 1 367 20 view .LVU400
 1341 036a 0320     		movs	r0, #3
 1342              		.loc 1 669 1 view .LVU401
 1343 036c 03B0     		add	sp, sp, #12
 1344              	.LCFI7:
 1345              		.cfi_remember_state
 1346              		.cfi_def_cfa_offset 28
 1347              		@ sp needed
 1348 036e BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 1349              	.LVL103:
 1350              	.L121:
 1351              	.LCFI8:
 1352              		.cfi_restore_state
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 1353              		.loc 1 349 7 is_stmt 1 discriminator 3 view .LVU402
 1354 0372 994D     		ldr	r5, .L133
 1355 0374 2B68     		ldr	r3, [r5]
 1356 0376 23F48033 		bic	r3, r3, #65536
 1357 037a 2B60     		str	r3, [r5]
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 1358              		.loc 1 349 7 discriminator 3 view .LVU403
 1359 037c 2B68     		ldr	r3, [r5]
 1360 037e 23F48023 		bic	r3, r3, #262144
ARM GAS  /tmp/ccJplTY5.s 			page 58


 1361 0382 2B60     		str	r3, [r5]
 357:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1362              		.loc 1 357 7 discriminator 3 view .LVU404
 374:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1363              		.loc 1 374 9 discriminator 3 view .LVU405
 374:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1364              		.loc 1 374 21 is_stmt 0 discriminator 3 view .LVU406
 1365 0384 FFF7FEFF 		bl	HAL_GetTick
 1366              	.LVL104:
 1367              	.LBB285:
 1368              	.LBB286:
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1369              		.loc 2 988 4 discriminator 3 view .LVU407
 1370 0388 4FF40038 		mov	r8, #131072
 1371              	.LBE286:
 1372              	.LBE285:
 374:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1373              		.loc 1 374 21 discriminator 3 view .LVU408
 1374 038c 0746     		mov	r7, r0
 1375              	.LVL105:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1376              		.loc 1 377 9 is_stmt 1 discriminator 3 view .LVU409
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1377              		.loc 1 377 15 is_stmt 0 discriminator 3 view .LVU410
 1378 038e 0126     		movs	r6, #1
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1379              		.loc 1 377 14 discriminator 3 view .LVU411
 1380 0390 04E0     		b	.L27
 1381              	.LVL106:
 1382              	.L33:
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1383              		.loc 1 379 16 view .LVU412
 1384 0392 FFF7FEFF 		bl	HAL_GetTick
 1385              	.LVL107:
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1386              		.loc 1 379 30 view .LVU413
 1387 0396 C01B     		subs	r0, r0, r7
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1388              		.loc 1 379 14 view .LVU414
 1389 0398 6428     		cmp	r0, #100
 1390 039a E6D8     		bhi	.L32
 1391              	.L27:
 1392              	.LVL108:
 1393              	.LBB288:
 1394              	.LBI285:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1395              		.loc 2 981 31 is_stmt 1 view .LVU415
 1396              	.LBB287:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1397              		.loc 2 983 3 view .LVU416
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1398              		.loc 2 988 4 view .LVU417
 1399              		.syntax unified
 1400              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1401 039c 98FAA8F3 		rbit r3, r8
 1402              	@ 0 "" 2
 1403              	.LVL109:
ARM GAS  /tmp/ccJplTY5.s 			page 59


 1404              		.loc 2 1001 3 view .LVU418
 1405              		.loc 2 1001 3 is_stmt 0 view .LVU419
 1406              		.thumb
 1407              		.syntax unified
 1408              	.LBE287:
 1409              	.LBE288:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1410              		.loc 1 377 15 view .LVU420
 1411 03a0 2A68     		ldr	r2, [r5]
 1412              	.LVL110:
 1413              	.LBB289:
 1414              	.LBI289:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1415              		.loc 2 981 31 is_stmt 1 view .LVU421
 1416              	.LBB290:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1417              		.loc 2 983 3 view .LVU422
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1418              		.loc 2 988 4 view .LVU423
 1419              		.syntax unified
 1420              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1421 03a2 98FAA8F3 		rbit r3, r8
 1422              	@ 0 "" 2
 1423              		.thumb
 1424              		.syntax unified
 1425              	.LBE290:
 1426              	.LBE289:
 379:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1427              		.loc 1 379 12 view .LVU424
 1428              	.LVL111:
 1429              	.LBB292:
 1430              	.LBB291:
 1431              		.loc 2 1001 3 view .LVU425
 1432              		.loc 2 1001 3 is_stmt 0 view .LVU426
 1433              	.LBE291:
 1434              	.LBE292:
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1435              		.loc 1 377 15 view .LVU427
 1436 03a6 B3FA83F3 		clz	r3, r3
 1437 03aa 03F01F03 		and	r3, r3, #31
 1438 03ae 06FA03F3 		lsl	r3, r6, r3
 377:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1439              		.loc 1 377 14 view .LVU428
 1440 03b2 1342     		tst	r3, r2
 1441 03b4 EDD1     		bne	.L33
 1442 03b6 6AE6     		b	.L116
 1443              	.LVL112:
 1444              	.L127:
 1445              	.LBB293:
 528:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1446              		.loc 1 528 5 is_stmt 1 discriminator 3 view .LVU429
 1447 03b8 874D     		ldr	r5, .L133
 1448 03ba 2B6A     		ldr	r3, [r5, #32]
 1449 03bc 23F00103 		bic	r3, r3, #1
 1450 03c0 2B62     		str	r3, [r5, #32]
 528:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1451              		.loc 1 528 5 discriminator 3 view .LVU430
ARM GAS  /tmp/ccJplTY5.s 			page 60


 1452 03c2 2B6A     		ldr	r3, [r5, #32]
 1453 03c4 23F00403 		bic	r3, r3, #4
 1454 03c8 2B62     		str	r3, [r5, #32]
 530:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 1455              		.loc 1 530 5 discriminator 3 view .LVU431
 547:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 1456              		.loc 1 547 7 discriminator 3 view .LVU432
 547:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 1457              		.loc 1 547 19 is_stmt 0 discriminator 3 view .LVU433
 1458 03ca FFF7FEFF 		bl	HAL_GetTick
 1459              	.LVL113:
 1460              	.LBB202:
 1461              	.LBB203:
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1462              		.loc 2 988 4 discriminator 3 view .LVU434
 1463 03ce 4FF00209 		mov	r9, #2
 1464              	.LBE203:
 1465              	.LBE202:
 547:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 1466              		.loc 1 547 19 discriminator 3 view .LVU435
 1467 03d2 0746     		mov	r7, r0
 1468              	.LVL114:
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1469              		.loc 1 550 7 is_stmt 1 discriminator 3 view .LVU436
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1470              		.loc 1 550 13 is_stmt 0 discriminator 3 view .LVU437
 1471 03d4 0126     		movs	r6, #1
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1472              		.loc 1 550 12 discriminator 3 view .LVU438
 1473 03d6 13E0     		b	.L60
 1474              	.LVL115:
 1475              	.L67:
 1476              	.LBB205:
 1477              	.LBB206:
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1478              		.loc 2 988 4 view .LVU439
 1479              		.syntax unified
 1480              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1481 03d8 99FAA9F3 		rbit r3, r9
 1482              	@ 0 "" 2
 1483              	.LVL116:
 1484              		.loc 2 1001 3 is_stmt 1 view .LVU440
 1485              		.loc 2 1001 3 is_stmt 0 view .LVU441
 1486              		.thumb
 1487              		.syntax unified
 1488              	.LBE206:
 1489              	.LBE205:
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1490              		.loc 1 550 13 view .LVU442
 1491 03dc 6A6A     		ldr	r2, [r5, #36]
 1492              	.L68:
 1493              	.LVL117:
 1494              	.LBB208:
 1495              	.LBI208:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1496              		.loc 2 981 31 is_stmt 1 discriminator 11 view .LVU443
 1497              	.LBB209:
ARM GAS  /tmp/ccJplTY5.s 			page 61


 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1498              		.loc 2 983 3 discriminator 11 view .LVU444
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1499              		.loc 2 988 4 discriminator 11 view .LVU445
 1500              		.syntax unified
 1501              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1502 03de 99FAA9F3 		rbit r3, r9
 1503              	@ 0 "" 2
 1504              		.thumb
 1505              		.syntax unified
 1506              	.LBE209:
 1507              	.LBE208:
 552:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1508              		.loc 1 552 9 discriminator 11 view .LVU446
 1509              	.LVL118:
 1510              	.LBB211:
 1511              	.LBB210:
 1512              		.loc 2 1001 3 discriminator 11 view .LVU447
 1513              		.loc 2 1001 3 is_stmt 0 discriminator 11 view .LVU448
 1514              	.LBE210:
 1515              	.LBE211:
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1516              		.loc 1 550 13 discriminator 11 view .LVU449
 1517 03e2 B3FA83F3 		clz	r3, r3
 1518 03e6 03F01F03 		and	r3, r3, #31
 1519 03ea 06FA03F3 		lsl	r3, r6, r3
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1520              		.loc 1 550 12 discriminator 11 view .LVU450
 1521 03ee 1342     		tst	r3, r2
 1522 03f0 0ED0     		beq	.L70
 552:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1523              		.loc 1 552 13 view .LVU451
 1524 03f2 FFF7FEFF 		bl	HAL_GetTick
 1525              	.LVL119:
 552:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1526              		.loc 1 552 11 view .LVU452
 1527 03f6 41F28833 		movw	r3, #5000
 552:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1528              		.loc 1 552 27 view .LVU453
 1529 03fa C01B     		subs	r0, r0, r7
 552:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1530              		.loc 1 552 11 view .LVU454
 1531 03fc 9842     		cmp	r0, r3
 1532 03fe B4D8     		bhi	.L32
 1533              	.L60:
 1534              	.LVL120:
 1535              	.LBB212:
 1536              	.LBI202:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1537              		.loc 2 981 31 is_stmt 1 view .LVU455
 1538              	.LBB204:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1539              		.loc 2 983 3 view .LVU456
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1540              		.loc 2 988 4 view .LVU457
 1541              		.syntax unified
 1542              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/ccJplTY5.s 			page 62


 1543 0400 99FAA9F3 		rbit r3, r9
 1544              	@ 0 "" 2
 1545              	.LVL121:
 1546              		.loc 2 1001 3 view .LVU458
 1547              		.loc 2 1001 3 is_stmt 0 view .LVU459
 1548              		.thumb
 1549              		.syntax unified
 1550              	.LBE204:
 1551              	.LBE212:
 1552              	.LBB213:
 1553              	.LBI213:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1554              		.loc 2 981 31 is_stmt 1 view .LVU460
 1555              	.LBB214:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1556              		.loc 2 983 3 view .LVU461
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1557              		.loc 2 988 4 view .LVU462
 1558              		.syntax unified
 1559              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1560 0404 99FAA9F3 		rbit r3, r9
 1561              	@ 0 "" 2
 1562              	.LVL122:
 1563              		.loc 2 1001 3 view .LVU463
 1564              		.loc 2 1001 3 is_stmt 0 view .LVU464
 1565              		.thumb
 1566              		.syntax unified
 1567              	.LBE214:
 1568              	.LBE213:
 1569              	.LBB215:
 1570              	.LBI205:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1571              		.loc 2 981 31 is_stmt 1 view .LVU465
 1572              	.LBB207:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1573              		.loc 2 983 3 view .LVU466
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1574              		.loc 2 988 4 view .LVU467
 1575              	.LBE207:
 1576              	.LBE215:
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1577              		.loc 1 550 13 is_stmt 0 view .LVU468
 1578 0408 002B     		cmp	r3, #0
 1579 040a E5D0     		beq	.L67
 550:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1580              		.loc 1 550 13 discriminator 4 view .LVU469
 1581 040c 2A6A     		ldr	r2, [r5, #32]
 1582 040e E6E7     		b	.L68
 1583              	.LVL123:
 1584              	.L70:
 560:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 1585              		.loc 1 560 5 is_stmt 1 view .LVU470
 560:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 1586              		.loc 1 560 7 is_stmt 0 view .LVU471
 1587 0410 B8F1000F 		cmp	r8, #0
 1588 0414 3FF4D4AE 		beq	.L50
 562:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
ARM GAS  /tmp/ccJplTY5.s 			page 63


 1589              		.loc 1 562 7 is_stmt 1 view .LVU472
 1590 0418 6F4A     		ldr	r2, .L133
 1591 041a D369     		ldr	r3, [r2, #28]
 1592 041c 23F08053 		bic	r3, r3, #268435456
 1593 0420 D361     		str	r3, [r2, #28]
 1594 0422 CDE6     		b	.L50
 1595              	.LVL124:
 1596              	.L38:
 562:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 1597              		.loc 1 562 7 is_stmt 0 view .LVU473
 1598              	.LBE293:
 436:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1599              		.loc 1 436 9 is_stmt 1 view .LVU474
 1600              	.LBB294:
 1601              	.LBI294:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1602              		.loc 2 981 31 view .LVU475
 1603              	.LBB295:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1604              		.loc 2 983 3 view .LVU476
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1605              		.loc 2 988 4 view .LVU477
 1606 0424 0125     		movs	r5, #1
 1607              		.syntax unified
 1608              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1609 0426 95FAA5F3 		rbit r3, r5
 1610              	@ 0 "" 2
 1611              	.LVL125:
 1612              		.loc 2 1001 3 view .LVU478
 1613              		.loc 2 1001 3 is_stmt 0 view .LVU479
 1614              		.thumb
 1615              		.syntax unified
 1616              	.LBE295:
 1617              	.LBE294:
 436:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1618              		.loc 1 436 9 view .LVU480
 1619 042a B3FA83F3 		clz	r3, r3
 1620 042e 03F18453 		add	r3, r3, #276824064
 1621 0432 03F58413 		add	r3, r3, #1081344
 1622 0436 9B00     		lsls	r3, r3, #2
 1623              	.LBB296:
 1624              	.LBB297:
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1625              		.loc 2 988 4 view .LVU481
 1626 0438 4FF00208 		mov	r8, #2
 1627              	.LBE297:
 1628              	.LBE296:
 436:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1629              		.loc 1 436 9 view .LVU482
 1630 043c 1A60     		str	r2, [r3]
 439:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1631              		.loc 1 439 9 is_stmt 1 view .LVU483
 439:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1632              		.loc 1 439 21 is_stmt 0 view .LVU484
 1633 043e FFF7FEFF 		bl	HAL_GetTick
 1634              	.LVL126:
 442:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
ARM GAS  /tmp/ccJplTY5.s 			page 64


 1635              		.loc 1 442 15 view .LVU485
 1636 0442 654E     		ldr	r6, .L133
 439:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1637              		.loc 1 439 21 view .LVU486
 1638 0444 0746     		mov	r7, r0
 1639              	.LVL127:
 442:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1640              		.loc 1 442 9 is_stmt 1 view .LVU487
 442:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1641              		.loc 1 442 14 is_stmt 0 view .LVU488
 1642 0446 04E0     		b	.L41
 1643              	.LVL128:
 1644              	.L42:
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1645              		.loc 1 444 15 view .LVU489
 1646 0448 FFF7FEFF 		bl	HAL_GetTick
 1647              	.LVL129:
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1648              		.loc 1 444 29 view .LVU490
 1649 044c C01B     		subs	r0, r0, r7
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1650              		.loc 1 444 13 view .LVU491
 1651 044e 0228     		cmp	r0, #2
 1652 0450 8BD8     		bhi	.L32
 1653              	.L41:
 1654              	.LVL130:
 1655              	.LBB299:
 1656              	.LBI296:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1657              		.loc 2 981 31 is_stmt 1 view .LVU492
 1658              	.LBB298:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1659              		.loc 2 983 3 view .LVU493
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1660              		.loc 2 988 4 view .LVU494
 1661              		.syntax unified
 1662              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1663 0452 98FAA8F3 		rbit r3, r8
 1664              	@ 0 "" 2
 1665              	.LVL131:
 1666              		.loc 2 1001 3 view .LVU495
 1667              		.loc 2 1001 3 is_stmt 0 view .LVU496
 1668              		.thumb
 1669              		.syntax unified
 1670              	.LBE298:
 1671              	.LBE299:
 442:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1672              		.loc 1 442 15 view .LVU497
 1673 0456 3268     		ldr	r2, [r6]
 1674              	.LVL132:
 1675              	.LBB300:
 1676              	.LBI300:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1677              		.loc 2 981 31 is_stmt 1 view .LVU498
 1678              	.LBB301:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1679              		.loc 2 983 3 view .LVU499
ARM GAS  /tmp/ccJplTY5.s 			page 65


 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1680              		.loc 2 988 4 view .LVU500
 1681              		.syntax unified
 1682              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1683 0458 98FAA8F3 		rbit r3, r8
 1684              	@ 0 "" 2
 1685              		.thumb
 1686              		.syntax unified
 1687              	.LBE301:
 1688              	.LBE300:
 444:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1689              		.loc 1 444 11 view .LVU501
 1690              	.LVL133:
 1691              	.LBB303:
 1692              	.LBB302:
 1693              		.loc 2 1001 3 view .LVU502
 1694              		.loc 2 1001 3 is_stmt 0 view .LVU503
 1695              	.LBE302:
 1696              	.LBE303:
 442:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1697              		.loc 1 442 15 view .LVU504
 1698 045c B3FA83F3 		clz	r3, r3
 1699 0460 03F01F03 		and	r3, r3, #31
 1700 0464 05FA03F3 		lsl	r3, r5, r3
 442:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1701              		.loc 1 442 14 view .LVU505
 1702 0468 1342     		tst	r3, r2
 1703 046a EDD1     		bne	.L42
 1704 046c 2368     		ldr	r3, [r4]
 1705 046e 54E6     		b	.L34
 1706              	.LVL134:
 1707              	.L126:
 1708              	.LBB304:
 528:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1709              		.loc 1 528 5 is_stmt 1 discriminator 1 view .LVU506
 1710 0470 594A     		ldr	r2, .L133
 1711 0472 136A     		ldr	r3, [r2, #32]
 1712 0474 43F00103 		orr	r3, r3, #1
 1713 0478 1362     		str	r3, [r2, #32]
 1714              	.L58:
 530:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 1715              		.loc 1 530 5 view .LVU507
 533:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 1716              		.loc 1 533 7 view .LVU508
 533:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 1717              		.loc 1 533 19 is_stmt 0 view .LVU509
 1718 047a FFF7FEFF 		bl	HAL_GetTick
 1719              	.LVL135:
 1720              	.LBB216:
 1721              	.LBB217:
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1722              		.loc 2 988 4 view .LVU510
 1723 047e 4FF00209 		mov	r9, #2
 1724              	.LBE217:
 1725              	.LBE216:
 533:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 1726              		.loc 1 533 19 view .LVU511
ARM GAS  /tmp/ccJplTY5.s 			page 66


 1727 0482 0746     		mov	r7, r0
 1728              	.LVL136:
 536:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1729              		.loc 1 536 7 is_stmt 1 view .LVU512
 536:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1730              		.loc 1 536 13 is_stmt 0 view .LVU513
 1731 0484 544E     		ldr	r6, .L133
 1732 0486 0125     		movs	r5, #1
 536:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1733              		.loc 1 536 12 view .LVU514
 1734 0488 14E0     		b	.L81
 1735              	.LVL137:
 1736              	.L62:
 1737              	.LBB219:
 1738              	.LBB220:
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1739              		.loc 2 988 4 view .LVU515
 1740              		.syntax unified
 1741              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1742 048a 99FAA9F3 		rbit r3, r9
 1743              	@ 0 "" 2
 1744              	.LVL138:
 1745              		.loc 2 1001 3 is_stmt 1 view .LVU516
 1746              		.loc 2 1001 3 is_stmt 0 view .LVU517
 1747              		.thumb
 1748              		.syntax unified
 1749              	.LBE220:
 1750              	.LBE219:
 536:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1751              		.loc 1 536 13 view .LVU518
 1752 048e 726A     		ldr	r2, [r6, #36]
 1753              	.L63:
 1754              	.LVL139:
 1755              	.LBB222:
 1756              	.LBI222:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1757              		.loc 2 981 31 is_stmt 1 discriminator 11 view .LVU519
 1758              	.LBB223:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1759              		.loc 2 983 3 discriminator 11 view .LVU520
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1760              		.loc 2 988 4 discriminator 11 view .LVU521
 1761              		.syntax unified
 1762              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1763 0490 99FAA9F3 		rbit r3, r9
 1764              	@ 0 "" 2
 1765              		.thumb
 1766              		.syntax unified
 1767              	.LBE223:
 1768              	.LBE222:
 538:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1769              		.loc 1 538 9 discriminator 11 view .LVU522
 1770              	.LVL140:
 1771              	.LBB225:
 1772              	.LBB224:
 1773              		.loc 2 1001 3 discriminator 11 view .LVU523
 1774              		.loc 2 1001 3 is_stmt 0 discriminator 11 view .LVU524
ARM GAS  /tmp/ccJplTY5.s 			page 67


 1775              	.LBE224:
 1776              	.LBE225:
 536:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1777              		.loc 1 536 13 discriminator 11 view .LVU525
 1778 0494 B3FA83F3 		clz	r3, r3
 1779 0498 03F01F03 		and	r3, r3, #31
 1780 049c 05FA03F3 		lsl	r3, r5, r3
 536:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1781              		.loc 1 536 12 discriminator 11 view .LVU526
 1782 04a0 1342     		tst	r3, r2
 1783 04a2 B5D1     		bne	.L70
 538:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1784              		.loc 1 538 13 view .LVU527
 1785 04a4 FFF7FEFF 		bl	HAL_GetTick
 1786              	.LVL141:
 538:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1787              		.loc 1 538 11 view .LVU528
 1788 04a8 41F28833 		movw	r3, #5000
 538:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1789              		.loc 1 538 27 view .LVU529
 1790 04ac C01B     		subs	r0, r0, r7
 538:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1791              		.loc 1 538 11 view .LVU530
 1792 04ae 9842     		cmp	r0, r3
 1793 04b0 3FF65BAF 		bhi	.L32
 1794              	.L81:
 1795              	.LVL142:
 1796              	.LBB226:
 1797              	.LBI216:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1798              		.loc 2 981 31 is_stmt 1 view .LVU531
 1799              	.LBB218:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1800              		.loc 2 983 3 view .LVU532
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1801              		.loc 2 988 4 view .LVU533
 1802              		.syntax unified
 1803              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1804 04b4 99FAA9F3 		rbit r3, r9
 1805              	@ 0 "" 2
 1806              	.LVL143:
 1807              		.loc 2 1001 3 view .LVU534
 1808              		.loc 2 1001 3 is_stmt 0 view .LVU535
 1809              		.thumb
 1810              		.syntax unified
 1811              	.LBE218:
 1812              	.LBE226:
 1813              	.LBB227:
 1814              	.LBI227:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1815              		.loc 2 981 31 is_stmt 1 view .LVU536
 1816              	.LBB228:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1817              		.loc 2 983 3 view .LVU537
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1818              		.loc 2 988 4 view .LVU538
 1819              		.syntax unified
ARM GAS  /tmp/ccJplTY5.s 			page 68


 1820              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1821 04b8 99FAA9F3 		rbit r3, r9
 1822              	@ 0 "" 2
 1823              	.LVL144:
 1824              		.loc 2 1001 3 view .LVU539
 1825              		.loc 2 1001 3 is_stmt 0 view .LVU540
 1826              		.thumb
 1827              		.syntax unified
 1828              	.LBE228:
 1829              	.LBE227:
 1830              	.LBB229:
 1831              	.LBI219:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1832              		.loc 2 981 31 is_stmt 1 view .LVU541
 1833              	.LBB221:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1834              		.loc 2 983 3 view .LVU542
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1835              		.loc 2 988 4 view .LVU543
 1836              	.LBE221:
 1837              	.LBE229:
 536:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1838              		.loc 1 536 13 is_stmt 0 view .LVU544
 1839 04bc 002B     		cmp	r3, #0
 1840 04be E4D0     		beq	.L62
 536:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1841              		.loc 1 536 13 discriminator 4 view .LVU545
 1842 04c0 326A     		ldr	r2, [r6, #32]
 1843 04c2 E5E7     		b	.L63
 1844              	.LVL145:
 1845              	.L72:
 536:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1846              		.loc 1 536 13 discriminator 4 view .LVU546
 1847              	.LBE304:
 644:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1848              		.loc 1 644 7 is_stmt 1 view .LVU547
 644:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 1849              		.loc 1 644 9 is_stmt 0 view .LVU548
 1850 04c4 0128     		cmp	r0, #1
 1851 04c6 3FF4B0AE 		beq	.L111
 651:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 1852              		.loc 1 651 9 is_stmt 1 view .LVU549
 651:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 1853              		.loc 1 651 20 is_stmt 0 view .LVU550
 1854 04ca 6A68     		ldr	r2, [r5, #4]
 1855              	.LVL146:
 653:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 1856              		.loc 1 653 9 is_stmt 1 view .LVU551
 654:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 1857              		.loc 1 654 11 is_stmt 0 view .LVU552
 1858 04cc E169     		ldr	r1, [r4, #28]
 653:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 1859              		.loc 1 653 21 view .LVU553
 1860 04ce EB6A     		ldr	r3, [r5, #44]
 1861              	.LVL147:
 654:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 1862              		.loc 1 654 9 is_stmt 1 view .LVU554
ARM GAS  /tmp/ccJplTY5.s 			page 69


 654:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 1863              		.loc 1 654 13 is_stmt 0 view .LVU555
 1864 04d0 02F4C030 		and	r0, r2, #98304
 654:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 1865              		.loc 1 654 11 view .LVU556
 1866 04d4 8842     		cmp	r0, r1
 1867 04d6 7FF4C5AE 		bne	.L85
 654:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 1868              		.loc 1 654 90 discriminator 1 view .LVU557
 1869 04da 216A     		ldr	r1, [r4, #32]
 655:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 1870              		.loc 1 655 13 discriminator 1 view .LVU558
 1871 04dc 02F47012 		and	r2, r2, #3932160
 1872              	.LVL148:
 654:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 1873              		.loc 1 654 90 discriminator 1 view .LVU559
 1874 04e0 8A42     		cmp	r2, r1
 1875 04e2 7FF4BFAE 		bne	.L85
 655:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****            (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 1876              		.loc 1 655 90 view .LVU560
 1877 04e6 606A     		ldr	r0, [r4, #36]
 656:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 1878              		.loc 1 656 13 view .LVU561
 1879 04e8 03F00F03 		and	r3, r3, #15
 1880              	.LVL149:
 646:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 1881              		.loc 1 646 16 view .LVU562
 1882 04ec 181A     		subs	r0, r3, r0
 1883 04ee 18BF     		it	ne
 1884 04f0 0120     		movne	r0, #1
 1885 04f2 9AE6     		b	.L111
 1886              	.LVL150:
 1887              	.L128:
 1888              	.LBB305:
 528:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1889              		.loc 1 528 5 is_stmt 1 discriminator 5 view .LVU563
 1890 04f4 42F00402 		orr	r2, r2, #4
 1891 04f8 1A62     		str	r2, [r3, #32]
 528:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1892              		.loc 1 528 5 discriminator 5 view .LVU564
 1893 04fa 1A6A     		ldr	r2, [r3, #32]
 1894 04fc 42F00102 		orr	r2, r2, #1
 1895 0500 1A62     		str	r2, [r3, #32]
 1896 0502 BAE7     		b	.L58
 1897              	.LVL151:
 1898              	.L118:
 1899              	.LCFI9:
 1900              		.cfi_def_cfa_offset 0
 1901              		.cfi_restore 4
 1902              		.cfi_restore 5
 1903              		.cfi_restore 6
 1904              		.cfi_restore 7
 1905              		.cfi_restore 8
 1906              		.cfi_restore 9
 1907              		.cfi_restore 14
 528:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check the LSE State */
 1908              		.loc 1 528 5 is_stmt 0 discriminator 5 view .LVU565
ARM GAS  /tmp/ccJplTY5.s 			page 70


 1909              	.LBE305:
 325:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 1910              		.loc 1 325 12 view .LVU566
 1911 0504 0120     		movs	r0, #1
 1912              	.LVL152:
 1913              		.loc 1 669 1 view .LVU567
 1914 0506 7047     		bx	lr
 1915              	.LVL153:
 1916              	.L130:
 1917              	.LCFI10:
 1918              		.cfi_def_cfa_offset 40
 1919              		.cfi_offset 4, -28
 1920              		.cfi_offset 5, -24
 1921              		.cfi_offset 6, -20
 1922              		.cfi_offset 7, -16
 1923              		.cfi_offset 8, -12
 1924              		.cfi_offset 9, -8
 1925              		.cfi_offset 14, -4
 577:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 1926              		.loc 1 577 9 is_stmt 1 view .LVU568
 578:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
 1927              		.loc 1 578 9 view .LVU569
 580:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 1928              		.loc 1 580 9 view .LVU570
 584:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1929              		.loc 1 584 9 view .LVU571
 1930              	.LBB306:
 1931              	.LBI244:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1932              		.loc 2 981 31 view .LVU572
 1933              	.LBB246:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1934              		.loc 2 983 3 view .LVU573
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1935              		.loc 2 988 4 view .LVU574
 1936              		.syntax unified
 1937              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1938 0508 93FAA3F3 		rbit r3, r3
 1939              	@ 0 "" 2
 1940              	.LVL154:
 1941              		.loc 2 1001 3 view .LVU575
 1942              		.loc 2 1001 3 is_stmt 0 view .LVU576
 1943              		.thumb
 1944              		.syntax unified
 1945              	.LBE246:
 1946              	.LBE306:
 584:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1947              		.loc 1 584 9 view .LVU577
 1948 050c B3FA83F3 		clz	r3, r3
 1949 0510 03F18453 		add	r3, r3, #276824064
 1950 0514 03F58413 		add	r3, r3, #1081344
 1951 0518 9B00     		lsls	r3, r3, #2
 1952 051a 0022     		movs	r2, #0
 1953 051c 1A60     		str	r2, [r3]
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1954              		.loc 1 587 9 is_stmt 1 view .LVU578
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
ARM GAS  /tmp/ccJplTY5.s 			page 71


 1955              		.loc 1 587 21 is_stmt 0 view .LVU579
 1956 051e FFF7FEFF 		bl	HAL_GetTick
 1957              	.LVL155:
 1958              	.LBB307:
 1959              	.LBB308:
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1960              		.loc 2 988 4 view .LVU580
 1961 0522 4FF00078 		mov	r8, #33554432
 1962              	.LBE308:
 1963              	.LBE307:
 587:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 1964              		.loc 1 587 21 view .LVU581
 1965 0526 0746     		mov	r7, r0
 1966              	.LVL156:
 590:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1967              		.loc 1 590 9 is_stmt 1 view .LVU582
 590:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1968              		.loc 1 590 15 is_stmt 0 view .LVU583
 1969 0528 0126     		movs	r6, #1
 590:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 1970              		.loc 1 590 14 view .LVU584
 1971 052a 05E0     		b	.L74
 1972              	.LVL157:
 1973              	.L75:
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1974              		.loc 1 592 15 view .LVU585
 1975 052c FFF7FEFF 		bl	HAL_GetTick
 1976              	.LVL158:
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1977              		.loc 1 592 29 view .LVU586
 1978 0530 C01B     		subs	r0, r0, r7
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 1979              		.loc 1 592 13 view .LVU587
 1980 0532 0228     		cmp	r0, #2
 1981 0534 3FF619AF 		bhi	.L32
 1982              	.L74:
 1983              	.LVL159:
 1984              	.LBB310:
 1985              	.LBI307:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1986              		.loc 2 981 31 is_stmt 1 view .LVU588
 1987              	.LBB309:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 1988              		.loc 2 983 3 view .LVU589
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 1989              		.loc 2 988 4 view .LVU590
 1990              		.syntax unified
 1991              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1992 0538 98FAA8F3 		rbit r3, r8
 1993              	@ 0 "" 2
 1994              	.LVL160:
 1995              		.loc 2 1001 3 view .LVU591
 1996              		.loc 2 1001 3 is_stmt 0 view .LVU592
 1997              		.thumb
 1998              		.syntax unified
 1999              	.LBE309:
 2000              	.LBE310:
ARM GAS  /tmp/ccJplTY5.s 			page 72


 590:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2001              		.loc 1 590 15 view .LVU593
 2002 053c 2A68     		ldr	r2, [r5]
 2003              	.LVL161:
 2004              	.LBB311:
 2005              	.LBI311:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2006              		.loc 2 981 31 is_stmt 1 view .LVU594
 2007              	.LBB312:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2008              		.loc 2 983 3 view .LVU595
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2009              		.loc 2 988 4 view .LVU596
 2010              		.syntax unified
 2011              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2012 053e 98FAA8F3 		rbit r3, r8
 2013              	@ 0 "" 2
 2014              		.thumb
 2015              		.syntax unified
 2016              	.LBE312:
 2017              	.LBE311:
 592:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 2018              		.loc 1 592 11 view .LVU597
 2019              	.LVL162:
 2020              	.LBB314:
 2021              	.LBB313:
 2022              		.loc 2 1001 3 view .LVU598
 2023              		.loc 2 1001 3 is_stmt 0 view .LVU599
 2024              	.LBE313:
 2025              	.LBE314:
 590:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2026              		.loc 1 590 15 view .LVU600
 2027 0542 B3FA83F3 		clz	r3, r3
 2028 0546 03F01F03 		and	r3, r3, #31
 2029 054a 06FA03F3 		lsl	r3, r6, r3
 590:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2030              		.loc 1 590 14 view .LVU601
 2031 054e 1342     		tst	r3, r2
 2032 0550 ECD1     		bne	.L75
 600:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 2033              		.loc 1 600 9 is_stmt 1 view .LVU602
 600:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 2034              		.loc 1 600 9 view .LVU603
 2035 0552 EB6A     		ldr	r3, [r5, #44]
 2036 0554 626A     		ldr	r2, [r4, #36]
 2037 0556 23F00F03 		bic	r3, r3, #15
 2038 055a 1343     		orrs	r3, r3, r2
 2039 055c EB62     		str	r3, [r5, #44]
 600:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                              RCC_OscInitStruct->PLL.PREDIV,
 2040              		.loc 1 600 9 view .LVU604
 2041 055e D4E90713 		ldrd	r1, r3, [r4, #28]
 2042 0562 6A68     		ldr	r2, [r5, #4]
 2043 0564 0B43     		orrs	r3, r3, r1
 2044 0566 22F47612 		bic	r2, r2, #4030464
 2045 056a 1343     		orrs	r3, r3, r2
 2046 056c 6B60     		str	r3, [r5, #4]
 609:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
ARM GAS  /tmp/ccJplTY5.s 			page 73


 2047              		.loc 1 609 9 view .LVU605
 2048              	.LVL163:
 2049              	.LBB315:
 2050              	.LBI315:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2051              		.loc 2 981 31 view .LVU606
 2052              	.LBB316:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2053              		.loc 2 983 3 view .LVU607
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2054              		.loc 2 988 4 view .LVU608
 2055 056e 4FF08073 		mov	r3, #16777216
 2056              		.syntax unified
 2057              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2058 0572 93FAA3F3 		rbit r3, r3
 2059              	@ 0 "" 2
 2060              	.LVL164:
 2061              		.loc 2 1001 3 view .LVU609
 2062              		.loc 2 1001 3 is_stmt 0 view .LVU610
 2063              		.thumb
 2064              		.syntax unified
 2065              	.LBE316:
 2066              	.LBE315:
 609:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 2067              		.loc 1 609 9 view .LVU611
 2068 0576 B3FA83F3 		clz	r3, r3
 2069 057a 03F18453 		add	r3, r3, #276824064
 2070 057e 03F58413 		add	r3, r3, #1081344
 2071 0582 9B00     		lsls	r3, r3, #2
 2072              	.LBB317:
 2073              	.LBB318:
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2074              		.loc 2 988 4 view .LVU612
 2075 0584 4FF00074 		mov	r4, #33554432
 2076              	.LVL165:
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2077              		.loc 2 988 4 view .LVU613
 2078              	.LBE318:
 2079              	.LBE317:
 609:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 2080              		.loc 1 609 9 view .LVU614
 2081 0588 1E60     		str	r6, [r3]
 612:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 2082              		.loc 1 612 9 is_stmt 1 view .LVU615
 612:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 2083              		.loc 1 612 21 is_stmt 0 view .LVU616
 2084 058a FFF7FEFF 		bl	HAL_GetTick
 2085              	.LVL166:
 615:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2086              		.loc 1 615 15 view .LVU617
 2087 058e 124E     		ldr	r6, .L133
 612:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         
 2088              		.loc 1 612 21 view .LVU618
 2089 0590 0746     		mov	r7, r0
 2090              	.LVL167:
 615:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2091              		.loc 1 615 9 is_stmt 1 view .LVU619
ARM GAS  /tmp/ccJplTY5.s 			page 74


 615:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2092              		.loc 1 615 15 is_stmt 0 view .LVU620
 2093 0592 0125     		movs	r5, #1
 615:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2094              		.loc 1 615 14 view .LVU621
 2095 0594 05E0     		b	.L76
 2096              	.LVL168:
 2097              	.L77:
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 2098              		.loc 1 617 15 view .LVU622
 2099 0596 FFF7FEFF 		bl	HAL_GetTick
 2100              	.LVL169:
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 2101              		.loc 1 617 29 view .LVU623
 2102 059a C01B     		subs	r0, r0, r7
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 2103              		.loc 1 617 13 view .LVU624
 2104 059c 0228     		cmp	r0, #2
 2105 059e 3FF6E4AE 		bhi	.L32
 2106              	.L76:
 2107              	.LVL170:
 2108              	.LBB320:
 2109              	.LBI317:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2110              		.loc 2 981 31 is_stmt 1 view .LVU625
 2111              	.LBB319:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2112              		.loc 2 983 3 view .LVU626
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2113              		.loc 2 988 4 view .LVU627
 2114              		.syntax unified
 2115              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2116 05a2 94FAA4F3 		rbit r3, r4
 2117              	@ 0 "" 2
 2118              	.LVL171:
 2119              		.loc 2 1001 3 view .LVU628
 2120              		.loc 2 1001 3 is_stmt 0 view .LVU629
 2121              		.thumb
 2122              		.syntax unified
 2123              	.LBE319:
 2124              	.LBE320:
 615:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2125              		.loc 1 615 15 view .LVU630
 2126 05a6 3268     		ldr	r2, [r6]
 2127              	.LVL172:
 2128              	.LBB321:
 2129              	.LBI321:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2130              		.loc 2 981 31 is_stmt 1 view .LVU631
 2131              	.LBB322:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2132              		.loc 2 983 3 view .LVU632
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2133              		.loc 2 988 4 view .LVU633
 2134              		.syntax unified
 2135              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2136 05a8 94FAA4F3 		rbit r3, r4
ARM GAS  /tmp/ccJplTY5.s 			page 75


 2137              	@ 0 "" 2
 2138              		.thumb
 2139              		.syntax unified
 2140              	.LBE322:
 2141              	.LBE321:
 617:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****           {
 2142              		.loc 1 617 11 view .LVU634
 2143              	.LVL173:
 2144              	.LBB324:
 2145              	.LBB323:
 2146              		.loc 2 1001 3 view .LVU635
 2147              		.loc 2 1001 3 is_stmt 0 view .LVU636
 2148              	.LBE323:
 2149              	.LBE324:
 615:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2150              		.loc 1 615 15 view .LVU637
 2151 05ac B3FA83F3 		clz	r3, r3
 2152 05b0 03F01F03 		and	r3, r3, #31
 2153 05b4 05FA03F3 		lsl	r3, r5, r3
 615:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         {
 2154              		.loc 1 615 14 view .LVU638
 2155 05b8 1342     		tst	r3, r2
 2156 05ba ECD0     		beq	.L77
 2157 05bc 34E6     		b	.L78
 2158              	.LVL174:
 2159              	.L122:
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 2160              		.loc 1 349 7 is_stmt 1 discriminator 5 view .LVU639
 2161 05be 03F18043 		add	r3, r3, #1073741824
 2162 05c2 A3F53C33 		sub	r3, r3, #192512
 2163 05c6 1A68     		ldr	r2, [r3]
 2164 05c8 42F48022 		orr	r2, r2, #262144
 2165 05cc 1A60     		str	r2, [r3]
 349:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       
 2166              		.loc 1 349 7 discriminator 5 view .LVU640
 2167 05ce 1A68     		ldr	r2, [r3]
 2168 05d0 42F48032 		orr	r2, r2, #65536
 2169 05d4 1A60     		str	r2, [r3]
 2170 05d6 3FE5     		b	.L25
 2171              	.L134:
 2172              		.align	2
 2173              	.L133:
 2174 05d8 00100240 		.word	1073876992
 2175              		.cfi_endproc
 2176              	.LFE131:
 2178              		.section	.text.HAL_RCC_MCOConfig,"ax",%progbits
 2179              		.align	1
 2180              		.p2align 2,,3
 2181              		.global	HAL_RCC_MCOConfig
 2182              		.syntax unified
 2183              		.thumb
 2184              		.thumb_func
 2185              		.fpu fpv4-sp-d16
 2187              	HAL_RCC_MCOConfig:
 2188              	.LVL175:
 2189              	.LFB133:
 670:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
ARM GAS  /tmp/ccJplTY5.s 			page 76


 671:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 672:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Initializes the CPU, AHB and APB buses clocks according to the specified 
 673:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         parameters in the RCC_ClkInitStruct.
 674:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
 675:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         contains the configuration information for the RCC peripheral.
 676:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  FLatency FLASH Latency                   
 677:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          The value of this parameter depend on device used within the same series
 678:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
 679:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         and updated by @ref HAL_RCC_GetHCLKFreq() function called within this function
 680:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 681:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The HSI is used (enabled by hardware) as system clock source after
 682:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         start-up from Reset, wake-up from STOP and STANDBY mode, or in case
 683:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         of failure of the HSE used directly or indirectly as system clock
 684:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         (if the Clock Security System CSS is enabled).
 685:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 686:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   A switch from one clock source to another occurs only if the target
 687:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         clock source is ready (clock stable after start-up delay or PLL locked). 
 688:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         If a clock source which is not yet ready is selected, the switch will
 689:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         occur when the clock source will be ready. 
 690:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
 691:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         currently used as system clock source.
 692:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HAL status
 693:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 694:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
 695:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 696:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 697:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 698:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check Null pointer */
 699:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(RCC_ClkInitStruct == NULL)
 700:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 701:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     return HAL_ERROR;
 702:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 703:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 704:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 705:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 706:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 707:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 708:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
 709:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   must be correctly programmed according to the frequency of the CPU clock 
 710:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     (HCLK) of the device. */
 711:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 712:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Increasing the number of wait states because of higher CPU frequency */
 713:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(FLatency > __HAL_FLASH_GET_LATENCY())
 714:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 715:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 716:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 717:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 718:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 719:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 720:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 721:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 722:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 723:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 724:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 725:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 726:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- HCLK Configuration --------------------------*/
 727:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
ARM GAS  /tmp/ccJplTY5.s 			page 77


 728:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 729:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 730:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 731:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 732:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 733:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*------------------------- SYSCLK Configuration ---------------------------*/ 
 734:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 735:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 736:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 737:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 738:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* HSE is selected as System Clock Source */
 739:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 740:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 741:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSE ready flag */  
 742:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 743:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 744:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 745:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 746:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 747:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* PLL is selected as System Clock Source */
 748:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 749:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 750:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the PLL ready flag */  
 751:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 752:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 753:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 754:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 755:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 756:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* HSI is selected as System Clock Source */
 757:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     else
 758:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 759:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       /* Check the HSI ready flag */  
 760:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 761:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 762:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_ERROR;
 763:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 764:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 765:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 766:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 767:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 768:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Get Start Tick */
 769:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     tickstart = HAL_GetTick();
 770:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 772:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 774:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 775:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         return HAL_TIMEOUT;
 776:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 777:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 778:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 779:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Decreasing the number of wait states because of lower CPU frequency */
 780:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(FLatency < __HAL_FLASH_GET_LATENCY())
 781:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 782:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
 783:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_FLASH_SET_LATENCY(FLatency);
 784:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
ARM GAS  /tmp/ccJplTY5.s 			page 78


 785:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Check that the new number of wait states is taken into account to access the Flash
 786:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     memory by reading the FLASH_ACR register */
 787:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     if(__HAL_FLASH_GET_LATENCY() != FLatency)
 788:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 789:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       return HAL_ERROR;
 790:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 791:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }    
 792:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 793:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- PCLK1 Configuration ---------------------------*/ 
 794:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 795:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 796:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 797:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 798:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 799:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 800:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /*-------------------------- PCLK2 Configuration ---------------------------*/ 
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 802:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 803:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 804:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 805:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 806:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****  
 807:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Update the SystemCoreClock global variable */
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CF
 809:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 810:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the source of time base considering new system clocks settings*/
 811:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   HAL_InitTick (uwTickPrio);
 812:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 813:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return HAL_OK;
 814:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 815:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 816:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 817:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @}
 818:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 819:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 820:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
 821:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *  @brief   RCC clocks control functions
 822:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *
 823:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @verbatim   
 824:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================
 825:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                   ##### Peripheral Control functions #####
 826:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   ===============================================================================  
 827:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     [..]
 828:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     This subsection provides a set of functions allowing to control the RCC Clocks 
 829:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     frequencies.
 830:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 831:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   @endverbatim
 832:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @{
 833:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 834:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 835:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_MCOPRE)
 836:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 837:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 838:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
 839:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 840:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 841:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
ARM GAS  /tmp/ccJplTY5.s 			page 79


 842:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 843:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 844:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected
 845:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System Clock selected as MCO clock
 846:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 847:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 848:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI         LSI selected as MCO clock
 849:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE         LSE selected as MCO clock
 850:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK      PLLCLK selected as MCO clock
 851:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK_DIV2 PLLCLK Divided by 2 selected as MCO clock
 852:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 853:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 854:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1   no division applied to MCO clock
 855:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_2   division by 2 applied to MCO clock
 856:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_4   division by 4 applied to MCO clock
 857:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_8   division by 8 applied to MCO clock
 858:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_16  division by 16 applied to MCO clock
 859:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_32  division by 32 applied to MCO clock
 860:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_64  division by 64 applied to MCO clock
 861:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_128 division by 128 applied to MCO clock
 862:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 863:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 864:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 865:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 866:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
 867:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   MCO pin should be configured in alternate function mode.
 868:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOx specifies the output direction for the clock source.
 869:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 870:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1 Clock source to output on MCO1 pin(PA8).
 871:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCOSource specifies the clock source to output.
 872:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 873:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_NOCLOCK     No clock selected as MCO clock
 874:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_SYSCLK      System clock selected as MCO clock
 875:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSI         HSI selected as MCO clock
 876:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_HSE         HSE selected as MCO clock
 877:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSI         LSI selected as MCO clock
 878:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_LSE         LSE selected as MCO clock
 879:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCO1SOURCE_PLLCLK_DIV2 PLLCLK Divided by 2 selected as MCO clock
 880:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_MCODiv specifies the MCO DIV.
 881:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *          This parameter can be one of the following values:
 882:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *            @arg @ref RCC_MCODIV_1 no division applied to MCO clock
 883:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 884:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 885:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
 886:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
 887:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2190              		.loc 1 887 1 view -0
 2191              		.cfi_startproc
 2192              		@ args = 0, pretend = 0, frame = 24
 2193              		@ frame_needed = 0, uses_anonymous_args = 0
 888:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   GPIO_InitTypeDef gpio;
 2194              		.loc 1 888 3 view .LVU642
 889:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 890:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 891:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCOx));
 2195              		.loc 1 891 3 view .LVU643
 892:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCODIV(RCC_MCODiv));
ARM GAS  /tmp/ccJplTY5.s 			page 80


 2196              		.loc 1 892 3 view .LVU644
 893:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
 2197              		.loc 1 893 3 view .LVU645
 894:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 895:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the MCO1 pin in alternate function mode */
 896:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Mode      = GPIO_MODE_AF_PP;
 2198              		.loc 1 896 3 view .LVU646
 887:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   GPIO_InitTypeDef gpio;
 2199              		.loc 1 887 1 is_stmt 0 view .LVU647
 2200 0000 70B5     		push	{r4, r5, r6, lr}
 2201              	.LCFI11:
 2202              		.cfi_def_cfa_offset 16
 2203              		.cfi_offset 4, -16
 2204              		.cfi_offset 5, -12
 2205              		.cfi_offset 6, -8
 2206              		.cfi_offset 14, -4
 897:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 898:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Pull      = GPIO_NOPULL;
 2207              		.loc 1 898 18 view .LVU648
 2208 0002 0023     		movs	r3, #0
 887:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   GPIO_InitTypeDef gpio;
 2209              		.loc 1 887 1 view .LVU649
 2210 0004 86B0     		sub	sp, sp, #24
 2211              	.LCFI12:
 2212              		.cfi_def_cfa_offset 40
 897:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 2213              		.loc 1 897 18 view .LVU650
 2214 0006 0325     		movs	r5, #3
 2215              		.loc 1 898 18 view .LVU651
 2216 0008 CDE90335 		strd	r3, r5, [sp, #12]
 896:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 2217              		.loc 1 896 18 view .LVU652
 2218 000c 0224     		movs	r4, #2
 2219 000e 0294     		str	r4, [sp, #8]
 897:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 2220              		.loc 1 897 3 is_stmt 1 view .LVU653
 899:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Pin       = MCO1_PIN;
 2221              		.loc 1 899 3 view .LVU654
 2222              		.loc 1 899 18 is_stmt 0 view .LVU655
 2223 0010 4FF48070 		mov	r0, #256
 2224              	.LVL176:
 2225              	.LBB325:
 900:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Alternate = GPIO_AF0_MCO;
 901:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 902:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* MCO1 Clock Enable */
 903:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   MCO1_CLK_ENABLE();
 2226              		.loc 1 903 3 view .LVU656
 2227 0014 0D4C     		ldr	r4, .L137
 2228              	.LBE325:
 900:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Alternate = GPIO_AF0_MCO;
 2229              		.loc 1 900 18 view .LVU657
 2230 0016 0593     		str	r3, [sp, #20]
 899:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Pin       = MCO1_PIN;
 2231              		.loc 1 899 18 view .LVU658
 2232 0018 0190     		str	r0, [sp, #4]
 900:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   gpio.Alternate = GPIO_AF0_MCO;
 2233              		.loc 1 900 3 is_stmt 1 view .LVU659
ARM GAS  /tmp/ccJplTY5.s 			page 81


 2234              		.loc 1 903 3 view .LVU660
 2235              	.LBB326:
 2236              		.loc 1 903 3 view .LVU661
 2237              		.loc 1 903 3 view .LVU662
 2238 001a 6369     		ldr	r3, [r4, #20]
 2239 001c 43F40033 		orr	r3, r3, #131072
 2240 0020 6361     		str	r3, [r4, #20]
 2241              		.loc 1 903 3 view .LVU663
 2242 0022 6069     		ldr	r0, [r4, #20]
 2243 0024 00F40030 		and	r0, r0, #131072
 2244 0028 0090     		str	r0, [sp]
 2245              		.loc 1 903 3 view .LVU664
 2246              	.LBE326:
 887:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   GPIO_InitTypeDef gpio;
 2247              		.loc 1 887 1 is_stmt 0 view .LVU665
 2248 002a 0D46     		mov	r5, r1
 904:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 905:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 2249              		.loc 1 905 3 view .LVU666
 2250 002c 4FF09040 		mov	r0, #1207959552
 2251 0030 01A9     		add	r1, sp, #4
 2252              	.LVL177:
 887:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   GPIO_InitTypeDef gpio;
 2253              		.loc 1 887 1 view .LVU667
 2254 0032 1646     		mov	r6, r2
 2255              	.LBB327:
 903:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 2256              		.loc 1 903 3 view .LVU668
 2257 0034 009B     		ldr	r3, [sp]
 2258              	.LBE327:
 2259              		.loc 1 905 3 is_stmt 1 view .LVU669
 2260 0036 FFF7FEFF 		bl	HAL_GPIO_Init
 2261              	.LVL178:
 906:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 907:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Configure the MCO clock source */
 908:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 2262              		.loc 1 908 3 view .LVU670
 2263 003a 6368     		ldr	r3, [r4, #4]
 2264 003c 23F0EE43 		bic	r3, r3, #1996488704
 2265 0040 3343     		orrs	r3, r3, r6
 2266 0042 2B43     		orrs	r3, r3, r5
 2267 0044 6360     		str	r3, [r4, #4]
 909:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2268              		.loc 1 909 1 is_stmt 0 view .LVU671
 2269 0046 06B0     		add	sp, sp, #24
 2270              	.LCFI13:
 2271              		.cfi_def_cfa_offset 16
 2272              		@ sp needed
 2273 0048 70BD     		pop	{r4, r5, r6, pc}
 2274              	.LVL179:
 2275              	.L138:
 2276              		.loc 1 909 1 view .LVU672
 2277 004a 00BF     		.align	2
 2278              	.L137:
 2279 004c 00100240 		.word	1073876992
 2280              		.cfi_endproc
 2281              	.LFE133:
ARM GAS  /tmp/ccJplTY5.s 			page 82


 2283              		.section	.text.HAL_RCC_EnableCSS,"ax",%progbits
 2284              		.align	1
 2285              		.p2align 2,,3
 2286              		.global	HAL_RCC_EnableCSS
 2287              		.syntax unified
 2288              		.thumb
 2289              		.thumb_func
 2290              		.fpu fpv4-sp-d16
 2292              	HAL_RCC_EnableCSS:
 2293              	.LFB134:
 910:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 911:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 912:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Enables the Clock Security System.
 913:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   If a failure is detected on the HSE oscillator clock, this oscillator
 914:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         is automatically disabled and an interrupt is generated to inform the
 915:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         software about the failure (Clock Security System Interrupt, CSSI),
 916:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         allowing the MCU to perform rescue operations. The CSSI is linked to 
 917:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.  
 918:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 919:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 920:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_EnableCSS(void)
 921:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2294              		.loc 1 921 1 is_stmt 1 view -0
 2295              		.cfi_startproc
 2296              		@ args = 0, pretend = 0, frame = 0
 2297              		@ frame_needed = 0, uses_anonymous_args = 0
 2298              		@ link register save eliminated.
 922:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 2299              		.loc 1 922 3 view .LVU674
 2300              	.LVL180:
 2301              	.LBB328:
 2302              	.LBI328:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2303              		.loc 2 981 31 view .LVU675
 2304              	.LBB329:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2305              		.loc 2 983 3 view .LVU676
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2306              		.loc 2 988 4 view .LVU677
 2307 0000 4FF40023 		mov	r3, #524288
 2308              		.syntax unified
 2309              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2310 0004 93FAA3F3 		rbit r3, r3
 2311              	@ 0 "" 2
 2312              	.LVL181:
 2313              		.loc 2 1001 3 view .LVU678
 2314              		.loc 2 1001 3 is_stmt 0 view .LVU679
 2315              		.thumb
 2316              		.syntax unified
 2317              	.LBE329:
 2318              	.LBE328:
 2319              		.loc 1 922 22 view .LVU680
 2320 0008 B3FA83F3 		clz	r3, r3
 2321 000c 03F18453 		add	r3, r3, #276824064
 2322 0010 03F58413 		add	r3, r3, #1081344
 2323 0014 9B00     		lsls	r3, r3, #2
 2324              		.loc 1 922 38 view .LVU681
ARM GAS  /tmp/ccJplTY5.s 			page 83


 2325 0016 0122     		movs	r2, #1
 2326 0018 1A60     		str	r2, [r3]
 923:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2327              		.loc 1 923 1 view .LVU682
 2328 001a 7047     		bx	lr
 2329              		.cfi_endproc
 2330              	.LFE134:
 2332              		.section	.text.HAL_RCC_DisableCSS,"ax",%progbits
 2333              		.align	1
 2334              		.p2align 2,,3
 2335              		.global	HAL_RCC_DisableCSS
 2336              		.syntax unified
 2337              		.thumb
 2338              		.thumb_func
 2339              		.fpu fpv4-sp-d16
 2341              	HAL_RCC_DisableCSS:
 2342              	.LFB135:
 924:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 925:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 926:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Disables the Clock Security System.
 927:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
 928:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 929:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_DisableCSS(void)
 930:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2343              		.loc 1 930 1 is_stmt 1 view -0
 2344              		.cfi_startproc
 2345              		@ args = 0, pretend = 0, frame = 0
 2346              		@ frame_needed = 0, uses_anonymous_args = 0
 2347              		@ link register save eliminated.
 931:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
 2348              		.loc 1 931 3 view .LVU684
 2349              	.LVL182:
 2350              	.LBB330:
 2351              	.LBI330:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2352              		.loc 2 981 31 view .LVU685
 2353              	.LBB331:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2354              		.loc 2 983 3 view .LVU686
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2355              		.loc 2 988 4 view .LVU687
 2356 0000 4FF40023 		mov	r3, #524288
 2357              		.syntax unified
 2358              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2359 0004 93FAA3F3 		rbit r3, r3
 2360              	@ 0 "" 2
 2361              	.LVL183:
 2362              		.loc 2 1001 3 view .LVU688
 2363              		.loc 2 1001 3 is_stmt 0 view .LVU689
 2364              		.thumb
 2365              		.syntax unified
 2366              	.LBE331:
 2367              	.LBE330:
 2368              		.loc 1 931 22 view .LVU690
 2369 0008 B3FA83F3 		clz	r3, r3
 2370 000c 03F18453 		add	r3, r3, #276824064
 2371 0010 03F58413 		add	r3, r3, #1081344
ARM GAS  /tmp/ccJplTY5.s 			page 84


 2372 0014 9B00     		lsls	r3, r3, #2
 2373              		.loc 1 931 38 view .LVU691
 2374 0016 0022     		movs	r2, #0
 2375 0018 1A60     		str	r2, [r3]
 932:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2376              		.loc 1 932 1 view .LVU692
 2377 001a 7047     		bx	lr
 2378              		.cfi_endproc
 2379              	.LFE135:
 2381              		.section	.text.HAL_RCC_GetSysClockFreq,"ax",%progbits
 2382              		.align	1
 2383              		.p2align 2,,3
 2384              		.global	HAL_RCC_GetSysClockFreq
 2385              		.syntax unified
 2386              		.thumb
 2387              		.thumb_func
 2388              		.fpu fpv4-sp-d16
 2390              	HAL_RCC_GetSysClockFreq:
 2391              	.LFB136:
 933:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 934:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
 935:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the SYSCLK frequency     
 936:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The system frequency computed by this function is not the real 
 937:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         frequency in the chip. It is calculated based on the predefined 
 938:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         constant and the selected clock source:
 939:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
 940:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is HSE, function returns a value based on HSE_VALUE
 941:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           divided by PREDIV factor(**)
 942:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     If SYSCLK source is PLL, function returns a value based on HSE_VALUE
 943:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           divided by PREDIV factor(**) or HSI_VALUE(*) multiplied by the PLL factor.
 944:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     (*) HSI_VALUE is a constant defined in stm32f3xx_hal_conf.h file (default value
 945:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *               8 MHz) but the real value may vary depending on the variations
 946:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *               in voltage and temperature.
 947:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note     (**) HSE_VALUE is a constant defined in stm32f3xx_hal_conf.h file (default value
 948:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                8 MHz), user has to ensure that HSE_VALUE is same as the real
 949:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                frequency of the crystal used. Otherwise, this function may
 950:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                have wrong result.
 951:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *                  
 952:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The result of this function could be not correct when using fractional
 953:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         value for HSE crystal.
 954:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 955:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   This function can be used by the user application to compute the 
 956:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         baud-rate for the communication peripherals or configure other parameters.
 957:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *           
 958:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time SYSCLK changes, this function must be called to update the
 959:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right SYSCLK value. Otherwise, any configuration based on this function will be incorre
 960:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         
 961:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval SYSCLK frequency
 962:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
 963:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetSysClockFreq(void)
 964:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2392              		.loc 1 964 1 is_stmt 1 view -0
 2393              		.cfi_startproc
 2394              		@ args = 0, pretend = 0, frame = 0
 2395              		@ frame_needed = 0, uses_anonymous_args = 0
 2396              		@ link register save eliminated.
 965:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
ARM GAS  /tmp/ccJplTY5.s 			page 85


 2397              		.loc 1 965 3 view .LVU694
 2398              	.LVL184:
 966:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t sysclockfreq = 0U;
 2399              		.loc 1 966 3 view .LVU695
 967:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 968:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   tmpreg = RCC->CFGR;
 2400              		.loc 1 968 3 view .LVU696
 2401              		.loc 1 968 10 is_stmt 0 view .LVU697
 2402 0000 124A     		ldr	r2, .L149
 2403 0002 5368     		ldr	r3, [r2, #4]
 2404              	.LVL185:
 969:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 970:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 971:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   switch (tmpreg & RCC_CFGR_SWS)
 2405              		.loc 1 971 3 is_stmt 1 view .LVU698
 2406              		.loc 1 971 18 is_stmt 0 view .LVU699
 2407 0004 03F00C01 		and	r1, r3, #12
 2408              		.loc 1 971 3 view .LVU700
 2409 0008 0829     		cmp	r1, #8
 2410 000a 01D0     		beq	.L148
 972:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 973:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
 974:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 975:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = HSE_VALUE;
 2411              		.loc 1 975 20 view .LVU701
 2412 000c 1048     		ldr	r0, .L149+4
 2413              	.LVL186:
 976:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
 977:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
 978:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
 979:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 980:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLL
 981:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 982:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 983:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 984:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 985:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
 986:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 987:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 988:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
 989:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 990:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
 991:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 992:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 993:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #else
 994:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 995:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 996:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
 997:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 998:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 999:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       else
1000:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
1001:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
1002:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****         pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
1003:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
1004:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
1005:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = pllclk;
ARM GAS  /tmp/ccJplTY5.s 			page 86


1006:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
1007:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
1008:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
1009:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     default: /* HSI used as system clock */
1010:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
1011:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       sysclockfreq = HSI_VALUE;
1012:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       break;
1013:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     }
1014:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1015:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return sysclockfreq;
 2414              		.loc 1 1015 3 is_stmt 1 view .LVU702
1016:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2415              		.loc 1 1016 1 is_stmt 0 view .LVU703
 2416 000e 7047     		bx	lr
 2417              	.LVL187:
 2418              	.L148:
 980:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 2419              		.loc 1 980 7 is_stmt 1 view .LVU704
 2420              	.LBB332:
 2421              	.LBI332:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2422              		.loc 2 981 31 view .LVU705
 2423              	.LBB333:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2424              		.loc 2 983 3 view .LVU706
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2425              		.loc 2 988 4 view .LVU707
 2426              	.LBE333:
 2427              	.LBE332:
 964:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 2428              		.loc 1 964 1 is_stmt 0 view .LVU708
 2429 0010 30B4     		push	{r4, r5}
 2430              	.LCFI14:
 2431              		.cfi_def_cfa_offset 8
 2432              		.cfi_offset 4, -8
 2433              		.cfi_offset 5, -4
 2434              	.LBB335:
 2435              	.LBB334:
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2436              		.loc 2 988 4 view .LVU709
 2437 0012 4FF47010 		mov	r0, #3932160
 2438              		.syntax unified
 2439              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2440 0016 90FAA0F0 		rbit r0, r0
 2441              	@ 0 "" 2
 2442              	.LVL188:
 2443              		.loc 2 1001 3 is_stmt 1 view .LVU710
 2444              		.loc 2 1001 3 is_stmt 0 view .LVU711
 2445              		.thumb
 2446              		.syntax unified
 2447              	.LBE334:
 2448              	.LBE335:
 2449              	.LBB336:
 2450              	.LBB337:
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2451              		.loc 2 988 4 view .LVU712
 2452 001a 0F21     		movs	r1, #15
ARM GAS  /tmp/ccJplTY5.s 			page 87


 2453              	.LBE337:
 2454              	.LBE336:
 980:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 2455              		.loc 1 980 75 view .LVU713
 2456 001c B0FA80F0 		clz	r0, r0
 2457              	.LVL189:
 981:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 2458              		.loc 1 981 7 is_stmt 1 view .LVU714
 981:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 2459              		.loc 1 981 49 is_stmt 0 view .LVU715
 2460 0020 D26A     		ldr	r2, [r2, #44]
 2461              	.LVL190:
 2462              	.LBB339:
 2463              	.LBI336:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2464              		.loc 2 981 31 is_stmt 1 view .LVU716
 2465              	.LBB338:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2466              		.loc 2 983 3 view .LVU717
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2467              		.loc 2 988 4 view .LVU718
 2468              		.syntax unified
 2469              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2470 0022 91FAA1F1 		rbit r1, r1
 2471              	@ 0 "" 2
 2472              	.LVL191:
 2473              		.loc 2 1001 3 view .LVU719
 2474              		.loc 2 1001 3 is_stmt 0 view .LVU720
 2475              		.thumb
 2476              		.syntax unified
 2477              	.LBE338:
 2478              	.LBE339:
 980:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 2479              		.loc 1 980 35 view .LVU721
 2480 0026 03F47013 		and	r3, r3, #3932160
 2481              	.LVL192:
 980:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 2482              		.loc 1 980 72 view .LVU722
 2483 002a C340     		lsrs	r3, r3, r0
 2484              	.LVL193:
 980:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 2485              		.loc 1 980 34 view .LVU723
 2486 002c 0948     		ldr	r0, .L149+8
 981:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 2487              		.loc 1 981 34 view .LVU724
 2488 002e 0A4D     		ldr	r5, .L149+12
 980:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFG
 2489              		.loc 1 980 14 view .LVU725
 2490 0030 C05C     		ldrb	r0, [r0, r3]	@ zero_extendqisi2
1002:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2491              		.loc 1 1002 16 view .LVU726
 2492 0032 074C     		ldr	r4, .L149+4
 981:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 2493              		.loc 1 981 80 view .LVU727
 2494 0034 B1FA81F1 		clz	r1, r1
 2495              	.LVL194:
 994:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
ARM GAS  /tmp/ccJplTY5.s 			page 88


 2496              		.loc 1 994 7 is_stmt 1 view .LVU728
1002:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2497              		.loc 1 1002 9 view .LVU729
 981:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 2498              		.loc 1 981 35 is_stmt 0 view .LVU730
 2499 0038 02F00F03 		and	r3, r2, #15
 2500              	.LVL195:
 981:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 2501              		.loc 1 981 77 view .LVU731
 2502 003c CB40     		lsrs	r3, r3, r1
 2503              	.LVL196:
 981:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
 2504              		.loc 1 981 14 view .LVU732
 2505 003e EB5C     		ldrb	r3, [r5, r3]	@ zero_extendqisi2
1002:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2506              		.loc 1 1002 16 view .LVU733
 2507 0040 B4FBF3F3 		udiv	r3, r4, r3
 2508              		.loc 1 1016 1 view .LVU734
 2509 0044 30BC     		pop	{r4, r5}
 2510              	.LCFI15:
 2511              		.cfi_restore 5
 2512              		.cfi_restore 4
 2513              		.cfi_def_cfa_offset 0
1002:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2514              		.loc 1 1002 16 view .LVU735
 2515 0046 00FB03F0 		mul	r0, r0, r3
 2516              	.LVL197:
 2517              		.loc 1 1016 1 view .LVU736
 2518 004a 7047     		bx	lr
 2519              	.L150:
 2520              		.align	2
 2521              	.L149:
 2522 004c 00100240 		.word	1073876992
 2523 0050 00127A00 		.word	8000000
 2524 0054 00000000 		.word	.LANCHOR1
 2525 0058 00000000 		.word	.LANCHOR0
 2526              		.cfi_endproc
 2527              	.LFE136:
 2529              		.section	.text.HAL_RCC_ClockConfig,"ax",%progbits
 2530              		.align	1
 2531              		.p2align 2,,3
 2532              		.global	HAL_RCC_ClockConfig
 2533              		.syntax unified
 2534              		.thumb
 2535              		.thumb_func
 2536              		.fpu fpv4-sp-d16
 2538              	HAL_RCC_ClockConfig:
 2539              	.LVL198:
 2540              	.LFB132:
 695:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 2541              		.loc 1 695 1 is_stmt 1 view -0
 2542              		.cfi_startproc
 2543              		@ args = 0, pretend = 0, frame = 0
 2544              		@ frame_needed = 0, uses_anonymous_args = 0
 696:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2545              		.loc 1 696 3 view .LVU738
 699:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
ARM GAS  /tmp/ccJplTY5.s 			page 89


 2546              		.loc 1 699 3 view .LVU739
 699:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2547              		.loc 1 699 5 is_stmt 0 view .LVU740
 2548 0000 78B1     		cbz	r0, .L185
 705:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(IS_FLASH_LATENCY(FLatency));
 2549              		.loc 1 705 3 is_stmt 1 view .LVU741
 706:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2550              		.loc 1 706 3 view .LVU742
 713:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2551              		.loc 1 713 3 view .LVU743
 713:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2552              		.loc 1 713 17 is_stmt 0 view .LVU744
 2553 0002 5D4A     		ldr	r2, .L189
 2554 0004 1368     		ldr	r3, [r2]
 2555 0006 03F00703 		and	r3, r3, #7
 713:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2556              		.loc 1 713 5 view .LVU745
 2557 000a 8B42     		cmp	r3, r1
 2558 000c 0BD2     		bcs	.L158
 716:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2559              		.loc 1 716 5 is_stmt 1 view .LVU746
 2560 000e 1368     		ldr	r3, [r2]
 2561 0010 23F00703 		bic	r3, r3, #7
 2562 0014 0B43     		orrs	r3, r3, r1
 2563 0016 1360     		str	r3, [r2]
 720:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2564              		.loc 1 720 5 view .LVU747
 720:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2565              		.loc 1 720 8 is_stmt 0 view .LVU748
 2566 0018 1368     		ldr	r3, [r2]
 2567 001a 03F00703 		and	r3, r3, #7
 720:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2568              		.loc 1 720 7 view .LVU749
 2569 001e 8B42     		cmp	r3, r1
 2570 0020 01D0     		beq	.L158
 2571              	.L185:
 701:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2572              		.loc 1 701 12 view .LVU750
 2573 0022 0120     		movs	r0, #1
 2574              	.LVL199:
 814:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2575              		.loc 1 814 1 view .LVU751
 2576 0024 7047     		bx	lr
 2577              	.LVL200:
 2578              	.L158:
 727:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2579              		.loc 1 727 3 is_stmt 1 view .LVU752
 727:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2580              		.loc 1 727 25 is_stmt 0 view .LVU753
 2581 0026 0368     		ldr	r3, [r0]
 695:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   uint32_t tickstart = 0U;
 2582              		.loc 1 695 1 view .LVU754
 2583 0028 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 2584              	.LCFI16:
 2585              		.cfi_def_cfa_offset 24
 2586              		.cfi_offset 4, -24
 2587              		.cfi_offset 5, -20
ARM GAS  /tmp/ccJplTY5.s 			page 90


 2588              		.cfi_offset 6, -16
 2589              		.cfi_offset 7, -12
 2590              		.cfi_offset 8, -8
 2591              		.cfi_offset 14, -4
 727:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2592              		.loc 1 727 5 view .LVU755
 2593 002c 9C07     		lsls	r4, r3, #30
 2594 002e 06D5     		bpl	.L156
 729:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 2595              		.loc 1 729 5 is_stmt 1 view .LVU756
 730:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2596              		.loc 1 730 5 view .LVU757
 2597 0030 524C     		ldr	r4, .L189+4
 2598 0032 8568     		ldr	r5, [r0, #8]
 2599 0034 6268     		ldr	r2, [r4, #4]
 2600 0036 22F0F002 		bic	r2, r2, #240
 2601 003a 2A43     		orrs	r2, r2, r5
 2602 003c 6260     		str	r2, [r4, #4]
 2603              	.L156:
 734:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2604              		.loc 1 734 3 view .LVU758
 2605 003e 0C46     		mov	r4, r1
 734:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2606              		.loc 1 734 5 is_stmt 0 view .LVU759
 2607 0040 D907     		lsls	r1, r3, #31
 2608              	.LVL201:
 734:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2609              		.loc 1 734 5 view .LVU760
 2610 0042 8046     		mov	r8, r0
 2611 0044 2ED5     		bpl	.L167
 736:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2612              		.loc 1 736 5 is_stmt 1 view .LVU761
 739:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2613              		.loc 1 739 5 view .LVU762
 739:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2614              		.loc 1 739 25 is_stmt 0 view .LVU763
 2615 0046 4168     		ldr	r1, [r0, #4]
 739:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2616              		.loc 1 739 7 view .LVU764
 2617 0048 0129     		cmp	r1, #1
 2618 004a 00F08180 		beq	.L187
 748:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2619              		.loc 1 748 10 is_stmt 1 view .LVU765
 748:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2620              		.loc 1 748 12 is_stmt 0 view .LVU766
 2621 004e 0229     		cmp	r1, #2
 2622 0050 6CD0     		beq	.L188
 760:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2623              		.loc 1 760 7 is_stmt 1 view .LVU767
 2624              	.LVL202:
 2625              	.LBB340:
 2626              	.LBI340:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2627              		.loc 2 981 31 view .LVU768
 2628              	.LBB341:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2629              		.loc 2 983 3 view .LVU769
ARM GAS  /tmp/ccJplTY5.s 			page 91


 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2630              		.loc 2 988 4 view .LVU770
 2631 0052 0222     		movs	r2, #2
 2632              		.syntax unified
 2633              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2634 0054 92FAA2F3 		rbit r3, r2
 2635              	@ 0 "" 2
 2636              	.LVL203:
 2637              		.loc 2 1001 3 view .LVU771
 2638              		.loc 2 1001 3 is_stmt 0 view .LVU772
 2639              		.thumb
 2640              		.syntax unified
 2641              	.LBE341:
 2642              	.LBE340:
 760:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2643              		.loc 1 760 10 view .LVU773
 2644 0058 484B     		ldr	r3, .L189+4
 2645 005a 1868     		ldr	r0, [r3]
 2646              	.LVL204:
 2647              	.LBB342:
 2648              	.LBI342:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2649              		.loc 2 981 31 is_stmt 1 view .LVU774
 2650              	.LBB343:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2651              		.loc 2 983 3 view .LVU775
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2652              		.loc 2 988 4 view .LVU776
 2653              		.syntax unified
 2654              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2655 005c 92FAA2F2 		rbit r2, r2
 2656              	@ 0 "" 2
 2657              	.LVL205:
 2658              		.loc 2 1001 3 view .LVU777
 2659              		.loc 2 1001 3 is_stmt 0 view .LVU778
 2660              		.thumb
 2661              		.syntax unified
 2662              	.LBE343:
 2663              	.LBE342:
 760:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2664              		.loc 1 760 10 view .LVU779
 2665 0060 B2FA82F2 		clz	r2, r2
 2666 0064 02F01F02 		and	r2, r2, #31
 2667 0068 0123     		movs	r3, #1
 2668 006a 03FA02F2 		lsl	r2, r3, r2
 760:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2669              		.loc 1 760 9 view .LVU780
 2670 006e 0242     		tst	r2, r0
 2671 0070 28D0     		beq	.L157
 2672              	.L163:
 766:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2673              		.loc 1 766 5 is_stmt 1 view .LVU781
 2674 0072 424D     		ldr	r5, .L189+4
 2675 0074 6B68     		ldr	r3, [r5, #4]
 2676 0076 23F00303 		bic	r3, r3, #3
 2677 007a 0B43     		orrs	r3, r3, r1
 2678 007c 6B60     		str	r3, [r5, #4]
ARM GAS  /tmp/ccJplTY5.s 			page 92


 769:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2679              		.loc 1 769 5 view .LVU782
 769:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2680              		.loc 1 769 17 is_stmt 0 view .LVU783
 2681 007e FFF7FEFF 		bl	HAL_GetTick
 2682              	.LVL206:
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2683              		.loc 1 773 10 view .LVU784
 2684 0082 41F28836 		movw	r6, #5000
 769:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2685              		.loc 1 769 17 view .LVU785
 2686 0086 0746     		mov	r7, r0
 2687              	.LVL207:
 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2688              		.loc 1 771 5 is_stmt 1 view .LVU786
 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2689              		.loc 1 771 11 is_stmt 0 view .LVU787
 2690 0088 04E0     		b	.L165
 2691              	.LVL208:
 2692              	.L166:
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2693              		.loc 1 773 12 view .LVU788
 2694 008a FFF7FEFF 		bl	HAL_GetTick
 2695              	.LVL209:
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2696              		.loc 1 773 26 view .LVU789
 2697 008e C01B     		subs	r0, r0, r7
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2698              		.loc 1 773 10 view .LVU790
 2699 0090 B042     		cmp	r0, r6
 2700 0092 6ED8     		bhi	.L171
 2701              	.L165:
 773:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2702              		.loc 1 773 7 is_stmt 1 view .LVU791
 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2703              		.loc 1 771 12 is_stmt 0 view .LVU792
 2704 0094 6B68     		ldr	r3, [r5, #4]
 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2705              		.loc 1 771 78 view .LVU793
 2706 0096 D8F80420 		ldr	r2, [r8, #4]
 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2707              		.loc 1 771 12 view .LVU794
 2708 009a 03F00C03 		and	r3, r3, #12
 771:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2709              		.loc 1 771 11 view .LVU795
 2710 009e B3EB820F 		cmp	r3, r2, lsl #2
 2711 00a2 F2D1     		bne	.L166
 2712              	.LVL210:
 2713              	.L167:
 780:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2714              		.loc 1 780 3 is_stmt 1 view .LVU796
 780:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
 2715              		.loc 1 780 17 is_stmt 0 view .LVU797
 2716 00a4 344A     		ldr	r2, .L189
 2717 00a6 1368     		ldr	r3, [r2]
 2718 00a8 03F00703 		and	r3, r3, #7
 780:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {    
ARM GAS  /tmp/ccJplTY5.s 			page 93


 2719              		.loc 1 780 5 view .LVU798
 2720 00ac A342     		cmp	r3, r4
 2721 00ae 0CD9     		bls	.L161
 783:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 2722              		.loc 1 783 5 is_stmt 1 view .LVU799
 2723 00b0 1368     		ldr	r3, [r2]
 2724 00b2 23F00703 		bic	r3, r3, #7
 2725 00b6 2343     		orrs	r3, r3, r4
 2726 00b8 1360     		str	r3, [r2]
 787:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2727              		.loc 1 787 5 view .LVU800
 787:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2728              		.loc 1 787 8 is_stmt 0 view .LVU801
 2729 00ba 1368     		ldr	r3, [r2]
 2730 00bc 03F00703 		and	r3, r3, #7
 787:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     {
 2731              		.loc 1 787 7 view .LVU802
 2732 00c0 A342     		cmp	r3, r4
 2733 00c2 02D0     		beq	.L161
 2734              	.L157:
 701:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2735              		.loc 1 701 12 view .LVU803
 2736 00c4 0120     		movs	r0, #1
 2737              	.L153:
 814:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2738              		.loc 1 814 1 view .LVU804
 2739 00c6 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 2740              	.LVL211:
 2741              	.L161:
 794:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2742              		.loc 1 794 3 is_stmt 1 view .LVU805
 794:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2743              		.loc 1 794 25 is_stmt 0 view .LVU806
 2744 00ca D8F80030 		ldr	r3, [r8]
 794:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2745              		.loc 1 794 5 view .LVU807
 2746 00ce 5A07     		lsls	r2, r3, #29
 2747 00d0 07D5     		bpl	.L169
 796:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 2748              		.loc 1 796 5 is_stmt 1 view .LVU808
 797:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2749              		.loc 1 797 5 view .LVU809
 2750 00d2 2A49     		ldr	r1, .L189+4
 2751 00d4 D8F80C00 		ldr	r0, [r8, #12]
 2752 00d8 4A68     		ldr	r2, [r1, #4]
 2753 00da 22F4E062 		bic	r2, r2, #1792
 2754 00de 0243     		orrs	r2, r2, r0
 2755 00e0 4A60     		str	r2, [r1, #4]
 2756              	.L169:
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2757              		.loc 1 801 3 view .LVU810
 801:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 2758              		.loc 1 801 5 is_stmt 0 view .LVU811
 2759 00e2 1B07     		lsls	r3, r3, #28
 2760 00e4 08D5     		bpl	.L170
 803:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 2761              		.loc 1 803 5 is_stmt 1 view .LVU812
ARM GAS  /tmp/ccJplTY5.s 			page 94


 804:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 2762              		.loc 1 804 5 view .LVU813
 2763 00e6 254A     		ldr	r2, .L189+4
 2764 00e8 D8F81010 		ldr	r1, [r8, #16]
 2765 00ec 5368     		ldr	r3, [r2, #4]
 2766 00ee 23F46053 		bic	r3, r3, #14336
 2767 00f2 43EAC103 		orr	r3, r3, r1, lsl #3
 2768 00f6 5360     		str	r3, [r2, #4]
 2769              	.L170:
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2770              		.loc 1 808 3 view .LVU814
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2771              		.loc 1 808 21 is_stmt 0 view .LVU815
 2772 00f8 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2773              	.LVL212:
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2774              		.loc 1 808 68 view .LVU816
 2775 00fc 1F4B     		ldr	r3, .L189+4
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2776              		.loc 1 808 21 view .LVU817
 2777 00fe 0146     		mov	r1, r0
 2778              	.LBB344:
 2779              	.LBB345:
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2780              		.loc 2 988 4 view .LVU818
 2781 0100 F022     		movs	r2, #240
 2782              	.LBE345:
 2783              	.LBE344:
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2784              		.loc 1 808 68 view .LVU819
 2785 0102 5B68     		ldr	r3, [r3, #4]
 2786              	.LVL213:
 2787              	.LBB347:
 2788              	.LBI344:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2789              		.loc 2 981 31 is_stmt 1 view .LVU820
 2790              	.LBB346:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2791              		.loc 2 983 3 view .LVU821
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2792              		.loc 2 988 4 view .LVU822
 2793              		.syntax unified
 2794              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2795 0104 92FAA2F2 		rbit r2, r2
 2796              	@ 0 "" 2
 2797              	.LVL214:
 2798              		.loc 2 1001 3 view .LVU823
 2799              		.loc 2 1001 3 is_stmt 0 view .LVU824
 2800              		.thumb
 2801              		.syntax unified
 2802              	.LBE346:
 2803              	.LBE347:
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2804              		.loc 1 808 94 view .LVU825
 2805 0108 B2FA82F2 		clz	r2, r2
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2806              		.loc 1 808 75 view .LVU826
ARM GAS  /tmp/ccJplTY5.s 			page 95


 2807 010c 03F0F003 		and	r3, r3, #240
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2808              		.loc 1 808 91 view .LVU827
 2809 0110 D340     		lsrs	r3, r3, r2
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2810              		.loc 1 808 63 view .LVU828
 2811 0112 1B4A     		ldr	r2, .L189+8
 811:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 2812              		.loc 1 811 3 view .LVU829
 2813 0114 1B48     		ldr	r0, .L189+12
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2814              		.loc 1 808 63 view .LVU830
 2815 0116 D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2816              		.loc 1 808 19 view .LVU831
 2817 0118 1B4A     		ldr	r2, .L189+16
 811:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 2818              		.loc 1 811 3 view .LVU832
 2819 011a 0068     		ldr	r0, [r0]
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2820              		.loc 1 808 47 view .LVU833
 2821 011c 21FA03F3 		lsr	r3, r1, r3
 808:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2822              		.loc 1 808 19 view .LVU834
 2823 0120 1360     		str	r3, [r2]
 811:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 2824              		.loc 1 811 3 is_stmt 1 view .LVU835
 2825 0122 FFF7FEFF 		bl	HAL_InitTick
 2826              	.LVL215:
 813:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2827              		.loc 1 813 3 view .LVU836
 813:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2828              		.loc 1 813 10 is_stmt 0 view .LVU837
 2829 0126 0020     		movs	r0, #0
 814:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 2830              		.loc 1 814 1 view .LVU838
 2831 0128 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 2832              	.LVL216:
 2833              	.L188:
 751:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2834              		.loc 1 751 7 is_stmt 1 view .LVU839
 2835              	.LBB348:
 2836              	.LBI348:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2837              		.loc 2 981 31 view .LVU840
 2838              	.LBB349:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2839              		.loc 2 983 3 view .LVU841
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2840              		.loc 2 988 4 view .LVU842
 2841 012c 4FF00073 		mov	r3, #33554432
 2842              		.syntax unified
 2843              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2844 0130 93FAA3F2 		rbit r2, r3
 2845              	@ 0 "" 2
 2846              	.LVL217:
 2847              		.loc 2 1001 3 view .LVU843
ARM GAS  /tmp/ccJplTY5.s 			page 96


 2848              		.loc 2 1001 3 is_stmt 0 view .LVU844
 2849              		.thumb
 2850              		.syntax unified
 2851              	.LBE349:
 2852              	.LBE348:
 751:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2853              		.loc 1 751 10 view .LVU845
 2854 0134 114A     		ldr	r2, .L189+4
 2855 0136 1068     		ldr	r0, [r2]
 2856              	.LVL218:
 2857              	.LBB350:
 2858              	.LBI350:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2859              		.loc 2 981 31 is_stmt 1 view .LVU846
 2860              	.LBB351:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2861              		.loc 2 983 3 view .LVU847
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2862              		.loc 2 988 4 view .LVU848
 2863              		.syntax unified
 2864              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2865 0138 93FAA3F3 		rbit r3, r3
 2866              	@ 0 "" 2
 2867              	.LVL219:
 2868              		.loc 2 1001 3 view .LVU849
 2869              		.loc 2 1001 3 is_stmt 0 view .LVU850
 2870              		.thumb
 2871              		.syntax unified
 2872              	.LBE351:
 2873              	.LBE350:
 751:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2874              		.loc 1 751 10 view .LVU851
 2875 013c B3FA83F3 		clz	r3, r3
 2876 0140 03F01F03 		and	r3, r3, #31
 2877 0144 0122     		movs	r2, #1
 2878 0146 02FA03F3 		lsl	r3, r2, r3
 751:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2879              		.loc 1 751 9 view .LVU852
 2880 014a 0342     		tst	r3, r0
 2881 014c 91D1     		bne	.L163
 2882 014e B9E7     		b	.L157
 2883              	.LVL220:
 2884              	.L187:
 742:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2885              		.loc 1 742 7 is_stmt 1 view .LVU853
 2886              	.LBB352:
 2887              	.LBI352:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2888              		.loc 2 981 31 view .LVU854
 2889              	.LBB353:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2890              		.loc 2 983 3 view .LVU855
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2891              		.loc 2 988 4 view .LVU856
 2892 0150 4FF40032 		mov	r2, #131072
 2893              		.syntax unified
 2894              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/ccJplTY5.s 			page 97


 2895 0154 92FAA2F3 		rbit r3, r2
 2896              	@ 0 "" 2
 2897              	.LVL221:
 2898              		.loc 2 1001 3 view .LVU857
 2899              		.loc 2 1001 3 is_stmt 0 view .LVU858
 2900              		.thumb
 2901              		.syntax unified
 2902              	.LBE353:
 2903              	.LBE352:
 742:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2904              		.loc 1 742 10 view .LVU859
 2905 0158 084B     		ldr	r3, .L189+4
 2906 015a 1B68     		ldr	r3, [r3]
 2907              	.LVL222:
 2908              	.LBB354:
 2909              	.LBI354:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 2910              		.loc 2 981 31 is_stmt 1 view .LVU860
 2911              	.LBB355:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 2912              		.loc 2 983 3 view .LVU861
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 2913              		.loc 2 988 4 view .LVU862
 2914              		.syntax unified
 2915              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 2916 015c 92FAA2F2 		rbit r2, r2
 2917              	@ 0 "" 2
 2918              	.LVL223:
 2919              		.loc 2 1001 3 view .LVU863
 2920              		.loc 2 1001 3 is_stmt 0 view .LVU864
 2921              		.thumb
 2922              		.syntax unified
 2923              	.LBE355:
 2924              	.LBE354:
 742:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2925              		.loc 1 742 10 view .LVU865
 2926 0160 B2FA82F2 		clz	r2, r2
 2927 0164 02F01F02 		and	r2, r2, #31
 2928 0168 01FA02F2 		lsl	r2, r1, r2
 742:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       {
 2929              		.loc 1 742 9 view .LVU866
 2930 016c 1A42     		tst	r2, r3
 2931 016e 80D1     		bne	.L163
 2932 0170 A8E7     		b	.L157
 2933              	.LVL224:
 2934              	.L171:
 775:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****       }
 2935              		.loc 1 775 16 view .LVU867
 2936 0172 0320     		movs	r0, #3
 2937 0174 A7E7     		b	.L153
 2938              	.L190:
 2939 0176 00BF     		.align	2
 2940              	.L189:
 2941 0178 00200240 		.word	1073881088
 2942 017c 00100240 		.word	1073876992
 2943 0180 00000000 		.word	AHBPrescTable
 2944 0184 00000000 		.word	uwTickPrio
ARM GAS  /tmp/ccJplTY5.s 			page 98


 2945 0188 00000000 		.word	SystemCoreClock
 2946              		.cfi_endproc
 2947              	.LFE132:
 2949              		.section	.text.HAL_RCC_GetHCLKFreq,"ax",%progbits
 2950              		.align	1
 2951              		.p2align 2,,3
 2952              		.global	HAL_RCC_GetHCLKFreq
 2953              		.syntax unified
 2954              		.thumb
 2955              		.thumb_func
 2956              		.fpu fpv4-sp-d16
 2958              	HAL_RCC_GetHCLKFreq:
 2959              	.LFB137:
1017:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1018:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1019:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the HCLK frequency     
1020:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time HCLK changes, this function must be called to update the
1021:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right HCLK value. Otherwise, any configuration based on this function will be incorrect
1022:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * 
1023:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
1024:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         and updated within this function
1025:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval HCLK frequency
1026:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1027:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetHCLKFreq(void)
1028:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2960              		.loc 1 1028 1 is_stmt 1 view -0
 2961              		.cfi_startproc
 2962              		@ args = 0, pretend = 0, frame = 0
 2963              		@ frame_needed = 0, uses_anonymous_args = 0
 2964              		@ link register save eliminated.
1029:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return SystemCoreClock;
 2965              		.loc 1 1029 3 view .LVU869
 2966              		.loc 1 1029 10 is_stmt 0 view .LVU870
 2967 0000 014B     		ldr	r3, .L192
1030:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2968              		.loc 1 1030 1 view .LVU871
 2969 0002 1868     		ldr	r0, [r3]
 2970 0004 7047     		bx	lr
 2971              	.L193:
 2972 0006 00BF     		.align	2
 2973              	.L192:
 2974 0008 00000000 		.word	SystemCoreClock
 2975              		.cfi_endproc
 2976              	.LFE137:
 2978              		.section	.text.HAL_RCC_GetPCLK1Freq,"ax",%progbits
 2979              		.align	1
 2980              		.p2align 2,,3
 2981              		.global	HAL_RCC_GetPCLK1Freq
 2982              		.syntax unified
 2983              		.thumb
 2984              		.thumb_func
 2985              		.fpu fpv4-sp-d16
 2987              	HAL_RCC_GetPCLK1Freq:
 2988              	.LFB138:
1031:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1032:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1033:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the PCLK1 frequency     
ARM GAS  /tmp/ccJplTY5.s 			page 99


1034:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time PCLK1 changes, this function must be called to update the
1035:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrec
1036:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval PCLK1 frequency
1037:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1038:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK1Freq(void)
1039:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2989              		.loc 1 1039 1 is_stmt 1 view -0
 2990              		.cfi_startproc
 2991              		@ args = 0, pretend = 0, frame = 0
 2992              		@ frame_needed = 0, uses_anonymous_args = 0
 2993              		@ link register save eliminated.
1040:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
1041:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BIT
 2994              		.loc 1 1041 3 view .LVU873
 2995              	.LBB356:
 2996              	.LBI356:
1027:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 2997              		.loc 1 1027 10 view .LVU874
 2998              	.LBB357:
1029:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 2999              		.loc 1 1029 3 view .LVU875
 3000              	.LBE357:
 3001              	.LBE356:
 3002              		.loc 1 1041 54 is_stmt 0 view .LVU876
 3003 0000 084B     		ldr	r3, .L195
 3004              	.LBB359:
 3005              	.LBB360:
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3006              		.loc 2 988 4 view .LVU877
 3007 0002 4FF4E062 		mov	r2, #1792
 3008              	.LBE360:
 3009              	.LBE359:
 3010              		.loc 1 1041 54 view .LVU878
 3011 0006 5B68     		ldr	r3, [r3, #4]
 3012              	.LVL225:
 3013              	.LBB362:
 3014              	.LBI359:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3015              		.loc 2 981 31 is_stmt 1 view .LVU879
 3016              	.LBB361:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 3017              		.loc 2 983 3 view .LVU880
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3018              		.loc 2 988 4 view .LVU881
 3019              		.syntax unified
 3020              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3021 0008 92FAA2F2 		rbit r2, r2
 3022              	@ 0 "" 2
 3023              	.LVL226:
 3024              		.loc 2 1001 3 view .LVU882
 3025              		.loc 2 1001 3 is_stmt 0 view .LVU883
 3026              		.thumb
 3027              		.syntax unified
 3028              	.LBE361:
 3029              	.LBE362:
 3030              		.loc 1 1041 82 view .LVU884
 3031 000c B2FA82F2 		clz	r2, r2
ARM GAS  /tmp/ccJplTY5.s 			page 100


 3032              		.loc 1 1041 61 view .LVU885
 3033 0010 03F4E063 		and	r3, r3, #1792
 3034              		.loc 1 1041 79 view .LVU886
 3035 0014 D340     		lsrs	r3, r3, r2
 3036              		.loc 1 1041 49 view .LVU887
 3037 0016 0449     		ldr	r1, .L195+4
 3038              	.LBB363:
 3039              	.LBB358:
1029:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3040              		.loc 1 1029 10 view .LVU888
 3041 0018 044A     		ldr	r2, .L195+8
 3042              	.LBE358:
 3043              	.LBE363:
 3044              		.loc 1 1041 49 view .LVU889
 3045 001a CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
 3046              		.loc 1 1041 33 view .LVU890
 3047 001c 1068     		ldr	r0, [r2]
1042:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }    
 3048              		.loc 1 1042 1 view .LVU891
 3049 001e D840     		lsrs	r0, r0, r3
 3050 0020 7047     		bx	lr
 3051              	.L196:
 3052 0022 00BF     		.align	2
 3053              	.L195:
 3054 0024 00100240 		.word	1073876992
 3055 0028 00000000 		.word	APBPrescTable
 3056 002c 00000000 		.word	SystemCoreClock
 3057              		.cfi_endproc
 3058              	.LFE138:
 3060              		.section	.text.HAL_RCC_GetPCLK2Freq,"ax",%progbits
 3061              		.align	1
 3062              		.p2align 2,,3
 3063              		.global	HAL_RCC_GetPCLK2Freq
 3064              		.syntax unified
 3065              		.thumb
 3066              		.thumb_func
 3067              		.fpu fpv4-sp-d16
 3069              	HAL_RCC_GetPCLK2Freq:
 3070              	.LFB139:
1043:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1044:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1045:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Returns the PCLK2 frequency     
1046:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note   Each time PCLK2 changes, this function must be called to update the
1047:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrec
1048:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval PCLK2 frequency
1049:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1050:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** uint32_t HAL_RCC_GetPCLK2Freq(void)
1051:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3071              		.loc 1 1051 1 is_stmt 1 view -0
 3072              		.cfi_startproc
 3073              		@ args = 0, pretend = 0, frame = 0
 3074              		@ frame_needed = 0, uses_anonymous_args = 0
 3075              		@ link register save eliminated.
1052:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
1053:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITN
 3076              		.loc 1 1053 3 view .LVU893
 3077              	.LBB364:
ARM GAS  /tmp/ccJplTY5.s 			page 101


 3078              	.LBI364:
1027:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3079              		.loc 1 1027 10 view .LVU894
 3080              	.LBB365:
1029:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3081              		.loc 1 1029 3 view .LVU895
 3082              	.LBE365:
 3083              	.LBE364:
 3084              		.loc 1 1053 53 is_stmt 0 view .LVU896
 3085 0000 084B     		ldr	r3, .L198
 3086              	.LBB367:
 3087              	.LBB368:
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3088              		.loc 2 988 4 view .LVU897
 3089 0002 4FF46052 		mov	r2, #14336
 3090              	.LBE368:
 3091              	.LBE367:
 3092              		.loc 1 1053 53 view .LVU898
 3093 0006 5B68     		ldr	r3, [r3, #4]
 3094              	.LVL227:
 3095              	.LBB370:
 3096              	.LBI367:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3097              		.loc 2 981 31 is_stmt 1 view .LVU899
 3098              	.LBB369:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 3099              		.loc 2 983 3 view .LVU900
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 3100              		.loc 2 988 4 view .LVU901
 3101              		.syntax unified
 3102              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3103 0008 92FAA2F2 		rbit r2, r2
 3104              	@ 0 "" 2
 3105              	.LVL228:
 3106              		.loc 2 1001 3 view .LVU902
 3107              		.loc 2 1001 3 is_stmt 0 view .LVU903
 3108              		.thumb
 3109              		.syntax unified
 3110              	.LBE369:
 3111              	.LBE370:
 3112              		.loc 1 1053 81 view .LVU904
 3113 000c B2FA82F2 		clz	r2, r2
 3114              		.loc 1 1053 60 view .LVU905
 3115 0010 03F46053 		and	r3, r3, #14336
 3116              		.loc 1 1053 78 view .LVU906
 3117 0014 D340     		lsrs	r3, r3, r2
 3118              		.loc 1 1053 48 view .LVU907
 3119 0016 0449     		ldr	r1, .L198+4
 3120              	.LBB371:
 3121              	.LBB366:
1029:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3122              		.loc 1 1029 10 view .LVU908
 3123 0018 044A     		ldr	r2, .L198+8
 3124              	.LBE366:
 3125              	.LBE371:
 3126              		.loc 1 1053 48 view .LVU909
 3127 001a CB5C     		ldrb	r3, [r1, r3]	@ zero_extendqisi2
ARM GAS  /tmp/ccJplTY5.s 			page 102


 3128              		.loc 1 1053 32 view .LVU910
 3129 001c 1068     		ldr	r0, [r2]
1054:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** } 
 3130              		.loc 1 1054 1 view .LVU911
 3131 001e D840     		lsrs	r0, r0, r3
 3132 0020 7047     		bx	lr
 3133              	.L199:
 3134 0022 00BF     		.align	2
 3135              	.L198:
 3136 0024 00100240 		.word	1073876992
 3137 0028 00000000 		.word	APBPrescTable
 3138 002c 00000000 		.word	SystemCoreClock
 3139              		.cfi_endproc
 3140              	.LFE139:
 3142              		.section	.text.HAL_RCC_GetOscConfig,"ax",%progbits
 3143              		.align	1
 3144              		.p2align 2,,3
 3145              		.global	HAL_RCC_GetOscConfig
 3146              		.syntax unified
 3147              		.thumb
 3148              		.thumb_func
 3149              		.fpu fpv4-sp-d16
 3151              	HAL_RCC_GetOscConfig:
 3152              	.LVL229:
 3153              	.LFB140:
1055:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1056:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1057:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Configures the RCC_OscInitStruct according to the internal 
1058:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * RCC configuration registers.
1059:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that 
1060:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * will be configured.
1061:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1062:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1063:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
1064:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3154              		.loc 1 1064 1 is_stmt 1 view -0
 3155              		.cfi_startproc
 3156              		@ args = 0, pretend = 0, frame = 0
 3157              		@ frame_needed = 0, uses_anonymous_args = 0
 3158              		@ link register save eliminated.
1065:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
1066:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_OscInitStruct != NULL);
 3159              		.loc 1 1066 3 view .LVU913
1067:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1068:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set all possible values for the Oscillator type parameter ---------------*/
1069:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI  \
 3160              		.loc 1 1069 3 view .LVU914
 3161              		.loc 1 1069 37 is_stmt 0 view .LVU915
 3162 0000 0F22     		movs	r2, #15
1070:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                   | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
1071:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1072:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1073:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HSE configuration -----------------------------------------------*/
1074:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
 3163              		.loc 1 1074 10 view .LVU916
 3164 0002 224B     		ldr	r3, .L209
1069:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****                   | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
ARM GAS  /tmp/ccJplTY5.s 			page 103


 3165              		.loc 1 1069 37 view .LVU917
 3166 0004 0260     		str	r2, [r0]
 3167              		.loc 1 1074 3 is_stmt 1 view .LVU918
 3168              		.loc 1 1074 10 is_stmt 0 view .LVU919
 3169 0006 1A68     		ldr	r2, [r3]
 3170              		.loc 1 1074 5 view .LVU920
 3171 0008 5203     		lsls	r2, r2, #13
 3172 000a 36D5     		bpl	.L201
1075:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1076:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
 3173              		.loc 1 1076 5 is_stmt 1 view .LVU921
 3174              		.loc 1 1076 33 is_stmt 0 view .LVU922
 3175 000c 4FF4A023 		mov	r3, #327680
 3176 0010 4360     		str	r3, [r0, #4]
 3177              	.L202:
1077:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1078:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else if((RCC->CR &RCC_CR_HSEON) == RCC_CR_HSEON)
1079:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1080:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_ON;
1081:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1082:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1083:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1084:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
1085:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1086:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
1087:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->HSEPredivValue = __HAL_RCC_HSE_GET_PREDIV();
1088:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif
1089:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1090:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HSI configuration -----------------------------------------------*/
1091:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_HSION) == RCC_CR_HSION)
 3178              		.loc 1 1091 3 is_stmt 1 view .LVU923
 3179              		.loc 1 1091 10 is_stmt 0 view .LVU924
 3180 0012 1E49     		ldr	r1, .L209
 3181 0014 0B68     		ldr	r3, [r1]
 3182 0016 03F00103 		and	r3, r3, #1
 3183 001a C360     		str	r3, [r0, #12]
1092:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1093:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_ON;
1094:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1095:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1096:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1097:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
1098:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1099:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1100:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> POSITION_VAL(RC
 3184              		.loc 1 1100 3 is_stmt 1 view .LVU925
 3185              		.loc 1 1100 59 is_stmt 0 view .LVU926
 3186 001c 0B68     		ldr	r3, [r1]
 3187              	.LVL230:
 3188              	.LBB372:
 3189              	.LBI372:
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3190              		.loc 2 981 31 is_stmt 1 view .LVU927
 3191              	.LBB373:
 983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 3192              		.loc 2 983 3 view .LVU928
 988:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
ARM GAS  /tmp/ccJplTY5.s 			page 104


 3193              		.loc 2 988 4 view .LVU929
 3194 001e F822     		movs	r2, #248
 3195              		.syntax unified
 3196              	@ 988 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3197 0020 92FAA2F2 		rbit r2, r2
 3198              	@ 0 "" 2
 3199              	.LVL231:
 3200              		.loc 2 1001 3 view .LVU930
 3201              		.loc 2 1001 3 is_stmt 0 view .LVU931
 3202              		.thumb
 3203              		.syntax unified
 3204              	.LBE373:
 3205              	.LBE372:
 3206              		.loc 1 1100 85 view .LVU932
 3207 0024 B2FA82F2 		clz	r2, r2
 3208              		.loc 1 1100 64 view .LVU933
 3209 0028 03F0F803 		and	r3, r3, #248
 3210              		.loc 1 1100 44 view .LVU934
 3211 002c D340     		lsrs	r3, r3, r2
 3212              		.loc 1 1100 42 view .LVU935
 3213 002e 0361     		str	r3, [r0, #16]
1101:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1102:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the LSE configuration -----------------------------------------------*/
1103:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->BDCR &RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
 3214              		.loc 1 1103 3 is_stmt 1 view .LVU936
 3215              		.loc 1 1103 10 is_stmt 0 view .LVU937
 3216 0030 0B6A     		ldr	r3, [r1, #32]
 3217              		.loc 1 1103 5 view .LVU938
 3218 0032 5B07     		lsls	r3, r3, #29
 3219 0034 1AD5     		bpl	.L204
1104:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1105:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
 3220              		.loc 1 1105 5 is_stmt 1 view .LVU939
 3221              		.loc 1 1105 33 is_stmt 0 view .LVU940
 3222 0036 0523     		movs	r3, #5
 3223 0038 8360     		str	r3, [r0, #8]
 3224              	.L205:
1106:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else if((RCC->BDCR &RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
1108:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_ON;
1110:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1111:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1112:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1113:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
1114:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1115:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1116:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the LSI configuration -----------------------------------------------*/
1117:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CSR &RCC_CSR_LSION) == RCC_CSR_LSION)
 3225              		.loc 1 1117 3 is_stmt 1 view .LVU941
 3226              		.loc 1 1117 10 is_stmt 0 view .LVU942
 3227 003a 144B     		ldr	r3, .L209
 3228 003c 5A6A     		ldr	r2, [r3, #36]
 3229 003e 02F00102 		and	r2, r2, #1
 3230 0042 4261     		str	r2, [r0, #20]
1118:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1119:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_ON;
ARM GAS  /tmp/ccJplTY5.s 			page 105


1120:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1121:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1122:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1123:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
1124:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1125:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1126:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1127:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the PLL configuration -----------------------------------------------*/
1128:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if((RCC->CR &RCC_CR_PLLON) == RCC_CR_PLLON)
 3231              		.loc 1 1128 3 is_stmt 1 view .LVU943
 3232              		.loc 1 1128 10 is_stmt 0 view .LVU944
 3233 0044 1A68     		ldr	r2, [r3]
1129:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1130:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
1131:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1132:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   else
1133:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1134:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
 3234              		.loc 1 1134 37 view .LVU945
 3235 0046 12F0807F 		tst	r2, #16777216
 3236 004a 14BF     		ite	ne
 3237 004c 0222     		movne	r2, #2
 3238 004e 0122     		moveq	r2, #1
 3239 0050 8261     		str	r2, [r0, #24]
1135:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1136:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLSRC);
 3240              		.loc 1 1136 3 is_stmt 1 view .LVU946
 3241              		.loc 1 1136 52 is_stmt 0 view .LVU947
 3242 0052 5A68     		ldr	r2, [r3, #4]
 3243              		.loc 1 1136 38 view .LVU948
 3244 0054 02F4C032 		and	r2, r2, #98304
 3245              		.loc 1 1136 36 view .LVU949
 3246 0058 C261     		str	r2, [r0, #28]
1137:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PLLMUL = (uint32_t)(RCC->CFGR & RCC_CFGR_PLLMUL);
 3247              		.loc 1 1137 3 is_stmt 1 view .LVU950
 3248              		.loc 1 1137 49 is_stmt 0 view .LVU951
 3249 005a 5A68     		ldr	r2, [r3, #4]
 3250              		.loc 1 1137 35 view .LVU952
 3251 005c 02F47012 		and	r2, r2, #3932160
 3252              		.loc 1 1137 33 view .LVU953
 3253 0060 0262     		str	r2, [r0, #32]
1138:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
1139:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_OscInitStruct->PLL.PREDIV = (uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV);
 3254              		.loc 1 1139 3 is_stmt 1 view .LVU954
 3255              		.loc 1 1139 49 is_stmt 0 view .LVU955
 3256 0062 DB6A     		ldr	r3, [r3, #44]
 3257              		.loc 1 1139 35 view .LVU956
 3258 0064 03F00F03 		and	r3, r3, #15
 3259              		.loc 1 1139 33 view .LVU957
 3260 0068 4362     		str	r3, [r0, #36]
1140:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** #endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
1141:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3261              		.loc 1 1141 1 view .LVU958
 3262 006a 7047     		bx	lr
 3263              	.L204:
1107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3264              		.loc 1 1107 8 is_stmt 1 view .LVU959
ARM GAS  /tmp/ccJplTY5.s 			page 106


1107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3265              		.loc 1 1107 15 is_stmt 0 view .LVU960
 3266 006c 0B6A     		ldr	r3, [r1, #32]
1107:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3267              		.loc 1 1107 10 view .LVU961
 3268 006e 13F00103 		ands	r3, r3, #1
1109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3269              		.loc 1 1109 5 is_stmt 1 view .LVU962
1109:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3270              		.loc 1 1109 33 is_stmt 0 view .LVU963
 3271 0072 18BF     		it	ne
 3272 0074 0123     		movne	r3, #1
1113:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3273              		.loc 1 1113 5 is_stmt 1 view .LVU964
1113:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3274              		.loc 1 1113 33 is_stmt 0 view .LVU965
 3275 0076 8360     		str	r3, [r0, #8]
 3276 0078 DFE7     		b	.L205
 3277              	.L201:
1078:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3278              		.loc 1 1078 8 is_stmt 1 view .LVU966
1078:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3279              		.loc 1 1078 15 is_stmt 0 view .LVU967
 3280 007a 1B68     		ldr	r3, [r3]
1078:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3281              		.loc 1 1078 10 view .LVU968
 3282 007c 13F48033 		ands	r3, r3, #65536
1080:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3283              		.loc 1 1080 5 is_stmt 1 view .LVU969
1080:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3284              		.loc 1 1080 33 is_stmt 0 view .LVU970
 3285 0080 18BF     		it	ne
 3286 0082 4FF48033 		movne	r3, #65536
1084:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3287              		.loc 1 1084 5 is_stmt 1 view .LVU971
1084:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3288              		.loc 1 1084 33 is_stmt 0 view .LVU972
 3289 0086 4360     		str	r3, [r0, #4]
 3290 0088 C3E7     		b	.L202
 3291              	.L210:
 3292 008a 00BF     		.align	2
 3293              	.L209:
 3294 008c 00100240 		.word	1073876992
 3295              		.cfi_endproc
 3296              	.LFE140:
 3298              		.section	.text.HAL_RCC_GetClockConfig,"ax",%progbits
 3299              		.align	1
 3300              		.p2align 2,,3
 3301              		.global	HAL_RCC_GetClockConfig
 3302              		.syntax unified
 3303              		.thumb
 3304              		.thumb_func
 3305              		.fpu fpv4-sp-d16
 3307              	HAL_RCC_GetClockConfig:
 3308              	.LVL232:
 3309              	.LFB141:
1142:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
ARM GAS  /tmp/ccJplTY5.s 			page 107


1143:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1144:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal 
1145:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * RCC configuration registers.
1146:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that 
1147:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * contains the current clock configuration.
1148:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @param  pFLatency Pointer on the Flash Latency.
1149:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1150:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1151:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
1152:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3310              		.loc 1 1152 1 is_stmt 1 view -0
 3311              		.cfi_startproc
 3312              		@ args = 0, pretend = 0, frame = 0
 3313              		@ frame_needed = 0, uses_anonymous_args = 0
 3314              		@ link register save eliminated.
1153:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
1154:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(RCC_ClkInitStruct != NULL);
 3315              		.loc 1 1154 3 view .LVU974
1155:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   assert_param(pFLatency != NULL);
 3316              		.loc 1 1155 3 view .LVU975
1156:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1157:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Set all possible values for the Clock type parameter --------------------*/
1158:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | 
 3317              		.loc 1 1158 3 view .LVU976
1159:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1160:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the SYSCLK configuration --------------------------------------------*/ 
1161:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 3318              		.loc 1 1161 51 is_stmt 0 view .LVU977
 3319 0000 0E4B     		ldr	r3, .L213
1158:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 3320              		.loc 1 1158 32 view .LVU978
 3321 0002 0F22     		movs	r2, #15
 3322 0004 0260     		str	r2, [r0]
 3323              		.loc 1 1161 3 is_stmt 1 view .LVU979
 3324              		.loc 1 1161 51 is_stmt 0 view .LVU980
 3325 0006 5A68     		ldr	r2, [r3, #4]
 3326              		.loc 1 1161 37 view .LVU981
 3327 0008 02F00302 		and	r2, r2, #3
 3328              		.loc 1 1161 35 view .LVU982
 3329 000c 4260     		str	r2, [r0, #4]
1162:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1163:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the HCLK configuration ----------------------------------------------*/ 
1164:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 3330              		.loc 1 1164 3 is_stmt 1 view .LVU983
 3331              		.loc 1 1164 52 is_stmt 0 view .LVU984
 3332 000e 5A68     		ldr	r2, [r3, #4]
 3333              		.loc 1 1164 38 view .LVU985
 3334 0010 02F0F002 		and	r2, r2, #240
 3335              		.loc 1 1164 36 view .LVU986
 3336 0014 8260     		str	r2, [r0, #8]
1165:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1166:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the APB1 configuration ----------------------------------------------*/ 
1167:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 3337              		.loc 1 1167 3 is_stmt 1 view .LVU987
 3338              		.loc 1 1167 53 is_stmt 0 view .LVU988
 3339 0016 5A68     		ldr	r2, [r3, #4]
 3340              		.loc 1 1167 39 view .LVU989
ARM GAS  /tmp/ccJplTY5.s 			page 108


 3341 0018 02F4E062 		and	r2, r2, #1792
 3342              		.loc 1 1167 37 view .LVU990
 3343 001c C260     		str	r2, [r0, #12]
1168:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1169:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the APB2 configuration ----------------------------------------------*/ 
1170:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 3344              		.loc 1 1170 3 is_stmt 1 view .LVU991
 3345              		.loc 1 1170 54 is_stmt 0 view .LVU992
 3346 001e 5B68     		ldr	r3, [r3, #4]
 3347              		.loc 1 1170 39 view .LVU993
 3348 0020 DB08     		lsrs	r3, r3, #3
1152:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check the parameters */
 3349              		.loc 1 1152 1 view .LVU994
 3350 0022 10B4     		push	{r4}
 3351              	.LCFI17:
 3352              		.cfi_def_cfa_offset 4
 3353              		.cfi_offset 4, -4
 3354              		.loc 1 1170 39 view .LVU995
 3355 0024 03F4E063 		and	r3, r3, #1792
1171:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
1172:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Get the Flash Wait State (Latency) configuration ------------------------*/   
1173:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 3356              		.loc 1 1173 32 view .LVU996
 3357 0028 054C     		ldr	r4, .L213+4
1170:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   
 3358              		.loc 1 1170 37 view .LVU997
 3359 002a 0361     		str	r3, [r0, #16]
 3360              		.loc 1 1173 3 is_stmt 1 view .LVU998
 3361              		.loc 1 1173 32 is_stmt 0 view .LVU999
 3362 002c 2368     		ldr	r3, [r4]
1174:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3363              		.loc 1 1174 1 view .LVU1000
 3364 002e 5DF8044B 		ldr	r4, [sp], #4
 3365              	.LCFI18:
 3366              		.cfi_restore 4
 3367              		.cfi_def_cfa_offset 0
1173:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3368              		.loc 1 1173 16 view .LVU1001
 3369 0032 03F00703 		and	r3, r3, #7
1173:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3370              		.loc 1 1173 14 view .LVU1002
 3371 0036 0B60     		str	r3, [r1]
 3372              		.loc 1 1174 1 view .LVU1003
 3373 0038 7047     		bx	lr
 3374              	.L214:
 3375 003a 00BF     		.align	2
 3376              	.L213:
 3377 003c 00100240 		.word	1073876992
 3378 0040 00200240 		.word	1073881088
 3379              		.cfi_endproc
 3380              	.LFE141:
 3382              		.section	.text.HAL_RCC_CSSCallback,"ax",%progbits
 3383              		.align	1
 3384              		.p2align 2,,3
 3385              		.weak	HAL_RCC_CSSCallback
 3386              		.syntax unified
 3387              		.thumb
ARM GAS  /tmp/ccJplTY5.s 			page 109


 3388              		.thumb_func
 3389              		.fpu fpv4-sp-d16
 3391              	HAL_RCC_CSSCallback:
 3392              	.LFB143:
1175:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1176:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1177:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief This function handles the RCC CSS interrupt request.
1178:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @note This API should be called under the NMI_Handler().
1179:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval None
1180:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1181:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** void HAL_RCC_NMI_IRQHandler(void)
1182:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
1183:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
1184:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   if(__HAL_RCC_GET_IT(RCC_IT_CSS))
1185:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
1186:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* RCC Clock Security System interrupt user callback */
1187:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     HAL_RCC_CSSCallback();
1188:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
1189:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     /* Clear RCC CSS pending bit */
1190:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
1191:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
1192:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
1193:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
1194:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** /**
1195:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @brief  RCC Clock Security System interrupt callback
1196:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   * @retval none
1197:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   */
1198:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** __weak void HAL_RCC_CSSCallback(void)
1199:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** {
 3393              		.loc 1 1199 1 is_stmt 1 view -0
 3394              		.cfi_startproc
 3395              		@ args = 0, pretend = 0, frame = 0
 3396              		@ frame_needed = 0, uses_anonymous_args = 0
 3397              		@ link register save eliminated.
1200:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* NOTE : This function Should not be modified, when the callback is needed,
1201:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     the HAL_RCC_CSSCallback could be implemented in the user file
1202:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     */ 
1203:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** }
 3398              		.loc 1 1203 1 view .LVU1005
 3399 0000 7047     		bx	lr
 3400              		.cfi_endproc
 3401              	.LFE143:
 3403 0002 00BF     		.section	.text.HAL_RCC_NMI_IRQHandler,"ax",%progbits
 3404              		.align	1
 3405              		.p2align 2,,3
 3406              		.global	HAL_RCC_NMI_IRQHandler
 3407              		.syntax unified
 3408              		.thumb
 3409              		.thumb_func
 3410              		.fpu fpv4-sp-d16
 3412              	HAL_RCC_NMI_IRQHandler:
 3413              	.LFB142:
1182:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
 3414              		.loc 1 1182 1 view -0
 3415              		.cfi_startproc
 3416              		@ args = 0, pretend = 0, frame = 0
 3417              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccJplTY5.s 			page 110


1184:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3418              		.loc 1 1184 3 view .LVU1007
1182:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   /* Check RCC CSSF flag  */
 3419              		.loc 1 1182 1 is_stmt 0 view .LVU1008
 3420 0000 08B5     		push	{r3, lr}
 3421              	.LCFI19:
 3422              		.cfi_def_cfa_offset 8
 3423              		.cfi_offset 3, -8
 3424              		.cfi_offset 14, -4
1184:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3425              		.loc 1 1184 6 view .LVU1009
 3426 0002 054B     		ldr	r3, .L223
 3427 0004 9B68     		ldr	r3, [r3, #8]
1184:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   {
 3428              		.loc 1 1184 5 view .LVU1010
 3429 0006 1B06     		lsls	r3, r3, #24
 3430 0008 00D4     		bmi	.L222
1192:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 3431              		.loc 1 1192 1 view .LVU1011
 3432 000a 08BD     		pop	{r3, pc}
 3433              	.L222:
1187:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****     
 3434              		.loc 1 1187 5 is_stmt 1 view .LVU1012
 3435 000c FFF7FEFF 		bl	HAL_RCC_CSSCallback
 3436              	.LVL233:
1190:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c ****   }
 3437              		.loc 1 1190 5 view .LVU1013
 3438 0010 024B     		ldr	r3, .L223+4
 3439 0012 8022     		movs	r2, #128
 3440 0014 1A70     		strb	r2, [r3]
1192:Drivers/STM32F3xx_HAL_Driver/Src/stm32f3xx_hal_rcc.c **** 
 3441              		.loc 1 1192 1 is_stmt 0 view .LVU1014
 3442 0016 08BD     		pop	{r3, pc}
 3443              	.L224:
 3444              		.align	2
 3445              	.L223:
 3446 0018 00100240 		.word	1073876992
 3447 001c 0A100240 		.word	1073877002
 3448              		.cfi_endproc
 3449              	.LFE142:
 3451              		.section	.rodata.aPLLMULFactorTable,"a"
 3452              		.align	2
 3453              		.set	.LANCHOR1,. + 0
 3456              	aPLLMULFactorTable:
 3457 0000 02       		.byte	2
 3458 0001 03       		.byte	3
 3459 0002 04       		.byte	4
 3460 0003 05       		.byte	5
 3461 0004 06       		.byte	6
 3462 0005 07       		.byte	7
 3463 0006 08       		.byte	8
 3464 0007 09       		.byte	9
 3465 0008 0A       		.byte	10
 3466 0009 0B       		.byte	11
 3467 000a 0C       		.byte	12
 3468 000b 0D       		.byte	13
 3469 000c 0E       		.byte	14
ARM GAS  /tmp/ccJplTY5.s 			page 111


 3470 000d 0F       		.byte	15
 3471 000e 10       		.byte	16
 3472 000f 10       		.byte	16
 3473              		.section	.rodata.aPredivFactorTable,"a"
 3474              		.align	2
 3475              		.set	.LANCHOR0,. + 0
 3478              	aPredivFactorTable:
 3479 0000 01       		.byte	1
 3480 0001 02       		.byte	2
 3481 0002 03       		.byte	3
 3482 0003 04       		.byte	4
 3483 0004 05       		.byte	5
 3484 0005 06       		.byte	6
 3485 0006 07       		.byte	7
 3486 0007 08       		.byte	8
 3487 0008 09       		.byte	9
 3488 0009 0A       		.byte	10
 3489 000a 0B       		.byte	11
 3490 000b 0C       		.byte	12
 3491 000c 0D       		.byte	13
 3492 000d 0E       		.byte	14
 3493 000e 0F       		.byte	15
 3494 000f 10       		.byte	16
 3495              		.text
 3496              	.Letext0:
 3497              		.file 3 "/usr/lib/gcc/arm-none-eabi/8.3.1/include/stdint.h"
 3498              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 3499              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/system_stm32f3xx.h"
 3500              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xe.h"
 3501              		.file 7 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 3502              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 3503              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 3504              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 3505              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
ARM GAS  /tmp/ccJplTY5.s 			page 112


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_hal_rcc.c
     /tmp/ccJplTY5.s:18     .text.HAL_RCC_DeInit:0000000000000000 $t
     /tmp/ccJplTY5.s:27     .text.HAL_RCC_DeInit:0000000000000000 HAL_RCC_DeInit
     /tmp/ccJplTY5.s:242    .text.HAL_RCC_DeInit:00000000000000d0 $d
     /tmp/ccJplTY5.s:252    .text.HAL_RCC_OscConfig:0000000000000000 $t
     /tmp/ccJplTY5.s:260    .text.HAL_RCC_OscConfig:0000000000000000 HAL_RCC_OscConfig
     /tmp/ccJplTY5.s:1262   .text.HAL_RCC_OscConfig:000000000000031c $d
     /tmp/ccJplTY5.s:1268   .text.HAL_RCC_OscConfig:0000000000000328 $t
     /tmp/ccJplTY5.s:2174   .text.HAL_RCC_OscConfig:00000000000005d8 $d
     /tmp/ccJplTY5.s:2179   .text.HAL_RCC_MCOConfig:0000000000000000 $t
     /tmp/ccJplTY5.s:2187   .text.HAL_RCC_MCOConfig:0000000000000000 HAL_RCC_MCOConfig
     /tmp/ccJplTY5.s:2279   .text.HAL_RCC_MCOConfig:000000000000004c $d
     /tmp/ccJplTY5.s:2284   .text.HAL_RCC_EnableCSS:0000000000000000 $t
     /tmp/ccJplTY5.s:2292   .text.HAL_RCC_EnableCSS:0000000000000000 HAL_RCC_EnableCSS
     /tmp/ccJplTY5.s:2333   .text.HAL_RCC_DisableCSS:0000000000000000 $t
     /tmp/ccJplTY5.s:2341   .text.HAL_RCC_DisableCSS:0000000000000000 HAL_RCC_DisableCSS
     /tmp/ccJplTY5.s:2382   .text.HAL_RCC_GetSysClockFreq:0000000000000000 $t
     /tmp/ccJplTY5.s:2390   .text.HAL_RCC_GetSysClockFreq:0000000000000000 HAL_RCC_GetSysClockFreq
     /tmp/ccJplTY5.s:2522   .text.HAL_RCC_GetSysClockFreq:000000000000004c $d
     /tmp/ccJplTY5.s:2530   .text.HAL_RCC_ClockConfig:0000000000000000 $t
     /tmp/ccJplTY5.s:2538   .text.HAL_RCC_ClockConfig:0000000000000000 HAL_RCC_ClockConfig
     /tmp/ccJplTY5.s:2941   .text.HAL_RCC_ClockConfig:0000000000000178 $d
     /tmp/ccJplTY5.s:2950   .text.HAL_RCC_GetHCLKFreq:0000000000000000 $t
     /tmp/ccJplTY5.s:2958   .text.HAL_RCC_GetHCLKFreq:0000000000000000 HAL_RCC_GetHCLKFreq
     /tmp/ccJplTY5.s:2974   .text.HAL_RCC_GetHCLKFreq:0000000000000008 $d
     /tmp/ccJplTY5.s:2979   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 $t
     /tmp/ccJplTY5.s:2987   .text.HAL_RCC_GetPCLK1Freq:0000000000000000 HAL_RCC_GetPCLK1Freq
     /tmp/ccJplTY5.s:3054   .text.HAL_RCC_GetPCLK1Freq:0000000000000024 $d
     /tmp/ccJplTY5.s:3061   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 $t
     /tmp/ccJplTY5.s:3069   .text.HAL_RCC_GetPCLK2Freq:0000000000000000 HAL_RCC_GetPCLK2Freq
     /tmp/ccJplTY5.s:3136   .text.HAL_RCC_GetPCLK2Freq:0000000000000024 $d
     /tmp/ccJplTY5.s:3143   .text.HAL_RCC_GetOscConfig:0000000000000000 $t
     /tmp/ccJplTY5.s:3151   .text.HAL_RCC_GetOscConfig:0000000000000000 HAL_RCC_GetOscConfig
     /tmp/ccJplTY5.s:3294   .text.HAL_RCC_GetOscConfig:000000000000008c $d
     /tmp/ccJplTY5.s:3299   .text.HAL_RCC_GetClockConfig:0000000000000000 $t
     /tmp/ccJplTY5.s:3307   .text.HAL_RCC_GetClockConfig:0000000000000000 HAL_RCC_GetClockConfig
     /tmp/ccJplTY5.s:3377   .text.HAL_RCC_GetClockConfig:000000000000003c $d
     /tmp/ccJplTY5.s:3383   .text.HAL_RCC_CSSCallback:0000000000000000 $t
     /tmp/ccJplTY5.s:3391   .text.HAL_RCC_CSSCallback:0000000000000000 HAL_RCC_CSSCallback
     /tmp/ccJplTY5.s:3404   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 $t
     /tmp/ccJplTY5.s:3412   .text.HAL_RCC_NMI_IRQHandler:0000000000000000 HAL_RCC_NMI_IRQHandler
     /tmp/ccJplTY5.s:3446   .text.HAL_RCC_NMI_IRQHandler:0000000000000018 $d
     /tmp/ccJplTY5.s:3452   .rodata.aPLLMULFactorTable:0000000000000000 $d
     /tmp/ccJplTY5.s:3456   .rodata.aPLLMULFactorTable:0000000000000000 aPLLMULFactorTable
     /tmp/ccJplTY5.s:3474   .rodata.aPredivFactorTable:0000000000000000 $d
     /tmp/ccJplTY5.s:3478   .rodata.aPredivFactorTable:0000000000000000 aPredivFactorTable

UNDEFINED SYMBOLS
HAL_GetTick
HAL_InitTick
uwTickPrio
SystemCoreClock
HAL_GPIO_Init
AHBPrescTable
APBPrescTable
