<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCCodeEmitter.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;19.1.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search',false);
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li><li class="navelem"><a class="el" href="dir_11079433822a7eb4461df62ee7457777.html">MCTargetDesc</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">AMDGPUMCCodeEmitter.cpp</div></div>
</div><!--header-->
<div class="contents">
<a href="AMDGPUMCCodeEmitter_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===-- AMDGPUMCCodeEmitter.cpp - AMDGPU Code Emitter ---------------------===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/// \file</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/// The AMDGPU code emitter produces machine code that can be executed</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">/// directly on the GPU device.</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span> </div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUFixupKinds_8h.html">MCTargetDesc/AMDGPUFixupKinds.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="SIDefines_8h.html">SIDefines.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="AMDGPUBaseInfo_8h.html">Utils/AMDGPUBaseInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="APInt_8h.html">llvm/ADT/APInt.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="MCCodeEmitter_8h.html">llvm/MC/MCCodeEmitter.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="MCContext_8h.html">llvm/MC/MCContext.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="MCExpr_8h.html">llvm/MC/MCExpr.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="MCInstrInfo_8h.html">llvm/MC/MCInstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;<a class="code" href="MCSubtargetInfo_8h.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &quot;<a class="code" href="Casting_8h.html">llvm/Support/Casting.h</a>&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;<a class="code" href="EndianStream_8h.html">llvm/Support/EndianStream.h</a>&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="SubtargetFeature_8h.html">llvm/TargetParser/SubtargetFeature.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &lt;optional&gt;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span> </div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="keyword">using namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="keyword">namespace </span>{</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span> </div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="keyword">class </span>AMDGPUMCCodeEmitter : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1MCCodeEmitter.html">MCCodeEmitter</a> {</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>;</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> &amp;MCII;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>  AMDGPUMCCodeEmitter(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> &amp;MCII, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;MRI)</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>      : <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>(<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>), MCII(MCII) {}</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment"></span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">  /// Encode the instruction and write it to the OS.</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment"></span>  <span class="keywordtype">void</span> encodeInstruction(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;char&gt;</a> &amp;CB,</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>                         <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>  <span class="keywordtype">void</span> getMachineOpValue(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO, <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>                         <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span> </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>  <span class="keywordtype">void</span> getMachineOpValueT16(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo, <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>                            <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>  <span class="keywordtype">void</span> getMachineOpValueT16Lo128(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo, <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>                                 <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment"></span> </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">  /// Use a fixup to encode the simm16 field for SOPP branch</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">  ///        instructions.</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment"></span>  <span class="keywordtype">void</span> getSOPPBrEncoding(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo, <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>                         <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span>                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>  <span class="keywordtype">void</span> getSMEMOffsetEncoding(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo, <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>                             <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span> </div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>  <span class="keywordtype">void</span> getSDWASrcEncoding(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo, <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>                          <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span> </div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span>  <span class="keywordtype">void</span> getSDWAVopcDstEncoding(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo, <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>                              <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>                              <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>  <span class="keywordtype">void</span> getAVOperandEncoding(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo, <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>                            <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span> </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> getImplicitOpSelHiEncoding(<span class="keywordtype">int</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span>  <span class="keywordtype">void</span> getMachineOpValueCommon(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO,</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>                               <span class="keywordtype">unsigned</span> OpNo, <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>                               <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment"></span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">  /// Encode an fp or int literal.</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment"></span>  std::optional&lt;uint32_t&gt; getLitEncoding(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO,</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;OpInfo,</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  <span class="keywordtype">void</span> getBinaryCodeForInstr(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>                             <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;Inst, <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;Scratch,</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>};</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>} <span class="comment">// end anonymous namespace</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="foldopen" id="foldopen00101" data-start="{" data-end="}">
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="namespacellvm.html#af65de2bc135e62d23eaa7b956d6599b3">  101</a></span><a class="code hl_class" href="classllvm_1_1MCCodeEmitter.html">MCCodeEmitter</a> *<a class="code hl_function" href="namespacellvm.html#af65de2bc135e62d23eaa7b956d6599b3">llvm::createAMDGPUMCCodeEmitter</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> &amp;MCII,</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>                                               <a class="code hl_class" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx) {</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>  <span class="keywordflow">return</span> <span class="keyword">new</span> AMDGPUMCCodeEmitter(MCII, *Ctx.getRegisterInfo());</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span>}</div>
</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">// Returns the encoding value to use if the given integer is an integer inline</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">// immediate value, or 0 if it is not.</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> IntTy&gt;</div>
<div class="foldopen" id="foldopen00109" data-start="{" data-end="}">
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="AMDGPUMCCodeEmitter_8cpp.html#aa8b251b9732f3010f3f4290e0eecbeb7">  109</a></span><span class="keyword">static</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_function" href="AMDGPUMCCodeEmitter_8cpp.html#aa8b251b9732f3010f3f4290e0eecbeb7">getIntInlineImmEncoding</a>(IntTy Imm) {</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span>  <span class="keywordflow">if</span> (Imm &gt;= 0 &amp;&amp; Imm &lt;= 64)</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>    <span class="keywordflow">return</span> 128 + Imm;</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span> </div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>  <span class="keywordflow">if</span> (Imm &gt;= -16 &amp;&amp; Imm &lt;= -1)</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>    <span class="keywordflow">return</span> 192 + std::abs(Imm);</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span> </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>  <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>}</div>
</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span> </div>
<div class="foldopen" id="foldopen00119" data-start="{" data-end="}">
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="AMDGPUMCCodeEmitter_8cpp.html#aa3aaa3d73b67acb971ad52364f8c0379">  119</a></span><span class="keyword">static</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_function" href="AMDGPUMCCodeEmitter_8cpp.html#aa3aaa3d73b67acb971ad52364f8c0379">getLit16Encoding</a>(<a class="code hl_class" href="classuint16__t.html">uint16_t</a> Val, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>  <a class="code hl_class" href="classuint16__t.html">uint16_t</a> IntImm = <a class="code hl_function" href="AMDGPUMCCodeEmitter_8cpp.html#aa8b251b9732f3010f3f4290e0eecbeb7">getIntInlineImmEncoding</a>(<span class="keyword">static_cast&lt;</span>int16_t<span class="keyword">&gt;</span>(Val));</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>  <span class="keywordflow">if</span> (IntImm != 0)</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>    <span class="keywordflow">return</span> IntImm;</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>  <span class="keywordflow">if</span> (Val == 0x3800) <span class="comment">// 0.5</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>    <span class="keywordflow">return</span> 240;</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span> </div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>  <span class="keywordflow">if</span> (Val == 0xB800) <span class="comment">// -0.5</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>    <span class="keywordflow">return</span> 241;</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>  <span class="keywordflow">if</span> (Val == 0x3C00) <span class="comment">// 1.0</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>    <span class="keywordflow">return</span> 242;</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span> </div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>  <span class="keywordflow">if</span> (Val == 0xBC00) <span class="comment">// -1.0</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>    <span class="keywordflow">return</span> 243;</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span> </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>  <span class="keywordflow">if</span> (Val == 0x4000) <span class="comment">// 2.0</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>    <span class="keywordflow">return</span> 244;</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>  <span class="keywordflow">if</span> (Val == 0xC000) <span class="comment">// -2.0</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>    <span class="keywordflow">return</span> 245;</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span> </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>  <span class="keywordflow">if</span> (Val == 0x4400) <span class="comment">// 4.0</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>    <span class="keywordflow">return</span> 246;</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span> </div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>  <span class="keywordflow">if</span> (Val == 0xC400) <span class="comment">// -4.0</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>    <span class="keywordflow">return</span> 247;</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>  <span class="keywordflow">if</span> (Val == 0x3118 &amp;&amp; <span class="comment">// 1.0 / (2.0 * pi)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>      STI.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(AMDGPU::FeatureInv2PiInlineImm))</div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>    <span class="keywordflow">return</span> 248;</div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span> </div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span>  <span class="keywordflow">return</span> 255;</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span>}</div>
</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="foldopen" id="foldopen00155" data-start="{" data-end="}">
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="AMDGPUMCCodeEmitter_8cpp.html#a80d4daaaef7bdf7902bac470a328d774">  155</a></span><span class="keyword">static</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_function" href="AMDGPUMCCodeEmitter_8cpp.html#a80d4daaaef7bdf7902bac470a328d774">getLitBF16Encoding</a>(<a class="code hl_class" href="classuint16__t.html">uint16_t</a> Val) {</div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>  <a class="code hl_class" href="classuint16__t.html">uint16_t</a> IntImm = <a class="code hl_function" href="AMDGPUMCCodeEmitter_8cpp.html#aa8b251b9732f3010f3f4290e0eecbeb7">getIntInlineImmEncoding</a>(<span class="keyword">static_cast&lt;</span>int16_t<span class="keyword">&gt;</span>(Val));</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>  <span class="keywordflow">if</span> (IntImm != 0)</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>    <span class="keywordflow">return</span> IntImm;</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span> </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>  <span class="comment">// clang-format off</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>  <span class="keywordflow">switch</span> (Val) {</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>  <span class="keywordflow">case</span> 0x3F00: <span class="keywordflow">return</span> 240; <span class="comment">// 0.5</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>  <span class="keywordflow">case</span> 0xBF00: <span class="keywordflow">return</span> 241; <span class="comment">// -0.5</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>  <span class="keywordflow">case</span> 0x3F80: <span class="keywordflow">return</span> 242; <span class="comment">// 1.0</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>  <span class="keywordflow">case</span> 0xBF80: <span class="keywordflow">return</span> 243; <span class="comment">// -1.0</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>  <span class="keywordflow">case</span> 0x4000: <span class="keywordflow">return</span> 244; <span class="comment">// 2.0</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>  <span class="keywordflow">case</span> 0xC000: <span class="keywordflow">return</span> 245; <span class="comment">// -2.0</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>  <span class="keywordflow">case</span> 0x4080: <span class="keywordflow">return</span> 246; <span class="comment">// 4.0</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>  <span class="keywordflow">case</span> 0xC080: <span class="keywordflow">return</span> 247; <span class="comment">// -4.0</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>  <span class="keywordflow">case</span> 0x3E22: <span class="keywordflow">return</span> 248; <span class="comment">// 1.0 / (2.0 * pi)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>  <span class="keywordflow">default</span>:     <span class="keywordflow">return</span> 255;</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>  }</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>  <span class="comment">// clang-format on</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>}</div>
</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span> </div>
<div class="foldopen" id="foldopen00176" data-start="{" data-end="}">
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="AMDGPUMCCodeEmitter_8cpp.html#af8b95b71f162123cc281696dcabdb9ee">  176</a></span><span class="keyword">static</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_function" href="AMDGPUMCCodeEmitter_8cpp.html#af8b95b71f162123cc281696dcabdb9ee">getLit32Encoding</a>(<a class="code hl_class" href="classuint32__t.html">uint32_t</a> Val, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  <a class="code hl_class" href="classuint32__t.html">uint32_t</a> IntImm = <a class="code hl_function" href="AMDGPUMCCodeEmitter_8cpp.html#aa8b251b9732f3010f3f4290e0eecbeb7">getIntInlineImmEncoding</a>(<span class="keyword">static_cast&lt;</span>int32_t<span class="keyword">&gt;</span>(Val));</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>  <span class="keywordflow">if</span> (IntImm != 0)</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>    <span class="keywordflow">return</span> IntImm;</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>  <span class="keywordflow">if</span> (Val == <a class="code hl_function" href="namespacellvm.html#aab3863f16cb0767af49f0dd63bc5aa90">llvm::bit_cast&lt;uint32_t&gt;</a>(0.5f))</div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>    <span class="keywordflow">return</span> 240;</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>  <span class="keywordflow">if</span> (Val == <a class="code hl_function" href="namespacellvm.html#aab3863f16cb0767af49f0dd63bc5aa90">llvm::bit_cast&lt;uint32_t&gt;</a>(-0.5f))</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>    <span class="keywordflow">return</span> 241;</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>  <span class="keywordflow">if</span> (Val == <a class="code hl_function" href="namespacellvm.html#aab3863f16cb0767af49f0dd63bc5aa90">llvm::bit_cast&lt;uint32_t&gt;</a>(1.0f))</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>    <span class="keywordflow">return</span> 242;</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>  <span class="keywordflow">if</span> (Val == <a class="code hl_function" href="namespacellvm.html#aab3863f16cb0767af49f0dd63bc5aa90">llvm::bit_cast&lt;uint32_t&gt;</a>(-1.0f))</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>    <span class="keywordflow">return</span> 243;</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span> </div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>  <span class="keywordflow">if</span> (Val == <a class="code hl_function" href="namespacellvm.html#aab3863f16cb0767af49f0dd63bc5aa90">llvm::bit_cast&lt;uint32_t&gt;</a>(2.0f))</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>    <span class="keywordflow">return</span> 244;</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>  <span class="keywordflow">if</span> (Val == <a class="code hl_function" href="namespacellvm.html#aab3863f16cb0767af49f0dd63bc5aa90">llvm::bit_cast&lt;uint32_t&gt;</a>(-2.0f))</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>    <span class="keywordflow">return</span> 245;</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>  <span class="keywordflow">if</span> (Val == <a class="code hl_function" href="namespacellvm.html#aab3863f16cb0767af49f0dd63bc5aa90">llvm::bit_cast&lt;uint32_t&gt;</a>(4.0f))</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>    <span class="keywordflow">return</span> 246;</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>  <span class="keywordflow">if</span> (Val == <a class="code hl_function" href="namespacellvm.html#aab3863f16cb0767af49f0dd63bc5aa90">llvm::bit_cast&lt;uint32_t&gt;</a>(-4.0f))</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>    <span class="keywordflow">return</span> 247;</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>  <span class="keywordflow">if</span> (Val == 0x3e22f983 &amp;&amp; <span class="comment">// 1.0 / (2.0 * pi)</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>      STI.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(AMDGPU::FeatureInv2PiInlineImm))</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>    <span class="keywordflow">return</span> 248;</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>  <span class="keywordflow">return</span> 255;</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>}</div>
</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span> </div>
<div class="foldopen" id="foldopen00212" data-start="{" data-end="}">
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="AMDGPUMCCodeEmitter_8cpp.html#a390c3a87a593ba44fbe060e96af33883">  212</a></span><span class="keyword">static</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_function" href="AMDGPUMCCodeEmitter_8cpp.html#a390c3a87a593ba44fbe060e96af33883">getLit16IntEncoding</a>(<a class="code hl_class" href="classuint32__t.html">uint32_t</a> Val, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>  <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUMCCodeEmitter_8cpp.html#af8b95b71f162123cc281696dcabdb9ee">getLit32Encoding</a>(Val, STI);</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>}</div>
</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="foldopen" id="foldopen00216" data-start="{" data-end="}">
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="AMDGPUMCCodeEmitter_8cpp.html#a55d672e564e81cbe3051b51fd5686967">  216</a></span><span class="keyword">static</span> <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_function" href="AMDGPUMCCodeEmitter_8cpp.html#a55d672e564e81cbe3051b51fd5686967">getLit64Encoding</a>(<a class="code hl_class" href="classuint64__t.html">uint64_t</a> Val, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  <a class="code hl_class" href="classuint32__t.html">uint32_t</a> IntImm = <a class="code hl_function" href="AMDGPUMCCodeEmitter_8cpp.html#aa8b251b9732f3010f3f4290e0eecbeb7">getIntInlineImmEncoding</a>(<span class="keyword">static_cast&lt;</span>int64_t<span class="keyword">&gt;</span>(Val));</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>  <span class="keywordflow">if</span> (IntImm != 0)</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>    <span class="keywordflow">return</span> IntImm;</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span> </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>  <span class="keywordflow">if</span> (Val == <a class="code hl_function" href="namespacellvm.html#aab3863f16cb0767af49f0dd63bc5aa90">llvm::bit_cast&lt;uint64_t&gt;</a>(0.5))</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>    <span class="keywordflow">return</span> 240;</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span> </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>  <span class="keywordflow">if</span> (Val == <a class="code hl_function" href="namespacellvm.html#aab3863f16cb0767af49f0dd63bc5aa90">llvm::bit_cast&lt;uint64_t&gt;</a>(-0.5))</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>    <span class="keywordflow">return</span> 241;</div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span> </div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>  <span class="keywordflow">if</span> (Val == <a class="code hl_function" href="namespacellvm.html#aab3863f16cb0767af49f0dd63bc5aa90">llvm::bit_cast&lt;uint64_t&gt;</a>(1.0))</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>    <span class="keywordflow">return</span> 242;</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span> </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>  <span class="keywordflow">if</span> (Val == <a class="code hl_function" href="namespacellvm.html#aab3863f16cb0767af49f0dd63bc5aa90">llvm::bit_cast&lt;uint64_t&gt;</a>(-1.0))</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>    <span class="keywordflow">return</span> 243;</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span> </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>  <span class="keywordflow">if</span> (Val == <a class="code hl_function" href="namespacellvm.html#aab3863f16cb0767af49f0dd63bc5aa90">llvm::bit_cast&lt;uint64_t&gt;</a>(2.0))</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>    <span class="keywordflow">return</span> 244;</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span> </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>  <span class="keywordflow">if</span> (Val == <a class="code hl_function" href="namespacellvm.html#aab3863f16cb0767af49f0dd63bc5aa90">llvm::bit_cast&lt;uint64_t&gt;</a>(-2.0))</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>    <span class="keywordflow">return</span> 245;</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span> </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>  <span class="keywordflow">if</span> (Val == <a class="code hl_function" href="namespacellvm.html#aab3863f16cb0767af49f0dd63bc5aa90">llvm::bit_cast&lt;uint64_t&gt;</a>(4.0))</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>    <span class="keywordflow">return</span> 246;</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span> </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>  <span class="keywordflow">if</span> (Val == <a class="code hl_function" href="namespacellvm.html#aab3863f16cb0767af49f0dd63bc5aa90">llvm::bit_cast&lt;uint64_t&gt;</a>(-4.0))</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>    <span class="keywordflow">return</span> 247;</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span> </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>  <span class="keywordflow">if</span> (Val == 0x3fc45f306dc9c882 &amp;&amp; <span class="comment">// 1.0 / (2.0 * pi)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>      STI.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(AMDGPU::FeatureInv2PiInlineImm))</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>    <span class="keywordflow">return</span> 248;</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span> </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>  <span class="keywordflow">return</span> 255;</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>}</div>
</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span> </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>std::optional&lt;uint32_t&gt;</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>AMDGPUMCCodeEmitter::getLitEncoding(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO,</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;OpInfo,</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>  int64_t <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>;</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>  <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>()) {</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>    <span class="keyword">const</span> <span class="keyword">auto</span> *<a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ab5129f11389b3bfacaf2971bc558a90bafd841a49aec1539bc88abc8ff9e170fb">C</a> = <a class="code hl_function" href="namespacellvm.html#a22eeee01734061ac1b31ccd994c49eef">dyn_cast&lt;MCConstantExpr&gt;</a>(MO.<a class="code hl_function" href="classllvm_1_1MCOperand.html#ac9408fbc60922d24b01c1efcbd4ba52b">getExpr</a>());</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>    <span class="keywordflow">if</span> (!<a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ab5129f11389b3bfacaf2971bc558a90bafd841a49aec1539bc88abc8ff9e170fb">C</a>)</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>      <span class="keywordflow">return</span> 255;</div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span> </div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>    <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ab5129f11389b3bfacaf2971bc558a90bafd841a49aec1539bc88abc8ff9e170fb">C</a>-&gt;getValue();</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span> </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!MO.<a class="code hl_function" href="classllvm_1_1MCOperand.html#aa6ba6fb51842e8a8524eec3ba983d84d">isDFPImm</a>());</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span> </div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>    <span class="keywordflow">if</span> (!MO.<a class="code hl_function" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>())</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>      <span class="keywordflow">return</span> {};</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span> </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>    <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = MO.<a class="code hl_function" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>  }</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span> </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>  <span class="keywordflow">switch</span> (OpInfo.OperandType) {</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8">AMDGPU::OPERAND_REG_IMM_INT32</a>:</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e">AMDGPU::OPERAND_REG_IMM_FP32</a>:</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af8ac73c62f6f1da6175d32824633a064">AMDGPU::OPERAND_REG_IMM_FP32_DEFERRED</a>:</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a">AMDGPU::OPERAND_REG_INLINE_C_INT32</a>:</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794">AMDGPU::OPERAND_REG_INLINE_C_FP32</a>:</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459">AMDGPU::OPERAND_REG_INLINE_AC_INT32</a>:</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9">AMDGPU::OPERAND_REG_INLINE_AC_FP32</a>:</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa3d68df7f69a18a66156e5e08c2c7504">AMDGPU::OPERAND_REG_IMM_V2INT32</a>:</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae0f1ac0de50b2280311f02d7e1f5b25e">AMDGPU::OPERAND_REG_IMM_V2FP32</a>:</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a240a6f2882eded67e4b70c6bb2f18411">AMDGPU::OPERAND_REG_INLINE_C_V2INT32</a>:</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af49dc86d5a2c2386386ce4c0023cfd0f">AMDGPU::OPERAND_REG_INLINE_C_V2FP32</a>:</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af4b9cc7ae4320e5423baac7b35410470">AMDGPU::OPERAND_INLINE_SPLIT_BARRIER_INT32</a>:</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUMCCodeEmitter_8cpp.html#af8b95b71f162123cc281696dcabdb9ee">getLit32Encoding</a>(<span class="keyword">static_cast&lt;</span><a class="code hl_class" href="classuint32__t.html">uint32_t</a><span class="keyword">&gt;</span>(Imm), STI);</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span> </div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d">AMDGPU::OPERAND_REG_IMM_INT64</a>:</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1">AMDGPU::OPERAND_REG_IMM_FP64</a>:</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c">AMDGPU::OPERAND_REG_INLINE_C_INT64</a>:</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca">AMDGPU::OPERAND_REG_INLINE_C_FP64</a>:</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae51ff25f16b928b2b8712a613e4fd3db">AMDGPU::OPERAND_REG_INLINE_AC_FP64</a>:</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUMCCodeEmitter_8cpp.html#a55d672e564e81cbe3051b51fd5686967">getLit64Encoding</a>(<span class="keyword">static_cast&lt;</span><a class="code hl_class" href="classuint64__t.html">uint64_t</a><span class="keyword">&gt;</span>(Imm), STI);</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span> </div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101">AMDGPU::OPERAND_REG_IMM_INT16</a>:</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46">AMDGPU::OPERAND_REG_INLINE_C_INT16</a>:</div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7">AMDGPU::OPERAND_REG_INLINE_AC_INT16</a>:</div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUMCCodeEmitter_8cpp.html#a390c3a87a593ba44fbe060e96af33883">getLit16IntEncoding</a>(<span class="keyword">static_cast&lt;</span><a class="code hl_class" href="classuint32__t.html">uint32_t</a><span class="keyword">&gt;</span>(Imm), STI);</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5">AMDGPU::OPERAND_REG_IMM_FP16</a>:</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aff389f984e981455b4107b4708a77e5b">AMDGPU::OPERAND_REG_IMM_FP16_DEFERRED</a>:</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d">AMDGPU::OPERAND_REG_INLINE_C_FP16</a>:</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5">AMDGPU::OPERAND_REG_INLINE_AC_FP16</a>:</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span>    <span class="comment">// FIXME Is this correct? What do inline immediates do on SI for f16 src</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span>    <span class="comment">// which does not have f16 support?</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUMCCodeEmitter_8cpp.html#aa3aaa3d73b67acb971ad52364f8c0379">getLit16Encoding</a>(<span class="keyword">static_cast&lt;</span><a class="code hl_class" href="classuint16__t.html">uint16_t</a><span class="keyword">&gt;</span>(Imm), STI);</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span> </div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a4a3081e798f991d04637c07ba0edf448">AMDGPU::OPERAND_REG_IMM_BF16</a>:</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a78981b9ce721164ac724d51f2c4f0a32">AMDGPU::OPERAND_REG_IMM_BF16_DEFERRED</a>:</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a3d11c500720aebcbecc6b2b1291b468f">AMDGPU::OPERAND_REG_INLINE_C_BF16</a>:</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a8c06c3c283a06956e261937775ff3838">AMDGPU::OPERAND_REG_INLINE_AC_BF16</a>:</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>    <span class="comment">// We don&#39;t actually need to check Inv2Pi here because BF16 instructions can</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>    <span class="comment">// only be emitted for targets that already support the feature.</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUMCCodeEmitter_8cpp.html#a80d4daaaef7bdf7902bac470a328d774">getLitBF16Encoding</a>(<span class="keyword">static_cast&lt;</span><a class="code hl_class" href="classuint16__t.html">uint16_t</a><span class="keyword">&gt;</span>(Imm));</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span> </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6">AMDGPU::OPERAND_REG_IMM_V2INT16</a>:</div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be">AMDGPU::OPERAND_REG_INLINE_C_V2INT16</a>:</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47">AMDGPU::OPERAND_REG_INLINE_AC_V2INT16</a>:</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#acc3ac94d6ba59d8bb19ded4fe752c219">AMDGPU::getInlineEncodingV2I16</a>(<span class="keyword">static_cast&lt;</span><a class="code hl_class" href="classuint32__t.html">uint32_t</a><span class="keyword">&gt;</span>(Imm))</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>        .value_or(255);</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span> </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec">AMDGPU::OPERAND_REG_IMM_V2FP16</a>:</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007">AMDGPU::OPERAND_REG_INLINE_C_V2FP16</a>:</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c">AMDGPU::OPERAND_REG_INLINE_AC_V2FP16</a>:</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#aa6726c135909b313bd51a63393da3b13">AMDGPU::getInlineEncodingV2F16</a>(<span class="keyword">static_cast&lt;</span><a class="code hl_class" href="classuint32__t.html">uint32_t</a><span class="keyword">&gt;</span>(Imm))</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>        .value_or(255);</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span> </div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a69bbd47f175c95849d7a6086a6550a66">AMDGPU::OPERAND_REG_IMM_V2BF16</a>:</div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a431ef474cd3520ce1676091d1297cbac">AMDGPU::OPERAND_REG_INLINE_C_V2BF16</a>:</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa122eae99199c0ac86716819fde2efc9">AMDGPU::OPERAND_REG_INLINE_AC_V2BF16</a>:</div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#adb8b7f2a1740de6e34529dc739418a0f">AMDGPU::getInlineEncodingV2BF16</a>(<span class="keyword">static_cast&lt;</span><a class="code hl_class" href="classuint32__t.html">uint32_t</a><span class="keyword">&gt;</span>(Imm))</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span>        .value_or(255);</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span> </div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a09dd1263fb2164c20f99f89f69e01a6e">AMDGPU::OPERAND_KIMM32</a>:</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a887993ba93e1d73774d547bbe51e0317">AMDGPU::OPERAND_KIMM16</a>:</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>    <span class="keywordflow">return</span> MO.<a class="code hl_function" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>  <span class="keywordflow">default</span>:</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid operand size&quot;</span>);</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>  }</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span>}</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span> </div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><a class="code hl_class" href="classuint64__t.html">uint64_t</a> AMDGPUMCCodeEmitter::getImplicitOpSelHiEncoding(<span class="keywordtype">int</span> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span>  <span class="keyword">using namespace </span>AMDGPU::VOP3PEncoding;</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span>  <span class="keyword">using namespace </span>AMDGPU::OpName;</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span> </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opcode, op_sel_hi)) {</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opcode, src2))</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span>      <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opcode, src1))</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VOP3PEncoding.html#a3594a9012d044a9ee2e7df2a82a90a65aa8275f9038e487d2e21930e741ce061e">OP_SEL_HI_2</a>;</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(Opcode, src0))</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span>      <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VOP3PEncoding.html#a3594a9012d044a9ee2e7df2a82a90a65a6e327e184b71d4a82bb8628c5174fae9">OP_SEL_HI_1</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VOP3PEncoding.html#a3594a9012d044a9ee2e7df2a82a90a65aa8275f9038e487d2e21930e741ce061e">OP_SEL_HI_2</a>;</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>  }</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span>  <span class="keywordflow">return</span> <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VOP3PEncoding.html#a3594a9012d044a9ee2e7df2a82a90a65a43c1078de7cba4cc1dd04ee02d62bd47">OP_SEL_HI_0</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VOP3PEncoding.html#a3594a9012d044a9ee2e7df2a82a90a65a6e327e184b71d4a82bb8628c5174fae9">OP_SEL_HI_1</a> | <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1VOP3PEncoding.html#a3594a9012d044a9ee2e7df2a82a90a65aa8275f9038e487d2e21930e741ce061e">OP_SEL_HI_2</a>;</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span>}</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span> </div>
<div class="foldopen" id="foldopen00357" data-start="{" data-end="}">
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="AMDGPUMCCodeEmitter_8cpp.html#a88202dfbf50a755bcc1c540301e2a202">  357</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AMDGPUMCCodeEmitter_8cpp.html#a88202dfbf50a755bcc1c540301e2a202">isVCMPX64</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>) {</div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span>  <span class="keywordflow">return</span> (<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#ae859687e4d7658684e81e182411d51a4a78562688e8d67f7ffa892e4b92311a98">SIInstrFlags::VOP3</a>) &amp;&amp;</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>         <a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.hasImplicitDefOfPhysReg(AMDGPU::EXEC);</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>}</div>
</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span> </div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="keywordtype">void</span> AMDGPUMCCodeEmitter::encodeInstruction(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span>                                            <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;char&gt;</a> &amp;CB,</div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span>                                            <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span>                                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span>  <span class="keywordtype">int</span> Opcode = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode();</div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span>  <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> Encoding, Scratch;</div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span>  getBinaryCodeForInstr(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Fixups, Encoding, Scratch,  STI);</div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a> = MCII.<a class="code hl_function" href="classllvm_1_1MCInstrInfo.html#a176ca2c9108a997dcfd8aadf4c0f0fa0">get</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span>  <span class="keywordtype">unsigned</span> bytes = <a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.getSize();</div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span> </div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span>  <span class="comment">// Set unused op_sel_hi bits to 1 for VOP3P and MAI instructions.</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>  <span class="comment">// Note that accvgpr_read/write are MAI, have src0, but do not use op_sel.</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>  <span class="keywordflow">if</span> ((<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#ae859687e4d7658684e81e182411d51a4a4b3bb80273571c42a8b35d5e952034c9">SIInstrFlags::VOP3P</a>) ||</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>      Opcode == AMDGPU::V_ACCVGPR_READ_B32_vi ||</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>      Opcode == AMDGPU::V_ACCVGPR_WRITE_B32_vi) {</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span>    Encoding |= getImplicitOpSelHiEncoding(Opcode);</div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>  }</div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span> </div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>  <span class="comment">// GFX10+ v_cmpx opcodes promoted to VOP3 have implied dst=EXEC.</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>  <span class="comment">// Documentation requires dst to be encoded as EXEC (0x7E),</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>  <span class="comment">// but it looks like the actual value encoded for dst operand</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>  <span class="comment">// is ignored by HW. It was decided to define dst as &quot;do not care&quot;</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>  <span class="comment">// in td files to allow disassembler accept any dst value.</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>  <span class="comment">// However, dst is encoded as EXEC for compatibility with SP3.</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6">AMDGPU::isGFX10Plus</a>(STI) &amp;&amp; <a class="code hl_function" href="AMDGPUMCCodeEmitter_8cpp.html#a88202dfbf50a755bcc1c540301e2a202">isVCMPX64</a>(<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>)) {</div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((Encoding &amp; 0xFF) == 0);</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>    Encoding |= <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getEncodingValue(AMDGPU::EXEC_LO) &amp;</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>                <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1HWEncoding.html#afe298b412f4892a508c993722324cde0a965397959a0d6089e58be5b01f6cf095">AMDGPU::HWEncoding::REG_IDX_MASK</a>;</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>  }</div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span> </div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; bytes; i++) {</div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>    CB.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>((uint8_t)Encoding.<a class="code hl_function" href="classllvm_1_1APInt.html#a29177946d0b9d5003e7a952a9684b797">extractBitsAsZExtValue</a>(8, 8 * i));</div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>  }</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span> </div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>  <span class="comment">// NSA encoding.</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6">AMDGPU::isGFX10Plus</a>(STI) &amp;&amp; <a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1SIInstrFlags.html#ae859687e4d7658684e81e182411d51a4a0666b703f5fe8ee884171492fb6a685a">SIInstrFlags::MIMG</a>) {</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>    <span class="keywordtype">int</span> vaddr0 = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(),</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>                                            AMDGPU::OpName::vaddr0);</div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>    <span class="keywordtype">int</span> srsrc = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(),</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>                                           AMDGPU::OpName::srsrc);</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(vaddr0 &gt;= 0 &amp;&amp; srsrc &gt; vaddr0);</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>    <span class="keywordtype">unsigned</span> NumExtraAddrs = srsrc - vaddr0 - 1;</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span>    <span class="keywordtype">unsigned</span> NumPadding = (-NumExtraAddrs) &amp; 3;</div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span> </div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span>    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; NumExtraAddrs; ++i) {</div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span>      getMachineOpValue(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(vaddr0 + 1 + i), Encoding, Fixups,</div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span>                        STI);</div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span>      CB.<a class="code hl_function" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>((uint8_t)Encoding.<a class="code hl_function" href="classllvm_1_1APInt.html#ab01d8694a759a934e01f1c558c3ce862">getLimitedValue</a>());</div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span>    }</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>    CB.<a class="code hl_function" href="classllvm_1_1SmallVectorImpl.html#a7efd1f0c1206d95e4fe01a9b49a57b82">append</a>(NumPadding, 0);</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>  }</div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span> </div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>  <span class="keywordflow">if</span> ((bytes &gt; 8 &amp;&amp; STI.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(AMDGPU::FeatureVOP3Literal)) ||</div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>      (bytes &gt; 4 &amp;&amp; !STI.<a class="code hl_function" href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">hasFeature</a>(AMDGPU::FeatureVOP3Literal)))</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span> </div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>  <span class="comment">// Do not print literals from SISrc Operands for insts with mandatory literals</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">AMDGPU::hasNamedOperand</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::imm))</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span> </div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>  <span class="comment">// Check for additional literals</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = <a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.getNumOperands(); i &lt; e; ++i) {</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span> </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>    <span class="comment">// Check if this operand should be encoded as [SV]Src</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>    <span class="keywordflow">if</span> (!<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a7fba5af4359eeeef753f1c286ea8d0d7">AMDGPU::isSISrcOperand</a>(<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>, i))</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span> </div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>    <span class="comment">// Is this operand a literal immediate?</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(i);</div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>    <span class="keyword">auto</span> Enc = getLitEncoding(<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, <a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.operands()[i], STI);</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>    <span class="keywordflow">if</span> (!Enc || *Enc != 255)</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>      <span class="keywordflow">continue</span>;</div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span> </div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>    <span class="comment">// Yes! Encode it</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>    int64_t <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = 0;</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span> </div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>    <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.isImm())</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>      <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.getImm();</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.isExpr()) {</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>      <span class="keywordflow">if</span> (<span class="keyword">const</span> <span class="keyword">auto</span> *<a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ab5129f11389b3bfacaf2971bc558a90bafd841a49aec1539bc88abc8ff9e170fb">C</a> = <a class="code hl_function" href="namespacellvm.html#a22eeee01734061ac1b31ccd994c49eef">dyn_cast&lt;MCConstantExpr&gt;</a>(<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>.getExpr()))</div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>        <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = <a class="code hl_enumvalue" href="namespacellvm_1_1CallingConv.html#ab5129f11389b3bfacaf2971bc558a90bafd841a49aec1539bc88abc8ff9e170fb">C</a>-&gt;getValue();</div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>    } <span class="keywordflow">else</span> <span class="comment">// Exprs will be replaced with a fixup value.</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>      <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Must be immediate or expr&quot;</span>);</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span> </div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span>    <span class="keywordflow">if</span> (<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.operands()[i].OperandType == <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1">AMDGPU::OPERAND_REG_IMM_FP64</a>)</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>      <a class="code hl_enumvalue" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a> = <a class="code hl_function" href="namespacellvm.html#a7b622c469acc130c9a500b85b1473ef3">Hi_32</a>(Imm);</div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span> </div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>    <a class="code hl_function" href="namespacellvm_1_1support_1_1endian.html#add1f2d1d972957d22186f4ec92f985f6">support::endian::write&lt;uint32_t&gt;</a>(CB, Imm, <a class="code hl_enumvalue" href="namespacellvm.html#ae1e26e57357947b25e392fd18ab000dbaaae6635e044ac56046b2893a529b5114">llvm::endianness::little</a>);</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span> </div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>    <span class="comment">// Only one literal value allowed</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>    <span class="keywordflow">break</span>;</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>  }</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>}</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span> </div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="keywordtype">void</span> AMDGPUMCCodeEmitter::getSOPPBrEncoding(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>                                            <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>                                            <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>                                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpNo);</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span> </div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>  <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>()) {</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCExpr.html">MCExpr</a> *Expr = MO.<a class="code hl_function" href="classllvm_1_1MCOperand.html#ac9408fbc60922d24b01c1efcbd4ba52b">getExpr</a>();</div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>    <a class="code hl_enumeration" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a> Kind = (<a class="code hl_enumeration" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a>)<a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU.html#a4b8ddd5c099b639596437f6520057835a1b4f72411b25f49a3ad9ecbbaa01ca1f">AMDGPU::fixup_si_sopp_br</a>;</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>    <a class="code hl_enumeration" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>.push_back(<a class="code hl_function" href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">MCFixup::create</a>(0, Expr, Kind, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getLoc()));</div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>    <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a> = <a class="code hl_function" href="classllvm_1_1APInt.html#add4e37b60ea64faafbc9a5bf3e27280f">APInt::getZero</a>(96);</div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>    getMachineOpValue(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MO, <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, Fixups, STI);</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>  }</div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span>}</div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span> </div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="keywordtype">void</span> AMDGPUMCCodeEmitter::getSMEMOffsetEncoding(</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo, <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>    <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>  <span class="keyword">auto</span> <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpNo).getImm();</div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span>  <span class="comment">// VI only supports 20-bit unsigned offsets.</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#ad198ccff657f64471c12cc36d9aa1969">AMDGPU::isVI</a>(STI) || <a class="code hl_function" href="namespacellvm.html#a87e65296f2a6d9570117a852af342764">isUInt&lt;20&gt;</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>));</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>  <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a> = <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>;</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>}</div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span> </div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="keywordtype">void</span> AMDGPUMCCodeEmitter::getSDWASrcEncoding(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo,</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>                                             <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>                                             <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>                                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>  <span class="keyword">using namespace </span>AMDGPU::SDWA;</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span> </div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> RegEnc = 0;</div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span> </div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpNo);</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span> </div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>  <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>()) {</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>    <span class="keywordtype">unsigned</span> Reg = MO.<a class="code hl_function" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>();</div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>    RegEnc |= <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getEncodingValue(Reg);</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>    RegEnc &amp;= SDWA9EncValues::SRC_VGPR_MASK;</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a938abb1637130185772f6e9d2b851841">AMDGPU::isSGPR</a>(<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a2f3aae596e814997a248deb911f898d4">AMDGPU::mc2PseudoReg</a>(Reg), &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)) {</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>      RegEnc |= SDWA9EncValues::SRC_SGPR_MASK;</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span>    }</div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>    <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a> = RegEnc;</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>  } <span class="keywordflow">else</span> {</div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a> = MCII.<a class="code hl_function" href="classllvm_1_1MCInstrInfo.html#a176ca2c9108a997dcfd8aadf4c0f0fa0">get</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>    <span class="keyword">auto</span> Enc = getLitEncoding(MO, <a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.operands()[OpNo], STI);</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>    <span class="keywordflow">if</span> (Enc &amp;&amp; *Enc != 255) {</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>      <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a> = *Enc | SDWA9EncValues::SRC_SGPR_MASK;</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>    }</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>  }</div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span> </div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>  <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unsupported operand kind&quot;</span>);</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>}</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span> </div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="keywordtype">void</span> AMDGPUMCCodeEmitter::getSDWAVopcDstEncoding(</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo, <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span>    <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span>  <span class="keyword">using namespace </span>AMDGPU::SDWA;</div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span> </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span>  <a class="code hl_class" href="classuint64__t.html">uint64_t</a> RegEnc = 0;</div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span> </div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpNo);</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span> </div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>  <span class="keywordtype">unsigned</span> Reg = MO.<a class="code hl_function" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>();</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>  <span class="keywordflow">if</span> (Reg != AMDGPU::VCC &amp;&amp; Reg != AMDGPU::VCC_LO) {</div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>    RegEnc |= <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getEncodingValue(Reg);</div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>    RegEnc &amp;= SDWA9EncValues::VOPC_DST_SGPR_MASK;</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>    RegEnc |= SDWA9EncValues::VOPC_DST_VCC_MASK;</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>  }</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>  <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a> = RegEnc;</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>}</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span> </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="keywordtype">void</span> AMDGPUMCCodeEmitter::getAVOperandEncoding(</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo, <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>    <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>  <span class="keywordtype">unsigned</span> Reg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpNo).getReg();</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>  <span class="keywordtype">unsigned</span> Enc = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getEncodingValue(Reg);</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>  <span class="keywordtype">unsigned</span> Idx = Enc &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1HWEncoding.html#afe298b412f4892a508c993722324cde0a965397959a0d6089e58be5b01f6cf095">AMDGPU::HWEncoding::REG_IDX_MASK</a>;</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>  <span class="keywordtype">bool</span> IsVGPROrAGPR = Enc &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1HWEncoding.html#afe298b412f4892a508c993722324cde0af534136f8197b629b4993c2845b6c00f">AMDGPU::HWEncoding::IS_VGPR_OR_AGPR</a>;</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span> </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>  <span class="comment">// VGPR and AGPR have the same encoding, but SrcA and SrcB operands of mfma</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>  <span class="comment">// instructions use acc[0:1] modifier bits to distinguish. These bits are</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span>  <span class="comment">// encoded as a virtual 9th bit of the register for these operands.</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>  <span class="keywordtype">bool</span> IsAGPR = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>  <span class="keywordflow">if</span> (<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(AMDGPU::AGPR_32RegClassID).contains(Reg) ||</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(AMDGPU::AReg_64RegClassID).contains(Reg) ||</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(AMDGPU::AReg_96RegClassID).contains(Reg) ||</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(AMDGPU::AReg_128RegClassID).contains(Reg) ||</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(AMDGPU::AReg_160RegClassID).contains(Reg) ||</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(AMDGPU::AReg_192RegClassID).contains(Reg) ||</div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(AMDGPU::AReg_224RegClassID).contains(Reg) ||</div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(AMDGPU::AReg_256RegClassID).contains(Reg) ||</div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(AMDGPU::AReg_288RegClassID).contains(Reg) ||</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(AMDGPU::AReg_320RegClassID).contains(Reg) ||</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(AMDGPU::AReg_352RegClassID).contains(Reg) ||</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(AMDGPU::AReg_384RegClassID).contains(Reg) ||</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(AMDGPU::AReg_512RegClassID).contains(Reg) ||</div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>      <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getRegClass(AMDGPU::AGPR_LO16RegClassID).contains(Reg))</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>    IsAGPR = <span class="keyword">true</span>;</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span> </div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>  <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a> = Idx | (IsVGPROrAGPR &lt;&lt; 8) | (IsAGPR &lt;&lt; 9);</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>}</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span> </div>
<div class="foldopen" id="foldopen00561" data-start="{" data-end="}">
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="AMDGPUMCCodeEmitter_8cpp.html#ad58cd525cd161ac7d20f74864814e557">  561</a></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="AMDGPUMCCodeEmitter_8cpp.html#ad58cd525cd161ac7d20f74864814e557">needsPCRel</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCExpr.html">MCExpr</a> *Expr) {</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>  <span class="keywordflow">switch</span> (Expr-&gt;<a class="code hl_function" href="classllvm_1_1MCExpr.html#af5d6e67c11188675c1309e098afac194">getKind</a>()) {</div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1MCExpr.html#a83112ba0cecd7a7add9f1f9c441d606fa8cbc19c1660252a30c030fa945999a91">MCExpr::SymbolRef</a>: {</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>    <span class="keyword">auto</span> *SE = <a class="code hl_function" href="namespacellvm.html#ac4fc845f5ed92de63cd4474f128f5fc5">cast&lt;MCSymbolRefExpr&gt;</a>(Expr);</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>    <a class="code hl_enumeration" href="classllvm_1_1MCSymbolRefExpr.html#a5c463f6352570ee778c35c40949c4985">MCSymbolRefExpr::VariantKind</a> Kind = SE-&gt;getKind();</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>    <span class="keywordflow">return</span> Kind != <a class="code hl_enumvalue" href="classllvm_1_1MCSymbolRefExpr.html#a5c463f6352570ee778c35c40949c4985a50b2f7c7d226c8cee497e63de5f88024">MCSymbolRefExpr::VK_AMDGPU_ABS32_LO</a> &amp;&amp;</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>           Kind != <a class="code hl_enumvalue" href="classllvm_1_1MCSymbolRefExpr.html#a5c463f6352570ee778c35c40949c4985a7aeae3effe59f76e31c990f8e19ddb59">MCSymbolRefExpr::VK_AMDGPU_ABS32_HI</a>;</div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>  }</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1MCExpr.html#a83112ba0cecd7a7add9f1f9c441d606fad39c4375f2de701a811385670a699a51">MCExpr::Binary</a>: {</div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>    <span class="keyword">auto</span> *BE = <a class="code hl_function" href="namespacellvm.html#ac4fc845f5ed92de63cd4474f128f5fc5">cast&lt;MCBinaryExpr&gt;</a>(Expr);</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>    <span class="keywordflow">if</span> (BE-&gt;getOpcode() == <a class="code hl_enumvalue" href="classllvm_1_1MCBinaryExpr.html#afcbc8d46b6339dbbbe1af20c9c876629a2042f1a9af632c3d4d83f157201623d2">MCBinaryExpr::Sub</a>)</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUMCCodeEmitter_8cpp.html#ad58cd525cd161ac7d20f74864814e557">needsPCRel</a>(BE-&gt;getLHS()) || <a class="code hl_function" href="AMDGPUMCCodeEmitter_8cpp.html#ad58cd525cd161ac7d20f74864814e557">needsPCRel</a>(BE-&gt;getRHS());</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>  }</div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1MCExpr.html#a83112ba0cecd7a7add9f1f9c441d606fa5928e5c98f309a381e165e774c09f49e">MCExpr::Unary</a>:</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="AMDGPUMCCodeEmitter_8cpp.html#ad58cd525cd161ac7d20f74864814e557">needsPCRel</a>(<a class="code hl_function" href="namespacellvm.html#ac4fc845f5ed92de63cd4474f128f5fc5">cast&lt;MCUnaryExpr&gt;</a>(Expr)-&gt;getSubExpr());</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1MCExpr.html#a83112ba0cecd7a7add9f1f9c441d606faa65560b8224a92e80f422df090f07c55">MCExpr::Target</a>:</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>  <span class="keywordflow">case</span> <a class="code hl_enumvalue" href="classllvm_1_1MCExpr.html#a83112ba0cecd7a7add9f1f9c441d606fa66e286cc65e62341501e5b26feade28d">MCExpr::Constant</a>:</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>  }</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span>  <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;invalid kind&quot;</span>);</div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span>}</div>
</div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span> </div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="keywordtype">void</span> AMDGPUMCCodeEmitter::getMachineOpValue(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span>                                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO, <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span>                                            <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups,</div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span>                                            <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span>  <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>()){</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span>    <span class="keywordtype">unsigned</span> Enc = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getEncodingValue(MO.<a class="code hl_function" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span>    <span class="keywordtype">unsigned</span> Idx = Enc &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1HWEncoding.html#afe298b412f4892a508c993722324cde0a965397959a0d6089e58be5b01f6cf095">AMDGPU::HWEncoding::REG_IDX_MASK</a>;</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>    <span class="keywordtype">bool</span> IsVGPR = Enc &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1HWEncoding.html#afe298b412f4892a508c993722324cde0af534136f8197b629b4993c2845b6c00f">AMDGPU::HWEncoding::IS_VGPR_OR_AGPR</a>;</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>    <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a> = Idx | (IsVGPR &lt;&lt; 8);</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>  }</div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>  <span class="keywordtype">unsigned</span> OpNo = &amp;MO - <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.begin();</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>  getMachineOpValueCommon(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MO, OpNo, <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, Fixups, STI);</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>}</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span> </div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="keywordtype">void</span> AMDGPUMCCodeEmitter::getMachineOpValueT16(</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo, <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>    <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpNo);</div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>  <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>()) {</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>    <span class="keywordtype">unsigned</span> Enc = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getEncodingValue(MO.<a class="code hl_function" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>    <span class="keywordtype">unsigned</span> Idx = Enc &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1HWEncoding.html#afe298b412f4892a508c993722324cde0a965397959a0d6089e58be5b01f6cf095">AMDGPU::HWEncoding::REG_IDX_MASK</a>;</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>    <span class="keywordtype">bool</span> IsVGPR = Enc &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1HWEncoding.html#afe298b412f4892a508c993722324cde0af534136f8197b629b4993c2845b6c00f">AMDGPU::HWEncoding::IS_VGPR_OR_AGPR</a>;</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>    <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a> = Idx | (IsVGPR &lt;&lt; 8);</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>  }</div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>  getMachineOpValueCommon(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MO, OpNo, <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, Fixups, STI);</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>  <span class="comment">// VGPRs include the suffix/op_sel bit in the register encoding, but</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>  <span class="comment">// immediates and SGPRs include it in src_modifiers. Therefore, copy the</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>  <span class="comment">// op_sel bit from the src operands into src_modifier operands if Op is</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>  <span class="comment">// src_modifiers and the corresponding src is a VGPR</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>  <span class="keywordtype">int</span> SrcMOIdx = -1;</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(OpNo &lt; INT_MAX);</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>  <span class="keywordflow">if</span> ((<span class="keywordtype">int</span>)OpNo == <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(),</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>                                              AMDGPU::OpName::src0_modifiers)) {</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>    SrcMOIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::src0);</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>    <span class="keywordtype">int</span> VDstMOIdx =</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>        <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::vdst);</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span>    <span class="keywordflow">if</span> (VDstMOIdx != -1) {</div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span>      <span class="keyword">auto</span> DstReg = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(VDstMOIdx).getReg();</div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span>      <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a9415bb07abc809d8ef3d2412a5483d19">AMDGPU::isHi</a>(DstReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span>        <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a> |= <a class="code hl_enumvalue" href="namespacellvm_1_1SISrcMods.html#adf32d99afe6bc7077b8a27cd893dbd8fa8e2f726558b97b38629c9fa9f8691612">SISrcMods::DST_OP_SEL</a>;</div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span>    }</div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<span class="keywordtype">int</span>)OpNo == <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(</div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span>                              <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::src1_modifiers))</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>    SrcMOIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::src1);</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((<span class="keywordtype">int</span>)OpNo == <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>                            <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::src2_modifiers))</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>    SrcMOIdx = <a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">AMDGPU::getNamedOperandIdx</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), AMDGPU::OpName::src2);</div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>  <span class="keywordflow">if</span> (SrcMOIdx == -1)</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span> </div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;SrcMO = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(SrcMOIdx);</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>  <span class="keywordflow">if</span> (!SrcMO.<a class="code hl_function" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>())</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>  <span class="keyword">auto</span> SrcReg = SrcMO.<a class="code hl_function" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>();</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a938abb1637130185772f6e9d2b851841">AMDGPU::isSGPR</a>(SrcReg, &amp;<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a9415bb07abc809d8ef3d2412a5483d19">AMDGPU::isHi</a>(SrcReg, <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>))</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>    <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a> |= <a class="code hl_enumvalue" href="namespacellvm_1_1SISrcMods.html#adf32d99afe6bc7077b8a27cd893dbd8fa3b095994a942145ccaaed4f175c7172a">SISrcMods::OP_SEL_0</a>;</div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>}</div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span> </div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="keywordtype">void</span> AMDGPUMCCodeEmitter::getMachineOpValueT16Lo128(</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNo, <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>    <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO = <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(OpNo);</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>  <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">isReg</a>()) {</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>    <a class="code hl_class" href="classuint16__t.html">uint16_t</a> Encoding = <a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.getEncodingValue(MO.<a class="code hl_function" href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">getReg</a>());</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>    <span class="keywordtype">unsigned</span> RegIdx = Encoding &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1HWEncoding.html#afe298b412f4892a508c993722324cde0a965397959a0d6089e58be5b01f6cf095">AMDGPU::HWEncoding::REG_IDX_MASK</a>;</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span>    <span class="keywordtype">bool</span> IsHi = Encoding &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1HWEncoding.html#afe298b412f4892a508c993722324cde0a681d113dc669b5d4f95f2851071ed23f">AMDGPU::HWEncoding::IS_HI</a>;</div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span>    <span class="keywordtype">bool</span> IsVGPR = Encoding &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1AMDGPU_1_1HWEncoding.html#afe298b412f4892a508c993722324cde0af534136f8197b629b4993c2845b6c00f">AMDGPU::HWEncoding::IS_VGPR_OR_AGPR</a>;</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((!IsVGPR || <a class="code hl_function" href="namespacellvm.html#a87e65296f2a6d9570117a852af342764">isUInt&lt;7&gt;</a>(RegIdx)) &amp;&amp; <span class="stringliteral">&quot;VGPR0-VGPR127 expected!&quot;</span>);</div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>    <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a> = (IsVGPR ? 0x100 : 0) | (IsHi ? 0x80 : 0) | RegIdx;</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>  }</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>  getMachineOpValueCommon(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MO, OpNo, <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>, Fixups, STI);</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>}</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span> </div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="keywordtype">void</span> AMDGPUMCCodeEmitter::getMachineOpValueCommon(</div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCOperand.html">MCOperand</a> &amp;MO, <span class="keywordtype">unsigned</span> OpNo, <a class="code hl_class" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a>,</div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span>    <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCFixup&gt;</a> &amp;Fixups, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span>  int64_t Val;</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>  <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>() &amp;&amp; MO.<a class="code hl_function" href="classllvm_1_1MCOperand.html#ac9408fbc60922d24b01c1efcbd4ba52b">getExpr</a>()-&gt;evaluateAsAbsolute(Val)) {</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>    <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a> = Val;</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span>  }</div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span> </div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span>  <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">isExpr</a>() &amp;&amp; MO.<a class="code hl_function" href="classllvm_1_1MCOperand.html#ac9408fbc60922d24b01c1efcbd4ba52b">getExpr</a>()-&gt;<a class="code hl_function" href="classllvm_1_1MCExpr.html#af5d6e67c11188675c1309e098afac194">getKind</a>() != <a class="code hl_enumvalue" href="classllvm_1_1MCExpr.html#a83112ba0cecd7a7add9f1f9c441d606fa66e286cc65e62341501e5b26feade28d">MCExpr::Constant</a>) {</div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span>    <span class="comment">// FIXME: If this is expression is PCRel or not should not depend on what</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span>    <span class="comment">// the expression looks like. Given that this is just a general expression,</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span>    <span class="comment">// it should probably be FK_Data_4 and whatever is producing</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>    <span class="comment">//</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>    <span class="comment">//    s_add_u32 s2, s2, (extern_const_addrspace+16</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>    <span class="comment">//</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>    <span class="comment">// And expecting a PCRel should instead produce</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>    <span class="comment">//</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>    <span class="comment">// .Ltmp1:</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>    <span class="comment">//   s_add_u32 s2, s2, (extern_const_addrspace+16)-.Ltmp1</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span>    <a class="code hl_enumeration" href="namespacellvm.html#a84cef097f15848752272d38769011f58">MCFixupKind</a> Kind;</div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="AMDGPUMCCodeEmitter_8cpp.html#ad58cd525cd161ac7d20f74864814e557">needsPCRel</a>(MO.<a class="code hl_function" href="classllvm_1_1MCOperand.html#ac9408fbc60922d24b01c1efcbd4ba52b">getExpr</a>()))</div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span>      Kind = <a class="code hl_enumvalue" href="namespacellvm.html#a84cef097f15848752272d38769011f58a0f7a8485c2c761bc5e870fe2b6466372">FK_PCRel_4</a>;</div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>      Kind = <a class="code hl_enumvalue" href="namespacellvm.html#a84cef097f15848752272d38769011f58a5d58ab615cde98af13deb16dbc09f42d">FK_Data_4</a>;</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span> </div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a> = MCII.<a class="code hl_function" href="classllvm_1_1MCInstrInfo.html#a176ca2c9108a997dcfd8aadf4c0f0fa0">get</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span>    <a class="code hl_class" href="classuint32__t.html">uint32_t</a> <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> = <a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.getSize();</div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> == 4 || <a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a> == 8);</div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span> </div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>    <a class="code hl_enumeration" href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">Fixups</a>.push_back(<a class="code hl_function" href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">MCFixup::create</a>(<a class="code hl_enumvalue" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, MO.<a class="code hl_function" href="classllvm_1_1MCOperand.html#ac9408fbc60922d24b01c1efcbd4ba52b">getExpr</a>(), Kind, <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getLoc()));</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>  }</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span> </div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a> = MCII.<a class="code hl_function" href="classllvm_1_1MCInstrInfo.html#a176ca2c9108a997dcfd8aadf4c0f0fa0">get</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>  <span class="keywordflow">if</span> (<a class="code hl_function" href="namespacellvm_1_1AMDGPU.html#a7fba5af4359eeeef753f1c286ea8d0d7">AMDGPU::isSISrcOperand</a>(<a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>, OpNo)) {</div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>    <span class="keywordflow">if</span> (<span class="keyword">auto</span> Enc = getLitEncoding(MO, <a class="code hl_struct" href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">Desc</a>.operands()[OpNo], STI)) {</div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>      <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a> = *Enc;</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>      <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>    }</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MO.<a class="code hl_function" href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">isImm</a>()) {</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>    <a class="code hl_class" href="classllvm_1_1DWARFExpression_1_1Operation.html">Op</a> = MO.<a class="code hl_function" href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">getImm</a>();</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>    <span class="keywordflow">return</span>;</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>  }</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span> </div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span>  <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Encoding of this operand type is not supported yet.&quot;</span>);</div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span>}</div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span> </div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="preprocessor">#include &quot;AMDGPUGenMCCodeEmitter.inc&quot;</span></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAMDGPUBaseInfo_8h_html"><div class="ttname"><a href="AMDGPUBaseInfo_8h.html">AMDGPUBaseInfo.h</a></div></div>
<div class="ttc" id="aAMDGPUFixupKinds_8h_html"><div class="ttname"><a href="AMDGPUFixupKinds_8h.html">AMDGPUFixupKinds.h</a></div></div>
<div class="ttc" id="aAMDGPUMCCodeEmitter_8cpp_html_a390c3a87a593ba44fbe060e96af33883"><div class="ttname"><a href="AMDGPUMCCodeEmitter_8cpp.html#a390c3a87a593ba44fbe060e96af33883">getLit16IntEncoding</a></div><div class="ttdeci">static uint32_t getLit16IntEncoding(uint32_t Val, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="#l00212">AMDGPUMCCodeEmitter.cpp:212</a></div></div>
<div class="ttc" id="aAMDGPUMCCodeEmitter_8cpp_html_a55d672e564e81cbe3051b51fd5686967"><div class="ttname"><a href="AMDGPUMCCodeEmitter_8cpp.html#a55d672e564e81cbe3051b51fd5686967">getLit64Encoding</a></div><div class="ttdeci">static uint32_t getLit64Encoding(uint64_t Val, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="#l00216">AMDGPUMCCodeEmitter.cpp:216</a></div></div>
<div class="ttc" id="aAMDGPUMCCodeEmitter_8cpp_html_a80d4daaaef7bdf7902bac470a328d774"><div class="ttname"><a href="AMDGPUMCCodeEmitter_8cpp.html#a80d4daaaef7bdf7902bac470a328d774">getLitBF16Encoding</a></div><div class="ttdeci">static uint32_t getLitBF16Encoding(uint16_t Val)</div><div class="ttdef"><b>Definition</b> <a href="#l00155">AMDGPUMCCodeEmitter.cpp:155</a></div></div>
<div class="ttc" id="aAMDGPUMCCodeEmitter_8cpp_html_a88202dfbf50a755bcc1c540301e2a202"><div class="ttname"><a href="AMDGPUMCCodeEmitter_8cpp.html#a88202dfbf50a755bcc1c540301e2a202">isVCMPX64</a></div><div class="ttdeci">static bool isVCMPX64(const MCInstrDesc &amp;Desc)</div><div class="ttdef"><b>Definition</b> <a href="#l00357">AMDGPUMCCodeEmitter.cpp:357</a></div></div>
<div class="ttc" id="aAMDGPUMCCodeEmitter_8cpp_html_aa3aaa3d73b67acb971ad52364f8c0379"><div class="ttname"><a href="AMDGPUMCCodeEmitter_8cpp.html#aa3aaa3d73b67acb971ad52364f8c0379">getLit16Encoding</a></div><div class="ttdeci">static uint32_t getLit16Encoding(uint16_t Val, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="#l00119">AMDGPUMCCodeEmitter.cpp:119</a></div></div>
<div class="ttc" id="aAMDGPUMCCodeEmitter_8cpp_html_aa8b251b9732f3010f3f4290e0eecbeb7"><div class="ttname"><a href="AMDGPUMCCodeEmitter_8cpp.html#aa8b251b9732f3010f3f4290e0eecbeb7">getIntInlineImmEncoding</a></div><div class="ttdeci">static uint32_t getIntInlineImmEncoding(IntTy Imm)</div><div class="ttdef"><b>Definition</b> <a href="#l00109">AMDGPUMCCodeEmitter.cpp:109</a></div></div>
<div class="ttc" id="aAMDGPUMCCodeEmitter_8cpp_html_ad58cd525cd161ac7d20f74864814e557"><div class="ttname"><a href="AMDGPUMCCodeEmitter_8cpp.html#ad58cd525cd161ac7d20f74864814e557">needsPCRel</a></div><div class="ttdeci">static bool needsPCRel(const MCExpr *Expr)</div><div class="ttdef"><b>Definition</b> <a href="#l00561">AMDGPUMCCodeEmitter.cpp:561</a></div></div>
<div class="ttc" id="aAMDGPUMCCodeEmitter_8cpp_html_af8b95b71f162123cc281696dcabdb9ee"><div class="ttname"><a href="AMDGPUMCCodeEmitter_8cpp.html#af8b95b71f162123cc281696dcabdb9ee">getLit32Encoding</a></div><div class="ttdeci">static uint32_t getLit32Encoding(uint32_t Val, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="#l00176">AMDGPUMCCodeEmitter.cpp:176</a></div></div>
<div class="ttc" id="aAMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div><div class="ttdoc">Provides AMDGPU specific target descriptions.</div></div>
<div class="ttc" id="aAPInt_8h_html"><div class="ttname"><a href="APInt_8h.html">APInt.h</a></div><div class="ttdoc">This file implements a class to represent arbitrary precision integral constant values and operations...</div></div>
<div class="ttc" id="aCasting_8h_html"><div class="ttname"><a href="Casting_8h.html">Casting.h</a></div></div>
<div class="ttc" id="aEndianStream_8h_html"><div class="ttname"><a href="EndianStream_8h.html">EndianStream.h</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition</b> <a href="IRTranslator_8cpp_source.html#l00113">IRTranslator.cpp:113</a></div></div>
<div class="ttc" id="aMCCodeEmitter_8h_html"><div class="ttname"><a href="MCCodeEmitter_8h.html">MCCodeEmitter.h</a></div></div>
<div class="ttc" id="aMCContext_8h_html"><div class="ttname"><a href="MCContext_8h.html">MCContext.h</a></div></div>
<div class="ttc" id="aMCExpr_8h_html"><div class="ttname"><a href="MCExpr_8h.html">MCExpr.h</a></div></div>
<div class="ttc" id="aMCInstrInfo_8h_html"><div class="ttname"><a href="MCInstrInfo_8h.html">MCInstrInfo.h</a></div></div>
<div class="ttc" id="aMCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="aMCSubtargetInfo_8h_html"><div class="ttname"><a href="MCSubtargetInfo_8h.html">MCSubtargetInfo.h</a></div></div>
<div class="ttc" id="aSIDefines_8h_html"><div class="ttname"><a href="SIDefines_8h.html">SIDefines.h</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aSubtargetFeature_8h_html"><div class="ttname"><a href="SubtargetFeature_8h.html">SubtargetFeature.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers.</div><div class="ttdef"><b>Definition</b> <a href="APInt_8h_source.html#l00078">APInt.h:78</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html_a29177946d0b9d5003e7a952a9684b797"><div class="ttname"><a href="classllvm_1_1APInt.html#a29177946d0b9d5003e7a952a9684b797">llvm::APInt::extractBitsAsZExtValue</a></div><div class="ttdeci">uint64_t extractBitsAsZExtValue(unsigned numBits, unsigned bitPosition) const</div><div class="ttdef"><b>Definition</b> <a href="APInt_8cpp_source.html#l00489">APInt.cpp:489</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html_ab01d8694a759a934e01f1c558c3ce862"><div class="ttname"><a href="classllvm_1_1APInt.html#ab01d8694a759a934e01f1c558c3ce862">llvm::APInt::getLimitedValue</a></div><div class="ttdeci">uint64_t getLimitedValue(uint64_t Limit=UINT64_MAX) const</div><div class="ttdoc">If this value is smaller than the specified limit, return it, otherwise return the limit value.</div><div class="ttdef"><b>Definition</b> <a href="APInt_8h_source.html#l00455">APInt.h:455</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html_add4e37b60ea64faafbc9a5bf3e27280f"><div class="ttname"><a href="classllvm_1_1APInt.html#add4e37b60ea64faafbc9a5bf3e27280f">llvm::APInt::getZero</a></div><div class="ttdeci">static APInt getZero(unsigned numBits)</div><div class="ttdoc">Get the '0' value for the specified bit-width.</div><div class="ttdef"><b>Definition</b> <a href="APInt_8h_source.html#l00180">APInt.h:180</a></div></div>
<div class="ttc" id="aclassllvm_1_1DWARFExpression_1_1Operation_html"><div class="ttname"><a href="classllvm_1_1DWARFExpression_1_1Operation.html">llvm::DWARFExpression::Operation</a></div><div class="ttdoc">This class represents an Operation in the Expression.</div><div class="ttdef"><b>Definition</b> <a href="DWARFExpression_8h_source.html#l00032">DWARFExpression.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCBinaryExpr_html_afcbc8d46b6339dbbbe1af20c9c876629a2042f1a9af632c3d4d83f157201623d2"><div class="ttname"><a href="classllvm_1_1MCBinaryExpr.html#afcbc8d46b6339dbbbe1af20c9c876629a2042f1a9af632c3d4d83f157201623d2">llvm::MCBinaryExpr::Sub</a></div><div class="ttdeci">@ Sub</div><div class="ttdoc">Subtraction.</div><div class="ttdef"><b>Definition</b> <a href="MCExpr_8h_source.html#l00513">MCExpr.h:513</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCCodeEmitter_html"><div class="ttname"><a href="classllvm_1_1MCCodeEmitter.html">llvm::MCCodeEmitter</a></div><div class="ttdoc">MCCodeEmitter - Generic instruction encoding interface.</div><div class="ttdef"><b>Definition</b> <a href="MCCodeEmitter_8h_source.html#l00021">MCCodeEmitter.h:21</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCContext_html"><div class="ttname"><a href="classllvm_1_1MCContext.html">llvm::MCContext</a></div><div class="ttdoc">Context object for machine code objects.</div><div class="ttdef"><b>Definition</b> <a href="MCContext_8h_source.html#l00083">MCContext.h:83</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCExpr_html"><div class="ttname"><a href="classllvm_1_1MCExpr.html">llvm::MCExpr</a></div><div class="ttdoc">Base class for the full range of assembler expressions which are needed for parsing.</div><div class="ttdef"><b>Definition</b> <a href="MCExpr_8h_source.html#l00034">MCExpr.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCExpr_html_a83112ba0cecd7a7add9f1f9c441d606fa5928e5c98f309a381e165e774c09f49e"><div class="ttname"><a href="classllvm_1_1MCExpr.html#a83112ba0cecd7a7add9f1f9c441d606fa5928e5c98f309a381e165e774c09f49e">llvm::MCExpr::Unary</a></div><div class="ttdeci">@ Unary</div><div class="ttdoc">Unary expressions.</div><div class="ttdef"><b>Definition</b> <a href="MCExpr_8h_source.html#l00040">MCExpr.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCExpr_html_a83112ba0cecd7a7add9f1f9c441d606fa66e286cc65e62341501e5b26feade28d"><div class="ttname"><a href="classllvm_1_1MCExpr.html#a83112ba0cecd7a7add9f1f9c441d606fa66e286cc65e62341501e5b26feade28d">llvm::MCExpr::Constant</a></div><div class="ttdeci">@ Constant</div><div class="ttdoc">Constant expressions.</div><div class="ttdef"><b>Definition</b> <a href="MCExpr_8h_source.html#l00038">MCExpr.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCExpr_html_a83112ba0cecd7a7add9f1f9c441d606fa8cbc19c1660252a30c030fa945999a91"><div class="ttname"><a href="classllvm_1_1MCExpr.html#a83112ba0cecd7a7add9f1f9c441d606fa8cbc19c1660252a30c030fa945999a91">llvm::MCExpr::SymbolRef</a></div><div class="ttdeci">@ SymbolRef</div><div class="ttdoc">References to labels and assigned expressions.</div><div class="ttdef"><b>Definition</b> <a href="MCExpr_8h_source.html#l00039">MCExpr.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCExpr_html_a83112ba0cecd7a7add9f1f9c441d606faa65560b8224a92e80f422df090f07c55"><div class="ttname"><a href="classllvm_1_1MCExpr.html#a83112ba0cecd7a7add9f1f9c441d606faa65560b8224a92e80f422df090f07c55">llvm::MCExpr::Target</a></div><div class="ttdeci">@ Target</div><div class="ttdoc">Target specific expression.</div><div class="ttdef"><b>Definition</b> <a href="MCExpr_8h_source.html#l00042">MCExpr.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCExpr_html_a83112ba0cecd7a7add9f1f9c441d606fad39c4375f2de701a811385670a699a51"><div class="ttname"><a href="classllvm_1_1MCExpr.html#a83112ba0cecd7a7add9f1f9c441d606fad39c4375f2de701a811385670a699a51">llvm::MCExpr::Binary</a></div><div class="ttdeci">@ Binary</div><div class="ttdoc">Binary expressions.</div><div class="ttdef"><b>Definition</b> <a href="MCExpr_8h_source.html#l00037">MCExpr.h:37</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCExpr_html_af5d6e67c11188675c1309e098afac194"><div class="ttname"><a href="classllvm_1_1MCExpr.html#af5d6e67c11188675c1309e098afac194">llvm::MCExpr::getKind</a></div><div class="ttdeci">ExprKind getKind() const</div><div class="ttdef"><b>Definition</b> <a href="MCExpr_8h_source.html#l00078">MCExpr.h:78</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCFixup_html_abdf37854fa6eb68017b96486df443a32"><div class="ttname"><a href="classllvm_1_1MCFixup.html#abdf37854fa6eb68017b96486df443a32">llvm::MCFixup::create</a></div><div class="ttdeci">static MCFixup create(uint32_t Offset, const MCExpr *Value, MCFixupKind Kind, SMLoc Loc=SMLoc())</div><div class="ttdef"><b>Definition</b> <a href="MCFixup_8h_source.html#l00087">MCFixup.h:87</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction.</div><div class="ttdef"><b>Definition</b> <a href="MCInst_8h_source.html#l00184">MCInst.h:184</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file.</div><div class="ttdef"><b>Definition</b> <a href="MCInstrDesc_8h_source.html#l00198">MCInstrDesc.h:198</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html">llvm::MCInstrInfo</a></div><div class="ttdoc">Interface to description of machine instruction set.</div><div class="ttdef"><b>Definition</b> <a href="MCInstrInfo_8h_source.html#l00026">MCInstrInfo.h:26</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrInfo_html_a176ca2c9108a997dcfd8aadf4c0f0fa0"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html#a176ca2c9108a997dcfd8aadf4c0f0fa0">llvm::MCInstrInfo::get</a></div><div class="ttdeci">const MCInstrDesc &amp; get(unsigned Opcode) const</div><div class="ttdoc">Return the machine instruction descriptor that corresponds to the specified instruction opcode.</div><div class="ttdef"><b>Definition</b> <a href="MCInstrInfo_8h_source.html#l00063">MCInstrInfo.h:63</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperandInfo_html"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html">llvm::MCOperandInfo</a></div><div class="ttdoc">This holds information about one operand of a machine instruction, indicating the register class for ...</div><div class="ttdef"><b>Definition</b> <a href="MCInstrDesc_8h_source.html#l00085">MCInstrDesc.h:85</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html"><div class="ttname"><a href="classllvm_1_1MCOperand.html">llvm::MCOperand</a></div><div class="ttdoc">Instances of this class represent operands of the MCInst class.</div><div class="ttdef"><b>Definition</b> <a href="MCInst_8h_source.html#l00036">MCInst.h:36</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_a4509c43893edc940979f690c468664c1"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a4509c43893edc940979f690c468664c1">llvm::MCOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition</b> <a href="MCInst_8h_source.html#l00080">MCInst.h:80</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_a5f639fdcd3fc673fcbdb47f2e88b2b41"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a5f639fdcd3fc673fcbdb47f2e88b2b41">llvm::MCOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdef"><b>Definition</b> <a href="MCInst_8h_source.html#l00062">MCInst.h:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_a654c544b401ac7904a71a84ed20d2282"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a654c544b401ac7904a71a84ed20d2282">llvm::MCOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const</div><div class="ttdoc">Returns the register number.</div><div class="ttdef"><b>Definition</b> <a href="MCInst_8h_source.html#l00069">MCInst.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_a7a8c7eea0aa4890f25a4b83e1f0a0b6f"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a7a8c7eea0aa4890f25a4b83e1f0a0b6f">llvm::MCOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdef"><b>Definition</b> <a href="MCInst_8h_source.html#l00061">MCInst.h:61</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_aa6ba6fb51842e8a8524eec3ba983d84d"><div class="ttname"><a href="classllvm_1_1MCOperand.html#aa6ba6fb51842e8a8524eec3ba983d84d">llvm::MCOperand::isDFPImm</a></div><div class="ttdeci">bool isDFPImm() const</div><div class="ttdef"><b>Definition</b> <a href="MCInst_8h_source.html#l00064">MCInst.h:64</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_ac9408fbc60922d24b01c1efcbd4ba52b"><div class="ttname"><a href="classllvm_1_1MCOperand.html#ac9408fbc60922d24b01c1efcbd4ba52b">llvm::MCOperand::getExpr</a></div><div class="ttdeci">const MCExpr * getExpr() const</div><div class="ttdef"><b>Definition</b> <a href="MCInst_8h_source.html#l00114">MCInst.h:114</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCOperand_html_ae23b2e8269fe15dbe5ebb3394438960c"><div class="ttname"><a href="classllvm_1_1MCOperand.html#ae23b2e8269fe15dbe5ebb3394438960c">llvm::MCOperand::isExpr</a></div><div class="ttdeci">bool isExpr() const</div><div class="ttdef"><b>Definition</b> <a href="MCInst_8h_source.html#l00065">MCInst.h:65</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition</b> <a href="MCRegisterInfo_8h_source.html#l00146">MCRegisterInfo.h:146</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdoc">Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition</b> <a href="MCSubtargetInfo_8h_source.html#l00076">MCSubtargetInfo.h:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSubtargetInfo_html_a0ad14e9a81239b54fd64089b3290bfde"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html#a0ad14e9a81239b54fd64089b3290bfde">llvm::MCSubtargetInfo::hasFeature</a></div><div class="ttdeci">bool hasFeature(unsigned Feature) const</div><div class="ttdef"><b>Definition</b> <a href="MCSubtargetInfo_8h_source.html#l00119">MCSubtargetInfo.h:119</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSymbolRefExpr_html_a5c463f6352570ee778c35c40949c4985"><div class="ttname"><a href="classllvm_1_1MCSymbolRefExpr.html#a5c463f6352570ee778c35c40949c4985">llvm::MCSymbolRefExpr::VariantKind</a></div><div class="ttdeci">VariantKind</div><div class="ttdef"><b>Definition</b> <a href="MCExpr_8h_source.html#l00190">MCExpr.h:190</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSymbolRefExpr_html_a5c463f6352570ee778c35c40949c4985a50b2f7c7d226c8cee497e63de5f88024"><div class="ttname"><a href="classllvm_1_1MCSymbolRefExpr.html#a5c463f6352570ee778c35c40949c4985a50b2f7c7d226c8cee497e63de5f88024">llvm::MCSymbolRefExpr::VK_AMDGPU_ABS32_LO</a></div><div class="ttdeci">@ VK_AMDGPU_ABS32_LO</div><div class="ttdef"><b>Definition</b> <a href="MCExpr_8h_source.html#l00346">MCExpr.h:346</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCSymbolRefExpr_html_a5c463f6352570ee778c35c40949c4985a7aeae3effe59f76e31c990f8e19ddb59"><div class="ttname"><a href="classllvm_1_1MCSymbolRefExpr.html#a5c463f6352570ee778c35c40949c4985a7aeae3effe59f76e31c990f8e19ddb59">llvm::MCSymbolRefExpr::VK_AMDGPU_ABS32_HI</a></div><div class="ttdeci">@ VK_AMDGPU_ABS32_HI</div><div class="ttdef"><b>Definition</b> <a href="MCExpr_8h_source.html#l00347">MCExpr.h:347</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition</b> <a href="X86ShuffleDecodeConstantPool_8h_source.html#l00023">X86ShuffleDecodeConstantPool.h:23</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html_a7efd1f0c1206d95e4fe01a9b49a57b82"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#a7efd1f0c1206d95e4fe01a9b49a57b82">llvm::SmallVectorImpl::append</a></div><div class="ttdeci">void append(ItTy in_start, ItTy in_end)</div><div class="ttdoc">Add the specified range to the end of the SmallVector.</div><div class="ttdef"><b>Definition</b> <a href="SmallVector_8h_source.html#l00697">SmallVector.h:697</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition</b> <a href="SmallVector_8h_source.html#l00427">SmallVector.h:427</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aclassuint64__t_html"><div class="ttname"><a href="classuint64__t.html">uint64_t</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00143">ErrorHandling.h:143</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a5c816ea23ece51a78a235f57ffb177a9"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a5c816ea23ece51a78a235f57ffb177a9">llvm::AArch64::Fixups</a></div><div class="ttdeci">Fixups</div><div class="ttdef"><b>Definition</b> <a href="AArch64FixupKinds_8h_source.html#l00017">AArch64FixupKinds.h:17</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1HWEncoding_html_afe298b412f4892a508c993722324cde0a681d113dc669b5d4f95f2851071ed23f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HWEncoding.html#afe298b412f4892a508c993722324cde0a681d113dc669b5d4f95f2851071ed23f">llvm::AMDGPU::HWEncoding::IS_HI</a></div><div class="ttdeci">@ IS_HI</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00373">SIDefines.h:373</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1HWEncoding_html_afe298b412f4892a508c993722324cde0a965397959a0d6089e58be5b01f6cf095"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HWEncoding.html#afe298b412f4892a508c993722324cde0a965397959a0d6089e58be5b01f6cf095">llvm::AMDGPU::HWEncoding::REG_IDX_MASK</a></div><div class="ttdeci">@ REG_IDX_MASK</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00371">SIDefines.h:371</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1HWEncoding_html_afe298b412f4892a508c993722324cde0af534136f8197b629b4993c2845b6c00f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HWEncoding.html#afe298b412f4892a508c993722324cde0af534136f8197b629b4993c2845b6c00f">llvm::AMDGPU::HWEncoding::IS_VGPR_OR_AGPR</a></div><div class="ttdeci">@ IS_VGPR_OR_AGPR</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00372">SIDefines.h:372</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOP3PEncoding_html_a3594a9012d044a9ee2e7df2a82a90a65a43c1078de7cba4cc1dd04ee02d62bd47"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOP3PEncoding.html#a3594a9012d044a9ee2e7df2a82a90a65a43c1078de7cba4cc1dd04ee02d62bd47">llvm::AMDGPU::VOP3PEncoding::OP_SEL_HI_0</a></div><div class="ttdeci">@ OP_SEL_HI_0</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l01002">SIDefines.h:1002</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOP3PEncoding_html_a3594a9012d044a9ee2e7df2a82a90a65a6e327e184b71d4a82bb8628c5174fae9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOP3PEncoding.html#a3594a9012d044a9ee2e7df2a82a90a65a6e327e184b71d4a82bb8628c5174fae9">llvm::AMDGPU::VOP3PEncoding::OP_SEL_HI_1</a></div><div class="ttdeci">@ OP_SEL_HI_1</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l01003">SIDefines.h:1003</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1VOP3PEncoding_html_a3594a9012d044a9ee2e7df2a82a90a65aa8275f9038e487d2e21930e741ce061e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1VOP3PEncoding.html#a3594a9012d044a9ee2e7df2a82a90a65aa8275f9038e487d2e21930e741ce061e">llvm::AMDGPU::VOP3PEncoding::OP_SEL_HI_2</a></div><div class="ttdeci">@ OP_SEL_HI_2</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l01004">SIDefines.h:1004</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a27efe1286cc31f5fc95355af30b0356c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx</a></div><div class="ttdeci">LLVM_READONLY int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIdx)</div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a2f3aae596e814997a248deb911f898d4"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a2f3aae596e814997a248deb911f898d4">llvm::AMDGPU::mc2PseudoReg</a></div><div class="ttdeci">unsigned mc2PseudoReg(unsigned Reg)</div><div class="ttdoc">Convert hardware register Reg to a pseudo register.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02317">AMDGPUBaseInfo.cpp:2317</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a4b8ddd5c099b639596437f6520057835a1b4f72411b25f49a3ad9ecbbaa01ca1f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a4b8ddd5c099b639596437f6520057835a1b4f72411b25f49a3ad9ecbbaa01ca1f">llvm::AMDGPU::fixup_si_sopp_br</a></div><div class="ttdeci">@ fixup_si_sopp_br</div><div class="ttdoc">16-bit PC relative fixup for SOPP branch instructions.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUFixupKinds_8h_source.html#l00018">AMDGPUFixupKinds.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a7fba5af4359eeeef753f1c286ea8d0d7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7fba5af4359eeeef753f1c286ea8d0d7">llvm::AMDGPU::isSISrcOperand</a></div><div class="ttdeci">bool isSISrcOperand(const MCInstrDesc &amp;Desc, unsigned OpNo)</div><div class="ttdoc">Is this an AMDGPU specific source operand? These include registers, inline constants,...</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02350">AMDGPUBaseInfo.cpp:2350</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a8f27aa11689bf9b12f6fb0e436e367c7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a8f27aa11689bf9b12f6fb0e436e367c7">llvm::AMDGPU::hasNamedOperand</a></div><div class="ttdeci">LLVM_READONLY bool hasNamedOperand(uint64_t Opcode, uint64_t NamedIdx)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8h_source.html#l00383">AMDGPUBaseInfo.h:383</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a938abb1637130185772f6e9d2b851841"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a938abb1637130185772f6e9d2b851841">llvm::AMDGPU::isSGPR</a></div><div class="ttdeci">bool isSGPR(unsigned Reg, const MCRegisterInfo *TRI)</div><div class="ttdoc">Is Reg - scalar register.</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02233">AMDGPUBaseInfo.cpp:2233</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a9415bb07abc809d8ef3d2412a5483d19"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a9415bb07abc809d8ef3d2412a5483d19">llvm::AMDGPU::isHi</a></div><div class="ttdeci">bool isHi(unsigned Reg, const MCRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02240">AMDGPUBaseInfo.cpp:2240</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa6726c135909b313bd51a63393da3b13"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa6726c135909b313bd51a63393da3b13">llvm::AMDGPU::getInlineEncodingV2F16</a></div><div class="ttdeci">std::optional&lt; unsigned &gt; getInlineEncodingV2F16(uint32_t Literal)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02721">AMDGPUBaseInfo.cpp:2721</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab07da835cd8eddcfffcfb4192dff59a6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6">llvm::AMDGPU::isGFX10Plus</a></div><div class="ttdeci">bool isGFX10Plus(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02146">AMDGPUBaseInfo.cpp:2146</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a09dd1263fb2164c20f99f89f69e01a6e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a09dd1263fb2164c20f99f89f69e01a6e">llvm::AMDGPU::OPERAND_KIMM32</a></div><div class="ttdeci">@ OPERAND_KIMM32</div><div class="ttdoc">Operand with 32-bit immediate that uses the constant bus.</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00234">SIDefines.h:234</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a206ff13aa7a98aac961a631569867e3d">llvm::AMDGPU::OPERAND_REG_IMM_INT64</a></div><div class="ttdeci">@ OPERAND_REG_IMM_INT64</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00201">SIDefines.h:201</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a20958300f68759315cb6cb2491d42cec">llvm::AMDGPU::OPERAND_REG_IMM_V2FP16</a></div><div class="ttdeci">@ OPERAND_REG_IMM_V2FP16</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00211">SIDefines.h:211</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a240a6f2882eded67e4b70c6bb2f18411"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a240a6f2882eded67e4b70c6bb2f18411">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2INT32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_V2INT32</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00227">SIDefines.h:227</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a2f2cb7a6e0c1e04d17d4a2d79dfc85ca">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP64</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_FP64</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00223">SIDefines.h:223</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a3d11c500720aebcbecc6b2b1291b468f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a3d11c500720aebcbecc6b2b1291b468f">llvm::AMDGPU::OPERAND_REG_INLINE_C_BF16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_BF16</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00220">SIDefines.h:220</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a431ef474cd3520ce1676091d1297cbac"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a431ef474cd3520ce1676091d1297cbac">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2BF16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_V2BF16</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00225">SIDefines.h:225</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a455e964e5660b09e16a498dd96cf0bd6">llvm::AMDGPU::OPERAND_REG_IMM_V2INT16</a></div><div class="ttdeci">@ OPERAND_REG_IMM_V2INT16</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00212">SIDefines.h:212</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a4a3081e798f991d04637c07ba0edf448"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a4a3081e798f991d04637c07ba0edf448">llvm::AMDGPU::OPERAND_REG_IMM_BF16</a></div><div class="ttdeci">@ OPERAND_REG_IMM_BF16</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00205">SIDefines.h:205</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a52eeb3170ac03d3af5c8ea11b06ea93c">llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2FP16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_V2FP16</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00246">SIDefines.h:246</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a5df5b6b6089b9237400d2c422db445d8">llvm::AMDGPU::OPERAND_REG_IMM_INT32</a></div><div class="ttdeci">@ OPERAND_REG_IMM_INT32</div><div class="ttdoc">Operands with register or 32-bit immediate.</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00200">SIDefines.h:200</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a69bbd47f175c95849d7a6086a6550a66"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a69bbd47f175c95849d7a6086a6550a66">llvm::AMDGPU::OPERAND_REG_IMM_V2BF16</a></div><div class="ttdeci">@ OPERAND_REG_IMM_V2BF16</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00210">SIDefines.h:210</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a78981b9ce721164ac724d51f2c4f0a32"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a78981b9ce721164ac724d51f2c4f0a32">llvm::AMDGPU::OPERAND_REG_IMM_BF16_DEFERRED</a></div><div class="ttdeci">@ OPERAND_REG_IMM_BF16_DEFERRED</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00207">SIDefines.h:207</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a7bcafeceef57e87bc524d5cc035837d5">llvm::AMDGPU::OPERAND_REG_IMM_FP16</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP16</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00206">SIDefines.h:206</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a86ef6f68b415f39fcd28ae0dd431297c">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT64</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_INT64</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00219">SIDefines.h:219</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a887993ba93e1d73774d547bbe51e0317"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a887993ba93e1d73774d547bbe51e0317">llvm::AMDGPU::OPERAND_KIMM16</a></div><div class="ttdeci">@ OPERAND_KIMM16</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00235">SIDefines.h:235</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a8c06c3c283a06956e261937775ff3838"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a8c06c3c283a06956e261937775ff3838">llvm::AMDGPU::OPERAND_REG_INLINE_AC_BF16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_BF16</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00240">SIDefines.h:240</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a8d695369aef7c9f7e0589f5b4673ea46">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_INT16</div><div class="ttdoc">Operands with register or inline constant.</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00217">SIDefines.h:217</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9242629e3f7e6539015220a3d77d7dc7">llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_INT16</div><div class="ttdoc">Operands with an AccVGPR register or inline constant.</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00238">SIDefines.h:238</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a96e7ee25f7665368353ac98b104770a1">llvm::AMDGPU::OPERAND_REG_IMM_FP64</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP64</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00204">SIDefines.h:204</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9babf1fd52dcf14ed0effdd6fe207007">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2FP16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_V2FP16</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00226">SIDefines.h:226</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9dfb8a7518a9154161c7a05b644e6e47">llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2INT16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_V2INT16</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00244">SIDefines.h:244</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9eb871898b75ab91e808faf50f5f41a5">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_FP16</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00241">SIDefines.h:241</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5a9f903a56d49f51a4697c5198aaea3459">llvm::AMDGPU::OPERAND_REG_INLINE_AC_INT32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_INT32</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00239">SIDefines.h:239</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa10ec5681f77906549e7a745593139a9">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_FP32</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00242">SIDefines.h:242</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aa122eae99199c0ac86716819fde2efc9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa122eae99199c0ac86716819fde2efc9">llvm::AMDGPU::OPERAND_REG_INLINE_AC_V2BF16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_V2BF16</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00245">SIDefines.h:245</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aa3d68df7f69a18a66156e5e08c2c7504"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa3d68df7f69a18a66156e5e08c2c7504">llvm::AMDGPU::OPERAND_REG_IMM_V2INT32</a></div><div class="ttdeci">@ OPERAND_REG_IMM_V2INT32</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00213">SIDefines.h:213</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aa7f8a98ec46b1d30189640d9ff59bc1e">llvm::AMDGPU::OPERAND_REG_IMM_FP32</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP32</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00203">SIDefines.h:203</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ac073c33efc03a1882ee8155b8d68a794">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_FP32</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00222">SIDefines.h:222</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad670957823c39ba1006b962d2023a19a">llvm::AMDGPU::OPERAND_REG_INLINE_C_INT32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_INT32</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00218">SIDefines.h:218</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ad6dad922f054838a22df6973a79987be">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2INT16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_V2INT16</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00224">SIDefines.h:224</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ae0f1ac0de50b2280311f02d7e1f5b25e"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae0f1ac0de50b2280311f02d7e1f5b25e">llvm::AMDGPU::OPERAND_REG_IMM_V2FP32</a></div><div class="ttdeci">@ OPERAND_REG_IMM_V2FP32</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00214">SIDefines.h:214</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ae51ff25f16b928b2b8712a613e4fd3db"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae51ff25f16b928b2b8712a613e4fd3db">llvm::AMDGPU::OPERAND_REG_INLINE_AC_FP64</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_AC_FP64</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00243">SIDefines.h:243</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5ae6c8f9b5c5805da722239e1e5d8cda5d">llvm::AMDGPU::OPERAND_REG_INLINE_C_FP16</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_FP16</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00221">SIDefines.h:221</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aea3ce103b7ba06ee5ca50925e7064101">llvm::AMDGPU::OPERAND_REG_IMM_INT16</a></div><div class="ttdeci">@ OPERAND_REG_IMM_INT16</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00202">SIDefines.h:202</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5af49dc86d5a2c2386386ce4c0023cfd0f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af49dc86d5a2c2386386ce4c0023cfd0f">llvm::AMDGPU::OPERAND_REG_INLINE_C_V2FP32</a></div><div class="ttdeci">@ OPERAND_REG_INLINE_C_V2FP32</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00228">SIDefines.h:228</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5af4b9cc7ae4320e5423baac7b35410470"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af4b9cc7ae4320e5423baac7b35410470">llvm::AMDGPU::OPERAND_INLINE_SPLIT_BARRIER_INT32</a></div><div class="ttdeci">@ OPERAND_INLINE_SPLIT_BARRIER_INT32</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00231">SIDefines.h:231</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5af8ac73c62f6f1da6175d32824633a064"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5af8ac73c62f6f1da6175d32824633a064">llvm::AMDGPU::OPERAND_REG_IMM_FP32_DEFERRED</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP32_DEFERRED</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00209">SIDefines.h:209</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab7679ce5eab5937b9da9e7702aff8cc5aff389f984e981455b4107b4708a77e5b"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab7679ce5eab5937b9da9e7702aff8cc5aff389f984e981455b4107b4708a77e5b">llvm::AMDGPU::OPERAND_REG_IMM_FP16_DEFERRED</a></div><div class="ttdeci">@ OPERAND_REG_IMM_FP16_DEFERRED</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00208">SIDefines.h:208</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_acc3ac94d6ba59d8bb19ded4fe752c219"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#acc3ac94d6ba59d8bb19ded4fe752c219">llvm::AMDGPU::getInlineEncodingV2I16</a></div><div class="ttdeci">std::optional&lt; unsigned &gt; getInlineEncodingV2I16(uint32_t Literal)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02687">AMDGPUBaseInfo.cpp:2687</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ad198ccff657f64471c12cc36d9aa1969"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ad198ccff657f64471c12cc36d9aa1969">llvm::AMDGPU::isVI</a></div><div class="ttdeci">bool isVI(const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02108">AMDGPUBaseInfo.cpp:2108</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_adb8b7f2a1740de6e34529dc739418a0f"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#adb8b7f2a1740de6e34529dc739418a0f">llvm::AMDGPU::getInlineEncodingV2BF16</a></div><div class="ttdeci">std::optional&lt; unsigned &gt; getInlineEncodingV2BF16(uint32_t Literal)</div><div class="ttdef"><b>Definition</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02693">AMDGPUBaseInfo.cpp:2693</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_ab5129f11389b3bfacaf2971bc558a90bafd841a49aec1539bc88abc8ff9e170fb"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#ab5129f11389b3bfacaf2971bc558a90bafd841a49aec1539bc88abc8ff9e170fb">llvm::CallingConv::C</a></div><div class="ttdeci">@ C</div><div class="ttdoc">The default llvm calling convention, compatible with C.</div><div class="ttdef"><b>Definition</b> <a href="CallingConv_8h_source.html#l00034">CallingConv.h:34</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVMatInt_html_a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c"><div class="ttname"><a href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">llvm::RISCVMatInt::Imm</a></div><div class="ttdeci">@ Imm</div><div class="ttdef"><b>Definition</b> <a href="RISCVMatInt_8h_source.html#l00024">RISCVMatInt.h:24</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ae859687e4d7658684e81e182411d51a4a0666b703f5fe8ee884171492fb6a685a"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae859687e4d7658684e81e182411d51a4a0666b703f5fe8ee884171492fb6a685a">llvm::SIInstrFlags::MIMG</a></div><div class="ttdeci">@ MIMG</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00083">SIDefines.h:83</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ae859687e4d7658684e81e182411d51a4a4b3bb80273571c42a8b35d5e952034c9"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae859687e4d7658684e81e182411d51a4a4b3bb80273571c42a8b35d5e952034c9">llvm::SIInstrFlags::VOP3P</a></div><div class="ttdeci">@ VOP3P</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00072">SIDefines.h:72</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SIInstrFlags_html_ae859687e4d7658684e81e182411d51a4a78562688e8d67f7ffa892e4b92311a98"><div class="ttname"><a href="namespacellvm_1_1SIInstrFlags.html#ae859687e4d7658684e81e182411d51a4a78562688e8d67f7ffa892e4b92311a98">llvm::SIInstrFlags::VOP3</a></div><div class="ttdeci">@ VOP3</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00071">SIDefines.h:71</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SISrcMods_html_adf32d99afe6bc7077b8a27cd893dbd8fa3b095994a942145ccaaed4f175c7172a"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#adf32d99afe6bc7077b8a27cd893dbd8fa3b095994a942145ccaaed4f175c7172a">llvm::SISrcMods::OP_SEL_0</a></div><div class="ttdeci">@ OP_SEL_0</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00292">SIDefines.h:292</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SISrcMods_html_adf32d99afe6bc7077b8a27cd893dbd8fa8e2f726558b97b38629c9fa9f8691612"><div class="ttname"><a href="namespacellvm_1_1SISrcMods.html#adf32d99afe6bc7077b8a27cd893dbd8fa8e2f726558b97b38629c9fa9f8691612">llvm::SISrcMods::DST_OP_SEL</a></div><div class="ttdeci">@ DST_OP_SEL</div><div class="ttdef"><b>Definition</b> <a href="SIDefines_8h_source.html#l00295">SIDefines.h:294</a></div></div>
<div class="ttc" id="anamespacellvm_1_1support_1_1endian_html_add1f2d1d972957d22186f4ec92f985f6"><div class="ttname"><a href="namespacellvm_1_1support_1_1endian.html#add1f2d1d972957d22186f4ec92f985f6">llvm::support::endian::write</a></div><div class="ttdeci">void write(void *memory, value_type value, endianness endian)</div><div class="ttdoc">Write a value to memory with a particular endianness.</div><div class="ttdef"><b>Definition</b> <a href="Endian_8h_source.html#l00092">Endian.h:92</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition</b> <a href="DWP_8cpp_source.html#l00480">DWP.cpp:480</a></div></div>
<div class="ttc" id="anamespacellvm_html_a22eeee01734061ac1b31ccd994c49eef"><div class="ttname"><a href="namespacellvm.html#a22eeee01734061ac1b31ccd994c49eef">llvm::dyn_cast</a></div><div class="ttdeci">decltype(auto) dyn_cast(const From &amp;Val)</div><div class="ttdoc">dyn_cast&lt;X&gt; - Return the argument parameter cast to the specified type.</div><div class="ttdef"><b>Definition</b> <a href="Casting_8h_source.html#l00649">Casting.h:649</a></div></div>
<div class="ttc" id="anamespacellvm_html_a7b622c469acc130c9a500b85b1473ef3"><div class="ttname"><a href="namespacellvm.html#a7b622c469acc130c9a500b85b1473ef3">llvm::Hi_32</a></div><div class="ttdeci">constexpr uint32_t Hi_32(uint64_t Value)</div><div class="ttdoc">Return the high 32 bits of a 64 bit value.</div><div class="ttdef"><b>Definition</b> <a href="MathExtras_8h_source.html#l00154">MathExtras.h:154</a></div></div>
<div class="ttc" id="anamespacellvm_html_a84cef097f15848752272d38769011f58"><div class="ttname"><a href="namespacellvm.html#a84cef097f15848752272d38769011f58">llvm::MCFixupKind</a></div><div class="ttdeci">MCFixupKind</div><div class="ttdoc">Extensible enumeration to represent the type of a fixup.</div><div class="ttdef"><b>Definition</b> <a href="MCFixup_8h_source.html#l00021">MCFixup.h:21</a></div></div>
<div class="ttc" id="anamespacellvm_html_a84cef097f15848752272d38769011f58a0f7a8485c2c761bc5e870fe2b6466372"><div class="ttname"><a href="namespacellvm.html#a84cef097f15848752272d38769011f58a0f7a8485c2c761bc5e870fe2b6466372">llvm::FK_PCRel_4</a></div><div class="ttdeci">@ FK_PCRel_4</div><div class="ttdoc">A four-byte pc relative fixup.</div><div class="ttdef"><b>Definition</b> <a href="MCFixup_8h_source.html#l00030">MCFixup.h:30</a></div></div>
<div class="ttc" id="anamespacellvm_html_a84cef097f15848752272d38769011f58a5d58ab615cde98af13deb16dbc09f42d"><div class="ttname"><a href="namespacellvm.html#a84cef097f15848752272d38769011f58a5d58ab615cde98af13deb16dbc09f42d">llvm::FK_Data_4</a></div><div class="ttdeci">@ FK_Data_4</div><div class="ttdoc">A four-byte fixup.</div><div class="ttdef"><b>Definition</b> <a href="MCFixup_8h_source.html#l00025">MCFixup.h:25</a></div></div>
<div class="ttc" id="anamespacellvm_html_a87e65296f2a6d9570117a852af342764"><div class="ttname"><a href="namespacellvm.html#a87e65296f2a6d9570117a852af342764">llvm::isUInt</a></div><div class="ttdeci">constexpr bool isUInt(uint64_t x)</div><div class="ttdoc">Checks if an unsigned integer fits into the given bit width.</div><div class="ttdef"><b>Definition</b> <a href="MathExtras_8h_source.html#l00193">MathExtras.h:193</a></div></div>
<div class="ttc" id="anamespacellvm_html_aab3863f16cb0767af49f0dd63bc5aa90"><div class="ttname"><a href="namespacellvm.html#aab3863f16cb0767af49f0dd63bc5aa90">llvm::bit_cast</a></div><div class="ttdeci">To bit_cast(const From &amp;from) noexcept</div><div class="ttdef"><b>Definition</b> <a href="bit_8h_source.html#l00089">bit.h:89</a></div></div>
<div class="ttc" id="anamespacellvm_html_ac4fc845f5ed92de63cd4474f128f5fc5"><div class="ttname"><a href="namespacellvm.html#ac4fc845f5ed92de63cd4474f128f5fc5">llvm::cast</a></div><div class="ttdeci">decltype(auto) cast(const From &amp;Val)</div><div class="ttdoc">cast&lt;X&gt; - Return the argument parameter cast to the specified type.</div><div class="ttdef"><b>Definition</b> <a href="Casting_8h_source.html#l00565">Casting.h:565</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae1e26e57357947b25e392fd18ab000dbaaae6635e044ac56046b2893a529b5114"><div class="ttname"><a href="namespacellvm.html#ae1e26e57357947b25e392fd18ab000dbaaae6635e044ac56046b2893a529b5114">llvm::endianness::little</a></div><div class="ttdeci">@ little</div></div>
<div class="ttc" id="anamespacellvm_html_af65de2bc135e62d23eaa7b956d6599b3"><div class="ttname"><a href="namespacellvm.html#af65de2bc135e62d23eaa7b956d6599b3">llvm::createAMDGPUMCCodeEmitter</a></div><div class="ttdeci">MCCodeEmitter * createAMDGPUMCCodeEmitter(const MCInstrInfo &amp;MCII, MCContext &amp;Ctx)</div><div class="ttdef"><b>Definition</b> <a href="#l00101">AMDGPUMCCodeEmitter.cpp:101</a></div></div>
<div class="ttc" id="astructllvm_1_1DWARFExpression_1_1Operation_1_1Description_html"><div class="ttname"><a href="structllvm_1_1DWARFExpression_1_1Operation_1_1Description.html">llvm::DWARFExpression::Operation::Description</a></div><div class="ttdoc">Description of the encoding of one expression Op.</div><div class="ttdef"><b>Definition</b> <a href="DWARFExpression_8h_source.html#l00066">DWARFExpression.h:66</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Nov 1 2024 13:36:44 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
