
rangefinder_v5_250517.elf:     file format elf32-littlenios2
rangefinder_v5_250517.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000150

Program Header:
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x00005224 memsz 0x00005224 flags r-x
    LOAD off    0x00006244 vaddr 0x00005244 paddr 0x00005900 align 2**12
         filesz 0x000006bc memsz 0x000006bc flags rw-
    LOAD off    0x00006fbc vaddr 0x00005fbc paddr 0x00005fbc align 2**12
         filesz 0x00000000 memsz 0x00000a2c flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00000000  00000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000130  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00004fa8  00000150  00000150  00001150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       0000014c  000050f8  000050f8  000060f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       000006bc  00005244  00005900  00006244  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000a2c  00005fbc  00005fbc  00006fbc  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000023  00000000  00000000  00006900  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000b78  00000000  00000000  00006928  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0001142a  00000000  00000000  000074a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00007070  00000000  00000000  000188ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000055d8  00000000  00000000  0001f93a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  000012f8  00000000  00000000  00024f14  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00002c82  00000000  00000000  0002620c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00007113  00000000  00000000  00028e8e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_alt_sim_info 00000030  00000000  00000000  0002ffa4  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000007c8  00000000  00000000  0002ffd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .thread_model 00000003  00000000  00000000  0003377e  2**0
                  CONTENTS, READONLY
 17 .cpu          00000003  00000000  00000000  00033781  2**0
                  CONTENTS, READONLY
 18 .qsys         00000001  00000000  00000000  00033784  2**0
                  CONTENTS, READONLY
 19 .simulation_enabled 00000001  00000000  00000000  00033785  2**0
                  CONTENTS, READONLY
 20 .sysid_hash   00000004  00000000  00000000  00033786  2**0
                  CONTENTS, READONLY
 21 .sysid_base   00000004  00000000  00000000  0003378a  2**0
                  CONTENTS, READONLY
 22 .sysid_time   00000004  00000000  00000000  0003378e  2**0
                  CONTENTS, READONLY
 23 .stderr_dev   00000007  00000000  00000000  00033792  2**0
                  CONTENTS, READONLY
 24 .stdin_dev    00000007  00000000  00000000  00033799  2**0
                  CONTENTS, READONLY
 25 .stdout_dev   00000007  00000000  00000000  000337a0  2**0
                  CONTENTS, READONLY
 26 .sopc_system_name 00000010  00000000  00000000  000337a7  2**0
                  CONTENTS, READONLY
 27 .quartus_project_dir 0000002f  00000000  00000000  000337b7  2**0
                  CONTENTS, READONLY
 28 .sopcinfo     000990ab  00000000  00000000  000337e6  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000150 l    d  .text	00000000 .text
000050f8 l    d  .rodata	00000000 .rodata
00005244 l    d  .rwdata	00000000 .rwdata
00005fbc l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../rangefinder_v5_250517_bsp//obj/HAL/src/crt0.o
00000198 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_exception_entry.o
00000094 l       .exceptions	00000000 alt_exception_unknown
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 ad8369.c
00000000 l    df *ABS*	00000000 indication.c
00005fc0 l     O .bss	00000002 led_period_divider.1447
00000000 l    df *ABS*	00000000 laser_driver.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 max1932.c
00000000 l    df *ABS*	00000000 motors.c
00000000 l    df *ABS*	00000000 pc_com.c
00000610 l     F .text	00000080 uart_rx_interrupt_handler
00000000 l    df *ABS*	00000000 pulse_generator.c
00000000 l    df *ABS*	00000000 rangefinder.c
00000000 l    df *ABS*	00000000 sample_recorder.c
00005fd8 l     O .bss	00000004 cnt.1946
00000000 l    df *ABS*	00000000 spi_controller.c
00000000 l    df *ABS*	00000000 stepper_controller.c
00000000 l    df *ABS*	00000000 tdc7200.c
00000000 l    df *ABS*	00000000 time.c
00000000 l    df *ABS*	00000000 w_sqrt.c
00000000 l    df *ABS*	00000000 e_sqrt.c
00000000 l    df *ABS*	00000000 s_isnand.c
00000000 l    df *ABS*	00000000 s_lib_ver.c
00000000 l    df *ABS*	00000000 s_matherr.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 fp-bit.c
00002168 l     F .text	000001f4 _fpadd_parts
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
000026c4 l     F .text	00000354 _fpadd_parts
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
0000312c l     F .text	00000074 udivmodsi4
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 fp-bit.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 errno.c
00000000 l    df *ABS*	00000000 impure.c
00005250 l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_load.c
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
00005650 l     O .rwdata	000000c4 pc_uart
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00004150 l     F .text	0000003c alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
0000420c l     F .text	00000148 altera_avalon_uart_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00000000 l    df *ABS*	00000000 alt_close.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
00004700 l     F .text	00000008 alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00004848 l     F .text	00000070 alt_open_fd.constprop.0
00000000 l    df *ABS*	00000000 alt_open.c
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
00000000 l    df *ABS*	00000000 
00000218 g     F .text	00000018 set_led_state
00003f54 g     F .text	00000060 alt_main
00003a80 g     F .text	00000044 __ashldi3
00006758 g     O .bss	00000100 alt_irq
00001cb8 g     F .text	00000148 sqrt
00005900 g       *ABS*	00000000 __flash_rwdata_start
00000000 g       *ABS*	00000000 __alt_mem_ram_cpu
000007fc g     F .text	00000054 send_message2pc
00001ca8 g     F .text	00000008 get_system_time
00005fc2 g     O .bss	00000001 current_voltage
00001428 g     F .text	00000018 get_sample
00005fd6 g     O .bss	00000001 G_recording_in_process
000025ec g     F .text	00000094 __fixsfsi
00003ac4 g     F .text	00000010 __errno
000060ac g     O .bss	00000024 test_pulses
00000000 g     F .entry	0000001c __reset
00000020 g       *ABS*	00000000 __flash_exceptions_start
00000380 g     F .text	00000030 set_APD_ref_source
0000672c g     O .bss	00000014 tdc_results
00006004 g     O .bss	00000004 errno
00003094 g     F .text	00000038 __make_dp
00003618 g     F .text	0000002c __make_fp
00005ff4 g     O .bss	00000004 alt_argv
0000d8bc g       *ABS*	00000000 _gp
000023a8 g     F .text	00000058 __subsf3
00001510 g     F .text	0000002c sample_recorder_routine
00000738 g     F .text	00000058 integrity_check
00005714 g     O .rwdata	00000180 alt_fd_list
000058c4 g     O .rwdata	00000002 timeout_set_ms
00001c8c g     F .text	0000001c get_sys_timer_value
00000cbc g     F .text	00000068 init_pulse_generator
00005fca g     O .bss	00000001 current_amp_gain
00001358 g     F .text	000000d0 read_sample
00004ad8 g     F .text	00000094 alt_find_dev
00003ad4 g     F .text	000000f8 memcpy
00002fc0 g     F .text	000000d4 __floatsidf
00005fbc g     O .bss	00000001 current_vga_gain
000048b8 g     F .text	00000078 alt_io_redirect
00002f64 g     F .text	0000005c __ltdf2
000002f0 g     F .text	0000002c sys_init
00005fbe g     O .bss	00000001 led_state
000050f8 g       *ABS*	00000000 __DTOR_END__
00000d7c g     F .text	00000054 ProcCmd_PulseGen
00006740 g     O .bss	00000018 ts
000060d0 g     O .bss	00000648 adc_channel
0000047c g     F .text	00000194 ProcCmd_Motor
000011b4 g     F .text	000000b0 config_sample_recorder
00005fcf g     O .bss	00000001 next_state
00000000  w      *UND*	00000000 malloc
0000324c g     F .text	00000008 __udivsi3
000058c0 g     O .rwdata	00000001 noise_toler
000010b0 g     F .text	00000104 photodetector_calibrating_routine
00000790 g     F .text	00000030 calculate_crc
00004c70 g     F .text	00000050 alt_icache_flush
000019cc g     F .text	00000068 Init_TDC7200
00005fd4 g     O .bss	00000002 timeout_counter
00001a34 g     F .text	0000003c tdc_start_measure
00005fdc g     O .bss	00000004 G_system_time
000058e8 g     O .rwdata	00000004 alt_max_fd
00003868 g     F .text	00000104 __unpack_d
00000e64 g     F .text	000001b4 compute_rms
00000290 g     F .text	0000001c generate_pulse
00000d24 g     F .text	00000058 generate_test_pulses
00002680 g     F .text	00000044 __extendsfdf2
0000179c g     F .text	0000000c reset_position
00002a18 g     F .text	00000054 __adddf3
00006008 g     O .bss	000000a4 com
000058d0 g     O .rwdata	00000004 __fdlib_version
000058d4 g     O .rwdata	00000004 _global_impure_ptr
000069e8 g       *ABS*	00000000 __bss_end
00003dd8 g     F .text	00000068 alt_iic_isr_register
00003fe8 g     F .text	000000f4 alt_tick
00004354 g     F .text	00000040 altera_avalon_uart_init
00003dc0 g     F .text	00000018 alt_ic_irq_enabled
00005fd0 g     O .bss	00000001 state
00003fb4 g     F .text	00000034 alt_alarm_stop
00005fec g     O .bss	00000004 alt_irq_active
00005fe4 g     O .bss	00000004 sys_timer_context
00001860 g     F .text	0000003c read_32bword_from_tdc
00000cb0 g     F .text	0000000c com_routine
000000ec g     F .exceptions	00000064 alt_irq_handler
00005894 g     O .rwdata	00000028 alt_dev_null
000058bc g     O .rwdata	00000004 uart_context_ptr
0000031c g     F .text	0000004c mainloop
00003494 g     F .text	000000c8 __unpack_f
000003c0 g     F .text	00000024 open_drive
000046e8 g     F .text	00000018 alt_dcache_flush_all
00005900 g       *ABS*	00000000 __ram_rwdata_end
00000404 g     F .text	00000018 stop_drive
000058ec g     O .rwdata	00000008 alt_dev_list
00001c5c g     F .text	00000028 timers_init
000001cc g     F .text	00000010 ProcCmd_VGA
00005244 g       *ABS*	00000000 __ram_rodata_end
00003a3c g     F .text	00000044 __lshrdi3
000058c3 g     O .rwdata	00000001 filter_size
00003254 g     F .text	00000008 __umodsi3
000069e8 g       *ABS*	00000000 end
00003368 g     F .text	0000012c __pack_f
000044e4 g     F .text	00000124 altera_avalon_uart_write
0000019c g     F .text	00000030 set_VGA_gain
000050f8 g       *ABS*	00000000 __CTOR_LIST__
00008000 g       *ABS*	00000000 __alt_stack_pointer
0000418c g     F .text	00000050 alt_avalon_timer_sc_init
000041ec g     F .text	00000010 altera_avalon_uart_write_fd
000032bc g     F .text	000000ac __clzsi2
000041fc g     F .text	00000010 altera_avalon_uart_close_fd
00000e58 g     F .text	0000000c calibrate_photodetector
00006718 g     O .bss	00000014 sr_config
000003b0 g     F .text	00000010 ProcCmd_APD
000008a0 g     F .text	0000000c com_init
00004f44 g     F .text	000001a0 __call_exitprocs
00000150 g     F .text	0000004c _start
00005fcb g     O .bss	00000001 record_delay_cnt
00006000 g     O .bss	00000004 _alt_tick_rate
00000870 g     F .text	00000030 msg_crc
000058c8 g     O .rwdata	00000004 time_flags
0000165c g     F .text	000000e4 send_spi_word
00005ffc g     O .bss	00000004 _alt_nticks
000040fc g     F .text	00000054 alt_sys_init
00001610 g     F .text	00000024 ProcCmd_SampleRecorder
00004e14 g     F .text	00000130 __register_exitproc
00000230 g     F .text	00000020 generate_laser_pulse
00001440 g     F .text	0000005c start_sample_recorder
0000176c g     F .text	00000028 move_on_distance
000058cc g     O .rwdata	00000004 sys_timer_context_ptr
00001978 g     F .text	00000054 TDC7200_reg_init
00005244 g       *ABS*	00000000 __ram_rwdata_start
000050f8 g       *ABS*	00000000 __ram_rodata_start
00000850 g     F .text	00000020 set_rs485_driver_dir
000007c0 g     F .text	0000003c send_byte_by_uart
00001264 g     F .text	000000f4 init_sample_recorder
00004c18 g     F .text	00000058 alt_get_fd
00000464 g     F .text	00000018 reset_drive_position
0000396c g     F .text	000000d0 __fpcmp_parts_d
000006c4 g     F .text	00000074 rs485_init
00005fe8 g     O .bss	00000004 tflags
00004d0c g     F .text	0000007c memcmp
000058c1 g     O .rwdata	00000001 noise_rms_dest
000069e8 g       *ABS*	00000000 __alt_stack_base
00001554 g     F .text	000000bc send_sample
00000a58 g     F .text	00000258 rs485_routine
00002db0 g     F .text	000001b4 __divdf3
00001938 g     F .text	00000040 tdc7200_reset
0000044c g     F .text	00000018 drive_pos
00002acc g     F .text	000002e4 __muldf3
00005100 g     O .rodata	00000010 __thenan_sf
00001a70 g     F .text	0000005c tdc_stop_measure
00004b6c g     F .text	000000ac alt_find_file
00004708 g     F .text	0000006c alt_dev_llist_insert
00005fce g     O .bss	00000001 sample_ready
0000041c g     F .text	00000030 drive_change_pos
00001acc g     F .text	00000150 ProcCmd_TDC
00005fbc g       *ABS*	00000000 __bss_start
00003bcc g     F .text	000000dc memset
00000368 g     F .text	00000018 main
000008ac g     F .text	000000ac send_cmd2pc
00005ff0 g     O .bss	00000004 alt_envp
000018bc g     F .text	0000007c tdc_pause
00000dd0 g     F .text	00000088 ProcCmd_Rangefinder
00000690 g     F .text	00000034 register_uart_interrupt
000020f0 g     F .text	00000008 matherr
000030cc g     F .text	00000060 __truncdfsf2
000058c2 g     O .rwdata	00000001 half_filter
00006858 g     O .bss	00000190 _atexit0
00005fcd g     O .bss	00000001 rms_ready
000058fc g     O .rwdata	00000004 alt_errno
000031a0 g     F .text	00000050 __divsi3
00005110 g     O .rodata	00000014 __thenan_df
000050f8 g       *ABS*	00000000 __CTOR_END__
00002400 g     F .text	00000190 __mulsf3
000050f8 g       *ABS*	00000000 __flash_rodata_start
000050f8 g       *ABS*	00000000 __DTOR_LIST__
00005fd1 g     O .bss	00000001 G_noise_rms
0000149c g     F .text	00000074 stop_sample_recorder
000040dc g     F .text	00000020 alt_irq_init
00004aac g     F .text	00000024 alt_release_fd
00001018 g     F .text	00000098 calibrating_iteration
00005124 g     O .rodata	00000100 __clz_tab
00004cc0 g     F .text	00000014 atexit
00002590 g     F .text	0000005c __gesf2
000058d8 g     O .rwdata	00000004 _impure_ptr
000017a8 g     F .text	00000044 write_16bword_to_tdc
00005ff8 g     O .bss	00000004 alt_argc
000047d8 g     F .text	00000064 _do_dtors
00001658 g     F .text	00000004 debug_point
00005fc8 g     O .bss	00000002 iteration_cnt
00000020 g       .exceptions	00000000 alt_irq_entry
00005fcc g     O .bss	00000001 calibrating_complete
00001634 g     F .text	00000024 test_call_generator
000058f4 g     O .rwdata	00000008 alt_fs_list
00000270 g     F .text	00000020 generate_tdc_start_pulse
00005fe0 g     O .bss	00000004 sys_abs_time_ms
00000020 g       *ABS*	00000000 __ram_exceptions_start
00001794 g     F .text	00000008 current_pos
00001e00 g     F .text	000002c4 __ieee754_sqrt
0000189c g     F .text	00000020 set_tdc_chip_enable
00001c1c g     F .text	00000024 alarm_handler
00003d3c g     F .text	00000004 alt_ic_isr_register
00005900 g       *ABS*	00000000 _edata
00001740 g     F .text	00000024 start_moving
000041dc g     F .text	00000010 altera_avalon_uart_read_fd
000069e8 g       *ABS*	00000000 _end
00000958 g     F .text	00000100 command_handler
0000153c g     F .text	00000018 reset_adc_modules
00000150 g       *ABS*	00000000 __ram_exceptions_end
000002ac g     F .text	00000044 ProcCmd_Laser
00003d80 g     F .text	00000040 alt_ic_irq_disable
00004ad0 g     F .text	00000008 altera_nios2_qsys_irq_init
00004cd4 g     F .text	00000038 exit
00005244 g     O .rwdata	0000000a TDC7200_reg_local_copy
0000181c g     F .text	00000044 write_32bword_to_tdc
000031f0 g     F .text	0000005c __modsi3
00008000 g       *ABS*	00000000 __alt_data_end
00000020 g     F .exceptions	00000000 alt_exception
00004394 g     F .text	00000028 altera_avalon_uart_close
000020f8 g     F .text	00000070 __fixunssfsi
0000355c g     F .text	000000bc __fpcmp_parts_f
000017ec g     F .text	00000030 read_16bword_from_tdc
000050e4 g     F .text	00000014 _exit
000020c4 g     F .text	0000002c __isnand
000001dc g     F .text	0000003c indication
00003ca8 g     F .text	00000094 alt_alarm_start
0000325c g     F .text	00000060 __muldi3
00004d88 g     F .text	0000008c strlen
00004930 g     F .text	0000017c open
00001c40 g     F .text	0000001c register_sys_timer_interrupt
000003e4 g     F .text	00000020 close_drive
00000250 g     F .text	00000020 generate_charge_pulse
0000483c g     F .text	0000000c alt_icache_flush_all
000058dc g     O .rwdata	00000004 alt_priority_mask
00003d40 g     F .text	00000040 alt_ic_irq_enable
000043bc g     F .text	00000128 altera_avalon_uart_read
00002a6c g     F .text	00000060 __subdf3
00001764 g     F .text	00000008 stop_moving
000058e0 g     O .rwdata	00000008 alt_alarm_list
00004774 g     F .text	00000064 _do_ctors
00001cb0 g     F .text	00000008 simple_delay
00004608 g     F .text	000000e0 close
0000235c g     F .text	0000004c __addsf3
00001c84 g     F .text	00000008 sys_timer_flags
00005fc4 g     O .bss	00000004 uart_context
00003e40 g     F .text	00000114 alt_load
00003644 g     F .text	00000224 __pack_d
00000000  w      *UND*	00000000 free



Disassembly of section .entry:

00000000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && !defined(ALT_SIM_OPTIMIZE)
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
   0:	00840014 	movui	r2,4096
#endif

0:
    initi r2
   4:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
   8:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
   c:	00bffd16 	blt	zero,r2,4 <_gp+0xffff2748>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
  10:	00400034 	movhi	at,0
    ori r1, r1, %lo(_start)
  14:	08405414 	ori	at,at,336
    jmp r1
  18:	0800683a 	jmp	at
  1c:	00000000 	call	0 <__reset>

Disassembly of section .exceptions:

00000020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
  20:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
  24:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
  28:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  2c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  30:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  34:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  38:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  3c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  40:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
  44:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
  48:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  4c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  68:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  6c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  70:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  74:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  78:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  7c:	10000326 	beq	r2,zero,8c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  80:	20000226 	beq	r4,zero,8c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  84:	00000ec0 	call	ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  88:	00000306 	br	98 <alt_exception_unknown+0x4>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
  8c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
  90:	e8bfff17 	ldw	r2,-4(ea)

00000094 <alt_exception_unknown>:
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
  94:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  98:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  9c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  c0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
  c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  e0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
  e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  e8:	ef80083a 	eret

000000ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  ec:	defffe04 	addi	sp,sp,-8
  f0:	dfc00115 	stw	ra,4(sp)
  f4:	dc000015 	stw	r16,0(sp)
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  f8:	000b313a 	rdctl	r5,ipending
  fc:	04000034 	movhi	r16,0
 100:	8419d604 	addi	r16,r16,26456
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 104:	2880004c 	andi	r2,r5,1

  active = alt_irq_pending ();

  do
  {
    i = 0;
 108:	0007883a 	mov	r3,zero
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 10c:	1000051e 	bne	r2,zero,124 <alt_irq_handler+0x38>
 110:	00800044 	movi	r2,1
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 114:	1085883a 	add	r2,r2,r2
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 118:	2888703a 	and	r4,r5,r2
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
      i++;
 11c:	18c00044 	addi	r3,r3,1
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 120:	203ffc26 	beq	r4,zero,114 <_gp+0xffff2858>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 124:	180690fa 	slli	r3,r3,3
 128:	80c7883a 	add	r3,r16,r3
 12c:	18800017 	ldw	r2,0(r3)
 130:	19000117 	ldw	r4,4(r3)
 134:	103ee83a 	callr	r2
 138:	000b313a 	rdctl	r5,ipending

    } while (1);

    active = alt_irq_pending ();
    
  } while (active);
 13c:	283ff11e 	bne	r5,zero,104 <_gp+0xffff2848>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 140:	dfc00117 	ldw	ra,4(sp)
 144:	dc000017 	ldw	r16,0(sp)
 148:	dec00204 	addi	sp,sp,8
 14c:	f800283a 	ret

Disassembly of section .text:

00000150 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
     150:	00840014 	movui	r2,4096
#endif

0:
    initd 0(r2)
     154:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
     158:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
     15c:	00bffd16 	blt	zero,r2,154 <_gp+0xffff2898>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     160:	06c00034 	movhi	sp,0
    ori sp, sp, %lo(__alt_stack_pointer)
     164:	dee00014 	ori	sp,sp,32768
    movhi gp, %hi(_gp)
     168:	06800034 	movhi	gp,0
    ori gp, gp, %lo(_gp)
     16c:	d6b62f14 	ori	gp,gp,55484
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     170:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
     174:	1097ef14 	ori	r2,r2,24508

    movhi r3, %hi(__bss_end)
     178:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
     17c:	18da7a14 	ori	r3,r3,27112

    beq r2, r3, 1f
     180:	10c00326 	beq	r2,r3,190 <_start+0x40>

0:
    stw zero, (r2)
     184:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     188:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     18c:	10fffd36 	bltu	r2,r3,184 <_gp+0xffff28c8>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
     190:	0003e400 	call	3e40 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     194:	0003f540 	call	3f54 <alt_main>

00000198 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     198:	003fff06 	br	198 <_gp+0xffff28dc>

0000019c <set_VGA_gain>:
void set_VGA_gain(unsigned char gain)
{
	unsigned int tx_word = 0;
	unsigned int answer = 0;
	tx_word = gain & 0xF;
	tx_word = tx_word << 28;
     19c:	200a973a 	slli	r5,r4,28
	current_vga_gain=cmd->data[0];
	set_VGA_gain(current_vga_gain);
}

void set_VGA_gain(unsigned char gain)
{
     1a0:	defffd04 	addi	sp,sp,-12
	unsigned int tx_word = 0;
	unsigned int answer = 0;
	tx_word = gain & 0xF;
	tx_word = tx_word << 28;
	answer=send_spi_word(SPI_VGA_BASE,tx_word,VGA_WORD_LEN,VGA_CLK_DIV,VGA_CLK_POL,VGA_CLK_PH);
     1a4:	d8000015 	stw	zero,0(sp)
     1a8:	d8000115 	stw	zero,4(sp)
     1ac:	0124c814 	movui	r4,37664
     1b0:	01800104 	movi	r6,4
     1b4:	01c00284 	movi	r7,10
	current_vga_gain=cmd->data[0];
	set_VGA_gain(current_vga_gain);
}

void set_VGA_gain(unsigned char gain)
{
     1b8:	dfc00215 	stw	ra,8(sp)
	unsigned int tx_word = 0;
	unsigned int answer = 0;
	tx_word = gain & 0xF;
	tx_word = tx_word << 28;
	answer=send_spi_word(SPI_VGA_BASE,tx_word,VGA_WORD_LEN,VGA_CLK_DIV,VGA_CLK_POL,VGA_CLK_PH);
     1bc:	000165c0 	call	165c <send_spi_word>
}
     1c0:	dfc00217 	ldw	ra,8(sp)
     1c4:	dec00304 	addi	sp,sp,12
     1c8:	f800283a 	ret

000001cc <ProcCmd_VGA>:

void ProcCmd_VGA(t_pc_cmd *cmd);

void ProcCmd_VGA(t_pc_cmd *cmd)
{
	current_vga_gain=cmd->data[0];
     1cc:	208000c3 	ldbu	r2,3(r4)
	set_VGA_gain(current_vga_gain);
     1d0:	11003fcc 	andi	r4,r2,255

void ProcCmd_VGA(t_pc_cmd *cmd);

void ProcCmd_VGA(t_pc_cmd *cmd)
{
	current_vga_gain=cmd->data[0];
     1d4:	d0a1c005 	stb	r2,-30976(gp)
	set_VGA_gain(current_vga_gain);
     1d8:	000019c1 	jmpi	19c <set_VGA_gain>

000001dc <indication>:
alt_u8 led_state = led_off;

void indication()
{
	static alt_u16 led_period_divider = 0;
	led_period_divider++;
     1dc:	d0a1c10b 	ldhu	r2,-30972(gp)
	if (led_period_divider==BLINK_HALF_PERIOD)
     1e0:	00c03e84 	movi	r3,250
alt_u8 led_state = led_off;

void indication()
{
	static alt_u16 led_period_divider = 0;
	led_period_divider++;
     1e4:	10800044 	addi	r2,r2,1
	if (led_period_divider==BLINK_HALF_PERIOD)
     1e8:	113fffcc 	andi	r4,r2,65535
     1ec:	20c00226 	beq	r4,r3,1f8 <indication+0x1c>
alt_u8 led_state = led_off;

void indication()
{
	static alt_u16 led_period_divider = 0;
	led_period_divider++;
     1f0:	d0a1c10d 	sth	r2,-30972(gp)
     1f4:	f800283a 	ret
	if (led_period_divider==BLINK_HALF_PERIOD)
	{
		led_period_divider=0;
		led_state=!led_state;
     1f8:	d0a1c083 	ldbu	r2,-30974(gp)
{
	static alt_u16 led_period_divider = 0;
	led_period_divider++;
	if (led_period_divider==BLINK_HALF_PERIOD)
	{
		led_period_divider=0;
     1fc:	d021c10d 	sth	zero,-30972(gp)
		led_state=!led_state;
     200:	1005003a 	cmpeq	r2,r2,zero
}

void set_led_state(alt_u8 state)
{
	alt_u32 buf = 0;
	if (state)
     204:	100690fa 	slli	r3,r2,3
	static alt_u16 led_period_divider = 0;
	led_period_divider++;
	if (led_period_divider==BLINK_HALF_PERIOD)
	{
		led_period_divider=0;
		led_state=!led_state;
     208:	d0a1c085 	stb	r2,-30974(gp)
	alt_u32 buf = 0;
	if (state)
		buf|=LED_PIN_BIT;
	else
		buf&=(~LED_PIN_BIT);
	IOWR_ALTERA_AVALON_PIO_DATA(LEDS_PORT_BASE,buf);
     20c:	00a4a014 	movui	r2,37504
     210:	10c00035 	stwio	r3,0(r2)
     214:	f800283a 	ret

00000218 <set_led_state>:
}

void set_led_state(alt_u8 state)
{
	alt_u32 buf = 0;
	if (state)
     218:	21003fcc 	andi	r4,r4,255
     21c:	2008c03a 	cmpne	r4,r4,zero
     220:	200890fa 	slli	r4,r4,3
		buf|=LED_PIN_BIT;
	else
		buf&=(~LED_PIN_BIT);
	IOWR_ALTERA_AVALON_PIO_DATA(LEDS_PORT_BASE,buf);
     224:	00a4a014 	movui	r2,37504
     228:	11000035 	stwio	r4,0(r2)
     22c:	f800283a 	ret

00000230 <generate_laser_pulse>:
}

void generate_pulse(unsigned int base, unsigned int tpulse, unsigned int delay, unsigned char mode)
{
	unsigned int buf = 0;
	IOWR(base,PULSE_LENGTH,tpulse);
     230:	00a49214 	movui	r2,37448
     234:	11000035 	stwio	r4,0(r2)
	IOWR(base,PULSE_DELAY,delay);
     238:	00a49314 	movui	r2,37452
     23c:	11400035 	stwio	r5,0(r2)
	buf = mode&0x3;
	buf = (buf << 1)|0x1;
	IOWR(base,DRIVER_CONTROL,buf);
     240:	00a49014 	movui	r2,37440
     244:	00c00144 	movi	r3,5
     248:	10c00035 	stwio	r3,0(r2)
     24c:	f800283a 	ret

00000250 <generate_charge_pulse>:
}

void generate_pulse(unsigned int base, unsigned int tpulse, unsigned int delay, unsigned char mode)
{
	unsigned int buf = 0;
	IOWR(base,PULSE_LENGTH,tpulse);
     250:	00a45a14 	movui	r2,37224
     254:	11000035 	stwio	r4,0(r2)
	IOWR(base,PULSE_DELAY,delay);
     258:	00a45b14 	movui	r2,37228
     25c:	11400035 	stwio	r5,0(r2)
	buf = mode&0x3;
	buf = (buf << 1)|0x1;
	IOWR(base,DRIVER_CONTROL,buf);
     260:	00a45814 	movui	r2,37216
     264:	00c000c4 	movi	r3,3
     268:	10c00035 	stwio	r3,0(r2)
     26c:	f800283a 	ret

00000270 <generate_tdc_start_pulse>:
}

void generate_pulse(unsigned int base, unsigned int tpulse, unsigned int delay, unsigned char mode)
{
	unsigned int buf = 0;
	IOWR(base,PULSE_LENGTH,tpulse);
     270:	00a45214 	movui	r2,37192
     274:	11000035 	stwio	r4,0(r2)
	IOWR(base,PULSE_DELAY,delay);
     278:	00a45314 	movui	r2,37196
     27c:	11400035 	stwio	r5,0(r2)
	buf = mode&0x3;
	buf = (buf << 1)|0x1;
	IOWR(base,DRIVER_CONTROL,buf);
     280:	00a45014 	movui	r2,37184
     284:	00c000c4 	movi	r3,3
     288:	10c00035 	stwio	r3,0(r2)
     28c:	f800283a 	ret

00000290 <generate_pulse>:
}

void generate_pulse(unsigned int base, unsigned int tpulse, unsigned int delay, unsigned char mode)
{
	unsigned int buf = 0;
	IOWR(base,PULSE_LENGTH,tpulse);
     290:	21400235 	stwio	r5,8(r4)
	IOWR(base,PULSE_DELAY,delay);
     294:	21800335 	stwio	r6,12(r4)
	buf = mode&0x3;
     298:	39c000cc 	andi	r7,r7,3
	buf = (buf << 1)|0x1;
     29c:	39cf883a 	add	r7,r7,r7
     2a0:	39c00054 	ori	r7,r7,1
	IOWR(base,DRIVER_CONTROL,buf);
     2a4:	21c00035 	stwio	r7,0(r4)
     2a8:	f800283a 	ret

000002ac <ProcCmd_Laser>:

void ProcCmd_Laser(t_pc_cmd* cmd)
{
	unsigned short len = 0;
	unsigned short delay = 0;
	len = cmd->data[1];
     2ac:	20800103 	ldbu	r2,4(r4)
	len = len<<8;
	len|= cmd->data[0];
     2b0:	214000c3 	ldbu	r5,3(r4)
	delay = cmd->data[3];
	delay = len<<8;
	delay|= cmd->data[2];
     2b4:	20c00143 	ldbu	r3,5(r4)
void ProcCmd_Laser(t_pc_cmd* cmd)
{
	unsigned short len = 0;
	unsigned short delay = 0;
	len = cmd->data[1];
	len = len<<8;
     2b8:	1004923a 	slli	r2,r2,8
	len|= cmd->data[0];
     2bc:	1144b03a 	or	r2,r2,r5
	delay = cmd->data[3];
	delay = len<<8;
     2c0:	1008923a 	slli	r4,r2,8
}

void generate_pulse(unsigned int base, unsigned int tpulse, unsigned int delay, unsigned char mode)
{
	unsigned int buf = 0;
	IOWR(base,PULSE_LENGTH,tpulse);
     2c4:	10bfffcc 	andi	r2,r2,65535
	len = cmd->data[1];
	len = len<<8;
	len|= cmd->data[0];
	delay = cmd->data[3];
	delay = len<<8;
	delay|= cmd->data[2];
     2c8:	20c6b03a 	or	r3,r4,r3
}

void generate_pulse(unsigned int base, unsigned int tpulse, unsigned int delay, unsigned char mode)
{
	unsigned int buf = 0;
	IOWR(base,PULSE_LENGTH,tpulse);
     2cc:	01249214 	movui	r4,37448
     2d0:	20800035 	stwio	r2,0(r4)
	IOWR(base,PULSE_DELAY,delay);
     2d4:	18ffffcc 	andi	r3,r3,65535
     2d8:	00a49314 	movui	r2,37452
     2dc:	10c00035 	stwio	r3,0(r2)
	buf = mode&0x3;
	buf = (buf << 1)|0x1;
	IOWR(base,DRIVER_CONTROL,buf);
     2e0:	00a49014 	movui	r2,37440
     2e4:	00c00144 	movi	r3,5
     2e8:	10c00035 	stwio	r3,0(r2)
     2ec:	f800283a 	ret

000002f0 <sys_init>:

void sys_init();
void mainloop();

void sys_init()
{
     2f0:	deffff04 	addi	sp,sp,-4
     2f4:	dfc00015 	stw	ra,0(sp)
	timers_init();
     2f8:	0001c5c0 	call	1c5c <timers_init>
	com_init();
     2fc:	00008a00 	call	8a0 <com_init>

	init_sample_recorder();
     300:	00012640 	call	1264 <init_sample_recorder>
	set_VGA_gain(plus1db);
     304:	01000084 	movi	r4,2
     308:	000019c0 	call	19c <set_VGA_gain>
	init_pulse_generator();
     30c:	0000cbc0 	call	cbc <init_pulse_generator>
	Init_TDC7200();
}
     310:	dfc00017 	ldw	ra,0(sp)
     314:	dec00104 	addi	sp,sp,4
	com_init();

	init_sample_recorder();
	set_VGA_gain(plus1db);
	init_pulse_generator();
	Init_TDC7200();
     318:	00019cc1 	jmpi	19cc <Init_TDC7200>

0000031c <mainloop>:
}

void mainloop()
{
     31c:	deffff04 	addi	sp,sp,-4
     320:	dfc00015 	stw	ra,0(sp)
	com_routine();
     324:	0000cb00 	call	cb0 <com_routine>
	if (sys_timer_flags()->mainloop)
     328:	0001c840 	call	1c84 <sys_timer_flags>
     32c:	10800017 	ldw	r2,0(r2)
     330:	1080004c 	andi	r2,r2,1
     334:	1000031e 	bne	r2,zero,344 <mainloop+0x28>
		sys_timer_flags()->mainloop = 0;
		photodetector_calibrating_routine();
		sample_recorder_routine();
		indication();
	}
}
     338:	dfc00017 	ldw	ra,0(sp)
     33c:	dec00104 	addi	sp,sp,4
     340:	f800283a 	ret
void mainloop()
{
	com_routine();
	if (sys_timer_flags()->mainloop)
	{
		sys_timer_flags()->mainloop = 0;
     344:	0001c840 	call	1c84 <sys_timer_flags>
     348:	10c00003 	ldbu	r3,0(r2)
     34c:	18c03f8c 	andi	r3,r3,254
     350:	10c00005 	stb	r3,0(r2)
		photodetector_calibrating_routine();
     354:	00010b00 	call	10b0 <photodetector_calibrating_routine>
		sample_recorder_routine();
     358:	00015100 	call	1510 <sample_recorder_routine>
		indication();
	}
}
     35c:	dfc00017 	ldw	ra,0(sp)
     360:	dec00104 	addi	sp,sp,4
	if (sys_timer_flags()->mainloop)
	{
		sys_timer_flags()->mainloop = 0;
		photodetector_calibrating_routine();
		sample_recorder_routine();
		indication();
     364:	00001dc1 	jmpi	1dc <indication>

00000368 <main>:
	}
}

int main ()
{
     368:	deffff04 	addi	sp,sp,-4
     36c:	dfc00015 	stw	ra,0(sp)
	sys_init();
     370:	00002f00 	call	2f0 <sys_init>
	while (1)
		mainloop();
     374:	000031c0 	call	31c <mainloop>
     378:	000031c0 	call	31c <mainloop>
     37c:	003ffd06 	br	374 <_gp+0xffff2ab8>

00000380 <set_APD_ref_source>:
void set_APD_ref_source(unsigned char voltage)
{
	unsigned int tx_word = 0;
	unsigned int answer = 0;
	tx_word = voltage;
	tx_word = tx_word << 24;
     380:	200a963a 	slli	r5,r4,24
	current_voltage=cmd->data[0];
	set_APD_ref_source(current_voltage);
}

void set_APD_ref_source(unsigned char voltage)
{
     384:	defffd04 	addi	sp,sp,-12
	unsigned int tx_word = 0;
	unsigned int answer = 0;
	tx_word = voltage;
	tx_word = tx_word << 24;
	answer=send_spi_word(SPI_APD_BASE,tx_word,APD_WORD_LEN,APD_CLK_DIV,APD_CLK_POL,APD_CLK_PH);
     388:	d8000015 	stw	zero,0(sp)
     38c:	d8000115 	stw	zero,4(sp)
     390:	0124c014 	movui	r4,37632
     394:	01800204 	movi	r6,8
     398:	01c00284 	movi	r7,10
	current_voltage=cmd->data[0];
	set_APD_ref_source(current_voltage);
}

void set_APD_ref_source(unsigned char voltage)
{
     39c:	dfc00215 	stw	ra,8(sp)
	unsigned int tx_word = 0;
	unsigned int answer = 0;
	tx_word = voltage;
	tx_word = tx_word << 24;
	answer=send_spi_word(SPI_APD_BASE,tx_word,APD_WORD_LEN,APD_CLK_DIV,APD_CLK_POL,APD_CLK_PH);
     3a0:	000165c0 	call	165c <send_spi_word>
}
     3a4:	dfc00217 	ldw	ra,8(sp)
     3a8:	dec00304 	addi	sp,sp,12
     3ac:	f800283a 	ret

000003b0 <ProcCmd_APD>:

void ProcCmd_APD(t_pc_cmd *cmd);

void ProcCmd_APD(t_pc_cmd *cmd)
{
	current_voltage=cmd->data[0];
     3b0:	208000c3 	ldbu	r2,3(r4)
	set_APD_ref_source(current_voltage);
     3b4:	11003fcc 	andi	r4,r2,255

void ProcCmd_APD(t_pc_cmd *cmd);

void ProcCmd_APD(t_pc_cmd *cmd)
{
	current_voltage=cmd->data[0];
     3b8:	d0a1c185 	stb	r2,-30970(gp)
	set_APD_ref_source(current_voltage);
     3bc:	00003801 	jmpi	380 <set_APD_ref_source>

000003c0 <open_drive>:
void ProcCmd_Motor(t_pc_cmd* cmd);


void open_drive (unsigned int speed, unsigned char motor)
{
	if (motor==0) //iris
     3c0:	29403fcc 	andi	r5,r5,255
//void reset_drive_position(unsigned char motor);
void ProcCmd_Motor(t_pc_cmd* cmd);


void open_drive (unsigned int speed, unsigned char motor)
{
     3c4:	200d883a 	mov	r6,r4
	if (motor==0) //iris
     3c8:	28000326 	beq	r5,zero,3d8 <open_drive+0x18>
		start_moving(STEPPER_IRIS_BASE,1,speed);
	else
		start_moving(STEPPER_ATTEN_BASE,1,speed);
     3cc:	0124bc14 	movui	r4,37616
     3d0:	01400044 	movi	r5,1
     3d4:	00017401 	jmpi	1740 <start_moving>


void open_drive (unsigned int speed, unsigned char motor)
{
	if (motor==0) //iris
		start_moving(STEPPER_IRIS_BASE,1,speed);
     3d8:	0124b814 	movui	r4,37600
     3dc:	01400044 	movi	r5,1
     3e0:	00017401 	jmpi	1740 <start_moving>

000003e4 <close_drive>:
		start_moving(STEPPER_ATTEN_BASE,1,speed);
}

void close_drive (unsigned int speed, unsigned char motor)
{
	if (motor==0) //iris
     3e4:	29403fcc 	andi	r5,r5,255
	else
		start_moving(STEPPER_ATTEN_BASE,1,speed);
}

void close_drive (unsigned int speed, unsigned char motor)
{
     3e8:	200d883a 	mov	r6,r4
	if (motor==0) //iris
     3ec:	28000326 	beq	r5,zero,3fc <close_drive+0x18>
		start_moving(STEPPER_IRIS_BASE,0,speed);
	else
		start_moving(STEPPER_ATTEN_BASE,0,speed);
     3f0:	0124bc14 	movui	r4,37616
     3f4:	000b883a 	mov	r5,zero
     3f8:	00017401 	jmpi	1740 <start_moving>
}

void close_drive (unsigned int speed, unsigned char motor)
{
	if (motor==0) //iris
		start_moving(STEPPER_IRIS_BASE,0,speed);
     3fc:	0124b814 	movui	r4,37600
     400:	00017401 	jmpi	1740 <start_moving>

00000404 <stop_drive>:
		start_moving(STEPPER_ATTEN_BASE,0,speed);
}

void stop_drive(unsigned char motor)
{
	if (motor==0) //iris
     404:	21003fcc 	andi	r4,r4,255
     408:	20000226 	beq	r4,zero,414 <stop_drive+0x10>
		stop_moving(STEPPER_IRIS_BASE);
	else
		stop_moving(STEPPER_ATTEN_BASE);
     40c:	0124bc14 	movui	r4,37616
     410:	00017641 	jmpi	1764 <stop_moving>
}

void stop_drive(unsigned char motor)
{
	if (motor==0) //iris
		stop_moving(STEPPER_IRIS_BASE);
     414:	0124b814 	movui	r4,37600
     418:	00017641 	jmpi	1764 <stop_moving>

0000041c <drive_change_pos>:
		stop_moving(STEPPER_ATTEN_BASE);
}

void drive_change_pos(unsigned int position, unsigned int speed, unsigned char dir, unsigned char motor)
{
	if (motor==0)
     41c:	38c03fcc 	andi	r3,r7,255
	else
		stop_moving(STEPPER_ATTEN_BASE);
}

void drive_change_pos(unsigned int position, unsigned int speed, unsigned char dir, unsigned char motor)
{
     420:	2805883a 	mov	r2,r5
     424:	200f883a 	mov	r7,r4
	if (motor==0)
     428:	18000426 	beq	r3,zero,43c <drive_change_pos+0x20>
		move_on_distance(STEPPER_IRIS_BASE,dir,speed,position);
	else
		move_on_distance(STEPPER_ATTEN_BASE,dir,speed,position);
     42c:	31403fcc 	andi	r5,r6,255
     430:	0124bc14 	movui	r4,37616
     434:	100d883a 	mov	r6,r2
     438:	000176c1 	jmpi	176c <move_on_distance>
}

void drive_change_pos(unsigned int position, unsigned int speed, unsigned char dir, unsigned char motor)
{
	if (motor==0)
		move_on_distance(STEPPER_IRIS_BASE,dir,speed,position);
     43c:	31403fcc 	andi	r5,r6,255
     440:	0124b814 	movui	r4,37600
     444:	100d883a 	mov	r6,r2
     448:	000176c1 	jmpi	176c <move_on_distance>

0000044c <drive_pos>:
		move_on_distance(STEPPER_ATTEN_BASE,dir,speed,position);
}

unsigned int drive_pos (unsigned char motor)
{
	if (motor==0)
     44c:	21003fcc 	andi	r4,r4,255
     450:	20000226 	beq	r4,zero,45c <drive_pos+0x10>
		return current_pos(STEPPER_IRIS_BASE);
	else
		return current_pos(STEPPER_ATTEN_BASE);
     454:	0124bc14 	movui	r4,37616
     458:	00017941 	jmpi	1794 <current_pos>
}

unsigned int drive_pos (unsigned char motor)
{
	if (motor==0)
		return current_pos(STEPPER_IRIS_BASE);
     45c:	0124b814 	movui	r4,37600
     460:	00017941 	jmpi	1794 <current_pos>

00000464 <reset_drive_position>:
		return current_pos(STEPPER_ATTEN_BASE);
}

void reset_drive_position(unsigned char motor)
{
	if (motor==0)
     464:	21003fcc 	andi	r4,r4,255
     468:	20000226 	beq	r4,zero,474 <reset_drive_position+0x10>
		reset_position(STEPPER_IRIS_BASE);
	else
		reset_position(STEPPER_ATTEN_BASE);
     46c:	0124bc14 	movui	r4,37616
     470:	000179c1 	jmpi	179c <reset_position>
}

void reset_drive_position(unsigned char motor)
{
	if (motor==0)
		reset_position(STEPPER_IRIS_BASE);
     474:	0124b814 	movui	r4,37600
     478:	000179c1 	jmpi	179c <reset_position>

0000047c <ProcCmd_Motor>:
	else
		reset_position(STEPPER_ATTEN_BASE);
}

void ProcCmd_Motor(t_pc_cmd* cmd)
{
     47c:	defff504 	addi	sp,sp,-44
     480:	dc000915 	stw	r16,36(sp)
     484:	dfc00a15 	stw	ra,40(sp)
	unsigned int speed = 0;
	unsigned int position = 0;
	unsigned char motor = (cmd->code==PCCOM_STEPPER_IRIS)?0x0:0x1;

	speed = ((unsigned int)(cmd->data[1]))|(((unsigned int)(cmd->data[2]))<<8)|(((unsigned int)(cmd->data[3]))<<16)|(((unsigned int)(cmd->data[4]))<<24);
     488:	22400143 	ldbu	r9,5(r4)
     48c:	21c00183 	ldbu	r7,6(r4)
	position = ((unsigned int)(cmd->data[5]))|(((unsigned int)(cmd->data[6]))<<8);
     490:	21800243 	ldbu	r6,9(r4)
{
	unsigned int speed = 0;
	unsigned int position = 0;
	unsigned char motor = (cmd->code==PCCOM_STEPPER_IRIS)?0x0:0x1;

	speed = ((unsigned int)(cmd->data[1]))|(((unsigned int)(cmd->data[2]))<<8)|(((unsigned int)(cmd->data[3]))<<16)|(((unsigned int)(cmd->data[4]))<<24);
     494:	220001c3 	ldbu	r8,7(r4)
	else
		reset_position(STEPPER_ATTEN_BASE);
}

void ProcCmd_Motor(t_pc_cmd* cmd)
{
     498:	2021883a 	mov	r16,r4
	unsigned int speed = 0;
	unsigned int position = 0;
	unsigned char motor = (cmd->code==PCCOM_STEPPER_IRIS)?0x0:0x1;

	speed = ((unsigned int)(cmd->data[1]))|(((unsigned int)(cmd->data[2]))<<8)|(((unsigned int)(cmd->data[3]))<<16)|(((unsigned int)(cmd->data[4]))<<24);
     49c:	380e943a 	slli	r7,r7,16
     4a0:	4812923a 	slli	r9,r9,8

void ProcCmd_Motor(t_pc_cmd* cmd)
{
	unsigned int speed = 0;
	unsigned int position = 0;
	unsigned char motor = (cmd->code==PCCOM_STEPPER_IRIS)?0x0:0x1;
     4a4:	21000043 	ldbu	r4,1(r4)

	speed = ((unsigned int)(cmd->data[1]))|(((unsigned int)(cmd->data[2]))<<8)|(((unsigned int)(cmd->data[3]))<<16)|(((unsigned int)(cmd->data[4]))<<24);
	position = ((unsigned int)(cmd->data[5]))|(((unsigned int)(cmd->data[6]))<<8);
     4a8:	80c00203 	ldbu	r3,8(r16)
{
	unsigned int speed = 0;
	unsigned int position = 0;
	unsigned char motor = (cmd->code==PCCOM_STEPPER_IRIS)?0x0:0x1;

	speed = ((unsigned int)(cmd->data[1]))|(((unsigned int)(cmd->data[2]))<<8)|(((unsigned int)(cmd->data[3]))<<16)|(((unsigned int)(cmd->data[4]))<<24);
     4ac:	81400103 	ldbu	r5,4(r16)
	position = ((unsigned int)(cmd->data[5]))|(((unsigned int)(cmd->data[6]))<<8);
     4b0:	300c923a 	slli	r6,r6,8
{
	unsigned int speed = 0;
	unsigned int position = 0;
	unsigned char motor = (cmd->code==PCCOM_STEPPER_IRIS)?0x0:0x1;

	speed = ((unsigned int)(cmd->data[1]))|(((unsigned int)(cmd->data[2]))<<8)|(((unsigned int)(cmd->data[3]))<<16)|(((unsigned int)(cmd->data[4]))<<24);
     4b4:	4010963a 	slli	r8,r8,24
	position = ((unsigned int)(cmd->data[5]))|(((unsigned int)(cmd->data[6]))<<8);

	switch (cmd->data[0])
     4b8:	808000c3 	ldbu	r2,3(r16)
{
	unsigned int speed = 0;
	unsigned int position = 0;
	unsigned char motor = (cmd->code==PCCOM_STEPPER_IRIS)?0x0:0x1;

	speed = ((unsigned int)(cmd->data[1]))|(((unsigned int)(cmd->data[2]))<<8)|(((unsigned int)(cmd->data[3]))<<16)|(((unsigned int)(cmd->data[4]))<<24);
     4bc:	49d2b03a 	or	r9,r9,r7

void ProcCmd_Motor(t_pc_cmd* cmd)
{
	unsigned int speed = 0;
	unsigned int position = 0;
	unsigned char motor = (cmd->code==PCCOM_STEPPER_IRIS)?0x0:0x1;
     4c0:	210001d8 	cmpnei	r4,r4,7

	speed = ((unsigned int)(cmd->data[1]))|(((unsigned int)(cmd->data[2]))<<8)|(((unsigned int)(cmd->data[3]))<<16)|(((unsigned int)(cmd->data[4]))<<24);
     4c4:	4952b03a 	or	r9,r9,r5

void ProcCmd_Motor(t_pc_cmd* cmd)
{
	unsigned int speed = 0;
	unsigned int position = 0;
	unsigned char motor = (cmd->code==PCCOM_STEPPER_IRIS)?0x0:0x1;
     4c8:	200f883a 	mov	r7,r4

	speed = ((unsigned int)(cmd->data[1]))|(((unsigned int)(cmd->data[2]))<<8)|(((unsigned int)(cmd->data[3]))<<16)|(((unsigned int)(cmd->data[4]))<<24);
	position = ((unsigned int)(cmd->data[5]))|(((unsigned int)(cmd->data[6]))<<8);
     4cc:	30c8b03a 	or	r4,r6,r3

	switch (cmd->data[0])
     4d0:	00c00184 	movi	r3,6
{
	unsigned int speed = 0;
	unsigned int position = 0;
	unsigned char motor = (cmd->code==PCCOM_STEPPER_IRIS)?0x0:0x1;

	speed = ((unsigned int)(cmd->data[1]))|(((unsigned int)(cmd->data[2]))<<8)|(((unsigned int)(cmd->data[3]))<<16)|(((unsigned int)(cmd->data[4]))<<24);
     4d4:	4a10b03a 	or	r8,r9,r8
	position = ((unsigned int)(cmd->data[5]))|(((unsigned int)(cmd->data[6]))<<8);

	switch (cmd->data[0])
     4d8:	18801036 	bltu	r3,r2,51c <ProcCmd_Motor+0xa0>
     4dc:	1085883a 	add	r2,r2,r2
     4e0:	1085883a 	add	r2,r2,r2
     4e4:	00c00034 	movhi	r3,0
     4e8:	18c13e04 	addi	r3,r3,1272
     4ec:	10c5883a 	add	r2,r2,r3
     4f0:	10800017 	ldw	r2,0(r2)
     4f4:	1000683a 	jmp	r2
     4f8:	00000580 	call	58 <__flash_exceptions_start+0x38>
     4fc:	0000059c 	xori	zero,zero,22
     500:	000005b8 	rdprs	zero,zero,22
     504:	000005d0 	cmplti	zero,zero,23
     508:	000005f0 	cmpltui	zero,zero,23
     50c:	0000052c 	andhi	zero,zero,20
     510:	00000514 	movui	zero,20
				pack.data[3] = (position>>24)&0xff;
				send_cmd2pc(&pack);
			} break;
	case cmd_reset_position:
				{
					reset_drive_position(motor);
     514:	39003fcc 	andi	r4,r7,255
     518:	00004640 	call	464 <reset_drive_position>
				} break;
	}
}
     51c:	dfc00a17 	ldw	ra,40(sp)
     520:	dc000917 	ldw	r16,36(sp)
     524:	dec00b04 	addi	sp,sp,44
     528:	f800283a 	ret
			{
			drive_change_pos(position,speed,0,motor);
			} break;
	case cmd_read_position:
			{
				position = drive_pos(motor);
     52c:	39003fcc 	andi	r4,r7,255
     530:	000044c0 	call	44c <drive_pos>
				t_pc_cmd pack;
				pack.sign = SIGN;
				pack.code = cmd->code;
     534:	81c00043 	ldbu	r7,1(r16)
				pack.dlen = 4;
				pack.data[0] = position&0xff;   //position
				pack.data[1] = (position>>8)&0xff;
     538:	100cd23a 	srli	r6,r2,8
				pack.data[2] = (position>>16)&0xff;
     53c:	100ad43a 	srli	r5,r2,16
				pack.data[3] = (position>>24)&0xff;
     540:	1006d63a 	srli	r3,r2,24
			} break;
	case cmd_read_position:
			{
				position = drive_pos(motor);
				t_pc_cmd pack;
				pack.sign = SIGN;
     544:	020016c4 	movi	r8,91
				pack.code = cmd->code;
     548:	d9c00045 	stb	r7,1(sp)
				pack.dlen = 4;
				pack.data[0] = position&0xff;   //position
				pack.data[1] = (position>>8)&0xff;
				pack.data[2] = (position>>16)&0xff;
				pack.data[3] = (position>>24)&0xff;
				send_cmd2pc(&pack);
     54c:	d809883a 	mov	r4,sp
			{
				position = drive_pos(motor);
				t_pc_cmd pack;
				pack.sign = SIGN;
				pack.code = cmd->code;
				pack.dlen = 4;
     550:	01c00104 	movi	r7,4
			} break;
	case cmd_read_position:
			{
				position = drive_pos(motor);
				t_pc_cmd pack;
				pack.sign = SIGN;
     554:	da000005 	stb	r8,0(sp)
				pack.code = cmd->code;
				pack.dlen = 4;
     558:	d9c00085 	stb	r7,2(sp)
				pack.data[0] = position&0xff;   //position
     55c:	d88000c5 	stb	r2,3(sp)
				pack.data[1] = (position>>8)&0xff;
     560:	d9800105 	stb	r6,4(sp)
				pack.data[2] = (position>>16)&0xff;
     564:	d9400145 	stb	r5,5(sp)
				pack.data[3] = (position>>24)&0xff;
     568:	d8c00185 	stb	r3,6(sp)
				send_cmd2pc(&pack);
     56c:	00008ac0 	call	8ac <send_cmd2pc>
	case cmd_reset_position:
				{
					reset_drive_position(motor);
				} break;
	}
}
     570:	dfc00a17 	ldw	ra,40(sp)
     574:	dc000917 	ldw	r16,36(sp)
     578:	dec00b04 	addi	sp,sp,44
     57c:	f800283a 	ret

	switch (cmd->data[0])
	{
	case cmd_go_forward:
			{
			open_drive(speed,motor);
     580:	39403fcc 	andi	r5,r7,255
     584:	4009883a 	mov	r4,r8
     588:	00003c00 	call	3c0 <open_drive>
	case cmd_reset_position:
				{
					reset_drive_position(motor);
				} break;
	}
}
     58c:	dfc00a17 	ldw	ra,40(sp)
     590:	dc000917 	ldw	r16,36(sp)
     594:	dec00b04 	addi	sp,sp,44
     598:	f800283a 	ret
			{
			open_drive(speed,motor);
			} break;
	case cmd_go_back:
			{
			close_drive(speed,motor);
     59c:	39403fcc 	andi	r5,r7,255
     5a0:	4009883a 	mov	r4,r8
     5a4:	00003e40 	call	3e4 <close_drive>
	case cmd_reset_position:
				{
					reset_drive_position(motor);
				} break;
	}
}
     5a8:	dfc00a17 	ldw	ra,40(sp)
     5ac:	dc000917 	ldw	r16,36(sp)
     5b0:	dec00b04 	addi	sp,sp,44
     5b4:	f800283a 	ret
			{
			close_drive(speed,motor);
			} break;
	case cmd_stop:
			{
			stop_drive(motor);
     5b8:	39003fcc 	andi	r4,r7,255
     5bc:	00004040 	call	404 <stop_drive>
	case cmd_reset_position:
				{
					reset_drive_position(motor);
				} break;
	}
}
     5c0:	dfc00a17 	ldw	ra,40(sp)
     5c4:	dc000917 	ldw	r16,36(sp)
     5c8:	dec00b04 	addi	sp,sp,44
     5cc:	f800283a 	ret
			{
			stop_drive(motor);
			} break;
	case cmd_go_forward_on_distance:
			{
			drive_change_pos(position,speed,1,motor);
     5d0:	39c03fcc 	andi	r7,r7,255
     5d4:	400b883a 	mov	r5,r8
     5d8:	01800044 	movi	r6,1
     5dc:	000041c0 	call	41c <drive_change_pos>
	case cmd_reset_position:
				{
					reset_drive_position(motor);
				} break;
	}
}
     5e0:	dfc00a17 	ldw	ra,40(sp)
     5e4:	dc000917 	ldw	r16,36(sp)
     5e8:	dec00b04 	addi	sp,sp,44
     5ec:	f800283a 	ret
			{
			drive_change_pos(position,speed,1,motor);
			} break;
	case cmd_go_back_on_distance:
			{
			drive_change_pos(position,speed,0,motor);
     5f0:	39c03fcc 	andi	r7,r7,255
     5f4:	400b883a 	mov	r5,r8
     5f8:	000d883a 	mov	r6,zero
     5fc:	000041c0 	call	41c <drive_change_pos>
	case cmd_reset_position:
				{
					reset_drive_position(motor);
				} break;
	}
}
     600:	dfc00a17 	ldw	ra,40(sp)
     604:	dc000917 	ldw	r16,36(sp)
     608:	dec00b04 	addi	sp,sp,44
     60c:	f800283a 	ret

00000610 <uart_rx_interrupt_handler>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void uart_rx_interrupt_handler(void* context)
#else
static void uart_rx_interrupt_handler(void* context, alt_u32 id)
#endif
{
     610:	defffe04 	addi	sp,sp,-8
	unsigned int status = IORD_ALTERA_AVALON_UART_STATUS(PC_UART_BASE);
     614:	00a4aa14 	movui	r2,37544
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void uart_rx_interrupt_handler(void* context)
#else
static void uart_rx_interrupt_handler(void* context, alt_u32 id)
#endif
{
     618:	dfc00115 	stw	ra,4(sp)
     61c:	dc000015 	stw	r16,0(sp)
	unsigned int status = IORD_ALTERA_AVALON_UART_STATUS(PC_UART_BASE);
     620:	10800037 	ldwio	r2,0(r2)
	unsigned int rx_data = IORD_ALTERA_AVALON_UART_RXDATA(PC_UART_BASE); //reading and clearing interrupt flag
     624:	00e4a814 	movui	r3,37536
     628:	19000037 	ldwio	r4,0(r3)
	if (status&ALTERA_AVALON_UART_STATUS_RRDY_MSK)
     62c:	1080200c 	andi	r2,r2,128
     630:	10000e26 	beq	r2,zero,66c <uart_rx_interrupt_handler+0x5c>
	{
		if (com.rx_byte_cnt<(UART_RX_BUF_SIZE-1))
     634:	04000034 	movhi	r16,0
     638:	84180204 	addi	r16,r16,24584
     63c:	8080080b 	ldhu	r2,32(r16)
     640:	01401f84 	movi	r5,126
     644:	10ffffcc 	andi	r3,r2,65535
     648:	28c00c2e 	bgeu	r5,r3,67c <uart_rx_interrupt_handler+0x6c>
			com.rx_buf[com.rx_byte_cnt]=rx_data;
			com.rx_byte_cnt++;
		}
		else
		{
			com.error=1;
     64c:	00800044 	movi	r2,1
     650:	80800745 	stb	r2,29(r16)
		}
		com.bus_is_busy=1;
     654:	00800044 	movi	r2,1
     658:	80800405 	stb	r2,16(r16)
		com.last_byte_tick_stamp=get_system_time();
     65c:	0001ca80 	call	1ca8 <get_system_time>
     660:	80800615 	stw	r2,24(r16)
		com.last_byte_timestamp=get_sys_timer_value();
     664:	0001c8c0 	call	1c8c <get_sys_timer_value>
     668:	80800515 	stw	r2,20(r16)
	}
}
     66c:	dfc00117 	ldw	ra,4(sp)
     670:	dc000017 	ldw	r16,0(sp)
     674:	dec00204 	addi	sp,sp,8
     678:	f800283a 	ret
	unsigned int rx_data = IORD_ALTERA_AVALON_UART_RXDATA(PC_UART_BASE); //reading and clearing interrupt flag
	if (status&ALTERA_AVALON_UART_STATUS_RRDY_MSK)
	{
		if (com.rx_byte_cnt<(UART_RX_BUF_SIZE-1))
		{
			com.rx_buf[com.rx_byte_cnt]=rx_data;
     67c:	80c7883a 	add	r3,r16,r3
			com.rx_byte_cnt++;
     680:	10800044 	addi	r2,r2,1
	unsigned int rx_data = IORD_ALTERA_AVALON_UART_RXDATA(PC_UART_BASE); //reading and clearing interrupt flag
	if (status&ALTERA_AVALON_UART_STATUS_RRDY_MSK)
	{
		if (com.rx_byte_cnt<(UART_RX_BUF_SIZE-1))
		{
			com.rx_buf[com.rx_byte_cnt]=rx_data;
     684:	19000885 	stb	r4,34(r3)
			com.rx_byte_cnt++;
     688:	8080080d 	sth	r2,32(r16)
     68c:	003ff106 	br	654 <_gp+0xffff2d98>

00000690 <register_uart_interrupt>:
		com.last_byte_timestamp=get_sys_timer_value();
	}
}

void register_uart_interrupt(t_rs485_config *c)
{
     690:	2005883a 	mov	r2,r4
	#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
	alt_ic_isr_register(c->controller.interr_id, c->controller.irq, uart_rx_interrupt_handler, uart_context_ptr, 0x0);
     694:	11400117 	ldw	r5,4(r2)
     698:	21000217 	ldw	r4,8(r4)
     69c:	d1e00017 	ldw	r7,-32768(gp)
		com.last_byte_timestamp=get_sys_timer_value();
	}
}

void register_uart_interrupt(t_rs485_config *c)
{
     6a0:	defffe04 	addi	sp,sp,-8
	#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
	alt_ic_isr_register(c->controller.interr_id, c->controller.irq, uart_rx_interrupt_handler, uart_context_ptr, 0x0);
     6a4:	d8000015 	stw	zero,0(sp)
     6a8:	01800034 	movhi	r6,0
     6ac:	31818404 	addi	r6,r6,1552
		com.last_byte_timestamp=get_sys_timer_value();
	}
}

void register_uart_interrupt(t_rs485_config *c)
{
     6b0:	dfc00115 	stw	ra,4(sp)
	#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
	alt_ic_isr_register(c->controller.interr_id, c->controller.irq, uart_rx_interrupt_handler, uart_context_ptr, 0x0);
     6b4:	0003d3c0 	call	3d3c <alt_ic_isr_register>
	#else
	alt_irq_register(c->controller.irq, uart_context_ptr, uart_rx_interrupt_handler);
	#endif
}
     6b8:	dfc00117 	ldw	ra,4(sp)
     6bc:	dec00204 	addi	sp,sp,8
     6c0:	f800283a 	ret

000006c4 <rs485_init>:


void rs485_init(t_rs485_config *c)
{
     6c4:	defffe04 	addi	sp,sp,-8
     6c8:	dfc00115 	stw	ra,4(sp)
     6cc:	dc000015 	stw	r16,0(sp)
	c->controller.base	=			(alt_u32)PC_UART_BASE;
     6d0:	00a4a814 	movui	r2,37536
     6d4:	20800015 	stw	r2,0(r4)
	c->controller.irq	=			(alt_u32)PC_UART_IRQ;
     6d8:	00800044 	movi	r2,1
     6dc:	20800115 	stw	r2,4(r4)
	c->controller.interr_id =		(alt_u32)PC_UART_IRQ_INTERRUPT_CONTROLLER_ID;
	c->controller.speed_divider =	(alt_u32)UART_DIVIDER;
     6e0:	0080d944 	movi	r2,869

void rs485_init(t_rs485_config *c)
{
	c->controller.base	=			(alt_u32)PC_UART_BASE;
	c->controller.irq	=			(alt_u32)PC_UART_IRQ;
	c->controller.interr_id =		(alt_u32)PC_UART_IRQ_INTERRUPT_CONTROLLER_ID;
     6e4:	20000215 	stw	zero,8(r4)
	c->controller.speed_divider =	(alt_u32)UART_DIVIDER;
     6e8:	20800315 	stw	r2,12(r4)
	c->driver_direction = 			reciever_mode;
     6ec:	20000785 	stb	zero,30(r4)
	c->rx_buf_full = 				0;
     6f0:	20000705 	stb	zero,28(r4)
	c->error = 						0;
     6f4:	20000745 	stb	zero,29(r4)
	c->rx_byte_cnt = 				0;
     6f8:	2000080d 	sth	zero,32(r4)
	c->bus_is_busy = 				0;
     6fc:	20000405 	stb	zero,16(r4)
	#endif
}


void rs485_init(t_rs485_config *c)
{
     700:	2021883a 	mov	r16,r4
	c->driver_direction = 			reciever_mode;
	c->rx_buf_full = 				0;
	c->error = 						0;
	c->rx_byte_cnt = 				0;
	c->bus_is_busy = 				0;
	c->last_byte_timestamp = 		get_sys_timer_value();
     704:	0001c8c0 	call	1c8c <get_sys_timer_value>
     708:	80800515 	stw	r2,20(r16)
	c->last_byte_tick_stamp = 		get_system_time();
     70c:	0001ca80 	call	1ca8 <get_system_time>
	memset(c->rx_buf,0,sizeof(c->rx_buf));
     710:	81000884 	addi	r4,r16,34
	c->rx_buf_full = 				0;
	c->error = 						0;
	c->rx_byte_cnt = 				0;
	c->bus_is_busy = 				0;
	c->last_byte_timestamp = 		get_sys_timer_value();
	c->last_byte_tick_stamp = 		get_system_time();
     714:	80800615 	stw	r2,24(r16)
	memset(c->rx_buf,0,sizeof(c->rx_buf));
     718:	000b883a 	mov	r5,zero
     71c:	01802004 	movi	r6,128
     720:	0003bcc0 	call	3bcc <memset>
	register_uart_interrupt(c);
     724:	8009883a 	mov	r4,r16
}
     728:	dfc00117 	ldw	ra,4(sp)
     72c:	dc000017 	ldw	r16,0(sp)
     730:	dec00204 	addi	sp,sp,8
	c->rx_byte_cnt = 				0;
	c->bus_is_busy = 				0;
	c->last_byte_timestamp = 		get_sys_timer_value();
	c->last_byte_tick_stamp = 		get_system_time();
	memset(c->rx_buf,0,sizeof(c->rx_buf));
	register_uart_interrupt(c);
     734:	00006901 	jmpi	690 <register_uart_interrupt>

00000738 <integrity_check>:
}

alt_8 integrity_check(alt_u8 *start)
{
	alt_8 pack_len = -1;
	alt_u8 dlen = start[2];
     738:	20800083 	ldbu	r2,2(r4)
	alt_u8 crc = calculate_crc(start,dlen+3);
     73c:	11c000c4 	addi	r7,r2,3

alt_u8 calculate_crc(alt_u8 *msg, alt_u8 size)
{
	alt_u8 buffer = 0;
	alt_16 i = 0;
	for (i=0;i<size;i++)
     740:	39c03fcc 	andi	r7,r7,255
     744:	38001026 	beq	r7,zero,788 <integrity_check+0x50>
     748:	0007883a 	mov	r3,zero
     74c:	000b883a 	mov	r5,zero
		for (i=0;i<c->rx_byte_cnt;i++)
			c->rx_buf[i]=c->rx_buf[i+bytes_to_delete];
	}
}

alt_8 integrity_check(alt_u8 *start)
     750:	20cd883a 	add	r6,r4,r3
alt_u8 calculate_crc(alt_u8 *msg, alt_u8 size)
{
	alt_u8 buffer = 0;
	alt_16 i = 0;
	for (i=0;i<size;i++)
		buffer=buffer^msg[i];
     754:	31800003 	ldbu	r6,0(r6)
     758:	18c00044 	addi	r3,r3,1
     75c:	298af03a 	xor	r5,r5,r6

alt_u8 calculate_crc(alt_u8 *msg, alt_u8 size)
{
	alt_u8 buffer = 0;
	alt_16 i = 0;
	for (i=0;i<size;i++)
     760:	19fffb16 	blt	r3,r7,750 <_gp+0xffff2e94>
alt_8 integrity_check(alt_u8 *start)
{
	alt_8 pack_len = -1;
	alt_u8 dlen = start[2];
	alt_u8 crc = calculate_crc(start,dlen+3);
	if (crc==start[3+dlen])
     764:	10c03fcc 	andi	r3,r2,255
     768:	20c9883a 	add	r4,r4,r3
     76c:	20c000c3 	ldbu	r3,3(r4)
     770:	29403fcc 	andi	r5,r5,255
     774:	1940021e 	bne	r3,r5,780 <integrity_check+0x48>
		pack_len = 4+dlen;
     778:	10800104 	addi	r2,r2,4
     77c:	f800283a 	ret
	}
}

alt_8 integrity_check(alt_u8 *start)
{
	alt_8 pack_len = -1;
     780:	00bfffc4 	movi	r2,-1
	alt_u8 dlen = start[2];
	alt_u8 crc = calculate_crc(start,dlen+3);
	if (crc==start[3+dlen])
		pack_len = 4+dlen;
	return pack_len;
}
     784:	f800283a 	ret

alt_u8 calculate_crc(alt_u8 *msg, alt_u8 size)
{
	alt_u8 buffer = 0;
     788:	000b883a 	mov	r5,zero
     78c:	003ff506 	br	764 <_gp+0xffff2ea8>

00000790 <calculate_crc>:
	alt_16 i = 0;
	for (i=0;i<size;i++)
     790:	29403fcc 	andi	r5,r5,255
     794:	28000826 	beq	r5,zero,7b8 <calculate_crc+0x28>
     798:	0007883a 	mov	r3,zero
     79c:	0005883a 	mov	r2,zero
	if (crc==start[3+dlen])
		pack_len = 4+dlen;
	return pack_len;
}

alt_u8 calculate_crc(alt_u8 *msg, alt_u8 size)
     7a0:	20cd883a 	add	r6,r4,r3
{
	alt_u8 buffer = 0;
	alt_16 i = 0;
	for (i=0;i<size;i++)
		buffer=buffer^msg[i];
     7a4:	31800003 	ldbu	r6,0(r6)
     7a8:	18c00044 	addi	r3,r3,1
     7ac:	1184f03a 	xor	r2,r2,r6

alt_u8 calculate_crc(alt_u8 *msg, alt_u8 size)
{
	alt_u8 buffer = 0;
	alt_16 i = 0;
	for (i=0;i<size;i++)
     7b0:	197ffb16 	blt	r3,r5,7a0 <_gp+0xffff2ee4>
     7b4:	f800283a 	ret
	return pack_len;
}

alt_u8 calculate_crc(alt_u8 *msg, alt_u8 size)
{
	alt_u8 buffer = 0;
     7b8:	0005883a 	mov	r2,zero
	alt_16 i = 0;
	for (i=0;i<size;i++)
		buffer=buffer^msg[i];
	return buffer;
}
     7bc:	f800283a 	ret

000007c0 <send_byte_by_uart>:

alt_u8 send_byte_by_uart(unsigned char tx_byte)
{
     7c0:	deffff04 	addi	sp,sp,-4
     7c4:	dfc00015 	stw	ra,0(sp)
    IOWR_ALTERA_AVALON_UART_TXDATA (PC_UART_BASE, tx_byte);
     7c8:	21003fcc 	andi	r4,r4,255
     7cc:	00a4a914 	movui	r2,37540
     7d0:	11000035 	stwio	r4,0(r2)
    while (!(IORD_ALTERA_AVALON_UART_STATUS(PC_UART_BASE)&ALTERA_AVALON_UART_STATUS_TMT_MSK));
     7d4:	00e4aa14 	movui	r3,37544
     7d8:	18800037 	ldwio	r2,0(r3)
     7dc:	1080080c 	andi	r2,r2,32
     7e0:	103ffd26 	beq	r2,zero,7d8 <_gp+0xffff2f1c>
    simple_delay(100);
     7e4:	01001904 	movi	r4,100
     7e8:	0001cb00 	call	1cb0 <simple_delay>
    return 1;
}
     7ec:	00800044 	movi	r2,1
     7f0:	dfc00017 	ldw	ra,0(sp)
     7f4:	dec00104 	addi	sp,sp,4
     7f8:	f800283a 	ret

000007fc <send_message2pc>:

alt_u8 send_message2pc(alt_u8 *msg, alt_u8 len)
{
     7fc:	defffc04 	addi	sp,sp,-16
     800:	dc800215 	stw	r18,8(sp)
     804:	dc400115 	stw	r17,4(sp)
     808:	dc000015 	stw	r16,0(sp)
     80c:	dfc00315 	stw	ra,12(sp)
	alt_16 i = 0;
	for (i=0;i<len;i++)
     810:	2c403fcc 	andi	r17,r5,255
    simple_delay(100);
    return 1;
}

alt_u8 send_message2pc(alt_u8 *msg, alt_u8 len)
{
     814:	2025883a 	mov	r18,r4
	alt_16 i = 0;
	for (i=0;i<len;i++)
     818:	0021883a 	mov	r16,zero
     81c:	88000526 	beq	r17,zero,834 <send_message2pc+0x38>
    while (!(IORD_ALTERA_AVALON_UART_STATUS(PC_UART_BASE)&ALTERA_AVALON_UART_STATUS_TMT_MSK));
    simple_delay(100);
    return 1;
}

alt_u8 send_message2pc(alt_u8 *msg, alt_u8 len)
     820:	9405883a 	add	r2,r18,r16
{
	alt_16 i = 0;
	for (i=0;i<len;i++)
		send_byte_by_uart(msg[i]);
     824:	11000003 	ldbu	r4,0(r2)
     828:	84000044 	addi	r16,r16,1
     82c:	00007c00 	call	7c0 <send_byte_by_uart>
}

alt_u8 send_message2pc(alt_u8 *msg, alt_u8 len)
{
	alt_16 i = 0;
	for (i=0;i<len;i++)
     830:	847ffb16 	blt	r16,r17,820 <_gp+0xffff2f64>
		send_byte_by_uart(msg[i]);
	return 1;
}
     834:	00800044 	movi	r2,1
     838:	dfc00317 	ldw	ra,12(sp)
     83c:	dc800217 	ldw	r18,8(sp)
     840:	dc400117 	ldw	r17,4(sp)
     844:	dc000017 	ldw	r16,0(sp)
     848:	dec00404 	addi	sp,sp,16
     84c:	f800283a 	ret

00000850 <set_rs485_driver_dir>:

void set_rs485_driver_dir(alt_u8 dir)
{
	if (dir) //driver
     850:	21003fcc 	andi	r4,r4,255
		IOWR_ALTERA_AVALON_PIO_DATA(RS485_DE_BASE,0x1);
     854:	00a48014 	movui	r2,37376
	return 1;
}

void set_rs485_driver_dir(alt_u8 dir)
{
	if (dir) //driver
     858:	2000021e 	bne	r4,zero,864 <set_rs485_driver_dir+0x14>
		IOWR_ALTERA_AVALON_PIO_DATA(RS485_DE_BASE,0x1);
	else //reciever
		IOWR_ALTERA_AVALON_PIO_DATA(RS485_DE_BASE,0x0);
     85c:	10000035 	stwio	zero,0(r2)
     860:	f800283a 	ret
}

void set_rs485_driver_dir(alt_u8 dir)
{
	if (dir) //driver
		IOWR_ALTERA_AVALON_PIO_DATA(RS485_DE_BASE,0x1);
     864:	00c00044 	movi	r3,1
     868:	10c00035 	stwio	r3,0(r2)
     86c:	f800283a 	ret

00000870 <msg_crc>:

alt_u8 msg_crc(alt_u8 *ptr, alt_u8 len)
{
	alt_u8 crc = 0;
	alt_16 i = 0;
	for (i=0;i<len;i++)
     870:	29403fcc 	andi	r5,r5,255
     874:	28000826 	beq	r5,zero,898 <msg_crc+0x28>
     878:	0007883a 	mov	r3,zero
     87c:	0005883a 	mov	r2,zero
		IOWR_ALTERA_AVALON_PIO_DATA(RS485_DE_BASE,0x1);
	else //reciever
		IOWR_ALTERA_AVALON_PIO_DATA(RS485_DE_BASE,0x0);
}

alt_u8 msg_crc(alt_u8 *ptr, alt_u8 len)
     880:	20cd883a 	add	r6,r4,r3
{
	alt_u8 crc = 0;
	alt_16 i = 0;
	for (i=0;i<len;i++)
		crc=crc^ptr[i];
     884:	31800003 	ldbu	r6,0(r6)
     888:	18c00044 	addi	r3,r3,1
     88c:	1184f03a 	xor	r2,r2,r6

alt_u8 msg_crc(alt_u8 *ptr, alt_u8 len)
{
	alt_u8 crc = 0;
	alt_16 i = 0;
	for (i=0;i<len;i++)
     890:	197ffb16 	blt	r3,r5,880 <_gp+0xffff2fc4>
     894:	f800283a 	ret
		IOWR_ALTERA_AVALON_PIO_DATA(RS485_DE_BASE,0x0);
}

alt_u8 msg_crc(alt_u8 *ptr, alt_u8 len)
{
	alt_u8 crc = 0;
     898:	0005883a 	mov	r2,zero
	alt_16 i = 0;
	for (i=0;i<len;i++)
		crc=crc^ptr[i];
	return crc;
}
     89c:	f800283a 	ret

000008a0 <com_init>:

//**************************************************************************************************************
void com_init()
{
	rs485_init(&com);
     8a0:	01000034 	movhi	r4,0
     8a4:	21180204 	addi	r4,r4,24584
     8a8:	00006c41 	jmpi	6c4 <rs485_init>

000008ac <send_cmd2pc>:
		default: break;
	}
}

alt_u8 send_cmd2pc(t_pc_cmd *cmd)
{
     8ac:	defffb04 	addi	sp,sp,-20
     8b0:	dc000015 	stw	r16,0(sp)
     8b4:	dfc00415 	stw	ra,16(sp)
     8b8:	dcc00315 	stw	r19,12(sp)
     8bc:	dc800215 	stw	r18,8(sp)
     8c0:	dc400115 	stw	r17,4(sp)
	alt_u8 *ptr = (alt_u8*)cmd;
	alt_u8 dlen = cmd->dlen + 3; //without crc
     8c4:	24400083 	ldbu	r17,2(r4)
		default: break;
	}
}

alt_u8 send_cmd2pc(t_pc_cmd *cmd)
{
     8c8:	2021883a 	mov	r16,r4
	alt_u8 *ptr = (alt_u8*)cmd;
	alt_u8 dlen = cmd->dlen + 3; //without crc
     8cc:	890000c4 	addi	r4,r17,3

alt_u8 msg_crc(alt_u8 *ptr, alt_u8 len)
{
	alt_u8 crc = 0;
	alt_16 i = 0;
	for (i=0;i<len;i++)
     8d0:	21003fcc 	andi	r4,r4,255
alt_u8 send_cmd2pc(t_pc_cmd *cmd)
{
	alt_u8 *ptr = (alt_u8*)cmd;
	alt_u8 dlen = cmd->dlen + 3; //without crc
	//unsigned char crc = msg_crc(ptr,dlen);
	cmd->data[cmd->dlen] = msg_crc(ptr,dlen);
     8d4:	89803fcc 	andi	r6,r17,255

alt_u8 msg_crc(alt_u8 *ptr, alt_u8 len)
{
	alt_u8 crc = 0;
	alt_16 i = 0;
	for (i=0;i<len;i++)
     8d8:	20001d26 	beq	r4,zero,950 <send_cmd2pc+0xa4>
     8dc:	0005883a 	mov	r2,zero
     8e0:	0007883a 	mov	r3,zero
			break;
		default: break;
	}
}

alt_u8 send_cmd2pc(t_pc_cmd *cmd)
     8e4:	808b883a 	add	r5,r16,r2
alt_u8 msg_crc(alt_u8 *ptr, alt_u8 len)
{
	alt_u8 crc = 0;
	alt_16 i = 0;
	for (i=0;i<len;i++)
		crc=crc^ptr[i];
     8e8:	29400003 	ldbu	r5,0(r5)
     8ec:	10800044 	addi	r2,r2,1
     8f0:	1946f03a 	xor	r3,r3,r5

alt_u8 msg_crc(alt_u8 *ptr, alt_u8 len)
{
	alt_u8 crc = 0;
	alt_16 i = 0;
	for (i=0;i<len;i++)
     8f4:	113ffb16 	blt	r2,r4,8e4 <_gp+0xffff3028>
alt_u8 send_cmd2pc(t_pc_cmd *cmd)
{
	alt_u8 *ptr = (alt_u8*)cmd;
	alt_u8 dlen = cmd->dlen + 3; //without crc
	//unsigned char crc = msg_crc(ptr,dlen);
	cmd->data[cmd->dlen] = msg_crc(ptr,dlen);
     8f8:	8185883a 	add	r2,r16,r6
     8fc:	10c000c5 	stb	r3,3(r2)
}

void set_rs485_driver_dir(alt_u8 dir)
{
	if (dir) //driver
		IOWR_ALTERA_AVALON_PIO_DATA(RS485_DE_BASE,0x1);
     900:	04800044 	movi	r18,1
     904:	04e48014 	movui	r19,37376
     908:	9c800035 	stwio	r18,0(r19)
	alt_u8 *ptr = (alt_u8*)cmd;
	alt_u8 dlen = cmd->dlen + 3; //without crc
	//unsigned char crc = msg_crc(ptr,dlen);
	cmd->data[cmd->dlen] = msg_crc(ptr,dlen);
	set_rs485_driver_dir(driver_enable);
	simple_delay(1000);
     90c:	0100fa04 	movi	r4,1000
     910:	0001cb00 	call	1cb0 <simple_delay>
	send_message2pc(ptr,dlen+1); //+1 for crc
     914:	89400104 	addi	r5,r17,4
     918:	8009883a 	mov	r4,r16
     91c:	29403fcc 	andi	r5,r5,255
     920:	00007fc0 	call	7fc <send_message2pc>
	//send_byte_by_uart(crc);
	simple_delay(1000);
     924:	0100fa04 	movi	r4,1000
     928:	0001cb00 	call	1cb0 <simple_delay>
void set_rs485_driver_dir(alt_u8 dir)
{
	if (dir) //driver
		IOWR_ALTERA_AVALON_PIO_DATA(RS485_DE_BASE,0x1);
	else //reciever
		IOWR_ALTERA_AVALON_PIO_DATA(RS485_DE_BASE,0x0);
     92c:	98000035 	stwio	zero,0(r19)
	send_message2pc(ptr,dlen+1); //+1 for crc
	//send_byte_by_uart(crc);
	simple_delay(1000);
	set_rs485_driver_dir(rec_enable);
	return 1;
}
     930:	9005883a 	mov	r2,r18
     934:	dfc00417 	ldw	ra,16(sp)
     938:	dcc00317 	ldw	r19,12(sp)
     93c:	dc800217 	ldw	r18,8(sp)
     940:	dc400117 	ldw	r17,4(sp)
     944:	dc000017 	ldw	r16,0(sp)
     948:	dec00504 	addi	sp,sp,20
     94c:	f800283a 	ret
		IOWR_ALTERA_AVALON_PIO_DATA(RS485_DE_BASE,0x0);
}

alt_u8 msg_crc(alt_u8 *ptr, alt_u8 len)
{
	alt_u8 crc = 0;
     950:	0007883a 	mov	r3,zero
     954:	003fe806 	br	8f8 <_gp+0xffff303c>

00000958 <command_handler>:
{
	rs485_routine(&com);
}

void command_handler(alt_u8 *new_cmd)
{
     958:	defff604 	addi	sp,sp,-40
     95c:	dfc00915 	stw	ra,36(sp)
	t_pc_cmd *cmd = (t_pc_cmd*)new_cmd;
	switch (cmd->code)
     960:	20800043 	ldbu	r2,1(r4)
     964:	00c00104 	movi	r3,4
     968:	10c03726 	beq	r2,r3,a48 <command_handler+0xf0>
     96c:	18800b36 	bltu	r3,r2,99c <command_handler+0x44>
     970:	00c00044 	movi	r3,1
     974:	10c03026 	beq	r2,r3,a38 <command_handler+0xe0>
     978:	10001a26 	beq	r2,zero,9e4 <command_handler+0x8c>
     97c:	00c00084 	movi	r3,2
     980:	10c02126 	beq	r2,r3,a08 <command_handler+0xb0>
     984:	00c000c4 	movi	r3,3
     988:	10c00b1e 	bne	r2,r3,9b8 <command_handler+0x60>
			break;
		case PCCOM_TDC:
			ProcCmd_TDC(cmd);
			break;
		case PCCOM_SAMPLE_LOADER:
			ProcCmd_SampleRecorder(cmd);
     98c:	00016100 	call	1610 <ProcCmd_SampleRecorder>
		case PCCOM_DEVICE:
			ProcCmd_Rangefinder(cmd);
			break;
		default: break;
	}
}
     990:	dfc00917 	ldw	ra,36(sp)
     994:	dec00a04 	addi	sp,sp,40
     998:	f800283a 	ret
}

void command_handler(alt_u8 *new_cmd)
{
	t_pc_cmd *cmd = (t_pc_cmd*)new_cmd;
	switch (cmd->code)
     99c:	00c00204 	movi	r3,8
     9a0:	18800836 	bltu	r3,r2,9c4 <command_handler+0x6c>
     9a4:	00c001c4 	movi	r3,7
     9a8:	10c01b2e 	bgeu	r2,r3,a18 <command_handler+0xc0>
     9ac:	00c00144 	movi	r3,5
     9b0:	10c0011e 	bne	r2,r3,9b8 <command_handler+0x60>
			break;
		case PCCOM_TEST_GENERATOR:
			ProcCmd_PulseGen(cmd);
			break;
		case PCCOM_LASER:
			ProcCmd_Laser(cmd);
     9b4:	00002ac0 	call	2ac <ProcCmd_Laser>
		case PCCOM_DEVICE:
			ProcCmd_Rangefinder(cmd);
			break;
		default: break;
	}
}
     9b8:	dfc00917 	ldw	ra,36(sp)
     9bc:	dec00a04 	addi	sp,sp,40
     9c0:	f800283a 	ret
}

void command_handler(alt_u8 *new_cmd)
{
	t_pc_cmd *cmd = (t_pc_cmd*)new_cmd;
	switch (cmd->code)
     9c4:	00c00284 	movi	r3,10
     9c8:	10c01726 	beq	r2,r3,a28 <command_handler+0xd0>
     9cc:	00c03784 	movi	r3,222
     9d0:	10fff91e 	bne	r2,r3,9b8 <_gp+0xffff30fc>
			break;
		case PCCOM_MODE_SWITCHER:

			 break;
		case PCCOM_DEVICE:
			ProcCmd_Rangefinder(cmd);
     9d4:	0000dd00 	call	dd0 <ProcCmd_Rangefinder>
			break;
		default: break;
	}
}
     9d8:	dfc00917 	ldw	ra,36(sp)
     9dc:	dec00a04 	addi	sp,sp,40
     9e0:	f800283a 	ret
			{
				t_pc_cmd echo;
				echo.sign=0x5B;
				echo.dlen=0;
				echo.code=0x0;
				send_cmd2pc(&echo);
     9e4:	d809883a 	mov	r4,sp
	switch (cmd->code)
	{
		case PCCOM_ECHO:
			{
				t_pc_cmd echo;
				echo.sign=0x5B;
     9e8:	008016c4 	movi	r2,91
     9ec:	d8800005 	stb	r2,0(sp)
				echo.dlen=0;
     9f0:	d8000085 	stb	zero,2(sp)
				echo.code=0x0;
     9f4:	d8000045 	stb	zero,1(sp)
				send_cmd2pc(&echo);
     9f8:	00008ac0 	call	8ac <send_cmd2pc>
		case PCCOM_DEVICE:
			ProcCmd_Rangefinder(cmd);
			break;
		default: break;
	}
}
     9fc:	dfc00917 	ldw	ra,36(sp)
     a00:	dec00a04 	addi	sp,sp,40
     a04:	f800283a 	ret
			break;
		case PCCOM_VGA:
			ProcCmd_VGA(cmd);
			break;
		case PCCOM_TDC:
			ProcCmd_TDC(cmd);
     a08:	0001acc0 	call	1acc <ProcCmd_TDC>
		case PCCOM_DEVICE:
			ProcCmd_Rangefinder(cmd);
			break;
		default: break;
	}
}
     a0c:	dfc00917 	ldw	ra,36(sp)
     a10:	dec00a04 	addi	sp,sp,40
     a14:	f800283a 	ret
			ProcCmd_Laser(cmd);
			break;
		case PCCOM_ACCELEROMETER: break;
		case PCCOM_STEPPER_IRIS:
		case PCCOM_STEPPER_ATTEN:
			ProcCmd_Motor(cmd);
     a18:	000047c0 	call	47c <ProcCmd_Motor>
		case PCCOM_DEVICE:
			ProcCmd_Rangefinder(cmd);
			break;
		default: break;
	}
}
     a1c:	dfc00917 	ldw	ra,36(sp)
     a20:	dec00a04 	addi	sp,sp,40
     a24:	f800283a 	ret
		case PCCOM_STEPPER_ATTEN:
			ProcCmd_Motor(cmd);
			break;
		case PCCOM_AMPLIFIER: break;
		case PCCOM_APD_SOURCE:
			ProcCmd_APD(cmd);
     a28:	00003b00 	call	3b0 <ProcCmd_APD>
		case PCCOM_DEVICE:
			ProcCmd_Rangefinder(cmd);
			break;
		default: break;
	}
}
     a2c:	dfc00917 	ldw	ra,36(sp)
     a30:	dec00a04 	addi	sp,sp,40
     a34:	f800283a 	ret
				echo.code=0x0;
				send_cmd2pc(&echo);
			}
			break;
		case PCCOM_VGA:
			ProcCmd_VGA(cmd);
     a38:	00001cc0 	call	1cc <ProcCmd_VGA>
		case PCCOM_DEVICE:
			ProcCmd_Rangefinder(cmd);
			break;
		default: break;
	}
}
     a3c:	dfc00917 	ldw	ra,36(sp)
     a40:	dec00a04 	addi	sp,sp,40
     a44:	f800283a 	ret
			break;
		case PCCOM_SAMPLE_LOADER:
			ProcCmd_SampleRecorder(cmd);
			break;
		case PCCOM_TEST_GENERATOR:
			ProcCmd_PulseGen(cmd);
     a48:	0000d7c0 	call	d7c <ProcCmd_PulseGen>
		case PCCOM_DEVICE:
			ProcCmd_Rangefinder(cmd);
			break;
		default: break;
	}
}
     a4c:	dfc00917 	ldw	ra,36(sp)
     a50:	dec00a04 	addi	sp,sp,40
     a54:	f800283a 	ret

00000a58 <rs485_routine>:
}



void rs485_routine(t_rs485_config *c)
{
     a58:	defff804 	addi	sp,sp,-32
     a5c:	dfc00715 	stw	ra,28(sp)
     a60:	dc400115 	stw	r17,4(sp)
     a64:	dc000015 	stw	r16,0(sp)
     a68:	dd800615 	stw	r22,24(sp)
     a6c:	2021883a 	mov	r16,r4
     a70:	dd400515 	stw	r21,20(sp)
     a74:	dd000415 	stw	r20,16(sp)
     a78:	dcc00315 	stw	r19,12(sp)
     a7c:	dc800215 	stw	r18,8(sp)
	alt_u8 bytes_to_delete = 0; //   ,   .    ,  .
	alt_16 i = 0;
	alt_8 pack_len = -1;
	alt_16 last_start = -1;
	alt_u32 current_sys_time = get_system_time();
     a80:	0001ca80 	call	1ca8 <get_system_time>
     a84:	1023883a 	mov	r17,r2
	alt_u32 current_timer_value = get_sys_timer_value();
     a88:	0001c8c0 	call	1c8c <get_sys_timer_value>

	if (com.bus_is_busy)
     a8c:	00c00034 	movhi	r3,0
     a90:	18d80204 	addi	r3,r3,24584
     a94:	19000403 	ldbu	r4,16(r3)
     a98:	20000426 	beq	r4,zero,aac <rs485_routine+0x54>
	{
		if ((current_sys_time>com.last_byte_tick_stamp+1)||(current_timer_value>com.last_byte_timestamp+BUS_BUSY_DELAY))
     a9c:	19000617 	ldw	r4,24(r3)
     aa0:	21000044 	addi	r4,r4,1
     aa4:	2440632e 	bgeu	r4,r17,c34 <rs485_routine+0x1dc>
			com.bus_is_busy=0;
		}
		else if (com.last_byte_timestamp>current_timer_value)
		{
			if (current_timer_value + SYS_TIMER_TICK_PERIOD > com.last_byte_timestamp + BUS_BUSY_DELAY)
			com.bus_is_busy=0;
     aa8:	18000405 	stb	zero,16(r3)
		}
	}

	if (!com.bus_is_busy)
		if (c->rx_byte_cnt>(PC_MIN_MSG_SIZE-1)) //       ,    
     aac:	8280080b 	ldhu	r10,32(r16)
     ab0:	008000c4 	movi	r2,3
     ab4:	523fffcc 	andi	r8,r10,65535
     ab8:	1200542e 	bgeu	r2,r8,c0c <rs485_routine+0x1b4>
		{
			for (i=0;i<c->rx_byte_cnt-PC_MIN_MSG_SIZE+1;i++) //       ,       ,      
     abc:	000d883a 	mov	r6,zero
     ac0:	00ffffc4 	movi	r3,-1
     ac4:	0023883a 	mov	r17,zero
     ac8:	0017883a 	mov	r11,zero
			{
				if (c->rx_buf[i] == SIGN) //      
     acc:	04c016c4 	movi	r19,91
					}
					last_start = i;
				}
				else //  ,   .     .  ,        
				{
					if (last_start!=-1) //       ,       
     ad0:	053fffc4 	movi	r20,-1
						if ((c->rx_byte_cnt-i)>=(c->rx_buf[i+2]+4)) // (c->rx_byte_cnt-i) -      ,  , (c->rx_buf[i+2]+4) -  
							{
								if (i+1>bytes_to_delete)
									bytes_to_delete = i+1; //    , ..     ,   
							}
						else if (c->rx_buf[i+2]>PAYLOAD_LEN_MAX) //  
     ad4:	04800804 	movi	r18,32
     ad8:	00001406 	br	b2c <rs485_routine+0xd4>
					}
					last_start = i;
				}
				else //  ,   .     .  ,        
				{
					if (last_start!=-1) //       ,       
     adc:	18bfffcc 	andi	r2,r3,65535
     ae0:	10a0001c 	xori	r2,r2,32768
     ae4:	10a00004 	addi	r2,r2,-32768
     ae8:	15000626 	beq	r2,r20,b04 <rs485_routine+0xac>
					{
						alt_u8 last_dlen = c->rx_buf[last_start+2];
     aec:	8085883a 	add	r2,r16,r2
						alt_u8 last_msg_end = last_start+4+last_dlen;
     af0:	10800903 	ldbu	r2,36(r2)
     af4:	19000104 	addi	r4,r3,4
     af8:	2085883a 	add	r2,r4,r2
						if (i>last_msg_end) //        ,   
     afc:	10803fcc 	andi	r2,r2,255
     b00:	1180030e 	bge	r2,r6,b10 <rs485_routine+0xb8>
							if (i+1>bytes_to_delete)
								bytes_to_delete=i+1;
					}
					else //     
					{
						if (i+1>bytes_to_delete)
     b04:	58803fcc 	andi	r2,r11,255
     b08:	30800116 	blt	r6,r2,b10 <rs485_routine+0xb8>
							bytes_to_delete=i+1;
     b0c:	8ac00044 	addi	r11,r17,1
	}

	if (!com.bus_is_busy)
		if (c->rx_byte_cnt>(PC_MIN_MSG_SIZE-1)) //       ,    
		{
			for (i=0;i<c->rx_byte_cnt-PC_MIN_MSG_SIZE+1;i++) //       ,       ,      
     b10:	8c400044 	addi	r17,r17,1
     b14:	89bfffcc 	andi	r6,r17,65535
     b18:	523fffcc 	andi	r8,r10,65535
     b1c:	31a0001c 	xori	r6,r6,32768
     b20:	31a00004 	addi	r6,r6,-32768
     b24:	40bfff44 	addi	r2,r8,-3
     b28:	3080270e 	bge	r6,r2,bc8 <rs485_routine+0x170>
			{
				if (c->rx_buf[i] == SIGN) //      
     b2c:	8193883a 	add	r9,r16,r6
     b30:	48800883 	ldbu	r2,34(r9)
     b34:	14ffe91e 	bne	r2,r19,adc <_gp+0xffff3220>
				{
					pack_len = integrity_check(c->rx_buf+i); //    
     b38:	893fffcc 	andi	r4,r17,65535
     b3c:	2120001c 	xori	r4,r4,32768
     b40:	21200004 	addi	r4,r4,-32768
     b44:	8109883a 	add	r4,r16,r4
     b48:	21000884 	addi	r4,r4,34
}

alt_8 integrity_check(alt_u8 *start)
{
	alt_8 pack_len = -1;
	alt_u8 dlen = start[2];
     b4c:	23000083 	ldbu	r12,2(r4)
	alt_u8 crc = calculate_crc(start,dlen+3);
     b50:	61c000c4 	addi	r7,r12,3

alt_u8 calculate_crc(alt_u8 *msg, alt_u8 size)
{
	alt_u8 buffer = 0;
	alt_16 i = 0;
	for (i=0;i<size;i++)
     b54:	39c03fcc 	andi	r7,r7,255
     b58:	38005326 	beq	r7,zero,ca8 <rs485_routine+0x250>
     b5c:	0005883a 	mov	r2,zero
     b60:	0007883a 	mov	r3,zero
	register_uart_interrupt(c);
}



void rs485_routine(t_rs485_config *c)
     b64:	208b883a 	add	r5,r4,r2
alt_u8 calculate_crc(alt_u8 *msg, alt_u8 size)
{
	alt_u8 buffer = 0;
	alt_16 i = 0;
	for (i=0;i<size;i++)
		buffer=buffer^msg[i];
     b68:	29400003 	ldbu	r5,0(r5)
     b6c:	10800044 	addi	r2,r2,1
     b70:	1946f03a 	xor	r3,r3,r5

alt_u8 calculate_crc(alt_u8 *msg, alt_u8 size)
{
	alt_u8 buffer = 0;
	alt_16 i = 0;
	for (i=0;i<size;i++)
     b74:	11fffb16 	blt	r2,r7,b64 <_gp+0xffff32a8>
alt_8 integrity_check(alt_u8 *start)
{
	alt_8 pack_len = -1;
	alt_u8 dlen = start[2];
	alt_u8 crc = calculate_crc(start,dlen+3);
	if (crc==start[3+dlen])
     b78:	60803fcc 	andi	r2,r12,255
     b7c:	2085883a 	add	r2,r4,r2
     b80:	108000c3 	ldbu	r2,3(r2)
     b84:	18c03fcc 	andi	r3,r3,255
     b88:	18803726 	beq	r3,r2,c68 <rs485_routine+0x210>
						i+=pack_len;
					}
					else  // ,      
					{
						//,        .      ()      
						if ((c->rx_byte_cnt-i)>=(c->rx_buf[i+2]+4)) // (c->rx_byte_cnt-i) -      ,  , (c->rx_buf[i+2]+4) -  
     b8c:	48800903 	ldbu	r2,36(r9)
     b90:	4191c83a 	sub	r8,r8,r6
     b94:	10c000c4 	addi	r3,r2,3
     b98:	1a00300e 	bge	r3,r8,c5c <rs485_routine+0x204>
								if (i+1>bytes_to_delete)
									bytes_to_delete = i+1; //    , ..     ,   
							}
						else if (c->rx_buf[i+2]>PAYLOAD_LEN_MAX) //  
							{
								if (i+1>bytes_to_delete)
     b9c:	58803fcc 	andi	r2,r11,255
     ba0:	30802f16 	blt	r6,r2,c60 <rs485_routine+0x208>
									bytes_to_delete = i+1; //    , ..     ,   
     ba4:	8ac00044 	addi	r11,r17,1
     ba8:	8807883a 	mov	r3,r17
	}

	if (!com.bus_is_busy)
		if (c->rx_byte_cnt>(PC_MIN_MSG_SIZE-1)) //       ,    
		{
			for (i=0;i<c->rx_byte_cnt-PC_MIN_MSG_SIZE+1;i++) //       ,       ,      
     bac:	8c400044 	addi	r17,r17,1
     bb0:	89bfffcc 	andi	r6,r17,65535
     bb4:	523fffcc 	andi	r8,r10,65535
     bb8:	31a0001c 	xori	r6,r6,32768
     bbc:	31a00004 	addi	r6,r6,-32768
     bc0:	40bfff44 	addi	r2,r8,-3
     bc4:	30bfd916 	blt	r6,r2,b2c <_gp+0xffff3270>
					}
				}
			}
		}

	if (bytes_to_delete)
     bc8:	59c03fcc 	andi	r7,r11,255
     bcc:	38000f26 	beq	r7,zero,c0c <rs485_routine+0x1b4>
	{
		alt_16 i = 0;
		c->rx_byte_cnt=c->rx_byte_cnt-bytes_to_delete;
     bd0:	5ac03fcc 	andi	r11,r11,255
     bd4:	52d5c83a 	sub	r10,r10,r11
     bd8:	8280080d 	sth	r10,32(r16)
		//memcpy(c->rx_buf,c->rx_buf+bytes_to_delete,c->rx_byte_cnt);
		for (i=0;i<c->rx_byte_cnt;i++)
     bdc:	513fffcc 	andi	r4,r10,65535
     be0:	20000a26 	beq	r4,zero,c0c <rs485_routine+0x1b4>
	register_uart_interrupt(c);
}



void rs485_routine(t_rs485_config *c)
     be4:	21000044 	addi	r4,r4,1
     be8:	00800044 	movi	r2,1
	if (bytes_to_delete)
	{
		alt_16 i = 0;
		c->rx_byte_cnt=c->rx_byte_cnt-bytes_to_delete;
		//memcpy(c->rx_buf,c->rx_buf+bytes_to_delete,c->rx_byte_cnt);
		for (i=0;i<c->rx_byte_cnt;i++)
     bec:	000b883a 	mov	r5,zero
			c->rx_buf[i]=c->rx_buf[i+bytes_to_delete];
     bf0:	8147883a 	add	r3,r16,r5
     bf4:	19cb883a 	add	r5,r3,r7
     bf8:	29800883 	ldbu	r6,34(r5)
	if (bytes_to_delete)
	{
		alt_16 i = 0;
		c->rx_byte_cnt=c->rx_byte_cnt-bytes_to_delete;
		//memcpy(c->rx_buf,c->rx_buf+bytes_to_delete,c->rx_byte_cnt);
		for (i=0;i<c->rx_byte_cnt;i++)
     bfc:	100b883a 	mov	r5,r2
     c00:	10800044 	addi	r2,r2,1
			c->rx_buf[i]=c->rx_buf[i+bytes_to_delete];
     c04:	19800885 	stb	r6,34(r3)
	if (bytes_to_delete)
	{
		alt_16 i = 0;
		c->rx_byte_cnt=c->rx_byte_cnt-bytes_to_delete;
		//memcpy(c->rx_buf,c->rx_buf+bytes_to_delete,c->rx_byte_cnt);
		for (i=0;i<c->rx_byte_cnt;i++)
     c08:	113ff91e 	bne	r2,r4,bf0 <_gp+0xffff3334>
			c->rx_buf[i]=c->rx_buf[i+bytes_to_delete];
	}
}
     c0c:	dfc00717 	ldw	ra,28(sp)
     c10:	dd800617 	ldw	r22,24(sp)
     c14:	dd400517 	ldw	r21,20(sp)
     c18:	dd000417 	ldw	r20,16(sp)
     c1c:	dcc00317 	ldw	r19,12(sp)
     c20:	dc800217 	ldw	r18,8(sp)
     c24:	dc400117 	ldw	r17,4(sp)
     c28:	dc000017 	ldw	r16,0(sp)
     c2c:	dec00804 	addi	sp,sp,32
     c30:	f800283a 	ret
	alt_u32 current_sys_time = get_system_time();
	alt_u32 current_timer_value = get_sys_timer_value();

	if (com.bus_is_busy)
	{
		if ((current_sys_time>com.last_byte_tick_stamp+1)||(current_timer_value>com.last_byte_timestamp+BUS_BUSY_DELAY))
     c34:	19000517 	ldw	r4,20(r3)
     c38:	21538804 	addi	r5,r4,20000
     c3c:	28bf9a36 	bltu	r5,r2,aa8 <_gp+0xffff31ec>
		{
			com.bus_is_busy=0;
		}
		else if (com.last_byte_timestamp>current_timer_value)
     c40:	113ff22e 	bgeu	r2,r4,c0c <_gp+0xffff3350>
		{
			if (current_timer_value + SYS_TIMER_TICK_PERIOD > com.last_byte_timestamp + BUS_BUSY_DELAY)
     c44:	010000b4 	movhi	r4,2
     c48:	2121a804 	addi	r4,r4,-31072
     c4c:	1105883a 	add	r2,r2,r4
     c50:	28bfee2e 	bgeu	r5,r2,c0c <_gp+0xffff3350>
			com.bus_is_busy=0;
     c54:	18000405 	stb	zero,16(r3)
     c58:	003f9406 	br	aac <_gp+0xffff31f0>
						if ((c->rx_byte_cnt-i)>=(c->rx_buf[i+2]+4)) // (c->rx_byte_cnt-i) -      ,  , (c->rx_buf[i+2]+4) -  
							{
								if (i+1>bytes_to_delete)
									bytes_to_delete = i+1; //    , ..     ,   
							}
						else if (c->rx_buf[i+2]>PAYLOAD_LEN_MAX) //  
     c5c:	90bfcf36 	bltu	r18,r2,b9c <_gp+0xffff32e0>
							{
								if (i+1>bytes_to_delete)
     c60:	8807883a 	mov	r3,r17
     c64:	003faa06 	br	b10 <_gp+0xffff3254>
{
	alt_8 pack_len = -1;
	alt_u8 dlen = start[2];
	alt_u8 crc = calculate_crc(start,dlen+3);
	if (crc==start[3+dlen])
		pack_len = 4+dlen;
     c68:	65400104 	addi	r21,r12,4
     c6c:	a82d883a 	mov	r22,r21
			for (i=0;i<c->rx_byte_cnt-PC_MIN_MSG_SIZE+1;i++) //       ,       ,      
			{
				if (c->rx_buf[i] == SIGN) //      
				{
					pack_len = integrity_check(c->rx_buf+i); //    
					if (pack_len>0) //  ,    
     c70:	b0803fcc 	andi	r2,r22,255
     c74:	1080201c 	xori	r2,r2,128
     c78:	10bfe004 	addi	r2,r2,-128
     c7c:	00bfc30e 	bge	zero,r2,b8c <_gp+0xffff32d0>
					{
						command_handler(c->rx_buf+i);
     c80:	00009580 	call	958 <command_handler>
						bytes_to_delete = i+pack_len;
						i+=pack_len;
     c84:	b0803fcc 	andi	r2,r22,255
     c88:	1080201c 	xori	r2,r2,128
     c8c:	10bfe004 	addi	r2,r2,-128
     c90:	8885883a 	add	r2,r17,r2
				{
					pack_len = integrity_check(c->rx_buf+i); //    
					if (pack_len>0) //  ,    
					{
						command_handler(c->rx_buf+i);
						bytes_to_delete = i+pack_len;
     c94:	ac57883a 	add	r11,r21,r17
						i+=pack_len;
     c98:	1007883a 	mov	r3,r2
     c9c:	1023883a 	mov	r17,r2
     ca0:	8280080b 	ldhu	r10,32(r16)
     ca4:	003f9a06 	br	b10 <_gp+0xffff3254>
	return pack_len;
}

alt_u8 calculate_crc(alt_u8 *msg, alt_u8 size)
{
	alt_u8 buffer = 0;
     ca8:	0007883a 	mov	r3,zero
     cac:	003fb206 	br	b78 <_gp+0xffff32bc>

00000cb0 <com_routine>:
	rs485_init(&com);
}

void com_routine()
{
	rs485_routine(&com);
     cb0:	01000034 	movhi	r4,0
     cb4:	21180204 	addi	r4,r4,24584
     cb8:	0000a581 	jmpi	a58 <rs485_routine>

00000cbc <init_pulse_generator>:
test_pulse_parameter test_pulses[6];

void ProcCmd_PulseGen (t_pc_cmd *cmd);

void init_pulse_generator()
{
     cbc:	00800034 	movhi	r2,0
     cc0:	10982b84 	addi	r2,r2,24750
     cc4:	10c00084 	addi	r3,r2,2

test_pulse_parameter test_pulses[6];

void ProcCmd_PulseGen (t_pc_cmd *cmd);

void init_pulse_generator()
     cc8:	11800904 	addi	r6,r2,36
{
	unsigned char i = 0;
	for (i=0;i<6;i++)
	{
	   test_pulses[i].len = 2;
     ccc:	01400084 	movi	r5,2
	   test_pulses[i].enable = 1;
     cd0:	01000044 	movi	r4,1
void init_pulse_generator()
{
	unsigned char i = 0;
	for (i=0;i<6;i++)
	{
	   test_pulses[i].len = 2;
     cd4:	1140000d 	sth	r5,0(r2)
	   test_pulses[i].enable = 1;
     cd8:	19000005 	stb	r4,0(r3)
     cdc:	10800184 	addi	r2,r2,6
     ce0:	18c00184 	addi	r3,r3,6
void ProcCmd_PulseGen (t_pc_cmd *cmd);

void init_pulse_generator()
{
	unsigned char i = 0;
	for (i=0;i<6;i++)
     ce4:	11bffb1e 	bne	r2,r6,cd4 <_gp+0xffff3418>
	{
	   test_pulses[i].len = 2;
	   test_pulses[i].enable = 1;
	}
	test_pulses[0].delay=10;
     ce8:	00800034 	movhi	r2,0
     cec:	10982b04 	addi	r2,r2,24748
     cf0:	00c00284 	movi	r3,10
     cf4:	10c0000d 	sth	r3,0(r2)
	test_pulses[1].delay=30;
     cf8:	00c00784 	movi	r3,30
     cfc:	10c0018d 	sth	r3,6(r2)
	test_pulses[2].delay=70;
     d00:	00c01184 	movi	r3,70
     d04:	10c0030d 	sth	r3,12(r2)
	test_pulses[3].delay=130;
     d08:	00c02084 	movi	r3,130
     d0c:	10c0048d 	sth	r3,18(r2)
	test_pulses[4].delay=250;
     d10:	00c03e84 	movi	r3,250
     d14:	10c0060d 	sth	r3,24(r2)
	test_pulses[5].delay=370;
     d18:	00c05c84 	movi	r3,370
     d1c:	10c0078d 	sth	r3,30(r2)
     d20:	f800283a 	ret

00000d24 <generate_test_pulses>:
	else
		generate_test_pulses();
}

void generate_test_pulses()
{
     d24:	00800034 	movhi	r2,0
     d28:	10982b04 	addi	r2,r2,24748
     d2c:	11000104 	addi	r4,r2,4
     d30:	00e48914 	movui	r3,37412
	unsigned int data;
	unsigned int buf;
	unsigned char i = 0;
	for (i=0;i<6;i++)
     d34:	02248f14 	movui	r8,37436
	{
	  data=test_pulses[i].delay;
	  buf=(test_pulses[i].len<<16)&0x7FFF0000;
     d38:	1140008b 	ldhu	r5,2(r2)
	unsigned int data;
	unsigned int buf;
	unsigned char i = 0;
	for (i=0;i<6;i++)
	{
	  data=test_pulses[i].delay;
     d3c:	11c0000b 	ldhu	r7,0(r2)
	  buf=(test_pulses[i].len<<16)&0x7FFF0000;
	  data|=buf;
	  if (test_pulses[i].enable)
     d40:	21800003 	ldbu	r6,0(r4)
	unsigned int buf;
	unsigned char i = 0;
	for (i=0;i<6;i++)
	{
	  data=test_pulses[i].delay;
	  buf=(test_pulses[i].len<<16)&0x7FFF0000;
     d44:	280a943a 	slli	r5,r5,16
     d48:	295fffec 	andhi	r5,r5,32767
	  data|=buf;
     d4c:	29cab03a 	or	r5,r5,r7
	  if (test_pulses[i].enable)
     d50:	30000126 	beq	r6,zero,d58 <generate_test_pulses+0x34>
	  data|=0x80000000;
     d54:	29600034 	orhi	r5,r5,32768
	  IOWR(PULSE_GENERATOR_BASE,i+1,data); //pulses parameters
     d58:	19400035 	stwio	r5,0(r3)
     d5c:	18c00104 	addi	r3,r3,4
     d60:	10800184 	addi	r2,r2,6
     d64:	21000184 	addi	r4,r4,6
void generate_test_pulses()
{
	unsigned int data;
	unsigned int buf;
	unsigned char i = 0;
	for (i=0;i<6;i++)
     d68:	1a3ff31e 	bne	r3,r8,d38 <_gp+0xffff347c>
	  data|=buf;
	  if (test_pulses[i].enable)
	  data|=0x80000000;
	  IOWR(PULSE_GENERATOR_BASE,i+1,data); //pulses parameters
	}
	IOWR(PULSE_GENERATOR_BASE,0,0x1); //control, start
     d6c:	00a48814 	movui	r2,37408
     d70:	00c00044 	movi	r3,1
     d74:	10c00035 	stwio	r3,0(r2)
     d78:	f800283a 	ret

00000d7c <ProcCmd_PulseGen>:

void ProcCmd_PulseGen (t_pc_cmd *cmd)
{
	unsigned char pulsindex = cmd->data[0];
	unsigned short buf;
	if (pulsindex < 6)
     d7c:	208000c3 	ldbu	r2,3(r4)
     d80:	00c00144 	movi	r3,5
     d84:	18801136 	bltu	r3,r2,dcc <ProcCmd_PulseGen+0x50>
	{
		test_pulses[pulsindex].enable=cmd->data[1];
     d88:	108001a4 	muli	r2,r2,6
     d8c:	20c00103 	ldbu	r3,4(r4)
     d90:	01400034 	movhi	r5,0
     d94:	29582b04 	addi	r5,r5,24748
     d98:	2885883a 	add	r2,r5,r2
     d9c:	10c00105 	stb	r3,4(r2)
		buf=(cmd->data[3]<<8)|cmd->data[2];
     da0:	20c00183 	ldbu	r3,6(r4)
     da4:	21400143 	ldbu	r5,5(r4)
     da8:	1806923a 	slli	r3,r3,8
     dac:	1946b03a 	or	r3,r3,r5
		test_pulses[pulsindex].len=buf;
     db0:	10c0008d 	sth	r3,2(r2)
		buf=(cmd->data[5]<<8)|cmd->data[4];
     db4:	20c00203 	ldbu	r3,8(r4)
     db8:	210001c3 	ldbu	r4,7(r4)
     dbc:	1806923a 	slli	r3,r3,8
     dc0:	1906b03a 	or	r3,r3,r4
		test_pulses[pulsindex].delay=buf;
     dc4:	10c0000d 	sth	r3,0(r2)
     dc8:	f800283a 	ret
	}
	else
		generate_test_pulses();
     dcc:	0000d241 	jmpi	d24 <generate_test_pulses>

00000dd0 <ProcCmd_Rangefinder>:
  .
 */


void ProcCmd_Rangefinder(t_pc_cmd *cmd)
{
     dd0:	deffff04 	addi	sp,sp,-4
     dd4:	dfc00015 	stw	ra,0(sp)
	switch (cmd->data[0])
     dd8:	208000c3 	ldbu	r2,3(r4)
     ddc:	00c00044 	movi	r3,1
     de0:	10c01826 	beq	r2,r3,e44 <ProcCmd_Rangefinder+0x74>
     de4:	10000726 	beq	r2,zero,e04 <ProcCmd_Rangefinder+0x34>
     de8:	01000084 	movi	r4,2
     dec:	1100021e 	bne	r2,r4,df8 <ProcCmd_Rangefinder+0x28>
		{
			IOWR_ALTERA_AVALON_PIO_DATA(SYSTEM_MODE_BASE, 0);
		} break;
	case dev_sys_mux_switch_normal:
		{
			IOWR_ALTERA_AVALON_PIO_DATA(SYSTEM_MODE_BASE, 1);
     df0:	00a46814 	movui	r2,37280
     df4:	10c00035 	stwio	r3,0(r2)
		} break;
	}
}
     df8:	dfc00017 	ldw	ra,0(sp)
     dfc:	dec00104 	addi	sp,sp,4
     e00:	f800283a 	ret
{
	switch (cmd->data[0])
	{
	case dev_start_meas:
		{
			tdc_start_measure(); // TDC
     e04:	0001a340 	call	1a34 <tdc_start_measure>
			start_sample_recorder(15); //   
     e08:	010003c4 	movi	r4,15
     e0c:	00014400 	call	1440 <start_sample_recorder>
			generate_charge_pulse(332000,0); //     1866  = 373200
     e10:	01000174 	movhi	r4,5
     e14:	21043804 	addi	r4,r4,4320
     e18:	000b883a 	mov	r5,zero
     e1c:	00002500 	call	250 <generate_charge_pulse>
			generate_laser_pulse(280000, 42000); //350000     1600  = 320   210  = 42000
     e20:	01000134 	movhi	r4,4
     e24:	21117004 	addi	r4,r4,17856
     e28:	01690414 	movui	r5,42000
     e2c:	00002300 	call	230 <generate_laser_pulse>
			generate_tdc_start_pulse(100 ,42000); //   TDC
     e30:	01001904 	movi	r4,100
     e34:	01690414 	movui	r5,42000
	case dev_sys_mux_switch_normal:
		{
			IOWR_ALTERA_AVALON_PIO_DATA(SYSTEM_MODE_BASE, 1);
		} break;
	}
}
     e38:	dfc00017 	ldw	ra,0(sp)
     e3c:	dec00104 	addi	sp,sp,4
		{
			tdc_start_measure(); // TDC
			start_sample_recorder(15); //   
			generate_charge_pulse(332000,0); //     1866  = 373200
			generate_laser_pulse(280000, 42000); //350000     1600  = 320   210  = 42000
			generate_tdc_start_pulse(100 ,42000); //   TDC
     e40:	00002701 	jmpi	270 <generate_tdc_start_pulse>
		}
		break;
	case dev_sys_mux_switch_test:
		{
			IOWR_ALTERA_AVALON_PIO_DATA(SYSTEM_MODE_BASE, 0);
     e44:	00a46814 	movui	r2,37280
     e48:	10000035 	stwio	zero,0(r2)
	case dev_sys_mux_switch_normal:
		{
			IOWR_ALTERA_AVALON_PIO_DATA(SYSTEM_MODE_BASE, 1);
		} break;
	}
}
     e4c:	dfc00017 	ldw	ra,0(sp)
     e50:	dec00104 	addi	sp,sp,4
     e54:	f800283a 	ret

00000e58 <calibrate_photodetector>:

void calibrate_photodetector()
{
	next_state = st_sample_recording;
     e58:	00800044 	movi	r2,1
     e5c:	d0a1c4c5 	stb	r2,-30957(gp)
     e60:	f800283a 	ret

00000e64 <compute_rms>:
			} break;
	}
}

alt_u8 compute_rms()
{
     e64:	deff7804 	addi	sp,sp,-544
	alt_u8 *sample = get_sample(0);
     e68:	0009883a 	mov	r4,zero
			} break;
	}
}

alt_u8 compute_rms()
{
     e6c:	dd808615 	stw	r22,536(sp)
     e70:	dd408515 	stw	r21,532(sp)
     e74:	dd008415 	stw	r20,528(sp)
     e78:	dcc08315 	stw	r19,524(sp)
     e7c:	dc808215 	stw	r18,520(sp)
     e80:	dc408115 	stw	r17,516(sp)
     e84:	dc008015 	stw	r16,512(sp)
     e88:	dfc08715 	stw	ra,540(sp)
	alt_u8 *sample = get_sample(0);
     e8c:	00014280 	call	1428 <get_sample>
     e90:	1025883a 	mov	r18,r2
     e94:	d829883a 	mov	r20,sp
     e98:	d82b883a 	mov	r21,sp
     e9c:	05800144 	movi	r22,5
     ea0:	04ffff04 	movi	r19,-4
	for (i=0;i<256;i++)
	{
		sum = 0;
		for (fi=i-half_filter;fi<=i+half_filter;fi++)
		{
			if ((fi>=0)&&(fi<=255))
     ea4:	04003fc4 	movi	r16,255
	alt_u16 sum = 0;
	float rms = 0.0;
	alt_u16 avg_signal = 0;


	for (i=0;i<256;i++)
     ea8:	04403f04 	movi	r17,252
			next_state=st_idle;
			} break;
	}
}

alt_u8 compute_rms()
     eac:	98800204 	addi	r2,r19,8


	for (i=0;i<256;i++)
	{
		sum = 0;
		for (fi=i-half_filter;fi<=i+half_filter;fi++)
     eb0:	9807883a 	mov	r3,r19
     eb4:	14c05616 	blt	r2,r19,1010 <compute_rms+0x1ac>
     eb8:	b23fffcc 	andi	r8,r22,65535
     ebc:	4220001c 	xori	r8,r8,32768
			next_state=st_idle;
			} break;
	}
}

alt_u8 compute_rms()
     ec0:	9c8b883a 	add	r5,r19,r18
	alt_u16 avg_signal = 0;


	for (i=0;i<256;i++)
	{
		sum = 0;
     ec4:	0009883a 	mov	r4,zero
     ec8:	42200004 	addi	r8,r8,-32768
		for (fi=i-half_filter;fi<=i+half_filter;fi++)
		{
			if ((fi>=0)&&(fi<=255))
     ecc:	19ffffcc 	andi	r7,r3,65535


	for (i=0;i<256;i++)
	{
		sum = 0;
		for (fi=i-half_filter;fi<=i+half_filter;fi++)
     ed0:	18c00044 	addi	r3,r3,1
     ed4:	19bfffcc 	andi	r6,r3,65535
     ed8:	31a0001c 	xori	r6,r6,32768
     edc:	31a00004 	addi	r6,r6,-32768
		{
			if ((fi>=0)&&(fi<=255))
     ee0:	81c00236 	bltu	r16,r7,eec <compute_rms+0x88>
				sum+=sample[fi];
     ee4:	28800003 	ldbu	r2,0(r5)
     ee8:	1109883a 	add	r4,r2,r4
     eec:	29400044 	addi	r5,r5,1


	for (i=0;i<256;i++)
	{
		sum = 0;
		for (fi=i-half_filter;fi<=i+half_filter;fi++)
     ef0:	323ff61e 	bne	r6,r8,ecc <_gp+0xffff3610>
     ef4:	213fffcc 	andi	r4,r4,65535
     ef8:	01400244 	movi	r5,9
     efc:	00031a00 	call	31a0 <__divsi3>
		{
			if ((fi>=0)&&(fi<=255))
				sum+=sample[fi];
		}
		sum=sum/filter_size;
		filtered_sample[i]=sum;
     f00:	a880000d 	sth	r2,0(r21)
     f04:	9cc00044 	addi	r19,r19,1
     f08:	ad400084 	addi	r21,r21,2
     f0c:	b5800044 	addi	r22,r22,1
	alt_u16 sum = 0;
	float rms = 0.0;
	alt_u16 avg_signal = 0;


	for (i=0;i<256;i++)
     f10:	9c7fe61e 	bne	r19,r17,eac <_gp+0xffff35f0>
			next_state=st_idle;
			} break;
	}
}

alt_u8 compute_rms()
     f14:	91804004 	addi	r6,r18,256
     f18:	a005883a 	mov	r2,r20
     f1c:	0009883a 	mov	r4,zero
		sum=sum/filter_size;
		filtered_sample[i]=sum;
	}
	for (i=0;i<256;i++)
	{
		filtered_sample[i]=sample[i]-filtered_sample[i];
     f20:	91400003 	ldbu	r5,0(r18)
     f24:	10c0000b 	ldhu	r3,0(r2)
     f28:	10800084 	addi	r2,r2,2
     f2c:	94800044 	addi	r18,r18,1
     f30:	28c7c83a 	sub	r3,r5,r3
     f34:	10ffff8d 	sth	r3,-2(r2)
		avg_signal += filtered_sample[i];
     f38:	1909883a 	add	r4,r3,r4
				sum+=sample[fi];
		}
		sum=sum/filter_size;
		filtered_sample[i]=sum;
	}
	for (i=0;i<256;i++)
     f3c:	91bff81e 	bne	r18,r6,f20 <_gp+0xffff3664>
	{
		filtered_sample[i]=sample[i]-filtered_sample[i];
		avg_signal += filtered_sample[i];
	}
	avg_signal=avg_signal/256; //   0
     f40:	213fffcc 	andi	r4,r4,65535
     f44:	202cd23a 	srli	r22,r4,8
			next_state=st_idle;
			} break;
	}
}

alt_u8 compute_rms()
     f48:	dd408004 	addi	r21,sp,512
	alt_u8 *sample = get_sample(0);
	alt_16 filtered_sample[256];
	alt_16 i = 0;
	alt_16 fi = 0;
	alt_u16 sum = 0;
	float rms = 0.0;
     f4c:	0021883a 	mov	r16,zero
	}
	avg_signal=avg_signal/256; //   0

	for (i=0;i<256;i++)
	{
		rms+=pow(filtered_sample[i]-avg_signal,2);
     f50:	a100000f 	ldh	r4,0(r20)
     f54:	a5000084 	addi	r20,r20,2
     f58:	2589c83a 	sub	r4,r4,r22
     f5c:	0002fc00 	call	2fc0 <__floatsidf>
     f60:	8009883a 	mov	r4,r16
     f64:	1027883a 	mov	r19,r2
     f68:	1825883a 	mov	r18,r3
     f6c:	00026800 	call	2680 <__extendsfdf2>
     f70:	9809883a 	mov	r4,r19
     f74:	900b883a 	mov	r5,r18
     f78:	980d883a 	mov	r6,r19
     f7c:	900f883a 	mov	r7,r18
     f80:	1821883a 	mov	r16,r3
     f84:	1023883a 	mov	r17,r2
     f88:	0002acc0 	call	2acc <__muldf3>
     f8c:	800b883a 	mov	r5,r16
     f90:	8809883a 	mov	r4,r17
     f94:	100d883a 	mov	r6,r2
     f98:	180f883a 	mov	r7,r3
     f9c:	0002a180 	call	2a18 <__adddf3>
     fa0:	1009883a 	mov	r4,r2
     fa4:	180b883a 	mov	r5,r3
     fa8:	00030cc0 	call	30cc <__truncdfsf2>
     fac:	1021883a 	mov	r16,r2
		filtered_sample[i]=sample[i]-filtered_sample[i];
		avg_signal += filtered_sample[i];
	}
	avg_signal=avg_signal/256; //   0

	for (i=0;i<256;i++)
     fb0:	a57fe71e 	bne	r20,r21,f50 <_gp+0xffff3694>
	{
		rms+=pow(filtered_sample[i]-avg_signal,2);
	}
	rms=rms/256;
     fb4:	014ee034 	movhi	r5,15232
     fb8:	1009883a 	mov	r4,r2
     fbc:	00024000 	call	2400 <__mulsf3>
	rms=sqrt(rms);
     fc0:	1009883a 	mov	r4,r2
     fc4:	00026800 	call	2680 <__extendsfdf2>
     fc8:	1009883a 	mov	r4,r2
     fcc:	180b883a 	mov	r5,r3
     fd0:	0001cb80 	call	1cb8 <sqrt>
     fd4:	180b883a 	mov	r5,r3
     fd8:	1009883a 	mov	r4,r2
     fdc:	00030cc0 	call	30cc <__truncdfsf2>
	return (alt_u8)rms;
     fe0:	1009883a 	mov	r4,r2
     fe4:	00020f80 	call	20f8 <__fixunssfsi>
}
     fe8:	dfc08717 	ldw	ra,540(sp)
     fec:	dd808617 	ldw	r22,536(sp)
     ff0:	dd408517 	ldw	r21,532(sp)
     ff4:	dd008417 	ldw	r20,528(sp)
     ff8:	dcc08317 	ldw	r19,524(sp)
     ffc:	dc808217 	ldw	r18,520(sp)
    1000:	dc408117 	ldw	r17,516(sp)
    1004:	dc008017 	ldw	r16,512(sp)
    1008:	dec08804 	addi	sp,sp,544
    100c:	f800283a 	ret


	for (i=0;i<256;i++)
	{
		sum = 0;
		for (fi=i-half_filter;fi<=i+half_filter;fi++)
    1010:	0005883a 	mov	r2,zero
    1014:	003fba06 	br	f00 <_gp+0xffff3644>

00001018 <calibrating_iteration>:
	rms=sqrt(rms);
	return (alt_u8)rms;
}

void calibrating_iteration()
{
    1018:	deffff04 	addi	sp,sp,-4
    101c:	dfc00015 	stw	ra,0(sp)
	G_noise_rms = compute_rms();
    1020:	0000e640 	call	e64 <compute_rms>
    1024:	d0a1c545 	stb	r2,-30955(gp)
	if (G_noise_rms<noise_rms_dest-noise_toler)
    1028:	00c00144 	movi	r3,5
    102c:	10803fcc 	andi	r2,r2,255
    1030:	1880130e 	bge	r3,r2,1080 <calibrating_iteration+0x68>
	{
		current_amp_gain++;
		set_VGA_gain(current_amp_gain);
	}
	else if (G_noise_rms>noise_rms_dest+noise_toler)
    1034:	00c00684 	movi	r3,26
    1038:	18801716 	blt	r3,r2,1098 <calibrating_iteration+0x80>
		current_amp_gain--;
		set_VGA_gain(current_amp_gain);
	}
	else
	{
		calibrating_complete=1;
    103c:	00800044 	movi	r2,1
    1040:	d0a1c405 	stb	r2,-30960(gp)
	}

	iteration_cnt++;
    1044:	d0a1c30b 	ldhu	r2,-30964(gp)
	if (iteration_cnt>64)
    1048:	01001004 	movi	r4,64
	else
	{
		calibrating_complete=1;
	}

	iteration_cnt++;
    104c:	10800044 	addi	r2,r2,1
	if (iteration_cnt>64)
    1050:	10ffffcc 	andi	r3,r2,65535
    1054:	20c0062e 	bgeu	r4,r3,1070 <calibrating_iteration+0x58>
	{
		iteration_cnt=0;
		calibrating_complete=1;
    1058:	00800044 	movi	r2,1
	}

	iteration_cnt++;
	if (iteration_cnt>64)
	{
		iteration_cnt=0;
    105c:	d021c30d 	sth	zero,-30964(gp)
		calibrating_complete=1;
    1060:	d0a1c405 	stb	r2,-30960(gp)
	}

}
    1064:	dfc00017 	ldw	ra,0(sp)
    1068:	dec00104 	addi	sp,sp,4
    106c:	f800283a 	ret
	else
	{
		calibrating_complete=1;
	}

	iteration_cnt++;
    1070:	d0a1c30d 	sth	r2,-30964(gp)
	{
		iteration_cnt=0;
		calibrating_complete=1;
	}

}
    1074:	dfc00017 	ldw	ra,0(sp)
    1078:	dec00104 	addi	sp,sp,4
    107c:	f800283a 	ret
void calibrating_iteration()
{
	G_noise_rms = compute_rms();
	if (G_noise_rms<noise_rms_dest-noise_toler)
	{
		current_amp_gain++;
    1080:	d0a1c383 	ldbu	r2,-30962(gp)
    1084:	10800044 	addi	r2,r2,1
		set_VGA_gain(current_amp_gain);
    1088:	11003fcc 	andi	r4,r2,255
void calibrating_iteration()
{
	G_noise_rms = compute_rms();
	if (G_noise_rms<noise_rms_dest-noise_toler)
	{
		current_amp_gain++;
    108c:	d0a1c385 	stb	r2,-30962(gp)
		set_VGA_gain(current_amp_gain);
    1090:	000019c0 	call	19c <set_VGA_gain>
    1094:	003feb06 	br	1044 <_gp+0xffff3788>
	}
	else if (G_noise_rms>noise_rms_dest+noise_toler)
	{
		current_amp_gain--;
    1098:	d0a1c383 	ldbu	r2,-30962(gp)
    109c:	10bfffc4 	addi	r2,r2,-1
		set_VGA_gain(current_amp_gain);
    10a0:	11003fcc 	andi	r4,r2,255
		current_amp_gain++;
		set_VGA_gain(current_amp_gain);
	}
	else if (G_noise_rms>noise_rms_dest+noise_toler)
	{
		current_amp_gain--;
    10a4:	d0a1c385 	stb	r2,-30962(gp)
		set_VGA_gain(current_amp_gain);
    10a8:	000019c0 	call	19c <set_VGA_gain>
    10ac:	003fe506 	br	1044 <_gp+0xffff3788>

000010b0 <photodetector_calibrating_routine>:
		//start_sample_record(64);
		sample_ready=0;
		rms_ready=0;
	}

	if (state == st_sample_recording) //delay
    10b0:	d0a1c503 	ldbu	r2,-30956(gp)
{
	next_state = st_sample_recording;
}

void photodetector_calibrating_routine()
{
    10b4:	defffe04 	addi	sp,sp,-8
    10b8:	dfc00115 	stw	ra,4(sp)
    10bc:	dc000015 	stw	r16,0(sp)
		//start_sample_record(64);
		sample_ready=0;
		rms_ready=0;
	}

	if (state == st_sample_recording) //delay
    10c0:	00c00044 	movi	r3,1
    10c4:	10c01826 	beq	r2,r3,1128 <photodetector_calibrating_routine+0x78>
			sample_ready = 1;
		}
	}
	else
	{
		record_delay_cnt = 0;
    10c8:	d021c3c5 	stb	zero,-30961(gp)
	}

	//fsm
	state=next_state;
    10cc:	d0a1c4c3 	ldbu	r2,-30957(gp)
	switch(state)
    10d0:	04000044 	movi	r16,1
	{
		record_delay_cnt = 0;
	}

	//fsm
	state=next_state;
    10d4:	d0a1c505 	stb	r2,-30956(gp)
	switch(state)
    10d8:	14001e26 	beq	r2,r16,1154 <photodetector_calibrating_routine+0xa4>
    10dc:	1000051e 	bne	r2,zero,10f4 <photodetector_calibrating_routine+0x44>
			  }

			} break;
		default:
			{
			next_state=st_idle;
    10e0:	d021c4c5 	stb	zero,-30957(gp)
			} break;
	}
}
    10e4:	dfc00117 	ldw	ra,4(sp)
    10e8:	dc000017 	ldw	r16,0(sp)
    10ec:	dec00204 	addi	sp,sp,8
    10f0:	f800283a 	ret
		record_delay_cnt = 0;
	}

	//fsm
	state=next_state;
	switch(state)
    10f4:	00c00084 	movi	r3,2
    10f8:	10c01f26 	beq	r2,r3,1178 <photodetector_calibrating_routine+0xc8>
    10fc:	00c000c4 	movi	r3,3
    1100:	10fff71e 	bne	r2,r3,10e0 <_gp+0xffff3824>
				next_state = st_calibrating;
				rms_ready = 1;
			} break;
		case st_calibrating:
			{
			  calibrating_iteration();
    1104:	00010180 	call	1018 <calibrating_iteration>

			  if (calibrating_complete)
    1108:	d0a1c403 	ldbu	r2,-30960(gp)
    110c:	10002426 	beq	r2,zero,11a0 <photodetector_calibrating_routine+0xf0>
			  {
				  calibrating_complete=0;
    1110:	d021c405 	stb	zero,-30960(gp)
				  next_state=st_idle;
    1114:	d021c4c5 	stb	zero,-30957(gp)
		default:
			{
			next_state=st_idle;
			} break;
	}
}
    1118:	dfc00117 	ldw	ra,4(sp)
    111c:	dc000017 	ldw	r16,0(sp)
    1120:	dec00204 	addi	sp,sp,8
    1124:	f800283a 	ret
		rms_ready=0;
	}

	if (state == st_sample_recording) //delay
	{
		record_delay_cnt++;
    1128:	d0e1c3c3 	ldbu	r3,-30961(gp)
		if (record_delay_cnt>=10)
    112c:	01400244 	movi	r5,9
		rms_ready=0;
	}

	if (state == st_sample_recording) //delay
	{
		record_delay_cnt++;
    1130:	18c00044 	addi	r3,r3,1
		if (record_delay_cnt>=10)
    1134:	19003fcc 	andi	r4,r3,255
    1138:	2900172e 	bgeu	r5,r4,1198 <photodetector_calibrating_routine+0xe8>
		{
			record_delay_cnt=0;
			//stop_sample_record();
			sample_ready = 1;
    113c:	d0a1c485 	stb	r2,-30958(gp)
	{
		record_delay_cnt = 0;
	}

	//fsm
	state=next_state;
    1140:	d0a1c4c3 	ldbu	r2,-30957(gp)
	if (state == st_sample_recording) //delay
	{
		record_delay_cnt++;
		if (record_delay_cnt>=10)
		{
			record_delay_cnt=0;
    1144:	d021c3c5 	stb	zero,-30961(gp)
		record_delay_cnt = 0;
	}

	//fsm
	state=next_state;
	switch(state)
    1148:	04000044 	movi	r16,1
	{
		record_delay_cnt = 0;
	}

	//fsm
	state=next_state;
    114c:	d0a1c505 	stb	r2,-30956(gp)
	switch(state)
    1150:	143fe21e 	bne	r2,r16,10dc <_gp+0xffff3820>
			{
				next_state = st_idle;
			} break;
		case st_sample_recording:
			{
			  if (sample_ready)
    1154:	d0a1c483 	ldbu	r2,-30958(gp)
    1158:	103fe226 	beq	r2,zero,10e4 <_gp+0xffff3828>
			  {
				  sample_ready = 0;
				  next_state = st_computing_rms;
    115c:	00800084 	movi	r2,2
			} break;
		case st_sample_recording:
			{
			  if (sample_ready)
			  {
				  sample_ready = 0;
    1160:	d021c485 	stb	zero,-30958(gp)
				  next_state = st_computing_rms;
    1164:	d0a1c4c5 	stb	r2,-30957(gp)
		default:
			{
			next_state=st_idle;
			} break;
	}
}
    1168:	dfc00117 	ldw	ra,4(sp)
    116c:	dc000017 	ldw	r16,0(sp)
    1170:	dec00204 	addi	sp,sp,8
    1174:	f800283a 	ret
				  next_state = st_computing_rms;
			  }
			} break;
		case st_computing_rms:
			{
				compute_rms();
    1178:	0000e640 	call	e64 <compute_rms>
				next_state = st_calibrating;
    117c:	008000c4 	movi	r2,3
    1180:	d0a1c4c5 	stb	r2,-30957(gp)
				rms_ready = 1;
    1184:	d421c445 	stb	r16,-30959(gp)
		default:
			{
			next_state=st_idle;
			} break;
	}
}
    1188:	dfc00117 	ldw	ra,4(sp)
    118c:	dc000017 	ldw	r16,0(sp)
    1190:	dec00204 	addi	sp,sp,8
    1194:	f800283a 	ret
		rms_ready=0;
	}

	if (state == st_sample_recording) //delay
	{
		record_delay_cnt++;
    1198:	d0e1c3c5 	stb	r3,-30961(gp)
    119c:	003fcb06 	br	10cc <_gp+0xffff3810>
				  calibrating_complete=0;
				  next_state=st_idle;
			  }
			  else
			  {
				  next_state = st_sample_recording;
    11a0:	d421c4c5 	stb	r16,-30957(gp)
		default:
			{
			next_state=st_idle;
			} break;
	}
}
    11a4:	dfc00117 	ldw	ra,4(sp)
    11a8:	dc000017 	ldw	r16,0(sp)
    11ac:	dec00204 	addi	sp,sp,8
    11b0:	f800283a 	ret

000011b4 <config_sample_recorder>:

void config_sample_recorder(t_sample_recorder_config* c)
{
	alt_u32 wdata = 0x0;
	//control_1_reg
	if (c->start_recording)
    11b4:	20800003 	ldbu	r2,0(r4)
    11b8:	1000201e 	bne	r2,zero,123c <config_sample_recorder+0x88>
	{
		c->start_recording=0; //reset flag
		IOWR(c->config_base,control_1_reg,0x1); //start pulse
	}
	if (c->stop_recording)
    11bc:	20800043 	ldbu	r2,1(r4)
    11c0:	1000241e 	bne	r2,zero,1254 <config_sample_recorder+0xa0>
		c->stop_recording=0; //reset flag
		IOWR(c->config_base,control_1_reg,0x0); //stop pulse
	}

	//control_0_reg
	wdata |= ((alt_u32)sr_config.trigger_threshold)<<TRIGGER_THRESHOLD_OFFSET;
    11c4:	00800034 	movhi	r2,0
    11c8:	1099c604 	addi	r2,r2,26392
    11cc:	12800183 	ldbu	r10,6(r2)
	wdata |= ((alt_u32)sr_config.recording_delay)<<RECORDING_DELAY_OFFSET;
    11d0:	11c00203 	ldbu	r7,8(r2)
	wdata |= ((alt_u32)sr_config.active_channel)<<ACTIVE_CHANNEL_SET_OFFSET;
    11d4:	12400143 	ldbu	r9,5(r2)
	wdata |= (sr_config.complete)?COMPLETE_RECORD_BIT:0x0;
    11d8:	118000c3 	ldbu	r6,3(r2)
		c->stop_recording=0; //reset flag
		IOWR(c->config_base,control_1_reg,0x0); //stop pulse
	}

	//control_0_reg
	wdata |= ((alt_u32)sr_config.trigger_threshold)<<TRIGGER_THRESHOLD_OFFSET;
    11dc:	501491ba 	slli	r10,r10,6
	wdata |= ((alt_u32)sr_config.recording_delay)<<RECORDING_DELAY_OFFSET;
	wdata |= ((alt_u32)sr_config.active_channel)<<ACTIVE_CHANNEL_SET_OFFSET;
	wdata |= (sr_config.complete)?COMPLETE_RECORD_BIT:0x0;
	wdata |= (sr_config.start_loading_to_ram)?LOAD_DATA_TO_RAM_BIT:0x0;
	wdata |= (sr_config.trigger_direction)?TRIGGER_DIRECTION_BIT:0x0;
    11e0:	114001c3 	ldbu	r5,7(r2)
		IOWR(c->config_base,control_1_reg,0x0); //stop pulse
	}

	//control_0_reg
	wdata |= ((alt_u32)sr_config.trigger_threshold)<<TRIGGER_THRESHOLD_OFFSET;
	wdata |= ((alt_u32)sr_config.recording_delay)<<RECORDING_DELAY_OFFSET;
    11e4:	380e93fa 	slli	r7,r7,15
	wdata |= ((alt_u32)sr_config.active_channel)<<ACTIVE_CHANNEL_SET_OFFSET;
    11e8:	481290fa 	slli	r9,r9,3
	wdata |= (sr_config.complete)?COMPLETE_RECORD_BIT:0x0;
	wdata |= (sr_config.start_loading_to_ram)?LOAD_DATA_TO_RAM_BIT:0x0;
    11ec:	12000083 	ldbu	r8,2(r2)
	wdata |= (sr_config.trigger_direction)?TRIGGER_DIRECTION_BIT:0x0;
	wdata |= (sr_config.trigger_source)?TRIGGER_SOURCE_BIT:0x0;
    11f0:	10c00103 	ldbu	r3,4(r2)

	//control_0_reg
	wdata |= ((alt_u32)sr_config.trigger_threshold)<<TRIGGER_THRESHOLD_OFFSET;
	wdata |= ((alt_u32)sr_config.recording_delay)<<RECORDING_DELAY_OFFSET;
	wdata |= ((alt_u32)sr_config.active_channel)<<ACTIVE_CHANNEL_SET_OFFSET;
	wdata |= (sr_config.complete)?COMPLETE_RECORD_BIT:0x0;
    11f4:	300cc03a 	cmpne	r6,r6,zero
		IOWR(c->config_base,control_1_reg,0x0); //stop pulse
	}

	//control_0_reg
	wdata |= ((alt_u32)sr_config.trigger_threshold)<<TRIGGER_THRESHOLD_OFFSET;
	wdata |= ((alt_u32)sr_config.recording_delay)<<RECORDING_DELAY_OFFSET;
    11f8:	3a8eb03a 	or	r7,r7,r10
	wdata |= ((alt_u32)sr_config.active_channel)<<ACTIVE_CHANNEL_SET_OFFSET;
	wdata |= (sr_config.complete)?COMPLETE_RECORD_BIT:0x0;
    11fc:	300c907a 	slli	r6,r6,1
	wdata |= (sr_config.start_loading_to_ram)?LOAD_DATA_TO_RAM_BIT:0x0;
	wdata |= (sr_config.trigger_direction)?TRIGGER_DIRECTION_BIT:0x0;
    1200:	280ac03a 	cmpne	r5,r5,zero
	}

	//control_0_reg
	wdata |= ((alt_u32)sr_config.trigger_threshold)<<TRIGGER_THRESHOLD_OFFSET;
	wdata |= ((alt_u32)sr_config.recording_delay)<<RECORDING_DELAY_OFFSET;
	wdata |= ((alt_u32)sr_config.active_channel)<<ACTIVE_CHANNEL_SET_OFFSET;
    1204:	3a4eb03a 	or	r7,r7,r9
	wdata |= (sr_config.complete)?COMPLETE_RECORD_BIT:0x0;
	wdata |= (sr_config.start_loading_to_ram)?LOAD_DATA_TO_RAM_BIT:0x0;
    1208:	4010c03a 	cmpne	r8,r8,zero
	wdata |= (sr_config.trigger_direction)?TRIGGER_DIRECTION_BIT:0x0;
    120c:	280a93ba 	slli	r5,r5,14
	wdata |= (sr_config.trigger_source)?TRIGGER_SOURCE_BIT:0x0;
    1210:	1806c03a 	cmpne	r3,r3,zero

	//control_0_reg
	wdata |= ((alt_u32)sr_config.trigger_threshold)<<TRIGGER_THRESHOLD_OFFSET;
	wdata |= ((alt_u32)sr_config.recording_delay)<<RECORDING_DELAY_OFFSET;
	wdata |= ((alt_u32)sr_config.active_channel)<<ACTIVE_CHANNEL_SET_OFFSET;
	wdata |= (sr_config.complete)?COMPLETE_RECORD_BIT:0x0;
    1214:	3a0eb03a 	or	r7,r7,r8
	wdata |= (sr_config.start_loading_to_ram)?LOAD_DATA_TO_RAM_BIT:0x0;
	wdata |= (sr_config.trigger_direction)?TRIGGER_DIRECTION_BIT:0x0;
	wdata |= (sr_config.trigger_source)?TRIGGER_SOURCE_BIT:0x0;
    1218:	180690ba 	slli	r3,r3,2
	//control_0_reg
	wdata |= ((alt_u32)sr_config.trigger_threshold)<<TRIGGER_THRESHOLD_OFFSET;
	wdata |= ((alt_u32)sr_config.recording_delay)<<RECORDING_DELAY_OFFSET;
	wdata |= ((alt_u32)sr_config.active_channel)<<ACTIVE_CHANNEL_SET_OFFSET;
	wdata |= (sr_config.complete)?COMPLETE_RECORD_BIT:0x0;
	wdata |= (sr_config.start_loading_to_ram)?LOAD_DATA_TO_RAM_BIT:0x0;
    121c:	398cb03a 	or	r6,r7,r6
	wdata |= (sr_config.trigger_direction)?TRIGGER_DIRECTION_BIT:0x0;
	wdata |= (sr_config.trigger_source)?TRIGGER_SOURCE_BIT:0x0;
	IOWR(c->config_base,control_0_reg,wdata);
    1220:	21000317 	ldw	r4,12(r4)
	wdata |= ((alt_u32)sr_config.trigger_threshold)<<TRIGGER_THRESHOLD_OFFSET;
	wdata |= ((alt_u32)sr_config.recording_delay)<<RECORDING_DELAY_OFFSET;
	wdata |= ((alt_u32)sr_config.active_channel)<<ACTIVE_CHANNEL_SET_OFFSET;
	wdata |= (sr_config.complete)?COMPLETE_RECORD_BIT:0x0;
	wdata |= (sr_config.start_loading_to_ram)?LOAD_DATA_TO_RAM_BIT:0x0;
	wdata |= (sr_config.trigger_direction)?TRIGGER_DIRECTION_BIT:0x0;
    1224:	314ab03a 	or	r5,r6,r5
	wdata |= (sr_config.trigger_source)?TRIGGER_SOURCE_BIT:0x0;
    1228:	28c6b03a 	or	r3,r5,r3
	IOWR(c->config_base,control_0_reg,wdata);
    122c:	20c00035 	stwio	r3,0(r4)

	sr_config.start_loading_to_ram=0; //reset flag
    1230:	10000085 	stb	zero,2(r2)
	sr_config.complete=0; //reset flag
    1234:	100000c5 	stb	zero,3(r2)
    1238:	f800283a 	ret
	alt_u32 wdata = 0x0;
	//control_1_reg
	if (c->start_recording)
	{
		c->start_recording=0; //reset flag
		IOWR(c->config_base,control_1_reg,0x1); //start pulse
    123c:	20800317 	ldw	r2,12(r4)
{
	alt_u32 wdata = 0x0;
	//control_1_reg
	if (c->start_recording)
	{
		c->start_recording=0; //reset flag
    1240:	20000005 	stb	zero,0(r4)
		IOWR(c->config_base,control_1_reg,0x1); //start pulse
    1244:	00c00044 	movi	r3,1
    1248:	10c00135 	stwio	r3,4(r2)
	}
	if (c->stop_recording)
    124c:	20800043 	ldbu	r2,1(r4)
    1250:	103fdc26 	beq	r2,zero,11c4 <_gp+0xffff3908>
	{
		c->stop_recording=0; //reset flag
		IOWR(c->config_base,control_1_reg,0x0); //stop pulse
    1254:	20800317 	ldw	r2,12(r4)
		c->start_recording=0; //reset flag
		IOWR(c->config_base,control_1_reg,0x1); //start pulse
	}
	if (c->stop_recording)
	{
		c->stop_recording=0; //reset flag
    1258:	20000045 	stb	zero,1(r4)
		IOWR(c->config_base,control_1_reg,0x0); //stop pulse
    125c:	10000135 	stwio	zero,4(r2)
    1260:	003fd806 	br	11c4 <_gp+0xffff3908>

00001264 <init_sample_recorder>:

#define SAMPLE_RECORDER_AVALON_SLAVE_BASE 0x9100
#define SAMPLE_RECORDER_AVALON_SLAVE_1_BASE 0x9000

void init_sample_recorder()
{
    1264:	defff904 	addi	sp,sp,-28
    1268:	dd400515 	stw	r21,20(sp)
    126c:	dd000415 	stw	r20,16(sp)
    1270:	dcc00315 	stw	r19,12(sp)
    1274:	dc800215 	stw	r18,8(sp)
    1278:	dc400115 	stw	r17,4(sp)
    127c:	dc000015 	stw	r16,0(sp)
	alt_16 i = 0;

	sr_config.config_base = SAMPLE_RECORDER_AVALON_SLAVE_BASE;
    1280:	00800034 	movhi	r2,0
    1284:	1099c604 	addi	r2,r2,26392

#define SAMPLE_RECORDER_AVALON_SLAVE_BASE 0x9100
#define SAMPLE_RECORDER_AVALON_SLAVE_1_BASE 0x9000

void init_sample_recorder()
{
    1288:	dfc00615 	stw	ra,24(sp)
	alt_16 i = 0;

	sr_config.config_base = SAMPLE_RECORDER_AVALON_SLAVE_BASE;
    128c:	00e44014 	movui	r3,37120
    1290:	10c00315 	stw	r3,12(r2)
	sr_config.ram_base = SAMPLE_RECORDER_AVALON_SLAVE_1_BASE;
    1294:	00e40014 	movui	r3,36864
    1298:	10c00415 	stw	r3,16(r2)
	sr_config.stop_recording=0;
	sr_config.complete=0;
	sr_config.start_loading_to_ram=0;

	sr_config.active_channel=0x0;
	sr_config.recording_delay=64;
    129c:	00c01004 	movi	r3,64
    12a0:	10c00205 	stb	r3,8(r2)
    12a4:	04400034 	movhi	r17,0
    12a8:	8c583504 	addi	r17,r17,24788

	sr_config.trigger_direction=trigger_posedge;
    12ac:	00c00044 	movi	r3,1
    12b0:	8d3fff04 	addi	r20,r17,-4
    12b4:	10c001c5 	stb	r3,7(r2)
	sr_config.trigger_source=external_comparator;
	sr_config.trigger_threshold=DEFAULT_COMPARATOR_LEVEL;

	config_sample_recorder(&sr_config);
    12b8:	1009883a 	mov	r4,r2
	sr_config.active_channel=0x0;
	sr_config.recording_delay=64;

	sr_config.trigger_direction=trigger_posedge;
	sr_config.trigger_source=external_comparator;
	sr_config.trigger_threshold=DEFAULT_COMPARATOR_LEVEL;
    12bc:	00fff984 	movi	r3,-26
	alt_16 i = 0;

	sr_config.config_base = SAMPLE_RECORDER_AVALON_SLAVE_BASE;
	sr_config.ram_base = SAMPLE_RECORDER_AVALON_SLAVE_1_BASE;

	sr_config.start_recording=0;
    12c0:	10000005 	stb	zero,0(r2)
	sr_config.stop_recording=0;
    12c4:	10000045 	stb	zero,1(r2)
	sr_config.complete=0;
    12c8:	100000c5 	stb	zero,3(r2)
	sr_config.start_loading_to_ram=0;
    12cc:	10000085 	stb	zero,2(r2)

	sr_config.active_channel=0x0;
    12d0:	10000145 	stb	zero,5(r2)
	sr_config.recording_delay=64;

	sr_config.trigger_direction=trigger_posedge;
	sr_config.trigger_source=external_comparator;
    12d4:	10000105 	stb	zero,4(r2)
	sr_config.trigger_threshold=DEFAULT_COMPARATOR_LEVEL;
    12d8:	10c00185 	stb	r3,6(r2)
    12dc:	a021883a 	mov	r16,r20

	config_sample_recorder(&sr_config);
    12e0:	00011b40 	call	11b4 <config_sample_recorder>
    12e4:	a4c00204 	addi	r19,r20,8
    12e8:	0025883a 	mov	r18,zero

	for (i=0;i<6;i++)
    12ec:	05400184 	movi	r21,6
		adc_channel[i].distance=0x0;
		adc_channel[i].pulse_detected=0x0;
		adc_channel[i].sample_len=0x0;
		adc_channel[i].timestamp=0x0;
		adc_channel[i].width=0x0;
		memset(adc_channel[i].sample,0,sizeof(adc_channel[i].sample));
    12f0:	91004324 	muli	r4,r18,268

	config_sample_recorder(&sr_config);

	for (i=0;i<6;i++)
	{
		adc_channel[i].amplitude=0x0;
    12f4:	88000005 	stb	zero,0(r17)
		adc_channel[i].distance=0x0;
    12f8:	98000015 	stw	zero,0(r19)
		adc_channel[i].pulse_detected=0x0;
		adc_channel[i].sample_len=0x0;
		adc_channel[i].timestamp=0x0;
		adc_channel[i].width=0x0;
		memset(adc_channel[i].sample,0,sizeof(adc_channel[i].sample));
    12fc:	21000304 	addi	r4,r4,12

	for (i=0;i<6;i++)
	{
		adc_channel[i].amplitude=0x0;
		adc_channel[i].distance=0x0;
		adc_channel[i].pulse_detected=0x0;
    1300:	80000005 	stb	zero,0(r16)
		adc_channel[i].sample_len=0x0;
    1304:	80000045 	stb	zero,1(r16)
		adc_channel[i].timestamp=0x0;
    1308:	8000008d 	sth	zero,2(r16)
		adc_channel[i].width=0x0;
		memset(adc_channel[i].sample,0,sizeof(adc_channel[i].sample));
    130c:	a109883a 	add	r4,r20,r4
    1310:	000b883a 	mov	r5,zero
    1314:	01804004 	movi	r6,256
    1318:	94800044 	addi	r18,r18,1
		adc_channel[i].amplitude=0x0;
		adc_channel[i].distance=0x0;
		adc_channel[i].pulse_detected=0x0;
		adc_channel[i].sample_len=0x0;
		adc_channel[i].timestamp=0x0;
		adc_channel[i].width=0x0;
    131c:	88000045 	stb	zero,1(r17)
    1320:	84004304 	addi	r16,r16,268
		memset(adc_channel[i].sample,0,sizeof(adc_channel[i].sample));
    1324:	0003bcc0 	call	3bcc <memset>
    1328:	8c404304 	addi	r17,r17,268
    132c:	9cc04304 	addi	r19,r19,268
	sr_config.trigger_source=external_comparator;
	sr_config.trigger_threshold=DEFAULT_COMPARATOR_LEVEL;

	config_sample_recorder(&sr_config);

	for (i=0;i<6;i++)
    1330:	957fef1e 	bne	r18,r21,12f0 <_gp+0xffff3a34>
		adc_channel[i].sample_len=0x0;
		adc_channel[i].timestamp=0x0;
		adc_channel[i].width=0x0;
		memset(adc_channel[i].sample,0,sizeof(adc_channel[i].sample));
	}
}
    1334:	dfc00617 	ldw	ra,24(sp)
    1338:	dd400517 	ldw	r21,20(sp)
    133c:	dd000417 	ldw	r20,16(sp)
    1340:	dcc00317 	ldw	r19,12(sp)
    1344:	dc800217 	ldw	r18,8(sp)
    1348:	dc400117 	ldw	r17,4(sp)
    134c:	dc000017 	ldw	r16,0(sp)
    1350:	dec00704 	addi	sp,sp,28
    1354:	f800283a 	ret

00001358 <read_sample>:
	sr_config.start_loading_to_ram=0; //reset flag
	sr_config.complete=0; //reset flag
}

void read_sample (alt_u8 sample_num)
{
    1358:	defffd04 	addi	sp,sp,-12
    135c:	dc000015 	stw	r16,0(sp)
	alt_16 i = 0;
	alt_u32 *ptr_32bit = NULL;
	alt_u32 status = 0x0;

	//read sample from fifo
	sr_config.active_channel = sample_num;
    1360:	04000034 	movhi	r16,0
    1364:	8419c604 	addi	r16,r16,26392
	sr_config.start_loading_to_ram=0; //reset flag
	sr_config.complete=0; //reset flag
}

void read_sample (alt_u8 sample_num)
{
    1368:	2005883a 	mov	r2,r4
	alt_u32 *ptr_32bit = NULL;
	alt_u32 status = 0x0;

	//read sample from fifo
	sr_config.active_channel = sample_num;
	config_sample_recorder(&sr_config);
    136c:	8009883a 	mov	r4,r16
	sr_config.start_loading_to_ram=0; //reset flag
	sr_config.complete=0; //reset flag
}

void read_sample (alt_u8 sample_num)
{
    1370:	dfc00215 	stw	ra,8(sp)
    1374:	dc400115 	stw	r17,4(sp)
	alt_16 i = 0;
	alt_u32 *ptr_32bit = NULL;
	alt_u32 status = 0x0;

	//read sample from fifo
	sr_config.active_channel = sample_num;
    1378:	80800145 	stb	r2,5(r16)
	sr_config.start_loading_to_ram=0; //reset flag
	sr_config.complete=0; //reset flag
}

void read_sample (alt_u8 sample_num)
{
    137c:	1023883a 	mov	r17,r2
	alt_u32 *ptr_32bit = NULL;
	alt_u32 status = 0x0;

	//read sample from fifo
	sr_config.active_channel = sample_num;
	config_sample_recorder(&sr_config);
    1380:	00011b40 	call	11b4 <config_sample_recorder>
	sr_config.start_loading_to_ram = 1;
    1384:	00800044 	movi	r2,1
	config_sample_recorder(&sr_config);
    1388:	8009883a 	mov	r4,r16
	alt_u32 status = 0x0;

	//read sample from fifo
	sr_config.active_channel = sample_num;
	config_sample_recorder(&sr_config);
	sr_config.start_loading_to_ram = 1;
    138c:	80800085 	stb	r2,2(r16)
	config_sample_recorder(&sr_config);
    1390:	00011b40 	call	11b4 <config_sample_recorder>
	simple_delay(2000);
    1394:	0101f404 	movi	r4,2000
    1398:	0001cb00 	call	1cb0 <simple_delay>

	ptr_32bit=(alt_u32*)adc_channel[sample_num].sample;
    139c:	8a403fcc 	andi	r9,r17,255
    13a0:	49c04324 	muli	r7,r9,268
    13a4:	02000034 	movhi	r8,0
    13a8:	42183404 	addi	r8,r8,24784
    13ac:	0005883a 	mov	r2,zero
    13b0:	39800304 	addi	r6,r7,12
    13b4:	418d883a 	add	r6,r8,r6
	for (i=0;i<64;i++)
    13b8:	01004004 	movi	r4,256
	{
		ptr_32bit[i]=IORD(sr_config.ram_base,i);
    13bc:	80c00417 	ldw	r3,16(r16)
    13c0:	10c7883a 	add	r3,r2,r3
    13c4:	19400037 	ldwio	r5,0(r3)

	sr_config.start_loading_to_ram=0; //reset flag
	sr_config.complete=0; //reset flag
}

void read_sample (alt_u8 sample_num)
    13c8:	3087883a 	add	r3,r6,r2
	simple_delay(2000);

	ptr_32bit=(alt_u32*)adc_channel[sample_num].sample;
	for (i=0;i<64;i++)
	{
		ptr_32bit[i]=IORD(sr_config.ram_base,i);
    13cc:	19400015 	stw	r5,0(r3)
    13d0:	10800104 	addi	r2,r2,4
	sr_config.start_loading_to_ram = 1;
	config_sample_recorder(&sr_config);
	simple_delay(2000);

	ptr_32bit=(alt_u32*)adc_channel[sample_num].sample;
	for (i=0;i<64;i++)
    13d4:	113ff91e 	bne	r2,r4,13bc <_gp+0xffff3b00>
	{
		ptr_32bit[i]=IORD(sr_config.ram_base,i);
	}

	//read channel data from registers
	status = IORD(sr_config.config_base,sample_num+3);
    13d8:	00c00034 	movhi	r3,0
    13dc:	18d9c604 	addi	r3,r3,26392
    13e0:	488000c4 	addi	r2,r9,3
    13e4:	18c00317 	ldw	r3,12(r3)
    13e8:	1085883a 	add	r2,r2,r2
    13ec:	1085883a 	add	r2,r2,r2
    13f0:	10c5883a 	add	r2,r2,r3
    13f4:	10c00037 	ldwio	r3,0(r2)
	adc_channel[sample_num].pulse_detected=status&0x1;
	adc_channel[sample_num].sample_len=(status>>1)&0xff;
    13f8:	180ad07a 	srli	r5,r3,1
	adc_channel[sample_num].timestamp=status>>9;
    13fc:	1808d27a 	srli	r4,r3,9
		ptr_32bit[i]=IORD(sr_config.ram_base,i);
	}

	//read channel data from registers
	status = IORD(sr_config.config_base,sample_num+3);
	adc_channel[sample_num].pulse_detected=status&0x1;
    1400:	41c5883a 	add	r2,r8,r7
    1404:	18c0004c 	andi	r3,r3,1
    1408:	10c00005 	stb	r3,0(r2)
	adc_channel[sample_num].sample_len=(status>>1)&0xff;
    140c:	11400045 	stb	r5,1(r2)
	adc_channel[sample_num].timestamp=status>>9;
    1410:	1100008d 	sth	r4,2(r2)
}
    1414:	dfc00217 	ldw	ra,8(sp)
    1418:	dc400117 	ldw	r17,4(sp)
    141c:	dc000017 	ldw	r16,0(sp)
    1420:	dec00304 	addi	sp,sp,12
    1424:	f800283a 	ret

00001428 <get_sample>:

alt_u8* get_sample(alt_u8 num)
{
	return adc_channel[num].sample;
    1428:	21003fcc 	andi	r4,r4,255
    142c:	21004324 	muli	r4,r4,268
    1430:	00800034 	movhi	r2,0
    1434:	10983704 	addi	r2,r2,24796
}
    1438:	1105883a 	add	r2,r2,r4
    143c:	f800283a 	ret

00001440 <start_sample_recorder>:
		}
	}
}

void start_sample_recorder(alt_u16 timeout)
{
    1440:	defffc04 	addi	sp,sp,-16
    1444:	dc000015 	stw	r16,0(sp)
	sr_config.complete=1;
    1448:	04000034 	movhi	r16,0
    144c:	8419c604 	addi	r16,r16,26392
		}
	}
}

void start_sample_recorder(alt_u16 timeout)
{
    1450:	dc800215 	stw	r18,8(sp)
    1454:	dc400115 	stw	r17,4(sp)
    1458:	2025883a 	mov	r18,r4
	sr_config.complete=1;
    145c:	04400044 	movi	r17,1
	config_sample_recorder(&sr_config);
    1460:	8009883a 	mov	r4,r16
		}
	}
}

void start_sample_recorder(alt_u16 timeout)
{
    1464:	dfc00315 	stw	ra,12(sp)
	sr_config.complete=1;
    1468:	844000c5 	stb	r17,3(r16)
	config_sample_recorder(&sr_config);
    146c:	00011b40 	call	11b4 <config_sample_recorder>
	sr_config.start_recording = 1;
	config_sample_recorder(&sr_config);
    1470:	8009883a 	mov	r4,r16

void start_sample_recorder(alt_u16 timeout)
{
	sr_config.complete=1;
	config_sample_recorder(&sr_config);
	sr_config.start_recording = 1;
    1474:	84400005 	stb	r17,0(r16)
	config_sample_recorder(&sr_config);
    1478:	00011b40 	call	11b4 <config_sample_recorder>
	G_recording_in_process = 1;
    147c:	d461c685 	stb	r17,-30950(gp)
	timeout_set_ms = timeout;
    1480:	d4a0020d 	sth	r18,-32760(gp)
}
    1484:	dfc00317 	ldw	ra,12(sp)
    1488:	dc800217 	ldw	r18,8(sp)
    148c:	dc400117 	ldw	r17,4(sp)
    1490:	dc000017 	ldw	r16,0(sp)
    1494:	dec00404 	addi	sp,sp,16
    1498:	f800283a 	ret

0000149c <stop_sample_recorder>:

void stop_sample_recorder()
{
    149c:	defffc04 	addi	sp,sp,-16
    14a0:	dc800215 	stw	r18,8(sp)
	alt_16 i = 0;
	sr_config.stop_recording = 1;
    14a4:	04800034 	movhi	r18,0
    14a8:	9499c604 	addi	r18,r18,26392
    14ac:	00800044 	movi	r2,1
	config_sample_recorder(&sr_config);
    14b0:	9009883a 	mov	r4,r18
	G_recording_in_process = 1;
	timeout_set_ms = timeout;
}

void stop_sample_recorder()
{
    14b4:	dc400115 	stw	r17,4(sp)
    14b8:	dc000015 	stw	r16,0(sp)
    14bc:	dfc00315 	stw	ra,12(sp)
	alt_16 i = 0;
	sr_config.stop_recording = 1;
    14c0:	90800045 	stb	r2,1(r18)
	config_sample_recorder(&sr_config);
    14c4:	0021883a 	mov	r16,zero
    14c8:	00011b40 	call	11b4 <config_sample_recorder>
	for (i=0;i<6;i++)
    14cc:	04400184 	movi	r17,6
		read_sample(i);
    14d0:	8009883a 	mov	r4,r16
    14d4:	84000044 	addi	r16,r16,1
    14d8:	00013580 	call	1358 <read_sample>
void stop_sample_recorder()
{
	alt_16 i = 0;
	sr_config.stop_recording = 1;
	config_sample_recorder(&sr_config);
	for (i=0;i<6;i++)
    14dc:	847ffc1e 	bne	r16,r17,14d0 <_gp+0xffff3c14>
		read_sample(i);
	sr_config.complete = 1;
    14e0:	00800044 	movi	r2,1
	config_sample_recorder(&sr_config);
    14e4:	01000034 	movhi	r4,0
    14e8:	2119c604 	addi	r4,r4,26392
	alt_16 i = 0;
	sr_config.stop_recording = 1;
	config_sample_recorder(&sr_config);
	for (i=0;i<6;i++)
		read_sample(i);
	sr_config.complete = 1;
    14ec:	908000c5 	stb	r2,3(r18)
	config_sample_recorder(&sr_config);
    14f0:	00011b40 	call	11b4 <config_sample_recorder>
	G_recording_in_process = 0;
    14f4:	d021c685 	stb	zero,-30950(gp)
}
    14f8:	dfc00317 	ldw	ra,12(sp)
    14fc:	dc800217 	ldw	r18,8(sp)
    1500:	dc400117 	ldw	r17,4(sp)
    1504:	dc000017 	ldw	r16,0(sp)
    1508:	dec00404 	addi	sp,sp,16
    150c:	f800283a 	ret

00001510 <sample_recorder_routine>:
void sample_recorder_routine()
{
	//test_call_generator();

	//called every 1 ms
	if (G_recording_in_process)
    1510:	d0a1c683 	ldbu	r2,-30950(gp)
    1514:	10000626 	beq	r2,zero,1530 <sample_recorder_routine+0x20>
	{
		timeout_counter++;
    1518:	d0a1c60b 	ldhu	r2,-30952(gp)
		if (timeout_counter>timeout_set_ms) //2 ms timeout
    151c:	d0e0020b 	ldhu	r3,-32760(gp)
	//test_call_generator();

	//called every 1 ms
	if (G_recording_in_process)
	{
		timeout_counter++;
    1520:	10800044 	addi	r2,r2,1
    1524:	d0a1c60d 	sth	r2,-30952(gp)
		if (timeout_counter>timeout_set_ms) //2 ms timeout
    1528:	10bfffcc 	andi	r2,r2,65535
    152c:	18800136 	bltu	r3,r2,1534 <sample_recorder_routine+0x24>
    1530:	f800283a 	ret
		{
			timeout_counter = 0;
    1534:	d021c60d 	sth	zero,-30952(gp)
			stop_sample_recorder();
    1538:	000149c1 	jmpi	149c <stop_sample_recorder>

0000153c <reset_adc_modules>:
	G_recording_in_process = 0;
}

void reset_adc_modules()
{
	sr_config.complete=1;
    153c:	00800034 	movhi	r2,0
    1540:	1099c604 	addi	r2,r2,26392
    1544:	00c00044 	movi	r3,1
	config_sample_recorder(&sr_config);
    1548:	1009883a 	mov	r4,r2
	G_recording_in_process = 0;
}

void reset_adc_modules()
{
	sr_config.complete=1;
    154c:	10c000c5 	stb	r3,3(r2)
	config_sample_recorder(&sr_config);
    1550:	00011b41 	jmpi	11b4 <config_sample_recorder>

00001554 <send_sample>:
		break;
	}
}

void send_sample(unsigned char sample)
{
    1554:	deffee04 	addi	sp,sp,-72
    1558:	21003fcc 	andi	r4,r4,255
    155c:	ddc01015 	stw	r23,64(sp)
    1560:	25c04324 	muli	r23,r4,268
    1564:	dd800f15 	stw	r22,60(sp)
    1568:	dd400e15 	stw	r21,56(sp)
    156c:	dd000d15 	stw	r20,52(sp)
    1570:	dcc00c15 	stw	r19,48(sp)
    1574:	dc800b15 	stw	r18,44(sp)
    1578:	dc400a15 	stw	r17,40(sp)
    157c:	dc000915 	stw	r16,36(sp)
    1580:	dfc01115 	stw	ra,68(sp)
    1584:	0023883a 	mov	r17,zero
	t_pc_cmd pack;
	unsigned char i = 0;
	for (i=0;i<8;i++)
    1588:	0021883a 	mov	r16,zero
    158c:	05800034 	movhi	r22,0
    1590:	b5983404 	addi	r22,r22,24784
	{
		unsigned char *ptr = (unsigned char*)adc_channel[sample].sample;
		memcpy(pack.data+1,ptr+i*32,32);
		pack.sign=0x5B;
    1594:	054016c4 	movi	r21,91
		pack.dlen=33; //1 byte for subframe number
    1598:	05000844 	movi	r20,33
		pack.data[0]=i;
		pack.code=PCCOM_SAMPLE_LOADER;
    159c:	04c000c4 	movi	r19,3

void send_sample(unsigned char sample)
{
	t_pc_cmd pack;
	unsigned char i = 0;
	for (i=0;i<8;i++)
    15a0:	04800204 	movi	r18,8
	{
		unsigned char *ptr = (unsigned char*)adc_channel[sample].sample;
		memcpy(pack.data+1,ptr+i*32,32);
    15a4:	bc4b883a 	add	r5,r23,r17
    15a8:	29400304 	addi	r5,r5,12
    15ac:	d9000104 	addi	r4,sp,4
    15b0:	b14b883a 	add	r5,r22,r5
    15b4:	01800804 	movi	r6,32
    15b8:	0003ad40 	call	3ad4 <memcpy>
		pack.sign=0x5B;
		pack.dlen=33; //1 byte for subframe number
		pack.data[0]=i;
		pack.code=PCCOM_SAMPLE_LOADER;
		send_cmd2pc(&pack);
    15bc:	d809883a 	mov	r4,sp
	{
		unsigned char *ptr = (unsigned char*)adc_channel[sample].sample;
		memcpy(pack.data+1,ptr+i*32,32);
		pack.sign=0x5B;
		pack.dlen=33; //1 byte for subframe number
		pack.data[0]=i;
    15c0:	dc0000c5 	stb	r16,3(sp)
	unsigned char i = 0;
	for (i=0;i<8;i++)
	{
		unsigned char *ptr = (unsigned char*)adc_channel[sample].sample;
		memcpy(pack.data+1,ptr+i*32,32);
		pack.sign=0x5B;
    15c4:	dd400005 	stb	r21,0(sp)

void send_sample(unsigned char sample)
{
	t_pc_cmd pack;
	unsigned char i = 0;
	for (i=0;i<8;i++)
    15c8:	84000044 	addi	r16,r16,1
	{
		unsigned char *ptr = (unsigned char*)adc_channel[sample].sample;
		memcpy(pack.data+1,ptr+i*32,32);
		pack.sign=0x5B;
		pack.dlen=33; //1 byte for subframe number
    15cc:	dd000085 	stb	r20,2(sp)
		pack.data[0]=i;
		pack.code=PCCOM_SAMPLE_LOADER;
    15d0:	dcc00045 	stb	r19,1(sp)
		send_cmd2pc(&pack);
    15d4:	00008ac0 	call	8ac <send_cmd2pc>

void send_sample(unsigned char sample)
{
	t_pc_cmd pack;
	unsigned char i = 0;
	for (i=0;i<8;i++)
    15d8:	80803fcc 	andi	r2,r16,255
    15dc:	8c400804 	addi	r17,r17,32
    15e0:	14bff01e 	bne	r2,r18,15a4 <_gp+0xffff3ce8>
		pack.dlen=33; //1 byte for subframe number
		pack.data[0]=i;
		pack.code=PCCOM_SAMPLE_LOADER;
		send_cmd2pc(&pack);
	}
}
    15e4:	dfc01117 	ldw	ra,68(sp)
    15e8:	ddc01017 	ldw	r23,64(sp)
    15ec:	dd800f17 	ldw	r22,60(sp)
    15f0:	dd400e17 	ldw	r21,56(sp)
    15f4:	dd000d17 	ldw	r20,52(sp)
    15f8:	dcc00c17 	ldw	r19,48(sp)
    15fc:	dc800b17 	ldw	r18,44(sp)
    1600:	dc400a17 	ldw	r17,40(sp)
    1604:	dc000917 	ldw	r16,36(sp)
    1608:	dec01204 	addi	sp,sp,72
    160c:	f800283a 	ret

00001610 <ProcCmd_SampleRecorder>:
	config_sample_recorder(&sr_config);
}

void ProcCmd_SampleRecorder (t_pc_cmd *cmd)
{
	switch (cmd->data[0])
    1610:	208000c3 	ldbu	r2,3(r4)
    1614:	1000021e 	bne	r2,zero,1620 <ProcCmd_SampleRecorder+0x10>
	{
	case cmd_start_recording:
		start_sample_recorder(10);
    1618:	01000284 	movi	r4,10
    161c:	00014401 	jmpi	1440 <start_sample_recorder>
	config_sample_recorder(&sr_config);
}

void ProcCmd_SampleRecorder (t_pc_cmd *cmd)
{
	switch (cmd->data[0])
    1620:	00c00084 	movi	r3,2
    1624:	10c00126 	beq	r2,r3,162c <ProcCmd_SampleRecorder+0x1c>
    1628:	f800283a 	ret
		//stop_sample_recorder();
		//stop_sample_record();
		//refresh_meas_data();
		break;
	case cmd_read_sample: //get sample
		send_sample(cmd->data[1]);
    162c:	21000103 	ldbu	r4,4(r4)
    1630:	00015541 	jmpi	1554 <send_sample>

00001634 <test_call_generator>:

//Debug****************************************************************************
void test_call_generator()
{
	static alt_u32 cnt = 0;
	cnt++;
    1634:	d0a1c717 	ldw	r2,-30948(gp)
	if (cnt>10)
    1638:	00c00284 	movi	r3,10

//Debug****************************************************************************
void test_call_generator()
{
	static alt_u32 cnt = 0;
	cnt++;
    163c:	10800044 	addi	r2,r2,1
	if (cnt>10)
    1640:	18800236 	bltu	r3,r2,164c <test_call_generator+0x18>

//Debug****************************************************************************
void test_call_generator()
{
	static alt_u32 cnt = 0;
	cnt++;
    1644:	d0a1c715 	stw	r2,-30948(gp)
    1648:	f800283a 	ret
	if (cnt>10)
	{
		cnt = 0;
		start_sample_recorder(2);
    164c:	01000084 	movi	r4,2
{
	static alt_u32 cnt = 0;
	cnt++;
	if (cnt>10)
	{
		cnt = 0;
    1650:	d021c715 	stw	zero,-30948(gp)
		start_sample_recorder(2);
    1654:	00014401 	jmpi	1440 <start_sample_recorder>

00001658 <debug_point>:
	}
}

void debug_point()
{
    1658:	f800283a 	ret

0000165c <send_spi_word>:
#include "spi_controller.h"
#include "time.h"


unsigned int send_spi_word(unsigned int module_base, unsigned int tx_data, unsigned char len_bits, unsigned char clk_div, unsigned char clk_pol, unsigned char clk_phase)
{
    165c:	defffa04 	addi	sp,sp,-24
    1660:	d8800603 	ldbu	r2,24(sp)
    1664:	d8c00703 	ldbu	r3,28(sp)
    1668:	dc400115 	stw	r17,4(sp)
    166c:	dfc00515 	stw	ra,20(sp)
    1670:	dd000415 	stw	r20,16(sp)
    1674:	dcc00315 	stw	r19,12(sp)
    1678:	dc800215 	stw	r18,8(sp)
    167c:	dc000015 	stw	r16,0(sp)
    1680:	2023883a 	mov	r17,r4
	unsigned int buf = 0;
	unsigned char ready = 0;
	unsigned char timeout = 0;
	buf=tx_data;
	IOWR(module_base,TX_DATA_REG_ADDR,buf);
    1684:	21400235 	stwio	r5,8(r4)
	buf = 0;
    1688:	1004c03a 	cmpne	r2,r2,zero
    168c:	1004907a 	slli	r2,r2,1
	if (clk_pol)
		buf|=CLK_POLARITY_BIT;
	if (clk_phase)
    1690:	18000126 	beq	r3,zero,1698 <send_spi_word+0x3c>
		buf|=CLK_PHASE_BIT;
    1694:	10800114 	ori	r2,r2,4
	buf|=(len_bits<<3);
	buf|=(clk_div<<11);
    1698:	39c03fcc 	andi	r7,r7,255
	buf = 0;
	if (clk_pol)
		buf|=CLK_POLARITY_BIT;
	if (clk_phase)
		buf|=CLK_PHASE_BIT;
	buf|=(len_bits<<3);
    169c:	31803fcc 	andi	r6,r6,255
	buf|=(clk_div<<11);
    16a0:	380e92fa 	slli	r7,r7,11
	buf = 0;
	if (clk_pol)
		buf|=CLK_POLARITY_BIT;
	if (clk_phase)
		buf|=CLK_PHASE_BIT;
	buf|=(len_bits<<3);
    16a4:	300c90fa 	slli	r6,r6,3
    16a8:	398cb03a 	or	r6,r7,r6
	buf|=(clk_div<<11);
    16ac:	1184b03a 	or	r2,r2,r6
	IOWR(module_base,CONTROL_REG_ADDR,buf);
    16b0:	88800035 	stwio	r2,0(r17)
	buf|=START_BIT;
    16b4:	10800054 	ori	r2,r2,1
	IOWR(module_base,CONTROL_REG_ADDR,buf);
    16b8:	88800035 	stwio	r2,0(r17)
	sys_timer_flags()->spi_module=0; //reset timer flag
    16bc:	0001c840 	call	1c84 <sys_timer_flags>
    16c0:	11000003 	ldbu	r4,0(r2)
    16c4:	00ffff44 	movi	r3,-3
    16c8:	8c000104 	addi	r16,r17,4
    16cc:	20c8703a 	and	r4,r4,r3
    16d0:	11000005 	stb	r4,0(r2)

unsigned int send_spi_word(unsigned int module_base, unsigned int tx_data, unsigned char len_bits, unsigned char clk_div, unsigned char clk_pol, unsigned char clk_phase)
{
	unsigned int buf = 0;
	unsigned char ready = 0;
	unsigned char timeout = 0;
    16d4:	0025883a 	mov	r18,zero
		buf=IORD(module_base,STATUS_REG_ADDR);
		if (buf) //if ready
			ready = 1;
		else if (sys_timer_flags()->spi_module) // -  2 
			{
			sys_timer_flags()->spi_module=0;
    16d8:	1827883a 	mov	r19,r3
			timeout++;
			}
		if (timeout>1)
    16dc:	05000044 	movi	r20,1
	buf|=START_BIT;
	IOWR(module_base,CONTROL_REG_ADDR,buf);
	sys_timer_flags()->spi_module=0; //reset timer flag
	while (!ready) //while module is not ready
	{
		buf=IORD(module_base,STATUS_REG_ADDR);
    16e0:	80800037 	ldwio	r2,0(r16)
		if (buf) //if ready
    16e4:	10000926 	beq	r2,zero,170c <send_spi_word+0xb0>
			timeout++;
			}
		if (timeout>1)
			ready = 1;
	}
	buf=IORD(module_base,RX_DATA_REG_ADDR);
    16e8:	88800337 	ldwio	r2,12(r17)
	return buf;
}
    16ec:	dfc00517 	ldw	ra,20(sp)
    16f0:	dd000417 	ldw	r20,16(sp)
    16f4:	dcc00317 	ldw	r19,12(sp)
    16f8:	dc800217 	ldw	r18,8(sp)
    16fc:	dc400117 	ldw	r17,4(sp)
    1700:	dc000017 	ldw	r16,0(sp)
    1704:	dec00604 	addi	sp,sp,24
    1708:	f800283a 	ret
	while (!ready) //while module is not ready
	{
		buf=IORD(module_base,STATUS_REG_ADDR);
		if (buf) //if ready
			ready = 1;
		else if (sys_timer_flags()->spi_module) // -  2 
    170c:	0001c840 	call	1c84 <sys_timer_flags>
    1710:	10800017 	ldw	r2,0(r2)
    1714:	1080008c 	andi	r2,r2,2
    1718:	1000031e 	bne	r2,zero,1728 <send_spi_word+0xcc>
			{
			sys_timer_flags()->spi_module=0;
			timeout++;
			}
		if (timeout>1)
    171c:	90803fcc 	andi	r2,r18,255
    1720:	a0bff136 	bltu	r20,r2,16e8 <_gp+0xffff3e2c>
    1724:	003fee06 	br	16e0 <_gp+0xffff3e24>
		buf=IORD(module_base,STATUS_REG_ADDR);
		if (buf) //if ready
			ready = 1;
		else if (sys_timer_flags()->spi_module) // -  2 
			{
			sys_timer_flags()->spi_module=0;
    1728:	0001c840 	call	1c84 <sys_timer_flags>
    172c:	10c00003 	ldbu	r3,0(r2)
			timeout++;
    1730:	94800044 	addi	r18,r18,1
		buf=IORD(module_base,STATUS_REG_ADDR);
		if (buf) //if ready
			ready = 1;
		else if (sys_timer_flags()->spi_module) // -  2 
			{
			sys_timer_flags()->spi_module=0;
    1734:	1cc6703a 	and	r3,r3,r19
    1738:	10c00005 	stb	r3,0(r2)
    173c:	003ff706 	br	171c <_gp+0xffff3e60>

00001740 <start_moving>:

void start_moving(unsigned int base, unsigned char dir, unsigned int speed_div)
{
	unsigned int buf = 0;
	buf = speed_div;
	IOWR(base, SPEED_REG_ADDR, buf); //speed
    1740:	21800235 	stwio	r6,8(r4)
	buf = BIT0; //start moving
	buf &= ~BIT1; //mode - unlimited
	if (dir)
    1744:	29403fcc 	andi	r5,r5,255
    1748:	28000326 	beq	r5,zero,1758 <start_moving+0x18>
    174c:	00800144 	movi	r2,5
		buf|=BIT2; //direction
	IOWR(base, CONTROL_REG_ADDR, buf);
    1750:	20800035 	stwio	r2,0(r4)
    1754:	f800283a 	ret
	unsigned int buf = 0;
	buf = speed_div;
	IOWR(base, SPEED_REG_ADDR, buf); //speed
	buf = BIT0; //start moving
	buf &= ~BIT1; //mode - unlimited
	if (dir)
    1758:	00800044 	movi	r2,1
		buf|=BIT2; //direction
	IOWR(base, CONTROL_REG_ADDR, buf);
    175c:	20800035 	stwio	r2,0(r4)
    1760:	f800283a 	ret

00001764 <stop_moving>:
}

void stop_moving(unsigned int base)
{
	unsigned int buf = 0;
	IOWR(base, CONTROL_REG_ADDR, buf);
    1764:	20000035 	stwio	zero,0(r4)
    1768:	f800283a 	ret

0000176c <move_on_distance>:

void move_on_distance(unsigned int base, unsigned char dir, unsigned int speed_div, unsigned int distance)
{
	unsigned int buf = 0;
	buf = speed_div;
	IOWR(base, SPEED_REG_ADDR, buf); //speed
    176c:	21800235 	stwio	r6,8(r4)
	buf = distance;
	IOWR(base, DISTANCE_REG_ADDR, buf); //distance
    1770:	21c00335 	stwio	r7,12(r4)
	buf = BIT0; //start moving
	buf |= BIT1; //mode - limited
	if (dir)
    1774:	29403fcc 	andi	r5,r5,255
    1778:	28000326 	beq	r5,zero,1788 <move_on_distance+0x1c>
    177c:	008001c4 	movi	r2,7
		buf|=BIT2; //direction
	IOWR(base, CONTROL_REG_ADDR, buf);
    1780:	20800035 	stwio	r2,0(r4)
    1784:	f800283a 	ret
	IOWR(base, SPEED_REG_ADDR, buf); //speed
	buf = distance;
	IOWR(base, DISTANCE_REG_ADDR, buf); //distance
	buf = BIT0; //start moving
	buf |= BIT1; //mode - limited
	if (dir)
    1788:	008000c4 	movi	r2,3
		buf|=BIT2; //direction
	IOWR(base, CONTROL_REG_ADDR, buf);
    178c:	20800035 	stwio	r2,0(r4)
    1790:	f800283a 	ret

00001794 <current_pos>:
unsigned int current_pos(unsigned int base)
{
	unsigned int pos = 0;
	pos = IORD(base,POSITION_REG_ADDR);
	return pos;
}
    1794:	20800137 	ldwio	r2,4(r4)
    1798:	f800283a 	ret

0000179c <reset_position>:

void reset_position(unsigned int base)
{
	unsigned int reset = 0x1;
	IOWR(base, POSITION_REG_ADDR, reset);
    179c:	00800044 	movi	r2,1
    17a0:	20800135 	stwio	r2,4(r4)
    17a4:	f800283a 	ret

000017a8 <write_16bword_to_tdc>:
void write_16bword_to_tdc (unsigned char address, unsigned char tx_data)
{
	unsigned short tx_word = 0;
	unsigned int answer = 0;
	tx_word = tx_data;
	tx_word|=(address<<8);
    17a8:	21003fcc 	andi	r4,r4,255
    17ac:	2008923a 	slli	r4,r4,8
    17b0:	29403fcc 	andi	r5,r5,255
    17b4:	29500014 	ori	r5,r5,16384
	tx_word|=0x4000;
    17b8:	290ab03a 	or	r5,r5,r4
	answer=send_spi_word(SPI_TDC_BASE,tx_word<<16,TDC_SHORT_WORD_LEN,TDC_CLK_DIV,TDC_CLK_POL,TDC_CLK_PH);
    17bc:	280a943a 	slli	r5,r5,16
	}
}


void write_16bword_to_tdc (unsigned char address, unsigned char tx_data)
{
    17c0:	defffd04 	addi	sp,sp,-12
	unsigned short tx_word = 0;
	unsigned int answer = 0;
	tx_word = tx_data;
	tx_word|=(address<<8);
	tx_word|=0x4000;
	answer=send_spi_word(SPI_TDC_BASE,tx_word<<16,TDC_SHORT_WORD_LEN,TDC_CLK_DIV,TDC_CLK_POL,TDC_CLK_PH);
    17c4:	d8000015 	stw	zero,0(sp)
    17c8:	d8000115 	stw	zero,4(sp)
    17cc:	0124cc14 	movui	r4,37680
    17d0:	01800404 	movi	r6,16
    17d4:	01c00284 	movi	r7,10
	}
}


void write_16bword_to_tdc (unsigned char address, unsigned char tx_data)
{
    17d8:	dfc00215 	stw	ra,8(sp)
	unsigned short tx_word = 0;
	unsigned int answer = 0;
	tx_word = tx_data;
	tx_word|=(address<<8);
	tx_word|=0x4000;
	answer=send_spi_word(SPI_TDC_BASE,tx_word<<16,TDC_SHORT_WORD_LEN,TDC_CLK_DIV,TDC_CLK_POL,TDC_CLK_PH);
    17dc:	000165c0 	call	165c <send_spi_word>
}
    17e0:	dfc00217 	ldw	ra,8(sp)
    17e4:	dec00304 	addi	sp,sp,12
    17e8:	f800283a 	ret

000017ec <read_16bword_from_tdc>:
unsigned char read_16bword_from_tdc (unsigned char address)
{
	unsigned short tx_word = 0;
	unsigned int answer = 0;
	tx_word|=(address<<8);
	answer=send_spi_word(SPI_TDC_BASE,tx_word<<16,TDC_SHORT_WORD_LEN,TDC_CLK_DIV,TDC_CLK_POL,TDC_CLK_PH);
    17ec:	200a963a 	slli	r5,r4,24
	tx_word|=0x4000;
	answer=send_spi_word(SPI_TDC_BASE,tx_word<<16,TDC_SHORT_WORD_LEN,TDC_CLK_DIV,TDC_CLK_POL,TDC_CLK_PH);
}

unsigned char read_16bword_from_tdc (unsigned char address)
{
    17f0:	defffd04 	addi	sp,sp,-12
	unsigned short tx_word = 0;
	unsigned int answer = 0;
	tx_word|=(address<<8);
	answer=send_spi_word(SPI_TDC_BASE,tx_word<<16,TDC_SHORT_WORD_LEN,TDC_CLK_DIV,TDC_CLK_POL,TDC_CLK_PH);
    17f4:	d8000015 	stw	zero,0(sp)
    17f8:	d8000115 	stw	zero,4(sp)
    17fc:	0124cc14 	movui	r4,37680
    1800:	01800404 	movi	r6,16
    1804:	01c00284 	movi	r7,10
	tx_word|=0x4000;
	answer=send_spi_word(SPI_TDC_BASE,tx_word<<16,TDC_SHORT_WORD_LEN,TDC_CLK_DIV,TDC_CLK_POL,TDC_CLK_PH);
}

unsigned char read_16bword_from_tdc (unsigned char address)
{
    1808:	dfc00215 	stw	ra,8(sp)
	unsigned short tx_word = 0;
	unsigned int answer = 0;
	tx_word|=(address<<8);
	answer=send_spi_word(SPI_TDC_BASE,tx_word<<16,TDC_SHORT_WORD_LEN,TDC_CLK_DIV,TDC_CLK_POL,TDC_CLK_PH);
    180c:	000165c0 	call	165c <send_spi_word>
	answer&=0xFF; // 
	return answer;
}
    1810:	dfc00217 	ldw	ra,8(sp)
    1814:	dec00304 	addi	sp,sp,12
    1818:	f800283a 	ret

0000181c <write_32bword_to_tdc>:
void write_32bword_to_tdc (unsigned char address, unsigned int tx_data)
{
	unsigned int tx_word = 0;
	unsigned int answer = 0;
	tx_word = tx_data&0xffffff;
	tx_word|=(address<<24);
    181c:	2004963a 	slli	r2,r4,24

void write_32bword_to_tdc (unsigned char address, unsigned int tx_data)
{
	unsigned int tx_word = 0;
	unsigned int answer = 0;
	tx_word = tx_data&0xffffff;
    1820:	00c04034 	movhi	r3,256
    1824:	18ffffc4 	addi	r3,r3,-1
    1828:	28ca703a 	and	r5,r5,r3
	answer&=0xFF; // 
	return answer;
}

void write_32bword_to_tdc (unsigned char address, unsigned int tx_data)
{
    182c:	defffd04 	addi	sp,sp,-12
	unsigned int tx_word = 0;
	unsigned int answer = 0;
	tx_word = tx_data&0xffffff;
	tx_word|=(address<<24);
    1830:	29500034 	orhi	r5,r5,16384
	tx_word|=0x40000000;
	answer=send_spi_word(SPI_TDC_BASE,tx_word,TDC_LONG_WORD_LEN,TDC_CLK_DIV,TDC_CLK_POL,TDC_CLK_PH);
    1834:	d8000015 	stw	zero,0(sp)
    1838:	d8000115 	stw	zero,4(sp)
    183c:	0124cc14 	movui	r4,37680
    1840:	288ab03a 	or	r5,r5,r2
    1844:	01800804 	movi	r6,32
    1848:	01c00284 	movi	r7,10
	answer&=0xFF; // 
	return answer;
}

void write_32bword_to_tdc (unsigned char address, unsigned int tx_data)
{
    184c:	dfc00215 	stw	ra,8(sp)
	unsigned int tx_word = 0;
	unsigned int answer = 0;
	tx_word = tx_data&0xffffff;
	tx_word|=(address<<24);
	tx_word|=0x40000000;
	answer=send_spi_word(SPI_TDC_BASE,tx_word,TDC_LONG_WORD_LEN,TDC_CLK_DIV,TDC_CLK_POL,TDC_CLK_PH);
    1850:	000165c0 	call	165c <send_spi_word>
}
    1854:	dfc00217 	ldw	ra,8(sp)
    1858:	dec00304 	addi	sp,sp,12
    185c:	f800283a 	ret

00001860 <read_32bword_from_tdc>:

unsigned int read_32bword_from_tdc (unsigned char address)
{
	unsigned int tx_word = 0;
	unsigned int answer = 0;
	tx_word|=(address<<24);
    1860:	200a963a 	slli	r5,r4,24
	tx_word|=0x40000000;
	answer=send_spi_word(SPI_TDC_BASE,tx_word,TDC_LONG_WORD_LEN,TDC_CLK_DIV,TDC_CLK_POL,TDC_CLK_PH);
}

unsigned int read_32bword_from_tdc (unsigned char address)
{
    1864:	defffd04 	addi	sp,sp,-12
	unsigned int tx_word = 0;
	unsigned int answer = 0;
	tx_word|=(address<<24);
	answer=send_spi_word(SPI_TDC_BASE,tx_word,TDC_LONG_WORD_LEN,TDC_CLK_DIV,TDC_CLK_POL,TDC_CLK_PH);
    1868:	d8000015 	stw	zero,0(sp)
    186c:	d8000115 	stw	zero,4(sp)
    1870:	0124cc14 	movui	r4,37680
    1874:	01800804 	movi	r6,32
    1878:	01c00284 	movi	r7,10
	tx_word|=0x40000000;
	answer=send_spi_word(SPI_TDC_BASE,tx_word,TDC_LONG_WORD_LEN,TDC_CLK_DIV,TDC_CLK_POL,TDC_CLK_PH);
}

unsigned int read_32bword_from_tdc (unsigned char address)
{
    187c:	dfc00215 	stw	ra,8(sp)
	unsigned int tx_word = 0;
	unsigned int answer = 0;
	tx_word|=(address<<24);
	answer=send_spi_word(SPI_TDC_BASE,tx_word,TDC_LONG_WORD_LEN,TDC_CLK_DIV,TDC_CLK_POL,TDC_CLK_PH);
    1880:	000165c0 	call	165c <send_spi_word>
	answer&=0xffffff; // 3 
    1884:	00c04034 	movhi	r3,256
    1888:	18ffffc4 	addi	r3,r3,-1
	return answer;
}
    188c:	10c4703a 	and	r2,r2,r3
    1890:	dfc00217 	ldw	ra,8(sp)
    1894:	dec00304 	addi	sp,sp,12
    1898:	f800283a 	ret

0000189c <set_tdc_chip_enable>:

void set_tdc_chip_enable(unsigned char nReset)
{
	if (nReset)
    189c:	21003fcc 	andi	r4,r4,255
		 IOWR_ALTERA_AVALON_PIO_DATA(TDC_ENABLE_BASE, 0x1); //enable
    18a0:	00a47814 	movui	r2,37344
	return answer;
}

void set_tdc_chip_enable(unsigned char nReset)
{
	if (nReset)
    18a4:	2000021e 	bne	r4,zero,18b0 <set_tdc_chip_enable+0x14>
		 IOWR_ALTERA_AVALON_PIO_DATA(TDC_ENABLE_BASE, 0x1); //enable
	else
		IOWR_ALTERA_AVALON_PIO_DATA(TDC_ENABLE_BASE, 0x0); //disable
    18a8:	10000035 	stwio	zero,0(r2)
    18ac:	f800283a 	ret
}

void set_tdc_chip_enable(unsigned char nReset)
{
	if (nReset)
		 IOWR_ALTERA_AVALON_PIO_DATA(TDC_ENABLE_BASE, 0x1); //enable
    18b0:	00c00044 	movi	r3,1
    18b4:	10c00035 	stwio	r3,0(r2)
    18b8:	f800283a 	ret

000018bc <tdc_pause>:
	set_tdc_chip_enable(enable);
	tdc_pause(1);
}

void tdc_pause(unsigned short ticks)
{
    18bc:	defffc04 	addi	sp,sp,-16
    18c0:	dc800215 	stw	r18,8(sp)
    18c4:	dc400115 	stw	r17,4(sp)
    18c8:	dc000015 	stw	r16,0(sp)
    18cc:	2023883a 	mov	r17,r4
    18d0:	dfc00315 	stw	ra,12(sp)
	unsigned char ready = 0;
	unsigned short delay = 0;
	sys_timer_flags()->tdc=0;
    18d4:	0001c840 	call	1c84 <sys_timer_flags>
    18d8:	10c00003 	ldbu	r3,0(r2)
    18dc:	04bffec4 	movi	r18,-5
}

void tdc_pause(unsigned short ticks)
{
	unsigned char ready = 0;
	unsigned short delay = 0;
    18e0:	0021883a 	mov	r16,zero
	sys_timer_flags()->tdc=0;
    18e4:	1c86703a 	and	r3,r3,r18
    18e8:	10c00005 	stb	r3,0(r2)
    18ec:	8c7fffcc 	andi	r17,r17,65535
	while (!ready)
	{
		if (sys_timer_flags()->tdc)
    18f0:	0001c840 	call	1c84 <sys_timer_flags>
    18f4:	10800017 	ldw	r2,0(r2)
    18f8:	1080010c 	andi	r2,r2,4
    18fc:	1000081e 	bne	r2,zero,1920 <tdc_pause+0x64>
			{
			sys_timer_flags()->tdc=0;
			delay++;
			}
		if (delay>ticks)
    1900:	80bfffcc 	andi	r2,r16,65535
    1904:	88bffa2e 	bgeu	r17,r2,18f0 <_gp+0xffff4034>
			ready=1;
	}
}
    1908:	dfc00317 	ldw	ra,12(sp)
    190c:	dc800217 	ldw	r18,8(sp)
    1910:	dc400117 	ldw	r17,4(sp)
    1914:	dc000017 	ldw	r16,0(sp)
    1918:	dec00404 	addi	sp,sp,16
    191c:	f800283a 	ret
	sys_timer_flags()->tdc=0;
	while (!ready)
	{
		if (sys_timer_flags()->tdc)
			{
			sys_timer_flags()->tdc=0;
    1920:	0001c840 	call	1c84 <sys_timer_flags>
    1924:	10c00003 	ldbu	r3,0(r2)
			delay++;
    1928:	84000044 	addi	r16,r16,1
	sys_timer_flags()->tdc=0;
	while (!ready)
	{
		if (sys_timer_flags()->tdc)
			{
			sys_timer_flags()->tdc=0;
    192c:	1c86703a 	and	r3,r3,r18
    1930:	10c00005 	stb	r3,0(r2)
    1934:	003ff206 	br	1900 <_gp+0xffff4044>

00001938 <tdc7200_reset>:
	else
		IOWR_ALTERA_AVALON_PIO_DATA(TDC_ENABLE_BASE, 0x0); //disable
}

void tdc7200_reset()
{
    1938:	defffd04 	addi	sp,sp,-12
    193c:	dc400115 	stw	r17,4(sp)
    1940:	dfc00215 	stw	ra,8(sp)
    1944:	dc000015 	stw	r16,0(sp)
void set_tdc_chip_enable(unsigned char nReset)
{
	if (nReset)
		 IOWR_ALTERA_AVALON_PIO_DATA(TDC_ENABLE_BASE, 0x1); //enable
	else
		IOWR_ALTERA_AVALON_PIO_DATA(TDC_ENABLE_BASE, 0x0); //disable
    1948:	04647814 	movui	r17,37344
    194c:	88000035 	stwio	zero,0(r17)
}

void tdc7200_reset()
{
	set_tdc_chip_enable(disable);
	tdc_pause(1);
    1950:	04000044 	movi	r16,1
    1954:	8009883a 	mov	r4,r16
    1958:	00018bc0 	call	18bc <tdc_pause>
}

void set_tdc_chip_enable(unsigned char nReset)
{
	if (nReset)
		 IOWR_ALTERA_AVALON_PIO_DATA(TDC_ENABLE_BASE, 0x1); //enable
    195c:	8c000035 	stwio	r16,0(r17)
void tdc7200_reset()
{
	set_tdc_chip_enable(disable);
	tdc_pause(1);
	set_tdc_chip_enable(enable);
	tdc_pause(1);
    1960:	8009883a 	mov	r4,r16
}
    1964:	dfc00217 	ldw	ra,8(sp)
    1968:	dc400117 	ldw	r17,4(sp)
    196c:	dc000017 	ldw	r16,0(sp)
    1970:	dec00304 	addi	sp,sp,12
void tdc7200_reset()
{
	set_tdc_chip_enable(disable);
	tdc_pause(1);
	set_tdc_chip_enable(enable);
	tdc_pause(1);
    1974:	00018bc1 	jmpi	18bc <tdc_pause>

00001978 <TDC7200_reg_init>:
			ready=1;
	}
}

void TDC7200_reg_init()
{
    1978:	defffc04 	addi	sp,sp,-16
    197c:	dc800215 	stw	r18,8(sp)
    1980:	dc400115 	stw	r17,4(sp)
    1984:	dc000015 	stw	r16,0(sp)
    1988:	dfc00315 	stw	ra,12(sp)
    198c:	0021883a 	mov	r16,zero
    1990:	04800034 	movhi	r18,0
    1994:	94949104 	addi	r18,r18,21060
	unsigned char i = 0;
	for (i=0;i<sizeof(TDC7200_reg_local_copy);i++)
    1998:	04400284 	movi	r17,10
		if (delay>ticks)
			ready=1;
	}
}

void TDC7200_reg_init()
    199c:	9405883a 	add	r2,r18,r16
{
	unsigned char i = 0;
	for (i=0;i<sizeof(TDC7200_reg_local_copy);i++)
		write_16bword_to_tdc(i,TDC7200_reg_local_copy[i]);
    19a0:	11400003 	ldbu	r5,0(r2)
    19a4:	8009883a 	mov	r4,r16
    19a8:	84000044 	addi	r16,r16,1
    19ac:	00017a80 	call	17a8 <write_16bword_to_tdc>
}

void TDC7200_reg_init()
{
	unsigned char i = 0;
	for (i=0;i<sizeof(TDC7200_reg_local_copy);i++)
    19b0:	847ffa1e 	bne	r16,r17,199c <_gp+0xffff40e0>
		write_16bword_to_tdc(i,TDC7200_reg_local_copy[i]);
}
    19b4:	dfc00317 	ldw	ra,12(sp)
    19b8:	dc800217 	ldw	r18,8(sp)
    19bc:	dc400117 	ldw	r17,4(sp)
    19c0:	dc000017 	ldw	r16,0(sp)
    19c4:	dec00404 	addi	sp,sp,16
    19c8:	f800283a 	ret

000019cc <Init_TDC7200>:

unsigned char TDC7200_reg_local_copy[10] = {0x02, 0x44, 0x07, 0x07, 0xFF, 0xFF, 0xFF, 0xFF, 0x0, 0x0 };//0x44, 0x07, 0x07, 0xFF, 0xFF, 0xFF, 0xFF, 0x0, 0x0 };
//0x41   2 ,   5  

void Init_TDC7200(void)
{
    19cc:	defffd04 	addi	sp,sp,-12
    19d0:	dc400115 	stw	r17,4(sp)
    19d4:	dfc00215 	stw	ra,8(sp)
    19d8:	dc000015 	stw	r16,0(sp)
void set_tdc_chip_enable(unsigned char nReset)
{
	if (nReset)
		 IOWR_ALTERA_AVALON_PIO_DATA(TDC_ENABLE_BASE, 0x1); //enable
	else
		IOWR_ALTERA_AVALON_PIO_DATA(TDC_ENABLE_BASE, 0x0); //disable
    19dc:	04647814 	movui	r17,37344
    19e0:	88000035 	stwio	zero,0(r17)
//0x41   2 ,   5  

void Init_TDC7200(void)
{
	set_tdc_chip_enable(disable);//TDC7200_ENABLE_PxOUT |= TDC7200_ENABLE_PIN;// Enable TDC7200
	tdc_pause(5);
    19e4:	04000144 	movi	r16,5
    19e8:	8009883a 	mov	r4,r16
    19ec:	00018bc0 	call	18bc <tdc_pause>
}

void set_tdc_chip_enable(unsigned char nReset)
{
	if (nReset)
		 IOWR_ALTERA_AVALON_PIO_DATA(TDC_ENABLE_BASE, 0x1); //enable
    19f0:	00800044 	movi	r2,1
    19f4:	88800035 	stwio	r2,0(r17)
{
	set_tdc_chip_enable(disable);//TDC7200_ENABLE_PxOUT |= TDC7200_ENABLE_PIN;// Enable TDC7200
	tdc_pause(5);
	//UCB1CTLW0 &= ~UCSWRST;// Switch on SPI module
	set_tdc_chip_enable(enable);//TDC7200_ENABLE_PxOUT |= TDC7200_ENABLE_PIN;// Enable TDC7200
	tdc_pause(5);
    19f8:	8009883a 	mov	r4,r16
    19fc:	00018bc0 	call	18bc <tdc_pause>

	//tdc7200_reset(); //delay_uS(TDC7200_WAKEUP_PERIOD); // Reset TDC7200
	TDC7200_reg_init();									// init registers of TDC7200
    1a00:	00019780 	call	1978 <TDC7200_reg_init>
	//TDC7200_ENABLE_PxOUT &= ~TDC7200_ENABLE_PIN;		// Enable TDC7200 ????????????
	memset(tdc_results,0,sizeof(tdc_results));
    1a04:	00800034 	movhi	r2,0
    1a08:	1099cb04 	addi	r2,r2,26412
    1a0c:	10000015 	stw	zero,0(r2)
    1a10:	10000115 	stw	zero,4(r2)
    1a14:	10000215 	stw	zero,8(r2)
    1a18:	10000315 	stw	zero,12(r2)
    1a1c:	10000415 	stw	zero,16(r2)
}
    1a20:	dfc00217 	ldw	ra,8(sp)
    1a24:	dc400117 	ldw	r17,4(sp)
    1a28:	dc000017 	ldw	r16,0(sp)
    1a2c:	dec00304 	addi	sp,sp,12
    1a30:	f800283a 	ret

00001a34 <tdc_start_measure>:
	for (i=0;i<sizeof(TDC7200_reg_local_copy);i++)
		write_16bword_to_tdc(i,TDC7200_reg_local_copy[i]);
}

void tdc_start_measure()
{
    1a34:	deffff04 	addi	sp,sp,-4
	write_16bword_to_tdc(INT_STATUS,0x1F);
    1a38:	01000084 	movi	r4,2
    1a3c:	014007c4 	movi	r5,31
	for (i=0;i<sizeof(TDC7200_reg_local_copy);i++)
		write_16bword_to_tdc(i,TDC7200_reg_local_copy[i]);
}

void tdc_start_measure()
{
    1a40:	dfc00015 	stw	ra,0(sp)
	write_16bword_to_tdc(INT_STATUS,0x1F);
    1a44:	00017a80 	call	17a8 <write_16bword_to_tdc>
	TDC7200_reg_local_copy[CONFIG1_ADDR]|=BIT0;
    1a48:	00800034 	movhi	r2,0
    1a4c:	10949104 	addi	r2,r2,21060
    1a50:	10c00003 	ldbu	r3,0(r2)
	write_16bword_to_tdc(CONFIG1_ADDR,TDC7200_reg_local_copy[CONFIG1_ADDR]);
    1a54:	0009883a 	mov	r4,zero
}

void tdc_start_measure()
{
	write_16bword_to_tdc(INT_STATUS,0x1F);
	TDC7200_reg_local_copy[CONFIG1_ADDR]|=BIT0;
    1a58:	18c00054 	ori	r3,r3,1
	write_16bword_to_tdc(CONFIG1_ADDR,TDC7200_reg_local_copy[CONFIG1_ADDR]);
    1a5c:	19403fcc 	andi	r5,r3,255
}

void tdc_start_measure()
{
	write_16bword_to_tdc(INT_STATUS,0x1F);
	TDC7200_reg_local_copy[CONFIG1_ADDR]|=BIT0;
    1a60:	10c00005 	stb	r3,0(r2)
	write_16bword_to_tdc(CONFIG1_ADDR,TDC7200_reg_local_copy[CONFIG1_ADDR]);
}
    1a64:	dfc00017 	ldw	ra,0(sp)
    1a68:	dec00104 	addi	sp,sp,4

void tdc_start_measure()
{
	write_16bword_to_tdc(INT_STATUS,0x1F);
	TDC7200_reg_local_copy[CONFIG1_ADDR]|=BIT0;
	write_16bword_to_tdc(CONFIG1_ADDR,TDC7200_reg_local_copy[CONFIG1_ADDR]);
    1a6c:	00017a81 	jmpi	17a8 <write_16bword_to_tdc>

00001a70 <tdc_stop_measure>:
}

void tdc_stop_measure()
{
    1a70:	defffc04 	addi	sp,sp,-16
    1a74:	dc800215 	stw	r18,8(sp)
    1a78:	dc400115 	stw	r17,4(sp)
    1a7c:	dc000015 	stw	r16,0(sp)
    1a80:	dfc00315 	stw	ra,12(sp)
    1a84:	0021883a 	mov	r16,zero
    1a88:	04800034 	movhi	r18,0
    1a8c:	9499cb04 	addi	r18,r18,26412
	unsigned char i = 0;
	for (i=0;i<5;i++)
    1a90:	04400284 	movi	r17,10
		tdc_results[i]=read_16bword_from_tdc(TIME1+2*i);
    1a94:	81000404 	addi	r4,r16,16
    1a98:	00017ec0 	call	17ec <read_16bword_from_tdc>
	write_16bword_to_tdc(INT_STATUS,0x1F);
	TDC7200_reg_local_copy[CONFIG1_ADDR]|=BIT0;
	write_16bword_to_tdc(CONFIG1_ADDR,TDC7200_reg_local_copy[CONFIG1_ADDR]);
}

void tdc_stop_measure()
    1a9c:	8407883a 	add	r3,r16,r16
    1aa0:	90c7883a 	add	r3,r18,r3
{
	unsigned char i = 0;
	for (i=0;i<5;i++)
		tdc_results[i]=read_16bword_from_tdc(TIME1+2*i);
    1aa4:	10803fcc 	andi	r2,r2,255
    1aa8:	18800015 	stw	r2,0(r3)
    1aac:	84000084 	addi	r16,r16,2
}

void tdc_stop_measure()
{
	unsigned char i = 0;
	for (i=0;i<5;i++)
    1ab0:	847ff81e 	bne	r16,r17,1a94 <_gp+0xffff41d8>
		tdc_results[i]=read_16bword_from_tdc(TIME1+2*i);
}
    1ab4:	dfc00317 	ldw	ra,12(sp)
    1ab8:	dc800217 	ldw	r18,8(sp)
    1abc:	dc400117 	ldw	r17,4(sp)
    1ac0:	dc000017 	ldw	r16,0(sp)
    1ac4:	dec00404 	addi	sp,sp,16
    1ac8:	f800283a 	ret

00001acc <ProcCmd_TDC>:
	memset(tdc_results,0,sizeof(tdc_results));
}


void ProcCmd_TDC(t_pc_cmd *cmd)
{
    1acc:	defff504 	addi	sp,sp,-44
    1ad0:	dfc00a15 	stw	ra,40(sp)
    1ad4:	dc000915 	stw	r16,36(sp)
	switch(cmd->data[0])
    1ad8:	208000c3 	ldbu	r2,3(r4)
    1adc:	00c00144 	movi	r3,5
    1ae0:	18802436 	bltu	r3,r2,1b74 <ProcCmd_TDC+0xa8>
    1ae4:	1085883a 	add	r2,r2,r2
    1ae8:	1085883a 	add	r2,r2,r2
    1aec:	00c00034 	movhi	r3,0
    1af0:	18c6c004 	addi	r3,r3,6912
    1af4:	10c5883a 	add	r2,r2,r3
    1af8:	10800017 	ldw	r2,0(r2)
    1afc:	1000683a 	jmp	r2
    1b00:	00001bac 	andhi	zero,zero,110
    1b04:	00001b18 	cmpnei	zero,zero,108
    1b08:	00001bdc 	xori	zero,zero,111
    1b0c:	00001bf0 	cmpltui	zero,zero,111
    1b10:	00001b84 	movi	zero,110
    1b14:	00001b98 	cmpnei	zero,zero,110
			}
		break;
	case read_reg:
			{
			t_pc_cmd pack;
			unsigned char addr = cmd->data[1];
    1b18:	24000103 	ldbu	r16,4(r4)
			unsigned int result = 0;
			if (addr>0x9)
    1b1c:	00800244 	movi	r2,9
    1b20:	81003fcc 	andi	r4,r16,255
    1b24:	11003a2e 	bgeu	r2,r4,1c10 <ProcCmd_TDC+0x144>
				result = read_32bword_from_tdc (addr) & 0xffffff;
    1b28:	00018600 	call	1860 <read_32bword_from_tdc>
    1b2c:	00c04034 	movhi	r3,256
    1b30:	18ffffc4 	addi	r3,r3,-1
    1b34:	10c4703a 	and	r2,r2,r3
			else
				result = read_16bword_from_tdc (addr) & 0xff;
			pack.sign = 0x5B;
    1b38:	018016c4 	movi	r6,91
			pack.code = PCCOM_TDC;
			pack.dlen = 5;
			pack.data[0] = 0; //read answer
			pack.data[1] = addr;
			pack.data[2] = (result>>16)&0xFF;
    1b3c:	100ad43a 	srli	r5,r2,16
			pack.data[3] = (result>>8)&0xff;
    1b40:	1006d23a 	srli	r3,r2,8
			unsigned int result = 0;
			if (addr>0x9)
				result = read_32bword_from_tdc (addr) & 0xffffff;
			else
				result = read_16bword_from_tdc (addr) & 0xff;
			pack.sign = 0x5B;
    1b44:	d9800005 	stb	r6,0(sp)
			pack.code = PCCOM_TDC;
    1b48:	01800084 	movi	r6,2
    1b4c:	d9800045 	stb	r6,1(sp)
			pack.data[0] = 0; //read answer
			pack.data[1] = addr;
			pack.data[2] = (result>>16)&0xFF;
			pack.data[3] = (result>>8)&0xff;
			pack.data[4] = result&0xff;
			send_cmd2pc(&pack);
    1b50:	d809883a 	mov	r4,sp
				result = read_32bword_from_tdc (addr) & 0xffffff;
			else
				result = read_16bword_from_tdc (addr) & 0xff;
			pack.sign = 0x5B;
			pack.code = PCCOM_TDC;
			pack.dlen = 5;
    1b54:	01800144 	movi	r6,5
    1b58:	d9800085 	stb	r6,2(sp)
			pack.data[0] = 0; //read answer
    1b5c:	d80000c5 	stb	zero,3(sp)
			pack.data[1] = addr;
    1b60:	dc000105 	stb	r16,4(sp)
			pack.data[2] = (result>>16)&0xFF;
    1b64:	d9400145 	stb	r5,5(sp)
			pack.data[3] = (result>>8)&0xff;
    1b68:	d8c00185 	stb	r3,6(sp)
			pack.data[4] = result&0xff;
    1b6c:	d88001c5 	stb	r2,7(sp)
			send_cmd2pc(&pack);
    1b70:	00008ac0 	call	8ac <send_cmd2pc>
		break;
	case init_chip:
		Init_TDC7200();
		break;
	}
}
    1b74:	dfc00a17 	ldw	ra,40(sp)
    1b78:	dc000917 	ldw	r16,36(sp)
    1b7c:	dec00b04 	addi	sp,sp,44
    1b80:	f800283a 	ret
		break;
	case start_measure:
		tdc_start_measure();
		break;
	case stop_measure:
		tdc_stop_measure();
    1b84:	0001a700 	call	1a70 <tdc_stop_measure>
		break;
	case init_chip:
		Init_TDC7200();
		break;
	}
}
    1b88:	dfc00a17 	ldw	ra,40(sp)
    1b8c:	dc000917 	ldw	r16,36(sp)
    1b90:	dec00b04 	addi	sp,sp,44
    1b94:	f800283a 	ret
		break;
	case stop_measure:
		tdc_stop_measure();
		break;
	case init_chip:
		Init_TDC7200();
    1b98:	00019cc0 	call	19cc <Init_TDC7200>
		break;
	}
}
    1b9c:	dfc00a17 	ldw	ra,40(sp)
    1ba0:	dc000917 	ldw	r16,36(sp)
    1ba4:	dec00b04 	addi	sp,sp,44
    1ba8:	f800283a 	ret
	{
	case write_reg:
			{
			unsigned char addr = cmd->data[1];
			unsigned int word = (cmd->data[2])<<16;
			word|=(cmd->data[3]<<8);
    1bac:	21400183 	ldbu	r5,6(r4)
	switch(cmd->data[0])
	{
	case write_reg:
			{
			unsigned char addr = cmd->data[1];
			unsigned int word = (cmd->data[2])<<16;
    1bb0:	20c00143 	ldbu	r3,5(r4)
			word|=(cmd->data[3]<<8);
			word|=cmd->data[4];
    1bb4:	208001c3 	ldbu	r2,7(r4)
	{
	case write_reg:
			{
			unsigned char addr = cmd->data[1];
			unsigned int word = (cmd->data[2])<<16;
			word|=(cmd->data[3]<<8);
    1bb8:	280a923a 	slli	r5,r5,8
	switch(cmd->data[0])
	{
	case write_reg:
			{
			unsigned char addr = cmd->data[1];
			unsigned int word = (cmd->data[2])<<16;
    1bbc:	1806943a 	slli	r3,r3,16
			word|=(cmd->data[3]<<8);
			word|=cmd->data[4];
			if (addr>0x9) //  
    1bc0:	21000103 	ldbu	r4,4(r4)
	{
	case write_reg:
			{
			unsigned char addr = cmd->data[1];
			unsigned int word = (cmd->data[2])<<16;
			word|=(cmd->data[3]<<8);
    1bc4:	28cab03a 	or	r5,r5,r3
			word|=cmd->data[4];
    1bc8:	288ab03a 	or	r5,r5,r2
			if (addr>0x9) //  
    1bcc:	00800244 	movi	r2,9
    1bd0:	11000c2e 	bgeu	r2,r4,1c04 <ProcCmd_TDC+0x138>
				write_32bword_to_tdc(addr,word);
    1bd4:	000181c0 	call	181c <write_32bword_to_tdc>
    1bd8:	003fe606 	br	1b74 <_gp+0xffff42b8>
			pack.data[4] = result&0xff;
			send_cmd2pc(&pack);
			}
		break;
	case reset_chip:
		tdc7200_reset();
    1bdc:	00019380 	call	1938 <tdc7200_reset>
		break;
	case init_chip:
		Init_TDC7200();
		break;
	}
}
    1be0:	dfc00a17 	ldw	ra,40(sp)
    1be4:	dc000917 	ldw	r16,36(sp)
    1be8:	dec00b04 	addi	sp,sp,44
    1bec:	f800283a 	ret
		break;
	case reset_chip:
		tdc7200_reset();
		break;
	case start_measure:
		tdc_start_measure();
    1bf0:	0001a340 	call	1a34 <tdc_start_measure>
		break;
	case init_chip:
		Init_TDC7200();
		break;
	}
}
    1bf4:	dfc00a17 	ldw	ra,40(sp)
    1bf8:	dc000917 	ldw	r16,36(sp)
    1bfc:	dec00b04 	addi	sp,sp,44
    1c00:	f800283a 	ret
			word|=(cmd->data[3]<<8);
			word|=cmd->data[4];
			if (addr>0x9) //  
				write_32bword_to_tdc(addr,word);
			else
				write_16bword_to_tdc(addr,word);
    1c04:	29403fcc 	andi	r5,r5,255
    1c08:	00017a80 	call	17a8 <write_16bword_to_tdc>
    1c0c:	003fd906 	br	1b74 <_gp+0xffff42b8>
			unsigned char addr = cmd->data[1];
			unsigned int result = 0;
			if (addr>0x9)
				result = read_32bword_from_tdc (addr) & 0xffffff;
			else
				result = read_16bword_from_tdc (addr) & 0xff;
    1c10:	00017ec0 	call	17ec <read_16bword_from_tdc>
    1c14:	10803fcc 	andi	r2,r2,255
    1c18:	003fc706 	br	1b38 <_gp+0xffff427c>

00001c1c <alarm_handler>:


#ifdef ALTERA_HANDLER
alt_u32 alarm_handler(void* context)
{
	time_flags->mainloop=1;
    1c1c:	d0e00317 	ldw	r3,-32756(gp)
	time_flags->spi_module=1;
	time_flags->tdc=1;
	G_system_time++;
	return 1;
}
    1c20:	00800044 	movi	r2,1


#ifdef ALTERA_HANDLER
alt_u32 alarm_handler(void* context)
{
	time_flags->mainloop=1;
    1c24:	19000003 	ldbu	r4,0(r3)
	time_flags->spi_module=1;
	time_flags->tdc=1;
    1c28:	210001d4 	ori	r4,r4,7
    1c2c:	19000005 	stb	r4,0(r3)
	G_system_time++;
    1c30:	d0e1c817 	ldw	r3,-30944(gp)
    1c34:	1887883a 	add	r3,r3,r2
    1c38:	d0e1c815 	stw	r3,-30944(gp)
	return 1;
}
    1c3c:	f800283a 	ret

00001c40 <register_sys_timer_interrupt>:
#endif

void register_sys_timer_interrupt()
{
#ifdef ALTERA_HANDLER
	alt_alarm_start(&ts, 1, alarm_handler, NULL);
    1c40:	01000034 	movhi	r4,0
    1c44:	2119d004 	addi	r4,r4,26432
    1c48:	01400044 	movi	r5,1
    1c4c:	01800034 	movhi	r6,0
    1c50:	31870704 	addi	r6,r6,7196
    1c54:	000f883a 	mov	r7,zero
    1c58:	0003ca81 	jmpi	3ca8 <alt_alarm_start>

00001c5c <timers_init>:
	alt_ic_irq_enable(SYS_TIMER_IRQ_INTERRUPT_CONTROLLER_ID,SYS_TIMER_IRQ);
#endif
}

void timers_init()
{
    1c5c:	deffff04 	addi	sp,sp,-4
    1c60:	dfc00015 	stw	ra,0(sp)
#ifdef ALTERA_HANDLER
	register_sys_timer_interrupt();
    1c64:	0001c400 	call	1c40 <register_sys_timer_interrupt>
	register_sys_timer_interrupt();
	IOWR_ALTERA_AVALON_TIMER_PERIODL(SYS_TIMER_BASE,ticks);
	IOWR_ALTERA_AVALON_TIMER_PERIODH(SYS_TIMER_BASE,ticks>>16);
   	IOWR_ALTERA_AVALON_TIMER_CONTROL(SYS_TIMER_BASE,ALTERA_AVALON_TIMER_CONTROL_START_MSK | ALTERA_AVALON_TIMER_CONTROL_CONT_MSK);
#endif
	time_flags->mainloop=0;
    1c68:	d0a00317 	ldw	r2,-32756(gp)
    1c6c:	10c00003 	ldbu	r3,0(r2)
	time_flags->spi_module=0;
	time_flags->tdc=0;
    1c70:	18c03e0c 	andi	r3,r3,248
    1c74:	10c00005 	stb	r3,0(r2)
}
    1c78:	dfc00017 	ldw	ra,0(sp)
    1c7c:	dec00104 	addi	sp,sp,4
    1c80:	f800283a 	ret

00001c84 <sys_timer_flags>:

 system_timer_flags* sys_timer_flags()
{
  return time_flags;
}
    1c84:	d0a00317 	ldw	r2,-32756(gp)
    1c88:	f800283a 	ret

00001c8c <get_sys_timer_value>:

alt_u32 get_sys_timer_value()
{
	alt_u32 cur_timer_value =  IORD_ALTERA_AVALON_TIMER_SNAPH(SYS_TIMER_BASE);
    1c8c:	00a4b514 	movui	r2,37588
    1c90:	10c00037 	ldwio	r3,0(r2)
	cur_timer_value = cur_timer_value << 16;
	cur_timer_value|= IORD_ALTERA_AVALON_TIMER_SNAPL(SYS_TIMER_BASE);
    1c94:	00a4b414 	movui	r2,37584
}

alt_u32 get_sys_timer_value()
{
	alt_u32 cur_timer_value =  IORD_ALTERA_AVALON_TIMER_SNAPH(SYS_TIMER_BASE);
	cur_timer_value = cur_timer_value << 16;
    1c98:	1806943a 	slli	r3,r3,16
	cur_timer_value|= IORD_ALTERA_AVALON_TIMER_SNAPL(SYS_TIMER_BASE);
    1c9c:	10800037 	ldwio	r2,0(r2)
	return cur_timer_value;
}
    1ca0:	1884b03a 	or	r2,r3,r2
    1ca4:	f800283a 	ret

00001ca8 <get_system_time>:

alt_u32 get_system_time()
{
	return G_system_time;
}
    1ca8:	d0a1c817 	ldw	r2,-30944(gp)
    1cac:	f800283a 	ret

00001cb0 <simple_delay>:
	for (i=0;i<value;i++)
	{
		b++;
	}
	return b;
}
    1cb0:	2005883a 	mov	r2,r4
    1cb4:	f800283a 	ret

00001cb8 <sqrt>:
    1cb8:	defff104 	addi	sp,sp,-60
    1cbc:	dcc00d15 	stw	r19,52(sp)
    1cc0:	dc800c15 	stw	r18,48(sp)
    1cc4:	dc400b15 	stw	r17,44(sp)
    1cc8:	dc000a15 	stw	r16,40(sp)
    1ccc:	2023883a 	mov	r17,r4
    1cd0:	dfc00e15 	stw	ra,56(sp)
    1cd4:	04800034 	movhi	r18,0
    1cd8:	94963404 	addi	r18,r18,22736
    1cdc:	2821883a 	mov	r16,r5
    1ce0:	0001e000 	call	1e00 <__ieee754_sqrt>
    1ce4:	91000017 	ldw	r4,0(r18)
    1ce8:	1027883a 	mov	r19,r2
    1cec:	00bfffc4 	movi	r2,-1
    1cf0:	20800d26 	beq	r4,r2,1d28 <sqrt+0x70>
    1cf4:	8809883a 	mov	r4,r17
    1cf8:	800b883a 	mov	r5,r16
    1cfc:	d8c00915 	stw	r3,36(sp)
    1d00:	00020c40 	call	20c4 <__isnand>
    1d04:	d8c00917 	ldw	r3,36(sp)
    1d08:	1000071e 	bne	r2,zero,1d28 <sqrt+0x70>
    1d0c:	8809883a 	mov	r4,r17
    1d10:	800b883a 	mov	r5,r16
    1d14:	000d883a 	mov	r6,zero
    1d18:	000f883a 	mov	r7,zero
    1d1c:	0002f640 	call	2f64 <__ltdf2>
    1d20:	d8c00917 	ldw	r3,36(sp)
    1d24:	10000816 	blt	r2,zero,1d48 <sqrt+0x90>
    1d28:	9805883a 	mov	r2,r19
    1d2c:	dfc00e17 	ldw	ra,56(sp)
    1d30:	dcc00d17 	ldw	r19,52(sp)
    1d34:	dc800c17 	ldw	r18,48(sp)
    1d38:	dc400b17 	ldw	r17,44(sp)
    1d3c:	dc000a17 	ldw	r16,40(sp)
    1d40:	dec00f04 	addi	sp,sp,60
    1d44:	f800283a 	ret
    1d48:	94800017 	ldw	r18,0(r18)
    1d4c:	00800044 	movi	r2,1
    1d50:	d8800015 	stw	r2,0(sp)
    1d54:	00800034 	movhi	r2,0
    1d58:	10943e04 	addi	r2,r2,20728
    1d5c:	d8800115 	stw	r2,4(sp)
    1d60:	d8000815 	stw	zero,32(sp)
    1d64:	dc400415 	stw	r17,16(sp)
    1d68:	dc000515 	stw	r16,20(sp)
    1d6c:	dc400215 	stw	r17,8(sp)
    1d70:	dc000315 	stw	r16,12(sp)
    1d74:	9000111e 	bne	r18,zero,1dbc <sqrt+0x104>
    1d78:	d8000615 	stw	zero,24(sp)
    1d7c:	d8000715 	stw	zero,28(sp)
    1d80:	d809883a 	mov	r4,sp
    1d84:	00020f00 	call	20f0 <matherr>
    1d88:	10001526 	beq	r2,zero,1de0 <sqrt+0x128>
    1d8c:	d8800817 	ldw	r2,32(sp)
    1d90:	1000171e 	bne	r2,zero,1df0 <sqrt+0x138>
    1d94:	dcc00617 	ldw	r19,24(sp)
    1d98:	d8c00717 	ldw	r3,28(sp)
    1d9c:	9805883a 	mov	r2,r19
    1da0:	dfc00e17 	ldw	ra,56(sp)
    1da4:	dcc00d17 	ldw	r19,52(sp)
    1da8:	dc800c17 	ldw	r18,48(sp)
    1dac:	dc400b17 	ldw	r17,44(sp)
    1db0:	dc000a17 	ldw	r16,40(sp)
    1db4:	dec00f04 	addi	sp,sp,60
    1db8:	f800283a 	ret
    1dbc:	0009883a 	mov	r4,zero
    1dc0:	000b883a 	mov	r5,zero
    1dc4:	000d883a 	mov	r6,zero
    1dc8:	000f883a 	mov	r7,zero
    1dcc:	0002db00 	call	2db0 <__divdf3>
    1dd0:	d8800615 	stw	r2,24(sp)
    1dd4:	d8c00715 	stw	r3,28(sp)
    1dd8:	00800084 	movi	r2,2
    1ddc:	90bfe81e 	bne	r18,r2,1d80 <_gp+0xffff44c4>
    1de0:	0003ac40 	call	3ac4 <__errno>
    1de4:	00c00844 	movi	r3,33
    1de8:	10c00015 	stw	r3,0(r2)
    1dec:	003fe706 	br	1d8c <_gp+0xffff44d0>
    1df0:	0003ac40 	call	3ac4 <__errno>
    1df4:	d8c00817 	ldw	r3,32(sp)
    1df8:	10c00015 	stw	r3,0(r2)
    1dfc:	003fe506 	br	1d94 <_gp+0xffff44d8>

00001e00 <__ieee754_sqrt>:
    1e00:	defffd04 	addi	sp,sp,-12
    1e04:	dc400115 	stw	r17,4(sp)
    1e08:	dc000015 	stw	r16,0(sp)
    1e0c:	dfc00215 	stw	ra,8(sp)
    1e10:	28dffc2c 	andhi	r3,r5,32752
    1e14:	009ffc34 	movhi	r2,32752
    1e18:	2821883a 	mov	r16,r5
    1e1c:	2023883a 	mov	r17,r4
    1e20:	2811883a 	mov	r8,r5
    1e24:	2013883a 	mov	r9,r4
    1e28:	18808326 	beq	r3,r2,2038 <__ieee754_sqrt+0x238>
    1e2c:	0140610e 	bge	zero,r5,1fb4 <__ieee754_sqrt+0x1b4>
    1e30:	2805d53a 	srai	r2,r5,20
    1e34:	10006a26 	beq	r2,zero,1fe0 <__ieee754_sqrt+0x1e0>
    1e38:	00c00434 	movhi	r3,16
    1e3c:	18ffffc4 	addi	r3,r3,-1
    1e40:	10bf0044 	addi	r2,r2,-1023
    1e44:	40d0703a 	and	r8,r8,r3
    1e48:	10c0004c 	andi	r3,r2,1
    1e4c:	42000434 	orhi	r8,r8,16
    1e50:	1800511e 	bne	r3,zero,1f98 <__ieee754_sqrt+0x198>
    1e54:	4808d7fa 	srli	r4,r9,31
    1e58:	4211883a 	add	r8,r8,r8
    1e5c:	101bd07a 	srai	r13,r2,1
    1e60:	4107883a 	add	r3,r8,r4
    1e64:	4a4b883a 	add	r5,r9,r9
    1e68:	01000584 	movi	r4,22
    1e6c:	0015883a 	mov	r10,zero
    1e70:	000d883a 	mov	r6,zero
    1e74:	00800834 	movhi	r2,32
    1e78:	308f883a 	add	r7,r6,r2
    1e7c:	2810d7fa 	srli	r8,r5,31
    1e80:	213fffc4 	addi	r4,r4,-1
    1e84:	19c00316 	blt	r3,r7,1e94 <__ieee754_sqrt+0x94>
    1e88:	19c7c83a 	sub	r3,r3,r7
    1e8c:	388d883a 	add	r6,r7,r2
    1e90:	5095883a 	add	r10,r10,r2
    1e94:	18c7883a 	add	r3,r3,r3
    1e98:	1a07883a 	add	r3,r3,r8
    1e9c:	294b883a 	add	r5,r5,r5
    1ea0:	1004d07a 	srli	r2,r2,1
    1ea4:	203ff41e 	bne	r4,zero,1e78 <_gp+0xffff45bc>
    1ea8:	01e00034 	movhi	r7,32768
    1eac:	02400804 	movi	r9,32
    1eb0:	0005883a 	mov	r2,zero
    1eb4:	0017883a 	mov	r11,zero
    1eb8:	3819883a 	mov	r12,r7
    1ebc:	00000806 	br	1ee0 <__ieee754_sqrt+0xe0>
    1ec0:	19803226 	beq	r3,r6,1f8c <__ieee754_sqrt+0x18c>
    1ec4:	2810d7fa 	srli	r8,r5,31
    1ec8:	18c7883a 	add	r3,r3,r3
    1ecc:	4a7fffc4 	addi	r9,r9,-1
    1ed0:	1a07883a 	add	r3,r3,r8
    1ed4:	294b883a 	add	r5,r5,r5
    1ed8:	380ed07a 	srli	r7,r7,1
    1edc:	48001326 	beq	r9,zero,1f2c <__ieee754_sqrt+0x12c>
    1ee0:	59d1883a 	add	r8,r11,r7
    1ee4:	30fff60e 	bge	r6,r3,1ec0 <_gp+0xffff4604>
    1ee8:	4120002c 	andhi	r4,r8,32768
    1eec:	41d7883a 	add	r11,r8,r7
    1ef0:	23002326 	beq	r4,r12,1f80 <__ieee754_sqrt+0x180>
    1ef4:	3009883a 	mov	r4,r6
    1ef8:	1987c83a 	sub	r3,r3,r6
    1efc:	2a00012e 	bgeu	r5,r8,1f04 <__ieee754_sqrt+0x104>
    1f00:	18ffffc4 	addi	r3,r3,-1
    1f04:	2a0bc83a 	sub	r5,r5,r8
    1f08:	2810d7fa 	srli	r8,r5,31
    1f0c:	18c7883a 	add	r3,r3,r3
    1f10:	4a7fffc4 	addi	r9,r9,-1
    1f14:	11c5883a 	add	r2,r2,r7
    1f18:	200d883a 	mov	r6,r4
    1f1c:	1a07883a 	add	r3,r3,r8
    1f20:	294b883a 	add	r5,r5,r5
    1f24:	380ed07a 	srli	r7,r7,1
    1f28:	483fed1e 	bne	r9,zero,1ee0 <_gp+0xffff4624>
    1f2c:	28c6b03a 	or	r3,r5,r3
    1f30:	18000426 	beq	r3,zero,1f44 <__ieee754_sqrt+0x144>
    1f34:	00ffffc4 	movi	r3,-1
    1f38:	10c05026 	beq	r2,r3,207c <__ieee754_sqrt+0x27c>
    1f3c:	10c0004c 	andi	r3,r2,1
    1f40:	1885883a 	add	r2,r3,r2
    1f44:	1022d07a 	srli	r17,r2,1
    1f48:	5007d07a 	srai	r3,r10,1
    1f4c:	008ff834 	movhi	r2,16352
    1f50:	5280004c 	andi	r10,r10,1
    1f54:	1887883a 	add	r3,r3,r2
    1f58:	5000141e 	bne	r10,zero,1fac <__ieee754_sqrt+0x1ac>
    1f5c:	681a953a 	slli	r13,r13,20
    1f60:	68e1883a 	add	r16,r13,r3
    1f64:	8805883a 	mov	r2,r17
    1f68:	8007883a 	mov	r3,r16
    1f6c:	dfc00217 	ldw	ra,8(sp)
    1f70:	dc400117 	ldw	r17,4(sp)
    1f74:	dc000017 	ldw	r16,0(sp)
    1f78:	dec00304 	addi	sp,sp,12
    1f7c:	f800283a 	ret
    1f80:	583fdc16 	blt	r11,zero,1ef4 <_gp+0xffff4638>
    1f84:	31000044 	addi	r4,r6,1
    1f88:	003fdb06 	br	1ef8 <_gp+0xffff463c>
    1f8c:	2a3fd62e 	bgeu	r5,r8,1ee8 <_gp+0xffff462c>
    1f90:	180d883a 	mov	r6,r3
    1f94:	003fcb06 	br	1ec4 <_gp+0xffff4608>
    1f98:	4806d7fa 	srli	r3,r9,31
    1f9c:	4211883a 	add	r8,r8,r8
    1fa0:	4a53883a 	add	r9,r9,r9
    1fa4:	40d1883a 	add	r8,r8,r3
    1fa8:	003faa06 	br	1e54 <_gp+0xffff4598>
    1fac:	8c600034 	orhi	r17,r17,32768
    1fb0:	003fea06 	br	1f5c <_gp+0xffff46a0>
    1fb4:	00a00034 	movhi	r2,32768
    1fb8:	10bfffc4 	addi	r2,r2,-1
    1fbc:	2884703a 	and	r2,r5,r2
    1fc0:	1104b03a 	or	r2,r2,r4
    1fc4:	103fe726 	beq	r2,zero,1f64 <_gp+0xffff46a8>
    1fc8:	2800331e 	bne	r5,zero,2098 <__ieee754_sqrt+0x298>
    1fcc:	0005883a 	mov	r2,zero
    1fd0:	4810d2fa 	srli	r8,r9,11
    1fd4:	10bffac4 	addi	r2,r2,-21
    1fd8:	4812957a 	slli	r9,r9,21
    1fdc:	403ffc26 	beq	r8,zero,1fd0 <_gp+0xffff4714>
    1fe0:	40c0042c 	andhi	r3,r8,16
    1fe4:	1800281e 	bne	r3,zero,2088 <__ieee754_sqrt+0x288>
    1fe8:	4211883a 	add	r8,r8,r8
    1fec:	4100042c 	andhi	r4,r8,16
    1ff0:	18c00044 	addi	r3,r3,1
    1ff4:	203ffc26 	beq	r4,zero,1fe8 <_gp+0xffff472c>
    1ff8:	01400044 	movi	r5,1
    1ffc:	01000804 	movi	r4,32
    2000:	28cbc83a 	sub	r5,r5,r3
    2004:	20c9c83a 	sub	r4,r4,r3
    2008:	4908d83a 	srl	r4,r9,r4
    200c:	1145883a 	add	r2,r2,r5
    2010:	48d2983a 	sll	r9,r9,r3
    2014:	4110b03a 	or	r8,r8,r4
    2018:	00c00434 	movhi	r3,16
    201c:	18ffffc4 	addi	r3,r3,-1
    2020:	10bf0044 	addi	r2,r2,-1023
    2024:	40d0703a 	and	r8,r8,r3
    2028:	10c0004c 	andi	r3,r2,1
    202c:	42000434 	orhi	r8,r8,16
    2030:	183f8826 	beq	r3,zero,1e54 <_gp+0xffff4598>
    2034:	003fd806 	br	1f98 <_gp+0xffff46dc>
    2038:	200d883a 	mov	r6,r4
    203c:	280f883a 	mov	r7,r5
    2040:	0002acc0 	call	2acc <__muldf3>
    2044:	8809883a 	mov	r4,r17
    2048:	800b883a 	mov	r5,r16
    204c:	100d883a 	mov	r6,r2
    2050:	180f883a 	mov	r7,r3
    2054:	0002a180 	call	2a18 <__adddf3>
    2058:	1023883a 	mov	r17,r2
    205c:	1821883a 	mov	r16,r3
    2060:	8805883a 	mov	r2,r17
    2064:	8007883a 	mov	r3,r16
    2068:	dfc00217 	ldw	ra,8(sp)
    206c:	dc400117 	ldw	r17,4(sp)
    2070:	dc000017 	ldw	r16,0(sp)
    2074:	dec00304 	addi	sp,sp,12
    2078:	f800283a 	ret
    207c:	52800044 	addi	r10,r10,1
    2080:	0023883a 	mov	r17,zero
    2084:	003fb006 	br	1f48 <_gp+0xffff468c>
    2088:	01000804 	movi	r4,32
    208c:	01400044 	movi	r5,1
    2090:	0007883a 	mov	r3,zero
    2094:	003fdc06 	br	2008 <_gp+0xffff474c>
    2098:	200d883a 	mov	r6,r4
    209c:	280f883a 	mov	r7,r5
    20a0:	0002a6c0 	call	2a6c <__subdf3>
    20a4:	1009883a 	mov	r4,r2
    20a8:	180b883a 	mov	r5,r3
    20ac:	100d883a 	mov	r6,r2
    20b0:	180f883a 	mov	r7,r3
    20b4:	0002db00 	call	2db0 <__divdf3>
    20b8:	1023883a 	mov	r17,r2
    20bc:	1821883a 	mov	r16,r3
    20c0:	003fa806 	br	1f64 <_gp+0xffff46a8>

000020c4 <__isnand>:
    20c4:	0105c83a 	sub	r2,zero,r4
    20c8:	1108b03a 	or	r4,r2,r4
    20cc:	2004d7fa 	srli	r2,r4,31
    20d0:	00e00034 	movhi	r3,32768
    20d4:	18ffffc4 	addi	r3,r3,-1
    20d8:	28ca703a 	and	r5,r5,r3
    20dc:	1144b03a 	or	r2,r2,r5
    20e0:	00dffc34 	movhi	r3,32752
    20e4:	1885c83a 	sub	r2,r3,r2
    20e8:	1004d7fa 	srli	r2,r2,31
    20ec:	f800283a 	ret

000020f0 <matherr>:
    20f0:	0005883a 	mov	r2,zero
    20f4:	f800283a 	ret

000020f8 <__fixunssfsi>:
    20f8:	defffd04 	addi	sp,sp,-12
    20fc:	dc000015 	stw	r16,0(sp)
    2100:	0413c034 	movhi	r16,20224
    2104:	800b883a 	mov	r5,r16
    2108:	dc400115 	stw	r17,4(sp)
    210c:	dfc00215 	stw	ra,8(sp)
    2110:	2023883a 	mov	r17,r4
    2114:	00025900 	call	2590 <__gesf2>
    2118:	1000070e 	bge	r2,zero,2138 <__fixunssfsi+0x40>
    211c:	8809883a 	mov	r4,r17
    2120:	00025ec0 	call	25ec <__fixsfsi>
    2124:	dfc00217 	ldw	ra,8(sp)
    2128:	dc400117 	ldw	r17,4(sp)
    212c:	dc000017 	ldw	r16,0(sp)
    2130:	dec00304 	addi	sp,sp,12
    2134:	f800283a 	ret
    2138:	800b883a 	mov	r5,r16
    213c:	8809883a 	mov	r4,r17
    2140:	00023a80 	call	23a8 <__subsf3>
    2144:	1009883a 	mov	r4,r2
    2148:	00025ec0 	call	25ec <__fixsfsi>
    214c:	00e00034 	movhi	r3,32768
    2150:	10c5883a 	add	r2,r2,r3
    2154:	dfc00217 	ldw	ra,8(sp)
    2158:	dc400117 	ldw	r17,4(sp)
    215c:	dc000017 	ldw	r16,0(sp)
    2160:	dec00304 	addi	sp,sp,12
    2164:	f800283a 	ret

00002168 <_fpadd_parts>:
    2168:	2005883a 	mov	r2,r4
    216c:	21000017 	ldw	r4,0(r4)
    2170:	01c00044 	movi	r7,1
    2174:	3900332e 	bgeu	r7,r4,2244 <_fpadd_parts+0xdc>
    2178:	28c00017 	ldw	r3,0(r5)
    217c:	38c0642e 	bgeu	r7,r3,2310 <_fpadd_parts+0x1a8>
    2180:	01c00104 	movi	r7,4
    2184:	21c06e26 	beq	r4,r7,2340 <_fpadd_parts+0x1d8>
    2188:	19c06126 	beq	r3,r7,2310 <_fpadd_parts+0x1a8>
    218c:	01c00084 	movi	r7,2
    2190:	19c04226 	beq	r3,r7,229c <_fpadd_parts+0x134>
    2194:	21c05e26 	beq	r4,r7,2310 <_fpadd_parts+0x1a8>
    2198:	11000217 	ldw	r4,8(r2)
    219c:	2a400217 	ldw	r9,8(r5)
    21a0:	12800317 	ldw	r10,12(r2)
    21a4:	29c00317 	ldw	r7,12(r5)
    21a8:	2247c83a 	sub	r3,r4,r9
    21ac:	1811883a 	mov	r8,r3
    21b0:	18005316 	blt	r3,zero,2300 <_fpadd_parts+0x198>
    21b4:	02c007c4 	movi	r11,31
    21b8:	5a002316 	blt	r11,r8,2248 <_fpadd_parts+0xe0>
    21bc:	00c0560e 	bge	zero,r3,2318 <_fpadd_parts+0x1b0>
    21c0:	00c00044 	movi	r3,1
    21c4:	1a06983a 	sll	r3,r3,r8
    21c8:	3a10d83a 	srl	r8,r7,r8
    21cc:	18ffffc4 	addi	r3,r3,-1
    21d0:	19ce703a 	and	r7,r3,r7
    21d4:	380ec03a 	cmpne	r7,r7,zero
    21d8:	3a0eb03a 	or	r7,r7,r8
    21dc:	10c00117 	ldw	r3,4(r2)
    21e0:	28800117 	ldw	r2,4(r5)
    21e4:	18801d26 	beq	r3,r2,225c <_fpadd_parts+0xf4>
    21e8:	18003a26 	beq	r3,zero,22d4 <_fpadd_parts+0x16c>
    21ec:	3a85c83a 	sub	r2,r7,r10
    21f0:	10003a16 	blt	r2,zero,22dc <_fpadd_parts+0x174>
    21f4:	30000115 	stw	zero,4(r6)
    21f8:	31000215 	stw	r4,8(r6)
    21fc:	30800315 	stw	r2,12(r6)
    2200:	10ffffc4 	addi	r3,r2,-1
    2204:	01d00034 	movhi	r7,16384
    2208:	39ffff84 	addi	r7,r7,-2
    220c:	38c00936 	bltu	r7,r3,2234 <_fpadd_parts+0xcc>
    2210:	30c00217 	ldw	r3,8(r6)
    2214:	18ffffc4 	addi	r3,r3,-1
    2218:	1085883a 	add	r2,r2,r2
    221c:	113fffc4 	addi	r4,r2,-1
    2220:	180b883a 	mov	r5,r3
    2224:	18ffffc4 	addi	r3,r3,-1
    2228:	393ffb2e 	bgeu	r7,r4,2218 <_gp+0xffff495c>
    222c:	30800315 	stw	r2,12(r6)
    2230:	31400215 	stw	r5,8(r6)
    2234:	00c000c4 	movi	r3,3
    2238:	30c00015 	stw	r3,0(r6)
    223c:	10000e16 	blt	r2,zero,2278 <_fpadd_parts+0x110>
    2240:	3005883a 	mov	r2,r6
    2244:	f800283a 	ret
    2248:	49002a0e 	bge	r9,r4,22f4 <_fpadd_parts+0x18c>
    224c:	10c00117 	ldw	r3,4(r2)
    2250:	28800117 	ldw	r2,4(r5)
    2254:	000f883a 	mov	r7,zero
    2258:	18bfe31e 	bne	r3,r2,21e8 <_gp+0xffff492c>
    225c:	3a85883a 	add	r2,r7,r10
    2260:	30c00115 	stw	r3,4(r6)
    2264:	00c000c4 	movi	r3,3
    2268:	31000215 	stw	r4,8(r6)
    226c:	30800315 	stw	r2,12(r6)
    2270:	30c00015 	stw	r3,0(r6)
    2274:	103ff20e 	bge	r2,zero,2240 <_gp+0xffff4984>
    2278:	30c00217 	ldw	r3,8(r6)
    227c:	1008d07a 	srli	r4,r2,1
    2280:	1080004c 	andi	r2,r2,1
    2284:	18c00044 	addi	r3,r3,1
    2288:	1104b03a 	or	r2,r2,r4
    228c:	30800315 	stw	r2,12(r6)
    2290:	30c00215 	stw	r3,8(r6)
    2294:	3005883a 	mov	r2,r6
    2298:	f800283a 	ret
    229c:	20ffe91e 	bne	r4,r3,2244 <_gp+0xffff4988>
    22a0:	31000015 	stw	r4,0(r6)
    22a4:	10c00117 	ldw	r3,4(r2)
    22a8:	30c00115 	stw	r3,4(r6)
    22ac:	11c00217 	ldw	r7,8(r2)
    22b0:	10c00117 	ldw	r3,4(r2)
    22b4:	29000117 	ldw	r4,4(r5)
    22b8:	31c00215 	stw	r7,8(r6)
    22bc:	10800317 	ldw	r2,12(r2)
    22c0:	20c6703a 	and	r3,r4,r3
    22c4:	30c00115 	stw	r3,4(r6)
    22c8:	30800315 	stw	r2,12(r6)
    22cc:	3005883a 	mov	r2,r6
    22d0:	f800283a 	ret
    22d4:	51c5c83a 	sub	r2,r10,r7
    22d8:	103fc60e 	bge	r2,zero,21f4 <_gp+0xffff4938>
    22dc:	0085c83a 	sub	r2,zero,r2
    22e0:	00c00044 	movi	r3,1
    22e4:	30c00115 	stw	r3,4(r6)
    22e8:	31000215 	stw	r4,8(r6)
    22ec:	30800315 	stw	r2,12(r6)
    22f0:	003fc306 	br	2200 <_gp+0xffff4944>
    22f4:	4809883a 	mov	r4,r9
    22f8:	0015883a 	mov	r10,zero
    22fc:	003fb706 	br	21dc <_gp+0xffff4920>
    2300:	00d1c83a 	sub	r8,zero,r3
    2304:	02c007c4 	movi	r11,31
    2308:	5a3fcf16 	blt	r11,r8,2248 <_gp+0xffff498c>
    230c:	003fab06 	br	21bc <_gp+0xffff4900>
    2310:	2805883a 	mov	r2,r5
    2314:	f800283a 	ret
    2318:	183fb026 	beq	r3,zero,21dc <_gp+0xffff4920>
    231c:	02400044 	movi	r9,1
    2320:	4a12983a 	sll	r9,r9,r8
    2324:	5206d83a 	srl	r3,r10,r8
    2328:	2209883a 	add	r4,r4,r8
    232c:	4a3fffc4 	addi	r8,r9,-1
    2330:	4294703a 	and	r10,r8,r10
    2334:	5014c03a 	cmpne	r10,r10,zero
    2338:	50d4b03a 	or	r10,r10,r3
    233c:	003fa706 	br	21dc <_gp+0xffff4920>
    2340:	193fc01e 	bne	r3,r4,2244 <_gp+0xffff4988>
    2344:	11000117 	ldw	r4,4(r2)
    2348:	28c00117 	ldw	r3,4(r5)
    234c:	20ffbd26 	beq	r4,r3,2244 <_gp+0xffff4988>
    2350:	00800034 	movhi	r2,0
    2354:	10944004 	addi	r2,r2,20736
    2358:	f800283a 	ret

0000235c <__addsf3>:
    235c:	defff104 	addi	sp,sp,-60
    2360:	d9000d15 	stw	r4,52(sp)
    2364:	d9400c15 	stw	r5,48(sp)
    2368:	d9000d04 	addi	r4,sp,52
    236c:	d9400804 	addi	r5,sp,32
    2370:	dfc00e15 	stw	ra,56(sp)
    2374:	00034940 	call	3494 <__unpack_f>
    2378:	d9000c04 	addi	r4,sp,48
    237c:	d9400404 	addi	r5,sp,16
    2380:	00034940 	call	3494 <__unpack_f>
    2384:	d9000804 	addi	r4,sp,32
    2388:	d9400404 	addi	r5,sp,16
    238c:	d80d883a 	mov	r6,sp
    2390:	00021680 	call	2168 <_fpadd_parts>
    2394:	1009883a 	mov	r4,r2
    2398:	00033680 	call	3368 <__pack_f>
    239c:	dfc00e17 	ldw	ra,56(sp)
    23a0:	dec00f04 	addi	sp,sp,60
    23a4:	f800283a 	ret

000023a8 <__subsf3>:
    23a8:	defff104 	addi	sp,sp,-60
    23ac:	d9000d15 	stw	r4,52(sp)
    23b0:	d9400c15 	stw	r5,48(sp)
    23b4:	d9000d04 	addi	r4,sp,52
    23b8:	d9400804 	addi	r5,sp,32
    23bc:	dfc00e15 	stw	ra,56(sp)
    23c0:	00034940 	call	3494 <__unpack_f>
    23c4:	d9000c04 	addi	r4,sp,48
    23c8:	d9400404 	addi	r5,sp,16
    23cc:	00034940 	call	3494 <__unpack_f>
    23d0:	d8800517 	ldw	r2,20(sp)
    23d4:	d9000804 	addi	r4,sp,32
    23d8:	d9400404 	addi	r5,sp,16
    23dc:	d80d883a 	mov	r6,sp
    23e0:	1080005c 	xori	r2,r2,1
    23e4:	d8800515 	stw	r2,20(sp)
    23e8:	00021680 	call	2168 <_fpadd_parts>
    23ec:	1009883a 	mov	r4,r2
    23f0:	00033680 	call	3368 <__pack_f>
    23f4:	dfc00e17 	ldw	ra,56(sp)
    23f8:	dec00f04 	addi	sp,sp,60
    23fc:	f800283a 	ret

00002400 <__mulsf3>:
    2400:	defff104 	addi	sp,sp,-60
    2404:	d9000d15 	stw	r4,52(sp)
    2408:	d9400c15 	stw	r5,48(sp)
    240c:	d9000d04 	addi	r4,sp,52
    2410:	d9400804 	addi	r5,sp,32
    2414:	dfc00e15 	stw	ra,56(sp)
    2418:	00034940 	call	3494 <__unpack_f>
    241c:	d9000c04 	addi	r4,sp,48
    2420:	d9400404 	addi	r5,sp,16
    2424:	00034940 	call	3494 <__unpack_f>
    2428:	d8c00817 	ldw	r3,32(sp)
    242c:	00800044 	movi	r2,1
    2430:	10c00936 	bltu	r2,r3,2458 <__mulsf3+0x58>
    2434:	d8c00917 	ldw	r3,36(sp)
    2438:	d8800517 	ldw	r2,20(sp)
    243c:	d9000804 	addi	r4,sp,32
    2440:	1884c03a 	cmpne	r2,r3,r2
    2444:	d8800915 	stw	r2,36(sp)
    2448:	00033680 	call	3368 <__pack_f>
    244c:	dfc00e17 	ldw	ra,56(sp)
    2450:	dec00f04 	addi	sp,sp,60
    2454:	f800283a 	ret
    2458:	d9000417 	ldw	r4,16(sp)
    245c:	11000936 	bltu	r2,r4,2484 <__mulsf3+0x84>
    2460:	d8800517 	ldw	r2,20(sp)
    2464:	d8c00917 	ldw	r3,36(sp)
    2468:	d9000404 	addi	r4,sp,16
    246c:	1884c03a 	cmpne	r2,r3,r2
    2470:	d8800515 	stw	r2,20(sp)
    2474:	00033680 	call	3368 <__pack_f>
    2478:	dfc00e17 	ldw	ra,56(sp)
    247c:	dec00f04 	addi	sp,sp,60
    2480:	f800283a 	ret
    2484:	00800104 	movi	r2,4
    2488:	1880051e 	bne	r3,r2,24a0 <__mulsf3+0xa0>
    248c:	00800084 	movi	r2,2
    2490:	20bfe81e 	bne	r4,r2,2434 <_gp+0xffff4b78>
    2494:	01000034 	movhi	r4,0
    2498:	21144004 	addi	r4,r4,20736
    249c:	003fea06 	br	2448 <_gp+0xffff4b8c>
    24a0:	2080031e 	bne	r4,r2,24b0 <__mulsf3+0xb0>
    24a4:	00800084 	movi	r2,2
    24a8:	18bffa26 	beq	r3,r2,2494 <_gp+0xffff4bd8>
    24ac:	003fec06 	br	2460 <_gp+0xffff4ba4>
    24b0:	00800084 	movi	r2,2
    24b4:	18bfdf26 	beq	r3,r2,2434 <_gp+0xffff4b78>
    24b8:	20bfe926 	beq	r4,r2,2460 <_gp+0xffff4ba4>
    24bc:	d9000717 	ldw	r4,28(sp)
    24c0:	d9800b17 	ldw	r6,44(sp)
    24c4:	000b883a 	mov	r5,zero
    24c8:	000f883a 	mov	r7,zero
    24cc:	000325c0 	call	325c <__muldi3>
    24d0:	d9000617 	ldw	r4,24(sp)
    24d4:	d9400a17 	ldw	r5,40(sp)
    24d8:	d9c00917 	ldw	r7,36(sp)
    24dc:	290b883a 	add	r5,r5,r4
    24e0:	d9000517 	ldw	r4,20(sp)
    24e4:	29800084 	addi	r6,r5,2
    24e8:	d9800215 	stw	r6,8(sp)
    24ec:	3908c03a 	cmpne	r4,r7,r4
    24f0:	d9000115 	stw	r4,4(sp)
    24f4:	1809883a 	mov	r4,r3
    24f8:	1800070e 	bge	r3,zero,2518 <__mulsf3+0x118>
    24fc:	1900004c 	andi	r4,r3,1
    2500:	294000c4 	addi	r5,r5,3
    2504:	20000226 	beq	r4,zero,2510 <__mulsf3+0x110>
    2508:	1004d07a 	srli	r2,r2,1
    250c:	10a00034 	orhi	r2,r2,32768
    2510:	1808d07a 	srli	r4,r3,1
    2514:	d9400215 	stw	r5,8(sp)
    2518:	01900034 	movhi	r6,16384
    251c:	31bfffc4 	addi	r6,r6,-1
    2520:	31000c36 	bltu	r6,r4,2554 <__mulsf3+0x154>
    2524:	d8c00217 	ldw	r3,8(sp)
    2528:	18ffffc4 	addi	r3,r3,-1
    252c:	00000306 	br	253c <__mulsf3+0x13c>
    2530:	1085883a 	add	r2,r2,r2
    2534:	18ffffc4 	addi	r3,r3,-1
    2538:	31000536 	bltu	r6,r4,2550 <__mulsf3+0x150>
    253c:	2109883a 	add	r4,r4,r4
    2540:	180b883a 	mov	r5,r3
    2544:	103ffa0e 	bge	r2,zero,2530 <_gp+0xffff4c74>
    2548:	21000054 	ori	r4,r4,1
    254c:	003ff806 	br	2530 <_gp+0xffff4c74>
    2550:	d9400215 	stw	r5,8(sp)
    2554:	21401fcc 	andi	r5,r4,127
    2558:	00c01004 	movi	r3,64
    255c:	28c00526 	beq	r5,r3,2574 <__mulsf3+0x174>
    2560:	008000c4 	movi	r2,3
    2564:	d9000315 	stw	r4,12(sp)
    2568:	d8800015 	stw	r2,0(sp)
    256c:	d809883a 	mov	r4,sp
    2570:	003fb506 	br	2448 <_gp+0xffff4b8c>
    2574:	20c0200c 	andi	r3,r4,128
    2578:	183ff91e 	bne	r3,zero,2560 <_gp+0xffff4ca4>
    257c:	103ff826 	beq	r2,zero,2560 <_gp+0xffff4ca4>
    2580:	21001004 	addi	r4,r4,64
    2584:	00bfe004 	movi	r2,-128
    2588:	2088703a 	and	r4,r4,r2
    258c:	003ff406 	br	2560 <_gp+0xffff4ca4>

00002590 <__gesf2>:
    2590:	defff504 	addi	sp,sp,-44
    2594:	d9000915 	stw	r4,36(sp)
    2598:	d9400815 	stw	r5,32(sp)
    259c:	d9000904 	addi	r4,sp,36
    25a0:	d9400404 	addi	r5,sp,16
    25a4:	dfc00a15 	stw	ra,40(sp)
    25a8:	00034940 	call	3494 <__unpack_f>
    25ac:	d9000804 	addi	r4,sp,32
    25b0:	d80b883a 	mov	r5,sp
    25b4:	00034940 	call	3494 <__unpack_f>
    25b8:	d8c00417 	ldw	r3,16(sp)
    25bc:	00800044 	movi	r2,1
    25c0:	10c0082e 	bgeu	r2,r3,25e4 <__gesf2+0x54>
    25c4:	d8c00017 	ldw	r3,0(sp)
    25c8:	10c0062e 	bgeu	r2,r3,25e4 <__gesf2+0x54>
    25cc:	d9000404 	addi	r4,sp,16
    25d0:	d80b883a 	mov	r5,sp
    25d4:	000355c0 	call	355c <__fpcmp_parts_f>
    25d8:	dfc00a17 	ldw	ra,40(sp)
    25dc:	dec00b04 	addi	sp,sp,44
    25e0:	f800283a 	ret
    25e4:	00bfffc4 	movi	r2,-1
    25e8:	003ffb06 	br	25d8 <_gp+0xffff4d1c>

000025ec <__fixsfsi>:
    25ec:	defffa04 	addi	sp,sp,-24
    25f0:	d9000415 	stw	r4,16(sp)
    25f4:	d80b883a 	mov	r5,sp
    25f8:	d9000404 	addi	r4,sp,16
    25fc:	dfc00515 	stw	ra,20(sp)
    2600:	00034940 	call	3494 <__unpack_f>
    2604:	d8800017 	ldw	r2,0(sp)
    2608:	00c00084 	movi	r3,2
    260c:	10c01826 	beq	r2,r3,2670 <__fixsfsi+0x84>
    2610:	00c00044 	movi	r3,1
    2614:	1880162e 	bgeu	r3,r2,2670 <__fixsfsi+0x84>
    2618:	00c00104 	movi	r3,4
    261c:	10c00426 	beq	r2,r3,2630 <__fixsfsi+0x44>
    2620:	d8800217 	ldw	r2,8(sp)
    2624:	10001216 	blt	r2,zero,2670 <__fixsfsi+0x84>
    2628:	00c00784 	movi	r3,30
    262c:	1880070e 	bge	r3,r2,264c <__fixsfsi+0x60>
    2630:	d8800117 	ldw	r2,4(sp)
    2634:	00e00034 	movhi	r3,32768
    2638:	1005003a 	cmpeq	r2,r2,zero
    263c:	1885c83a 	sub	r2,r3,r2
    2640:	dfc00517 	ldw	ra,20(sp)
    2644:	dec00604 	addi	sp,sp,24
    2648:	f800283a 	ret
    264c:	1885c83a 	sub	r2,r3,r2
    2650:	d8c00317 	ldw	r3,12(sp)
    2654:	1884d83a 	srl	r2,r3,r2
    2658:	d8c00117 	ldw	r3,4(sp)
    265c:	183ff826 	beq	r3,zero,2640 <_gp+0xffff4d84>
    2660:	0085c83a 	sub	r2,zero,r2
    2664:	dfc00517 	ldw	ra,20(sp)
    2668:	dec00604 	addi	sp,sp,24
    266c:	f800283a 	ret
    2670:	0005883a 	mov	r2,zero
    2674:	dfc00517 	ldw	ra,20(sp)
    2678:	dec00604 	addi	sp,sp,24
    267c:	f800283a 	ret

00002680 <__extendsfdf2>:
    2680:	defff904 	addi	sp,sp,-28
    2684:	d9000515 	stw	r4,20(sp)
    2688:	d9400104 	addi	r5,sp,4
    268c:	d9000504 	addi	r4,sp,20
    2690:	dfc00615 	stw	ra,24(sp)
    2694:	00034940 	call	3494 <__unpack_f>
    2698:	d9c00417 	ldw	r7,16(sp)
    269c:	d9000117 	ldw	r4,4(sp)
    26a0:	d9400217 	ldw	r5,8(sp)
    26a4:	3804d0ba 	srli	r2,r7,2
    26a8:	d9800317 	ldw	r6,12(sp)
    26ac:	380e97ba 	slli	r7,r7,30
    26b0:	d8800015 	stw	r2,0(sp)
    26b4:	00030940 	call	3094 <__make_dp>
    26b8:	dfc00617 	ldw	ra,24(sp)
    26bc:	dec00704 	addi	sp,sp,28
    26c0:	f800283a 	ret

000026c4 <_fpadd_parts>:
    26c4:	2005883a 	mov	r2,r4
    26c8:	21000017 	ldw	r4,0(r4)
    26cc:	01c00044 	movi	r7,1
    26d0:	3900622e 	bgeu	r7,r4,285c <_fpadd_parts+0x198>
    26d4:	28c00017 	ldw	r3,0(r5)
    26d8:	38c05f2e 	bgeu	r7,r3,2858 <_fpadd_parts+0x194>
    26dc:	01c00104 	movi	r7,4
    26e0:	21c0c626 	beq	r4,r7,29fc <_fpadd_parts+0x338>
    26e4:	19c05c26 	beq	r3,r7,2858 <_fpadd_parts+0x194>
    26e8:	01c00084 	movi	r7,2
    26ec:	19c06b26 	beq	r3,r7,289c <_fpadd_parts+0x1d8>
    26f0:	21c05926 	beq	r4,r7,2858 <_fpadd_parts+0x194>
    26f4:	11c00217 	ldw	r7,8(r2)
    26f8:	2ac00217 	ldw	r11,8(r5)
    26fc:	13000317 	ldw	r12,12(r2)
    2700:	13400417 	ldw	r13,16(r2)
    2704:	3ac9c83a 	sub	r4,r7,r11
    2708:	2a000317 	ldw	r8,12(r5)
    270c:	2a400417 	ldw	r9,16(r5)
    2710:	2015883a 	mov	r10,r4
    2714:	20007516 	blt	r4,zero,28ec <_fpadd_parts+0x228>
    2718:	00c00fc4 	movi	r3,63
    271c:	1a805016 	blt	r3,r10,2860 <_fpadd_parts+0x19c>
    2720:	0100870e 	bge	zero,r4,2940 <_fpadd_parts+0x27c>
    2724:	50fff804 	addi	r3,r10,-32
    2728:	18009916 	blt	r3,zero,2990 <_fpadd_parts+0x2cc>
    272c:	48d6d83a 	srl	r11,r9,r3
    2730:	001d883a 	mov	r14,zero
    2734:	18009e16 	blt	r3,zero,29b0 <_fpadd_parts+0x2ec>
    2738:	01000044 	movi	r4,1
    273c:	20c6983a 	sll	r3,r4,r3
    2740:	0015883a 	mov	r10,zero
    2744:	513fffc4 	addi	r4,r10,-1
    2748:	2295403a 	cmpgeu	r10,r4,r10
    274c:	1a87c83a 	sub	r3,r3,r10
    2750:	1a52703a 	and	r9,r3,r9
    2754:	2210703a 	and	r8,r4,r8
    2758:	4250b03a 	or	r8,r8,r9
    275c:	4010c03a 	cmpne	r8,r8,zero
    2760:	42d0b03a 	or	r8,r8,r11
    2764:	7013883a 	mov	r9,r14
    2768:	11000117 	ldw	r4,4(r2)
    276c:	28800117 	ldw	r2,4(r5)
    2770:	20804126 	beq	r4,r2,2878 <_fpadd_parts+0x1b4>
    2774:	20006326 	beq	r4,zero,2904 <_fpadd_parts+0x240>
    2778:	4305c83a 	sub	r2,r8,r12
    277c:	4091803a 	cmpltu	r8,r8,r2
    2780:	4b47c83a 	sub	r3,r9,r13
    2784:	1a07c83a 	sub	r3,r3,r8
    2788:	18006316 	blt	r3,zero,2918 <_fpadd_parts+0x254>
    278c:	30000115 	stw	zero,4(r6)
    2790:	31c00215 	stw	r7,8(r6)
    2794:	30800315 	stw	r2,12(r6)
    2798:	30c00415 	stw	r3,16(r6)
    279c:	11ffffc4 	addi	r7,r2,-1
    27a0:	388b403a 	cmpgeu	r5,r7,r2
    27a4:	194bc83a 	sub	r5,r3,r5
    27a8:	01040034 	movhi	r4,4096
    27ac:	213fffc4 	addi	r4,r4,-1
    27b0:	21401736 	bltu	r4,r5,2810 <_fpadd_parts+0x14c>
    27b4:	29008226 	beq	r5,r4,29c0 <_fpadd_parts+0x2fc>
    27b8:	31400217 	ldw	r5,8(r6)
    27bc:	02840034 	movhi	r10,4096
    27c0:	52bfffc4 	addi	r10,r10,-1
    27c4:	033fff84 	movi	r12,-2
    27c8:	297fffc4 	addi	r5,r5,-1
    27cc:	00000106 	br	27d4 <_fpadd_parts+0x110>
    27d0:	3a804a26 	beq	r7,r10,28fc <_fpadd_parts+0x238>
    27d4:	1089883a 	add	r4,r2,r2
    27d8:	2091803a 	cmpltu	r8,r4,r2
    27dc:	18c7883a 	add	r3,r3,r3
    27e0:	227fffc4 	addi	r9,r4,-1
    27e4:	40d1883a 	add	r8,r8,r3
    27e8:	490f403a 	cmpgeu	r7,r9,r4
    27ec:	41cfc83a 	sub	r7,r8,r7
    27f0:	2817883a 	mov	r11,r5
    27f4:	2005883a 	mov	r2,r4
    27f8:	4007883a 	mov	r3,r8
    27fc:	297fffc4 	addi	r5,r5,-1
    2800:	51fff32e 	bgeu	r10,r7,27d0 <_gp+0xffff4f14>
    2804:	31000315 	stw	r4,12(r6)
    2808:	32000415 	stw	r8,16(r6)
    280c:	32c00215 	stw	r11,8(r6)
    2810:	010000c4 	movi	r4,3
    2814:	31000015 	stw	r4,0(r6)
    2818:	01080034 	movhi	r4,8192
    281c:	213fffc4 	addi	r4,r4,-1
    2820:	20c00b2e 	bgeu	r4,r3,2850 <_fpadd_parts+0x18c>
    2824:	180e97fa 	slli	r7,r3,31
    2828:	1008d07a 	srli	r4,r2,1
    282c:	31400217 	ldw	r5,8(r6)
    2830:	1806d07a 	srli	r3,r3,1
    2834:	1080004c 	andi	r2,r2,1
    2838:	3908b03a 	or	r4,r7,r4
    283c:	1108b03a 	or	r4,r2,r4
    2840:	29400044 	addi	r5,r5,1
    2844:	31000315 	stw	r4,12(r6)
    2848:	30c00415 	stw	r3,16(r6)
    284c:	31400215 	stw	r5,8(r6)
    2850:	3005883a 	mov	r2,r6
    2854:	f800283a 	ret
    2858:	2805883a 	mov	r2,r5
    285c:	f800283a 	ret
    2860:	59c01e0e 	bge	r11,r7,28dc <_fpadd_parts+0x218>
    2864:	11000117 	ldw	r4,4(r2)
    2868:	28800117 	ldw	r2,4(r5)
    286c:	0011883a 	mov	r8,zero
    2870:	0013883a 	mov	r9,zero
    2874:	20bfbf1e 	bne	r4,r2,2774 <_gp+0xffff4eb8>
    2878:	4305883a 	add	r2,r8,r12
    287c:	1207803a 	cmpltu	r3,r2,r8
    2880:	4b53883a 	add	r9,r9,r13
    2884:	1a47883a 	add	r3,r3,r9
    2888:	31000115 	stw	r4,4(r6)
    288c:	31c00215 	stw	r7,8(r6)
    2890:	30800315 	stw	r2,12(r6)
    2894:	30c00415 	stw	r3,16(r6)
    2898:	003fdd06 	br	2810 <_gp+0xffff4f54>
    289c:	20ffef1e 	bne	r4,r3,285c <_gp+0xffff4fa0>
    28a0:	31000015 	stw	r4,0(r6)
    28a4:	10c00117 	ldw	r3,4(r2)
    28a8:	30c00115 	stw	r3,4(r6)
    28ac:	10c00217 	ldw	r3,8(r2)
    28b0:	11000117 	ldw	r4,4(r2)
    28b4:	29400117 	ldw	r5,4(r5)
    28b8:	30c00215 	stw	r3,8(r6)
    28bc:	10c00317 	ldw	r3,12(r2)
    28c0:	2908703a 	and	r4,r5,r4
    28c4:	30c00315 	stw	r3,12(r6)
    28c8:	10c00417 	ldw	r3,16(r2)
    28cc:	31000115 	stw	r4,4(r6)
    28d0:	3005883a 	mov	r2,r6
    28d4:	30c00415 	stw	r3,16(r6)
    28d8:	f800283a 	ret
    28dc:	580f883a 	mov	r7,r11
    28e0:	0019883a 	mov	r12,zero
    28e4:	001b883a 	mov	r13,zero
    28e8:	003f9f06 	br	2768 <_gp+0xffff4eac>
    28ec:	0115c83a 	sub	r10,zero,r4
    28f0:	00c00fc4 	movi	r3,63
    28f4:	1abfda16 	blt	r3,r10,2860 <_gp+0xffff4fa4>
    28f8:	003f8906 	br	2720 <_gp+0xffff4e64>
    28fc:	627fb52e 	bgeu	r12,r9,27d4 <_gp+0xffff4f18>
    2900:	003fc006 	br	2804 <_gp+0xffff4f48>
    2904:	6205c83a 	sub	r2,r12,r8
    2908:	6099803a 	cmpltu	r12,r12,r2
    290c:	6a47c83a 	sub	r3,r13,r9
    2910:	1b07c83a 	sub	r3,r3,r12
    2914:	183f9d0e 	bge	r3,zero,278c <_gp+0xffff4ed0>
    2918:	0085c83a 	sub	r2,zero,r2
    291c:	1008c03a 	cmpne	r4,r2,zero
    2920:	00c7c83a 	sub	r3,zero,r3
    2924:	1907c83a 	sub	r3,r3,r4
    2928:	01000044 	movi	r4,1
    292c:	31000115 	stw	r4,4(r6)
    2930:	31c00215 	stw	r7,8(r6)
    2934:	30800315 	stw	r2,12(r6)
    2938:	30c00415 	stw	r3,16(r6)
    293c:	003f9706 	br	279c <_gp+0xffff4ee0>
    2940:	203f8926 	beq	r4,zero,2768 <_gp+0xffff4eac>
    2944:	50fff804 	addi	r3,r10,-32
    2948:	3a8f883a 	add	r7,r7,r10
    294c:	18002316 	blt	r3,zero,29dc <_fpadd_parts+0x318>
    2950:	68d6d83a 	srl	r11,r13,r3
    2954:	001d883a 	mov	r14,zero
    2958:	18001c16 	blt	r3,zero,29cc <_fpadd_parts+0x308>
    295c:	01000044 	movi	r4,1
    2960:	20c6983a 	sll	r3,r4,r3
    2964:	0015883a 	mov	r10,zero
    2968:	513fffc4 	addi	r4,r10,-1
    296c:	2295403a 	cmpgeu	r10,r4,r10
    2970:	1a87c83a 	sub	r3,r3,r10
    2974:	1b5a703a 	and	r13,r3,r13
    2978:	2318703a 	and	r12,r4,r12
    297c:	6358b03a 	or	r12,r12,r13
    2980:	6018c03a 	cmpne	r12,r12,zero
    2984:	62d8b03a 	or	r12,r12,r11
    2988:	701b883a 	mov	r13,r14
    298c:	003f7606 	br	2768 <_gp+0xffff4eac>
    2990:	4808907a 	slli	r4,r9,1
    2994:	02c007c4 	movi	r11,31
    2998:	5a97c83a 	sub	r11,r11,r10
    299c:	22c8983a 	sll	r4,r4,r11
    29a0:	4296d83a 	srl	r11,r8,r10
    29a4:	4a9cd83a 	srl	r14,r9,r10
    29a8:	22d6b03a 	or	r11,r4,r11
    29ac:	003f6106 	br	2734 <_gp+0xffff4e78>
    29b0:	00c00044 	movi	r3,1
    29b4:	1a94983a 	sll	r10,r3,r10
    29b8:	0007883a 	mov	r3,zero
    29bc:	003f6106 	br	2744 <_gp+0xffff4e88>
    29c0:	013fff84 	movi	r4,-2
    29c4:	21ff7c2e 	bgeu	r4,r7,27b8 <_gp+0xffff4efc>
    29c8:	003f9106 	br	2810 <_gp+0xffff4f54>
    29cc:	00c00044 	movi	r3,1
    29d0:	1a94983a 	sll	r10,r3,r10
    29d4:	0007883a 	mov	r3,zero
    29d8:	003fe306 	br	2968 <_gp+0xffff50ac>
    29dc:	6816907a 	slli	r11,r13,1
    29e0:	010007c4 	movi	r4,31
    29e4:	2289c83a 	sub	r4,r4,r10
    29e8:	5908983a 	sll	r4,r11,r4
    29ec:	6296d83a 	srl	r11,r12,r10
    29f0:	6a9cd83a 	srl	r14,r13,r10
    29f4:	22d6b03a 	or	r11,r4,r11
    29f8:	003fd706 	br	2958 <_gp+0xffff509c>
    29fc:	193f971e 	bne	r3,r4,285c <_gp+0xffff4fa0>
    2a00:	11000117 	ldw	r4,4(r2)
    2a04:	28c00117 	ldw	r3,4(r5)
    2a08:	20ff9426 	beq	r4,r3,285c <_gp+0xffff4fa0>
    2a0c:	00800034 	movhi	r2,0
    2a10:	10944404 	addi	r2,r2,20752
    2a14:	f800283a 	ret

00002a18 <__adddf3>:
    2a18:	deffec04 	addi	sp,sp,-80
    2a1c:	d9001115 	stw	r4,68(sp)
    2a20:	d9401215 	stw	r5,72(sp)
    2a24:	d9001104 	addi	r4,sp,68
    2a28:	d9400a04 	addi	r5,sp,40
    2a2c:	dfc01315 	stw	ra,76(sp)
    2a30:	d9c01015 	stw	r7,64(sp)
    2a34:	d9800f15 	stw	r6,60(sp)
    2a38:	00038680 	call	3868 <__unpack_d>
    2a3c:	d9000f04 	addi	r4,sp,60
    2a40:	d9400504 	addi	r5,sp,20
    2a44:	00038680 	call	3868 <__unpack_d>
    2a48:	d9000a04 	addi	r4,sp,40
    2a4c:	d9400504 	addi	r5,sp,20
    2a50:	d80d883a 	mov	r6,sp
    2a54:	00026c40 	call	26c4 <_fpadd_parts>
    2a58:	1009883a 	mov	r4,r2
    2a5c:	00036440 	call	3644 <__pack_d>
    2a60:	dfc01317 	ldw	ra,76(sp)
    2a64:	dec01404 	addi	sp,sp,80
    2a68:	f800283a 	ret

00002a6c <__subdf3>:
    2a6c:	deffec04 	addi	sp,sp,-80
    2a70:	d9001115 	stw	r4,68(sp)
    2a74:	d9401215 	stw	r5,72(sp)
    2a78:	d9001104 	addi	r4,sp,68
    2a7c:	d9400a04 	addi	r5,sp,40
    2a80:	dfc01315 	stw	ra,76(sp)
    2a84:	d9c01015 	stw	r7,64(sp)
    2a88:	d9800f15 	stw	r6,60(sp)
    2a8c:	00038680 	call	3868 <__unpack_d>
    2a90:	d9000f04 	addi	r4,sp,60
    2a94:	d9400504 	addi	r5,sp,20
    2a98:	00038680 	call	3868 <__unpack_d>
    2a9c:	d8800617 	ldw	r2,24(sp)
    2aa0:	d9000a04 	addi	r4,sp,40
    2aa4:	d9400504 	addi	r5,sp,20
    2aa8:	d80d883a 	mov	r6,sp
    2aac:	1080005c 	xori	r2,r2,1
    2ab0:	d8800615 	stw	r2,24(sp)
    2ab4:	00026c40 	call	26c4 <_fpadd_parts>
    2ab8:	1009883a 	mov	r4,r2
    2abc:	00036440 	call	3644 <__pack_d>
    2ac0:	dfc01317 	ldw	ra,76(sp)
    2ac4:	dec01404 	addi	sp,sp,80
    2ac8:	f800283a 	ret

00002acc <__muldf3>:
    2acc:	deffe404 	addi	sp,sp,-112
    2ad0:	d9001115 	stw	r4,68(sp)
    2ad4:	d9401215 	stw	r5,72(sp)
    2ad8:	d9001104 	addi	r4,sp,68
    2adc:	d9400a04 	addi	r5,sp,40
    2ae0:	dfc01b15 	stw	ra,108(sp)
    2ae4:	d9800f15 	stw	r6,60(sp)
    2ae8:	d9c01015 	stw	r7,64(sp)
    2aec:	ddc01a15 	stw	r23,104(sp)
    2af0:	dd801915 	stw	r22,100(sp)
    2af4:	dd401815 	stw	r21,96(sp)
    2af8:	dd001715 	stw	r20,92(sp)
    2afc:	dcc01615 	stw	r19,88(sp)
    2b00:	dc801515 	stw	r18,84(sp)
    2b04:	dc401415 	stw	r17,80(sp)
    2b08:	dc001315 	stw	r16,76(sp)
    2b0c:	00038680 	call	3868 <__unpack_d>
    2b10:	d9000f04 	addi	r4,sp,60
    2b14:	d9400504 	addi	r5,sp,20
    2b18:	00038680 	call	3868 <__unpack_d>
    2b1c:	d8c00a17 	ldw	r3,40(sp)
    2b20:	00800044 	movi	r2,1
    2b24:	10c01136 	bltu	r2,r3,2b6c <__muldf3+0xa0>
    2b28:	d8c00b17 	ldw	r3,44(sp)
    2b2c:	d8800617 	ldw	r2,24(sp)
    2b30:	d9000a04 	addi	r4,sp,40
    2b34:	1884c03a 	cmpne	r2,r3,r2
    2b38:	d8800b15 	stw	r2,44(sp)
    2b3c:	00036440 	call	3644 <__pack_d>
    2b40:	dfc01b17 	ldw	ra,108(sp)
    2b44:	ddc01a17 	ldw	r23,104(sp)
    2b48:	dd801917 	ldw	r22,100(sp)
    2b4c:	dd401817 	ldw	r21,96(sp)
    2b50:	dd001717 	ldw	r20,92(sp)
    2b54:	dcc01617 	ldw	r19,88(sp)
    2b58:	dc801517 	ldw	r18,84(sp)
    2b5c:	dc401417 	ldw	r17,80(sp)
    2b60:	dc001317 	ldw	r16,76(sp)
    2b64:	dec01c04 	addi	sp,sp,112
    2b68:	f800283a 	ret
    2b6c:	d9000517 	ldw	r4,20(sp)
    2b70:	11000636 	bltu	r2,r4,2b8c <__muldf3+0xc0>
    2b74:	d8800617 	ldw	r2,24(sp)
    2b78:	d8c00b17 	ldw	r3,44(sp)
    2b7c:	d9000504 	addi	r4,sp,20
    2b80:	1884c03a 	cmpne	r2,r3,r2
    2b84:	d8800615 	stw	r2,24(sp)
    2b88:	003fec06 	br	2b3c <_gp+0xffff5280>
    2b8c:	00800104 	movi	r2,4
    2b90:	1880051e 	bne	r3,r2,2ba8 <__muldf3+0xdc>
    2b94:	00800084 	movi	r2,2
    2b98:	20bfe31e 	bne	r4,r2,2b28 <_gp+0xffff526c>
    2b9c:	01000034 	movhi	r4,0
    2ba0:	21144404 	addi	r4,r4,20752
    2ba4:	003fe506 	br	2b3c <_gp+0xffff5280>
    2ba8:	2080031e 	bne	r4,r2,2bb8 <__muldf3+0xec>
    2bac:	00800084 	movi	r2,2
    2bb0:	18bffa26 	beq	r3,r2,2b9c <_gp+0xffff52e0>
    2bb4:	003fef06 	br	2b74 <_gp+0xffff52b8>
    2bb8:	00800084 	movi	r2,2
    2bbc:	18bfda26 	beq	r3,r2,2b28 <_gp+0xffff526c>
    2bc0:	20bfec26 	beq	r4,r2,2b74 <_gp+0xffff52b8>
    2bc4:	dc000d17 	ldw	r16,52(sp)
    2bc8:	dd000817 	ldw	r20,32(sp)
    2bcc:	dc800917 	ldw	r18,36(sp)
    2bd0:	8009883a 	mov	r4,r16
    2bd4:	000b883a 	mov	r5,zero
    2bd8:	a00d883a 	mov	r6,r20
    2bdc:	000f883a 	mov	r7,zero
    2be0:	000325c0 	call	325c <__muldi3>
    2be4:	dc400e17 	ldw	r17,56(sp)
    2be8:	9009883a 	mov	r4,r18
    2bec:	800d883a 	mov	r6,r16
    2bf0:	000b883a 	mov	r5,zero
    2bf4:	000f883a 	mov	r7,zero
    2bf8:	102f883a 	mov	r23,r2
    2bfc:	1827883a 	mov	r19,r3
    2c00:	000325c0 	call	325c <__muldi3>
    2c04:	900d883a 	mov	r6,r18
    2c08:	8809883a 	mov	r4,r17
    2c0c:	000b883a 	mov	r5,zero
    2c10:	000f883a 	mov	r7,zero
    2c14:	102b883a 	mov	r21,r2
    2c18:	1821883a 	mov	r16,r3
    2c1c:	000325c0 	call	325c <__muldi3>
    2c20:	8809883a 	mov	r4,r17
    2c24:	000b883a 	mov	r5,zero
    2c28:	a00d883a 	mov	r6,r20
    2c2c:	000f883a 	mov	r7,zero
    2c30:	102d883a 	mov	r22,r2
    2c34:	1825883a 	mov	r18,r3
    2c38:	000325c0 	call	325c <__muldi3>
    2c3c:	154b883a 	add	r5,r2,r21
    2c40:	2889803a 	cmpltu	r4,r5,r2
    2c44:	1c07883a 	add	r3,r3,r16
    2c48:	20c9883a 	add	r4,r4,r3
    2c4c:	24004b36 	bltu	r4,r16,2d7c <__muldf3+0x2b0>
    2c50:	8100011e 	bne	r16,r4,2c58 <__muldf3+0x18c>
    2c54:	2d404936 	bltu	r5,r21,2d7c <__muldf3+0x2b0>
    2c58:	0011883a 	mov	r8,zero
    2c5c:	0007883a 	mov	r3,zero
    2c60:	2ccb883a 	add	r5,r5,r19
    2c64:	b80d883a 	mov	r6,r23
    2c68:	2cc0012e 	bgeu	r5,r19,2c70 <__muldf3+0x1a4>
    2c6c:	02000044 	movi	r8,1
    2c70:	258f883a 	add	r7,r4,r22
    2c74:	3909803a 	cmpltu	r4,r7,r4
    2c78:	da400c17 	ldw	r9,48(sp)
    2c7c:	2489883a 	add	r4,r4,r18
    2c80:	d8800717 	ldw	r2,28(sp)
    2c84:	20c9883a 	add	r4,r4,r3
    2c88:	da800b17 	ldw	r10,44(sp)
    2c8c:	d8c00617 	ldw	r3,24(sp)
    2c90:	3a11883a 	add	r8,r7,r8
    2c94:	4885883a 	add	r2,r9,r2
    2c98:	50c6c03a 	cmpne	r3,r10,r3
    2c9c:	41cf803a 	cmpltu	r7,r8,r7
    2ca0:	12400104 	addi	r9,r2,4
    2ca4:	d8c00115 	stw	r3,4(sp)
    2ca8:	3909883a 	add	r4,r7,r4
    2cac:	da400215 	stw	r9,8(sp)
    2cb0:	03480034 	movhi	r13,8192
    2cb4:	6b7fffc4 	addi	r13,r13,-1
    2cb8:	4007883a 	mov	r3,r8
    2cbc:	6900102e 	bgeu	r13,r4,2d00 <__muldf3+0x234>
    2cc0:	10800144 	addi	r2,r2,5
    2cc4:	180ed07a 	srli	r7,r3,1
    2cc8:	18c0004c 	andi	r3,r3,1
    2ccc:	201097fa 	slli	r8,r4,31
    2cd0:	281697fa 	slli	r11,r5,31
    2cd4:	2008d07a 	srli	r4,r4,1
    2cd8:	3014d07a 	srli	r10,r6,1
    2cdc:	2812d07a 	srli	r9,r5,1
    2ce0:	1019883a 	mov	r12,r2
    2ce4:	18000226 	beq	r3,zero,2cf0 <__muldf3+0x224>
    2ce8:	5a8cb03a 	or	r6,r11,r10
    2cec:	49600034 	orhi	r5,r9,32768
    2cf0:	41c6b03a 	or	r3,r8,r7
    2cf4:	10800044 	addi	r2,r2,1
    2cf8:	693ff236 	bltu	r13,r4,2cc4 <_gp+0xffff5408>
    2cfc:	db000215 	stw	r12,8(sp)
    2d00:	03440034 	movhi	r13,4096
    2d04:	6b7fffc4 	addi	r13,r13,-1
    2d08:	69001336 	bltu	r13,r4,2d58 <__muldf3+0x28c>
    2d0c:	d8800217 	ldw	r2,8(sp)
    2d10:	10bfffc4 	addi	r2,r2,-1
    2d14:	18d3883a 	add	r9,r3,r3
    2d18:	48c7803a 	cmpltu	r3,r9,r3
    2d1c:	2109883a 	add	r4,r4,r4
    2d20:	190f883a 	add	r7,r3,r4
    2d24:	3191883a 	add	r8,r6,r6
    2d28:	4197803a 	cmpltu	r11,r8,r6
    2d2c:	2955883a 	add	r10,r5,r5
    2d30:	1019883a 	mov	r12,r2
    2d34:	4807883a 	mov	r3,r9
    2d38:	3809883a 	mov	r4,r7
    2d3c:	2800010e 	bge	r5,zero,2d44 <__muldf3+0x278>
    2d40:	48c00054 	ori	r3,r9,1
    2d44:	400d883a 	mov	r6,r8
    2d48:	5a8b883a 	add	r5,r11,r10
    2d4c:	10bfffc4 	addi	r2,r2,-1
    2d50:	69fff02e 	bgeu	r13,r7,2d14 <_gp+0xffff5458>
    2d54:	db000215 	stw	r12,8(sp)
    2d58:	18803fcc 	andi	r2,r3,255
    2d5c:	01c02004 	movi	r7,128
    2d60:	11c00926 	beq	r2,r7,2d88 <__muldf3+0x2bc>
    2d64:	008000c4 	movi	r2,3
    2d68:	d9000415 	stw	r4,16(sp)
    2d6c:	d8c00315 	stw	r3,12(sp)
    2d70:	d8800015 	stw	r2,0(sp)
    2d74:	d809883a 	mov	r4,sp
    2d78:	003f7006 	br	2b3c <_gp+0xffff5280>
    2d7c:	0011883a 	mov	r8,zero
    2d80:	00c00044 	movi	r3,1
    2d84:	003fb606 	br	2c60 <_gp+0xffff53a4>
    2d88:	19c0400c 	andi	r7,r3,256
    2d8c:	383ff51e 	bne	r7,zero,2d64 <_gp+0xffff54a8>
    2d90:	314ab03a 	or	r5,r6,r5
    2d94:	283ff326 	beq	r5,zero,2d64 <_gp+0xffff54a8>
    2d98:	1885883a 	add	r2,r3,r2
    2d9c:	10cb803a 	cmpltu	r5,r2,r3
    2da0:	00ffc004 	movi	r3,-256
    2da4:	10c6703a 	and	r3,r2,r3
    2da8:	2909883a 	add	r4,r5,r4
    2dac:	003fed06 	br	2d64 <_gp+0xffff54a8>

00002db0 <__divdf3>:
    2db0:	defff104 	addi	sp,sp,-60
    2db4:	d9000c15 	stw	r4,48(sp)
    2db8:	d9400d15 	stw	r5,52(sp)
    2dbc:	d9000c04 	addi	r4,sp,48
    2dc0:	d9400504 	addi	r5,sp,20
    2dc4:	dfc00e15 	stw	ra,56(sp)
    2dc8:	d9800a15 	stw	r6,40(sp)
    2dcc:	d9c00b15 	stw	r7,44(sp)
    2dd0:	00038680 	call	3868 <__unpack_d>
    2dd4:	d9000a04 	addi	r4,sp,40
    2dd8:	d80b883a 	mov	r5,sp
    2ddc:	00038680 	call	3868 <__unpack_d>
    2de0:	d8c00517 	ldw	r3,20(sp)
    2de4:	00800044 	movi	r2,1
    2de8:	10c00536 	bltu	r2,r3,2e00 <__divdf3+0x50>
    2dec:	d9000504 	addi	r4,sp,20
    2df0:	00036440 	call	3644 <__pack_d>
    2df4:	dfc00e17 	ldw	ra,56(sp)
    2df8:	dec00f04 	addi	sp,sp,60
    2dfc:	f800283a 	ret
    2e00:	d9000017 	ldw	r4,0(sp)
    2e04:	11000536 	bltu	r2,r4,2e1c <__divdf3+0x6c>
    2e08:	d809883a 	mov	r4,sp
    2e0c:	00036440 	call	3644 <__pack_d>
    2e10:	dfc00e17 	ldw	ra,56(sp)
    2e14:	dec00f04 	addi	sp,sp,60
    2e18:	f800283a 	ret
    2e1c:	d9800617 	ldw	r6,24(sp)
    2e20:	d9400117 	ldw	r5,4(sp)
    2e24:	00800104 	movi	r2,4
    2e28:	314af03a 	xor	r5,r6,r5
    2e2c:	d9400615 	stw	r5,24(sp)
    2e30:	18800226 	beq	r3,r2,2e3c <__divdf3+0x8c>
    2e34:	01400084 	movi	r5,2
    2e38:	1940041e 	bne	r3,r5,2e4c <__divdf3+0x9c>
    2e3c:	193feb1e 	bne	r3,r4,2dec <_gp+0xffff5530>
    2e40:	01000034 	movhi	r4,0
    2e44:	21144404 	addi	r4,r4,20752
    2e48:	003fe906 	br	2df0 <_gp+0xffff5534>
    2e4c:	20803326 	beq	r4,r2,2f1c <__divdf3+0x16c>
    2e50:	21403726 	beq	r4,r5,2f30 <__divdf3+0x180>
    2e54:	d8800217 	ldw	r2,8(sp)
    2e58:	d9000717 	ldw	r4,28(sp)
    2e5c:	d8c00917 	ldw	r3,36(sp)
    2e60:	da000417 	ldw	r8,16(sp)
    2e64:	2089c83a 	sub	r4,r4,r2
    2e68:	d9000715 	stw	r4,28(sp)
    2e6c:	d8800817 	ldw	r2,32(sp)
    2e70:	dbc00317 	ldw	r15,12(sp)
    2e74:	1a000236 	bltu	r3,r8,2e80 <__divdf3+0xd0>
    2e78:	40c0081e 	bne	r8,r3,2e9c <__divdf3+0xec>
    2e7c:	13c0072e 	bgeu	r2,r15,2e9c <__divdf3+0xec>
    2e80:	108b883a 	add	r5,r2,r2
    2e84:	288d803a 	cmpltu	r6,r5,r2
    2e88:	18c7883a 	add	r3,r3,r3
    2e8c:	213fffc4 	addi	r4,r4,-1
    2e90:	2805883a 	mov	r2,r5
    2e94:	30c7883a 	add	r3,r6,r3
    2e98:	d9000715 	stw	r4,28(sp)
    2e9c:	01400f44 	movi	r5,61
    2ea0:	000f883a 	mov	r7,zero
    2ea4:	01040034 	movhi	r4,4096
    2ea8:	0019883a 	mov	r12,zero
    2eac:	001b883a 	mov	r13,zero
    2eb0:	201697fa 	slli	r11,r4,31
    2eb4:	3814d07a 	srli	r10,r7,1
    2eb8:	297fffc4 	addi	r5,r5,-1
    2ebc:	1a000936 	bltu	r3,r8,2ee4 <__divdf3+0x134>
    2ec0:	13cdc83a 	sub	r6,r2,r15
    2ec4:	1193803a 	cmpltu	r9,r2,r6
    2ec8:	1a1dc83a 	sub	r14,r3,r8
    2ecc:	40c0011e 	bne	r8,r3,2ed4 <__divdf3+0x124>
    2ed0:	13c00436 	bltu	r2,r15,2ee4 <__divdf3+0x134>
    2ed4:	3005883a 	mov	r2,r6
    2ed8:	7247c83a 	sub	r3,r14,r9
    2edc:	61d8b03a 	or	r12,r12,r7
    2ee0:	691ab03a 	or	r13,r13,r4
    2ee4:	108d883a 	add	r6,r2,r2
    2ee8:	3093803a 	cmpltu	r9,r6,r2
    2eec:	18c7883a 	add	r3,r3,r3
    2ef0:	5a8eb03a 	or	r7,r11,r10
    2ef4:	2008d07a 	srli	r4,r4,1
    2ef8:	3005883a 	mov	r2,r6
    2efc:	48c7883a 	add	r3,r9,r3
    2f00:	283feb1e 	bne	r5,zero,2eb0 <_gp+0xffff55f4>
    2f04:	61003fcc 	andi	r4,r12,255
    2f08:	01402004 	movi	r5,128
    2f0c:	21400b26 	beq	r4,r5,2f3c <__divdf3+0x18c>
    2f10:	db000815 	stw	r12,32(sp)
    2f14:	db400915 	stw	r13,36(sp)
    2f18:	003fb406 	br	2dec <_gp+0xffff5530>
    2f1c:	d8000815 	stw	zero,32(sp)
    2f20:	d8000915 	stw	zero,36(sp)
    2f24:	d8000715 	stw	zero,28(sp)
    2f28:	d9000504 	addi	r4,sp,20
    2f2c:	003fb006 	br	2df0 <_gp+0xffff5534>
    2f30:	d8800515 	stw	r2,20(sp)
    2f34:	d9000504 	addi	r4,sp,20
    2f38:	003fad06 	br	2df0 <_gp+0xffff5534>
    2f3c:	6140400c 	andi	r5,r12,256
    2f40:	283ff31e 	bne	r5,zero,2f10 <_gp+0xffff5654>
    2f44:	30c4b03a 	or	r2,r6,r3
    2f48:	103ff126 	beq	r2,zero,2f10 <_gp+0xffff5654>
    2f4c:	6109883a 	add	r4,r12,r4
    2f50:	2305803a 	cmpltu	r2,r4,r12
    2f54:	033fc004 	movi	r12,-256
    2f58:	2318703a 	and	r12,r4,r12
    2f5c:	135b883a 	add	r13,r2,r13
    2f60:	003feb06 	br	2f10 <_gp+0xffff5654>

00002f64 <__ltdf2>:
    2f64:	defff104 	addi	sp,sp,-60
    2f68:	d9000c15 	stw	r4,48(sp)
    2f6c:	d9400d15 	stw	r5,52(sp)
    2f70:	d9000c04 	addi	r4,sp,48
    2f74:	d9400504 	addi	r5,sp,20
    2f78:	dfc00e15 	stw	ra,56(sp)
    2f7c:	d9800a15 	stw	r6,40(sp)
    2f80:	d9c00b15 	stw	r7,44(sp)
    2f84:	00038680 	call	3868 <__unpack_d>
    2f88:	d9000a04 	addi	r4,sp,40
    2f8c:	d80b883a 	mov	r5,sp
    2f90:	00038680 	call	3868 <__unpack_d>
    2f94:	d8c00517 	ldw	r3,20(sp)
    2f98:	00800044 	movi	r2,1
    2f9c:	10c0052e 	bgeu	r2,r3,2fb4 <__ltdf2+0x50>
    2fa0:	d8c00017 	ldw	r3,0(sp)
    2fa4:	10c0032e 	bgeu	r2,r3,2fb4 <__ltdf2+0x50>
    2fa8:	d9000504 	addi	r4,sp,20
    2fac:	d80b883a 	mov	r5,sp
    2fb0:	000396c0 	call	396c <__fpcmp_parts_d>
    2fb4:	dfc00e17 	ldw	ra,56(sp)
    2fb8:	dec00f04 	addi	sp,sp,60
    2fbc:	f800283a 	ret

00002fc0 <__floatsidf>:
    2fc0:	2004d7fa 	srli	r2,r4,31
    2fc4:	defff904 	addi	sp,sp,-28
    2fc8:	00c000c4 	movi	r3,3
    2fcc:	dfc00615 	stw	ra,24(sp)
    2fd0:	dc000515 	stw	r16,20(sp)
    2fd4:	d8c00015 	stw	r3,0(sp)
    2fd8:	d8800115 	stw	r2,4(sp)
    2fdc:	2000081e 	bne	r4,zero,3000 <__floatsidf+0x40>
    2fe0:	00800084 	movi	r2,2
    2fe4:	d8800015 	stw	r2,0(sp)
    2fe8:	d809883a 	mov	r4,sp
    2fec:	00036440 	call	3644 <__pack_d>
    2ff0:	dfc00617 	ldw	ra,24(sp)
    2ff4:	dc000517 	ldw	r16,20(sp)
    2ff8:	dec00704 	addi	sp,sp,28
    2ffc:	f800283a 	ret
    3000:	00c00f04 	movi	r3,60
    3004:	d8c00215 	stw	r3,8(sp)
    3008:	10000f1e 	bne	r2,zero,3048 <__floatsidf+0x88>
    300c:	2021883a 	mov	r16,r4
    3010:	8009883a 	mov	r4,r16
    3014:	00032bc0 	call	32bc <__clzsi2>
    3018:	11000744 	addi	r4,r2,29
    301c:	0100110e 	bge	zero,r4,3064 <__floatsidf+0xa4>
    3020:	10ffff44 	addi	r3,r2,-3
    3024:	18001216 	blt	r3,zero,3070 <__floatsidf+0xb0>
    3028:	80c6983a 	sll	r3,r16,r3
    302c:	0009883a 	mov	r4,zero
    3030:	014007c4 	movi	r5,31
    3034:	2885c83a 	sub	r2,r5,r2
    3038:	d9000315 	stw	r4,12(sp)
    303c:	d8c00415 	stw	r3,16(sp)
    3040:	d8800215 	stw	r2,8(sp)
    3044:	003fe806 	br	2fe8 <_gp+0xffff572c>
    3048:	00a00034 	movhi	r2,32768
    304c:	20800e26 	beq	r4,r2,3088 <__floatsidf+0xc8>
    3050:	0121c83a 	sub	r16,zero,r4
    3054:	8009883a 	mov	r4,r16
    3058:	00032bc0 	call	32bc <__clzsi2>
    305c:	11000744 	addi	r4,r2,29
    3060:	013fef16 	blt	zero,r4,3020 <_gp+0xffff5764>
    3064:	dc000315 	stw	r16,12(sp)
    3068:	d8000415 	stw	zero,16(sp)
    306c:	003fde06 	br	2fe8 <_gp+0xffff572c>
    3070:	800ad07a 	srli	r5,r16,1
    3074:	00c007c4 	movi	r3,31
    3078:	1907c83a 	sub	r3,r3,r4
    307c:	28c6d83a 	srl	r3,r5,r3
    3080:	8108983a 	sll	r4,r16,r4
    3084:	003fea06 	br	3030 <_gp+0xffff5774>
    3088:	0005883a 	mov	r2,zero
    308c:	00f07834 	movhi	r3,49632
    3090:	003fd706 	br	2ff0 <_gp+0xffff5734>

00003094 <__make_dp>:
    3094:	defff904 	addi	sp,sp,-28
    3098:	d8800717 	ldw	r2,28(sp)
    309c:	d9000015 	stw	r4,0(sp)
    30a0:	d809883a 	mov	r4,sp
    30a4:	dfc00515 	stw	ra,20(sp)
    30a8:	d9c00615 	stw	r7,24(sp)
    30ac:	d9400115 	stw	r5,4(sp)
    30b0:	d9800215 	stw	r6,8(sp)
    30b4:	d9c00315 	stw	r7,12(sp)
    30b8:	d8800415 	stw	r2,16(sp)
    30bc:	00036440 	call	3644 <__pack_d>
    30c0:	dfc00517 	ldw	ra,20(sp)
    30c4:	dec00704 	addi	sp,sp,28
    30c8:	f800283a 	ret

000030cc <__truncdfsf2>:
    30cc:	defff804 	addi	sp,sp,-32
    30d0:	d9000515 	stw	r4,20(sp)
    30d4:	d9400615 	stw	r5,24(sp)
    30d8:	d9000504 	addi	r4,sp,20
    30dc:	d80b883a 	mov	r5,sp
    30e0:	dfc00715 	stw	ra,28(sp)
    30e4:	00038680 	call	3868 <__unpack_d>
    30e8:	d8800317 	ldw	r2,12(sp)
    30ec:	d8c00417 	ldw	r3,16(sp)
    30f0:	01100034 	movhi	r4,16384
    30f4:	213fffc4 	addi	r4,r4,-1
    30f8:	100ed7ba 	srli	r7,r2,30
    30fc:	180690ba 	slli	r3,r3,2
    3100:	1104703a 	and	r2,r2,r4
    3104:	19ceb03a 	or	r7,r3,r7
    3108:	10000126 	beq	r2,zero,3110 <__truncdfsf2+0x44>
    310c:	39c00054 	ori	r7,r7,1
    3110:	d9000017 	ldw	r4,0(sp)
    3114:	d9400117 	ldw	r5,4(sp)
    3118:	d9800217 	ldw	r6,8(sp)
    311c:	00036180 	call	3618 <__make_fp>
    3120:	dfc00717 	ldw	ra,28(sp)
    3124:	dec00804 	addi	sp,sp,32
    3128:	f800283a 	ret

0000312c <udivmodsi4>:
    312c:	2005883a 	mov	r2,r4
    3130:	2900182e 	bgeu	r5,r4,3194 <udivmodsi4+0x68>
    3134:	28001716 	blt	r5,zero,3194 <udivmodsi4+0x68>
    3138:	01000804 	movi	r4,32
    313c:	00c00044 	movi	r3,1
    3140:	00000206 	br	314c <udivmodsi4+0x20>
    3144:	20001126 	beq	r4,zero,318c <udivmodsi4+0x60>
    3148:	28000516 	blt	r5,zero,3160 <udivmodsi4+0x34>
    314c:	294b883a 	add	r5,r5,r5
    3150:	213fffc4 	addi	r4,r4,-1
    3154:	18c7883a 	add	r3,r3,r3
    3158:	28bffa36 	bltu	r5,r2,3144 <_gp+0xffff5888>
    315c:	18000b26 	beq	r3,zero,318c <udivmodsi4+0x60>
    3160:	0009883a 	mov	r4,zero
    3164:	11400236 	bltu	r2,r5,3170 <udivmodsi4+0x44>
    3168:	1145c83a 	sub	r2,r2,r5
    316c:	20c8b03a 	or	r4,r4,r3
    3170:	1806d07a 	srli	r3,r3,1
    3174:	280ad07a 	srli	r5,r5,1
    3178:	183ffa1e 	bne	r3,zero,3164 <_gp+0xffff58a8>
    317c:	3000021e 	bne	r6,zero,3188 <udivmodsi4+0x5c>
    3180:	2005883a 	mov	r2,r4
    3184:	f800283a 	ret
    3188:	f800283a 	ret
    318c:	0009883a 	mov	r4,zero
    3190:	003ffa06 	br	317c <_gp+0xffff58c0>
    3194:	00c00044 	movi	r3,1
    3198:	0009883a 	mov	r4,zero
    319c:	003ff106 	br	3164 <_gp+0xffff58a8>

000031a0 <__divsi3>:
    31a0:	defffe04 	addi	sp,sp,-8
    31a4:	dfc00115 	stw	ra,4(sp)
    31a8:	dc000015 	stw	r16,0(sp)
    31ac:	20000a16 	blt	r4,zero,31d8 <__divsi3+0x38>
    31b0:	0021883a 	mov	r16,zero
    31b4:	28000b16 	blt	r5,zero,31e4 <__divsi3+0x44>
    31b8:	000d883a 	mov	r6,zero
    31bc:	000312c0 	call	312c <udivmodsi4>
    31c0:	80000126 	beq	r16,zero,31c8 <__divsi3+0x28>
    31c4:	0085c83a 	sub	r2,zero,r2
    31c8:	dfc00117 	ldw	ra,4(sp)
    31cc:	dc000017 	ldw	r16,0(sp)
    31d0:	dec00204 	addi	sp,sp,8
    31d4:	f800283a 	ret
    31d8:	0109c83a 	sub	r4,zero,r4
    31dc:	04000044 	movi	r16,1
    31e0:	283ff50e 	bge	r5,zero,31b8 <_gp+0xffff58fc>
    31e4:	014bc83a 	sub	r5,zero,r5
    31e8:	8400005c 	xori	r16,r16,1
    31ec:	003ff206 	br	31b8 <_gp+0xffff58fc>

000031f0 <__modsi3>:
    31f0:	deffff04 	addi	sp,sp,-4
    31f4:	dfc00015 	stw	ra,0(sp)
    31f8:	20000516 	blt	r4,zero,3210 <__modsi3+0x20>
    31fc:	28000c16 	blt	r5,zero,3230 <__modsi3+0x40>
    3200:	01800044 	movi	r6,1
    3204:	dfc00017 	ldw	ra,0(sp)
    3208:	dec00104 	addi	sp,sp,4
    320c:	000312c1 	jmpi	312c <udivmodsi4>
    3210:	0109c83a 	sub	r4,zero,r4
    3214:	28000b16 	blt	r5,zero,3244 <__modsi3+0x54>
    3218:	01800044 	movi	r6,1
    321c:	000312c0 	call	312c <udivmodsi4>
    3220:	0085c83a 	sub	r2,zero,r2
    3224:	dfc00017 	ldw	ra,0(sp)
    3228:	dec00104 	addi	sp,sp,4
    322c:	f800283a 	ret
    3230:	014bc83a 	sub	r5,zero,r5
    3234:	01800044 	movi	r6,1
    3238:	dfc00017 	ldw	ra,0(sp)
    323c:	dec00104 	addi	sp,sp,4
    3240:	000312c1 	jmpi	312c <udivmodsi4>
    3244:	014bc83a 	sub	r5,zero,r5
    3248:	003ff306 	br	3218 <_gp+0xffff595c>

0000324c <__udivsi3>:
    324c:	000d883a 	mov	r6,zero
    3250:	000312c1 	jmpi	312c <udivmodsi4>

00003254 <__umodsi3>:
    3254:	01800044 	movi	r6,1
    3258:	000312c1 	jmpi	312c <udivmodsi4>

0000325c <__muldi3>:
    325c:	20bfffcc 	andi	r2,r4,65535
    3260:	2010d43a 	srli	r8,r4,16
    3264:	30ffffcc 	andi	r3,r6,65535
    3268:	3014d43a 	srli	r10,r6,16
    326c:	1893383a 	mul	r9,r3,r2
    3270:	1a07383a 	mul	r3,r3,r8
    3274:	5085383a 	mul	r2,r10,r2
    3278:	4816d43a 	srli	r11,r9,16
    327c:	5211383a 	mul	r8,r10,r8
    3280:	1885883a 	add	r2,r3,r2
    3284:	12c5883a 	add	r2,r2,r11
    3288:	10c0022e 	bgeu	r2,r3,3294 <__muldi3+0x38>
    328c:	00c00074 	movhi	r3,1
    3290:	40d1883a 	add	r8,r8,r3
    3294:	1014d43a 	srli	r10,r2,16
    3298:	21c9383a 	mul	r4,r4,r7
    329c:	314d383a 	mul	r6,r6,r5
    32a0:	1004943a 	slli	r2,r2,16
    32a4:	4291883a 	add	r8,r8,r10
    32a8:	4a7fffcc 	andi	r9,r9,65535
    32ac:	2187883a 	add	r3,r4,r6
    32b0:	1245883a 	add	r2,r2,r9
    32b4:	1a07883a 	add	r3,r3,r8
    32b8:	f800283a 	ret

000032bc <__clzsi2>:
    32bc:	00bfffd4 	movui	r2,65535
    32c0:	11000b36 	bltu	r2,r4,32f0 <__clzsi2+0x34>
    32c4:	00803fc4 	movi	r2,255
    32c8:	11001e2e 	bgeu	r2,r4,3344 <__clzsi2+0x88>
    32cc:	00c00204 	movi	r3,8
    32d0:	20c8d83a 	srl	r4,r4,r3
    32d4:	00c00034 	movhi	r3,0
    32d8:	18d44904 	addi	r3,r3,20772
    32dc:	00800604 	movi	r2,24
    32e0:	1909883a 	add	r4,r3,r4
    32e4:	20c00003 	ldbu	r3,0(r4)
    32e8:	10c5c83a 	sub	r2,r2,r3
    32ec:	f800283a 	ret
    32f0:	00804034 	movhi	r2,256
    32f4:	10bfffc4 	addi	r2,r2,-1
    32f8:	11000936 	bltu	r2,r4,3320 <__clzsi2+0x64>
    32fc:	00800404 	movi	r2,16
    3300:	1007883a 	mov	r3,r2
    3304:	20c8d83a 	srl	r4,r4,r3
    3308:	00c00034 	movhi	r3,0
    330c:	18d44904 	addi	r3,r3,20772
    3310:	1909883a 	add	r4,r3,r4
    3314:	20c00003 	ldbu	r3,0(r4)
    3318:	10c5c83a 	sub	r2,r2,r3
    331c:	f800283a 	ret
    3320:	00c00604 	movi	r3,24
    3324:	20c8d83a 	srl	r4,r4,r3
    3328:	00c00034 	movhi	r3,0
    332c:	18d44904 	addi	r3,r3,20772
    3330:	00800204 	movi	r2,8
    3334:	1909883a 	add	r4,r3,r4
    3338:	20c00003 	ldbu	r3,0(r4)
    333c:	10c5c83a 	sub	r2,r2,r3
    3340:	f800283a 	ret
    3344:	0007883a 	mov	r3,zero
    3348:	20c8d83a 	srl	r4,r4,r3
    334c:	00c00034 	movhi	r3,0
    3350:	18d44904 	addi	r3,r3,20772
    3354:	00800804 	movi	r2,32
    3358:	1909883a 	add	r4,r3,r4
    335c:	20c00003 	ldbu	r3,0(r4)
    3360:	10c5c83a 	sub	r2,r2,r3
    3364:	f800283a 	ret

00003368 <__pack_f>:
    3368:	21400017 	ldw	r5,0(r4)
    336c:	01800044 	movi	r6,1
    3370:	20c00317 	ldw	r3,12(r4)
    3374:	21c00117 	ldw	r7,4(r4)
    3378:	3140282e 	bgeu	r6,r5,341c <__pack_f+0xb4>
    337c:	00800104 	movi	r2,4
    3380:	28802326 	beq	r5,r2,3410 <__pack_f+0xa8>
    3384:	00800084 	movi	r2,2
    3388:	28800f26 	beq	r5,r2,33c8 <__pack_f+0x60>
    338c:	18000e26 	beq	r3,zero,33c8 <__pack_f+0x60>
    3390:	21000217 	ldw	r4,8(r4)
    3394:	00bfe084 	movi	r2,-126
    3398:	20802616 	blt	r4,r2,3434 <__pack_f+0xcc>
    339c:	00801fc4 	movi	r2,127
    33a0:	11001b16 	blt	r2,r4,3410 <__pack_f+0xa8>
    33a4:	188a703a 	and	r5,r3,r2
    33a8:	00801004 	movi	r2,64
    33ac:	28801126 	beq	r5,r2,33f4 <__pack_f+0x8c>
    33b0:	18c00fc4 	addi	r3,r3,63
    33b4:	18001316 	blt	r3,zero,3404 <__pack_f+0x9c>
    33b8:	21001fc4 	addi	r4,r4,127
    33bc:	180690ba 	slli	r3,r3,2
    33c0:	1806d27a 	srli	r3,r3,9
    33c4:	00000206 	br	33d0 <__pack_f+0x68>
    33c8:	0009883a 	mov	r4,zero
    33cc:	0007883a 	mov	r3,zero
    33d0:	21003fcc 	andi	r4,r4,255
    33d4:	200895fa 	slli	r4,r4,23
    33d8:	380a97fa 	slli	r5,r7,31
    33dc:	00802034 	movhi	r2,128
    33e0:	10bfffc4 	addi	r2,r2,-1
    33e4:	1886703a 	and	r3,r3,r2
    33e8:	1904b03a 	or	r2,r3,r4
    33ec:	1144b03a 	or	r2,r2,r5
    33f0:	f800283a 	ret
    33f4:	1880200c 	andi	r2,r3,128
    33f8:	103fee26 	beq	r2,zero,33b4 <_gp+0xffff5af8>
    33fc:	18c01004 	addi	r3,r3,64
    3400:	183fed0e 	bge	r3,zero,33b8 <_gp+0xffff5afc>
    3404:	1806d07a 	srli	r3,r3,1
    3408:	21002004 	addi	r4,r4,128
    340c:	003feb06 	br	33bc <_gp+0xffff5b00>
    3410:	013fffc4 	movi	r4,-1
    3414:	0007883a 	mov	r3,zero
    3418:	003fed06 	br	33d0 <_gp+0xffff5b14>
    341c:	18c00434 	orhi	r3,r3,16
    3420:	00802034 	movhi	r2,128
    3424:	10bfffc4 	addi	r2,r2,-1
    3428:	1886703a 	and	r3,r3,r2
    342c:	013fffc4 	movi	r4,-1
    3430:	003fe706 	br	33d0 <_gp+0xffff5b14>
    3434:	1105c83a 	sub	r2,r2,r4
    3438:	01000644 	movi	r4,25
    343c:	20801216 	blt	r4,r2,3488 <__pack_f+0x120>
    3440:	3088983a 	sll	r4,r6,r2
    3444:	1884d83a 	srl	r2,r3,r2
    3448:	213fffc4 	addi	r4,r4,-1
    344c:	20c6703a 	and	r3,r4,r3
    3450:	1806c03a 	cmpne	r3,r3,zero
    3454:	1884b03a 	or	r2,r3,r2
    3458:	11001fcc 	andi	r4,r2,127
    345c:	00c01004 	movi	r3,64
    3460:	20c00a1e 	bne	r4,r3,348c <__pack_f+0x124>
    3464:	10c0200c 	andi	r3,r2,128
    3468:	18000126 	beq	r3,zero,3470 <__pack_f+0x108>
    346c:	10801004 	addi	r2,r2,64
    3470:	100690ba 	slli	r3,r2,2
    3474:	01100034 	movhi	r4,16384
    3478:	1105403a 	cmpgeu	r2,r2,r4
    347c:	1806d27a 	srli	r3,r3,9
    3480:	1009883a 	mov	r4,r2
    3484:	003fd206 	br	33d0 <_gp+0xffff5b14>
    3488:	0005883a 	mov	r2,zero
    348c:	10800fc4 	addi	r2,r2,63
    3490:	003ff706 	br	3470 <_gp+0xffff5bb4>

00003494 <__unpack_f>:
    3494:	20c00017 	ldw	r3,0(r4)
    3498:	00802034 	movhi	r2,128
    349c:	10bfffc4 	addi	r2,r2,-1
    34a0:	1808d5fa 	srli	r4,r3,23
    34a4:	180cd7fa 	srli	r6,r3,31
    34a8:	1884703a 	and	r2,r3,r2
    34ac:	21003fcc 	andi	r4,r4,255
    34b0:	29800115 	stw	r6,4(r5)
    34b4:	2000111e 	bne	r4,zero,34fc <__unpack_f+0x68>
    34b8:	10001a26 	beq	r2,zero,3524 <__unpack_f+0x90>
    34bc:	00ffe084 	movi	r3,-126
    34c0:	100491fa 	slli	r2,r2,7
    34c4:	28c00215 	stw	r3,8(r5)
    34c8:	00c000c4 	movi	r3,3
    34cc:	28c00015 	stw	r3,0(r5)
    34d0:	01900034 	movhi	r6,16384
    34d4:	31bfffc4 	addi	r6,r6,-1
    34d8:	30801036 	bltu	r6,r2,351c <__unpack_f+0x88>
    34dc:	00ffe044 	movi	r3,-127
    34e0:	1085883a 	add	r2,r2,r2
    34e4:	1809883a 	mov	r4,r3
    34e8:	18ffffc4 	addi	r3,r3,-1
    34ec:	30bffc2e 	bgeu	r6,r2,34e0 <_gp+0xffff5c24>
    34f0:	29000215 	stw	r4,8(r5)
    34f4:	28800315 	stw	r2,12(r5)
    34f8:	f800283a 	ret
    34fc:	01803fc4 	movi	r6,255
    3500:	21800b26 	beq	r4,r6,3530 <__unpack_f+0x9c>
    3504:	100491fa 	slli	r2,r2,7
    3508:	213fe044 	addi	r4,r4,-127
    350c:	00c000c4 	movi	r3,3
    3510:	10900034 	orhi	r2,r2,16384
    3514:	29000215 	stw	r4,8(r5)
    3518:	28c00015 	stw	r3,0(r5)
    351c:	28800315 	stw	r2,12(r5)
    3520:	f800283a 	ret
    3524:	00800084 	movi	r2,2
    3528:	28800015 	stw	r2,0(r5)
    352c:	f800283a 	ret
    3530:	10000526 	beq	r2,zero,3548 <__unpack_f+0xb4>
    3534:	18c0042c 	andhi	r3,r3,16
    3538:	18000626 	beq	r3,zero,3554 <__unpack_f+0xc0>
    353c:	00c00044 	movi	r3,1
    3540:	28c00015 	stw	r3,0(r5)
    3544:	003ff506 	br	351c <_gp+0xffff5c60>
    3548:	00800104 	movi	r2,4
    354c:	28800015 	stw	r2,0(r5)
    3550:	f800283a 	ret
    3554:	28000015 	stw	zero,0(r5)
    3558:	003ff006 	br	351c <_gp+0xffff5c60>

0000355c <__fpcmp_parts_f>:
    355c:	20c00017 	ldw	r3,0(r4)
    3560:	00800044 	movi	r2,1
    3564:	10c0172e 	bgeu	r2,r3,35c4 <__fpcmp_parts_f+0x68>
    3568:	29800017 	ldw	r6,0(r5)
    356c:	1180152e 	bgeu	r2,r6,35c4 <__fpcmp_parts_f+0x68>
    3570:	01c00104 	movi	r7,4
    3574:	19c02326 	beq	r3,r7,3604 <__fpcmp_parts_f+0xa8>
    3578:	31c00926 	beq	r6,r7,35a0 <__fpcmp_parts_f+0x44>
    357c:	01c00084 	movi	r7,2
    3580:	19c00626 	beq	r3,r7,359c <__fpcmp_parts_f+0x40>
    3584:	31c01126 	beq	r6,r7,35cc <__fpcmp_parts_f+0x70>
    3588:	20c00117 	ldw	r3,4(r4)
    358c:	29800117 	ldw	r6,4(r5)
    3590:	19801226 	beq	r3,r6,35dc <__fpcmp_parts_f+0x80>
    3594:	1800041e 	bne	r3,zero,35a8 <__fpcmp_parts_f+0x4c>
    3598:	f800283a 	ret
    359c:	30c01526 	beq	r6,r3,35f4 <__fpcmp_parts_f+0x98>
    35a0:	28800117 	ldw	r2,4(r5)
    35a4:	1000071e 	bne	r2,zero,35c4 <__fpcmp_parts_f+0x68>
    35a8:	00bfffc4 	movi	r2,-1
    35ac:	f800283a 	ret
    35b0:	39801216 	blt	r7,r6,35fc <__fpcmp_parts_f+0xa0>
    35b4:	21000317 	ldw	r4,12(r4)
    35b8:	28800317 	ldw	r2,12(r5)
    35bc:	11000c2e 	bgeu	r2,r4,35f0 <__fpcmp_parts_f+0x94>
    35c0:	183ff91e 	bne	r3,zero,35a8 <_gp+0xffff5cec>
    35c4:	00800044 	movi	r2,1
    35c8:	f800283a 	ret
    35cc:	20800117 	ldw	r2,4(r4)
    35d0:	103ff51e 	bne	r2,zero,35a8 <_gp+0xffff5cec>
    35d4:	00800044 	movi	r2,1
    35d8:	f800283a 	ret
    35dc:	21c00217 	ldw	r7,8(r4)
    35e0:	29800217 	ldw	r6,8(r5)
    35e4:	31fff20e 	bge	r6,r7,35b0 <_gp+0xffff5cf4>
    35e8:	183fef1e 	bne	r3,zero,35a8 <_gp+0xffff5cec>
    35ec:	f800283a 	ret
    35f0:	20800236 	bltu	r4,r2,35fc <__fpcmp_parts_f+0xa0>
    35f4:	0005883a 	mov	r2,zero
    35f8:	f800283a 	ret
    35fc:	183fea26 	beq	r3,zero,35a8 <_gp+0xffff5cec>
    3600:	003ff006 	br	35c4 <_gp+0xffff5d08>
    3604:	30fff11e 	bne	r6,r3,35cc <_gp+0xffff5d10>
    3608:	28c00117 	ldw	r3,4(r5)
    360c:	20800117 	ldw	r2,4(r4)
    3610:	1885c83a 	sub	r2,r3,r2
    3614:	f800283a 	ret

00003618 <__make_fp>:
    3618:	defffb04 	addi	sp,sp,-20
    361c:	d9000015 	stw	r4,0(sp)
    3620:	d809883a 	mov	r4,sp
    3624:	dfc00415 	stw	ra,16(sp)
    3628:	d9400115 	stw	r5,4(sp)
    362c:	d9800215 	stw	r6,8(sp)
    3630:	d9c00315 	stw	r7,12(sp)
    3634:	00033680 	call	3368 <__pack_f>
    3638:	dfc00417 	ldw	ra,16(sp)
    363c:	dec00504 	addi	sp,sp,20
    3640:	f800283a 	ret

00003644 <__pack_d>:
    3644:	20800017 	ldw	r2,0(r4)
    3648:	defff804 	addi	sp,sp,-32
    364c:	dcc00315 	stw	r19,12(sp)
    3650:	dc800215 	stw	r18,8(sp)
    3654:	dfc00715 	stw	ra,28(sp)
    3658:	dd800615 	stw	r22,24(sp)
    365c:	dd400515 	stw	r21,20(sp)
    3660:	dd000415 	stw	r20,16(sp)
    3664:	dc400115 	stw	r17,4(sp)
    3668:	dc000015 	stw	r16,0(sp)
    366c:	04800044 	movi	r18,1
    3670:	24400317 	ldw	r17,12(r4)
    3674:	24000417 	ldw	r16,16(r4)
    3678:	24c00117 	ldw	r19,4(r4)
    367c:	9080422e 	bgeu	r18,r2,3788 <__pack_d+0x144>
    3680:	00c00104 	movi	r3,4
    3684:	10c03c26 	beq	r2,r3,3778 <__pack_d+0x134>
    3688:	00c00084 	movi	r3,2
    368c:	10c01926 	beq	r2,r3,36f4 <__pack_d+0xb0>
    3690:	8c04b03a 	or	r2,r17,r16
    3694:	10001726 	beq	r2,zero,36f4 <__pack_d+0xb0>
    3698:	21000217 	ldw	r4,8(r4)
    369c:	00bf0084 	movi	r2,-1022
    36a0:	20804016 	blt	r4,r2,37a4 <__pack_d+0x160>
    36a4:	0080ffc4 	movi	r2,1023
    36a8:	11003316 	blt	r2,r4,3778 <__pack_d+0x134>
    36ac:	88803fcc 	andi	r2,r17,255
    36b0:	00c02004 	movi	r3,128
    36b4:	10c02926 	beq	r2,r3,375c <__pack_d+0x118>
    36b8:	88801fc4 	addi	r2,r17,127
    36bc:	1463803a 	cmpltu	r17,r2,r17
    36c0:	8c21883a 	add	r16,r17,r16
    36c4:	1023883a 	mov	r17,r2
    36c8:	00880034 	movhi	r2,8192
    36cc:	10bfffc4 	addi	r2,r2,-1
    36d0:	14001c36 	bltu	r2,r16,3744 <__pack_d+0x100>
    36d4:	2100ffc4 	addi	r4,r4,1023
    36d8:	8006963a 	slli	r3,r16,24
    36dc:	8804d23a 	srli	r2,r17,8
    36e0:	8020913a 	slli	r16,r16,4
    36e4:	2101ffcc 	andi	r4,r4,2047
    36e8:	1884b03a 	or	r2,r3,r2
    36ec:	8020d33a 	srli	r16,r16,12
    36f0:	00000306 	br	3700 <__pack_d+0xbc>
    36f4:	0009883a 	mov	r4,zero
    36f8:	0005883a 	mov	r2,zero
    36fc:	0021883a 	mov	r16,zero
    3700:	2008953a 	slli	r4,r4,20
    3704:	982697fa 	slli	r19,r19,31
    3708:	00c00434 	movhi	r3,16
    370c:	18ffffc4 	addi	r3,r3,-1
    3710:	80e0703a 	and	r16,r16,r3
    3714:	8106b03a 	or	r3,r16,r4
    3718:	1cc6b03a 	or	r3,r3,r19
    371c:	dfc00717 	ldw	ra,28(sp)
    3720:	dd800617 	ldw	r22,24(sp)
    3724:	dd400517 	ldw	r21,20(sp)
    3728:	dd000417 	ldw	r20,16(sp)
    372c:	dcc00317 	ldw	r19,12(sp)
    3730:	dc800217 	ldw	r18,8(sp)
    3734:	dc400117 	ldw	r17,4(sp)
    3738:	dc000017 	ldw	r16,0(sp)
    373c:	dec00804 	addi	sp,sp,32
    3740:	f800283a 	ret
    3744:	800697fa 	slli	r3,r16,31
    3748:	8804d07a 	srli	r2,r17,1
    374c:	21010004 	addi	r4,r4,1024
    3750:	8020d07a 	srli	r16,r16,1
    3754:	18a2b03a 	or	r17,r3,r2
    3758:	003fdf06 	br	36d8 <_gp+0xffff5e1c>
    375c:	88c0400c 	andi	r3,r17,256
    3760:	183fd926 	beq	r3,zero,36c8 <_gp+0xffff5e0c>
    3764:	8885883a 	add	r2,r17,r2
    3768:	1463803a 	cmpltu	r17,r2,r17
    376c:	8c21883a 	add	r16,r17,r16
    3770:	1023883a 	mov	r17,r2
    3774:	003fd406 	br	36c8 <_gp+0xffff5e0c>
    3778:	0101ffc4 	movi	r4,2047
    377c:	0005883a 	mov	r2,zero
    3780:	0021883a 	mov	r16,zero
    3784:	003fde06 	br	3700 <_gp+0xffff5e44>
    3788:	84000234 	orhi	r16,r16,8
    378c:	00c00434 	movhi	r3,16
    3790:	18ffffc4 	addi	r3,r3,-1
    3794:	8805883a 	mov	r2,r17
    3798:	80e0703a 	and	r16,r16,r3
    379c:	0101ffc4 	movi	r4,2047
    37a0:	003fd706 	br	3700 <_gp+0xffff5e44>
    37a4:	1129c83a 	sub	r20,r2,r4
    37a8:	00800e04 	movi	r2,56
    37ac:	15002716 	blt	r2,r20,384c <__pack_d+0x208>
    37b0:	800b883a 	mov	r5,r16
    37b4:	a00d883a 	mov	r6,r20
    37b8:	8809883a 	mov	r4,r17
    37bc:	0003a3c0 	call	3a3c <__lshrdi3>
    37c0:	9009883a 	mov	r4,r18
    37c4:	000b883a 	mov	r5,zero
    37c8:	a00d883a 	mov	r6,r20
    37cc:	102d883a 	mov	r22,r2
    37d0:	182b883a 	mov	r21,r3
    37d4:	0003a800 	call	3a80 <__ashldi3>
    37d8:	1009003a 	cmpeq	r4,r2,zero
    37dc:	1907c83a 	sub	r3,r3,r4
    37e0:	10bfffc4 	addi	r2,r2,-1
    37e4:	1c20703a 	and	r16,r3,r16
    37e8:	1444703a 	and	r2,r2,r17
    37ec:	1404b03a 	or	r2,r2,r16
    37f0:	1004c03a 	cmpne	r2,r2,zero
    37f4:	1584b03a 	or	r2,r2,r22
    37f8:	11003fcc 	andi	r4,r2,255
    37fc:	01402004 	movi	r5,128
    3800:	a807883a 	mov	r3,r21
    3804:	2140131e 	bne	r4,r5,3854 <__pack_d+0x210>
    3808:	1140400c 	andi	r5,r2,256
    380c:	28000426 	beq	r5,zero,3820 <__pack_d+0x1dc>
    3810:	1109883a 	add	r4,r2,r4
    3814:	2085803a 	cmpltu	r2,r4,r2
    3818:	1547883a 	add	r3,r2,r21
    381c:	2005883a 	mov	r2,r4
    3820:	1808963a 	slli	r4,r3,24
    3824:	1004d23a 	srli	r2,r2,8
    3828:	1820913a 	slli	r16,r3,4
    382c:	01440034 	movhi	r5,4096
    3830:	297fffc4 	addi	r5,r5,-1
    3834:	2084b03a 	or	r2,r4,r2
    3838:	8020d33a 	srli	r16,r16,12
    383c:	01000044 	movi	r4,1
    3840:	28ffaf36 	bltu	r5,r3,3700 <_gp+0xffff5e44>
    3844:	0009883a 	mov	r4,zero
    3848:	003fad06 	br	3700 <_gp+0xffff5e44>
    384c:	0005883a 	mov	r2,zero
    3850:	0007883a 	mov	r3,zero
    3854:	11001fc4 	addi	r4,r2,127
    3858:	2085803a 	cmpltu	r2,r4,r2
    385c:	10c7883a 	add	r3,r2,r3
    3860:	2005883a 	mov	r2,r4
    3864:	003fee06 	br	3820 <_gp+0xffff5f64>

00003868 <__unpack_d>:
    3868:	21800117 	ldw	r6,4(r4)
    386c:	20c00017 	ldw	r3,0(r4)
    3870:	3004d7fa 	srli	r2,r6,31
    3874:	3008d53a 	srli	r4,r6,20
    3878:	28800115 	stw	r2,4(r5)
    387c:	2101ffcc 	andi	r4,r4,2047
    3880:	00800434 	movhi	r2,16
    3884:	10bfffc4 	addi	r2,r2,-1
    3888:	3084703a 	and	r2,r6,r2
    388c:	20001a1e 	bne	r4,zero,38f8 <__unpack_d+0x90>
    3890:	1888b03a 	or	r4,r3,r2
    3894:	20002626 	beq	r4,zero,3930 <__unpack_d+0xc8>
    3898:	1808d63a 	srli	r4,r3,24
    389c:	1004923a 	slli	r2,r2,8
    38a0:	01bf0084 	movi	r6,-1022
    38a4:	29800215 	stw	r6,8(r5)
    38a8:	2084b03a 	or	r2,r4,r2
    38ac:	010000c4 	movi	r4,3
    38b0:	29000015 	stw	r4,0(r5)
    38b4:	02040034 	movhi	r8,4096
    38b8:	423fffc4 	addi	r8,r8,-1
    38bc:	1806923a 	slli	r3,r3,8
    38c0:	40801836 	bltu	r8,r2,3924 <__unpack_d+0xbc>
    38c4:	013f0044 	movi	r4,-1023
    38c8:	18cd883a 	add	r6,r3,r3
    38cc:	30c7803a 	cmpltu	r3,r6,r3
    38d0:	1085883a 	add	r2,r2,r2
    38d4:	1885883a 	add	r2,r3,r2
    38d8:	200f883a 	mov	r7,r4
    38dc:	3007883a 	mov	r3,r6
    38e0:	213fffc4 	addi	r4,r4,-1
    38e4:	40bff82e 	bgeu	r8,r2,38c8 <_gp+0xffff600c>
    38e8:	29c00215 	stw	r7,8(r5)
    38ec:	28c00315 	stw	r3,12(r5)
    38f0:	28800415 	stw	r2,16(r5)
    38f4:	f800283a 	ret
    38f8:	01c1ffc4 	movi	r7,2047
    38fc:	21c00f26 	beq	r4,r7,393c <__unpack_d+0xd4>
    3900:	180cd63a 	srli	r6,r3,24
    3904:	1004923a 	slli	r2,r2,8
    3908:	213f0044 	addi	r4,r4,-1023
    390c:	1806923a 	slli	r3,r3,8
    3910:	3084b03a 	or	r2,r6,r2
    3914:	29000215 	stw	r4,8(r5)
    3918:	010000c4 	movi	r4,3
    391c:	10840034 	orhi	r2,r2,4096
    3920:	29000015 	stw	r4,0(r5)
    3924:	28c00315 	stw	r3,12(r5)
    3928:	28800415 	stw	r2,16(r5)
    392c:	f800283a 	ret
    3930:	00800084 	movi	r2,2
    3934:	28800015 	stw	r2,0(r5)
    3938:	f800283a 	ret
    393c:	1888b03a 	or	r4,r3,r2
    3940:	20000526 	beq	r4,zero,3958 <__unpack_d+0xf0>
    3944:	3180022c 	andhi	r6,r6,8
    3948:	30000626 	beq	r6,zero,3964 <__unpack_d+0xfc>
    394c:	01000044 	movi	r4,1
    3950:	29000015 	stw	r4,0(r5)
    3954:	003ff306 	br	3924 <_gp+0xffff6068>
    3958:	00800104 	movi	r2,4
    395c:	28800015 	stw	r2,0(r5)
    3960:	f800283a 	ret
    3964:	28000015 	stw	zero,0(r5)
    3968:	003fee06 	br	3924 <_gp+0xffff6068>

0000396c <__fpcmp_parts_d>:
    396c:	20c00017 	ldw	r3,0(r4)
    3970:	00800044 	movi	r2,1
    3974:	10c0142e 	bgeu	r2,r3,39c8 <__fpcmp_parts_d+0x5c>
    3978:	29800017 	ldw	r6,0(r5)
    397c:	1180122e 	bgeu	r2,r6,39c8 <__fpcmp_parts_d+0x5c>
    3980:	01c00104 	movi	r7,4
    3984:	19c02826 	beq	r3,r7,3a28 <__fpcmp_parts_d+0xbc>
    3988:	31c00926 	beq	r6,r7,39b0 <__fpcmp_parts_d+0x44>
    398c:	01c00084 	movi	r7,2
    3990:	19c00626 	beq	r3,r7,39ac <__fpcmp_parts_d+0x40>
    3994:	31c00a26 	beq	r6,r7,39c0 <__fpcmp_parts_d+0x54>
    3998:	20c00117 	ldw	r3,4(r4)
    399c:	29800117 	ldw	r6,4(r5)
    39a0:	19800b26 	beq	r3,r6,39d0 <__fpcmp_parts_d+0x64>
    39a4:	1800041e 	bne	r3,zero,39b8 <__fpcmp_parts_d+0x4c>
    39a8:	f800283a 	ret
    39ac:	30c01a26 	beq	r6,r3,3a18 <__fpcmp_parts_d+0xac>
    39b0:	28800117 	ldw	r2,4(r5)
    39b4:	1000041e 	bne	r2,zero,39c8 <__fpcmp_parts_d+0x5c>
    39b8:	00bfffc4 	movi	r2,-1
    39bc:	f800283a 	ret
    39c0:	20800117 	ldw	r2,4(r4)
    39c4:	103ffc1e 	bne	r2,zero,39b8 <_gp+0xffff60fc>
    39c8:	00800044 	movi	r2,1
    39cc:	f800283a 	ret
    39d0:	21c00217 	ldw	r7,8(r4)
    39d4:	29800217 	ldw	r6,8(r5)
    39d8:	31c0020e 	bge	r6,r7,39e4 <__fpcmp_parts_d+0x78>
    39dc:	183ff61e 	bne	r3,zero,39b8 <_gp+0xffff60fc>
    39e0:	f800283a 	ret
    39e4:	39800a16 	blt	r7,r6,3a10 <__fpcmp_parts_d+0xa4>
    39e8:	20800417 	ldw	r2,16(r4)
    39ec:	29800417 	ldw	r6,16(r5)
    39f0:	21c00317 	ldw	r7,12(r4)
    39f4:	29000317 	ldw	r4,12(r5)
    39f8:	30800936 	bltu	r6,r2,3a20 <__fpcmp_parts_d+0xb4>
    39fc:	1180011e 	bne	r2,r6,3a04 <__fpcmp_parts_d+0x98>
    3a00:	21c00736 	bltu	r4,r7,3a20 <__fpcmp_parts_d+0xb4>
    3a04:	11800236 	bltu	r2,r6,3a10 <__fpcmp_parts_d+0xa4>
    3a08:	3080031e 	bne	r6,r2,3a18 <__fpcmp_parts_d+0xac>
    3a0c:	3900022e 	bgeu	r7,r4,3a18 <__fpcmp_parts_d+0xac>
    3a10:	183fe926 	beq	r3,zero,39b8 <_gp+0xffff60fc>
    3a14:	003fec06 	br	39c8 <_gp+0xffff610c>
    3a18:	0005883a 	mov	r2,zero
    3a1c:	f800283a 	ret
    3a20:	183fe926 	beq	r3,zero,39c8 <_gp+0xffff610c>
    3a24:	003fe406 	br	39b8 <_gp+0xffff60fc>
    3a28:	30ffe51e 	bne	r6,r3,39c0 <_gp+0xffff6104>
    3a2c:	28c00117 	ldw	r3,4(r5)
    3a30:	20800117 	ldw	r2,4(r4)
    3a34:	1885c83a 	sub	r2,r3,r2
    3a38:	f800283a 	ret

00003a3c <__lshrdi3>:
    3a3c:	2005883a 	mov	r2,r4
    3a40:	2807883a 	mov	r3,r5
    3a44:	30000826 	beq	r6,zero,3a68 <__lshrdi3+0x2c>
    3a48:	01000804 	movi	r4,32
    3a4c:	2189c83a 	sub	r4,r4,r6
    3a50:	0100060e 	bge	zero,r4,3a6c <__lshrdi3+0x30>
    3a54:	1184d83a 	srl	r2,r2,r6
    3a58:	2908983a 	sll	r4,r5,r4
    3a5c:	298cd83a 	srl	r6,r5,r6
    3a60:	2084b03a 	or	r2,r4,r2
    3a64:	3007883a 	mov	r3,r6
    3a68:	f800283a 	ret
    3a6c:	0105c83a 	sub	r2,zero,r4
    3a70:	000d883a 	mov	r6,zero
    3a74:	2884d83a 	srl	r2,r5,r2
    3a78:	3007883a 	mov	r3,r6
    3a7c:	003ffa06 	br	3a68 <_gp+0xffff61ac>

00003a80 <__ashldi3>:
    3a80:	2005883a 	mov	r2,r4
    3a84:	2807883a 	mov	r3,r5
    3a88:	30000826 	beq	r6,zero,3aac <__ashldi3+0x2c>
    3a8c:	01000804 	movi	r4,32
    3a90:	2189c83a 	sub	r4,r4,r6
    3a94:	0100060e 	bge	zero,r4,3ab0 <__ashldi3+0x30>
    3a98:	1108d83a 	srl	r4,r2,r4
    3a9c:	2986983a 	sll	r3,r5,r6
    3aa0:	118c983a 	sll	r6,r2,r6
    3aa4:	20c6b03a 	or	r3,r4,r3
    3aa8:	3005883a 	mov	r2,r6
    3aac:	f800283a 	ret
    3ab0:	0107c83a 	sub	r3,zero,r4
    3ab4:	000d883a 	mov	r6,zero
    3ab8:	10c6983a 	sll	r3,r2,r3
    3abc:	3005883a 	mov	r2,r6
    3ac0:	003ffa06 	br	3aac <_gp+0xffff61f0>

00003ac4 <__errno>:
    3ac4:	00800034 	movhi	r2,0
    3ac8:	10963604 	addi	r2,r2,22744
    3acc:	10800017 	ldw	r2,0(r2)
    3ad0:	f800283a 	ret

00003ad4 <memcpy>:
    3ad4:	00c003c4 	movi	r3,15
    3ad8:	2005883a 	mov	r2,r4
    3adc:	3009883a 	mov	r4,r6
    3ae0:	1980032e 	bgeu	r3,r6,3af0 <memcpy+0x1c>
    3ae4:	2886b03a 	or	r3,r5,r2
    3ae8:	18c000cc 	andi	r3,r3,3
    3aec:	18000926 	beq	r3,zero,3b14 <memcpy+0x40>
    3af0:	1007883a 	mov	r3,r2
    3af4:	290f883a 	add	r7,r5,r4
    3af8:	20000526 	beq	r4,zero,3b10 <memcpy+0x3c>
    3afc:	29800003 	ldbu	r6,0(r5)
    3b00:	18c00044 	addi	r3,r3,1
    3b04:	29400044 	addi	r5,r5,1
    3b08:	19bfffc5 	stb	r6,-1(r3)
    3b0c:	29fffb1e 	bne	r5,r7,3afc <_gp+0xffff6240>
    3b10:	f800283a 	ret
    3b14:	327ffc04 	addi	r9,r6,-16
    3b18:	4812d13a 	srli	r9,r9,4
    3b1c:	11000404 	addi	r4,r2,16
    3b20:	1007883a 	mov	r3,r2
    3b24:	4810913a 	slli	r8,r9,4
    3b28:	280f883a 	mov	r7,r5
    3b2c:	2209883a 	add	r4,r4,r8
    3b30:	3a000017 	ldw	r8,0(r7)
    3b34:	18c00404 	addi	r3,r3,16
    3b38:	39c00404 	addi	r7,r7,16
    3b3c:	1a3ffc15 	stw	r8,-16(r3)
    3b40:	3a3ffd17 	ldw	r8,-12(r7)
    3b44:	1a3ffd15 	stw	r8,-12(r3)
    3b48:	3a3ffe17 	ldw	r8,-8(r7)
    3b4c:	1a3ffe15 	stw	r8,-8(r3)
    3b50:	3a3fff17 	ldw	r8,-4(r7)
    3b54:	1a3fff15 	stw	r8,-4(r3)
    3b58:	193ff51e 	bne	r3,r4,3b30 <_gp+0xffff6274>
    3b5c:	49c00044 	addi	r7,r9,1
    3b60:	380e913a 	slli	r7,r7,4
    3b64:	310003cc 	andi	r4,r6,15
    3b68:	018000c4 	movi	r6,3
    3b6c:	11c7883a 	add	r3,r2,r7
    3b70:	29cb883a 	add	r5,r5,r7
    3b74:	313fdf2e 	bgeu	r6,r4,3af4 <_gp+0xffff6238>
    3b78:	213fff04 	addi	r4,r4,-4
    3b7c:	2014d0ba 	srli	r10,r4,2
    3b80:	1a400104 	addi	r9,r3,4
    3b84:	180d883a 	mov	r6,r3
    3b88:	528f883a 	add	r7,r10,r10
    3b8c:	39cf883a 	add	r7,r7,r7
    3b90:	49d3883a 	add	r9,r9,r7
    3b94:	280f883a 	mov	r7,r5
    3b98:	3a000017 	ldw	r8,0(r7)
    3b9c:	31800104 	addi	r6,r6,4
    3ba0:	39c00104 	addi	r7,r7,4
    3ba4:	323fff15 	stw	r8,-4(r6)
    3ba8:	327ffb1e 	bne	r6,r9,3b98 <_gp+0xffff62dc>
    3bac:	51800044 	addi	r6,r10,1
    3bb0:	52bfff24 	muli	r10,r10,-4
    3bb4:	318d883a 	add	r6,r6,r6
    3bb8:	318d883a 	add	r6,r6,r6
    3bbc:	5109883a 	add	r4,r10,r4
    3bc0:	298b883a 	add	r5,r5,r6
    3bc4:	1987883a 	add	r3,r3,r6
    3bc8:	003fca06 	br	3af4 <_gp+0xffff6238>

00003bcc <memset>:
    3bcc:	00c000c4 	movi	r3,3
    3bd0:	2005883a 	mov	r2,r4
    3bd4:	29403fcc 	andi	r5,r5,255
    3bd8:	19802d2e 	bgeu	r3,r6,3c90 <memset+0xc4>
    3bdc:	20c6703a 	and	r3,r4,r3
    3be0:	18002e1e 	bne	r3,zero,3c9c <memset+0xd0>
    3be4:	2806923a 	slli	r3,r5,8
    3be8:	010003c4 	movi	r4,15
    3bec:	3011883a 	mov	r8,r6
    3bf0:	1946b03a 	or	r3,r3,r5
    3bf4:	180e943a 	slli	r7,r3,16
    3bf8:	38ceb03a 	or	r7,r7,r3
    3bfc:	1007883a 	mov	r3,r2
    3c00:	21800f2e 	bgeu	r4,r6,3c40 <memset+0x74>
    3c04:	19c00015 	stw	r7,0(r3)
    3c08:	19c00115 	stw	r7,4(r3)
    3c0c:	19c00215 	stw	r7,8(r3)
    3c10:	19c00315 	stw	r7,12(r3)
    3c14:	423ffc04 	addi	r8,r8,-16
    3c18:	18c00404 	addi	r3,r3,16
    3c1c:	223ff936 	bltu	r4,r8,3c04 <_gp+0xffff6348>
    3c20:	30fffc04 	addi	r3,r6,-16
    3c24:	1806d13a 	srli	r3,r3,4
    3c28:	318003cc 	andi	r6,r6,15
    3c2c:	010000c4 	movi	r4,3
    3c30:	18c00044 	addi	r3,r3,1
    3c34:	1806913a 	slli	r3,r3,4
    3c38:	10c7883a 	add	r3,r2,r3
    3c3c:	21800e2e 	bgeu	r4,r6,3c78 <memset+0xac>
    3c40:	1813883a 	mov	r9,r3
    3c44:	3011883a 	mov	r8,r6
    3c48:	010000c4 	movi	r4,3
    3c4c:	49c00015 	stw	r7,0(r9)
    3c50:	423fff04 	addi	r8,r8,-4
    3c54:	4a400104 	addi	r9,r9,4
    3c58:	223ffc36 	bltu	r4,r8,3c4c <_gp+0xffff6390>
    3c5c:	313fff04 	addi	r4,r6,-4
    3c60:	2008d0ba 	srli	r4,r4,2
    3c64:	318000cc 	andi	r6,r6,3
    3c68:	21000044 	addi	r4,r4,1
    3c6c:	2109883a 	add	r4,r4,r4
    3c70:	2109883a 	add	r4,r4,r4
    3c74:	1907883a 	add	r3,r3,r4
    3c78:	30000a26 	beq	r6,zero,3ca4 <memset+0xd8>
    3c7c:	198d883a 	add	r6,r3,r6
    3c80:	19400005 	stb	r5,0(r3)
    3c84:	18c00044 	addi	r3,r3,1
    3c88:	19bffd1e 	bne	r3,r6,3c80 <_gp+0xffff63c4>
    3c8c:	f800283a 	ret
    3c90:	2007883a 	mov	r3,r4
    3c94:	303ff91e 	bne	r6,zero,3c7c <_gp+0xffff63c0>
    3c98:	00000206 	br	3ca4 <memset+0xd8>
    3c9c:	2007883a 	mov	r3,r4
    3ca0:	003ff606 	br	3c7c <_gp+0xffff63c0>
    3ca4:	f800283a 	ret

00003ca8 <alt_alarm_start>:
                     void* context)
{
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
  
  if (alt_ticks_per_second ())
    3ca8:	00800034 	movhi	r2,0
    3cac:	10980004 	addi	r2,r2,24576
    3cb0:	10800017 	ldw	r2,0(r2)
    3cb4:	10001d26 	beq	r2,zero,3d2c <alt_alarm_start+0x84>
  {
    if (alarm)
    3cb8:	20001e26 	beq	r4,zero,3d34 <alt_alarm_start+0x8c>
    {
      alarm->callback = callback;
    3cbc:	21800315 	stw	r6,12(r4)
      alarm->context  = context;
    3cc0:	21c00515 	stw	r7,20(r4)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    3cc4:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    3cc8:	00bfff84 	movi	r2,-2
    3ccc:	1884703a 	and	r2,r3,r2
    3cd0:	1001703a 	wrctl	status,r2
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
    3cd4:	00800034 	movhi	r2,0
    3cd8:	1097ff04 	addi	r2,r2,24572
    3cdc:	10800017 	ldw	r2,0(r2)
 
      irq_context = alt_irq_disable_all ();
      
      current_nticks = alt_nticks();
      
      alarm->time = nticks + current_nticks + 1; 
    3ce0:	11800044 	addi	r6,r2,1
    3ce4:	314b883a 	add	r5,r6,r5
    3ce8:	21400215 	stw	r5,8(r4)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
    3cec:	28800c36 	bltu	r5,r2,3d20 <alt_alarm_start+0x78>
      {
        alarm->rollover = 1;
      }
      else
      {
        alarm->rollover = 0;
    3cf0:	20000405 	stb	zero,16(r4)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    3cf4:	00800034 	movhi	r2,0
    3cf8:	10963804 	addi	r2,r2,22752
  entry->next     = list->next;
    3cfc:	11400017 	ldw	r5,0(r2)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    3d00:	20800115 	stw	r2,4(r4)
  entry->next     = list->next;
    3d04:	21400015 	stw	r5,0(r4)

  list->next->previous = entry;
    3d08:	11400017 	ldw	r5,0(r2)
  list->next           = entry;
    3d0c:	11000015 	stw	r4,0(r2)
                alt_llist* entry)
{
  entry->previous = list;
  entry->next     = list->next;

  list->next->previous = entry;
    3d10:	29000115 	stw	r4,4(r5)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    3d14:	1801703a 	wrctl	status,r3
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
      alt_irq_enable_all (irq_context);

      return 0;
    3d18:	0005883a 	mov	r2,zero
    3d1c:	f800283a 	ret
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
      {
        alarm->rollover = 1;
    3d20:	00800044 	movi	r2,1
    3d24:	20800405 	stb	r2,16(r4)
    3d28:	003ff206 	br	3cf4 <_gp+0xffff6438>
      return -EINVAL;
    }
  }
  else
  {
    return -ENOTSUP;
    3d2c:	00bfde84 	movi	r2,-134
    3d30:	f800283a 	ret

      return 0;
    }
    else
    {
      return -EINVAL;
    3d34:	00bffa84 	movi	r2,-22
  }
  else
  {
    return -ENOTSUP;
  }
}
    3d38:	f800283a 	ret

00003d3c <alt_ic_isr_register>:
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
    3d3c:	0003dd81 	jmpi	3dd8 <alt_iic_isr_register>

00003d40 <alt_ic_irq_enable>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    3d40:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    3d44:	00bfff84 	movi	r2,-2
    3d48:	1884703a 	and	r2,r3,r2
    3d4c:	1001703a 	wrctl	status,r2
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active |= (1 << id);
    3d50:	00800034 	movhi	r2,0
    3d54:	1097fb04 	addi	r2,r2,24556
    3d58:	01800044 	movi	r6,1
    3d5c:	11000017 	ldw	r4,0(r2)
    3d60:	314a983a 	sll	r5,r6,r5
    3d64:	290ab03a 	or	r5,r5,r4
    3d68:	11400015 	stw	r5,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    3d6c:	10800017 	ldw	r2,0(r2)
    3d70:	100170fa 	wrctl	ienable,r2
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    3d74:	1801703a 	wrctl	status,r3
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
    return alt_irq_enable(irq);
}
    3d78:	0005883a 	mov	r2,zero
    3d7c:	f800283a 	ret

00003d80 <alt_ic_irq_disable>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    3d80:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    3d84:	00bfff84 	movi	r2,-2
    3d88:	1884703a 	and	r2,r3,r2
    3d8c:	1001703a 	wrctl	status,r2
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active &= ~(1 << id);
    3d90:	00800034 	movhi	r2,0
    3d94:	1097fb04 	addi	r2,r2,24556
    3d98:	01bfff84 	movi	r6,-2
    3d9c:	11000017 	ldw	r4,0(r2)
    3da0:	314a183a 	rol	r5,r6,r5
    3da4:	290a703a 	and	r5,r5,r4
    3da8:	11400015 	stw	r5,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    3dac:	10800017 	ldw	r2,0(r2)
    3db0:	100170fa 	wrctl	ienable,r2
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    3db4:	1801703a 	wrctl	status,r3
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
    return alt_irq_disable(irq);
}
    3db8:	0005883a 	mov	r2,zero
    3dbc:	f800283a 	ret

00003dc0 <alt_ic_irq_enabled>:
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
    3dc0:	000530fa 	rdctl	r2,ienable

    return (irq_enabled & (1 << irq)) ? 1: 0;
    3dc4:	00c00044 	movi	r3,1
    3dc8:	194a983a 	sll	r5,r3,r5
    3dcc:	1144703a 	and	r2,r2,r5
}
    3dd0:	1004c03a 	cmpne	r2,r2,zero
    3dd4:	f800283a 	ret

00003dd8 <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    3dd8:	defffe04 	addi	sp,sp,-8
    3ddc:	dfc00115 	stw	ra,4(sp)
    3de0:	dc000015 	stw	r16,0(sp)
  int rc = -EINVAL;  
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
  alt_irq_context status;

  if (id < ALT_NIRQ)
    3de4:	00c007c4 	movi	r3,31
    3de8:	19401316 	blt	r3,r5,3e38 <alt_iic_isr_register+0x60>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    3dec:	0021303a 	rdctl	r16,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    3df0:	00ffff84 	movi	r3,-2
    3df4:	80c6703a 	and	r3,r16,r3
    3df8:	1801703a 	wrctl	status,r3
     * state.
     */

    status = alt_irq_disable_all();

    alt_irq[id].handler = isr;
    3dfc:	280490fa 	slli	r2,r5,3
    3e00:	00c00034 	movhi	r3,0
    3e04:	18d9d604 	addi	r3,r3,26456
    3e08:	1885883a 	add	r2,r3,r2
    3e0c:	11800015 	stw	r6,0(r2)
    alt_irq[id].context = isr_context;
    3e10:	11c00115 	stw	r7,4(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
    3e14:	30000626 	beq	r6,zero,3e30 <alt_iic_isr_register+0x58>
    3e18:	0003d400 	call	3d40 <alt_ic_irq_enable>
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    3e1c:	8001703a 	wrctl	status,r16

    alt_irq_enable_all(status);
  }

  return rc; 
}
    3e20:	dfc00117 	ldw	ra,4(sp)
    3e24:	dc000017 	ldw	r16,0(sp)
    3e28:	dec00204 	addi	sp,sp,8
    3e2c:	f800283a 	ret
    status = alt_irq_disable_all();

    alt_irq[id].handler = isr;
    alt_irq[id].context = isr_context;

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
    3e30:	0003d800 	call	3d80 <alt_ic_irq_disable>
    3e34:	003ff906 	br	3e1c <_gp+0xffff6560>
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
  int rc = -EINVAL;  
    3e38:	00bffa84 	movi	r2,-22
    3e3c:	003ff806 	br	3e20 <_gp+0xffff6564>

00003e40 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
    3e40:	deffff04 	addi	sp,sp,-4
    3e44:	dfc00015 	stw	ra,0(sp)

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
    3e48:	01400034 	movhi	r5,0
    3e4c:	29549104 	addi	r5,r5,21060
    3e50:	01800034 	movhi	r6,0
    3e54:	31964004 	addi	r6,r6,22784
    3e58:	29801026 	beq	r5,r6,3e9c <alt_load+0x5c>
  {
    while( to != end )
    3e5c:	00800034 	movhi	r2,0
    3e60:	10964004 	addi	r2,r2,22784
    3e64:	28800d26 	beq	r5,r2,3e9c <alt_load+0x5c>
 * alt_load() is called when the code is executing from flash. In this case
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
    3e68:	29c00104 	addi	r7,r5,4
    3e6c:	11cfc83a 	sub	r7,r2,r7
    3e70:	380ed0ba 	srli	r7,r7,2
    3e74:	0005883a 	mov	r2,zero
    3e78:	39c00044 	addi	r7,r7,1
    3e7c:	39cf883a 	add	r7,r7,r7
    3e80:	39cf883a 	add	r7,r7,r7
    3e84:	3087883a 	add	r3,r6,r2
    {
      *to++ = *from++;
    3e88:	19000017 	ldw	r4,0(r3)
    3e8c:	2887883a 	add	r3,r5,r2
    3e90:	10800104 	addi	r2,r2,4
    3e94:	19000015 	stw	r4,0(r3)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
    3e98:	11fffa1e 	bne	r2,r7,3e84 <_gp+0xffff65c8>

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
    3e9c:	01400034 	movhi	r5,0
    3ea0:	29400804 	addi	r5,r5,32
    3ea4:	01800034 	movhi	r6,0
    3ea8:	31800804 	addi	r6,r6,32
    3eac:	29801026 	beq	r5,r6,3ef0 <alt_load+0xb0>
  {
    while( to != end )
    3eb0:	00800034 	movhi	r2,0
    3eb4:	10805404 	addi	r2,r2,336
    3eb8:	28800d26 	beq	r5,r2,3ef0 <alt_load+0xb0>
    3ebc:	29c00104 	addi	r7,r5,4
    3ec0:	11cfc83a 	sub	r7,r2,r7
    3ec4:	380ed0ba 	srli	r7,r7,2
    3ec8:	0005883a 	mov	r2,zero
    3ecc:	39c00044 	addi	r7,r7,1
    3ed0:	39cf883a 	add	r7,r7,r7
    3ed4:	39cf883a 	add	r7,r7,r7
    3ed8:	3087883a 	add	r3,r6,r2
    {
      *to++ = *from++;
    3edc:	19000017 	ldw	r4,0(r3)
    3ee0:	2887883a 	add	r3,r5,r2
    3ee4:	10800104 	addi	r2,r2,4
    3ee8:	19000015 	stw	r4,0(r3)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
    3eec:	11fffa1e 	bne	r2,r7,3ed8 <_gp+0xffff661c>

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
    3ef0:	01400034 	movhi	r5,0
    3ef4:	29543e04 	addi	r5,r5,20728
    3ef8:	01800034 	movhi	r6,0
    3efc:	31943e04 	addi	r6,r6,20728
    3f00:	29801026 	beq	r5,r6,3f44 <alt_load+0x104>
  {
    while( to != end )
    3f04:	00800034 	movhi	r2,0
    3f08:	10949104 	addi	r2,r2,21060
    3f0c:	28800d26 	beq	r5,r2,3f44 <alt_load+0x104>
    3f10:	29c00104 	addi	r7,r5,4
    3f14:	11cfc83a 	sub	r7,r2,r7
    3f18:	380ed0ba 	srli	r7,r7,2
    3f1c:	0005883a 	mov	r2,zero
    3f20:	39c00044 	addi	r7,r7,1
    3f24:	39cf883a 	add	r7,r7,r7
    3f28:	39cf883a 	add	r7,r7,r7
    3f2c:	3087883a 	add	r3,r6,r2
    {
      *to++ = *from++;
    3f30:	19000017 	ldw	r4,0(r3)
    3f34:	2887883a 	add	r3,r5,r2
    3f38:	10800104 	addi	r2,r2,4
    3f3c:	19000015 	stw	r4,0(r3)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
    3f40:	11fffa1e 	bne	r2,r7,3f2c <_gp+0xffff6670>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
    3f44:	00046e80 	call	46e8 <alt_dcache_flush_all>
  alt_icache_flush_all();
}
    3f48:	dfc00017 	ldw	ra,0(sp)
    3f4c:	dec00104 	addi	sp,sp,4
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
  alt_icache_flush_all();
    3f50:	000483c1 	jmpi	483c <alt_icache_flush_all>

00003f54 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
    3f54:	defffe04 	addi	sp,sp,-8
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
    3f58:	0009883a 	mov	r4,zero
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
    3f5c:	dfc00115 	stw	ra,4(sp)
    3f60:	dc000015 	stw	r16,0(sp)
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
    3f64:	00040dc0 	call	40dc <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
    3f68:	00040fc0 	call	40fc <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
    3f6c:	01000034 	movhi	r4,0
    3f70:	21148a04 	addi	r4,r4,21032
    3f74:	200b883a 	mov	r5,r4
    3f78:	200d883a 	mov	r6,r4
    3f7c:	00048b80 	call	48b8 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
    3f80:	00047740 	call	4774 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
    3f84:	01000034 	movhi	r4,0
    3f88:	2111f604 	addi	r4,r4,18392
    3f8c:	0004cc00 	call	4cc0 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
    3f90:	d121cf17 	ldw	r4,-30916(gp)
    3f94:	d161ce17 	ldw	r5,-30920(gp)
    3f98:	d1a1cd17 	ldw	r6,-30924(gp)
    3f9c:	00003680 	call	368 <main>
  close(STDOUT_FILENO);
    3fa0:	01000044 	movi	r4,1
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
    3fa4:	1021883a 	mov	r16,r2
  close(STDOUT_FILENO);
    3fa8:	00046080 	call	4608 <close>
  exit (result);
    3fac:	8009883a 	mov	r4,r16
    3fb0:	0004cd40 	call	4cd4 <exit>

00003fb4 <alt_alarm_stop>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    3fb4:	0005303a 	rdctl	r2,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    3fb8:	00ffff84 	movi	r3,-2
    3fbc:	10c6703a 	and	r3,r2,r3
    3fc0:	1801703a 	wrctl	status,r3
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
    3fc4:	20c00017 	ldw	r3,0(r4)
    3fc8:	21400117 	ldw	r5,4(r4)
    3fcc:	19400115 	stw	r5,4(r3)
  entry->previous->next = entry->next;
    3fd0:	21400117 	ldw	r5,4(r4)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
    3fd4:	21000115 	stw	r4,4(r4)
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
  entry->previous->next = entry->next;
    3fd8:	28c00015 	stw	r3,0(r5)
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
  entry->next     = entry;
    3fdc:	21000015 	stw	r4,0(r4)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    3fe0:	1001703a 	wrctl	status,r2
    3fe4:	f800283a 	ret

00003fe8 <alt_tick>:

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
    3fe8:	d0a1d017 	ldw	r2,-30912(gp)
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
    3fec:	defffa04 	addi	sp,sp,-24
    3ff0:	dc000015 	stw	r16,0(sp)
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
    3ff4:	d4200917 	ldw	r16,-32732(gp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
    3ff8:	10800044 	addi	r2,r2,1
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
    3ffc:	dc800215 	stw	r18,8(sp)
    4000:	dfc00515 	stw	ra,20(sp)
    4004:	dd000415 	stw	r20,16(sp)
    4008:	dcc00315 	stw	r19,12(sp)
    400c:	dc400115 	stw	r17,4(sp)
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
    4010:	d4a00904 	addi	r18,gp,-32732

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
    4014:	d0a1d015 	stw	r2,-30912(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    4018:	84801c26 	beq	r16,r18,408c <alt_tick+0xa4>
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
        {
          alarm->rollover = 1;
    401c:	04c00044 	movi	r19,1
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    4020:	053fff84 	movi	r20,-2
    4024:	00000206 	br	4030 <alt_tick+0x48>
    4028:	8821883a 	mov	r16,r17

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    402c:	8c801726 	beq	r17,r18,408c <alt_tick+0xa4>
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
    4030:	80800403 	ldbu	r2,16(r16)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  {
    next = (alt_alarm*) alarm->llist.next;
    4034:	84400017 	ldw	r17,0(r16)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
    4038:	10000326 	beq	r2,zero,4048 <alt_tick+0x60>
    403c:	d0a1d017 	ldw	r2,-30912(gp)
    4040:	1000011e 	bne	r2,zero,4048 <alt_tick+0x60>
    {
      alarm->rollover = 0;
    4044:	80000405 	stb	zero,16(r16)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
    4048:	d0e1d017 	ldw	r3,-30912(gp)
    404c:	80800217 	ldw	r2,8(r16)
    4050:	18bff536 	bltu	r3,r2,4028 <_gp+0xffff676c>
    4054:	80800403 	ldbu	r2,16(r16)
    4058:	103ff31e 	bne	r2,zero,4028 <_gp+0xffff676c>
    {
      next_callback = alarm->callback (alarm->context);
    405c:	80800317 	ldw	r2,12(r16)
    4060:	81000517 	ldw	r4,20(r16)
    4064:	103ee83a 	callr	r2

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
    4068:	10001026 	beq	r2,zero,40ac <alt_tick+0xc4>
      {
        alt_alarm_stop (alarm);
      }
      else
      {
        alarm->time += next_callback;
    406c:	81000217 	ldw	r4,8(r16)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
    4070:	d0e1d017 	ldw	r3,-30912(gp)
      {
        alt_alarm_stop (alarm);
      }
      else
      {
        alarm->time += next_callback;
    4074:	1105883a 	add	r2,r2,r4
    4078:	80800215 	stw	r2,8(r16)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
    407c:	10ffea2e 	bgeu	r2,r3,4028 <_gp+0xffff676c>
        {
          alarm->rollover = 1;
    4080:	84c00405 	stb	r19,16(r16)
    4084:	8821883a 	mov	r16,r17

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    4088:	8cbfe91e 	bne	r17,r18,4030 <_gp+0xffff6774>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
    408c:	dfc00517 	ldw	ra,20(sp)
    4090:	dd000417 	ldw	r20,16(sp)
    4094:	dcc00317 	ldw	r19,12(sp)
    4098:	dc800217 	ldw	r18,8(sp)
    409c:	dc400117 	ldw	r17,4(sp)
    40a0:	dc000017 	ldw	r16,0(sp)
    40a4:	dec00604 	addi	sp,sp,24
    40a8:	f800283a 	ret
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    40ac:	0005303a 	rdctl	r2,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    40b0:	1506703a 	and	r3,r2,r20
    40b4:	1801703a 	wrctl	status,r3
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
    40b8:	80c00017 	ldw	r3,0(r16)
    40bc:	81000117 	ldw	r4,4(r16)
    40c0:	19000115 	stw	r4,4(r3)
  entry->previous->next = entry->next;
    40c4:	81000117 	ldw	r4,4(r16)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
    40c8:	84000115 	stw	r16,4(r16)
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
  entry->previous->next = entry->next;
    40cc:	20c00015 	stw	r3,0(r4)
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
  entry->next     = entry;
    40d0:	84000015 	stw	r16,0(r16)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    40d4:	1001703a 	wrctl	status,r2
    40d8:	003fd306 	br	4028 <_gp+0xffff676c>

000040dc <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
    40dc:	deffff04 	addi	sp,sp,-4
    40e0:	dfc00015 	stw	ra,0(sp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( CPU, cpu);
    40e4:	0004ad00 	call	4ad0 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
    40e8:	00800044 	movi	r2,1
    40ec:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
    40f0:	dfc00017 	ldw	ra,0(sp)
    40f4:	dec00104 	addi	sp,sp,4
    40f8:	f800283a 	ret

000040fc <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
    40fc:	defffe04 	addi	sp,sp,-8
    ALTERA_AVALON_TIMER_INIT ( SERVICE_TIMER, service_timer);
    4100:	01c9c404 	movi	r7,10000
    4104:	01247014 	movui	r4,37312
    4108:	000b883a 	mov	r5,zero
    410c:	018000c4 	movi	r6,3
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
    4110:	dfc00115 	stw	ra,4(sp)
    4114:	dc000015 	stw	r16,0(sp)
    ALTERA_AVALON_TIMER_INIT ( SERVICE_TIMER, service_timer);
    4118:	000418c0 	call	418c <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( SYS_TIMER, sys_timer);
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYS_ID, sys_id);
    ALTERA_AVALON_UART_INIT ( PC_UART, pc_uart);
    411c:	04000034 	movhi	r16,0
    4120:	84159e04 	addi	r16,r16,22136
    4124:	8009883a 	mov	r4,r16
    4128:	000b883a 	mov	r5,zero
    412c:	01800044 	movi	r6,1
    4130:	00043540 	call	4354 <altera_avalon_uart_init>

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
    4134:	813ff604 	addi	r4,r16,-40
    4138:	01400034 	movhi	r5,0
    413c:	29563b04 	addi	r5,r5,22764
}
    4140:	dfc00117 	ldw	ra,4(sp)
    4144:	dc000017 	ldw	r16,0(sp)
    4148:	dec00204 	addi	sp,sp,8
    414c:	00047081 	jmpi	4708 <alt_dev_llist_insert>

00004150 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
    4150:	defffe04 	addi	sp,sp,-8
    4154:	dfc00115 	stw	ra,4(sp)
    4158:	dc000015 	stw	r16,0(sp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
    415c:	20000035 	stwio	zero,0(r4)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
    4160:	20800137 	ldwio	r2,4(r4)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    4164:	0021303a 	rdctl	r16,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    4168:	00bfff84 	movi	r2,-2
    416c:	8084703a 	and	r2,r16,r2
    4170:	1001703a 	wrctl	status,r2
  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
  alt_tick ();
    4174:	0003fe80 	call	3fe8 <alt_tick>
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    4178:	8001703a 	wrctl	status,r16
  alt_irq_enable_all(cpu_sr);
}
    417c:	dfc00117 	ldw	ra,4(sp)
    4180:	dc000017 	ldw	r16,0(sp)
    4184:	dec00204 	addi	sp,sp,8
    4188:	f800283a 	ret

0000418c <alt_avalon_timer_sc_init>:
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
    418c:	00c00034 	movhi	r3,0
    4190:	18d80004 	addi	r3,r3,24576
    4194:	1a000017 	ldw	r8,0(r3)
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
    4198:	defffe04 	addi	sp,sp,-8
    419c:	dfc00115 	stw	ra,4(sp)
    41a0:	2005883a 	mov	r2,r4
    41a4:	2809883a 	mov	r4,r5
    41a8:	300b883a 	mov	r5,r6
    41ac:	4000011e 	bne	r8,zero,41b4 <alt_avalon_timer_sc_init+0x28>
  {
    _alt_tick_rate = nticks;
    41b0:	19c00015 	stw	r7,0(r3)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
    41b4:	00c001c4 	movi	r3,7
    41b8:	10c00135 	stwio	r3,4(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
    41bc:	d8000015 	stw	zero,0(sp)
    41c0:	01800034 	movhi	r6,0
    41c4:	31905404 	addi	r6,r6,16720
    41c8:	100f883a 	mov	r7,r2
    41cc:	0003d3c0 	call	3d3c <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
    41d0:	dfc00117 	ldw	ra,4(sp)
    41d4:	dec00204 	addi	sp,sp,8
    41d8:	f800283a 	ret

000041dc <altera_avalon_uart_read_fd>:
int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 

    return altera_avalon_uart_read(&dev->state, buffer, space,
    41dc:	20800017 	ldw	r2,0(r4)
    41e0:	21c00217 	ldw	r7,8(r4)
    41e4:	11000a04 	addi	r4,r2,40
    41e8:	00043bc1 	jmpi	43bc <altera_avalon_uart_read>

000041ec <altera_avalon_uart_write_fd>:
int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 

    return altera_avalon_uart_write(&dev->state, buffer, space,
    41ec:	20800017 	ldw	r2,0(r4)
    41f0:	21c00217 	ldw	r7,8(r4)
    41f4:	11000a04 	addi	r4,r2,40
    41f8:	00044e41 	jmpi	44e4 <altera_avalon_uart_write>

000041fc <altera_avalon_uart_close_fd>:
int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
    41fc:	20800017 	ldw	r2,0(r4)
    4200:	21400217 	ldw	r5,8(r4)
    4204:	11000a04 	addi	r4,r2,40
    4208:	00043941 	jmpi	4394 <altera_avalon_uart_close>

0000420c <altera_avalon_uart_irq>:
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
    420c:	20800017 	ldw	r2,0(r4)
    4210:	10800204 	addi	r2,r2,8
    4214:	10c00037 	ldwio	r3,0(r2)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
    4218:	10000035 	stwio	zero,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
    421c:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
    4220:	1880200c 	andi	r2,r3,128
    4224:	1000291e 	bne	r2,zero,42cc <altera_avalon_uart_irq+0xc0>
  {
    altera_avalon_uart_rxirq(sp, status);
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
    4228:	1881100c 	andi	r2,r3,1088
    422c:	1000011e 	bne	r2,zero,4234 <altera_avalon_uart_irq+0x28>
    4230:	f800283a 	ret
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
    4234:	21400417 	ldw	r5,16(r4)
    4238:	21c00517 	ldw	r7,20(r4)
    423c:	29c03f26 	beq	r5,r7,433c <altera_avalon_uart_irq+0x130>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
    4240:	20800617 	ldw	r2,24(r4)
    4244:	1080008c 	andi	r2,r2,2
    4248:	10000c26 	beq	r2,zero,427c <altera_avalon_uart_irq+0x70>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
    424c:	18c2000c 	andi	r3,r3,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
    4250:	18000a1e 	bne	r3,zero,427c <altera_avalon_uart_irq+0x70>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
    4254:	21800017 	ldw	r6,0(r4)
    4258:	30800237 	ldwio	r2,8(r6)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
    425c:	1082000c 	andi	r2,r2,2048
    4260:	1000391e 	bne	r2,zero,4348 <altera_avalon_uart_irq+0x13c>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
    4264:	20c00117 	ldw	r3,4(r4)
    4268:	00bfefc4 	movi	r2,-65
    426c:	380b883a 	mov	r5,r7
    4270:	1884703a 	and	r2,r3,r2
    4274:	20800115 	stw	r2,4(r4)
    4278:	00001006 	br	42bc <altera_avalon_uart_irq+0xb0>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
    427c:	20800417 	ldw	r2,16(r4)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
    4280:	20c00417 	ldw	r3,16(r4)
    4284:	20800017 	ldw	r2,0(r4)
    4288:	20c7883a 	add	r3,r4,r3
    428c:	18c01703 	ldbu	r3,92(r3)
    4290:	10c00135 	stwio	r3,4(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
    4294:	20c00417 	ldw	r3,16(r4)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
    4298:	20800117 	ldw	r2,4(r4)
    429c:	21400517 	ldw	r5,20(r4)

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
    42a0:	18c00044 	addi	r3,r3,1
    42a4:	21800017 	ldw	r6,0(r4)
    42a8:	20c00415 	stw	r3,16(r4)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
    42ac:	10801014 	ori	r2,r2,64

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
    42b0:	18c00fcc 	andi	r3,r3,63
    42b4:	20c00415 	stw	r3,16(r4)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
    42b8:	20800115 	stw	r2,4(r4)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
    42bc:	20c00417 	ldw	r3,16(r4)
    42c0:	19401926 	beq	r3,r5,4328 <altera_avalon_uart_irq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    42c4:	30800335 	stwio	r2,12(r6)
    42c8:	f800283a 	ret
{
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
    42cc:	188000cc 	andi	r2,r3,3
    42d0:	103fd51e 	bne	r2,zero,4228 <_gp+0xffff696c>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
    42d4:	20800317 	ldw	r2,12(r4)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    42d8:	20800317 	ldw	r2,12(r4)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
    42dc:	21800017 	ldw	r6,0(r4)
    42e0:	21c00317 	ldw	r7,12(r4)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    42e4:	10800044 	addi	r2,r2,1
    42e8:	10800fcc 	andi	r2,r2,63

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
    42ec:	32000037 	ldwio	r8,0(r6)

  sp->rx_end = next;
    42f0:	20800315 	stw	r2,12(r4)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    42f4:	21400317 	ldw	r5,12(r4)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
    42f8:	20800217 	ldw	r2,8(r4)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
    42fc:	21cf883a 	add	r7,r4,r7

  sp->rx_end = next;

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    4300:	29400044 	addi	r5,r5,1

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
    4304:	3a000705 	stb	r8,28(r7)

  sp->rx_end = next;

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    4308:	29400fcc 	andi	r5,r5,63
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
    430c:	28bfc61e 	bne	r5,r2,4228 <_gp+0xffff696c>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    4310:	21400117 	ldw	r5,4(r4)
    4314:	00bfdfc4 	movi	r2,-129
    4318:	2884703a 	and	r2,r5,r2
    431c:	20800115 	stw	r2,4(r4)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
    4320:	30800335 	stwio	r2,12(r6)
    4324:	003fc006 	br	4228 <_gp+0xffff696c>
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
    4328:	00feefc4 	movi	r3,-1089
    432c:	10c4703a 	and	r2,r2,r3
    4330:	20800115 	stw	r2,4(r4)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    4334:	30800335 	stwio	r2,12(r6)
    4338:	003fe306 	br	42c8 <_gp+0xffff6a0c>
    433c:	20800117 	ldw	r2,4(r4)
    4340:	21800017 	ldw	r6,0(r4)
    4344:	003fdd06 	br	42bc <_gp+0xffff6a00>
    4348:	380b883a 	mov	r5,r7
    434c:	20800117 	ldw	r2,4(r4)
    4350:	003fda06 	br	42bc <_gp+0xffff6a00>

00004354 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
    4354:	defffe04 	addi	sp,sp,-8
  void* base = sp->base;
    4358:	20c00017 	ldw	r3,0(r4)
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
    435c:	200f883a 	mov	r7,r4
    4360:	dfc00115 	stw	ra,4(sp)
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
    4364:	00832004 	movi	r2,3200
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
    4368:	2809883a 	mov	r4,r5
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
    436c:	38800115 	stw	r2,4(r7)
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
    4370:	300b883a 	mov	r5,r6
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
    4374:	18800335 	stwio	r2,12(r3)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
    4378:	d8000015 	stw	zero,0(sp)
    437c:	01800034 	movhi	r6,0
    4380:	31908304 	addi	r6,r6,16908
    4384:	0003d3c0 	call	3d3c <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
    4388:	dfc00117 	ldw	ra,4(sp)
    438c:	dec00204 	addi	sp,sp,8
    4390:	f800283a 	ret

00004394 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
    4394:	20c00517 	ldw	r3,20(r4)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
    if (flags & O_NONBLOCK) {
    4398:	2950000c 	andi	r5,r5,16384
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
    439c:	00000106 	br	43a4 <altera_avalon_uart_close+0x10>
    if (flags & O_NONBLOCK) {
    43a0:	2800041e 	bne	r5,zero,43b4 <altera_avalon_uart_close+0x20>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
    43a4:	20800417 	ldw	r2,16(r4)
    43a8:	10fffd1e 	bne	r2,r3,43a0 <_gp+0xffff6ae4>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
    43ac:	0005883a 	mov	r2,zero
    43b0:	f800283a 	ret
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    43b4:	00bffd44 	movi	r2,-11
    }
  }

  return 0;
}
    43b8:	f800283a 	ret

000043bc <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
    43bc:	defffe04 	addi	sp,sp,-8
    43c0:	dfc00115 	stw	ra,4(sp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
    43c4:	39d0000c 	andi	r7,r7,16384
  int flags)
{
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
  int             count = 0;
    43c8:	0005883a 	mov	r2,zero
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    43cc:	02bfff84 	movi	r10,-2
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
    43d0:	11800d0e 	bge	r2,r6,4408 <altera_avalon_uart_read+0x4c>
    43d4:	20c00217 	ldw	r3,8(r4)
    43d8:	22000317 	ldw	r8,12(r4)
    {
      count++;
      *ptr++ = sp->rx_buf[sp->rx_start];
    43dc:	20d3883a 	add	r9,r4,r3
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
    43e0:	1a000926 	beq	r3,r8,4408 <altera_avalon_uart_read+0x4c>
    {
      count++;
      *ptr++ = sp->rx_buf[sp->rx_start];
    43e4:	48c00703 	ldbu	r3,28(r9)
    43e8:	29400044 	addi	r5,r5,1
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
    {
      count++;
    43ec:	10800044 	addi	r2,r2,1
      *ptr++ = sp->rx_buf[sp->rx_start];
    43f0:	28ffffc5 	stb	r3,-1(r5)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
    43f4:	20c00217 	ldw	r3,8(r4)
    43f8:	18c00044 	addi	r3,r3,1
    43fc:	18c00fcc 	andi	r3,r3,63
    4400:	20c00215 	stw	r3,8(r4)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
    4404:	11bff316 	blt	r2,r6,43d4 <_gp+0xffff6b18>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
    4408:	10000d26 	beq	r2,zero,4440 <altera_avalon_uart_read+0x84>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    440c:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    4410:	017fff84 	movi	r5,-2
    4414:	194a703a 	and	r5,r3,r5
    4418:	2801703a 	wrctl	status,r5
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    441c:	21400117 	ldw	r5,4(r4)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    4420:	21800017 	ldw	r6,0(r4)
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    4424:	29402014 	ori	r5,r5,128
    4428:	21400115 	stw	r5,4(r4)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    442c:	31400335 	stwio	r5,12(r6)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    4430:	1801703a 	wrctl	status,r3
    return -EWOULDBLOCK;
  }
  else {
    return count;
  }
}
    4434:	dfc00117 	ldw	ra,4(sp)
    4438:	dec00204 	addi	sp,sp,8
    443c:	f800283a 	ret
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
    4440:	20c00317 	ldw	r3,12(r4)
    4444:	22000217 	ldw	r8,8(r4)
    4448:	40c00226 	beq	r8,r3,4454 <altera_avalon_uart_read+0x98>
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
    444c:	303fe01e 	bne	r6,zero,43d0 <_gp+0xffff6b14>
    4450:	003fee06 	br	440c <_gp+0xffff6b50>
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
    {
      if (!block)
    4454:	38000b1e 	bne	r7,zero,4484 <altera_avalon_uart_read+0xc8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    4458:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    445c:	1a90703a 	and	r8,r3,r10
    4460:	4001703a 	wrctl	status,r8
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    4464:	22000117 	ldw	r8,4(r4)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    4468:	22400017 	ldw	r9,0(r4)
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    446c:	42002014 	ori	r8,r8,128
    4470:	22000115 	stw	r8,4(r4)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    4474:	4a000335 	stwio	r8,12(r9)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    4478:	1801703a 	wrctl	status,r3
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
    447c:	303fd41e 	bne	r6,zero,43d0 <_gp+0xffff6b14>
    4480:	003fe206 	br	440c <_gp+0xffff6b50>

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  return ((alt_errno) ? alt_errno() : &errno);
    4484:	00800034 	movhi	r2,0
    4488:	10963f04 	addi	r2,r2,22780
    448c:	10800017 	ldw	r2,0(r2)
    4490:	10001126 	beq	r2,zero,44d8 <altera_avalon_uart_read+0x11c>
    4494:	d9000015 	stw	r4,0(sp)
    4498:	103ee83a 	callr	r2
    449c:	d9000017 	ldw	r4,0(sp)
    {
      if (!block)
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
    44a0:	00c002c4 	movi	r3,11
    44a4:	10c00015 	stw	r3,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    44a8:	0005303a 	rdctl	r2,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    44ac:	00ffff84 	movi	r3,-2
    44b0:	10c6703a 	and	r3,r2,r3
    44b4:	1801703a 	wrctl	status,r3
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    44b8:	20c00117 	ldw	r3,4(r4)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    44bc:	21400017 	ldw	r5,0(r4)
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    44c0:	18c02014 	ori	r3,r3,128
    44c4:	20c00115 	stw	r3,4(r4)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    44c8:	28c00335 	stwio	r3,12(r5)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    44cc:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
    return -EWOULDBLOCK;
    44d0:	00bffd44 	movi	r2,-11
    44d4:	003fd706 	br	4434 <_gp+0xffff6b78>
    44d8:	00800034 	movhi	r2,0
    44dc:	10980104 	addi	r2,r2,24580
    44e0:	003fef06 	br	44a0 <_gp+0xffff6be4>

000044e4 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
    44e4:	defffc04 	addi	sp,sp,-16
    44e8:	dfc00315 	stw	ra,12(sp)
    44ec:	dc000215 	stw	r16,8(sp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
    44f0:	39d0000c 	andi	r7,r7,16384
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
    44f4:	30002526 	beq	r6,zero,458c <altera_avalon_uart_write+0xa8>
    44f8:	22400517 	ldw	r9,20(r4)
    44fc:	3021883a 	mov	r16,r6
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    4500:	033fff84 	movi	r12,-2
    4504:	00000806 	br	4528 <altera_avalon_uart_write+0x44>

    count--;

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
    4508:	2a000003 	ldbu	r8,0(r5)
    450c:	2253883a 	add	r9,r4,r9
        }
        while ((next == sp->tx_start));
      }
    }

    count--;
    4510:	843fffc4 	addi	r16,r16,-1

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
    4514:	4a001705 	stb	r8,92(r9)
    sp->tx_end = next;
    4518:	20c00515 	stw	r3,20(r4)

    count--;

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
    451c:	29400044 	addi	r5,r5,1

  while (count)
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    4520:	1813883a 	mov	r9,r3
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
    4524:	80001926 	beq	r16,zero,458c <altera_avalon_uart_write+0xa8>

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
    4528:	22000417 	ldw	r8,16(r4)

  while (count)
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    452c:	48c00044 	addi	r3,r9,1
    4530:	18c00fcc 	andi	r3,r3,63

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
    4534:	40fff41e 	bne	r8,r3,4508 <_gp+0xffff6c4c>
    {
      if (no_block)
    4538:	3800241e 	bne	r7,zero,45cc <altera_avalon_uart_write+0xe8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    453c:	0013303a 	rdctl	r9,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    4540:	4b14703a 	and	r10,r9,r12
    4544:	5001703a 	wrctl	status,r10
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
    4548:	22800117 	ldw	r10,4(r4)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    454c:	22c00017 	ldw	r11,0(r4)
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
    4550:	52811014 	ori	r10,r10,1088
    4554:	22800115 	stw	r10,4(r4)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    4558:	5a800335 	stwio	r10,12(r11)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    455c:	4801703a 	wrctl	status,r9
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
    4560:	22400417 	ldw	r9,16(r4)
    4564:	427ffe26 	beq	r8,r9,4560 <_gp+0xffff6ca4>
    4568:	22400517 	ldw	r9,20(r4)

    count--;

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
    456c:	2a000003 	ldbu	r8,0(r5)
        }
        while ((next == sp->tx_start));
      }
    }

    count--;
    4570:	843fffc4 	addi	r16,r16,-1

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
    4574:	2253883a 	add	r9,r4,r9
    4578:	4a001705 	stb	r8,92(r9)
    sp->tx_end = next;
    457c:	20c00515 	stw	r3,20(r4)

    count--;

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
    4580:	29400044 	addi	r5,r5,1

  while (count)
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    4584:	1813883a 	mov	r9,r3
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
    4588:	803fe71e 	bne	r16,zero,4528 <_gp+0xffff6c6c>
    458c:	0021883a 	mov	r16,zero
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    4590:	0005303a 	rdctl	r2,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    4594:	00ffff84 	movi	r3,-2
    4598:	10c6703a 	and	r3,r2,r3
    459c:	1801703a 	wrctl	status,r3
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
    45a0:	20c00117 	ldw	r3,4(r4)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    45a4:	21400017 	ldw	r5,0(r4)
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
    45a8:	18c11014 	ori	r3,r3,1088
    45ac:	20c00115 	stw	r3,4(r4)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    45b0:	28c00335 	stwio	r3,12(r5)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    45b4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
}
    45b8:	3405c83a 	sub	r2,r6,r16
    45bc:	dfc00317 	ldw	ra,12(sp)
    45c0:	dc000217 	ldw	r16,8(sp)
    45c4:	dec00404 	addi	sp,sp,16
    45c8:	f800283a 	ret
    45cc:	00800034 	movhi	r2,0
    45d0:	10963f04 	addi	r2,r2,22780
    45d4:	10800017 	ldw	r2,0(r2)
    45d8:	10000826 	beq	r2,zero,45fc <altera_avalon_uart_write+0x118>
    45dc:	d9000015 	stw	r4,0(sp)
    45e0:	d9800115 	stw	r6,4(sp)
    45e4:	103ee83a 	callr	r2
    45e8:	d9000017 	ldw	r4,0(sp)
    45ec:	d9800117 	ldw	r6,4(sp)
    {
      if (no_block)
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
    45f0:	00c002c4 	movi	r3,11
    45f4:	10c00015 	stw	r3,0(r2)
        break;
    45f8:	003fe506 	br	4590 <_gp+0xffff6cd4>
    45fc:	00800034 	movhi	r2,0
    4600:	10980104 	addi	r2,r2,24580
    4604:	003ffa06 	br	45f0 <_gp+0xffff6d34>

00004608 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
    4608:	defffd04 	addi	sp,sp,-12
    460c:	dc000015 	stw	r16,0(sp)
    4610:	dfc00215 	stw	ra,8(sp)
    4614:	dc400115 	stw	r17,4(sp)
    4618:	2021883a 	mov	r16,r4
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
    461c:	20001a16 	blt	r4,zero,4688 <close+0x80>
    4620:	20c00324 	muli	r3,r4,12
    4624:	00800034 	movhi	r2,0
    4628:	1095c504 	addi	r2,r2,22292
    462c:	1887883a 	add	r3,r3,r2
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
    4630:	18800017 	ldw	r2,0(r3)
    4634:	10800417 	ldw	r2,16(r2)
    4638:	10000c26 	beq	r2,zero,466c <close+0x64>
    463c:	1809883a 	mov	r4,r3
    4640:	103ee83a 	callr	r2

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    4644:	8009883a 	mov	r4,r16
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
    4648:	1023883a 	mov	r17,r2

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    464c:	0004aac0 	call	4aac <alt_release_fd>
    if (rval < 0)
    {
      ALT_ERRNO = -rval;
      return -1;
    }
    return 0;
    4650:	0005883a 	mov	r2,zero
    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    if (rval < 0)
    4654:	88001816 	blt	r17,zero,46b8 <close+0xb0>
  else
  {
    ALT_ERRNO = EBADFD;
    return -1;
  }
}
    4658:	dfc00217 	ldw	ra,8(sp)
    465c:	dc400117 	ldw	r17,4(sp)
    4660:	dc000017 	ldw	r16,0(sp)
    4664:	dec00304 	addi	sp,sp,12
    4668:	f800283a 	ret

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    466c:	0004aac0 	call	4aac <alt_release_fd>
    if (rval < 0)
    {
      ALT_ERRNO = -rval;
      return -1;
    }
    return 0;
    4670:	0005883a 	mov	r2,zero
  else
  {
    ALT_ERRNO = EBADFD;
    return -1;
  }
}
    4674:	dfc00217 	ldw	ra,8(sp)
    4678:	dc400117 	ldw	r17,4(sp)
    467c:	dc000017 	ldw	r16,0(sp)
    4680:	dec00304 	addi	sp,sp,12
    4684:	f800283a 	ret
    4688:	00800034 	movhi	r2,0
    468c:	10963f04 	addi	r2,r2,22780
    4690:	10800017 	ldw	r2,0(r2)
    4694:	10000226 	beq	r2,zero,46a0 <close+0x98>
    4698:	103ee83a 	callr	r2
    469c:	00000206 	br	46a8 <close+0xa0>
    46a0:	00800034 	movhi	r2,0
    46a4:	10980104 	addi	r2,r2,24580
    }
    return 0;
  }
  else
  {
    ALT_ERRNO = EBADFD;
    46a8:	00c01444 	movi	r3,81
    46ac:	10c00015 	stw	r3,0(r2)
    return -1;
    46b0:	00bfffc4 	movi	r2,-1
    46b4:	003fe806 	br	4658 <_gp+0xffff6d9c>
    46b8:	00800034 	movhi	r2,0
    46bc:	10963f04 	addi	r2,r2,22780
    46c0:	10800017 	ldw	r2,0(r2)
    46c4:	10000526 	beq	r2,zero,46dc <close+0xd4>
    46c8:	103ee83a 	callr	r2
    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    if (rval < 0)
    {
      ALT_ERRNO = -rval;
    46cc:	0463c83a 	sub	r17,zero,r17
    46d0:	14400015 	stw	r17,0(r2)
      return -1;
    46d4:	00bfffc4 	movi	r2,-1
    46d8:	003fdf06 	br	4658 <_gp+0xffff6d9c>
    46dc:	00800034 	movhi	r2,0
    46e0:	10980104 	addi	r2,r2,24580
    46e4:	003ff906 	br	46cc <_gp+0xffff6e10>

000046e8 <alt_dcache_flush_all>:
void alt_dcache_flush_all (void)
{
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
    46e8:	0005883a 	mov	r2,zero
    46ec:	00c40004 	movi	r3,4096
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
    46f0:	1000003b 	flushd	0(r2)
void alt_dcache_flush_all (void)
{
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
    46f4:	10800804 	addi	r2,r2,32
    46f8:	10fffd1e 	bne	r2,r3,46f0 <_gp+0xffff6e34>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
    46fc:	f800283a 	ret

00004700 <alt_dev_null_write>:
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
  return len;
}
    4700:	3005883a 	mov	r2,r6
    4704:	f800283a 	ret

00004708 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
    4708:	deffff04 	addi	sp,sp,-4
    470c:	dfc00015 	stw	ra,0(sp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
    4710:	20000c26 	beq	r4,zero,4744 <alt_dev_llist_insert+0x3c>
    4714:	20800217 	ldw	r2,8(r4)
    4718:	10000a26 	beq	r2,zero,4744 <alt_dev_llist_insert+0x3c>

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  entry->next     = list->next;
    471c:	28c00017 	ldw	r3,0(r5)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    4720:	21400115 	stw	r5,4(r4)
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);

  return 0;  
    4724:	0005883a 	mov	r2,zero
  entry->next     = list->next;
    4728:	20c00015 	stw	r3,0(r4)

  list->next->previous = entry;
    472c:	28c00017 	ldw	r3,0(r5)
  list->next           = entry;
    4730:	29000015 	stw	r4,0(r5)
                alt_llist* entry)
{
  entry->previous = list;
  entry->next     = list->next;

  list->next->previous = entry;
    4734:	19000115 	stw	r4,4(r3)
}
    4738:	dfc00017 	ldw	ra,0(sp)
    473c:	dec00104 	addi	sp,sp,4
    4740:	f800283a 	ret

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  return ((alt_errno) ? alt_errno() : &errno);
    4744:	00800034 	movhi	r2,0
    4748:	10963f04 	addi	r2,r2,22780
    474c:	10800017 	ldw	r2,0(r2)
    4750:	10000526 	beq	r2,zero,4768 <alt_dev_llist_insert+0x60>
    4754:	103ee83a 	callr	r2
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
  {
    ALT_ERRNO = EINVAL;
    4758:	00c00584 	movi	r3,22
    475c:	10c00015 	stw	r3,0(r2)
    return -EINVAL;
    4760:	00bffa84 	movi	r2,-22
    4764:	003ff406 	br	4738 <_gp+0xffff6e7c>
    4768:	00800034 	movhi	r2,0
    476c:	10980104 	addi	r2,r2,24580
    4770:	003ff906 	br	4758 <_gp+0xffff6e9c>

00004774 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
    4774:	defffc04 	addi	sp,sp,-16
    4778:	dc800215 	stw	r18,8(sp)
    477c:	dc000015 	stw	r16,0(sp)
    4780:	dfc00315 	stw	ra,12(sp)
    4784:	dc400115 	stw	r17,4(sp)
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
    4788:	04000034 	movhi	r16,0
    478c:	84143d04 	addi	r16,r16,20724
    4790:	04800034 	movhi	r18,0
    4794:	94943e04 	addi	r18,r18,20728
    4798:	84800936 	bltu	r16,r18,47c0 <_do_ctors+0x4c>

/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
    479c:	84a5c83a 	sub	r18,r16,r18
    47a0:	9024d0ba 	srli	r18,r18,2
    47a4:	0023883a 	mov	r17,zero
    47a8:	94800044 	addi	r18,r18,1
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
        (*ctor) (); 
    47ac:	80800017 	ldw	r2,0(r16)
    47b0:	8c400044 	addi	r17,r17,1

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
    47b4:	843fff04 	addi	r16,r16,-4
        (*ctor) (); 
    47b8:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
    47bc:	8cbffb1e 	bne	r17,r18,47ac <_gp+0xffff6ef0>
        (*ctor) (); 
}
    47c0:	dfc00317 	ldw	ra,12(sp)
    47c4:	dc800217 	ldw	r18,8(sp)
    47c8:	dc400117 	ldw	r17,4(sp)
    47cc:	dc000017 	ldw	r16,0(sp)
    47d0:	dec00404 	addi	sp,sp,16
    47d4:	f800283a 	ret

000047d8 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
    47d8:	defffc04 	addi	sp,sp,-16
    47dc:	dc800215 	stw	r18,8(sp)
    47e0:	dc000015 	stw	r16,0(sp)
    47e4:	dfc00315 	stw	ra,12(sp)
    47e8:	dc400115 	stw	r17,4(sp)
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
    47ec:	04000034 	movhi	r16,0
    47f0:	84143d04 	addi	r16,r16,20724
    47f4:	04800034 	movhi	r18,0
    47f8:	94943e04 	addi	r18,r18,20728
    47fc:	84800936 	bltu	r16,r18,4824 <_do_dtors+0x4c>

/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
    4800:	84a5c83a 	sub	r18,r16,r18
    4804:	9024d0ba 	srli	r18,r18,2
    4808:	0023883a 	mov	r17,zero
    480c:	94800044 	addi	r18,r18,1
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
        (*dtor) (); 
    4810:	80800017 	ldw	r2,0(r16)
    4814:	8c400044 	addi	r17,r17,1

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
    4818:	843fff04 	addi	r16,r16,-4
        (*dtor) (); 
    481c:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
    4820:	8cbffb1e 	bne	r17,r18,4810 <_gp+0xffff6f54>
        (*dtor) (); 
}
    4824:	dfc00317 	ldw	ra,12(sp)
    4828:	dc800217 	ldw	r18,8(sp)
    482c:	dc400117 	ldw	r17,4(sp)
    4830:	dc000017 	ldw	r16,0(sp)
    4834:	dec00404 	addi	sp,sp,16
    4838:	f800283a 	ret

0000483c <alt_icache_flush_all>:
 */

void alt_icache_flush_all (void)
{
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
    483c:	0009883a 	mov	r4,zero
    4840:	01440004 	movi	r5,4096
    4844:	0004c701 	jmpi	4c70 <alt_icache_flush>

00004848 <alt_open_fd.constprop.0>:
 *
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
    4848:	defffe04 	addi	sp,sp,-8
    484c:	dc000015 	stw	r16,0(sp)
    4850:	2021883a 	mov	r16,r4
{
  int old;

  old = open (name, flags, mode);
    4854:	2809883a 	mov	r4,r5
    4858:	300b883a 	mov	r5,r6
    485c:	01807fc4 	movi	r6,511
 *
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
    4860:	dfc00115 	stw	ra,4(sp)
{
  int old;

  old = open (name, flags, mode);
    4864:	00049300 	call	4930 <open>

  if (old >= 0)
    4868:	10000f16 	blt	r2,zero,48a8 <alt_open_fd.constprop.0+0x60>
  {
    fd->dev      = alt_fd_list[old].dev;
    486c:	10c00324 	muli	r3,r2,12
    fd->priv     = alt_fd_list[old].priv;
    fd->fd_flags = alt_fd_list[old].fd_flags;

    alt_release_fd (old);
    4870:	1009883a 	mov	r4,r2

  old = open (name, flags, mode);

  if (old >= 0)
  {
    fd->dev      = alt_fd_list[old].dev;
    4874:	00800034 	movhi	r2,0
    4878:	1095c504 	addi	r2,r2,22292
    487c:	10c5883a 	add	r2,r2,r3
    4880:	11400017 	ldw	r5,0(r2)
    fd->priv     = alt_fd_list[old].priv;
    4884:	10c00117 	ldw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
    4888:	10800217 	ldw	r2,8(r2)

  old = open (name, flags, mode);

  if (old >= 0)
  {
    fd->dev      = alt_fd_list[old].dev;
    488c:	81400015 	stw	r5,0(r16)
    fd->priv     = alt_fd_list[old].priv;
    4890:	80c00115 	stw	r3,4(r16)
    fd->fd_flags = alt_fd_list[old].fd_flags;
    4894:	80800215 	stw	r2,8(r16)

    alt_release_fd (old);
  }
} 
    4898:	dfc00117 	ldw	ra,4(sp)
    489c:	dc000017 	ldw	r16,0(sp)
    48a0:	dec00204 	addi	sp,sp,8
  {
    fd->dev      = alt_fd_list[old].dev;
    fd->priv     = alt_fd_list[old].priv;
    fd->fd_flags = alt_fd_list[old].fd_flags;

    alt_release_fd (old);
    48a4:	0004aac1 	jmpi	4aac <alt_release_fd>
  }
} 
    48a8:	dfc00117 	ldw	ra,4(sp)
    48ac:	dc000017 	ldw	r16,0(sp)
    48b0:	dec00204 	addi	sp,sp,8
    48b4:	f800283a 	ret

000048b8 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
    48b8:	defffb04 	addi	sp,sp,-20
    48bc:	2005883a 	mov	r2,r4
    48c0:	dc400115 	stw	r17,4(sp)
    48c4:	dc000015 	stw	r16,0(sp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
    48c8:	04400044 	movi	r17,1
    48cc:	04000034 	movhi	r16,0
    48d0:	8415c804 	addi	r16,r16,22304
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
    48d4:	dcc00315 	stw	r19,12(sp)
    48d8:	dc800215 	stw	r18,8(sp)
    48dc:	2827883a 	mov	r19,r5
    48e0:	3025883a 	mov	r18,r6
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
    48e4:	100b883a 	mov	r5,r2
    48e8:	8009883a 	mov	r4,r16
    48ec:	880d883a 	mov	r6,r17
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
    48f0:	dfc00415 	stw	ra,16(sp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
    48f4:	00048480 	call	4848 <alt_open_fd.constprop.0>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
    48f8:	813ffd04 	addi	r4,r16,-12
    48fc:	980b883a 	mov	r5,r19
    4900:	000d883a 	mov	r6,zero
    4904:	00048480 	call	4848 <alt_open_fd.constprop.0>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
    4908:	81000304 	addi	r4,r16,12
    490c:	900b883a 	mov	r5,r18
    4910:	880d883a 	mov	r6,r17
}  
    4914:	dfc00417 	ldw	ra,16(sp)
    4918:	dcc00317 	ldw	r19,12(sp)
    491c:	dc800217 	ldw	r18,8(sp)
    4920:	dc400117 	ldw	r17,4(sp)
    4924:	dc000017 	ldw	r16,0(sp)
    4928:	dec00504 	addi	sp,sp,20
{
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
    492c:	00048481 	jmpi	4848 <alt_open_fd.constprop.0>

00004930 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
    4930:	defff904 	addi	sp,sp,-28
    4934:	dc800215 	stw	r18,8(sp)
    4938:	2825883a 	mov	r18,r5
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
    493c:	01400034 	movhi	r5,0
    4940:	29563b04 	addi	r5,r5,22764
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
    4944:	dd400515 	stw	r21,20(sp)
    4948:	dd000415 	stw	r20,16(sp)
    494c:	dcc00315 	stw	r19,12(sp)
    4950:	dc400115 	stw	r17,4(sp)
    4954:	dfc00615 	stw	ra,24(sp)
    4958:	dc000015 	stw	r16,0(sp)
    495c:	2027883a 	mov	r19,r4
    4960:	3029883a 	mov	r20,r6
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
    4964:	0004ad80 	call	4ad8 <alt_find_dev>
    4968:	1023883a 	mov	r17,r2
{ 
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
  int status = -ENODEV;
  int isafs = 0;
    496c:	002b883a 	mov	r21,zero
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
    4970:	10004026 	beq	r2,zero,4a74 <open+0x144>
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
  {
    if ((index = alt_get_fd (dev)) < 0)
    4974:	8809883a 	mov	r4,r17
    4978:	0004c180 	call	4c18 <alt_get_fd>
    497c:	1021883a 	mov	r16,r2
    4980:	10003116 	blt	r2,zero,4a48 <open+0x118>
    {
      status = index;
    }
    else
    {
      fd = &alt_fd_list[index];
    4984:	11000324 	muli	r4,r2,12
    4988:	01800034 	movhi	r6,0
    498c:	3195c504 	addi	r6,r6,22292
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
    4990:	00d00034 	movhi	r3,16384
    4994:	18ffffc4 	addi	r3,r3,-1
    {
      status = index;
    }
    else
    {
      fd = &alt_fd_list[index];
    4998:	3109883a 	add	r4,r6,r4
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
    499c:	90c6703a 	and	r3,r18,r3
    49a0:	20c00215 	stw	r3,8(r4)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
    49a4:	a8001126 	beq	r21,zero,49ec <open+0xbc>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
    49a8:	88800317 	ldw	r2,12(r17)
    49ac:	10000526 	beq	r2,zero,49c4 <open+0x94>
    49b0:	980b883a 	mov	r5,r19
    49b4:	900d883a 	mov	r6,r18
    49b8:	a00f883a 	mov	r7,r20
    49bc:	103ee83a 	callr	r2
    status = -ENODEV;
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
    49c0:	10003616 	blt	r2,zero,4a9c <open+0x16c>
  }
  
  /* return the reference upon success */

  return index;
}
    49c4:	8005883a 	mov	r2,r16
    49c8:	dfc00617 	ldw	ra,24(sp)
    49cc:	dd400517 	ldw	r21,20(sp)
    49d0:	dd000417 	ldw	r20,16(sp)
    49d4:	dcc00317 	ldw	r19,12(sp)
    49d8:	dc800217 	ldw	r18,8(sp)
    49dc:	dc400117 	ldw	r17,4(sp)
    49e0:	dc000017 	ldw	r16,0(sp)
    49e4:	dec00704 	addi	sp,sp,28
    49e8:	f800283a 	ret
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    49ec:	00800034 	movhi	r2,0
    49f0:	10963a04 	addi	r2,r2,22760

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
    49f4:	18d00034 	orhi	r3,r3,16384
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    49f8:	11400017 	ldw	r5,0(r2)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
    49fc:	20c00215 	stw	r3,8(r4)
    4a00:	20800017 	ldw	r2,0(r4)
    4a04:	3011883a 	mov	r8,r6
    4a08:	32400204 	addi	r9,r6,8
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    4a0c:	0007883a 	mov	r3,zero
    4a10:	00000306 	br	4a20 <open+0xf0>
    4a14:	18c00044 	addi	r3,r3,1
    4a18:	4a400304 	addi	r9,r9,12
    4a1c:	28ffe236 	bltu	r5,r3,49a8 <_gp+0xffff70ec>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    4a20:	42800017 	ldw	r10,0(r8)
    4a24:	42000304 	addi	r8,r8,12
    4a28:	12bffa1e 	bne	r2,r10,4a14 <_gp+0xffff7158>
    4a2c:	49c00017 	ldw	r7,0(r9)
    4a30:	383ff80e 	bge	r7,zero,4a14 <_gp+0xffff7158>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    4a34:	19c00324 	muli	r7,r3,12
    4a38:	31cf883a 	add	r7,r6,r7
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
    4a3c:	21fff526 	beq	r4,r7,4a14 <_gp+0xffff7158>
    4a40:	04400344 	movi	r17,13
    4a44:	00000106 	br	4a4c <open+0x11c>
    4a48:	00a3c83a 	sub	r17,zero,r2

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
  {
    alt_release_fd (index);  
    4a4c:	8009883a 	mov	r4,r16
    4a50:	0004aac0 	call	4aac <alt_release_fd>
    4a54:	00800034 	movhi	r2,0
    4a58:	10963f04 	addi	r2,r2,22780
    4a5c:	10800017 	ldw	r2,0(r2)
    4a60:	10000b26 	beq	r2,zero,4a90 <open+0x160>
    4a64:	103ee83a 	callr	r2
    ALT_ERRNO = -status;
    4a68:	14400015 	stw	r17,0(r2)
    return -1;
    4a6c:	043fffc4 	movi	r16,-1
    4a70:	003fd406 	br	49c4 <_gp+0xffff7108>
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
    4a74:	9809883a 	mov	r4,r19
    4a78:	0004b6c0 	call	4b6c <alt_find_file>
    4a7c:	1023883a 	mov	r17,r2

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
    4a80:	1000081e 	bne	r2,zero,4aa4 <open+0x174>
    4a84:	044004c4 	movi	r17,19
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
    4a88:	043fffc4 	movi	r16,-1
    4a8c:	003fef06 	br	4a4c <_gp+0xffff7190>
    4a90:	00800034 	movhi	r2,0
    4a94:	10980104 	addi	r2,r2,24580
    4a98:	003ff306 	br	4a68 <_gp+0xffff71ac>
    4a9c:	00a3c83a 	sub	r17,zero,r2
    4aa0:	003fea06 	br	4a4c <_gp+0xffff7190>
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
    isafs = 1;
    4aa4:	05400044 	movi	r21,1
    4aa8:	003fb206 	br	4974 <_gp+0xffff70b8>

00004aac <alt_release_fd>:
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
  if (fd > 2)
    4aac:	00800084 	movi	r2,2
    4ab0:	1100060e 	bge	r2,r4,4acc <alt_release_fd+0x20>
  {
    alt_fd_list[fd].fd_flags = 0;
    4ab4:	21000324 	muli	r4,r4,12
    4ab8:	00800034 	movhi	r2,0
    4abc:	1095c504 	addi	r2,r2,22292
    4ac0:	1109883a 	add	r4,r2,r4
    4ac4:	20000215 	stw	zero,8(r4)
    alt_fd_list[fd].dev      = 0;
    4ac8:	20000015 	stw	zero,0(r4)
    4acc:	f800283a 	ret

00004ad0 <altera_nios2_qsys_irq_init>:
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
    NIOS2_WRITE_IENABLE(0);
    4ad0:	000170fa 	wrctl	ienable,zero
    4ad4:	f800283a 	ret

00004ad8 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
    4ad8:	defffb04 	addi	sp,sp,-20
    4adc:	dc000015 	stw	r16,0(sp)
  alt_dev* next = (alt_dev*) llist->next;
    4ae0:	2c000017 	ldw	r16,0(r5)
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
    4ae4:	dcc00315 	stw	r19,12(sp)
    4ae8:	dc800215 	stw	r18,8(sp)
    4aec:	dc400115 	stw	r17,4(sp)
    4af0:	dfc00415 	stw	ra,16(sp)
    4af4:	2823883a 	mov	r17,r5
    4af8:	2027883a 	mov	r19,r4
  alt_dev* next = (alt_dev*) llist->next;
  alt_32 len;

  len  = strlen(name) + 1;
    4afc:	0004d880 	call	4d88 <strlen>
    4b00:	14800044 	addi	r18,r2,1
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    4b04:	8c00031e 	bne	r17,r16,4b14 <alt_find_dev+0x3c>
    4b08:	00000f06 	br	4b48 <alt_find_dev+0x70>
    {
      /* match found */

      return next;
    }
    next = (alt_dev*) next->llist.next;
    4b0c:	84000017 	ldw	r16,0(r16)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    4b10:	8c000d26 	beq	r17,r16,4b48 <alt_find_dev+0x70>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
    4b14:	81000217 	ldw	r4,8(r16)
    4b18:	980b883a 	mov	r5,r19
    4b1c:	900d883a 	mov	r6,r18
    4b20:	0004d0c0 	call	4d0c <memcmp>
    4b24:	103ff91e 	bne	r2,zero,4b0c <_gp+0xffff7250>
  }
  
  /* No match found */
  
  return NULL;
}
    4b28:	8005883a 	mov	r2,r16
    4b2c:	dfc00417 	ldw	ra,16(sp)
    4b30:	dcc00317 	ldw	r19,12(sp)
    4b34:	dc800217 	ldw	r18,8(sp)
    4b38:	dc400117 	ldw	r17,4(sp)
    4b3c:	dc000017 	ldw	r16,0(sp)
    4b40:	dec00504 	addi	sp,sp,20
    4b44:	f800283a 	ret
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
    4b48:	0021883a 	mov	r16,zero
}
    4b4c:	8005883a 	mov	r2,r16
    4b50:	dfc00417 	ldw	ra,16(sp)
    4b54:	dcc00317 	ldw	r19,12(sp)
    4b58:	dc800217 	ldw	r18,8(sp)
    4b5c:	dc400117 	ldw	r17,4(sp)
    4b60:	dc000017 	ldw	r16,0(sp)
    4b64:	dec00504 	addi	sp,sp,20
    4b68:	f800283a 	ret

00004b6c <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
    4b6c:	defffa04 	addi	sp,sp,-24
    4b70:	dd000415 	stw	r20,16(sp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
    4b74:	05000034 	movhi	r20,0
    4b78:	a5163d04 	addi	r20,r20,22772
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
    4b7c:	dc000015 	stw	r16,0(sp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
    4b80:	a4000017 	ldw	r16,0(r20)
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
    4b84:	dc800215 	stw	r18,8(sp)
    4b88:	dfc00515 	stw	ra,20(sp)
    4b8c:	dcc00315 	stw	r19,12(sp)
    4b90:	dc400115 	stw	r17,4(sp)
    4b94:	2025883a 	mov	r18,r4
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    4b98:	85001526 	beq	r16,r20,4bf0 <alt_find_file+0x84>
  {
    len = strlen(next->name);
    
    if (next->name[len-1] == '/')
    4b9c:	04c00bc4 	movi	r19,47
    4ba0:	00000906 	br	4bc8 <alt_find_file+0x5c>
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    4ba4:	9087883a 	add	r3,r18,r2
    4ba8:	18c00007 	ldb	r3,0(r3)
        !memcmp (next->name, name, len))
    4bac:	100d883a 	mov	r6,r2
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    4bb0:	1cc00126 	beq	r3,r19,4bb8 <alt_find_file+0x4c>
    4bb4:	1800021e 	bne	r3,zero,4bc0 <alt_find_file+0x54>
        !memcmp (next->name, name, len))
    4bb8:	0004d0c0 	call	4d0c <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    4bbc:	10000d26 	beq	r2,zero,4bf4 <alt_find_file+0x88>
    {
      /* match found */

      return next;
    }
    next = (alt_dev*) next->llist.next;
    4bc0:	84000017 	ldw	r16,0(r16)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    4bc4:	85000a26 	beq	r16,r20,4bf0 <alt_find_file+0x84>
  {
    len = strlen(next->name);
    4bc8:	84400217 	ldw	r17,8(r16)
    4bcc:	8809883a 	mov	r4,r17
    4bd0:	0004d880 	call	4d88 <strlen>
    
    if (next->name[len-1] == '/')
    4bd4:	8887883a 	add	r3,r17,r2
    4bd8:	18ffffc7 	ldb	r3,-1(r3)
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
        !memcmp (next->name, name, len))
    4bdc:	8809883a 	mov	r4,r17
    4be0:	900b883a 	mov	r5,r18
 
  while (next != (alt_dev*) &alt_fs_list)
  {
    len = strlen(next->name);
    
    if (next->name[len-1] == '/')
    4be4:	1cffef1e 	bne	r3,r19,4ba4 <_gp+0xffff72e8>
    {
      len -= 1;
    4be8:	10bfffc4 	addi	r2,r2,-1
    4bec:	003fed06 	br	4ba4 <_gp+0xffff72e8>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
    4bf0:	0021883a 	mov	r16,zero
}
    4bf4:	8005883a 	mov	r2,r16
    4bf8:	dfc00517 	ldw	ra,20(sp)
    4bfc:	dd000417 	ldw	r20,16(sp)
    4c00:	dcc00317 	ldw	r19,12(sp)
    4c04:	dc800217 	ldw	r18,8(sp)
    4c08:	dc400117 	ldw	r17,4(sp)
    4c0c:	dc000017 	ldw	r16,0(sp)
    4c10:	dec00604 	addi	sp,sp,24
    4c14:	f800283a 	ret

00004c18 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
    4c18:	01c00034 	movhi	r7,0
    4c1c:	39d5c504 	addi	r7,r7,22292
    4c20:	3807883a 	mov	r3,r7
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    4c24:	0005883a 	mov	r2,zero
    4c28:	01800804 	movi	r6,32
    4c2c:	00000206 	br	4c38 <alt_get_fd+0x20>
    4c30:	10800044 	addi	r2,r2,1
    4c34:	11800c26 	beq	r2,r6,4c68 <alt_get_fd+0x50>
  {
    if (!alt_fd_list[i].dev)
    4c38:	19400017 	ldw	r5,0(r3)
    4c3c:	18c00304 	addi	r3,r3,12
    4c40:	283ffb1e 	bne	r5,zero,4c30 <_gp+0xffff7374>
    {
      alt_fd_list[i].dev = dev;
    4c44:	11800324 	muli	r6,r2,12
      if (i > alt_max_fd)
    4c48:	00c00034 	movhi	r3,0
    4c4c:	18d63a04 	addi	r3,r3,22760
    4c50:	19400017 	ldw	r5,0(r3)

  for (i = 0; i < ALT_MAX_FD; i++)
  {
    if (!alt_fd_list[i].dev)
    {
      alt_fd_list[i].dev = dev;
    4c54:	398f883a 	add	r7,r7,r6
    4c58:	39000015 	stw	r4,0(r7)
      if (i > alt_max_fd)
    4c5c:	2880030e 	bge	r5,r2,4c6c <alt_get_fd+0x54>
      {
        alt_max_fd = i;
    4c60:	18800015 	stw	r2,0(r3)
    4c64:	f800283a 	ret
 */

int alt_get_fd (alt_dev* dev)
{
  alt_32 i;
  int rc = -EMFILE;
    4c68:	00bffa04 	movi	r2,-24
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
}
    4c6c:	f800283a 	ret

00004c70 <alt_icache_flush>:
  if (len > NIOS2_ICACHE_SIZE)
  {
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;
    4c70:	00840004 	movi	r2,4096
    4c74:	1140012e 	bgeu	r2,r5,4c7c <alt_icache_flush+0xc>
    4c78:	100b883a 	mov	r5,r2
    4c7c:	214b883a 	add	r5,r4,r5

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
    4c80:	2005883a 	mov	r2,r4
    4c84:	2140092e 	bgeu	r4,r5,4cac <alt_icache_flush+0x3c>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
    4c88:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
    4c8c:	10800804 	addi	r2,r2,32
    4c90:	117ffd36 	bltu	r2,r5,4c88 <_gp+0xffff73cc>
/*
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
    4c94:	0104303a 	nor	r2,zero,r4
    4c98:	2885883a 	add	r2,r5,r2
    4c9c:	1004d17a 	srli	r2,r2,5
    4ca0:	10800044 	addi	r2,r2,1
    4ca4:	1004917a 	slli	r2,r2,5
    4ca8:	2085883a 	add	r2,r4,r2
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
    4cac:	210007cc 	andi	r4,r4,31
    4cb0:	20000126 	beq	r4,zero,4cb8 <alt_icache_flush+0x48>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
    4cb4:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
    4cb8:	0000203a 	flushp
    4cbc:	f800283a 	ret

00004cc0 <atexit>:
    4cc0:	200b883a 	mov	r5,r4
    4cc4:	000d883a 	mov	r6,zero
    4cc8:	0009883a 	mov	r4,zero
    4ccc:	000f883a 	mov	r7,zero
    4cd0:	0004e141 	jmpi	4e14 <__register_exitproc>

00004cd4 <exit>:
    4cd4:	defffe04 	addi	sp,sp,-8
    4cd8:	000b883a 	mov	r5,zero
    4cdc:	dc000015 	stw	r16,0(sp)
    4ce0:	dfc00115 	stw	ra,4(sp)
    4ce4:	2021883a 	mov	r16,r4
    4ce8:	0004f440 	call	4f44 <__call_exitprocs>
    4cec:	00800034 	movhi	r2,0
    4cf0:	10963504 	addi	r2,r2,22740
    4cf4:	11000017 	ldw	r4,0(r2)
    4cf8:	20800f17 	ldw	r2,60(r4)
    4cfc:	10000126 	beq	r2,zero,4d04 <exit+0x30>
    4d00:	103ee83a 	callr	r2
    4d04:	8009883a 	mov	r4,r16
    4d08:	00050e40 	call	50e4 <_exit>

00004d0c <memcmp>:
    4d0c:	01c000c4 	movi	r7,3
    4d10:	3980192e 	bgeu	r7,r6,4d78 <memcmp+0x6c>
    4d14:	2904b03a 	or	r2,r5,r4
    4d18:	11c4703a 	and	r2,r2,r7
    4d1c:	10000f26 	beq	r2,zero,4d5c <memcmp+0x50>
    4d20:	20c00003 	ldbu	r3,0(r4)
    4d24:	28800003 	ldbu	r2,0(r5)
    4d28:	1880151e 	bne	r3,r2,4d80 <memcmp+0x74>
    4d2c:	31bfff84 	addi	r6,r6,-2
    4d30:	01ffffc4 	movi	r7,-1
    4d34:	00000406 	br	4d48 <memcmp+0x3c>
    4d38:	20c00003 	ldbu	r3,0(r4)
    4d3c:	28800003 	ldbu	r2,0(r5)
    4d40:	31bfffc4 	addi	r6,r6,-1
    4d44:	18800e1e 	bne	r3,r2,4d80 <memcmp+0x74>
    4d48:	21000044 	addi	r4,r4,1
    4d4c:	29400044 	addi	r5,r5,1
    4d50:	31fff91e 	bne	r6,r7,4d38 <_gp+0xffff747c>
    4d54:	0005883a 	mov	r2,zero
    4d58:	f800283a 	ret
    4d5c:	20c00017 	ldw	r3,0(r4)
    4d60:	28800017 	ldw	r2,0(r5)
    4d64:	1880041e 	bne	r3,r2,4d78 <memcmp+0x6c>
    4d68:	31bfff04 	addi	r6,r6,-4
    4d6c:	21000104 	addi	r4,r4,4
    4d70:	29400104 	addi	r5,r5,4
    4d74:	39bff936 	bltu	r7,r6,4d5c <_gp+0xffff74a0>
    4d78:	303fe91e 	bne	r6,zero,4d20 <_gp+0xffff7464>
    4d7c:	003ff506 	br	4d54 <_gp+0xffff7498>
    4d80:	1885c83a 	sub	r2,r3,r2
    4d84:	f800283a 	ret

00004d88 <strlen>:
    4d88:	208000cc 	andi	r2,r4,3
    4d8c:	10001f1e 	bne	r2,zero,4e0c <strlen+0x84>
    4d90:	20800017 	ldw	r2,0(r4)
    4d94:	01ffbff4 	movhi	r7,65279
    4d98:	39ffbfc4 	addi	r7,r7,-257
    4d9c:	01a02074 	movhi	r6,32897
    4da0:	31a02004 	addi	r6,r6,-32640
    4da4:	11c7883a 	add	r3,r2,r7
    4da8:	0084303a 	nor	r2,zero,r2
    4dac:	1886703a 	and	r3,r3,r2
    4db0:	1986703a 	and	r3,r3,r6
    4db4:	2005883a 	mov	r2,r4
    4db8:	1800101e 	bne	r3,zero,4dfc <strlen+0x74>
    4dbc:	10800104 	addi	r2,r2,4
    4dc0:	10c00017 	ldw	r3,0(r2)
    4dc4:	19cb883a 	add	r5,r3,r7
    4dc8:	00c6303a 	nor	r3,zero,r3
    4dcc:	28c6703a 	and	r3,r5,r3
    4dd0:	1986703a 	and	r3,r3,r6
    4dd4:	1800091e 	bne	r3,zero,4dfc <strlen+0x74>
    4dd8:	10800104 	addi	r2,r2,4
    4ddc:	10c00017 	ldw	r3,0(r2)
    4de0:	19cb883a 	add	r5,r3,r7
    4de4:	00c6303a 	nor	r3,zero,r3
    4de8:	28c6703a 	and	r3,r5,r3
    4dec:	1986703a 	and	r3,r3,r6
    4df0:	183ff226 	beq	r3,zero,4dbc <_gp+0xffff7500>
    4df4:	00000106 	br	4dfc <strlen+0x74>
    4df8:	10800044 	addi	r2,r2,1
    4dfc:	10c00007 	ldb	r3,0(r2)
    4e00:	183ffd1e 	bne	r3,zero,4df8 <_gp+0xffff753c>
    4e04:	1105c83a 	sub	r2,r2,r4
    4e08:	f800283a 	ret
    4e0c:	2005883a 	mov	r2,r4
    4e10:	003ffa06 	br	4dfc <_gp+0xffff7540>

00004e14 <__register_exitproc>:
    4e14:	defffa04 	addi	sp,sp,-24
    4e18:	00800034 	movhi	r2,0
    4e1c:	10963504 	addi	r2,r2,22740
    4e20:	dc000315 	stw	r16,12(sp)
    4e24:	14000017 	ldw	r16,0(r2)
    4e28:	dc400415 	stw	r17,16(sp)
    4e2c:	dfc00515 	stw	ra,20(sp)
    4e30:	80805217 	ldw	r2,328(r16)
    4e34:	2023883a 	mov	r17,r4
    4e38:	10003e26 	beq	r2,zero,4f34 <__register_exitproc+0x120>
    4e3c:	10c00117 	ldw	r3,4(r2)
    4e40:	020007c4 	movi	r8,31
    4e44:	40c0180e 	bge	r8,r3,4ea8 <__register_exitproc+0x94>
    4e48:	00800034 	movhi	r2,0
    4e4c:	10800004 	addi	r2,r2,0
    4e50:	1000061e 	bne	r2,zero,4e6c <__register_exitproc+0x58>
    4e54:	00bfffc4 	movi	r2,-1
    4e58:	dfc00517 	ldw	ra,20(sp)
    4e5c:	dc400417 	ldw	r17,16(sp)
    4e60:	dc000317 	ldw	r16,12(sp)
    4e64:	dec00604 	addi	sp,sp,24
    4e68:	f800283a 	ret
    4e6c:	01006404 	movi	r4,400
    4e70:	d9400015 	stw	r5,0(sp)
    4e74:	d9800115 	stw	r6,4(sp)
    4e78:	d9c00215 	stw	r7,8(sp)
    4e7c:	00000000 	call	0 <__alt_mem_ram_cpu>
    4e80:	d9400017 	ldw	r5,0(sp)
    4e84:	d9800117 	ldw	r6,4(sp)
    4e88:	d9c00217 	ldw	r7,8(sp)
    4e8c:	103ff126 	beq	r2,zero,4e54 <_gp+0xffff7598>
    4e90:	80c05217 	ldw	r3,328(r16)
    4e94:	10000115 	stw	zero,4(r2)
    4e98:	10c00015 	stw	r3,0(r2)
    4e9c:	80805215 	stw	r2,328(r16)
    4ea0:	10006215 	stw	zero,392(r2)
    4ea4:	10006315 	stw	zero,396(r2)
    4ea8:	10c00117 	ldw	r3,4(r2)
    4eac:	88000d1e 	bne	r17,zero,4ee4 <__register_exitproc+0xd0>
    4eb0:	19000084 	addi	r4,r3,2
    4eb4:	2109883a 	add	r4,r4,r4
    4eb8:	18c00044 	addi	r3,r3,1
    4ebc:	2109883a 	add	r4,r4,r4
    4ec0:	1109883a 	add	r4,r2,r4
    4ec4:	10c00115 	stw	r3,4(r2)
    4ec8:	0005883a 	mov	r2,zero
    4ecc:	21400015 	stw	r5,0(r4)
    4ed0:	dfc00517 	ldw	ra,20(sp)
    4ed4:	dc400417 	ldw	r17,16(sp)
    4ed8:	dc000317 	ldw	r16,12(sp)
    4edc:	dec00604 	addi	sp,sp,24
    4ee0:	f800283a 	ret
    4ee4:	02400044 	movi	r9,1
    4ee8:	12806217 	ldw	r10,392(r2)
    4eec:	48d2983a 	sll	r9,r9,r3
    4ef0:	19000804 	addi	r4,r3,32
    4ef4:	18d1883a 	add	r8,r3,r3
    4ef8:	2109883a 	add	r4,r4,r4
    4efc:	4211883a 	add	r8,r8,r8
    4f00:	2109883a 	add	r4,r4,r4
    4f04:	1109883a 	add	r4,r2,r4
    4f08:	1211883a 	add	r8,r2,r8
    4f0c:	5254b03a 	or	r10,r10,r9
    4f10:	21c02215 	stw	r7,136(r4)
    4f14:	41802215 	stw	r6,136(r8)
    4f18:	12806215 	stw	r10,392(r2)
    4f1c:	01000084 	movi	r4,2
    4f20:	893fe31e 	bne	r17,r4,4eb0 <_gp+0xffff75f4>
    4f24:	11006317 	ldw	r4,396(r2)
    4f28:	2252b03a 	or	r9,r4,r9
    4f2c:	12406315 	stw	r9,396(r2)
    4f30:	003fdf06 	br	4eb0 <_gp+0xffff75f4>
    4f34:	00800034 	movhi	r2,0
    4f38:	109a1604 	addi	r2,r2,26712
    4f3c:	80805215 	stw	r2,328(r16)
    4f40:	003fbe06 	br	4e3c <_gp+0xffff7580>

00004f44 <__call_exitprocs>:
    4f44:	00800034 	movhi	r2,0
    4f48:	10963504 	addi	r2,r2,22740
    4f4c:	10800017 	ldw	r2,0(r2)
    4f50:	defff304 	addi	sp,sp,-52
    4f54:	df000b15 	stw	fp,44(sp)
    4f58:	d8800015 	stw	r2,0(sp)
    4f5c:	10805204 	addi	r2,r2,328
    4f60:	dd400815 	stw	r21,32(sp)
    4f64:	dfc00c15 	stw	ra,48(sp)
    4f68:	ddc00a15 	stw	r23,40(sp)
    4f6c:	dd800915 	stw	r22,36(sp)
    4f70:	dd000715 	stw	r20,28(sp)
    4f74:	dcc00615 	stw	r19,24(sp)
    4f78:	dc800515 	stw	r18,20(sp)
    4f7c:	dc400415 	stw	r17,16(sp)
    4f80:	dc000315 	stw	r16,12(sp)
    4f84:	d9000115 	stw	r4,4(sp)
    4f88:	2839883a 	mov	fp,r5
    4f8c:	d8800215 	stw	r2,8(sp)
    4f90:	057fffc4 	movi	r21,-1
    4f94:	d8800017 	ldw	r2,0(sp)
    4f98:	ddc00217 	ldw	r23,8(sp)
    4f9c:	14805217 	ldw	r18,328(r2)
    4fa0:	90001726 	beq	r18,zero,5000 <__call_exitprocs+0xbc>
    4fa4:	94400117 	ldw	r17,4(r18)
    4fa8:	8c3fffc4 	addi	r16,r17,-1
    4fac:	80001116 	blt	r16,zero,4ff4 <__call_exitprocs+0xb0>
    4fb0:	8c400044 	addi	r17,r17,1
    4fb4:	8427883a 	add	r19,r16,r16
    4fb8:	8c63883a 	add	r17,r17,r17
    4fbc:	95802204 	addi	r22,r18,136
    4fc0:	9ce7883a 	add	r19,r19,r19
    4fc4:	8c63883a 	add	r17,r17,r17
    4fc8:	b4e7883a 	add	r19,r22,r19
    4fcc:	9463883a 	add	r17,r18,r17
    4fd0:	e0001726 	beq	fp,zero,5030 <__call_exitprocs+0xec>
    4fd4:	8c87c83a 	sub	r3,r17,r18
    4fd8:	b0c7883a 	add	r3,r22,r3
    4fdc:	18c01e17 	ldw	r3,120(r3)
    4fe0:	1f001326 	beq	r3,fp,5030 <__call_exitprocs+0xec>
    4fe4:	843fffc4 	addi	r16,r16,-1
    4fe8:	9cffff04 	addi	r19,r19,-4
    4fec:	8c7fff04 	addi	r17,r17,-4
    4ff0:	857ff71e 	bne	r16,r21,4fd0 <_gp+0xffff7714>
    4ff4:	00800034 	movhi	r2,0
    4ff8:	10800004 	addi	r2,r2,0
    4ffc:	10002a1e 	bne	r2,zero,50a8 <__call_exitprocs+0x164>
    5000:	dfc00c17 	ldw	ra,48(sp)
    5004:	df000b17 	ldw	fp,44(sp)
    5008:	ddc00a17 	ldw	r23,40(sp)
    500c:	dd800917 	ldw	r22,36(sp)
    5010:	dd400817 	ldw	r21,32(sp)
    5014:	dd000717 	ldw	r20,28(sp)
    5018:	dcc00617 	ldw	r19,24(sp)
    501c:	dc800517 	ldw	r18,20(sp)
    5020:	dc400417 	ldw	r17,16(sp)
    5024:	dc000317 	ldw	r16,12(sp)
    5028:	dec00d04 	addi	sp,sp,52
    502c:	f800283a 	ret
    5030:	91000117 	ldw	r4,4(r18)
    5034:	88c00017 	ldw	r3,0(r17)
    5038:	213fffc4 	addi	r4,r4,-1
    503c:	24001526 	beq	r4,r16,5094 <__call_exitprocs+0x150>
    5040:	88000015 	stw	zero,0(r17)
    5044:	183fe726 	beq	r3,zero,4fe4 <_gp+0xffff7728>
    5048:	00800044 	movi	r2,1
    504c:	1408983a 	sll	r4,r2,r16
    5050:	91406217 	ldw	r5,392(r18)
    5054:	95000117 	ldw	r20,4(r18)
    5058:	214a703a 	and	r5,r4,r5
    505c:	28000b26 	beq	r5,zero,508c <__call_exitprocs+0x148>
    5060:	91406317 	ldw	r5,396(r18)
    5064:	2148703a 	and	r4,r4,r5
    5068:	20000c1e 	bne	r4,zero,509c <__call_exitprocs+0x158>
    506c:	99400017 	ldw	r5,0(r19)
    5070:	d9000117 	ldw	r4,4(sp)
    5074:	183ee83a 	callr	r3
    5078:	90c00117 	ldw	r3,4(r18)
    507c:	1d3fc51e 	bne	r3,r20,4f94 <_gp+0xffff76d8>
    5080:	b8c00017 	ldw	r3,0(r23)
    5084:	1cbfd726 	beq	r3,r18,4fe4 <_gp+0xffff7728>
    5088:	003fc206 	br	4f94 <_gp+0xffff76d8>
    508c:	183ee83a 	callr	r3
    5090:	003ff906 	br	5078 <_gp+0xffff77bc>
    5094:	94000115 	stw	r16,4(r18)
    5098:	003fea06 	br	5044 <_gp+0xffff7788>
    509c:	99000017 	ldw	r4,0(r19)
    50a0:	183ee83a 	callr	r3
    50a4:	003ff406 	br	5078 <_gp+0xffff77bc>
    50a8:	90c00117 	ldw	r3,4(r18)
    50ac:	1800071e 	bne	r3,zero,50cc <__call_exitprocs+0x188>
    50b0:	90c00017 	ldw	r3,0(r18)
    50b4:	18000926 	beq	r3,zero,50dc <__call_exitprocs+0x198>
    50b8:	9009883a 	mov	r4,r18
    50bc:	b8c00015 	stw	r3,0(r23)
    50c0:	00000000 	call	0 <__alt_mem_ram_cpu>
    50c4:	bc800017 	ldw	r18,0(r23)
    50c8:	003fb506 	br	4fa0 <_gp+0xffff76e4>
    50cc:	90c00017 	ldw	r3,0(r18)
    50d0:	902f883a 	mov	r23,r18
    50d4:	1825883a 	mov	r18,r3
    50d8:	003fb106 	br	4fa0 <_gp+0xffff76e4>
    50dc:	0007883a 	mov	r3,zero
    50e0:	003ffb06 	br	50d0 <_gp+0xffff7814>

000050e4 <_exit>:
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
    50e4:	20000226 	beq	r4,zero,50f0 <_exit+0xc>
    ALT_SIM_FAIL();
    50e8:	002af070 	cmpltui	zero,zero,43969
    50ec:	003fff06 	br	50ec <_gp+0xffff7830>
  } else {
    ALT_SIM_PASS();
    50f0:	002af0b0 	cmpltui	zero,zero,43970
    50f4:	003ffd06 	br	50ec <_gp+0xffff7830>
