<style type='text/css'>/*<![CDATA[*/
div.rbtoc1759725787226 {padding: 0px;}
div.rbtoc1759725787226 ul {list-style: default;margin-left: 0px;}
div.rbtoc1759725787226 li {margin-left: 0px;padding-left: 0px;}

/*]]>*/</style><div class='toc-macro rbtoc1759725787226'>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>1</span> <a href='#Ncore3.7FSYSTestplan:-History'>History</a></li>
<li><span class='TOCOutline'>2</span> <a href='#Ncore3.7FSYSTestplan:-ReviewHistory'>Review History</a></li>
<li><span class='TOCOutline'>3</span> <a href='#Ncore3.7FSYSTestplan:-ReferenceDocuments'>Reference Documents</a></li>
<li><span class='TOCOutline'>4</span> <a href='#Ncore3.7FSYSTestplan:-Introduction'>Introduction</a></li>
<li><span class='TOCOutline'>5</span> <a href='#Ncore3.7FSYSTestplan:-Ncore3.7features'>Ncore3.7 features</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>5.1</span> <a href='#Ncore3.7FSYSTestplan:-NewAMBAInterfaces(ACE5,AXI5,AXI5w/atomics,AXI5withproxycache)'>New AMBA Interfaces (ACE5, AXI5, AXI5 w/ atomics, AXI5 with proxy cache)</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>5.1.1</span> <a href='#Ncore3.7FSYSTestplan:-StimulusDescriptions'>Stimulus Descriptions</a></li>
</ul>
</li>
<li><span class='TOCOutline'>5.2</span> <a href='#Ncore3.7FSYSTestplan:-CHI-BInterfaceProtection'>CHI-B Interface Protection</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>5.2.1</span> <a href='#Ncore3.7FSYSTestplan:-StimulusDescriptions.1'>Stimulus Descriptions</a></li>
<li><span class='TOCOutline'>5.2.2</span> <a href='#Ncore3.7FSYSTestplan:-Functionalcoverage&amp;Checks'>Functional coverage &amp; Checks</a></li>
</ul>
</li>
<li><span class='TOCOutline'>5.3</span> <a href='#Ncore3.7FSYSTestplan:-Movedtoncore3.7.1-AMBA5AXISupportInterfaceParityCheck'>Moved to ncore3.7.1 - AMBA 5 AXI Support Interface Parity Check</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>5.3.1</span> <a href='#Ncore3.7FSYSTestplan:-StimulusDescriptions.2'>Stimulus Descriptions</a></li>
<li><span class='TOCOutline'>5.3.2</span> <a href='#Ncore3.7FSYSTestplan:-Functionalcoverage&amp;Checks.1'>Functional coverage &amp; Checks</a></li>
</ul>
</li>
<li><span class='TOCOutline'>5.4</span> <a href='#Ncore3.7FSYSTestplan:-Movedtoncore3.7.1-IOAIUp(AMBA5OWOAXISupport)'>Moved to ncore3.7.1 - IOAIUp (AMBA 5 OWO AXI Support)</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>5.4.1</span> <a href='#Ncore3.7FSYSTestplan:-IOAIUp-TargetConfigurationsrequirement(Movedtoncore3.7.1)'>IOAIUp - Target Configurations requirement (Moved to ncore3.7.1)</a></li>
<li><span class='TOCOutline'>5.4.2</span> <a href='#Ncore3.7FSYSTestplan:-StimulusDescriptions.3'>Stimulus Descriptions</a></li>
<li><span class='TOCOutline'>5.4.3</span> <a href='#Ncore3.7FSYSTestplan:-Functionalcoverage&amp;Checks(belongtoowo/IOAIUpwhichisdeferredtoncore3.7.1)'>Functional coverage &amp; Checks (belong to owo/IOAIUp which is deferred to ncore3.7.1)</a></li>
</ul>
</li>
<li><span class='TOCOutline'>5.5</span> <a href='#Ncore3.7FSYSTestplan:-FSCregistersmappingchange'>FSC registers mapping change</a></li>
<li><span class='TOCOutline'>5.6</span> <a href='#Ncore3.7FSYSTestplan:-MeshTopologysupport'>Mesh Topology support</a></li>
<li><span class='TOCOutline'>5.7</span> <a href='#Ncore3.7FSYSTestplan:-IncreaseRBRCount'>Increase RBR Count</a></li>
<li><span class='TOCOutline'>5.8</span> <a href='#Ncore3.7FSYSTestplan:-IncreaseSMCTagbankto4'>Increase SMC Tag bank to 4</a></li>
<li><span class='TOCOutline'>5.9</span> <a href='#Ncore3.7FSYSTestplan:-LargerSTT'>Larger STT</a></li>
<li><span class='TOCOutline'>5.10</span> <a href='#Ncore3.7FSYSTestplan:-IncreaseSkidBufferSize'>Increase Skid Buffer Size</a></li>
<li><span class='TOCOutline'>5.11</span> <a href='#Ncore3.7FSYSTestplan:-AddSRAMimplementationtoSkidBuffer'>Add SRAM implementation to Skid Buffer</a></li>
<li><span class='TOCOutline'>5.12</span> <a href='#Ncore3.7FSYSTestplan:-Miscellaneous'>Miscellaneous</a>
<ul class='toc-indentation'>
<li><span class='TOCOutline'>5.12.1</span> <a href='#Ncore3.7FSYSTestplan:-StimulusDescriptions.4'>Stimulus Descriptions</a></li>
</ul>
</li>
</ul>
</li>
<li><span class='TOCOutline'>6</span> <a href='#Ncore3.7FSYSTestplan:-SolvnetCaseshttps://solvnet.synopsys.com/'>Solvnet Cases https://solvnet.synopsys.com/</a></li>
</ul>
</div><h1 id="Ncore3.7FSYSTestplan:-History">History</h1><div class="table-wrap"><table data-table-width="760" data-layout="default" data-local-id="224d3fca-2db2-4da7-8500-3de2cecc92f5" class="confluenceTable"><colgroup><col style="width: 170.0px;"/><col style="width: 170.0px;"/><col style="width: 170.0px;"/><col style="width: 170.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Version</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Date</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Comment</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Autor</strong></p></th></tr><tr><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr></tbody></table></div><h1 id="Ncore3.7FSYSTestplan:-ReviewHistory">Review History</h1><div class="table-wrap"><table data-table-width="760" data-layout="default" data-local-id="6ca15584-a15e-4f48-a89b-c28d8f068e3e" class="confluenceTable"><colgroup><col style="width: 170.0px;"/><col style="width: 170.0px;"/><col style="width: 170.0px;"/><col style="width: 170.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Version</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Date</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Attendees</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,#f4f5f7)" class="confluenceTh"><p><strong>Comments</strong></p></th></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr><tr><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td><td class="confluenceTd"><p> </p></td></tr></tbody></table></div><h1 id="Ncore3.7FSYSTestplan:-ReferenceDocuments">Reference Documents</h1><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/569475076/Arch+Ncore+3.7+Docs" data-linked-resource-id="569475076" data-linked-resource-version="84" data-linked-resource-type="page">Arch Ncore 3.7 Docs</a> </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/626982924/Ncore+3.7_Micro-Architecture+Specifications" data-linked-resource-id="626982924" data-linked-resource-version="14" data-linked-resource-type="page">Ncore 3.7_Micro-Architecture Specifications</a> </p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/211026133/Ncore+3.7.0+Features+and+Documents+Tracking" data-linked-resource-id="211026133" data-linked-resource-version="66" data-linked-resource-type="page">Ncore 3.7.0 Features and Documents Tracking:</a> </p><h1 id="Ncore3.7FSYSTestplan:-Introduction">Introduction</h1><p>See Ncore 3.6 FULL_Sys Test Plan: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/254509064/Ncore+3.6+FULL_SYS+Testplan" data-linked-resource-id="254509064" data-linked-resource-version="124" data-linked-resource-type="page">Ncore 3.6 FULL_SYS Testplan</a> </p><p>See Ncore 3.4 FULL_Sys Test Plan: <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/45777388/Ncore+3.4+Full_Sys+TestPlan" data-linked-resource-id="45777388" data-linked-resource-version="212" data-linked-resource-type="page">Ncore 3.4 Full_Sys TestPlan</a> </p><p /><h1 id="Ncore3.7FSYSTestplan:-Ncore3.7features">Ncore3.7 features</h1><h2 id="Ncore3.7FSYSTestplan:-NewAMBAInterfaces(ACE5,AXI5,AXI5w/atomics,AXI5withproxycache)">New AMBA Interfaces (ACE5, AXI5, AXI5 w/ atomics, AXI5 with proxy cache)</h2><h3 id="Ncore3.7FSYSTestplan:-StimulusDescriptions">Stimulus Descriptions</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="aedfcf07-3585-41e9-a2fd-28166ac79810" class="confluenceTable"><colgroup><col style="width: 111.0px;"/><col style="width: 269.0px;"/><col style="width: 308.0px;"/><col style="width: 140.0px;"/><col style="width: 297.0px;"/><col style="width: 174.0px;"/><col style="width: 175.0px;"/><col style="width: 324.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p> </p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Scenario</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Hashtag</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Implemented</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p>1</p></td><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p>Random ACE5, AXI5, AXI5 w/ atomics, AXI5 with proxy cache stimulus</p></td><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p> Kick-off IOAIU block level random sequence to drive native i/f</p></td><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p> </p></td><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p>#Stimulus.FSYS.v370.amba5.random_AXI5</p><p>#Stimulus.FSYS.v370.amba5.random_ACE5</p><p>#Stimulus.FSYS.v370.amba5.random_AXI5_w_proxy_cache</p><p>#Stimulus.FSYS.v370.amba5.random_AXI5_w_atomics</p></td><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p>Yes</p></td><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p>PASS</p></td><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p> </p></td></tr><tr><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p>2</p></td><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p>Self-checking ACE5, AXI5, AXI5 w/ atomics, AXI5 with proxy cache stimulus</p><p /></td><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p> </p><ol start="1"><li><p>Issue write</p></li><li><p>Issue read</p></li><li><p>Compare write data vs read data</p></li></ol></td><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p> </p></td><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p>#Stimulus.FSYS.v370.amba5.SelfCheking_WrRd_AXI5</p><p>#Stimulus.FSYS.v370.amba5.SelfCheking_WrRd_ACE5</p><p>#Stimulus.FSYS.v370.amba5.SelfCheking_WrRd_AXI5_w_proxy_cache</p><p>#Stimulus.FSYS.v370.amba5.SelfCheking_WrRd_AXI5_w_atomics</p></td><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p>Yes</p></td><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p>PASS</p></td><td data-highlight-colour="var(--ds-surface, #FFFFFF)" class="confluenceTd"><p> </p></td></tr></tbody></table></div><h2 id="Ncore3.7FSYSTestplan:-CHI-BInterfaceProtection">CHI-B Interface Protection </h2><ul><li><p>This Feature is based on Ncore_system_architecture_3.7 section 9.6.2 - Odd parity check protection to CHI-B interface</p></li><li><p><span class="inline-comment-marker" data-ref="1059d684-8ddf-41e1-a7d6-f1f48d124b76">Valid for these interface types  : CHI-B &amp; CHI-E</span></p></li></ul><h3 id="Ncore3.7FSYSTestplan:-StimulusDescriptions.1">Stimulus Descriptions</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="88fbfa9a-2fd5-46ac-909c-9b541fa6f896" class="confluenceTable"><colgroup><col style="width: 111.0px;"/><col style="width: 232.0px;"/><col style="width: 346.0px;"/><col style="width: 140.0px;"/><col style="width: 303.0px;"/><col style="width: 169.0px;"/><col style="width: 175.0px;"/><col style="width: 324.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p> </p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Scenario</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Hashtag</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Implemented</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>Drive *_chk signals</p></td><td class="confluenceTd"><p>Drive all *chk signals based on <strong>Check_type=Odd_Parity_Byte_ALL (</strong>ARM CHI-F<strong>)</strong></p><p>Odd parity checking included for all signals</p><p>Enabled in all tests in config with this feature enabled</p><p>No separate test will be written in FSYS</p></td><td class="confluenceTd"><p>CHI-F spec</p><p>Ncore_system_architecture_3.7</p><p>Ncore 3.7 CHI AIU Micro-artchitecture Specification</p></td><td class="confluenceTd"><p>#Stimulus.FSYS.v370.if_parity_chk.CHI_B</p><p>#Stimulus.FSYS.v370.if_parity_chk.CHI_F</p></td><td class="confluenceTd"><p>Yes</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><ul><li><p><a class="confluence-userlink user-mention" data-account-id="624b378f699649006ae98ff1" href="https://arterisip.atlassian.net/wiki/people/624b378f699649006ae98ff1?ref=confluence" target="_blank" data-linked-resource-id="789132" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Naveen Rajagopal</a> to <strong>get the valid configuration</strong></p></li><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15518"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_880410689_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15518" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-15518</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p></li></ul></td></tr><tr><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>Drive *_chk signals with parity error</p></td><td class="confluenceTd"><ol start="1"><li><p>Inject parity error on either of channel (For channels driven by design, need to force internal signal to inject parity error.) after kicking off chiaiu traffic (with all scoreboards disabled)</p></li><li><p>After checking &amp; clearing error registers &amp; fault, Suspend random traffic and Run self-checking test (Limited txns - write, read ; write, read &amp; compare) to make sure smooth operations since all scoreboards are disabled in this test.</p></li></ol><p>In other flavor of this test, Don’t enable scoreboards in step-1 and then in step-2 Enable scoreboards while kicking off random (all supported txns) stimulus </p><p /></td><td class="confluenceTd"><p>Same as above</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>parity error test is Verified at chi subsys TB</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>Same as above</p><p>Removed hashtags since feature is not verified at FSYS (

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15797"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_880410689_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15797" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-15797</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 ). But, they are verified at chi subsys</p><ul><li><p>Stimulus.FSYS.v370.if_parity_chk_err.CHI_B</p></li><li><p>Stimulus.FSYS.v370.if_parity_chk_err.CHI_F</p></li></ul></td></tr></tbody></table></div><h3 id="Ncore3.7FSYSTestplan:-Functionalcoverage&amp;Checks">Functional coverage &amp; Checks</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="4649267d-2123-4fce-857d-a25f33697c6b" class="confluenceTable"><colgroup><col style="width: 112.0px;"/><col style="width: 228.0px;"/><col style="width: 349.0px;"/><col style="width: 140.0px;"/><col style="width: 308.0px;"/><col style="width: 184.0px;"/><col style="width: 146.0px;"/><col style="width: 333.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p> </p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Scenario</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Hashtag</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Implemented</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>Verify *_chk signals</p></td><td class="confluenceTd"><p>Check all *chk signals based on <strong>Check_type=Odd_Parity_Byte_ALL (</strong>ARM IHI 0022H.c, E2.3 Configuration of interface protection<strong>)</strong></p><p>Odd parity checking included for all signals </p><p>No interrupt (&amp; UCE fault if resiliency config) should be indicated by design</p><p>Enabled in all tests in config with this feature enabled</p></td><td class="confluenceTd"><p>CHI-F spec</p><p>Ncore_system_architecture_3.7</p><p>Ncore 3.7 CHI AIU Micro-artchitecture Specification</p></td><td class="confluenceTd"><p>#Cover.FSYS.v370.if_parity_chk.CHI_B</p><p>#Cover.FSYS.v370.if_parity_chk.CHI_E</p></td><td class="confluenceTd"><p>Yes</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p /><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15532"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_880410689_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15532" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-15532</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p></td></tr><tr><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>Verify *_chk signals with parity error</p></td><td class="confluenceTd"><p>the chiaiu should detect &amp; log a parity error (in reg &amp; interrupt) on the interface as per ioaiu uArch &amp; syst arch spec</p><p /><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" alt="image-20241001-111913.png" width="252" src="https://arterisip.atlassian.net/wiki/download/attachments/880410689/image-20241001-111913.png?api=v2"></span><p>If resiliency config, Check UCE Fault and then clear fault.</p><p>Each channel should be covered in verification (either in single test or in separate flavors of the test) - </p><p>Cover cases </p><ol start="1"><li><p>CAIUUEDR[IntfCheckErrDetEn]=Enabled</p></li><li><p>CAIUUEDR[IntfCheckErrDetEn]=Disabled</p></li><li><p>CAIUUEIR[IntfCheckErrIntrEn]=Enabled</p></li><li><p>CAIUUEIR[IntfCheckErrIntrEn]=Disabled</p></li></ol></td><td class="confluenceTd"><p>Same as above</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Parity error test is verified at chi subsys TB</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>Same as above</p><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15627"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_880410689_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15627" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-15627</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p><p>Removed hashtags since feature is not verified at FSYS (

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15797"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_880410689_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15797" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-15797</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 ). But, they are verified at chi subsys</p><ul><li><p>Cover.FSYS.v370.if_parity_chk_err.CHI_B</p></li><li><p>Cover.FSYS.v370.if_parity_chk_err.CHI_E</p></li></ul></td></tr></tbody></table></div><p /><h2 id="Ncore3.7FSYSTestplan:-Movedtoncore3.7.1-AMBA5AXISupportInterfaceParityCheck">Moved to ncore3.7.1 - AMBA 5 AXI Support Interface Parity Check </h2><ul><li><p>This Feature is based on Ncore_system_architecture_3.7 section 9.6.1 - <strong>“Odd parity check protection to NCAIU supported interfaces”</strong></p></li><li><p>Valid for below interface types  : </p><ul><li><p>AXI5</p></li><li><p>ACE5</p></li><li><p>ACE5-Lite</p></li><li><p>ACE5-LiteDVM </p></li><li><p>Refer comment of <a class="confluence-userlink user-mention" data-account-id="5ef544d64d302e0ac31d750a" href="https://arterisip.atlassian.net/wiki/people/5ef544d64d302e0ac31d750a?ref=confluence" target="_blank" data-linked-resource-id="787365" data-linked-resource-version="1" data-linked-resource-type="userinfo" data-base-url="https://arterisip.atlassian.net/wiki">Bernard Bonardi</a> in 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="MAES-7474"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_880410689_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/MAES-7474" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>MAES-7474</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p><ul><li><p>The AXI4 and ACE protocols are going to be duplicated and renamed to AXI5 and ACE5 protocols when the checkType is implemented</p></li><li><p><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image confluence-content-image-inline" alt="image-20241001-081013.png" src="https://arterisip.atlassian.net/wiki/download/attachments/880410689/image-20241001-081013.png?api=v2"></span></p></li></ul></li></ul></li></ul><p>Parent Jira to track verification - 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15797"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_880410689_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15797" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-15797</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p><h3 id="Ncore3.7FSYSTestplan:-StimulusDescriptions.2">Stimulus Descriptions</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="9f1f5d2a-866c-40d1-83ce-8101a8419461" class="confluenceTable"><colgroup><col style="width: 116.0px;"/><col style="width: 223.0px;"/><col style="width: 376.0px;"/><col style="width: 145.0px;"/><col style="width: 262.0px;"/><col style="width: 157.0px;"/><col style="width: 139.0px;"/><col style="width: 382.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p> </p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Scenario</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Hashtag</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Implemented</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Status</strong></p><p>(Pass/Fail)</p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>Drive *_chk signals</p><p /><p /><p /></td><td class="confluenceTd"><p>Drive all *chk signals based on <strong>Check_type=Odd_Parity_Byte_ALL (</strong>ARM IHI 0022H.c, E2.3 Configuration of interface protection<strong>)</strong></p><p>Odd parity checking included for all signals</p><p>Enabled in all tests in config with this feature enabled</p><p>No separate test will be written in FSYS</p></td><td class="confluenceTd"><p>ARM IHI 0022H.c</p><p>Ncore_system_architecture_3.7</p><p>Ncore_3.7_IOAIU_Micro_Architecture_Specification</p></td><td class="confluenceTd"><p>#Stimulus.FSYS.v371.if_parity_chk.AXI5</p><p>#Stimulus.FSYS.v371.if_parity_chk.AXI5_with_async_adapter</p><p>#Stimulus.FSYS.v371.if_parity_chk.ACE5</p><p>#Stimulus.FSYS.v371.if_parity_chk.ACE5_with_async_adapter</p><p>#Stimulus.FSYS.v371.if_parity_chk.ACE5-LiteDVM</p></td><td class="confluenceTd"><p>Yes</p><p>Deferred to ncore3.7.1</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><ul><li><p /></li><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15517"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_880410689_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15517" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-15517</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p></li><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15486"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_880410689_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15486" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-15486</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p></li><li><p>For ACE5 : synopsys vip issue 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-16918"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_880410689_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-16918" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-16918</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p></li></ul></td></tr><tr><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>Drive *_chk signals with parity error</p><p /></td><td class="confluenceTd"><ol start="1"><li><p>Inject parity error on either of channel (For channels driven by design, need to force internal signal to inject parity error.) after kicking off ioaiu traffic (with all scoreboards disabled)</p></li><li><p>After checking &amp; clearing error registers (&amp; fault if resiliency config), Let random traffic finish along with transaction with interface parity error since as per uArch spec rtl passes the transaction downstream.</p></li></ol><p>In other self-checking test, initiate two axi writes to same address with 2nd write has interface parity error. Then initiate axi read and compare read data with 1st write data. Expecation is 2nd write should not write to memory.</p><p /></td><td class="confluenceTd"><p>Same as above</p></td><td class="confluenceTd"><p>#Stimulus.FSYS.v371.if_parity_chk_err.AXI5<br/>#Stimulus.FSYS.v371.if_parity_chk_err.AXI5_with_async_adapter<br/>#Stimulus.FSYS.v371.if_parity_chk_err.ACE5<br/>#Stimulus.FSYS.v371.if_parity_chk_err.ACE5_with_async_adapter<br/>#Stimulus.FSYS.v371.if_parity_chk_err.ACE5-LiteDVM</p><p>#Stimulus.FSYS.v371.if_parity_chk_err.two_writes</p><p /></td><td class="confluenceTd"><p>Yes</p><p>Deferred to ncore3.7.1</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>Same as above</p><p>Not possible to disable and enabled ioaiu scoreboard in two iterations as initially thought &amp; shown in below snippet. </p><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" alt="image-20250510-195754.png" width="321" src="https://arterisip.atlassian.net/wiki/download/attachments/880410689/image-20250510-195754.png?api=v2"></span><p /></td></tr></tbody></table></div><h3 id="Ncore3.7FSYSTestplan:-Functionalcoverage&amp;Checks.1">Functional coverage &amp; Checks</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="be4f6c38-8d84-47cb-ab01-03b4866e3104" class="confluenceTable"><colgroup><col style="width: 112.0px;"/><col style="width: 215.0px;"/><col style="width: 362.0px;"/><col style="width: 140.0px;"/><col style="width: 266.0px;"/><col style="width: 160.0px;"/><col style="width: 134.0px;"/><col style="width: 411.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p> </p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Scenario</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Hashtag</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Implemented</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>Verify *_chk signals</p></td><td class="confluenceTd"><p>Check all *chk signals based on <strong>Check_type=Odd_Parity_Byte_ALL (</strong>ARM IHI 0022H.c, E2.3 Configuration of interface protection<strong>)</strong></p><p>Odd parity checking included for all signals </p><p>No interrupt (&amp; UCE fault if resiliency config) should be indicated by design</p><p>Enabled in all tests in config with this feature enabled</p></td><td class="confluenceTd"><p>ARM IHI 0022H.c</p><p>Ncore_system_architecture_3.7</p><p>Ncore_3.7_IOAIU_Micro_Architecture_Specification</p></td><td class="confluenceTd"><p>#Cover.FSYS.v371.if_parity_chk.AXI5</p><p>#Cover.FSYS.v371.if_parity_chk.AXI5_with_async_adapter</p><p>#Cover.FSYS.v371.if_parity_chk.ACE5</p><p>#Cover.FSYS.v371.if_parity_chk.ACE5_with_async_adapter</p><p>#Cover.FSYS.v371.if_parity_chk.ACE5-LiteDVM</p></td><td class="confluenceTd"><p>Yes</p><p>Deferred to ncore3.7.1</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15540"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_880410689_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15540" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-15540</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p></td></tr><tr><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>Verify *_chk signals with parity error</p></td><td class="confluenceTd"><p>the ioaiu should detect &amp; log a parity error (in reg &amp; interrupt) on the interface as per ioaiu uArch &amp; syst arch spec</p><p><strong> ioaiu uArch snippets:</strong></p><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" alt="image-20241001-110954.png" width="262" src="https://arterisip.atlassian.net/wiki/download/attachments/880410689/image-20241001-110954.png?api=v2"></span><p /><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" alt="image-20241001-111023.png" width="262" src="https://arterisip.atlassian.net/wiki/download/attachments/880410689/image-20241001-111023.png?api=v2"></span><p>If resiliency config, Check UCE Fault and then clear fault.</p><p>Each channel should be covered in verification (either in single test or in separate flavors of the test) - AR, AW, W, R, B, AC, CR, CD</p><p>Cover cases </p><ol start="1"><li><p>XAIUUEDR[IntfCheckErrDetEn]=Enabled</p></li><li><p>XAIUUEIR[IntfCheckErrIntrEn]=Enabled</p></li><li><p>XAIUUEDR[IntfCheckErrDetEn]=Disabled</p></li><li><p>XAIUUEIR[IntfCheckErrIntrEn]=Disabled</p></li></ol><p>For IOAIU instance with async_adapter exception, Refer 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-17439"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_880410689_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-17439" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-17439</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p></td><td class="confluenceTd"><p>Same as above</p></td><td class="confluenceTd"><p>#Cover.FSYS.v371.if_parity_chk_err.AXI5</p><p>#Cover.FSYS.v371.if_parity_chk_err.AXI5_with_async_adapter</p><p>#Cover.FSYS.v371.if_parity_chk_err.ACE5</p><p>#Cover.FSYS.v371.if_parity_chk_err.ACE5_with_async_adapter</p><p>#Cover.FSYS.v371.if_parity_chk_err.ACE5LiteDVM</p><p>#Cover.FSYS.v371.if_parity_chk_err.mission_fault</p><p>#Cover.FSYS.v371.if_parity_chk_err.interrupt</p><p>#Cover.FSYS.v371.if_parity_chk_err.async_adapter_check</p><p>#Cover.FSYS.v371.if_parity_chk_err.XAIUUESR.ErrVld</p><p>#Cover.FSYS.v371.if_parity_chk_err.XAIUUESR.ErrInfo</p><p>#Cover.FSYS.v371.if_parity_chk_err.XAIUUESR.ErrType</p><p>#Cover.FSYS.v371.if_parity_chk_err.XAIUUESR.ErrVld_in_func_cov</p><p>#Cover.FSYS.v371.if_parity_chk_err.XAIUUESR.ErrInfo_in_func_cov</p><p>#Cover.FSYS.v371.if_parity_chk_err.XAIUUESR.ErrType_in_func_cov</p><p /></td><td class="confluenceTd"><p>Yes</p><p>Deferred to ncore3.7.1</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>Same as above</p><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15469"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_880410689_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15469" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-15469</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15628"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_880410689_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15628" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-15628</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
</p><p> </p></td></tr></tbody></table></div><h2 id="Ncore3.7FSYSTestplan:-Movedtoncore3.7.1-IOAIUp(AMBA5OWOAXISupport)">Moved to ncore3.7.1 - IOAIUp (AMBA 5 OWO AXI Support) </h2><p>Parent Jira to track verification - 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15798"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_880410689_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15798" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-15798</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p><h3 id="Ncore3.7FSYSTestplan:-IOAIUp-TargetConfigurationsrequirement(Movedtoncore3.7.1)">IOAIUp - Target Configurations requirement (Moved to ncore3.7.1)</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="92215d07-6167-4ce4-8096-52f3adaee26c" class="confluenceTable"><colgroup><col style="width: 223.0px;"/><col style="width: 464.0px;"/><col style="width: 402.0px;"/><col style="width: 272.0px;"/><col style="width: 437.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p> </p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>JIRA</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Implemented</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>IOAIUp axi5 : with selected feature of axi5 that design supports poison, interface parity check</p></td><td class="confluenceTd"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15576"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_880410689_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15576" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-15576</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p><p> 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="MAES-7567"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_880410689_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/MAES-7567" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>MAES-7567</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p></td><td class="confluenceTd"><p>Yes</p><p>Deferred to ncore3.7.1</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>IOAIUp axi5 : 256-bit data width, 512-bit data width</p></td><td class="confluenceTd"><p>Same as above</p></td><td class="confluenceTd"><p>Yes</p><p>Deferred to ncore3.7.1</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>IOAIUp axi5 : MULTICYCLEODSRAM=true or false</p></td><td class="confluenceTd"><p>Same as above</p></td><td class="confluenceTd"><p>Yes</p><p>Deferred to ncore3.7.1</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>IOAIUp axi5 : NENTRIESINSHIM PARAMETER </p></td><td class="confluenceTd"><p>Same as above</p></td><td class="confluenceTd"><p>No</p><p>Deferred to ncore3.7.1</p></td><td class="confluenceTd"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15642"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_880410689_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15642" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-15642</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p><p>Ans. - NENTRIESINSHIM PARAM is not relvevant any more. It is Engineering param and will be removed later.</p></td></tr><tr><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>IOAIUp ACE-lite : 256-bit data width, 512-bit data width</p></td><td class="confluenceTd"><p>Same as above</p></td><td class="confluenceTd"><p>Yes</p><p>Deferred to ncore3.7.1</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>IOAIUp ACE-lite : MULTICYCLEODSRAM=true or false</p></td><td class="confluenceTd"><p>Same as above</p></td><td class="confluenceTd"><p>Yes</p><p>Deferred to ncore3.7.1</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>7</p></td><td class="confluenceTd"><p>IOAIUp ACE-lite : NENTRIESINSHIM PARAMETER </p></td><td class="confluenceTd"><p>Same as above</p></td><td class="confluenceTd"><p>No</p><p>Deferred to ncore3.7.1</p></td><td class="confluenceTd"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15642"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_880410689_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15642" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-15642</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p><p>Ans. - NENTRIESINSHIM PARAM is not relvevant any more. It is Engineering param and will be removed later.</p></td></tr><tr><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>IOAIUp ACE5Lite : 256-bit data width, 512-bit data width</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Yes</p><p>Deferred to ncore3.7.1</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>9</p></td><td class="confluenceTd"><p>IOAIUp ACE5Lite : MULTICYCLEODSRAM=true or false</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Yes</p><p>Deferred to ncore3.7.1</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="Ncore3.7FSYSTestplan:-StimulusDescriptions.3">Stimulus Descriptions </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="05c18a3e-91a8-48a7-bcbd-ffed1a951d15" class="confluenceTable"><colgroup><col style="width: 111.0px;"/><col style="width: 269.0px;"/><col style="width: 308.0px;"/><col style="width: 140.0px;"/><col style="width: 297.0px;"/><col style="width: 174.0px;"/><col style="width: 175.0px;"/><col style="width: 324.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p> </p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Scenario</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Hashtag</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Implemented</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>1.1</p></td><td class="confluenceTd"><p>Random IOAIUp stimulus</p><p>Covers all flavors of IOAIUp configuration mentioned in “Target configuration requirement” section</p></td><td class="confluenceTd"><p>Kick-off IOAIU block level random sequence to drive IOAIUp native i/f</p></td><td class="confluenceTd"><p>Ncore_system_architecture_3.7</p><p>Ncore_3.7_PCIe_IOAIU_Micro-Architecture Specification</p></td><td class="confluenceTd"><p>#Stimulus.FSYS.v371.amba5_owo_axi.random_wr_rd_axi_256</p><p>#Stimulus.FSYS.v371.amba5_owo_axi.random_wr_rd_axi_512</p><p>#Stimulus.FSYS.v371.amba5_owo_axi.random_wr_rd_ACElite_256</p><p>#Stimulus.FSYS.v371.amba5_owo_axi.random_wr_rd_ACElite_512</p><p>#Stimulus.FSYS.v371.amba5_owo_axi.random_wr_rd_ACE5lite_256</p><p>#Stimulus.FSYS.v371.amba5_owo_axi.random_wr_rd_ACE5lite_512</p></td><td class="confluenceTd"><p>Yes</p><p>Deferred to ncore3.7.1</p></td><td class="confluenceTd"><p>PASS</p><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>1.2</p></td><td class="confluenceTd"><p>Another flavor of Test-1 - same cacheline txns AND Snoops</p></td><td class="confluenceTd"><p>Covered with reduce_addr_area flavors of random tests</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Yes</p><p>Deferred to ncore3.7.1</p></td><td class="confluenceTd"><p>PASS</p><p /><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>2.1</p></td><td class="confluenceTd"><p>self-checking (write,read &amp; data compare) test for IOAIUp i/f</p><p>Flavour-1 : wr/rd with payload size=4096 bytes(/2048 bytes) with cw=addr[5:3] inside [0:7]</p><p>Flavour-2 : wr/rd to with payload size less than 4096 bytes (include multiple axi transactions makes total 4096 bytes)</p><p>Covers all flavors of IOAIUp configuration mentioned in “Target configuration requirement” section</p><p>Accesses to both coherent and non-coherent regions.</p><p /></td><td class="confluenceTd"><ol start="1"><li><p>Issue write either with single write of payload size=4096 bytes(/2048 bytes) or with multiple writes to make payload size of 4096 bytes total</p></li><li><p>Issue read either with single read of payload size=4096 bytes(/2048 bytes) or with multiple reads to make payload size of 4096 bytes total</p></li><li><p>Compare write data vs read data</p></li></ol></td><td class="confluenceTd"><p>Same as above</p></td><td class="confluenceTd"><p>#Stimulus.FSYS.v371.amba5_owo_axi.self_checking_both_flavor_wr_rd_axi_256</p><p>#Stimulus.FSYS.v371.amba5_owo_axi.self_checking_both_flavor_wr_rd_axi_512</p><p>#Stimulus.FSYS.v371.amba5_owo_axi.self_checking_both_flavor_wr_rd_ACElite_256</p><p>#Stimulus.FSYS.v371.amba5_owo_axi.self_checking_both_flavor_wr_rd_ACElite_512</p><p>#Stimulus.FSYS.v371.amba5_owo_axi.self_checking_both_flavor_wr_rd_ACE5lite_256</p><p>#Stimulus.FSYS.v371.amba5_owo_axi.self_checking_both_flavor_wr_rd_ACE5lite_512</p></td><td class="confluenceTd"><p>Yes</p><p>Deferred to ncore3.7.1</p></td><td class="confluenceTd"><p>PASS</p><p /><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>2.2</p></td><td class="confluenceTd"><p>Another test flavor of Test 2 - </p><p>Two writes of same payload size to same cachelines (2nd write without waiting for first write response) and Compare read data with 2<em>nd</em> write data.</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Yes</p><p>Deferred to ncore3.7.1</p></td><td class="confluenceTd"><p>PASS</p><p /><p /></td><td class="confluenceTd"><p>hashtags covered in 2.1</p></td></tr><tr><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>Random IOAIUp atomics to DMI with SMC</p></td><td class="confluenceTd"><p>Kick-off IOAIU block level random sequence to drive IOAIUp native i/f</p></td><td class="confluenceTd"><p>Same as above</p></td><td class="confluenceTd"><p>#Stimulus.FSYS.v371.amba5_owo_axi.random_atomic_AXI5_256</p><p>#Stimulus.FSYS.v371.amba5_owo_axi.random_atomic_AXI5_512</p></td><td class="confluenceTd"><p>Yes</p><p>Deferred to ncore3.7.1</p></td><td class="confluenceTd"><p>PASS</p><p /><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>self-checking atomic test (additionaly include write, read, data compare in the test to make sure atomic goes well) for IOAIUp i/f to DMI with SMC</p></td><td class="confluenceTd"><ol start="1"><li><p>Write to addressed location with directed data</p></li><li><p>Initiate one of atomic operation (mentioned below) to same addressed location with directed data. And also obtain the data stored in addressed location returned by atomic. </p></li><li><p>Issue read to same addressed location.</p></li><li><p>Make sure in sequence atomic operation functions well by checking</p><ol start="1"><li><p>Initial Data stored in addressed location returned in atomic : It must match with directed write data in #1</p></li><li><p>Data written to addressed location after atomic operation. : It should match with expected value in the sequence based on atomic operation.</p></li></ol></li></ol><p>&quot;AtomicStore_ADD&quot;     <br/>&quot;AtomicStore_CLR&quot;     <br/>&quot;AtomicStore_OR&quot;      <br/>&quot;AtomicStore_SET&quot;     <br/>&quot;AtomicStore_MAX&quot;     <br/>&quot;AtomicStore_MIN&quot;     <br/>&quot;AtomicStore_UMAX&quot;    <br/>&quot;AtomicStore_UMIN&quot;    <br/>&quot;AtomicLoad_ADD&quot;      <br/>&quot;AtomicLoad_CLR&quot;      <br/>&quot;AtomicLoad_OR&quot;       <br/>&quot;AtomicLoad_SET&quot;      <br/>&quot;AtomicLoad_MAX&quot;      <br/>&quot;AtomicLoad_MIN&quot;      <br/>&quot;AtomicLoad_UMAX&quot;     <br/>&quot;AtomicLoad_UMIN&quot;     <br/>&quot;AtomicSwap&quot;          <br/>&quot;AtomicCompare_case1&quot; : Swap operation if Compare data match initial data<br/>&quot;AtomicCompare_case2&quot; : No Swap operation if Compare data match initial data</p></td><td class="confluenceTd"><p>Same as above</p></td><td class="confluenceTd"><p>#Stimulus.FSYS.v371.amba5_owo_axi.self_checking_atomic_ACElite_256</p><p>#Stimulus.FSYS.v371.amba5_owo_axi.self_checking_atomic_ACElite_512</p></td><td class="confluenceTd"><p>Yes</p><p>Deferred to ncore3.7.1</p></td><td class="confluenceTd"><p>PASS</p><p /></td><td class="confluenceTd"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="MAES-7567"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_880410689_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/MAES-7567" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>MAES-7567</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15626"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_880410689_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15626" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-15626</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p></td></tr><tr><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>Error test : Random IOAIUp write/read stimulus</p></td><td class="confluenceTd"><p>Same as Scenario #1 &amp; additionally,</p><p>Error injection from DMI or DII slave targets. </p><p>Rely on block level scoreboards for checks.</p></td><td class="confluenceTd"><p>Same as above</p></td><td class="confluenceTd"><p>#Stimulus.FSYS.v371.amba5_owo_axi.random_wr_rd_error_axi5_256b<br/>#Stimulus.FSYS.v371.amba5_owo_axi.random_wr_rd_error_axi5_512b<br/>#Stimulus.FSYS.v371.amba5_owo_axi.random_wr_rd_error_ACElite_256b<br/>#Stimulus.FSYS.v371.amba5_owo_axi.random_wr_rd_error_ACElite_512b<br/>#Stimulus.FSYS.v371.amba5_owo_axi.random_wr_rd_error_ACE5lite_256b<br/>#Stimulus.FSYS.v371.amba5_owo_axi.random_wr_rd_error_ACE5lite_512b</p></td><td class="confluenceTd"><p>Yes</p><p>Deferred to ncore3.7.1</p></td><td class="confluenceTd"><p>PASS</p><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>Error test <strong>(including poison feature verification)</strong> : self-checking (write,read &amp; data compare) test for IOAIUp axi5 i/f</p><p /><p /></td><td class="confluenceTd"><p>Same as Scenario #2 &amp; additionally,</p><p>Error injection from DMI or DII slave targets(bresp or rresp) or from Initiator(WPOISON signal) . </p><p><strong>BRESP/RRESP case :</strong> Error should propagate from slave target to IOAIUp native i/f.</p><p><strong>Poison case :</strong> ??</p><p>Comparison of Write Data &amp; Read data to happen as per error injection on the slave.</p></td><td class="confluenceTd"><p>Same as above</p></td><td class="confluenceTd"><p>#Stimulus.FSYS.v371.amba5_owo_axi.random_wr_rd_error_dmi_to_axi</p><p>#Stimulus.FSYS.v371.amba5_owo_axi.random_wr_rd_error_dmi_to_ACElite</p><p>#Stimulus.FSYS.v371.amba5_owo_axi.random_wr_rd_error_dmi_to_ACE5lite</p><p>#Stimulus.FSYS.v371.amba5_owo_axi.random_wr_rd_error_dii_to_axi</p><p>#Stimulus.FSYS.v371.amba5_owo_axi.random_wr_rd_error_dii_to_ACElite</p><p>#Stimulus.FSYS.v371.amba5_owo_axi.random_wr_rd_error_dii_to_ACE5lite</p></td><td class="confluenceTd"><p>Yes</p><p>Deferred to ncore3.7.1</p></td><td class="confluenceTd"><p>Failing due to DV issue</p></td><td class="confluenceTd"><p /><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15625"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_880410689_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15625" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-15625</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p><p> </p></td></tr><tr><td class="confluenceTd"><p>7</p></td><td class="confluenceTd"><p>producer consumer test</p></td><td class="confluenceTd"><p>IOAIUp as producer and non-IOAIUp as consumer</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Stimulus.FSYS.371.IOAIUp_producer_and_other_IntfType_consumer</p></td><td class="confluenceTd"><p>Yes</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h3 id="Ncore3.7FSYSTestplan:-Functionalcoverage&amp;Checks(belongtoowo/IOAIUpwhichisdeferredtoncore3.7.1)">Functional coverage &amp; Checks (belong to owo/IOAIUp which is deferred to ncore3.7.1)</h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="31d07cee-e9a4-4208-9f54-54c365ea02b9" class="confluenceTable"><colgroup><col style="width: 112.0px;"/><col style="width: 228.0px;"/><col style="width: 349.0px;"/><col style="width: 140.0px;"/><col style="width: 308.0px;"/><col style="width: 184.0px;"/><col style="width: 146.0px;"/><col style="width: 333.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p> </p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Scenario</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Hashtag</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Implemented</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>1</p></td><td class="confluenceTd"><p>IOAIUp i/f :SNPRsp cacheline state - IX</p></td><td class="confluenceTd"><p>To be part of IOAIU block level env</p></td><td class="confluenceTd"><p>Ncore_system_architecture_3.7</p><p>Ncore_3.7_PCIe_IOAIU_Micro-Architecture Specification</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Yes</p><p>Deferred to ncore3.7.1</p></td><td class="confluenceTd"><p>Done/Covered</p></td><td class="confluenceTd"><p>Covered in ioaiu block level DV. See <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/882049209/Ncore3.7.1+-+Ordered+Write+Observation+OWO+-+IOAIUp" data-linked-resource-id="882049209" data-linked-resource-version="42" data-linked-resource-type="page">Ncore3.7.1 - Ordered Write Observation (OWO)- IOAIUp</a>  </p></td></tr><tr><td class="confluenceTd"><p>2</p></td><td class="confluenceTd"><p>IOAIUp smi cmd req.VZ=1</p></td><td class="confluenceTd"><p>To be part of IOAIU block level env</p></td><td class="confluenceTd"><p>Same as above</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Yes</p><p>Deferred to ncore3.7.1</p></td><td class="confluenceTd"><p>Done/Covered</p></td><td class="confluenceTd"><p>Covered in ioaiu block level DV. See <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/882049209/Ncore3.7.1+-+Ordered+Write+Observation+OWO+-+IOAIUp" data-linked-resource-id="882049209" data-linked-resource-version="42" data-linked-resource-type="page">Ncore3.7.1 - Ordered Write Observation (OWO)- IOAIUp</a>  </p></td></tr><tr><td class="confluenceTd"><p>3</p></td><td class="confluenceTd"><p>IOAIUp smi cmd req.OR=Write Ordered or Endpoint ordered</p></td><td class="confluenceTd"><p>To be part of IOAIU block level env</p></td><td class="confluenceTd"><p>Same as above</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Yes</p><p>Deferred to ncore3.7.1</p></td><td class="confluenceTd"><p>Done/Covered</p></td><td class="confluenceTd"><p>Covered in ioaiu block level DV. See <a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/882049209/Ncore3.7.1+-+Ordered+Write+Observation+OWO+-+IOAIUp" data-linked-resource-id="882049209" data-linked-resource-version="42" data-linked-resource-type="page">Ncore3.7.1 - Ordered Write Observation (OWO)- IOAIUp</a>  </p></td></tr><tr><td class="confluenceTd"><p>4</p></td><td class="confluenceTd"><p>Supported txns on native i/f &amp; smi i/f</p><p>AXI5 OWO, AceLite OWO, Ace5Lite OWO:  Wr, Rd</p><p>AXI5 OWO: Atomics</p></td><td class="confluenceTd"><p>Part of fsys func coverage</p></td><td class="confluenceTd"><p>Same as above</p></td><td class="confluenceTd"><p>#Cover.FSYS.v371.amba5_axi5_owo_txns</p><p>#Cover.FSYS.v371.amba5_AceLite_owo_txns</p><p>#Cover.FSYS.v371.amba5_Ace5Lite_owo_txns</p><p>#Cover.FSYS.v371.amba5_axi5_owo_txns_smi</p><p>#Cover.FSYS.v371.amba5_AceLite_owo_txns_smi</p><p>#Cover.FSYS.v371.amba5_Ace5Lite_owo_txns_smi</p></td><td class="confluenceTd"><p>Yes</p><p>Deferred to ncore3.7.1</p></td><td class="confluenceTd"><p>Done/Covered</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>5</p></td><td class="confluenceTd"><p>Cross native i/f, Supported txns</p></td><td class="confluenceTd"><p>Part of fsys func coverage</p></td><td class="confluenceTd"><p>Same as above</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Yes</p><p>Deferred to ncore3.7.1</p></td><td class="confluenceTd"><p>Done/Covered</p></td><td class="confluenceTd"><p>Hashtag covered in #4</p></td></tr><tr><td class="confluenceTd"><p>6</p></td><td class="confluenceTd"><p>Cross native i/f, Data width</p></td><td class="confluenceTd"><p>Part of fsys func coverage</p></td><td class="confluenceTd"><p>Same as above</p></td><td class="confluenceTd"><p>#Cover.FSYS.v371.amba5_owo_wData</p></td><td class="confluenceTd"><p>Yes</p><p>Deferred to ncore3.7.1</p></td><td class="confluenceTd"><p>Done/Covered</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>7</p></td><td class="confluenceTd"><p>Coherent access</p></td><td class="confluenceTd"><p>Part of fsys func coverage</p></td><td class="confluenceTd"><p>Same as above</p></td><td class="confluenceTd"><p>#Cover.FSYS.v371.amba5_axi5_owo_CohTxns<br/>#Cover.FSYS.v371.amba5_AceLite_owo_CohTxns<br/>#Cover.FSYS.v371.amba5_Ace5Lite_owo_CohTxns<br/></p></td><td class="confluenceTd"><p>Yes</p><p>Deferred to ncore3.7.1</p></td><td class="confluenceTd"><p>Done/Covered</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>8</p></td><td class="confluenceTd"><p>Non-Coherent access</p></td><td class="confluenceTd"><p>Part of fsys func coverage</p></td><td class="confluenceTd"><p>Same as above</p></td><td class="confluenceTd"><p>#Cover.FSYS.v371.amba5_axi5_owo_NonCohTxns</p><p>#Cover.FSYS.v371.amba5_AceLite_owo_NonCohTxns</p><p>#Cover.FSYS.v371.amba5_Ace5Lite_owo_NonCohTxns</p></td><td class="confluenceTd"><p>Yes</p><p>Deferred to ncore3.7.1</p></td><td class="confluenceTd"><p>Done/Covered</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>9</p></td><td class="confluenceTd"><p>addr[5:3]=Critical DWORD</p></td><td class="confluenceTd"><p>Part of fsys func coverage</p></td><td class="confluenceTd"><p>Same as above</p></td><td class="confluenceTd"><p>#Cover.FSYS.v371.amba5_axi5_owo_critical_dword</p><p>#Cover.FSYS.v371.amba5_AceLite_owo_critical_dword</p><p>#Cover.FSYS.v371.amba5_Ace5Lite_owo_critical_dword</p></td><td class="confluenceTd"><p>Yes</p><p>Deferred to ncore3.7.1</p></td><td class="confluenceTd"><p>Done/Covered</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>10</p></td><td class="confluenceTd"><p>Atomic txn data size</p></td><td class="confluenceTd"><p>Part of fsys func coverage</p><ul><li><p>AtomicStore, AtomicLoad,AtomicSwap txn data size inside [1 byte, 2 bytes, 4 bytes, 8 bytes]</p></li><li><p>AtomicCompare txn data size inside [1 byte, 2 bytes, 4 bytes, 8 bytes]</p></li></ul></td><td class="confluenceTd"><p>Same as above</p></td><td class="confluenceTd"><p>#Cover.FSYS.v371.amba5_axi5_atomicTxn_data_size</p><p>#Cover.FSYS.v371.amba5_Ace5Lite_atomicTxn_data_size</p></td><td class="confluenceTd"><p>Yes</p><p>Deferred to ncore3.7.1</p></td><td class="confluenceTd"><p>Done/Covered</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>11</p></td><td class="confluenceTd"><p>AXI5 owo AtomicCompare Wrap</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Cover.FSYS.v371.amba5_axi5_atomicCompare_Wrap</p></td><td class="confluenceTd"><p>Yes</p><p>Deferred to ncore3.7.1</p></td><td class="confluenceTd"><p>Done/Covered</p></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>12</p></td><td class="confluenceTd"><p>AXI5 OWO, AceLite OWO, Ace5Lite OWO:  native i/f Write &amp; read response</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Cover.FSYS.v371.amba5_axi5_owo_native_if_response<br/>#Cover.FSYS.v371.amba5_AceLite_owo_native_if_response<br/>#Cover.FSYS.v371.amba5_Ace5Lite_owo_native_if_response</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td></tr><tr><td class="confluenceTd"><p>13</p></td><td class="confluenceTd"><p>Writebacks on IOAIUp should be generated only if IOAIUp has cacheline addr ownership (UC)</p></td><td class="confluenceTd"><p>Add a check in FSYS_SCB: When IOAIUp sends a writeback on a coherent addr to DMI, make sure that addr’s cache state is UC.</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/569475076/Arch+Ncore+3.7+Docs#Ncore-3.7-System-Architecture-Specification" data-linked-resource-id="569475076" data-linked-resource-version="84" data-linked-resource-type="page">Ncore 3.7 System Arch Spec</a></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>Yes</p><p>Deferred to ncore3.7.1</p></td><td class="confluenceTd"><p>Done</p></td><td class="confluenceTd"><ul><li><p>Removed below deferred (to ncore3.7.1) feature hash tags</p><ul><li><p>Check.FSYS.v370.pcie_ioaiu</p></li></ul></li></ul></td></tr><tr><td class="confluenceTd"><p>14</p></td><td class="confluenceTd"><p>Cover coherent and non-coherent transaction paths for writes on IOAIUp</p></td><td class="confluenceTd"><p>Add bins in TXN_PATH covergroup for the newly added transaction paths for IOAIUp</p><ol start="1"><li><p>Coherent txn path as described in figure 4-30 of NCore System Arch spec</p></li><li><p>Non-coherent txn path as described in figure 4-31 of ncore system arch spec</p></li><li><p>TXN Path from figure 4-30 but with a SnpReq before writeback phase</p></li><li><p>TXN path from figure 4-30 but with a SnpReq during writeback phase(blocked SnpReq path)</p></li><li><p>TXN path from figure 4-30 without an UpdReq at the end &amp; no snoop(because of another pending write)</p></li></ol></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/569475076/Arch+Ncore+3.7+Docs#Ncore-3.7-System-Architecture-Specification" data-linked-resource-id="569475076" data-linked-resource-version="84" data-linked-resource-type="page">Ncore 3.7 System Arch Spec</a></p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>No</p><p>Deferred to ncore3.7.1</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><ul><li><p>Removed below deferred (to ncore3.7.1) feature hash tags</p><ul><li><p>Cover.FSYS.v370.pcie_ioaiu</p></li></ul></li></ul></td></tr></tbody></table></div><h2 id="Ncore3.7FSYSTestplan:-FSCregistersmappingchange">FSC registers mapping change </h2><ul><li><p>This design update in FSC accommodates 160 error inputs (vs 128 error inputs in ncore3.6) in automotive configuration with FSC registers mapping change (3 new registers - FSCLF4, FSCMF4, FSCCETHF4 with new mapping of mission fault, latent fault, CERR fault inputs) captured in snapshots below. Thus increased support on DMI error inputs from<strong> “8”</strong> in ncore3.6 to<strong> “32”</strong> in ncore3.7. </p><ul><li><p>DCE - 16 error inputs</p></li><li><p>DVE - 1 error inputs</p></li><li><p><strong>DMI - 32 (vs 8 in ncore3.6) error inputs</strong></p></li><li><p>DII   - 32 error inputs</p></li><li><p>IOAIU - 32 error inputs</p></li><li><p>CAIU  - 32 error inputs</p></li></ul></li><li><p>New FSC registers mapping as per Ncore_system_architecture_3.7_0.70  </p><ul><li><p><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image confluence-content-image-inline" alt="image-20241001-123821.png" src="https://arterisip.atlassian.net/wiki/download/attachments/880410689/image-20241001-123821.png?api=v2"></span>  </p></li><li><p><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image confluence-content-image-inline" alt="image-20241001-123851.png" src="https://arterisip.atlassian.net/wiki/download/attachments/880410689/image-20241001-123851.png?api=v2"></span> </p></li></ul></li><li><p>Old FSC registers mapping as per Ncore36_systarch_v1.0.8  </p><ul><li><p><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image confluence-content-image-inline" alt="image-20241001-123913.png" src="https://arterisip.atlassian.net/wiki/download/attachments/880410689/image-20241001-123913.png?api=v2"></span>   </p></li></ul></li><li><p>Therefore no <strong>“stimulus”</strong> update in DV is needed to verify this design update. </p></li><li><p><strong>“Functional coverage and check”</strong> DV update is needed to align with register mapping change effective in all FSC tests, with no additional checks.</p></li><li><p>Linked JIRAs </p><ul><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15543"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_880410689_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15543" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-15543</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p></li><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-13302"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_880410689_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-13302" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-13302</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p></li><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-12816"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_880410689_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-12816" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-12816</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p></li><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="MAES-6781"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_880410689_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/MAES-6781" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>MAES-6781</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p></li><li><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15443"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_880410689_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15443" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-15443</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
  </p></li></ul></li><li><p>Misc</p><ul><li><p>After verification is done for this design update, Ask Sai to undo change done in 

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-14343"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_880410689_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-14343" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-14343</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 that restricts number of DMIs in randomizer.</p></li></ul></li></ul><h2 id="Ncore3.7FSYSTestplan:-MeshTopologysupport">Mesh Topology support</h2><p style="margin-left: 30.0px;">Mesh topology is enabled as part of Ncore3.6.4 release for the hw_cfg_ventana_mesh*_mpf, hw_cfg_17_mesh_mpf and the hw_cfg_resiltech_mesh_mpf configs and we will continue to run these configs on Ncore 3.7</p><h2 id="Ncore3.7FSYSTestplan:-IncreaseRBRCount">Increase RBR Count</h2><p style="margin-left: 30.0px;">Maximum number of RbCredits for DCE and DMI are increased from 32 to 64</p><p style="margin-left: 30.0px;">We need to have configs setting the parameters nDceRbCredits and nDmiRbCredits to values &gt; 32. No new tests required</p><p style="margin-left: 30.0px;">Config Details TBD</p><h2 id="Ncore3.7FSYSTestplan:-IncreaseSMCTagbankto4">Increase SMC Tag bank to 4</h2><p style="margin-left: 30.0px;">Maximum number of Tagbanks in DMI SMC and the IOAIU Proxy cache is increased from 2 to 4</p><p style="margin-left: 30.0px;">We need to have configs setting the parameter nTagBanks to 4. No new tests required</p><p style="margin-left: 30.0px;">Config Details TBD</p><h2 id="Ncore3.7FSYSTestplan:-LargerSTT">Larger STT</h2><p style="margin-left: 30.0px;">Total number of STT entries are not user settable. The value is derived from nAIUSnpCredits + nDVMSnpCredits</p><p style="margin-left: 30.0px;">nAIUSnpCredits can range from 2 to 16</p><p style="margin-left: 30.0px;">nDVMSnpCredits depends on systemlevel parameter NoDVM and the number of DVM agents</p><p style="margin-left: 30.0px;">nDVMSnpCredits = NoDVM ? 0 : max{8, 2*(no of DVM agents +1)}</p><p style="margin-left: 30.0px;">No new tests needed. We already have configs with NoDVM set to 0 and 1.</p><h2 id="Ncore3.7FSYSTestplan:-IncreaseSkidBufferSize">Increase Skid Buffer Size</h2><p style="margin-left: 30.0px;">The maximum skid buffer size has been increased from 320 to 768 for both the cmd skid buffer {DCE, DMI and DII } and the mrd skid buffer {DMI}</p><p style="margin-left: 30.0px;">We need to have configs setting the parameters nCmdSkidBufSize and nMrdSkidBufSize to values &gt; 320</p><p style="margin-left: 30.0px;">No new tests needed.</p><p style="margin-left: 30.0px;">Config details TBD</p><h2 id="Ncore3.7FSYSTestplan:-AddSRAMimplementationtoSkidBuffer">Add SRAM implementation to Skid Buffer</h2><p style="margin-left: 30.0px;">When the Overflow buffer size exceeds 256, Ncore3.7 architecture recommends to implement the buffer with SRAMs rather than flops</p><p style="margin-left: 30.0px;">Overflow buffer size = n*SkidBufSize - n*SkidBufArb</p><p style="margin-left: 30.0px;">The boolean parameters CMDOverflowBufInSRAM and MRDOverflowBufInSRAM needs to be set to True in case the overflow buffer size &gt; 256</p><p style="margin-left: 30.0px;">When the parameters CMDOverflowBufInSRAM and MRDOverflowBufInSRAM are set to true, the memType should be set to SRAM and the memProtectionType should not be set to NONE</p><p style="margin-left: 30.0px;">We need to have configs ensuring the overflow buffer size &gt; 256 and also the memProtectiontype set to SECDED and Parity</p><p style="margin-left: 30.0px;">Error tests for SRAM error injection  is covered at DCE / DII and DMI Unit level benches. </p><h2 id="Ncore3.7FSYSTestplan:-Miscellaneous">Miscellaneous</h2><h3 id="Ncore3.7FSYSTestplan:-StimulusDescriptions.4">Stimulus Descriptions </h3><div class="table-wrap"><table data-table-width="1800" data-layout="full-width" data-local-id="986b02bb-6b66-4a91-9985-1f6753fa9891" class="confluenceTable"><colgroup><col style="width: 111.0px;"/><col style="width: 269.0px;"/><col style="width: 308.0px;"/><col style="width: 140.0px;"/><col style="width: 297.0px;"/><col style="width: 174.0px;"/><col style="width: 175.0px;"/><col style="width: 324.0px;"/></colgroup><tbody><tr><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p> </p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Scenario</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Description</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Ref Doc</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Hashtag</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Implemented</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Status</strong></p></th><th data-highlight-colour="var(--ds-background-accent-gray-subtlest,var(--ds-background-accent-gray-subtlest,#f1f2f4))" class="confluenceTh"><p><strong>Remarks</strong></p></th></tr><tr><td class="confluenceTd"><p>1.1</p></td><td class="confluenceTd"><p>Verify chiaiu (CHI-B/CHI-E) : manager connects to coherency domain via CAIUTCR.SysCoAttach </p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Stimulus.FSYS.misc.CHI_B.CAIUTCR.SysCoAttach</p><p>#Stimulus.FSYS.misc.CHI_E.CAIUTCR.SysCoAttach</p></td><td class="confluenceTd"><p>Yes</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15596"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_880410689_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15596" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-15596</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p><p /></td></tr><tr><td class="confluenceTd"><p>1.2</p></td><td class="confluenceTd"><p>Latent fault via latent fault xor tree.</p><p>Ncore_system_architecture_3.7_0.79: </p><span class="confluence-embedded-file-wrapper image-center-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image image-center" alt="image-20250221-142707.png" width="245" src="https://arterisip.atlassian.net/wiki/download/attachments/880410689/image-20250221-142707.png?api=v2"></span><p>Ncore 3.6 Functional Safety Specification:</p><p /></td><td class="confluenceTd"><p>There is change in ncore3.7 for latent fault cause vs ncore3.6. </p><p>The tests/scenarios which was used to cause latent fault, are no more causing latent fault in ncore3.6</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Stimulus.FSYS.v370.FSC_Latent_Fault        <br/>#Cover.FSYS.v370.FSC_Latent_Fault</p></td><td class="confluenceTd"><p>Yes</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-15867"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_880410689_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-15867" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-15867</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-16600"  data-client-id="SINGLE_bfb5209b-5e34-3655-9c0b-93d8d0d4bec5_880410689_624b3807a629c30068a79f50" >
                <a href="https://arterisip.atlassian.net/browse/CONC-16600" class="jira-issue-key"><span class="aui-icon aui-icon-wait issue-placeholder"></span>CONC-16600</a>
                    -
            <span class="summary">Getting issue details...</span>
                                    <span class="aui-lozenge aui-lozenge-subtle aui-lozenge-default issue-placeholder">STATUS</span>
            </span>
 </p></td></tr><tr><td class="confluenceTd"><p>1.3</p></td><td class="confluenceTd"><p>Self-checking WriteWrap and then read</p></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p /></td><td class="confluenceTd"><p>#Stimulus.FSYS.prev371.amba5.SelfCheking_WrapWrRd_AXI5<br/>#Stimulus.FSYS.prev371.amba5.SelfCheking_WrapWrRd_ACE5<br/>#Stimulus.FSYS.prev371.amba5.SelfCheking_WrapWrRd_AXI5_w_proxy_cache<br/>#Stimulus.FSYS.prev371.amba5.SelfCheking_WrapWrRd_AXI5_w_atomics<br/>#Stimulus.FSYS.prev371.amba5.SelfCheking_WrapWrRd_ACE5Lite<br/>#Stimulus.FSYS.prev371.amba5.SelfCheking_WrapWrRd_ACELite</p></td><td class="confluenceTd"><p>Yes</p></td><td class="confluenceTd"><p>PASS</p></td><td class="confluenceTd"><p /></td></tr></tbody></table></div><h1 id="Ncore3.7FSYSTestplan:-SolvnetCaseshttps://solvnet.synopsys.com/">Solvnet Cases  <a class="external-link" data-card-appearance="inline" href="https://solvnet.synopsys.com/" rel="nofollow">https://solvnet.synopsys.com/</a> </h1><p><a class="external-link" href="https://solvnetplus.synopsys.com/s/case/5004w000033X7GAAA0/interface-protection-for-checktypeoddparitybyteall-is-supported-for-chib" rel="nofollow">https://solvnetplus.synopsys.com/s/case/5004w000033X7GAAA0/interface-protection-for-checktypeoddparitybyteall-is-supported-for-chib</a></p><p><a class="external-link" href="https://solvnetplus.synopsys.com/s/case/5004w000033X6nkAAC/interface-protection-based-on-checktype-is-supported-in-which-interfaces" rel="nofollow">https://solvnetplus.synopsys.com/s/case/5004w000033X6nkAAC/interface-protection-based-on-checktype-is-supported-in-which-interfaces</a></p><p><a class="external-link" href="https://solvnetplus.synopsys.com/s/case/5004w000033ZWivAAG/deassert-ready-signal-not-for-limited-period-controlled-by-delay-variables-and-reference-events" rel="nofollow">https://solvnetplus.synopsys.com/s/case/5004w000033ZWivAAG/deassert-ready-signal-not-for-limited-period-controlled-by-delay-variables-and-reference-events</a></p>