{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762508930191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762508930192 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  7 10:48:50 2025 " "Processing started: Fri Nov  7 10:48:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762508930192 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762508930192 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart -c uart " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart -c uart" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762508930192 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1762508930349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-RTL " "Found design unit 1: UART-RTL" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762508935896 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762508935896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762508935896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rx-RTL " "Found design unit 1: rx-RTL" {  } { { "RX.vhd" "" { Text "/home/sara/fpga/uart/RX.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762508935897 ""} { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "RX.vhd" "" { Text "/home/sara/fpga/uart/RX.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762508935897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762508935897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx-RTL " "Found design unit 1: tx-RTL" {  } { { "TX.vhd" "" { Text "/home/sara/fpga/uart/TX.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762508935897 ""} { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "TX.vhd" "" { Text "/home/sara/fpga/uart/TX.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762508935897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762508935897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CTRL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file CTRL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CTRL-RTL " "Found design unit 1: CTRL-RTL" {  } { { "CTRL.vhd" "" { Text "/home/sara/fpga/uart/CTRL.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762508935898 ""} { "Info" "ISGN_ENTITY_NAME" "1 CTRL " "Found entity 1: CTRL" {  } { { "CTRL.vhd" "" { Text "/home/sara/fpga/uart/CTRL.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762508935898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762508935898 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart " "Elaborating entity \"uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1762508935935 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RX_byte_out uart.vhd(26) " "VHDL Signal Declaration warning at uart.vhd(26): used implicit default value for signal \"RX_byte_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762508935936 "|uart"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED_out uart.vhd(51) " "VHDL Signal Declaration warning at uart.vhd(51): used implicit default value for signal \"LED_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1762508935936 "|uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "rx rx:INSTANCE_RX A:rtl " "Elaborating entity \"rx\" using architecture \"A:rtl\" for hierarchy \"rx:INSTANCE_RX\"" {  } { { "uart.vhd" "INSTANCE_RX" { Text "/home/sara/fpga/uart/uart.vhd" 67 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762508935941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tx tx:INSTANCE_TX A:rtl " "Elaborating entity \"tx\" using architecture \"A:rtl\" for hierarchy \"tx:INSTANCE_TX\"" {  } { { "uart.vhd" "INSTANCE_TX" { Text "/home/sara/fpga/uart/uart.vhd" 84 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762508935941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CTRL CTRL:INSTANCE_CTRL A:rtl " "Elaborating entity \"CTRL\" using architecture \"A:rtl\" for hierarchy \"CTRL:INSTANCE_CTRL\"" {  } { { "uart.vhd" "INSTANCE_CTRL" { Text "/home/sara/fpga/uart/uart.vhd" 101 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762508935942 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "baud_rate CTRL.vhd(106) " "Verilog HDL or VHDL warning at CTRL.vhd(106): object \"baud_rate\" assigned a value but never read" {  } { { "CTRL.vhd" "" { Text "/home/sara/fpga/uart/CTRL.vhd" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1762508935944 "|uart|CTRL:INSTANCE_CTRL"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CTRL:INSTANCE_CTRL\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CTRL:INSTANCE_CTRL\|Mod5\"" {  } { { "CTRL.vhd" "Mod5" { Text "/home/sara/fpga/uart/CTRL.vhd" 144 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762508936447 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CTRL:INSTANCE_CTRL\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CTRL:INSTANCE_CTRL\|Div4\"" {  } { { "CTRL.vhd" "Div4" { Text "/home/sara/fpga/uart/CTRL.vhd" 142 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762508936447 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CTRL:INSTANCE_CTRL\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CTRL:INSTANCE_CTRL\|Mod4\"" {  } { { "CTRL.vhd" "Mod4" { Text "/home/sara/fpga/uart/CTRL.vhd" 142 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762508936447 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CTRL:INSTANCE_CTRL\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CTRL:INSTANCE_CTRL\|Div3\"" {  } { { "CTRL.vhd" "Div3" { Text "/home/sara/fpga/uart/CTRL.vhd" 140 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762508936447 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CTRL:INSTANCE_CTRL\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CTRL:INSTANCE_CTRL\|Mod3\"" {  } { { "CTRL.vhd" "Mod3" { Text "/home/sara/fpga/uart/CTRL.vhd" 140 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762508936447 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CTRL:INSTANCE_CTRL\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CTRL:INSTANCE_CTRL\|Mod2\"" {  } { { "CTRL.vhd" "Mod2" { Text "/home/sara/fpga/uart/CTRL.vhd" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762508936447 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CTRL:INSTANCE_CTRL\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CTRL:INSTANCE_CTRL\|Mod1\"" {  } { { "CTRL.vhd" "Mod1" { Text "/home/sara/fpga/uart/CTRL.vhd" 136 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762508936447 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CTRL:INSTANCE_CTRL\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CTRL:INSTANCE_CTRL\|Mod0\"" {  } { { "CTRL.vhd" "Mod0" { Text "/home/sara/fpga/uart/CTRL.vhd" 134 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1762508936447 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1762508936447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CTRL:INSTANCE_CTRL\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"CTRL:INSTANCE_CTRL\|lpm_divide:Mod5\"" {  } { { "CTRL.vhd" "" { Text "/home/sara/fpga/uart/CTRL.vhd" 144 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762508936484 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CTRL:INSTANCE_CTRL\|lpm_divide:Mod5 " "Instantiated megafunction \"CTRL:INSTANCE_CTRL\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762508936485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762508936485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762508936485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762508936485 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762508936485 ""}  } { { "CTRL.vhd" "" { Text "/home/sara/fpga/uart/CTRL.vhd" 144 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762508936485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25o.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25o.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25o " "Found entity 1: lpm_divide_25o" {  } { { "db/lpm_divide_25o.tdf" "" { Text "/home/sara/fpga/uart/db/lpm_divide_25o.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762508936512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762508936512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "/home/sara/fpga/uart/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762508936515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762508936515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "/home/sara/fpga/uart/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762508936557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762508936557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "/home/sara/fpga/uart/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762508936574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762508936574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CTRL:INSTANCE_CTRL\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"CTRL:INSTANCE_CTRL\|lpm_divide:Div4\"" {  } { { "CTRL.vhd" "" { Text "/home/sara/fpga/uart/CTRL.vhd" 142 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762508936578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CTRL:INSTANCE_CTRL\|lpm_divide:Div4 " "Instantiated megafunction \"CTRL:INSTANCE_CTRL\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762508936578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762508936578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762508936578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762508936578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762508936578 ""}  } { { "CTRL.vhd" "" { Text "/home/sara/fpga/uart/CTRL.vhd" 142 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762508936578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fbo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fbo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fbo " "Found entity 1: lpm_divide_fbo" {  } { { "db/lpm_divide_fbo.tdf" "" { Text "/home/sara/fpga/uart/db/lpm_divide_fbo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762508936604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762508936604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "/home/sara/fpga/uart/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762508936607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762508936607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_she.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_she.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_she " "Found entity 1: alt_u_div_she" {  } { { "db/alt_u_div_she.tdf" "" { Text "/home/sara/fpga/uart/db/alt_u_div_she.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762508936626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762508936626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "/home/sara/fpga/uart/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762508936657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762508936657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "/home/sara/fpga/uart/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762508936684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762508936684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_o99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_o99 " "Found entity 1: lpm_abs_o99" {  } { { "db/lpm_abs_o99.tdf" "" { Text "/home/sara/fpga/uart/db/lpm_abs_o99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762508936686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762508936686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "/home/sara/fpga/uart/db/lpm_abs_8b9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762508936689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762508936689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CTRL:INSTANCE_CTRL\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"CTRL:INSTANCE_CTRL\|lpm_divide:Mod4\"" {  } { { "CTRL.vhd" "" { Text "/home/sara/fpga/uart/CTRL.vhd" 142 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762508936692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CTRL:INSTANCE_CTRL\|lpm_divide:Mod4 " "Instantiated megafunction \"CTRL:INSTANCE_CTRL\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762508936692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762508936692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762508936692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762508936692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762508936692 ""}  } { { "CTRL.vhd" "" { Text "/home/sara/fpga/uart/CTRL.vhd" 142 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762508936692 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CTRL:INSTANCE_CTRL\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"CTRL:INSTANCE_CTRL\|lpm_divide:Div3\"" {  } { { "CTRL.vhd" "" { Text "/home/sara/fpga/uart/CTRL.vhd" 140 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762508936701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CTRL:INSTANCE_CTRL\|lpm_divide:Div3 " "Instantiated megafunction \"CTRL:INSTANCE_CTRL\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762508936701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762508936701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762508936701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762508936701 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762508936701 ""}  } { { "CTRL.vhd" "" { Text "/home/sara/fpga/uart/CTRL.vhd" 140 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762508936701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibo " "Found entity 1: lpm_divide_ibo" {  } { { "db/lpm_divide_ibo.tdf" "" { Text "/home/sara/fpga/uart/db/lpm_divide_ibo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762508936727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762508936727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "/home/sara/fpga/uart/db/abs_divider_nbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762508936731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762508936731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2ie " "Found entity 1: alt_u_div_2ie" {  } { { "db/alt_u_div_2ie.tdf" "" { Text "/home/sara/fpga/uart/db/alt_u_div_2ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762508936756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762508936756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_r99.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_r99.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_r99 " "Found entity 1: lpm_abs_r99" {  } { { "db/lpm_abs_r99.tdf" "" { Text "/home/sara/fpga/uart/db/lpm_abs_r99.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762508936767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1762508936767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CTRL:INSTANCE_CTRL\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"CTRL:INSTANCE_CTRL\|lpm_divide:Mod2\"" {  } { { "CTRL.vhd" "" { Text "/home/sara/fpga/uart/CTRL.vhd" 138 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762508936779 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CTRL:INSTANCE_CTRL\|lpm_divide:Mod2 " "Instantiated megafunction \"CTRL:INSTANCE_CTRL\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762508936780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762508936780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762508936780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762508936780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762508936780 ""}  } { { "CTRL.vhd" "" { Text "/home/sara/fpga/uart/CTRL.vhd" 138 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762508936780 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CTRL:INSTANCE_CTRL\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"CTRL:INSTANCE_CTRL\|lpm_divide:Mod1\"" {  } { { "CTRL.vhd" "" { Text "/home/sara/fpga/uart/CTRL.vhd" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762508936788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CTRL:INSTANCE_CTRL\|lpm_divide:Mod1 " "Instantiated megafunction \"CTRL:INSTANCE_CTRL\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762508936788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762508936788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762508936788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762508936788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762508936788 ""}  } { { "CTRL.vhd" "" { Text "/home/sara/fpga/uart/CTRL.vhd" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762508936788 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CTRL:INSTANCE_CTRL\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"CTRL:INSTANCE_CTRL\|lpm_divide:Mod0\"" {  } { { "CTRL.vhd" "" { Text "/home/sara/fpga/uart/CTRL.vhd" 134 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762508936798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CTRL:INSTANCE_CTRL\|lpm_divide:Mod0 " "Instantiated megafunction \"CTRL:INSTANCE_CTRL\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762508936798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762508936798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762508936798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762508936798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1762508936798 ""}  } { { "CTRL.vhd" "" { Text "/home/sara/fpga/uart/CTRL.vhd" 134 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1762508936798 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "16 " "Ignored 16 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "16 " "Ignored 16 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1762508937883 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1762508937883 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RX_byte_out\[0\] GND " "Pin \"RX_byte_out\[0\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762508941760 "|UART|RX_byte_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RX_byte_out\[1\] GND " "Pin \"RX_byte_out\[1\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762508941760 "|UART|RX_byte_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RX_byte_out\[2\] GND " "Pin \"RX_byte_out\[2\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762508941760 "|UART|RX_byte_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RX_byte_out\[3\] GND " "Pin \"RX_byte_out\[3\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762508941760 "|UART|RX_byte_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RX_byte_out\[4\] GND " "Pin \"RX_byte_out\[4\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762508941760 "|UART|RX_byte_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RX_byte_out\[5\] GND " "Pin \"RX_byte_out\[5\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762508941760 "|UART|RX_byte_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RX_byte_out\[6\] GND " "Pin \"RX_byte_out\[6\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762508941760 "|UART|RX_byte_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RX_byte_out\[7\] GND " "Pin \"RX_byte_out\[7\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762508941760 "|UART|RX_byte_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_segments_digit_3\[0\] GND " "Pin \"out_segments_digit_3\[0\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762508941760 "|UART|out_segments_digit_3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_segments_digit_3\[1\] GND " "Pin \"out_segments_digit_3\[1\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762508941760 "|UART|out_segments_digit_3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_segments_digit_3\[2\] GND " "Pin \"out_segments_digit_3\[2\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762508941760 "|UART|out_segments_digit_3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_segments_digit_3\[6\] VCC " "Pin \"out_segments_digit_3\[6\]\" is stuck at VCC" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762508941760 "|UART|out_segments_digit_3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_segments_digit_4\[0\] GND " "Pin \"out_segments_digit_4\[0\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762508941760 "|UART|out_segments_digit_4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_segments_digit_4\[1\] GND " "Pin \"out_segments_digit_4\[1\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762508941760 "|UART|out_segments_digit_4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_segments_digit_4\[3\] GND " "Pin \"out_segments_digit_4\[3\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762508941760 "|UART|out_segments_digit_4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_segments_digit_4\[4\] GND " "Pin \"out_segments_digit_4\[4\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762508941760 "|UART|out_segments_digit_4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_segments_digit_5\[0\] GND " "Pin \"out_segments_digit_5\[0\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762508941760 "|UART|out_segments_digit_5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_segments_digit_5\[2\] GND " "Pin \"out_segments_digit_5\[2\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762508941760 "|UART|out_segments_digit_5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_segments_digit_5\[3\] GND " "Pin \"out_segments_digit_5\[3\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762508941760 "|UART|out_segments_digit_5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_segments_digit_5\[4\] GND " "Pin \"out_segments_digit_5\[4\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762508941760 "|UART|out_segments_digit_5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_segments_digit_5\[5\] GND " "Pin \"out_segments_digit_5\[5\]\" is stuck at GND" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762508941760 "|UART|out_segments_digit_5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_out GND " "Pin \"LED_out\" is stuck at GND" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1762508941760 "|UART|LED_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1762508941760 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1762508941890 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1762508943347 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1762508943347 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TX_byte_in\[0\] " "No output dependent on input pin \"TX_byte_in\[0\]\"" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762508943584 "|UART|TX_byte_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TX_byte_in\[1\] " "No output dependent on input pin \"TX_byte_in\[1\]\"" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762508943584 "|UART|TX_byte_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TX_byte_in\[2\] " "No output dependent on input pin \"TX_byte_in\[2\]\"" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762508943584 "|UART|TX_byte_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TX_byte_in\[3\] " "No output dependent on input pin \"TX_byte_in\[3\]\"" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762508943584 "|UART|TX_byte_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TX_byte_in\[4\] " "No output dependent on input pin \"TX_byte_in\[4\]\"" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762508943584 "|UART|TX_byte_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TX_byte_in\[5\] " "No output dependent on input pin \"TX_byte_in\[5\]\"" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762508943584 "|UART|TX_byte_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TX_byte_in\[6\] " "No output dependent on input pin \"TX_byte_in\[6\]\"" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762508943584 "|UART|TX_byte_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TX_byte_in\[7\] " "No output dependent on input pin \"TX_byte_in\[7\]\"" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762508943584 "|UART|TX_byte_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RX_busy " "No output dependent on input pin \"RX_busy\"" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762508943584 "|UART|RX_busy"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RX_byte_in\[0\] " "No output dependent on input pin \"RX_byte_in\[0\]\"" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762508943584 "|UART|RX_byte_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RX_byte_in\[1\] " "No output dependent on input pin \"RX_byte_in\[1\]\"" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762508943584 "|UART|RX_byte_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RX_byte_in\[2\] " "No output dependent on input pin \"RX_byte_in\[2\]\"" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762508943584 "|UART|RX_byte_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RX_byte_in\[3\] " "No output dependent on input pin \"RX_byte_in\[3\]\"" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762508943584 "|UART|RX_byte_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RX_byte_in\[4\] " "No output dependent on input pin \"RX_byte_in\[4\]\"" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762508943584 "|UART|RX_byte_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RX_byte_in\[5\] " "No output dependent on input pin \"RX_byte_in\[5\]\"" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762508943584 "|UART|RX_byte_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RX_byte_in\[6\] " "No output dependent on input pin \"RX_byte_in\[6\]\"" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762508943584 "|UART|RX_byte_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RX_byte_in\[7\] " "No output dependent on input pin \"RX_byte_in\[7\]\"" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762508943584 "|UART|RX_byte_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "baud_code\[0\] " "No output dependent on input pin \"baud_code\[0\]\"" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762508943584 "|UART|baud_code[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "baud_code\[1\] " "No output dependent on input pin \"baud_code\[1\]\"" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762508943584 "|UART|baud_code[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "baud_code\[2\] " "No output dependent on input pin \"baud_code\[2\]\"" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762508943584 "|UART|baud_code[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "baud_code\[3\] " "No output dependent on input pin \"baud_code\[3\]\"" {  } { { "uart.vhd" "" { Text "/home/sara/fpga/uart/uart.vhd" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1762508943584 "|UART|baud_code[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1762508943584 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6360 " "Implemented 6360 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1762508943584 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1762508943584 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6276 " "Implemented 6276 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1762508943584 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1762508943584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "506 " "Peak virtual memory: 506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762508943592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov  7 10:49:03 2025 " "Processing ended: Fri Nov  7 10:49:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762508943592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762508943592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762508943592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1762508943592 ""}
