# I2C í”„ë¡œì íŠ¸ ìŠ¤í™ (ìµœì¢… í™•ì •)

## 1. ê¸°ë³¸ íŒŒë¼ë¯¸í„°

| í•­ëª© | ê°’ | ì„¤ëª… |
|------|-----|------|
| System Clock | 100 MHz | Basys3 ì˜¨ë³´ë“œ í´ëŸ­ |
| SCL Frequency | 100 kHz | I2C í‘œì¤€ ëª¨ë“œ |
| SCL ìƒì„± | 500 cyclesë§ˆë‹¤ toggle | 100MHz / (100kHz * 2) = 500 |
| Slave Address | 0x55 (0b1010101) | 7-bit ì£¼ì†Œ |
| Data Size | 1 byte | ë‹¨ì¼ ë°”ì´íŠ¸ ì „ì†¡ |
| Pull-up | ì—†ìŒ (Tri-state ì‚¬ìš©) | ë‚´ë¶€ pull-up ëŒ€ì‹  tri-state ì œì–´ |
| SDA ì œì–´ | inout with output enable | sda_oeë¡œ ì œì–´ |

## 2. PMOD í•€ í• ë‹¹

### Master Board (JB ì‚¬ìš©):
- **JB1 (A14)**: SCL (output)
- **JB2 (A16)**: SDA (inout)
- **GND**: ê³µí†µ ì ‘ì§€ í•„ìˆ˜!

### Slave Board (JA ì‚¬ìš©):
- **JA1 (J1)**: SCL (input)
- **JA2 (L2)**: SDA (inout)
- **GND**: ê³µí†µ ì ‘ì§€ í•„ìˆ˜!

## 3. LED ë§¤í•‘

### Master Board LED:
- **LED[7:0]** (U16~V14): RX ë°ì´í„° í‘œì‹œ (ìˆ˜ì‹ í•œ 8-bit ë°ì´í„°)
- **LED8** (V13): debug_busy (Master BUSY ìƒíƒœ)
- **LED9** (V3): debug_ack (ACK ë°›ì•˜ëŠ”ì§€)
- **LED10** (W3): debug_scl (SCL ì‹ í˜¸ ëª¨ë‹ˆí„°ë§)
- **LED11** (U3): debug_sda_out (SDA ì¶œë ¥ ê°’)
- **LED12** (P3): debug_sda_oe (SDA ì¶œë ¥ ì¸ì—ì´ë¸”)
- **LED13** (N3): ack_error (NACK ìˆ˜ì‹ )
- **LED14** (P1): done (ì „ì†¡ ì™„ë£Œ)
- **LED15** (L1): busy (ë™ì‘ ì¤‘)

### Slave Board LED:
- **LED[7:0]**: RX ë°ì´í„° í‘œì‹œ (ìˆ˜ì‹ í•œ 8-bit ë°ì´í„°)
- **LED8**: debug_addr_match (ì£¼ì†Œ ë§¤ì¹­ë¨)
- **LED9**: debug_ack_sent (ACK ì „ì†¡í•¨)
- **LED10**: debug_state[0] (FSM ìƒíƒœ bit 0)
- **LED11**: debug_state[1] (FSM ìƒíƒœ bit 1)

## 4. I2C Master ì¸í„°í˜ì´ìŠ¤

### Control Signals
| ì‹ í˜¸ | ë°©í–¥ | í­ | ì„¤ëª… |
|------|------|-----|------|
| clk | Input | 1 | 100 MHz ì‹œìŠ¤í…œ í´ëŸ­ |
| rst_n | Input | 1 | Active-low ë¦¬ì…‹ |
| start | Input | 1 | I2C íŠ¸ëœì­ì…˜ ì‹œì‘ (í„ìŠ¤) |
| rw_bit | Input | 1 | 0=Write, 1=Read |
| slave_addr | Input | 7 | 7-bit ìŠ¬ë ˆì´ë¸Œ ì£¼ì†Œ |
| tx_data | Input | 8 | ì „ì†¡í•  ë°ì´í„° |
| rx_data | Output | 8 | ìˆ˜ì‹ í•œ ë°ì´í„° |
| busy | Output | 1 | íŠ¸ëœì­ì…˜ ì§„í–‰ ì¤‘ |
| done | Output | 1 | íŠ¸ëœì­ì…˜ ì™„ë£Œ (í„ìŠ¤) |
| ack_error | Output | 1 | NACK ìˆ˜ì‹  ë˜ëŠ” ì˜¤ë¥˜ |

### I2C Bus
| ì‹ í˜¸ | ë°©í–¥ | ì„¤ëª… |
|------|------|------|
| scl | Output | I2C í´ëŸ­ ë¼ì¸ |
| sda | Inout | I2C ë°ì´í„° ë¼ì¸ (tri-state) |

## 5. I2C í”„ë¡œí† ì½œ êµ¬í˜„

### í‘œì¤€ I2C Write ì‹œí€€ìŠ¤:
```
START â†’ ADDRESS(7bit) + W(0) â†’ ACK â†’ DATA(8bit) â†’ ACK â†’ STOP
```

### í‘œì¤€ I2C Read ì‹œí€€ìŠ¤:
```
START â†’ ADDRESS(7bit) + R(1) â†’ ACK â†’ DATA(8bit) â†’ NACK â†’ STOP
```

### FSM ìƒíƒœ:
1. **IDLE**: ëŒ€ê¸° ìƒíƒœ
2. **START_1/2/3**: START ì¡°ê±´ ìƒì„±
3. **ADDR_BIT**: ì£¼ì†Œ ì „ì†¡ (8ë¹„íŠ¸ = 7ë¹„íŠ¸ ì£¼ì†Œ + 1ë¹„íŠ¸ R/W)
4. **ADDR_ACK**: ì£¼ì†Œ ACK ìˆ˜ì‹ 
5. **DATA_BIT**: ë°ì´í„° ì†¡ì‹ /ìˆ˜ì‹ 
6. **DATA_ACK**: ë°ì´í„° ACK ì²˜ë¦¬
7. **STOP_1/2/3**: STOP ì¡°ê±´ ìƒì„±

### íƒ€ì´ë°:
- **SCL Period**: 1000 cycles (10 Î¼s @ 100 MHz)
- **SCL Low**: 500 cycles (5 Î¼s)
- **SCL High**: 500 cycles (5 Î¼s)
- **Quarter Period**: 250 cycles (2.5 Î¼s)

## 6. í”„ë¡œì íŠ¸ ë””ë ‰í† ë¦¬ êµ¬ì¡°

```
i2c_project/
â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ spec.md                     â† ì´ ë¬¸ì„œ
â”‚   â””â”€â”€ register_map.md
â”‚
â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ i2c_master.sv               â† I2C Master êµ¬í˜„ (ë‹¨ì¼ íŒŒì¼)
â”‚   â””â”€â”€ i2c_slave.sv                â† I2C Slave êµ¬í˜„ (TODO)
â”‚
â”œâ”€â”€ tb/
â”‚   â”œâ”€â”€ i2c_master_tb.sv            â† Master í…ŒìŠ¤íŠ¸ë²¤ì¹˜
â”‚   â”œâ”€â”€ i2c_slave_tb.sv             â† Slave í…ŒìŠ¤íŠ¸ë²¤ì¹˜ (TODO)
â”‚   â””â”€â”€ i2c_system_tb.sv            â† í†µí•© í…ŒìŠ¤íŠ¸ë²¤ì¹˜ (TODO)
â”‚
â”œâ”€â”€ constraints/
â”‚   â”œâ”€â”€ basys3_i2c_master.xdc       â† Master ë³´ë“œ ì œì•½ íŒŒì¼
â”‚   â”œâ”€â”€ basys3_i2c_slave.xdc        â† Slave ë³´ë“œ ì œì•½ íŒŒì¼
â”‚   â””â”€â”€ basys3_single_board.xdc     â† ë‹¨ì¼ ë³´ë“œ ë£¨í”„ë°± (TODO)
â”‚
â”œâ”€â”€ hw/
â”‚   â”œâ”€â”€ vivado_master/              â† Master Vivado í”„ë¡œì íŠ¸
â”‚   â””â”€â”€ vivado_slave/               â† Slave Vivado í”„ë¡œì íŠ¸
â”‚
â””â”€â”€ sw/
    â””â”€â”€ i2c_test.c                  â† SW í…ŒìŠ¤íŠ¸ ì½”ë“œ (TODO)
```

## 7. êµ¬í˜„ ìƒíƒœ

### âœ… ì™„ë£Œ:
- [x] i2c_master.sv - ì™„ì „í•œ I2C Master êµ¬í˜„ (ë‹¨ì¼ íŒŒì¼, íŒ¨í‚¤ì§€ ì˜ì¡´ì„± ì—†ìŒ)
  - [x] ëª¨ë“  íŒŒë¼ë¯¸í„°ì™€ íƒ€ì… ì •ì˜ ë‚´ë¶€ í¬í•¨
  - [x] START ì¡°ê±´ ìƒì„±
  - [x] ADDRESS + R/W ë¹„íŠ¸ ì „ì†¡
  - [x] ACK/NACK ìˆ˜ì‹ 
  - [x] DATA ì†¡ì‹ /ìˆ˜ì‹ 
  - [x] STOP ì¡°ê±´ ìƒì„±
  - [x] 100 kHz SCL íƒ€ì´ë°
  - [x] SDA tri-state ì œì–´
- [x] basys3_i2c_master.xdc - Master ì œì•½ íŒŒì¼
- [x] basys3_i2c_slave.xdc - Slave ì œì•½ íŒŒì¼
- [x] i2c_master_tb.sv - Master í…ŒìŠ¤íŠ¸ë²¤ì¹˜

### ğŸ”„ ì§„í–‰ ì¤‘:
- [ ] i2c_slave.sv - I2C Slave êµ¬í˜„

### ğŸ“‹ TODO:
- [ ] i2c_slave_tb.sv - Slave í…ŒìŠ¤íŠ¸ë²¤ì¹˜
- [ ] i2c_system_tb.sv - í†µí•© í…ŒìŠ¤íŠ¸
- [ ] Vivado í”„ë¡œì íŠ¸ ìƒì„±
- [ ] í•˜ë“œì›¨ì–´ ê²€ì¦

## 8. ì£¼ìš” ê°œì„  ì‚¬í•­

ì›ë˜ ì½”ë“œì˜ ë¬¸ì œì ë“¤ì„ ë‹¤ìŒê³¼ ê°™ì´ í•´ê²°í–ˆìŠµë‹ˆë‹¤:

1. **âœ… Slave ADDRESS ì „ì†¡ ì¶”ê°€**: 0x55 ì£¼ì†Œ + R/W ë¹„íŠ¸ë¥¼ ì •í™•íˆ ì „ì†¡
2. **âœ… I2C í”„ë¡œí† ì½œ ì™„ì„±**: START â†’ ADDR â†’ ACK â†’ DATA â†’ ACK â†’ STOP ìˆœì„œ êµ¬í˜„
3. **âœ… íƒ€ì´ë° ì •í™•ë„**: 100 kHz SCL (1000 cycles/period) ì •í™•íˆ ë§ì¶¤
4. **âœ… SDA tri-state ìˆ˜ì •**: `sda_oe`ë¡œ ì œì–´, `sda_out`ì€ ë…¼ë¦¬ê°’ë§Œ ì‚¬ìš©
5. **âœ… READ ëª¨ë“œ êµ¬í˜„**: Slaveë¡œë¶€í„° ë°ì´í„° ìˆ˜ì‹  ë¡œì§ ì¶”ê°€
6. **âœ… ì¸í„°í˜ì´ìŠ¤ ê°œì„ **: ëª…í™•í•œ ì œì–´ ì‹ í˜¸ì™€ ìƒíƒœ í”¼ë“œë°±
7. **âœ… 4-phase SCL ìƒì„±**: ê° ë¹„íŠ¸ë¥¼ 4ê°œì˜ quarterë¡œ ë‚˜ëˆ„ì–´ ì •í™•í•œ íƒ€ì´ë° êµ¬í˜„

## 9. ë‹¤ìŒ ë‹¨ê³„

### Phase 1: I2C Slave êµ¬í˜„
1. i2c_slave.sv ì„¤ê³„
2. íƒ€ì´ë° ë‹¤ì´ì–´ê·¸ë¨ ê¸°ë°˜ FSM êµ¬í˜„
3. Testbench ì‘ì„± ë° ê²€ì¦

### Phase 2: í†µí•© í…ŒìŠ¤íŠ¸
1. Master-Slave í†µí•© í…ŒìŠ¤íŠ¸ë²¤ì¹˜
2. ì‹œë®¬ë ˆì´ì…˜ ê²€ì¦
3. íƒ€ì´ë° ê²€ì¦

### Phase 3: í•˜ë“œì›¨ì–´ êµ¬í˜„
1. Vivado í”„ë¡œì íŠ¸ ìƒì„±
2. í•©ì„± ë° êµ¬í˜„
3. ë¹„íŠ¸ìŠ¤íŠ¸ë¦¼ ìƒì„±

### Phase 4: í•˜ë“œì›¨ì–´ ê²€ì¦
1. ë‘ Basys3 ë³´ë“œ ì—°ê²°
2. ë°ì´í„° ì „ì†¡ í…ŒìŠ¤íŠ¸
3. ì˜¤ì‹¤ë¡œìŠ¤ì½”í”„ë¡œ ì‹ í˜¸ í™•ì¸

## 10. ì°¸ê³  ì‚¬í•­

- **Pull-up ì €í•­**: ì™¸ë¶€ pull-up ì—†ì´ tri-stateë¡œ êµ¬í˜„í–ˆìœ¼ë¯€ë¡œ, í•˜ë“œì›¨ì–´ í…ŒìŠ¤íŠ¸ ì‹œ ì™¸ë¶€ pull-up (4.7kÎ©) ì¶”ê°€ ê¶Œì¥
- **Clock Stretching**: í˜„ì¬ êµ¬í˜„ì€ clock stretchingì„ ì§€ì›í•˜ì§€ ì•ŠìŒ
- **Multi-byte Transfer**: í˜„ì¬ëŠ” ë‹¨ì¼ ë°”ì´íŠ¸ ì „ì†¡ë§Œ ì§€ì›
- **GND ì—°ê²°**: ë‘ ë³´ë“œ ê°„ GND ì—°ê²° í•„ìˆ˜!

## 11. ìŠ¤í™ í™•ì • ì²´í¬ë¦¬ìŠ¤íŠ¸ âœ“

- âœ… System Clock: 100 MHz
- âœ… SCL: 100 kHz (500 cycles ë§ˆë‹¤ toggle)
- âœ… Slave Address: 0x55
- âœ… Data: 1 byte
- âœ… Pull-up: ì—†ìŒ (Tri-state)
- âœ… PMOD: JB(Master), JA(Slave)
- âœ… LED ë§¤í•‘: ë°ì´í„° + ë””ë²„ê¹…
- âœ… Constraint íŒŒì¼: ì‘ì„± ì™„ë£Œ
- âœ… I2C í”„ë¡œí† ì½œ: í‘œì¤€ ì¤€ìˆ˜
- âœ… Testbench: ê¸°ë³¸ ê²€ì¦ ì™„ë£Œ

---

**ë²„ì „**: 1.0
**ì‘ì„±ì¼**: 2025-11-11
**ìƒíƒœ**: Phase 1 ì™„ë£Œ (Master êµ¬í˜„)
