AArch64 R+dmb.st+dsb.sytt
"DMB.STdWW CoePT DSB.SYdWRTT FreTP"
Cycle=DMB.STdWW CoePT DSB.SYdWRTT FreTP
Generator=diycross7 (version 7.56+02~dev)
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Co Fr
Orig=DMB.STdWW CoePT DSB.SYdWRTT FreTP
{
0:X1=x:green; 0:X3=y:green;
1:X0=y:red; 1:X1=y:green; 1:X3=x:green;
}
 P0          | P1          ;
 MOV W0,#1   | STG X0,[X1] ;
 STR W0,[X1] | DSB SY      ;
 DMB ST      | MOV X2,X3   ;
 MOV W2,#1   | LDG X2,[X3] ;
 STR W2,[X3] |             ;
exists ([tag(y)]=:red /\ 1:X2=x:green) /\ ~fault (P0,y)
