/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [5:0] _01_;
  wire [15:0] _02_;
  reg [8:0] _03_;
  wire [16:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [53:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [14:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [9:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [5:0] celloutsig_0_33z;
  wire [4:0] celloutsig_0_34z;
  wire [9:0] celloutsig_0_38z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire celloutsig_0_46z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_53z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [14:0] celloutsig_0_7z;
  wire celloutsig_0_85z;
  wire celloutsig_0_86z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [11:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = celloutsig_0_7z[0] ? celloutsig_0_7z[8] : celloutsig_0_10z;
  assign celloutsig_0_18z = celloutsig_0_10z ? celloutsig_0_8z : celloutsig_0_17z[2];
  assign celloutsig_0_40z = ~(celloutsig_0_33z[5] & celloutsig_0_23z);
  assign celloutsig_0_46z = !(celloutsig_0_42z ? celloutsig_0_15z : celloutsig_0_18z);
  assign celloutsig_1_1z = !(celloutsig_1_0z ? in_data[128] : celloutsig_1_0z);
  assign celloutsig_0_8z = !(celloutsig_0_7z[12] ? celloutsig_0_5z : in_data[0]);
  assign celloutsig_1_19z = !(celloutsig_1_9z[1] ? celloutsig_1_9z[5] : celloutsig_1_9z[5]);
  assign celloutsig_0_20z = !(celloutsig_0_18z ? celloutsig_0_17z[3] : in_data[71]);
  assign celloutsig_0_2z = celloutsig_0_0z[7] | ~(in_data[31]);
  assign celloutsig_0_50z = ~(celloutsig_0_1z[4] ^ celloutsig_0_19z);
  assign celloutsig_0_85z = ~(celloutsig_0_46z ^ celloutsig_0_53z);
  assign celloutsig_0_86z = ~(celloutsig_0_57z ^ celloutsig_0_18z);
  assign celloutsig_0_23z = ~(celloutsig_0_19z ^ celloutsig_0_15z);
  assign celloutsig_0_24z = ~(celloutsig_0_20z ^ celloutsig_0_23z);
  assign celloutsig_0_0z = in_data[51:35] + in_data[62:46];
  assign celloutsig_0_17z = { in_data[84:80], celloutsig_0_13z } + { in_data[66:63], celloutsig_0_16z, celloutsig_0_2z };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _03_ <= 9'h000;
    else _03_ <= celloutsig_0_0z[13:5];
  reg [9:0] _21_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _21_ <= 10'h000;
    else _21_ <= in_data[67:58];
  assign { _01_[5:1], _02_[14:11], _00_ } = _21_;
  assign celloutsig_0_6z = { _03_[7:6], celloutsig_0_2z } / { 1'h1, celloutsig_0_4z[3], celloutsig_0_5z };
  assign celloutsig_0_27z = { _01_[5:1], _02_[14:11], _00_ } / { 1'h1, _03_ };
  assign celloutsig_0_19z = { in_data[38:35], celloutsig_0_4z } > { celloutsig_0_11z[20:18], celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_13z };
  assign celloutsig_0_42z = { celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_23z } && { celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_53z = { celloutsig_0_38z[8:6], celloutsig_0_40z, celloutsig_0_5z, celloutsig_0_33z, celloutsig_0_33z, celloutsig_0_50z } && celloutsig_0_11z[41:24];
  assign celloutsig_1_0z = in_data[174:159] && in_data[133:118];
  assign celloutsig_0_9z = { in_data[72:59], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_8z } && { celloutsig_0_1z[13:0], celloutsig_0_5z, _03_, _03_ };
  assign celloutsig_0_10z = celloutsig_0_7z[11:8] && _03_[6:3];
  assign celloutsig_0_15z = celloutsig_0_1z[6:4] && in_data[8:6];
  assign celloutsig_0_16z = celloutsig_0_11z[36:28] && { celloutsig_0_0z[14:9], celloutsig_0_14z };
  assign celloutsig_1_9z = { celloutsig_1_3z[4:1], celloutsig_1_2z, celloutsig_1_0z } % { 1'h1, in_data[174:170] };
  assign celloutsig_1_3z = celloutsig_1_1z ? { in_data[167:166], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, 1'h1, celloutsig_1_0z, celloutsig_1_2z, 1'h1 } : { in_data[106:96], celloutsig_1_0z };
  assign celloutsig_0_1z = celloutsig_0_0z[0] ? celloutsig_0_0z[15:1] : celloutsig_0_0z[16:2];
  assign celloutsig_0_14z = celloutsig_0_9z ? celloutsig_0_7z[13:11] : celloutsig_0_7z[14:12];
  assign celloutsig_0_34z = { celloutsig_0_27z[4:1], celloutsig_0_24z } | { celloutsig_0_6z[1], celloutsig_0_21z };
  assign celloutsig_0_11z = in_data[79:26] | { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_9z, _03_, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_0_57z = | { celloutsig_0_34z, celloutsig_0_7z[6] };
  assign celloutsig_1_2z = | { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_18z = | celloutsig_1_9z[3:0];
  assign celloutsig_0_38z = celloutsig_0_1z[10:1] << { celloutsig_0_4z[3:1], celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_25z };
  assign celloutsig_0_4z = in_data[82:78] << _03_[8:4];
  assign celloutsig_0_28z = { celloutsig_0_0z[9], celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_10z } <<< { celloutsig_0_1z[14:11], celloutsig_0_19z };
  assign celloutsig_0_25z = celloutsig_0_14z <<< celloutsig_0_21z[3:1];
  assign celloutsig_0_21z = { celloutsig_0_9z, celloutsig_0_6z } - celloutsig_0_0z[16:13];
  assign celloutsig_0_33z = { celloutsig_0_28z, celloutsig_0_10z } ~^ { celloutsig_0_7z[7:4], celloutsig_0_23z, celloutsig_0_26z };
  assign celloutsig_0_7z = celloutsig_0_1z ~^ { celloutsig_0_0z[12:4], celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_5z = ~((celloutsig_0_2z & _03_[7]) | (celloutsig_0_1z[6] & in_data[63]));
  assign celloutsig_0_22z = ~((_01_[1] & celloutsig_0_15z) | (_03_[0] & in_data[62]));
  assign celloutsig_0_26z = ~((celloutsig_0_19z & celloutsig_0_16z) | (celloutsig_0_1z[3] & celloutsig_0_4z[4]));
  assign _01_[0] = celloutsig_0_15z;
  assign { _02_[15], _02_[10:0] } = { _01_[1], celloutsig_0_50z, _01_[5:1], _02_[14:11], _00_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_85z, celloutsig_0_86z };
endmodule
