Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1cfebc8e33ea4175a0b6e88b50546bba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.alucontrol
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopen
Compiling module xil_defaultlib.flopenr
Compiling module xil_defaultlib.flop
Compiling module xil_defaultlib.mux2(WIDTH=16)
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux8
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.zerodetect
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.exmemory
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
