$version Generated by VerilatedVcd $end
$date Thu May  5 05:47:58 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  6 + a_in [5:0] $end
  $var wire  6 , b_in [5:0] $end
  $var wire  1 ( clk $end
  $var wire  1 - in_valid $end
  $var wire  2 * op_in [1:0] $end
  $var wire  6 . out [5:0] $end
  $var wire  1 / out_valid $end
  $var wire  1 ) rst $end
  $scope module alu $end
   $var wire 32 0 WIDTH [31:0] $end
   $var wire  6 + a_in [5:0] $end
   $var wire  6 $ a_in_r [5:0] $end
   $var wire  6 , b_in [5:0] $end
   $var wire  6 % b_in_r [5:0] $end
   $var wire  1 ( clk $end
   $var wire  1 - in_valid $end
   $var wire  1 & in_valid_r $end
   $var wire  2 * op_in [1:0] $end
   $var wire  2 # op_in_r [1:0] $end
   $var wire  6 . out [5:0] $end
   $var wire  1 / out_valid $end
   $var wire  6 ' result [5:0] $end
   $var wire  1 ) rst $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00 #
b000000 $
b000000 %
0&
b000000 '
1(
0)
b00 *
b000000 +
b000000 ,
0-
b000000 .
0/
b00000000000000000000000000000110 0
#1
0(
#2
1(
#3
0(
#4
1(
#5
0(
#6
1(
#7
0(
#8
1(
#9
0(
#10
1(
#11
0(
#12
1(
#13
0(
#14
1(
#15
0(
#16
1(
#17
0(
#18
1(
#19
0(
