0.7
2020.1.1
Aug  5 2020
23:19:43
D:/COA_Lab_23/assignment_7_part_3/assignment_7_part_3.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/COA_Lab_23/assignment_7_part_3/assignment_7_part_3.srcs/sim_1/new/testbench.v,1697454194,verilog,,,,testbench,,,,,,,,
D:/COA_Lab_23/assignment_7_part_3/assignment_7_part_3.srcs/sources_1/new/reg_bank.v,1697622282,verilog,,D:/COA_Lab_23/assignment_7_part_3/assignment_7_part_3.srcs/sim_1/new/testbench.v,,ALU;and_op;cla;complementor;large_adder;left_shift;my_decoder;not_op;or_op;pos_edge_det;reg_bank;right_shift_arithmetic;right_shift_logical;subtractor;top_module;xor_op,,,,,,,,
