verilog work "D:/Alchitry/Full-Bit Adder MHP/work/planAhead/MHP/MHP.srcs/sources_1/imports/verilog/seven_seg_4.v"
verilog work "D:/Alchitry/Full-Bit Adder MHP/work/planAhead/MHP/MHP.srcs/sources_1/imports/verilog/decoder_5.v"
verilog work "D:/Alchitry/Full-Bit Adder MHP/work/planAhead/MHP/MHP.srcs/sources_1/imports/verilog/counter_3.v"
verilog work "D:/Alchitry/Full-Bit Adder MHP/work/planAhead/MHP/MHP.srcs/sources_1/imports/verilog/reset_conditioner_1.v"
verilog work "D:/Alchitry/Full-Bit Adder MHP/work/planAhead/MHP/MHP.srcs/sources_1/imports/verilog/multi_seven_seg_2.v"
verilog work "D:/Alchitry/Full-Bit Adder MHP/work/planAhead/MHP/MHP.srcs/sources_1/imports/verilog/mojo_top_0.v"
