$date
	Sun Oct 23 01:51:56 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#231598
b11 &
b11 %
1$
b11 !
1"
#231599
0"
#231602
b1010 &
b1010 %
#231606
b101 &
b101 %
#231610
b10000 &
b10000 %
#231614
b1000 &
b1000 %
#231618
b100 &
b100 %
#231622
b10 &
b10 %
#231626
b1 &
b1 %
1#
#231630
b0 &
0#
b0 %
0$
#1144414
b1101 &
b1101 %
1$
b1101 !
1"
#1144415
0"
#1144418
b101000 &
b101000 %
#1144422
b10100 &
b10100 %
#1144426
b1010 &
b1010 %
#1144430
b101 &
b101 %
#1144434
b10000 &
b10000 %
#1144438
b1000 &
b1000 %
#1144442
b100 &
b100 %
#1144446
b10 &
b10 %
#1144450
b1 &
b1 %
1#
#1144454
b0 &
0#
b0 %
0$
#2209108
b10110 !
1"
#2209110
b10110 &
b10110 %
1$
#2209111
0"
#2209114
b1011 &
b1011 %
#2209118
b100010 &
b100010 %
#2209122
b10001 &
b10001 %
#2209126
b110100 &
b110100 %
#2209130
b11010 &
b11010 %
#2209134
b1101 &
b1101 %
#2209138
b101000 &
b101000 %
#2209142
b10100 &
b10100 %
#2209146
b1010 &
b1010 %
#2209150
b101 &
b101 %
#2209154
b10000 &
b10000 %
#2209158
b1000 &
b1000 %
#2209162
b100 &
b100 %
#2209166
b10 &
b10 %
#2209170
b1 &
b1 %
1#
#2209174
b0 &
0#
b0 %
0$
#4500012
