// Seed: 1562953984
module module_0 (
    input wire  id_0,
    input uwire id_1
);
  final begin : LABEL_0
    `define pp_3 0
  end
  logic [!  1 : 1] id_4;
endmodule
module module_1 #(
    parameter id_0 = 32'd50,
    parameter id_5 = 32'd96,
    parameter id_8 = 32'd24
) (
    input wand _id_0,
    input wire id_1,
    input wor id_2,
    output logic id_3,
    input wor id_4,
    input supply0 _id_5
);
  logic [id_5 : id_5] id_7;
  always @(negedge id_1) id_3 <= 1;
  always @(posedge 1) id_7 = id_0;
  always @(id_1 or posedge 1);
  assign id_3 = 1;
  _id_8 :
  assert property (@(1) id_2)
  else id_7 <= -1;
  wire [id_0 : id_8] id_9;
  module_0 modCall_1 (
      id_4,
      id_1
  );
  logic id_10;
endmodule
