// Seed: 3428296736
module module_0;
  assign id_1 = 1 ? 1 : id_1;
  tri1 id_2;
  assign id_2 = id_1;
endmodule
module module_1 (
    output tri0  id_0,
    input  tri1  id_1,
    input  uwire id_2,
    input  tri0  id_3,
    output wire  id_4,
    output wire  id_5,
    input  tri1  id_6,
    output tri   id_7,
    output tri0  id_8
);
  or (id_0, id_1, id_2, id_3, id_6);
  module_0(); id_10(
      .id_0(1), .id_1(id_4 - id_5), .id_2(1), .id_3(id_2 * id_7)
  );
endmodule
