#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Aug  3 09:57:50 2018
# Process ID: 7752
# Current directory: C:/xup/hls/labs/lab4/pynq_block_audio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11996 C:\xup\hls\labs\lab4\pynq_block_audio\pynq_block_audio.xpr
# Log file: C:/xup/hls/labs/lab4/pynq_block_audio/vivado.log
# Journal file: C:/xup/hls/labs/lab4/pynq_block_audio\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/xup/hls/labs/lab4/pynq_block_audio/pynq_block_audio.xpr
open_bd_design {C:/xup/hls/labs/lab4/pynq_block_audio/pynq_block_audio.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
set_property name GPIO [get_bd_intf_ports GPIO_0]
set_property name GPIO2 [get_bd_intf_ports GPIO2_0]
set_property name BCLK [get_bd_ports BCLK_0]
set_property name LRCLK [get_bd_ports LRCLK_0]
set_property name SDATA_O [get_bd_ports SDATA_O_0]
set_property name DDR [get_bd_intf_ports DDR_0]
set_property name FIXED_IO [get_bd_intf_ports FIXED_IO_0]
set_property name IIC_1 [get_bd_intf_ports IIC_1_0]
set_property name FCLK_CLK1 [get_bd_ports FCLK_CLK1_0]
set_property name SDATA_I [get_bd_ports SDATA_I_0]
add_files -fileset constrs_1 -norecurse C:/xup/hls/labs/lab4/audio_constraints.xdc
import_files -fileset constrs_1 C:/xup/hls/labs/lab4/audio_constraints.xdc
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {2} CONFIG.C_GPIO2_WIDTH {1} CONFIG.C_ALL_INPUTS_2 {1} CONFIG.GPIO_BOARD_INTERFACE {Custom}] [get_bd_cells axi_gpio_0]
endgroup
make_wrapper -files [get_files C:/xup/hls/labs/lab4/pynq_block_audio/pynq_block_audio.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/xup/hls/labs/lab4/pynq_block_audio/pynq_block_audio.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_ip_catalog -rebuild
set_property  ip_repo_paths  {c:/xup/hls/labs/lab4/pynq_block_audio/ip_repo C:/xup/hls/labs/lab4/fir.prj/solution1/impl/ip} [current_project]
update_ip_catalog
config_ip_cache -import_from_project -use_cache_location D:/HLS_2018.2update/HLS/pynq_block_audio/pynq_block_audio.cache/ip
update_ip_catalog
open_bd_design {C:/xup/hls/labs/lab4/pynq_block_audio/pynq_block_audio.srcs/sources_1/bd/design_1/design_1.bd}
