{
  "stdout_truncated": false,
  "stdout": "INFO: [EDA] eda: version 0.3.10\nINFO: [EDA] main: eda sim --no-color --tool verilator --seed=1 --verilate-args=-Wno-fatal --waves sim_test_simple; (run from /app/eda.work/3ab27322-2d03-47dc-ba68-2b40c7a2fcb8.edacmd)\nINFO: [EDA] eda_config: --config-yml=eda_config_defaults.yml observed\nINFO: [EDA] eda_config: using config: /app/venv/lib/python3.12/site-packages/opencos/eda_config_defaults.yml\nINFO: [EDA] *** OpenCOS EDA ***\nINFO: [EDA] Detected verilator (/usr/local/bin/verilator)\nINFO: [EDA] sim: top-most target name: sim_test_simple\nINFO: [EDA] exec: /usr/local/bin/verilator --binary -Wno-CASEINCOMPLETE -Wno-REALCVT -Wno-SELRANGE -Wno-TIMESCALEMOD -Wno-UNSIGNED -Wno-WIDTH -Wno-fatal --timing --assert --autoflush -sv -CFLAGS -O1 -j 7 --trace-structs --trace-params --trace-fst -top tb_pipelined_tests -o sim.exe +define+SIMULATION /app/eda.work/3ab27322-2d03-47dc-ba68-2b40c7a2fcb8.edacmd/processor_pipelined.v /app/eda.work/3ab27322-2d03-47dc-ba68-2b40c7a2fcb8.edacmd/tb_pipelined_tests.v (in eda.work/sim_test_simple.sim, tee_fpath='compile.log')\nINFO: [EDA] PID 5272 for /usr/local/bin/verilator\nmake: Entering directory '/app/eda.work/3ab27322-2d03-47dc-ba68-2b40c7a2fcb8.edacmd/eda.work/sim_test_simple.sim/obj_dir'\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /usr/local/share/verilator/include/verilated_fst_c.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\npython3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vtb_pipelined_tests.cpp Vtb_pipelined_tests___024root__DepSet_h20afd5dc__0.cpp Vtb_pipelined_tests___024root__DepSet_hd1a59dc2__0.cpp Vtb_pipelined_tests__main.cpp Vtb_pipelined_tests__Trace__0.cpp Vtb_pipelined_tests__ConstPool_0.cpp Vtb_pipelined_tests___024root__Slow.cpp Vtb_pipelined_tests___024root__DepSet_h20afd5dc__0__Slow.cpp Vtb_pipelined_tests___024root__DepSet_hd1a59dc2__0__Slow.cpp Vtb_pipelined_tests__Syms.cpp Vtb_pipelined_tests__Trace__0__Slow.cpp Vtb_pipelined_tests__TraceDecls__0__Slow.cpp > Vtb_pipelined_tests__ALL.cpp\necho \"\" > Vtb_pipelined_tests__ALL.verilator_deplist.tmp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o Vtb_pipelined_tests__ALL.o Vtb_pipelined_tests__ALL.cpp\ng++    verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vtb_pipelined_tests__ALL.a   -lz  -pthread -lpthread -latomic   -o sim.exe\nrm Vtb_pipelined_tests__ALL.verilator_deplist.tmp\nmake: Leaving directory '/app/eda.work/3ab27322-2d03-47dc-ba68-2b40c7a2fcb8.edacmd/eda.work/sim_test_simple.sim/obj_dir'\n- V e r i l a t i o n   R e p o r t: Verilator 5.038 2025-07-08 rev v5.038\n- Verilator: Built from 0.075 MB sources in 3 modules, into 0.296 MB in 12 C++ files needing 0.000 MB\n- Verilator: Walltime 1.670 s (elab=0.002, cvt=0.015, bld=1.645); cpu 0.030 s on 7 threads; alloced 54.012 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/3ab27322-2d03-47dc-ba68-2b40c7a2fcb8.edacmd/eda.work/sim_test_simple.sim/compile.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 0 tool errors\nINFO: [EDA] exec: ./obj_dir/sim.exe +test=0 +trace +verilator+seed+1 (in eda.work/sim_test_simple.sim, tee_fpath='sim.log')\nINFO: [EDA] PID 5309 for ./obj_dir/sim.exe\nTEST START\n========================================\nE20 Pipelined Processor - Test Suite\n========================================\n\nRunning:                                        test_simple\n----------------------------------------\n\n[                                       test_simple] Reset released, starting execution...\n\n\n[                                       test_simple] ERROR: Timeout after 100000 cycles\nLOG: 1000045000 : ERROR : tb_pipelined_tests : dut.halt : expected_value: 1'b1 actual_value: 1'b0\n\nFinal state:\n  PC =     3 (0x0003)\n  Registers:\n    $0 =     0 (0x0000)\n    $1 =     1 (0x0001)\n    $2 =     2 (0x0002)\n    $3 =     3 (0x0003)\n    $4 =     0 (0x0000)\n    $5 =     0 (0x0000)\n    $6 =     0 (0x0000)\n    $7 =     0 (0x0000)\n\nVerifying test_simple:\n  Expected: $1=1, $2=2, $3=3\n  Actual:   $1=1, $2=2, $3=3\n  âœ“ Results match!\n\n========================================\nERROR\n[1000065000] %Error: tb_pipelined_tests.v:186: Assertion failed in tb_pipelined_tests: TEST FAILED - Timeout\n%Error: /app/eda.work/3ab27322-2d03-47dc-ba68-2b40c7a2fcb8.edacmd/tb_pipelined_tests.v:186: Verilog $stop\nAborting...\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/3ab27322-2d03-47dc-ba68-2b40c7a2fcb8.edacmd/eda.work/sim_test_simple.sim/sim.log\nINFO: [EDA] Tool - verilator, total counts: 0 tool warnings, 2 tool errors\nERROR: [EDA] log eda.work/sim_test_simple.sim/sim.log(STDOUT):33 contains one of _bad_strings=['%Error', '%Fatal']\nINFO: [EDA] Wrote artifacts JSON: eda.work/sim_test_simple.sim/artifacts.json\nINFO: [EDA] Exiting with 0 warnings, 1 errors\nINFO: [EDA] Closing logfile: eda.work/eda.log\n",
  "stdout_size": 7447,
  "stdout_total_size": 7449,
  "message": "Simulation failed with return code 30",
  "warnings": 0,
  "errors": 0,
  "stderr": "",
  "return_code": 30,
  "start_time": 1771609581.3340502,
  "stop_time": 1771609585.1406627,
  "waves_returned": true,
  "wave_file": "dumpfile.fst",
  "wave_file_size": 1029773,
  "verilator_version": null,
  "system_info": null,
  "work_dir_files": null,
  "frogger_status_reason": "Simulation failed with return code 30",
  "fst_s3_key": null,
  "fst_s3_bucket": null,
  "error": "Simulation failed with return code 30"
}